Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Aug  1 17:30:09 2018
| Host         : DESKTOP-B3RT09T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file eth_tx_gp_rx_top_timing_summary_routed.rpt -rpx eth_tx_gp_rx_top_timing_summary_routed.rpx -warn_on_violation
| Design       : eth_tx_gp_rx_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 2 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 5 ports with no output delay but user has a false path constraint (MEDIUM)

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.059        0.000                      0                14626        0.056        0.000                      0                14530        0.264        0.000                       0                  6049  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                         ------------         ----------      --------------
CLK_SYSTEM_P                                                                                                                  {0.000 2.500}        5.000           200.000         
GTPQ0_P                                                                                                                       {0.000 4.000}        8.000           125.000         
RGMII_RXC                                                                                                                     {0.000 4.000}        8.000           125.000         
aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {0.000 20.000}       40.000          25.000          
clock_gen_0/global_clock_generation_0/inst/clk_in1                                                                            {0.000 2.500}        5.000           200.000         
  clk_out1_global_clock_generation                                                                                            {0.000 4.000}        8.000           125.000         
    clkfbout                                                                                                                  {0.000 4.000}        8.000           125.000         
    clkout0                                                                                                                   {0.000 4.000}        8.000           125.000         
    clkout1                                                                                                                   {2.000 6.000}        8.000           125.000         
      tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk                                                                             {2.000 6.000}        8.000           125.000         
  clk_out2_global_clock_generation                                                                                            {0.000 5.000}        10.000          100.000         
  clk_out3_global_clock_generation                                                                                            {0.000 2.500}        5.000           200.000         
  clk_out4_global_clock_generation                                                                                            {0.000 10.000}       20.000          50.000          
  clk_out5_global_clock_generation                                                                                            {0.000 10.000}       20.000          50.000          
  clkfbout_global_clock_generation                                                                                            {0.000 2.500}        5.000           200.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                    {0.000 16.500}       33.000          30.303          
tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk                                                                                   {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_SYSTEM_P                                                                                                                        3.515        0.000                      0                   11        0.159        0.000                      0                   11        2.000        0.000                       0                    13  
GTPQ0_P                                                                                                                             6.692        0.000                      0                    7        0.215        0.000                      0                    7        3.146        0.000                       0                    11  
RGMII_RXC                                                                                                                           3.569        0.000                      0                 1334        0.071        0.000                      0                 1334        2.870        0.000                       0                   608  
aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK       31.583        0.000                      0                 2464        0.067        0.000                      0                 2464       19.146        0.000                       0                   598  
clock_gen_0/global_clock_generation_0/inst/clk_in1                                                                                                                                                                                                                              1.100        0.000                       0                     1  
  clk_out1_global_clock_generation                                                                                                  6.056        0.000                      0                   42        0.121        0.000                      0                   42        2.000        0.000                       0                    32  
    clkfbout                                                                                                                                                                                                                                                                    6.751        0.000                       0                     2  
    clkout0                                                                                                                         1.891        0.000                      0                 4888        0.092        0.000                      0                 4888        2.870        0.000                       0                  1879  
    clkout1                                                                                                                         4.312        0.000                      0                   49        0.130        0.000                      0                   49        3.500        0.000                       0                    39  
  clk_out2_global_clock_generation                                                                                                  3.957        0.000                      0                 4071        0.056        0.000                      0                 4071        3.870        0.000                       0                  2133  
  clk_out3_global_clock_generation                                                                                                  3.272        0.000                      0                   31        0.130        0.000                      0                   31        0.264        0.000                       0                    22  
  clk_out4_global_clock_generation                                                                                                 16.264        0.000                      0                  337        0.121        0.000                      0                  337        9.500        0.000                       0                   175  
  clk_out5_global_clock_generation                                                                                                 16.016        0.000                      0                  122        0.121        0.000                      0                  122        9.500        0.000                       0                    53  
  clkfbout_global_clock_generation                                                                                                                                                                                                                                              3.408        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                         27.805        0.000                      0                  923        0.090        0.000                      0                  923       15.370        0.000                       0                   480  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                    To Clock                                                                                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                    --------                                                                                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_global_clock_generation                                                                                              RGMII_RXC                                                                                                                           4.885        0.000                      0                    2                                                                        
tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk                                                                                   RGMII_RXC                                                                                                                           0.695        0.000                      0                    5        0.537        0.000                      0                    5  
clkout0                                                                                                                       aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK        6.924        0.000                      0                   17                                                                        
RGMII_RXC                                                                                                                     clkout0                                                                                                                             4.627        0.000                      0                   58                                                                        
aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  clkout0                                                                                                                            38.783        0.000                      0                   34                                                                        
clkout1                                                                                                                       clkout0                                                                                                                             4.532        0.000                      0                    3        1.688        0.000                      0                    3  
clk_out2_global_clock_generation                                                                                              clkout0                                                                                                                             2.539        0.000                      0                   51                                                                        
clkout0                                                                                                                       clkout1                                                                                                                             0.778        0.000                      0                    2        5.657        0.000                      0                    2  
clkout0                                                                                                                       tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk                                                                                         0.606        0.000                      0                    5        0.579        0.000                      0                    5  
clk_out1_global_clock_generation                                                                                              clk_out2_global_clock_generation                                                                                                    0.059        0.000                      0                    5        0.212        0.000                      0                    5  
clkout0                                                                                                                       clk_out2_global_clock_generation                                                                                                    4.280        0.000                      0                   18                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                    From Clock                                                                                                                    To Clock                                                                                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                    ----------                                                                                                                    --------                                                                                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                             RGMII_RXC                                                                                                                     RGMII_RXC                                                                                                                           6.578        0.000                      0                    1        0.500        0.000                      0                    1  
**async_default**                                                                                                             aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK       38.141        0.000                      0                    9        0.439        0.000                      0                    9  
**async_default**                                                                                                             clk_out2_global_clock_generation                                                                                              clk_out2_global_clock_generation                                                                                                    7.425        0.000                      0                   91        0.343        0.000                      0                   91  
**async_default**                                                                                                             clk_out4_global_clock_generation                                                                                              clk_out4_global_clock_generation                                                                                                   17.774        0.000                      0                    9        0.823        0.000                      0                    9  
**async_default**                                                                                                             clk_out5_global_clock_generation                                                                                              clk_out5_global_clock_generation                                                                                                   18.549        0.000                      0                    1        0.520        0.000                      0                    1  
**async_default**                                                                                                             clkout0                                                                                                                       clkout0                                                                                                                             6.253        0.000                      0                   20        0.457        0.000                      0                   20  
**async_default**                                                                                                             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                         28.648        0.000                      0                  100        0.338        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_SYSTEM_P
  To Clock:  CLK_SYSTEM_P

Setup :            0  Failing Endpoints,  Worst Slack        3.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.515ns  (required time - arrival time)
  Source:                 clock_gen_0/dcm_locked_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/syn_block_1/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_SYSTEM_P rise@5.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.538ns (38.756%)  route 0.850ns (61.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 9.025 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.843     0.843 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.792     2.635    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.082     2.717 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.552     4.269    clock_gen_0/clk_system_bufg
    SLICE_X162Y100       FDRE                                         r  clock_gen_0/dcm_locked_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y100       FDRE (Prop_fdre_C_Q)         0.433     4.702 r  clock_gen_0/dcm_locked_edge_reg/Q
                         net (fo=1, routed)           0.504     5.206    clock_gen_0/dcm_locked_edge
    SLICE_X162Y100       LUT2 (Prop_lut2_I1_O)        0.105     5.311 r  clock_gen_0/syn_block_1_i_1/O
                         net (fo=1, routed)           0.346     5.657    clock_gen_0/syn_block_1/data_in
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.805     5.805 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.699     7.504    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078     7.582 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.443     9.025    clock_gen_0/syn_block_1/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg0/C
                         clock pessimism              0.216     9.241    
                         clock uncertainty           -0.035     9.206    
    SLICE_X162Y101       FDRE (Setup_fdre_C_D)       -0.033     9.173    clock_gen_0/syn_block_1/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          9.173    
                         arrival time                          -5.657    
  -------------------------------------------------------------------
                         slack                                  3.515    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 clock_gen_0/syn_block_0/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_SYSTEM_P rise@5.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.630ns (55.668%)  route 0.502ns (44.332%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 9.025 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.843     0.843 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.792     2.635    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.082     2.717 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.552     4.269    clock_gen_0/syn_block_0/clk
    SLICE_X162Y100       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y100       FDRE (Prop_fdre_C_Q)         0.398     4.667 f  clock_gen_0/syn_block_0/data_sync_reg4/Q
                         net (fo=2, routed)           0.502     5.169    clock_gen_0/dcm_locked_sync
    SLICE_X162Y100       LUT2 (Prop_lut2_I1_O)        0.232     5.401 r  clock_gen_0/dcm_locked_edge_i_1/O
                         net (fo=1, routed)           0.000     5.401    clock_gen_0/dcm_locked_edge_i_1_n_0
    SLICE_X162Y100       FDRE                                         r  clock_gen_0/dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.805     5.805 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.699     7.504    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078     7.582 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.443     9.025    clock_gen_0/clk_system_bufg
    SLICE_X162Y100       FDRE                                         r  clock_gen_0/dcm_locked_edge_reg/C
                         clock pessimism              0.244     9.269    
                         clock uncertainty           -0.035     9.234    
    SLICE_X162Y100       FDRE (Setup_fdre_C_D)        0.074     9.308    clock_gen_0/dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                          9.308    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.998ns  (required time - arrival time)
  Source:                 clock_gen_0/syn_block_0/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/syn_block_0/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_SYSTEM_P rise@5.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.398ns (49.267%)  route 0.410ns (50.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 9.025 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.843     0.843 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.792     2.635    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.082     2.717 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.552     4.269    clock_gen_0/syn_block_0/clk
    SLICE_X162Y100       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y100       FDRE (Prop_fdre_C_Q)         0.398     4.667 r  clock_gen_0/syn_block_0/data_sync_reg2/Q
                         net (fo=1, routed)           0.410     5.077    clock_gen_0/syn_block_0/data_sync2
    SLICE_X162Y100       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.805     5.805 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.699     7.504    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078     7.582 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.443     9.025    clock_gen_0/syn_block_0/clk
    SLICE_X162Y100       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg3/C
                         clock pessimism              0.244     9.269    
                         clock uncertainty           -0.035     9.234    
    SLICE_X162Y100       FDRE (Setup_fdre_C_D)       -0.159     9.075    clock_gen_0/syn_block_0/data_sync_reg3
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -5.077    
  -------------------------------------------------------------------
                         slack                                  3.998    

Slack (MET) :             3.998ns  (required time - arrival time)
  Source:                 clock_gen_0/syn_block_1/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/syn_block_1/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_SYSTEM_P rise@5.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.398ns (49.267%)  route 0.410ns (50.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 9.025 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.843     0.843 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.792     2.635    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.082     2.717 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.552     4.269    clock_gen_0/syn_block_1/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y101       FDRE (Prop_fdre_C_Q)         0.398     4.667 r  clock_gen_0/syn_block_1/data_sync_reg2/Q
                         net (fo=1, routed)           0.410     5.077    clock_gen_0/syn_block_1/data_sync2
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.805     5.805 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.699     7.504    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078     7.582 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.443     9.025    clock_gen_0/syn_block_1/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg3/C
                         clock pessimism              0.244     9.269    
                         clock uncertainty           -0.035     9.234    
    SLICE_X162Y101       FDRE (Setup_fdre_C_D)       -0.159     9.075    clock_gen_0/syn_block_1/data_sync_reg3
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -5.077    
  -------------------------------------------------------------------
                         slack                                  3.998    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 clock_gen_0/syn_block_0/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/syn_block_0/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_SYSTEM_P rise@5.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.433ns (47.041%)  route 0.487ns (52.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 9.025 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.843     0.843 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.792     2.635    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.082     2.717 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.552     4.269    clock_gen_0/syn_block_0/clk
    SLICE_X162Y100       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y100       FDRE (Prop_fdre_C_Q)         0.433     4.702 r  clock_gen_0/syn_block_0/data_sync_reg3/Q
                         net (fo=1, routed)           0.487     5.189    clock_gen_0/syn_block_0/data_sync3
    SLICE_X162Y100       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.805     5.805 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.699     7.504    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078     7.582 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.443     9.025    clock_gen_0/syn_block_0/clk
    SLICE_X162Y100       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg4/C
                         clock pessimism              0.244     9.269    
                         clock uncertainty           -0.035     9.234    
    SLICE_X162Y100       FDRE (Setup_fdre_C_D)       -0.002     9.232    clock_gen_0/syn_block_0/data_sync_reg4
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -5.189    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 clock_gen_0/syn_block_1/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/syn_block_1/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_SYSTEM_P rise@5.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.433ns (47.041%)  route 0.487ns (52.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 9.025 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.843     0.843 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.792     2.635    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.082     2.717 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.552     4.269    clock_gen_0/syn_block_1/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y101       FDRE (Prop_fdre_C_Q)         0.433     4.702 r  clock_gen_0/syn_block_1/data_sync_reg3/Q
                         net (fo=1, routed)           0.487     5.189    clock_gen_0/syn_block_1/data_sync3
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.805     5.805 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.699     7.504    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078     7.582 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.443     9.025    clock_gen_0/syn_block_1/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg4/C
                         clock pessimism              0.244     9.269    
                         clock uncertainty           -0.035     9.234    
    SLICE_X162Y101       FDRE (Setup_fdre_C_D)       -0.002     9.232    clock_gen_0/syn_block_1/data_sync_reg4
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -5.189    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.134ns  (required time - arrival time)
  Source:                 clock_gen_0/syn_block_0/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/syn_block_0/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_SYSTEM_P rise@5.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.398ns (57.970%)  route 0.289ns (42.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 9.025 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.843     0.843 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.792     2.635    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.082     2.717 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.552     4.269    clock_gen_0/syn_block_0/clk
    SLICE_X162Y100       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y100       FDRE (Prop_fdre_C_Q)         0.398     4.667 r  clock_gen_0/syn_block_0/data_sync_reg1/Q
                         net (fo=1, routed)           0.289     4.955    clock_gen_0/syn_block_0/data_sync1
    SLICE_X162Y100       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.805     5.805 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.699     7.504    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078     7.582 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.443     9.025    clock_gen_0/syn_block_0/clk
    SLICE_X162Y100       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg2/C
                         clock pessimism              0.244     9.269    
                         clock uncertainty           -0.035     9.234    
    SLICE_X162Y100       FDRE (Setup_fdre_C_D)       -0.144     9.090    clock_gen_0/syn_block_0/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                  4.134    

Slack (MET) :             4.134ns  (required time - arrival time)
  Source:                 clock_gen_0/syn_block_1/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/syn_block_1/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_SYSTEM_P rise@5.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.398ns (57.970%)  route 0.289ns (42.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 9.025 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.843     0.843 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.792     2.635    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.082     2.717 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.552     4.269    clock_gen_0/syn_block_1/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y101       FDRE (Prop_fdre_C_Q)         0.398     4.667 r  clock_gen_0/syn_block_1/data_sync_reg1/Q
                         net (fo=1, routed)           0.289     4.955    clock_gen_0/syn_block_1/data_sync1
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.805     5.805 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.699     7.504    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078     7.582 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.443     9.025    clock_gen_0/syn_block_1/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg2/C
                         clock pessimism              0.244     9.269    
                         clock uncertainty           -0.035     9.234    
    SLICE_X162Y101       FDRE (Setup_fdre_C_D)       -0.144     9.090    clock_gen_0/syn_block_1/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                  4.134    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 clock_gen_0/syn_block_0/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/dcm_locked_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_SYSTEM_P rise@5.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.398ns (73.177%)  route 0.146ns (26.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 9.025 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.843     0.843 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.792     2.635    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.082     2.717 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.552     4.269    clock_gen_0/syn_block_0/clk
    SLICE_X162Y100       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y100       FDRE (Prop_fdre_C_Q)         0.398     4.667 r  clock_gen_0/syn_block_0/data_sync_reg4/Q
                         net (fo=2, routed)           0.146     4.813    clock_gen_0/dcm_locked_sync
    SLICE_X163Y100       FDRE                                         r  clock_gen_0/dcm_locked_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.805     5.805 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.699     7.504    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078     7.582 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.443     9.025    clock_gen_0/clk_system_bufg
    SLICE_X163Y100       FDRE                                         r  clock_gen_0/dcm_locked_reg_reg/C
                         clock pessimism              0.220     9.245    
                         clock uncertainty           -0.035     9.210    
    SLICE_X163Y100       FDRE (Setup_fdre_C_D)       -0.174     9.036    clock_gen_0/dcm_locked_reg_reg
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -4.813    
  -------------------------------------------------------------------
                         slack                                  4.223    

Slack (MET) :             4.383ns  (required time - arrival time)
  Source:                 clock_gen_0/syn_block_0/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/syn_block_0/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_SYSTEM_P rise@5.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.433ns (75.008%)  route 0.144ns (24.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 9.025 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.843     0.843 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.792     2.635    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.082     2.717 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.552     4.269    clock_gen_0/syn_block_0/clk
    SLICE_X162Y100       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y100       FDRE (Prop_fdre_C_Q)         0.433     4.702 r  clock_gen_0/syn_block_0/data_sync_reg0/Q
                         net (fo=1, routed)           0.144     4.846    clock_gen_0/syn_block_0/data_sync0
    SLICE_X162Y100       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.805     5.805 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.699     7.504    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078     7.582 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.443     9.025    clock_gen_0/syn_block_0/clk
    SLICE_X162Y100       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg1/C
                         clock pessimism              0.244     9.269    
                         clock uncertainty           -0.035     9.234    
    SLICE_X162Y100       FDRE (Setup_fdre_C_D)       -0.004     9.230    clock_gen_0/syn_block_0/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          9.230    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                  4.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 clock_gen_0/syn_block_0/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/syn_block_0/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SYSTEM_P rise@0.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.676     1.037    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.064 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.649     1.713    clock_gen_0/syn_block_0/clk
    SLICE_X162Y100       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y100       FDRE (Prop_fdre_C_Q)         0.164     1.877 r  clock_gen_0/syn_block_0/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     1.932    clock_gen_0/syn_block_0/data_sync0
    SLICE_X162Y100       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.734     1.126    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.156 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.922     2.077    clock_gen_0/syn_block_0/clk
    SLICE_X162Y100       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg1/C
                         clock pessimism             -0.365     1.713    
    SLICE_X162Y100       FDRE (Hold_fdre_C_D)         0.060     1.773    clock_gen_0/syn_block_0/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 clock_gen_0/syn_block_1/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/syn_block_1/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SYSTEM_P rise@0.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.676     1.037    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.064 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.649     1.713    clock_gen_0/syn_block_1/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y101       FDRE (Prop_fdre_C_Q)         0.164     1.877 r  clock_gen_0/syn_block_1/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     1.932    clock_gen_0/syn_block_1/data_sync0
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.734     1.126    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.156 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.922     2.077    clock_gen_0/syn_block_1/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg1/C
                         clock pessimism             -0.365     1.713    
    SLICE_X162Y101       FDRE (Hold_fdre_C_D)         0.060     1.773    clock_gen_0/syn_block_1/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 clock_gen_0/syn_block_0/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/dcm_locked_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SYSTEM_P rise@0.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.236%)  route 0.057ns (27.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.676     1.037    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.064 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.649     1.713    clock_gen_0/syn_block_0/clk
    SLICE_X162Y100       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y100       FDRE (Prop_fdre_C_Q)         0.148     1.861 r  clock_gen_0/syn_block_0/data_sync_reg4/Q
                         net (fo=2, routed)           0.057     1.918    clock_gen_0/dcm_locked_sync
    SLICE_X163Y100       FDRE                                         r  clock_gen_0/dcm_locked_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.734     1.126    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.156 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.922     2.077    clock_gen_0/clk_system_bufg
    SLICE_X163Y100       FDRE                                         r  clock_gen_0/dcm_locked_reg_reg/C
                         clock pessimism             -0.352     1.726    
    SLICE_X163Y100       FDRE (Hold_fdre_C_D)         0.017     1.743    clock_gen_0/dcm_locked_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock_gen_0/syn_block_0/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/syn_block_0/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SYSTEM_P rise@0.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.153%)  route 0.116ns (43.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.676     1.037    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.064 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.649     1.713    clock_gen_0/syn_block_0/clk
    SLICE_X162Y100       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y100       FDRE (Prop_fdre_C_Q)         0.148     1.861 r  clock_gen_0/syn_block_0/data_sync_reg1/Q
                         net (fo=1, routed)           0.116     1.976    clock_gen_0/syn_block_0/data_sync1
    SLICE_X162Y100       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.734     1.126    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.156 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.922     2.077    clock_gen_0/syn_block_0/clk
    SLICE_X162Y100       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg2/C
                         clock pessimism             -0.365     1.713    
    SLICE_X162Y100       FDRE (Hold_fdre_C_D)         0.000     1.713    clock_gen_0/syn_block_0/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock_gen_0/syn_block_1/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/syn_block_1/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SYSTEM_P rise@0.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.153%)  route 0.116ns (43.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.676     1.037    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.064 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.649     1.713    clock_gen_0/syn_block_1/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y101       FDRE (Prop_fdre_C_Q)         0.148     1.861 r  clock_gen_0/syn_block_1/data_sync_reg1/Q
                         net (fo=1, routed)           0.116     1.976    clock_gen_0/syn_block_1/data_sync1
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.734     1.126    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.156 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.922     2.077    clock_gen_0/syn_block_1/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg2/C
                         clock pessimism             -0.365     1.713    
    SLICE_X162Y101       FDRE (Hold_fdre_C_D)         0.000     1.713    clock_gen_0/syn_block_1/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clock_gen_0/dcm_locked_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SYSTEM_P rise@0.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.316%)  route 0.224ns (54.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.676     1.037    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.064 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.649     1.713    clock_gen_0/clk_system_bufg
    SLICE_X163Y100       FDRE                                         r  clock_gen_0/dcm_locked_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y100       FDRE (Prop_fdre_C_Q)         0.141     1.854 r  clock_gen_0/dcm_locked_reg_reg/Q
                         net (fo=1, routed)           0.224     2.078    clock_gen_0/dcm_locked_reg
    SLICE_X162Y100       LUT2 (Prop_lut2_I0_O)        0.045     2.123 r  clock_gen_0/dcm_locked_edge_i_1/O
                         net (fo=1, routed)           0.000     2.123    clock_gen_0/dcm_locked_edge_i_1_n_0
    SLICE_X162Y100       FDRE                                         r  clock_gen_0/dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.734     1.126    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.156 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.922     2.077    clock_gen_0/clk_system_bufg
    SLICE_X162Y100       FDRE                                         r  clock_gen_0/dcm_locked_edge_reg/C
                         clock pessimism             -0.352     1.726    
    SLICE_X162Y100       FDRE (Hold_fdre_C_D)         0.121     1.847    clock_gen_0/dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 clock_gen_0/syn_block_0/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/syn_block_0/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SYSTEM_P rise@0.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.371%)  route 0.197ns (54.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.676     1.037    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.064 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.649     1.713    clock_gen_0/syn_block_0/clk
    SLICE_X162Y100       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y100       FDRE (Prop_fdre_C_Q)         0.164     1.877 r  clock_gen_0/syn_block_0/data_sync_reg3/Q
                         net (fo=1, routed)           0.197     2.074    clock_gen_0/syn_block_0/data_sync3
    SLICE_X162Y100       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.734     1.126    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.156 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.922     2.077    clock_gen_0/syn_block_0/clk
    SLICE_X162Y100       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg4/C
                         clock pessimism             -0.365     1.713    
    SLICE_X162Y100       FDRE (Hold_fdre_C_D)         0.064     1.777    clock_gen_0/syn_block_0/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 clock_gen_0/syn_block_1/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/syn_block_1/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SYSTEM_P rise@0.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.371%)  route 0.197ns (54.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.676     1.037    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.064 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.649     1.713    clock_gen_0/syn_block_1/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y101       FDRE (Prop_fdre_C_Q)         0.164     1.877 r  clock_gen_0/syn_block_1/data_sync_reg3/Q
                         net (fo=1, routed)           0.197     2.074    clock_gen_0/syn_block_1/data_sync3
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.734     1.126    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.156 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.922     2.077    clock_gen_0/syn_block_1/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg4/C
                         clock pessimism             -0.365     1.713    
    SLICE_X162Y101       FDRE (Hold_fdre_C_D)         0.064     1.777    clock_gen_0/syn_block_1/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 clock_gen_0/syn_block_0/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/syn_block_0/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SYSTEM_P rise@0.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.128%)  route 0.173ns (53.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.676     1.037    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.064 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.649     1.713    clock_gen_0/syn_block_0/clk
    SLICE_X162Y100       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y100       FDRE (Prop_fdre_C_Q)         0.148     1.861 r  clock_gen_0/syn_block_0/data_sync_reg2/Q
                         net (fo=1, routed)           0.173     2.034    clock_gen_0/syn_block_0/data_sync2
    SLICE_X162Y100       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.734     1.126    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.156 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.922     2.077    clock_gen_0/syn_block_0/clk
    SLICE_X162Y100       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg3/C
                         clock pessimism             -0.365     1.713    
    SLICE_X162Y100       FDRE (Hold_fdre_C_D)         0.022     1.735    clock_gen_0/syn_block_0/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 clock_gen_0/syn_block_1/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/syn_block_1/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SYSTEM_P rise@0.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.128%)  route 0.173ns (53.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.676     1.037    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.064 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.649     1.713    clock_gen_0/syn_block_1/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y101       FDRE (Prop_fdre_C_Q)         0.148     1.861 r  clock_gen_0/syn_block_1/data_sync_reg2/Q
                         net (fo=1, routed)           0.173     2.034    clock_gen_0/syn_block_1/data_sync2
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.734     1.126    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.156 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.922     2.077    clock_gen_0/syn_block_1/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg3/C
                         clock pessimism             -0.365     1.713    
    SLICE_X162Y101       FDRE (Hold_fdre_C_D)         0.022     1.735    clock_gen_0/syn_block_1/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_SYSTEM_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_SYSTEM_P }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0  n/a            1.592         5.000       3.408      BUFGCTRL_X0Y7   clock_gen_0/bufgce_0/I0
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X162Y100  clock_gen_0/dcm_locked_edge_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X163Y100  clock_gen_0/dcm_locked_reg_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X162Y100  clock_gen_0/syn_block_0/data_sync_reg0/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X162Y100  clock_gen_0/syn_block_0/data_sync_reg1/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X162Y100  clock_gen_0/syn_block_0/data_sync_reg2/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X162Y100  clock_gen_0/syn_block_0/data_sync_reg3/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X162Y100  clock_gen_0/syn_block_0/data_sync_reg4/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X162Y101  clock_gen_0/syn_block_1/data_sync_reg0/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X162Y101  clock_gen_0/syn_block_1/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y100  clock_gen_0/dcm_locked_edge_reg/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X163Y100  clock_gen_0/dcm_locked_reg_reg/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y100  clock_gen_0/syn_block_0/data_sync_reg0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y100  clock_gen_0/syn_block_0/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y100  clock_gen_0/syn_block_0/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y100  clock_gen_0/syn_block_0/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y100  clock_gen_0/syn_block_0/data_sync_reg4/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y101  clock_gen_0/syn_block_1/data_sync_reg0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y101  clock_gen_0/syn_block_1/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y101  clock_gen_0/syn_block_1/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y100  clock_gen_0/dcm_locked_edge_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X163Y100  clock_gen_0/dcm_locked_reg_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y100  clock_gen_0/syn_block_0/data_sync_reg0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y100  clock_gen_0/syn_block_0/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y100  clock_gen_0/syn_block_0/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y100  clock_gen_0/syn_block_0/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y100  clock_gen_0/syn_block_0/data_sync_reg4/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y101  clock_gen_0/syn_block_1/data_sync_reg0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y101  clock_gen_0/syn_block_1/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y101  clock_gen_0/syn_block_1/data_sync_reg2/C



---------------------------------------------------------------------------------------------------
From Clock:  GTPQ0_P
  To Clock:  GTPQ0_P

Setup :            0  Failing Endpoints,  Worst Slack        6.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTPQ0_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GTPQ0_P rise@8.000ns - GTPQ0_P rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 1.345ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 10.702 - 8.000 ) 
    Source Clock Delay      (SCD):    3.825ns
    Clock Pessimism Removal (CPR):    1.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_rx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  aurora_8b10b_rx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.470     3.825    aurora_8b10b_rx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y21         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     5.170 r  aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.170    aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31_n_0
    SLICE_X48Y21         FDRE                                         r  aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTPQ0_P rise edge)    8.000     8.000 r  
    AA13                                              0.000     8.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     8.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    aurora_8b10b_rx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  aurora_8b10b_rx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.284    10.702    aurora_8b10b_rx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y21         FDRE                                         r  aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[95]/C
                         clock pessimism              1.123    11.825    
                         clock uncertainty           -0.035    11.790    
    SLICE_X48Y21         FDRE (Setup_fdre_C_D)        0.072    11.862    aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         11.862    
                         arrival time                          -5.170    
  -------------------------------------------------------------------
                         slack                                  6.692    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTPQ0_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GTPQ0_P rise@8.000ns - GTPQ0_P rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 1.345ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 10.702 - 8.000 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    1.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_rx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  aurora_8b10b_rx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.469     3.824    aurora_8b10b_rx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     5.169 r  aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.169    aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31_n_0
    SLICE_X48Y22         FDRE                                         r  aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTPQ0_P rise edge)    8.000     8.000 r  
    AA13                                              0.000     8.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     8.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    aurora_8b10b_rx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  aurora_8b10b_rx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.284    10.702    aurora_8b10b_rx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y22         FDRE                                         r  aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[127]/C
                         clock pessimism              1.122    11.824    
                         clock uncertainty           -0.035    11.789    
    SLICE_X48Y22         FDRE (Setup_fdre_C_D)        0.072    11.861    aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         11.861    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                  6.692    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTPQ0_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GTPQ0_P rise@8.000ns - GTPQ0_P rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.957ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 10.702 - 8.000 ) 
    Source Clock Delay      (SCD):    3.825ns
    Clock Pessimism Removal (CPR):    1.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_rx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  aurora_8b10b_rx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.470     3.825    aurora_8b10b_rx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y21         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.957     4.782 r  aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.782    aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32_n_1
    SLICE_X48Y21         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GTPQ0_P rise edge)    8.000     8.000 r  
    AA13                                              0.000     8.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     8.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    aurora_8b10b_rx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  aurora_8b10b_rx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.284    10.702    aurora_8b10b_rx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y21         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/CLK
                         clock pessimism              1.123    11.825    
                         clock uncertainty           -0.035    11.790    
    SLICE_X48Y21         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.037    11.753    aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         11.753    
                         arrival time                          -4.782    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTPQ0_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GTPQ0_P rise@8.000ns - GTPQ0_P rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.957ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 10.702 - 8.000 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    1.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_rx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  aurora_8b10b_rx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.469     3.824    aurora_8b10b_rx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.957     4.781 r  aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     4.781    aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32_n_1
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GTPQ0_P rise edge)    8.000     8.000 r  
    AA13                                              0.000     8.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     8.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    aurora_8b10b_rx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  aurora_8b10b_rx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.284    10.702    aurora_8b10b_rx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/CLK
                         clock pessimism              1.122    11.824    
                         clock uncertainty           -0.035    11.789    
    SLICE_X48Y22         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.037    11.752    aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         11.752    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.974ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTPQ0_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GTPQ0_P rise@8.000ns - GTPQ0_P rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.955ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 10.702 - 8.000 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    1.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_rx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  aurora_8b10b_rx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.469     3.824    aurora_8b10b_rx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.955     4.779 r  aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.779    aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[31]_srl32_n_1
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTPQ0_P rise edge)    8.000     8.000 r  
    AA13                                              0.000     8.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     8.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    aurora_8b10b_rx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  aurora_8b10b_rx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.284    10.702    aurora_8b10b_rx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/CLK
                         clock pessimism              1.122    11.824    
                         clock uncertainty           -0.035    11.789    
    SLICE_X48Y22         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036    11.753    aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         11.753    
                         arrival time                          -4.779    
  -------------------------------------------------------------------
                         slack                                  6.974    

Slack (MET) :             6.989ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTPQ0_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GTPQ0_P rise@8.000ns - GTPQ0_P rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.951ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 10.702 - 8.000 ) 
    Source Clock Delay      (SCD):    3.825ns
    Clock Pessimism Removal (CPR):    1.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_rx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  aurora_8b10b_rx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.470     3.825    aurora_8b10b_rx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y21         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.951     4.776 r  aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.776    aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32_n_1
    SLICE_X48Y21         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTPQ0_P rise edge)    8.000     8.000 r  
    AA13                                              0.000     8.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     8.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    aurora_8b10b_rx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  aurora_8b10b_rx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.284    10.702    aurora_8b10b_rx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y21         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/CLK
                         clock pessimism              1.123    11.825    
                         clock uncertainty           -0.035    11.790    
    SLICE_X48Y21         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.025    11.765    aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         11.765    
                         arrival time                          -4.776    
  -------------------------------------------------------------------
                         slack                                  6.989    

Slack (MET) :             6.989ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTPQ0_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GTPQ0_P rise@8.000ns - GTPQ0_P rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.951ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 10.702 - 8.000 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    1.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_rx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  aurora_8b10b_rx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.469     3.824    aurora_8b10b_rx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.951     4.775 r  aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.775    aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32_n_1
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTPQ0_P rise edge)    8.000     8.000 r  
    AA13                                              0.000     8.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     8.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    aurora_8b10b_rx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  aurora_8b10b_rx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.284    10.702    aurora_8b10b_rx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/CLK
                         clock pessimism              1.122    11.824    
                         clock uncertainty           -0.035    11.789    
    SLICE_X48Y22         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.025    11.764    aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         11.764    
                         arrival time                          -4.775    
  -------------------------------------------------------------------
                         slack                                  6.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTPQ0_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTPQ0_P rise@0.000ns - GTPQ0_P rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_rx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  aurora_8b10b_rx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.516     0.957    aurora_8b10b_rx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y21         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.289 r  aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.289    aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32_n_1
    SLICE_X48Y21         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_rx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  aurora_8b10b_rx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.789     1.521    aurora_8b10b_rx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y21         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.564     0.957    
    SLICE_X48Y21         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.074    aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTPQ0_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTPQ0_P rise@0.000ns - GTPQ0_P rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_rx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  aurora_8b10b_rx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.516     0.957    aurora_8b10b_rx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.289 r  aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.289    aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32_n_1
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_rx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  aurora_8b10b_rx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.788     1.520    aurora_8b10b_rx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y22         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.074    aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTPQ0_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTPQ0_P rise@0.000ns - GTPQ0_P rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_rx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  aurora_8b10b_rx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.516     0.957    aurora_8b10b_rx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y21         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.288 r  aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.288    aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32_n_1
    SLICE_X48Y21         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_rx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  aurora_8b10b_rx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.789     1.521    aurora_8b10b_rx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y21         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.564     0.957    
    SLICE_X48Y21         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.072    aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTPQ0_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTPQ0_P rise@0.000ns - GTPQ0_P rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_rx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  aurora_8b10b_rx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.516     0.957    aurora_8b10b_rx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.288 r  aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.288    aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32_n_1
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_rx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  aurora_8b10b_rx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.788     1.520    aurora_8b10b_rx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y22         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.072    aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTPQ0_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTPQ0_P rise@0.000ns - GTPQ0_P rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_rx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  aurora_8b10b_rx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.516     0.957    aurora_8b10b_rx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.289 r  aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.289    aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[31]_srl32_n_1
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_rx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  aurora_8b10b_rx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.788     1.520    aurora_8b10b_rx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y22         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.066    aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTPQ0_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTPQ0_P rise@0.000ns - GTPQ0_P rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_rx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  aurora_8b10b_rx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.516     0.957    aurora_8b10b_rx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y21         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.447 r  aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.447    aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31_n_0
    SLICE_X48Y21         FDRE                                         r  aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_rx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  aurora_8b10b_rx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.789     1.521    aurora_8b10b_rx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y21         FDRE                                         r  aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[95]/C
                         clock pessimism             -0.564     0.957    
    SLICE_X48Y21         FDRE (Hold_fdre_C_D)         0.120     1.077    aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTPQ0_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTPQ0_P rise@0.000ns - GTPQ0_P rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_rx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  aurora_8b10b_rx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.516     0.957    aurora_8b10b_rx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.447 r  aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.447    aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31_n_0
    SLICE_X48Y22         FDRE                                         r  aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_rx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  aurora_8b10b_rx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.788     1.520    aurora_8b10b_rx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y22         FDRE                                         r  aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[127]/C
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y22         FDRE (Hold_fdre_C_D)         0.120     1.077    aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTPQ0_P
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GTPQ0_P }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538         8.000       6.462      GTPE2_COMMON_X0Y0  aurora_8b10b_rx_0/inst/gt_common_support/gtpe2_common_0_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.408         8.000       6.592      IBUFDS_GTE2_X0Y0   aurora_8b10b_rx_0/inst/IBUFDS_GTE2_CLK1/I
Min Period        n/a     FDRE/C                  n/a            1.000         8.000       7.000      SLICE_X48Y21       aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[95]/C
Min Period        n/a     FDRE/C                  n/a            1.000         8.000       7.000      SLICE_X48Y22       aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[127]/C
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y21       aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y21       aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y21       aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y22       aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y22       aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y22       aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y22       aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y21       aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y21       aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y21       aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y21       aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y21       aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y21       aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y22       aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y22       aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y22       aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y22       aurora_8b10b_rx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y21       aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y21       aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y21       aurora_8b10b_rx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  RGMII_RXC
  To Clock:  RGMII_RXC

Setup :            0  Failing Endpoints,  Worst Slack        3.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.569ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/DELAY_RX_DV2/CLK
                            (rising edge-triggered cell SRL16E clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/RX_SM/END_EXT_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 1.923ns (44.216%)  route 2.426ns (55.784%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 10.234 - 8.000 ) 
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.449     1.252    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.384     1.636 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.734     2.370    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/rx_axi_clk
    SLICE_X8Y56          SRL16E                                       r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/DELAY_RX_DV2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.324     3.694 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/DELAY_RX_DV2/Q
                         net (fo=4, routed)           0.731     4.425    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/RX_SM/RX_DV_REG5
    SLICE_X10Y57         LUT2 (Prop_lut2_I0_O)        0.125     4.550 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/RX_SM/IFG_FLAG_i_3/O
                         net (fo=1, routed)           0.450     5.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/RX_SM/IFG_FLAG_i_3_n_0
    SLICE_X6Y57          LUT6 (Prop_lut6_I5_O)        0.264     5.264 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/RX_SM/IFG_FLAG_i_2/O
                         net (fo=3, routed)           0.438     5.702    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/RX_SM/FALSE_CARR_FLAG_reg
    SLICE_X8Y57          LUT4 (Prop_lut4_I0_O)        0.105     5.807 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/RX_SM/FALSE_CARR_FLAG_i_1/O
                         net (fo=2, routed)           0.551     6.358    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/RX_SM/PRE_FALSE_CARR_FLAG
    SLICE_X10Y57         LUT5 (Prop_lut5_I0_O)        0.105     6.463 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/RX_SM/END_EXT_i_1/O
                         net (fo=1, routed)           0.256     6.720    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/RX_SM/END_EXT0
    SLICE_X10Y58         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/RX_SM/END_EXT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.767     8.767 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.415     9.182    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.362     9.543 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.691    10.234    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X10Y58         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/RX_SM/END_EXT_reg/C
                         clock pessimism              0.093    10.327    
                         clock uncertainty           -0.035    10.292    
    SLICE_X10Y58         FDRE (Setup_fdre_C_D)       -0.004    10.288    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/RX_SM/END_EXT_reg
  -------------------------------------------------------------------
                         required time                         10.288    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  3.569    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.538ns (13.592%)  route 3.420ns (86.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 10.240 - 8.000 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.449     1.252    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.384     1.636 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.666     2.302    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_mac_aclk
    SLICE_X6Y60          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.433     2.735 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/Q
                         net (fo=237, routed)         2.820     5.556    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/FRAME_DECODER/rx_enable
    SLICE_X23Y59         LUT5 (Prop_lut5_I4_O)        0.105     5.661 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/FRAME_DECODER/pause_value_to_tx[15]_i_1/O
                         net (fo=16, routed)          0.600     6.261    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/GOOD_FRAME_INT_reg[0]
    SLICE_X21Y62         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.767     8.767 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.415     9.182    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.362     9.543 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.697    10.240    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/rx_axi_clk
    SLICE_X21Y62         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[10]/C
                         clock pessimism              0.093    10.333    
                         clock uncertainty           -0.035    10.298    
    SLICE_X21Y62         FDRE (Setup_fdre_C_CE)      -0.168    10.130    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[10]
  -------------------------------------------------------------------
                         required time                         10.130    
                         arrival time                          -6.261    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.538ns (13.592%)  route 3.420ns (86.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 10.240 - 8.000 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.449     1.252    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.384     1.636 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.666     2.302    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_mac_aclk
    SLICE_X6Y60          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.433     2.735 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/Q
                         net (fo=237, routed)         2.820     5.556    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/FRAME_DECODER/rx_enable
    SLICE_X23Y59         LUT5 (Prop_lut5_I4_O)        0.105     5.661 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/FRAME_DECODER/pause_value_to_tx[15]_i_1/O
                         net (fo=16, routed)          0.600     6.261    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/GOOD_FRAME_INT_reg[0]
    SLICE_X21Y62         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.767     8.767 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.415     9.182    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.362     9.543 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.697    10.240    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/rx_axi_clk
    SLICE_X21Y62         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[12]/C
                         clock pessimism              0.093    10.333    
                         clock uncertainty           -0.035    10.298    
    SLICE_X21Y62         FDRE (Setup_fdre_C_CE)      -0.168    10.130    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[12]
  -------------------------------------------------------------------
                         required time                         10.130    
                         arrival time                          -6.261    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.538ns (13.592%)  route 3.420ns (86.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 10.240 - 8.000 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.449     1.252    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.384     1.636 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.666     2.302    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_mac_aclk
    SLICE_X6Y60          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.433     2.735 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/Q
                         net (fo=237, routed)         2.820     5.556    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/FRAME_DECODER/rx_enable
    SLICE_X23Y59         LUT5 (Prop_lut5_I4_O)        0.105     5.661 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/FRAME_DECODER/pause_value_to_tx[15]_i_1/O
                         net (fo=16, routed)          0.600     6.261    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/GOOD_FRAME_INT_reg[0]
    SLICE_X21Y62         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.767     8.767 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.415     9.182    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.362     9.543 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.697    10.240    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/rx_axi_clk
    SLICE_X21Y62         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[13]/C
                         clock pessimism              0.093    10.333    
                         clock uncertainty           -0.035    10.298    
    SLICE_X21Y62         FDRE (Setup_fdre_C_CE)      -0.168    10.130    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[13]
  -------------------------------------------------------------------
                         required time                         10.130    
                         arrival time                          -6.261    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.538ns (13.592%)  route 3.420ns (86.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 10.240 - 8.000 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.449     1.252    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.384     1.636 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.666     2.302    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_mac_aclk
    SLICE_X6Y60          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.433     2.735 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/Q
                         net (fo=237, routed)         2.820     5.556    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/FRAME_DECODER/rx_enable
    SLICE_X23Y59         LUT5 (Prop_lut5_I4_O)        0.105     5.661 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/FRAME_DECODER/pause_value_to_tx[15]_i_1/O
                         net (fo=16, routed)          0.600     6.261    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/GOOD_FRAME_INT_reg[0]
    SLICE_X21Y62         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.767     8.767 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.415     9.182    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.362     9.543 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.697    10.240    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/rx_axi_clk
    SLICE_X21Y62         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[14]/C
                         clock pessimism              0.093    10.333    
                         clock uncertainty           -0.035    10.298    
    SLICE_X21Y62         FDRE (Setup_fdre_C_CE)      -0.168    10.130    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[14]
  -------------------------------------------------------------------
                         required time                         10.130    
                         arrival time                          -6.261    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.538ns (13.592%)  route 3.420ns (86.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 10.240 - 8.000 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.449     1.252    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.384     1.636 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.666     2.302    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_mac_aclk
    SLICE_X6Y60          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.433     2.735 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/Q
                         net (fo=237, routed)         2.820     5.556    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/FRAME_DECODER/rx_enable
    SLICE_X23Y59         LUT5 (Prop_lut5_I4_O)        0.105     5.661 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/FRAME_DECODER/pause_value_to_tx[15]_i_1/O
                         net (fo=16, routed)          0.600     6.261    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/GOOD_FRAME_INT_reg[0]
    SLICE_X21Y62         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.767     8.767 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.415     9.182    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.362     9.543 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.697    10.240    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/rx_axi_clk
    SLICE_X21Y62         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                         clock pessimism              0.093    10.333    
                         clock uncertainty           -0.035    10.298    
    SLICE_X21Y62         FDRE (Setup_fdre_C_CE)      -0.168    10.130    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         10.130    
                         arrival time                          -6.261    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.538ns (13.592%)  route 3.420ns (86.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 10.240 - 8.000 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.449     1.252    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.384     1.636 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.666     2.302    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_mac_aclk
    SLICE_X6Y60          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.433     2.735 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/Q
                         net (fo=237, routed)         2.820     5.556    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/FRAME_DECODER/rx_enable
    SLICE_X23Y59         LUT5 (Prop_lut5_I4_O)        0.105     5.661 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/FRAME_DECODER/pause_value_to_tx[15]_i_1/O
                         net (fo=16, routed)          0.600     6.261    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/GOOD_FRAME_INT_reg[0]
    SLICE_X21Y62         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.767     8.767 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.415     9.182    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.362     9.543 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.697    10.240    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/rx_axi_clk
    SLICE_X21Y62         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[5]/C
                         clock pessimism              0.093    10.333    
                         clock uncertainty           -0.035    10.298    
    SLICE_X21Y62         FDRE (Setup_fdre_C_CE)      -0.168    10.130    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[5]
  -------------------------------------------------------------------
                         required time                         10.130    
                         arrival time                          -6.261    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.538ns (13.592%)  route 3.420ns (86.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 10.240 - 8.000 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.449     1.252    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.384     1.636 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.666     2.302    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_mac_aclk
    SLICE_X6Y60          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.433     2.735 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/Q
                         net (fo=237, routed)         2.820     5.556    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/FRAME_DECODER/rx_enable
    SLICE_X23Y59         LUT5 (Prop_lut5_I4_O)        0.105     5.661 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/FRAME_DECODER/pause_value_to_tx[15]_i_1/O
                         net (fo=16, routed)          0.600     6.261    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/GOOD_FRAME_INT_reg[0]
    SLICE_X21Y62         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.767     8.767 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.415     9.182    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.362     9.543 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.697    10.240    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/rx_axi_clk
    SLICE_X21Y62         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
                         clock pessimism              0.093    10.333    
                         clock uncertainty           -0.035    10.298    
    SLICE_X21Y62         FDRE (Setup_fdre_C_CE)      -0.168    10.130    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[6]
  -------------------------------------------------------------------
                         required time                         10.130    
                         arrival time                          -6.261    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.538ns (13.583%)  route 3.423ns (86.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.243ns = ( 10.243 - 8.000 ) 
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.449     1.252    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.384     1.636 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.666     2.302    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_mac_aclk
    SLICE_X6Y60          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.433     2.735 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/Q
                         net (fo=237, routed)         2.820     5.556    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/FRAME_DECODER/rx_enable
    SLICE_X23Y59         LUT5 (Prop_lut5_I4_O)        0.105     5.661 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/FRAME_DECODER/pause_value_to_tx[15]_i_1/O
                         net (fo=16, routed)          0.603     6.263    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/GOOD_FRAME_INT_reg[0]
    SLICE_X23Y61         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.767     8.767 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.415     9.182    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.362     9.543 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.700    10.243    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/rx_axi_clk
    SLICE_X23Y61         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
                         clock pessimism              0.093    10.336    
                         clock uncertainty           -0.035    10.301    
    SLICE_X23Y61         FDRE (Setup_fdre_C_CE)      -0.168    10.133    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_value_to_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         10.133    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx/pause_opcode_early_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.538ns (15.110%)  route 3.022ns (84.890%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.238ns = ( 10.238 - 8.000 ) 
    Source Clock Delay      (SCD):    2.375ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.449     1.252    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.384     1.636 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.739     2.375    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rx_axi_clk
    SLICE_X10Y53         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.433     2.808 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rx_reset_reg/Q
                         net (fo=237, routed)         2.218     5.027    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/rx_reset_reg
    SLICE_X22Y60         LUT4 (Prop_lut4_I0_O)        0.105     5.132 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/rxgen/bad_pfc_opcode_int_i_1/O
                         net (fo=18, routed)          0.804     5.936    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx/SR[0]
    SLICE_X18Y62         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx/pause_opcode_early_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.767     8.767 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.415     9.182    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.362     9.543 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.695    10.238    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx/rx_axi_clk
    SLICE_X18Y62         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx/pause_opcode_early_reg[0]/C
                         clock pessimism              0.093    10.331    
                         clock uncertainty           -0.035    10.296    
    SLICE_X18Y62         FDRE (Setup_fdre_C_R)       -0.423     9.873    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx/pause_opcode_early_reg[0]
  -------------------------------------------------------------------
                         required time                          9.873    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                  3.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.603%)  route 0.255ns (64.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.542    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.634 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.295     0.929    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X15Y51         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.255     1.325    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/A1
    SLICE_X12Y50         RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.678    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     0.932 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.332     1.264    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/WCLK
    SLICE_X12Y50         RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.319     0.945    
    SLICE_X12Y50         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.254    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.603%)  route 0.255ns (64.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.542    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.634 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.295     0.929    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X15Y51         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.255     1.325    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/A1
    SLICE_X12Y50         RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.678    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     0.932 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.332     1.264    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/WCLK
    SLICE_X12Y50         RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.319     0.945    
    SLICE_X12Y50         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.254    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.603%)  route 0.255ns (64.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.542    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.634 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.295     0.929    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X15Y51         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.255     1.325    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/A1
    SLICE_X12Y50         RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.678    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     0.932 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.332     1.264    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/WCLK
    SLICE_X12Y50         RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.319     0.945    
    SLICE_X12Y50         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.254    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.603%)  route 0.255ns (64.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.542    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.634 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.295     0.929    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X15Y51         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.255     1.325    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/A1
    SLICE_X12Y50         RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.678    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     0.932 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.332     1.264    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/WCLK
    SLICE_X12Y50         RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.319     0.945    
    SLICE_X12Y50         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.254    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/load_wr_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.692%)  route 0.117ns (45.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.542    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.634 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.296     0.930    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X17Y50         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/load_wr_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/load_wr_data_reg[1]/Q
                         net (fo=2, routed)           0.117     1.188    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/D
    SLICE_X14Y50         RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.678    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     0.932 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.332     1.264    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/WCLK
    SLICE_X14Y50         RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.298     0.966    
    SLICE_X14Y50         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.112    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/load_wr_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.542    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.634 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.295     0.929    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X15Y50         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/load_wr_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/load_wr_data_reg[5]/Q
                         net (fo=2, routed)           0.098     1.168    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/D
    SLICE_X12Y51         RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.678    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     0.932 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.332     1.264    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X12Y51         RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.319     0.945    
    SLICE_X12Y51         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.091    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.542    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.634 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.295     0.929    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X15Y50         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/Q
                         net (fo=2, routed)           0.099     1.170    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/D
    SLICE_X12Y50         RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.678    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     0.932 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.332     1.264    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/WCLK
    SLICE_X12Y50         RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.319     0.945    
    SLICE_X12Y50         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.089    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.672%)  route 0.266ns (65.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.542    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.634 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.295     0.929    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X15Y51         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.266     1.336    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/A1
    SLICE_X12Y51         RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.678    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     0.932 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.332     1.264    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X12Y51         RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.319     0.945    
    SLICE_X12Y51         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.254    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.672%)  route 0.266ns (65.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.542    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.634 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.295     0.929    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X15Y51         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.266     1.336    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/A1
    SLICE_X12Y51         RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.678    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     0.932 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.332     1.264    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X12Y51         RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.319     0.945    
    SLICE_X12Y51         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.254    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.672%)  route 0.266ns (65.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.542    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.634 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.295     0.929    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X15Y51         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.266     1.336    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/A1
    SLICE_X12Y51         RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.678    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     0.932 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.332     1.264    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X12Y51         RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.319     0.945    
    SLICE_X12Y51         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.254    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RGMII_RXC
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { RGMII_RXC }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I       n/a            2.666         8.000       5.334      BUFR_X0Y5     tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/I
Min Period        n/a     IDDR/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y50  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y51  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y52  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y53  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y54  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
Min Period        n/a     BUFIO/I      n/a            1.470         8.000       6.530      BUFIO_X0Y5    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X6Y60   tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X5Y60   tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rxspeedis10100gen/data_sync_reg0/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X5Y60   tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rxspeedis10100gen/data_sync_reg1/C
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.130         4.000       2.870      SLICE_X14Y50  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.130         4.000       2.870      SLICE_X14Y50  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.130         4.000       2.870      SLICE_X14Y50  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.130         4.000       2.870      SLICE_X14Y50  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.130         4.000       2.870      SLICE_X14Y51  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.130         4.000       2.870      SLICE_X14Y51  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.130         4.000       2.870      SLICE_X14Y51  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.130         4.000       2.870      SLICE_X14Y51  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.130         4.000       2.870      SLICE_X12Y51  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.130         4.000       2.870      SLICE_X12Y51  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.130         4.000       2.870      SLICE_X14Y50  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.130         4.000       2.870      SLICE_X14Y50  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.130         4.000       2.870      SLICE_X14Y50  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.130         4.000       2.870      SLICE_X14Y50  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.130         4.000       2.870      SLICE_X14Y51  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.130         4.000       2.870      SLICE_X14Y51  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.130         4.000       2.870      SLICE_X14Y51  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.130         4.000       2.870      SLICE_X14Y51  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.130         4.000       2.870      SLICE_X12Y51  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.130         4.000       2.870      SLICE_X12Y51  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
  To Clock:  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       31.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.583ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        7.544ns  (logic 0.433ns (5.740%)  route 7.111ns (94.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 42.897 - 40.000 ) 
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.547     3.175    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_ll_i/rx_ll_pdu_datapath_i/gtrxreset_o_reg
    SLICE_X64Y58         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.433     3.608 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_reg[2]/Q
                         net (fo=32, routed)          7.111    10.718    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/s_axis_tdata[7]
    RAMB36_X6Y20         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.344    42.897    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X6Y20         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.081    42.978    
                         clock uncertainty           -0.035    42.943    
    RAMB36_X6Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.641    42.302    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.302    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                 31.583    

Slack (MET) :             31.725ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 0.695ns (8.943%)  route 7.076ns (91.057%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 43.013 - 40.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.554     3.182    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_ll_i/rx_ll_pdu_datapath_i/gtrxreset_o_reg
    SLICE_X61Y55         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.348     3.530 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_reg_inv/Q
                         net (fo=30, routed)          5.226     8.756    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X76Y100        LUT2 (Prop_lut2_I0_O)        0.242     8.998 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__36/O
                         net (fo=4, routed)           1.255    10.252    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/ram_full_fb_i_reg[0]
    SLICE_X82Y82         LUT2 (Prop_lut2_I1_O)        0.105    10.357 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_64/O
                         net (fo=1, routed)           0.596    10.953    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_33
    RAMB36_X5Y16         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.460    43.013    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X5Y16         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.088    43.100    
                         clock uncertainty           -0.035    43.065    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    42.678    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.678    
                         arrival time                         -10.953    
  -------------------------------------------------------------------
                         slack                                 31.725    

Slack (MET) :             31.885ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        7.386ns  (logic 0.433ns (5.863%)  route 6.953ns (94.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 43.035 - 40.000 ) 
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.547     3.175    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_ll_i/rx_ll_pdu_datapath_i/gtrxreset_o_reg
    SLICE_X64Y58         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.433     3.608 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_reg[2]/Q
                         net (fo=32, routed)          6.953    10.561    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/s_axis_tdata[7]
    RAMB36_X6Y19         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.482    43.035    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X6Y19         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.088    43.122    
                         clock uncertainty           -0.035    43.087    
    RAMB36_X6Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.641    42.446    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.446    
                         arrival time                         -10.561    
  -------------------------------------------------------------------
                         slack                                 31.885    

Slack (MET) :             32.203ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 0.590ns (8.189%)  route 6.614ns (91.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 43.013 - 40.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.554     3.182    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_ll_i/rx_ll_pdu_datapath_i/gtrxreset_o_reg
    SLICE_X61Y55         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.348     3.530 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_reg_inv/Q
                         net (fo=30, routed)          5.226     8.756    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X76Y100        LUT2 (Prop_lut2_I0_O)        0.242     8.998 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__36/O
                         net (fo=4, routed)           1.389    10.386    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/ram_full_fb_i_reg[0]
    RAMB36_X5Y16         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.460    43.013    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X5Y16         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.088    43.100    
                         clock uncertainty           -0.035    43.065    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    42.589    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.589    
                         arrival time                         -10.386    
  -------------------------------------------------------------------
                         slack                                 32.203    

Slack (MET) :             32.249ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        7.023ns  (logic 0.433ns (6.166%)  route 6.590ns (93.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 43.035 - 40.000 ) 
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.547     3.175    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_ll_i/rx_ll_pdu_datapath_i/gtrxreset_o_reg
    SLICE_X64Y58         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.433     3.608 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_D_reg[2]/Q
                         net (fo=32, routed)          6.590    10.198    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/s_axis_tdata[7]
    RAMB36_X6Y18         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.482    43.035    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X6Y18         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.088    43.122    
                         clock uncertainty           -0.035    43.087    
    RAMB36_X6Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.641    42.446    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.446    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                 32.249    

Slack (MET) :             32.290ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 0.379ns (5.040%)  route 7.140ns (94.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns = ( 43.110 - 40.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.386     3.013    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/s_aclk
    SLICE_X81Y104        FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y104        FDRE (Prop_fdre_C_Q)         0.379     3.392 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=69, routed)          7.140    10.533    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X1Y13         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.557    43.110    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X1Y13         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.081    43.190    
                         clock uncertainty           -0.035    43.155    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.332    42.823    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.823    
                         arrival time                         -10.533    
  -------------------------------------------------------------------
                         slack                                 32.290    

Slack (MET) :             32.300ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        7.052ns  (logic 0.695ns (9.856%)  route 6.357ns (90.144%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 42.874 - 40.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.554     3.182    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_ll_i/rx_ll_pdu_datapath_i/gtrxreset_o_reg
    SLICE_X61Y55         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.348     3.530 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_reg_inv/Q
                         net (fo=30, routed)          5.226     8.756    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X76Y100        LUT2 (Prop_lut2_I0_O)        0.242     8.998 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__36/O
                         net (fo=4, routed)           0.577     9.574    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/ram_full_fb_i_reg[0]
    SLICE_X76Y100        LUT2 (Prop_lut2_I1_O)        0.105     9.679 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_70/O
                         net (fo=1, routed)           0.554    10.233    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_36
    RAMB36_X4Y21         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.321    42.874    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y21         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.081    42.955    
                         clock uncertainty           -0.035    42.920    
    RAMB36_X4Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    42.533    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.533    
                         arrival time                         -10.233    
  -------------------------------------------------------------------
                         slack                                 32.300    

Slack (MET) :             32.346ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        7.458ns  (logic 0.379ns (5.082%)  route 7.079ns (94.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 43.104 - 40.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.386     3.013    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/s_aclk
    SLICE_X81Y104        FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y104        FDRE (Prop_fdre_C_Q)         0.379     3.392 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=69, routed)          7.079    10.471    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X1Y14         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.551    43.104    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X1Y14         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.081    43.184    
                         clock uncertainty           -0.035    43.149    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.332    42.817    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.817    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                 32.346    

Slack (MET) :             32.381ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        6.988ns  (logic 0.800ns (11.449%)  route 6.188ns (88.551%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 42.892 - 40.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.554     3.182    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_ll_i/rx_ll_pdu_datapath_i/gtrxreset_o_reg
    SLICE_X61Y55         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.348     3.530 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_reg_inv/Q
                         net (fo=30, routed)          1.481     5.011    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X66Y73         LUT2 (Prop_lut2_I0_O)        0.242     5.253 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_5/O
                         net (fo=37, routed)          1.977     7.229    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X74Y79         LUT6 (Prop_lut6_I4_O)        0.105     7.334 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=2, routed)           2.005     9.339    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ENA_I_38
    SLICE_X42Y102        LUT2 (Prop_lut2_I0_O)        0.105     9.444 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_26/O
                         net (fo=1, routed)           0.725    10.169    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_14
    RAMB36_X2Y21         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.339    42.892    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X2Y21         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.081    42.973    
                         clock uncertainty           -0.035    42.938    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    42.551    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.551    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                 32.381    

Slack (MET) :             32.385ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        7.184ns  (logic 0.695ns (9.675%)  route 6.489ns (90.325%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 43.025 - 40.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.554     3.182    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_ll_i/rx_ll_pdu_datapath_i/gtrxreset_o_reg
    SLICE_X61Y55         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.348     3.530 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_reg_inv/Q
                         net (fo=30, routed)          5.222     8.752    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X76Y100        LUT2 (Prop_lut2_I0_O)        0.242     8.994 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__40/O
                         net (fo=4, routed)           0.991     9.985    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/ram_full_fb_i_reg[0]
    SLICE_X62Y97         LUT2 (Prop_lut2_I1_O)        0.105    10.090 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_76/O
                         net (fo=1, routed)           0.275    10.365    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_39
    RAMB36_X3Y19         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.472    43.025    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X3Y19         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.148    43.172    
                         clock uncertainty           -0.035    43.137    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    42.750    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.750    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                 32.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.506%)  route 0.162ns (53.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.636     1.293    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X77Y62         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y62         FDRE (Prop_fdre_C_Q)         0.141     1.434 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]/Q
                         net (fo=6, routed)           0.162     1.596    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/ADDRA[8]
    RAMB36_X4Y12         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.947     1.650    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y12         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.305     1.346    
    RAMB36_X4Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.529    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.466%)  route 0.174ns (51.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.636     1.293    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X76Y62         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y62         FDRE (Prop_fdre_C_Q)         0.164     1.457 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=5, routed)           0.174     1.631    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/ADDRA[0]
    RAMB36_X4Y12         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.947     1.650    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y12         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.305     1.346    
    RAMB36_X4Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.529    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_global_logic_simplex_i/rx_channel_init_sm_simplex_i/reset_lanes_flop_i/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_aurora_lane_simplex_v5_0_i/aurora_8b10b_rx_hotplug_i/rx_cc_extend_r_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.247%)  route 0.265ns (61.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.653     1.310    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_global_logic_simplex_i/rx_channel_init_sm_simplex_i/gtrxreset_o_reg
    SLICE_X48Y51         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_global_logic_simplex_i/rx_channel_init_sm_simplex_i/reset_lanes_flop_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.164     1.474 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_global_logic_simplex_i/rx_channel_init_sm_simplex_i/reset_lanes_flop_i/Q
                         net (fo=13, routed)          0.265     1.739    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_aurora_lane_simplex_v5_0_i/aurora_8b10b_rx_hotplug_i/SR[0]
    SLICE_X51Y48         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_aurora_lane_simplex_v5_0_i/aurora_8b10b_rx_hotplug_i/rx_cc_extend_r_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.003     1.706    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_aurora_lane_simplex_v5_0_i/aurora_8b10b_rx_hotplug_i/gtrxreset_o_reg
    SLICE_X51Y48         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_aurora_lane_simplex_v5_0_i/aurora_8b10b_rx_hotplug_i/rx_cc_extend_r_reg[7]/C
                         clock pessimism             -0.055     1.651    
    SLICE_X51Y48         FDRE (Hold_fdre_C_R)        -0.018     1.633    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_aurora_lane_simplex_v5_0_i/aurora_8b10b_rx_hotplug_i/rx_cc_extend_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.999%)  route 0.221ns (61.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.631     1.288    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X75Y72         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y72         FDRE (Prop_fdre_C_Q)         0.141     1.429 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]_rep__1/Q
                         net (fo=16, routed)          0.221     1.649    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/gic0.gc1.count_d3_reg[11]_rep__1[1]
    RAMB36_X4Y14         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.937     1.640    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y14         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.284     1.357    
    RAMB36_X4Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.540    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.070%)  route 0.065ns (25.930%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.620ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.308ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.642     1.299    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X67Y61         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         FDRE (Prop_fdre_C_Q)         0.141     1.440 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/Q
                         net (fo=3, routed)           0.065     1.505    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_wr_ext[0]
    SLICE_X66Y61         LUT4 (Prop_lut4_I1_O)        0.045     1.550 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1/O
                         net (fo=1, routed)           0.000     1.550    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0
    SLICE_X66Y61         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.917     1.620    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X66Y61         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.308     1.312    
    SLICE_X66Y61         FDRE (Hold_fdre_C_D)         0.121     1.433    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.640     1.297    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X75Y58         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y58         FDRE (Prop_fdre_C_Q)         0.141     1.438 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     1.493    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X75Y58         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.914     1.617    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X75Y58         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.320     1.297    
    SLICE_X75Y58         FDRE (Hold_fdre_C_D)         0.078     1.375    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.640     1.297    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X75Y59         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y59         FDRE (Prop_fdre_C_Q)         0.141     1.438 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     1.493    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X75Y59         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.914     1.617    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X75Y59         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.320     1.297    
    SLICE_X75Y59         FDRE (Hold_fdre_C_D)         0.078     1.375    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.724     1.381    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/tx_lock_cdc_sync/gtrxreset_o_reg
    SLICE_X47Y46         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141     1.522 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.577    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to
    SLICE_X47Y46         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.002     1.705    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/tx_lock_cdc_sync/gtrxreset_o_reg
    SLICE_X47Y46         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.324     1.381    
    SLICE_X47Y46         FDRE (Hold_fdre_C_D)         0.076     1.457    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.640     1.297    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X75Y59         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y59         FDRE (Prop_fdre_C_Q)         0.141     1.438 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/Q
                         net (fo=1, routed)           0.055     1.493    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][13]
    SLICE_X75Y59         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.914     1.617    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X75Y59         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][13]/C
                         clock pessimism             -0.320     1.297    
    SLICE_X75Y59         FDRE (Hold_fdre_C_D)         0.076     1.373    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][13]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.640     1.297    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X75Y58         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y58         FDRE (Prop_fdre_C_Q)         0.141     1.438 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     1.493    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X75Y58         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.914     1.617    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X75Y58         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.320     1.297    
    SLICE_X75Y58         FDRE (Hold_fdre_C_D)         0.076     1.373    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a            3.030         40.000      36.970     GTPE2_CHANNEL_X0Y3  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            3.030         40.000      36.970     GTPE2_CHANNEL_X0Y3  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a            3.030         40.000      36.970     GTPE2_CHANNEL_X0Y3  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            3.030         40.000      36.970     GTPE2_CHANNEL_X0Y3  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK   n/a            2.424         40.000      37.576     GTPE2_CHANNEL_X0Y3  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.389         40.000      37.611     RAMB36_X5Y12        eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.389         40.000      37.611     RAMB36_X5Y13        eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.389         40.000      37.611     RAMB36_X4Y12        eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.389         40.000      37.611     RAMB36_X4Y13        eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.170         40.000      37.830     RAMB36_X1Y13        eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X80Y104       eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X56Y52        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_aurora_lane_simplex_v5_0_i/rx_lane_init_sm_simplex_i/counter2_r_reg[14]_srl15/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.854         20.000      19.146     SLICE_X48Y49        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_global_logic_simplex_i/rx_channel_init_sm_simplex_i/v_count_r_reg[30]_srl31/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X48Y48        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_global_logic_simplex_i/rx_channel_init_sm_simplex_i/verify_watchdog_r_reg[14]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X80Y104       eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X48Y40        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt0_rxresetdone_r3_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X52Y53        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_global_logic_simplex_i/rx_channel_err_detect_simplex_i/soft_err_r_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X52Y53        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_global_logic_simplex_i/rx_channel_err_detect_simplex_i/soft_err_r_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X48Y50        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_global_logic_simplex_i/rx_channel_init_sm_simplex_i/rxver_count_r_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X48Y50        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_global_logic_simplex_i/rx_channel_init_sm_simplex_i/rxver_count_r_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X80Y104       eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X80Y104       eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X48Y40        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt0_rxresetdone_r3_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X48Y40        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt0_rxresetdone_r3_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X56Y52        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_aurora_lane_simplex_v5_0_i/rx_lane_init_sm_simplex_i/counter2_r_reg[14]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X56Y52        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_aurora_lane_simplex_v5_0_i/rx_lane_init_sm_simplex_i/counter2_r_reg[14]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X52Y53        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_global_logic_simplex_i/rx_channel_err_detect_simplex_i/soft_err_r_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X48Y50        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_global_logic_simplex_i/rx_channel_init_sm_simplex_i/rxver_count_r_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X48Y50        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_global_logic_simplex_i/rx_channel_init_sm_simplex_i/rxver_count_r_reg[1]_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.854         20.000      19.146     SLICE_X48Y49        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_global_logic_simplex_i/rx_channel_init_sm_simplex_i/v_count_r_reg[30]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clock_gen_0/global_clock_generation_0/inst/clk_in1
  To Clock:  clock_gen_0/global_clock_generation_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_gen_0/global_clock_generation_0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clock_gen_0/global_clock_generation_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_global_clock_generation
  To Clock:  clk_out1_global_clock_generation

Setup :            0  Failing Endpoints,  Worst Slack        6.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.056ns  (required time - arrival time)
  Source:                 reset_gen_0/phy_reset_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/phy_reset_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_global_clock_generation rise@8.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.590ns (34.470%)  route 1.122ns (65.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 9.595 - 8.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.709     1.709    reset_gen_0/CLK
    SLICE_X0Y62          FDRE                                         r  reset_gen_0/phy_reset_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.348     2.057 f  reset_gen_0/phy_reset_count_reg[2]/Q
                         net (fo=6, routed)           0.571     2.628    reset_gen_0/phy_reset_count_reg__0[2]
    SLICE_X1Y62          LUT6 (Prop_lut6_I2_O)        0.242     2.870 r  reset_gen_0/phy_reset_count[5]_i_1/O
                         net (fo=6, routed)           0.551     3.421    reset_gen_0/sel
    SLICE_X0Y62          FDRE                                         r  reset_gen_0/phy_reset_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.595     9.595    reset_gen_0/CLK
    SLICE_X0Y62          FDRE                                         r  reset_gen_0/phy_reset_count_reg[0]/C
                         clock pessimism              0.114     9.709    
                         clock uncertainty           -0.064     9.645    
    SLICE_X0Y62          FDRE (Setup_fdre_C_CE)      -0.168     9.477    reset_gen_0/phy_reset_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.477    
                         arrival time                          -3.421    
  -------------------------------------------------------------------
                         slack                                  6.056    

Slack (MET) :             6.056ns  (required time - arrival time)
  Source:                 reset_gen_0/phy_reset_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/phy_reset_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_global_clock_generation rise@8.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.590ns (34.470%)  route 1.122ns (65.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 9.595 - 8.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.709     1.709    reset_gen_0/CLK
    SLICE_X0Y62          FDRE                                         r  reset_gen_0/phy_reset_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.348     2.057 f  reset_gen_0/phy_reset_count_reg[2]/Q
                         net (fo=6, routed)           0.571     2.628    reset_gen_0/phy_reset_count_reg__0[2]
    SLICE_X1Y62          LUT6 (Prop_lut6_I2_O)        0.242     2.870 r  reset_gen_0/phy_reset_count[5]_i_1/O
                         net (fo=6, routed)           0.551     3.421    reset_gen_0/sel
    SLICE_X0Y62          FDRE                                         r  reset_gen_0/phy_reset_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.595     9.595    reset_gen_0/CLK
    SLICE_X0Y62          FDRE                                         r  reset_gen_0/phy_reset_count_reg[1]/C
                         clock pessimism              0.114     9.709    
                         clock uncertainty           -0.064     9.645    
    SLICE_X0Y62          FDRE (Setup_fdre_C_CE)      -0.168     9.477    reset_gen_0/phy_reset_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.477    
                         arrival time                          -3.421    
  -------------------------------------------------------------------
                         slack                                  6.056    

Slack (MET) :             6.056ns  (required time - arrival time)
  Source:                 reset_gen_0/phy_reset_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/phy_reset_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_global_clock_generation rise@8.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.590ns (34.470%)  route 1.122ns (65.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 9.595 - 8.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.709     1.709    reset_gen_0/CLK
    SLICE_X0Y62          FDRE                                         r  reset_gen_0/phy_reset_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.348     2.057 f  reset_gen_0/phy_reset_count_reg[2]/Q
                         net (fo=6, routed)           0.571     2.628    reset_gen_0/phy_reset_count_reg__0[2]
    SLICE_X1Y62          LUT6 (Prop_lut6_I2_O)        0.242     2.870 r  reset_gen_0/phy_reset_count[5]_i_1/O
                         net (fo=6, routed)           0.551     3.421    reset_gen_0/sel
    SLICE_X0Y62          FDRE                                         r  reset_gen_0/phy_reset_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.595     9.595    reset_gen_0/CLK
    SLICE_X0Y62          FDRE                                         r  reset_gen_0/phy_reset_count_reg[2]/C
                         clock pessimism              0.114     9.709    
                         clock uncertainty           -0.064     9.645    
    SLICE_X0Y62          FDRE (Setup_fdre_C_CE)      -0.168     9.477    reset_gen_0/phy_reset_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.477    
                         arrival time                          -3.421    
  -------------------------------------------------------------------
                         slack                                  6.056    

Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 reset_gen_0/syn_block_1/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/phy_resetn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_global_clock_generation rise@8.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.588ns (32.493%)  route 1.222ns (67.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 9.595 - 8.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.697     1.697    reset_gen_0/syn_block_1/clk
    SLICE_X5Y71          FDRE                                         r  reset_gen_0/syn_block_1/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.348     2.045 f  reset_gen_0/syn_block_1/data_sync_reg4/Q
                         net (fo=29, routed)          1.222     3.267    reset_gen_0/g_reset_sync
    SLICE_X1Y61          LUT3 (Prop_lut3_I2_O)        0.240     3.507 r  reset_gen_0/phy_resetn_i_1/O
                         net (fo=1, routed)           0.000     3.507    reset_gen_0/phy_resetn_i_1_n_0
    SLICE_X1Y61          FDRE                                         r  reset_gen_0/phy_resetn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.595     9.595    reset_gen_0/CLK
    SLICE_X1Y61          FDRE                                         r  reset_gen_0/phy_resetn_reg/C
                         clock pessimism              0.073     9.668    
                         clock uncertainty           -0.064     9.604    
    SLICE_X1Y61          FDRE (Setup_fdre_C_D)        0.030     9.634    reset_gen_0/phy_resetn_reg
  -------------------------------------------------------------------
                         required time                          9.634    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.175ns  (required time - arrival time)
  Source:                 reset_gen_0/phy_reset_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/phy_reset_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_global_clock_generation rise@8.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.590ns (37.615%)  route 0.979ns (62.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 9.595 - 8.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.709     1.709    reset_gen_0/CLK
    SLICE_X0Y62          FDRE                                         r  reset_gen_0/phy_reset_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.348     2.057 f  reset_gen_0/phy_reset_count_reg[2]/Q
                         net (fo=6, routed)           0.571     2.628    reset_gen_0/phy_reset_count_reg__0[2]
    SLICE_X1Y62          LUT6 (Prop_lut6_I2_O)        0.242     2.870 r  reset_gen_0/phy_reset_count[5]_i_1/O
                         net (fo=6, routed)           0.407     3.278    reset_gen_0/sel
    SLICE_X1Y62          FDRE                                         r  reset_gen_0/phy_reset_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.595     9.595    reset_gen_0/CLK
    SLICE_X1Y62          FDRE                                         r  reset_gen_0/phy_reset_count_reg[3]/C
                         clock pessimism              0.090     9.685    
                         clock uncertainty           -0.064     9.621    
    SLICE_X1Y62          FDRE (Setup_fdre_C_CE)      -0.168     9.453    reset_gen_0/phy_reset_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.453    
                         arrival time                          -3.278    
  -------------------------------------------------------------------
                         slack                                  6.175    

Slack (MET) :             6.175ns  (required time - arrival time)
  Source:                 reset_gen_0/phy_reset_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/phy_reset_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_global_clock_generation rise@8.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.590ns (37.615%)  route 0.979ns (62.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 9.595 - 8.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.709     1.709    reset_gen_0/CLK
    SLICE_X0Y62          FDRE                                         r  reset_gen_0/phy_reset_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.348     2.057 f  reset_gen_0/phy_reset_count_reg[2]/Q
                         net (fo=6, routed)           0.571     2.628    reset_gen_0/phy_reset_count_reg__0[2]
    SLICE_X1Y62          LUT6 (Prop_lut6_I2_O)        0.242     2.870 r  reset_gen_0/phy_reset_count[5]_i_1/O
                         net (fo=6, routed)           0.407     3.278    reset_gen_0/sel
    SLICE_X1Y62          FDRE                                         r  reset_gen_0/phy_reset_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.595     9.595    reset_gen_0/CLK
    SLICE_X1Y62          FDRE                                         r  reset_gen_0/phy_reset_count_reg[4]/C
                         clock pessimism              0.090     9.685    
                         clock uncertainty           -0.064     9.621    
    SLICE_X1Y62          FDRE (Setup_fdre_C_CE)      -0.168     9.453    reset_gen_0/phy_reset_count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.453    
                         arrival time                          -3.278    
  -------------------------------------------------------------------
                         slack                                  6.175    

Slack (MET) :             6.175ns  (required time - arrival time)
  Source:                 reset_gen_0/phy_reset_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/phy_reset_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_global_clock_generation rise@8.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.590ns (37.615%)  route 0.979ns (62.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 9.595 - 8.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.709     1.709    reset_gen_0/CLK
    SLICE_X0Y62          FDRE                                         r  reset_gen_0/phy_reset_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.348     2.057 f  reset_gen_0/phy_reset_count_reg[2]/Q
                         net (fo=6, routed)           0.571     2.628    reset_gen_0/phy_reset_count_reg__0[2]
    SLICE_X1Y62          LUT6 (Prop_lut6_I2_O)        0.242     2.870 r  reset_gen_0/phy_reset_count[5]_i_1/O
                         net (fo=6, routed)           0.407     3.278    reset_gen_0/sel
    SLICE_X1Y62          FDRE                                         r  reset_gen_0/phy_reset_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.595     9.595    reset_gen_0/CLK
    SLICE_X1Y62          FDRE                                         r  reset_gen_0/phy_reset_count_reg[5]/C
                         clock pessimism              0.090     9.685    
                         clock uncertainty           -0.064     9.621    
    SLICE_X1Y62          FDRE (Setup_fdre_C_CE)      -0.168     9.453    reset_gen_0/phy_reset_count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.453    
                         arrival time                          -3.278    
  -------------------------------------------------------------------
                         slack                                  6.175    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 reset_gen_0/syn_block_1/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/phy_reset_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_global_clock_generation rise@8.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.348ns (29.392%)  route 0.836ns (70.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 9.595 - 8.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.697     1.697    reset_gen_0/syn_block_1/clk
    SLICE_X5Y71          FDRE                                         r  reset_gen_0/syn_block_1/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.348     2.045 r  reset_gen_0/syn_block_1/data_sync_reg4/Q
                         net (fo=29, routed)          0.836     2.881    reset_gen_0/g_reset_sync
    SLICE_X0Y62          FDRE                                         r  reset_gen_0/phy_reset_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.595     9.595    reset_gen_0/CLK
    SLICE_X0Y62          FDRE                                         r  reset_gen_0/phy_reset_count_reg[0]/C
                         clock pessimism              0.073     9.668    
                         clock uncertainty           -0.064     9.604    
    SLICE_X0Y62          FDRE (Setup_fdre_C_R)       -0.487     9.117    reset_gen_0/phy_reset_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.117    
                         arrival time                          -2.881    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 reset_gen_0/syn_block_1/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/phy_reset_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_global_clock_generation rise@8.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.348ns (29.392%)  route 0.836ns (70.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 9.595 - 8.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.697     1.697    reset_gen_0/syn_block_1/clk
    SLICE_X5Y71          FDRE                                         r  reset_gen_0/syn_block_1/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.348     2.045 r  reset_gen_0/syn_block_1/data_sync_reg4/Q
                         net (fo=29, routed)          0.836     2.881    reset_gen_0/g_reset_sync
    SLICE_X0Y62          FDRE                                         r  reset_gen_0/phy_reset_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.595     9.595    reset_gen_0/CLK
    SLICE_X0Y62          FDRE                                         r  reset_gen_0/phy_reset_count_reg[1]/C
                         clock pessimism              0.073     9.668    
                         clock uncertainty           -0.064     9.604    
    SLICE_X0Y62          FDRE (Setup_fdre_C_R)       -0.487     9.117    reset_gen_0/phy_reset_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.117    
                         arrival time                          -2.881    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 reset_gen_0/syn_block_1/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/phy_reset_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_global_clock_generation rise@8.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.348ns (29.392%)  route 0.836ns (70.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 9.595 - 8.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.697     1.697    reset_gen_0/syn_block_1/clk
    SLICE_X5Y71          FDRE                                         r  reset_gen_0/syn_block_1/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.348     2.045 r  reset_gen_0/syn_block_1/data_sync_reg4/Q
                         net (fo=29, routed)          0.836     2.881    reset_gen_0/g_reset_sync
    SLICE_X0Y62          FDRE                                         r  reset_gen_0/phy_reset_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.595     9.595    reset_gen_0/CLK
    SLICE_X0Y62          FDRE                                         r  reset_gen_0/phy_reset_count_reg[2]/C
                         clock pessimism              0.073     9.668    
                         clock uncertainty           -0.064     9.604    
    SLICE_X0Y62          FDRE (Setup_fdre_C_R)       -0.487     9.117    reset_gen_0/phy_reset_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.117    
                         arrival time                          -2.881    
  -------------------------------------------------------------------
                         slack                                  6.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 reset_gen_0/syn_block_1/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/syn_block_1/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_global_clock_generation rise@0.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.710     0.710    reset_gen_0/syn_block_1/clk
    SLICE_X5Y71          FDRE                                         r  reset_gen_0/syn_block_1/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141     0.851 r  reset_gen_0/syn_block_1/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     0.906    reset_gen_0/syn_block_1/data_sync0
    SLICE_X5Y71          FDRE                                         r  reset_gen_0/syn_block_1/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.986     0.986    reset_gen_0/syn_block_1/clk
    SLICE_X5Y71          FDRE                                         r  reset_gen_0/syn_block_1/data_sync_reg1/C
                         clock pessimism             -0.275     0.710    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.075     0.785    reset_gen_0/syn_block_1/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_global_clock_generation rise@0.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.710     0.710    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/clk
    SLICE_X3Y75          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     0.851 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     0.906    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync0
    SLICE_X3Y75          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.984     0.984    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/clk
    SLICE_X3Y75          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg1/C
                         clock pessimism             -0.273     0.710    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.075     0.785    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_global_clock_generation rise@0.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.711     0.711    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/clk
    SLICE_X0Y76          FDPE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDPE (Prop_fdpe_C_Q)         0.141     0.852 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.064     0.916    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync_reg0
    SLICE_X0Y76          FDPE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.985     0.985    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/clk
    SLICE_X0Y76          FDPE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync1/C
                         clock pessimism             -0.273     0.711    
    SLICE_X0Y76          FDPE (Hold_fdpe_C_D)         0.075     0.786    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 reset_gen_0/syn_block_0/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/syn_block_0/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_global_clock_generation rise@0.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.710     0.710    reset_gen_0/syn_block_0/clk
    SLICE_X6Y71          FDRE                                         r  reset_gen_0/syn_block_0/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.164     0.874 r  reset_gen_0/syn_block_0/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     0.929    reset_gen_0/syn_block_0/data_sync0
    SLICE_X6Y71          FDRE                                         r  reset_gen_0/syn_block_0/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.986     0.986    reset_gen_0/syn_block_0/clk
    SLICE_X6Y71          FDRE                                         r  reset_gen_0/syn_block_0/data_sync_reg1/C
                         clock pessimism             -0.275     0.710    
    SLICE_X6Y71          FDRE (Hold_fdre_C_D)         0.060     0.770    reset_gen_0/syn_block_0/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_dcm_locked_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_global_clock_generation rise@0.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.128ns (64.896%)  route 0.069ns (35.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.710     0.710    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/clk
    SLICE_X3Y75          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.128     0.838 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg4/Q
                         net (fo=2, routed)           0.069     0.907    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_dcm_locked_sync
    SLICE_X2Y75          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_dcm_locked_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.984     0.984    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_clk
    SLICE_X2Y75          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_dcm_locked_reg_reg/C
                         clock pessimism             -0.260     0.723    
    SLICE_X2Y75          FDRE (Hold_fdre_C_D)         0.006     0.729    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_dcm_locked_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 reset_gen_0/phy_reset_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/phy_reset_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_global_clock_generation rise@0.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.189ns (59.871%)  route 0.127ns (40.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.720     0.720    reset_gen_0/CLK
    SLICE_X0Y62          FDRE                                         r  reset_gen_0/phy_reset_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     0.861 r  reset_gen_0/phy_reset_count_reg[1]/Q
                         net (fo=7, routed)           0.127     0.988    reset_gen_0/phy_reset_count_reg__0[1]
    SLICE_X1Y62          LUT5 (Prop_lut5_I2_O)        0.048     1.036 r  reset_gen_0/phy_reset_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.036    reset_gen_0/p_0_in[4]
    SLICE_X1Y62          FDRE                                         r  reset_gen_0/phy_reset_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.996     0.996    reset_gen_0/CLK
    SLICE_X1Y62          FDRE                                         r  reset_gen_0/phy_reset_count_reg[4]/C
                         clock pessimism             -0.262     0.733    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.107     0.840    reset_gen_0/phy_reset_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 reset_gen_0/phy_reset_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/phy_reset_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_global_clock_generation rise@0.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.297%)  route 0.128ns (40.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.720     0.720    reset_gen_0/CLK
    SLICE_X0Y62          FDRE                                         r  reset_gen_0/phy_reset_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     0.861 r  reset_gen_0/phy_reset_count_reg[1]/Q
                         net (fo=7, routed)           0.128     0.989    reset_gen_0/phy_reset_count_reg__0[1]
    SLICE_X1Y62          LUT6 (Prop_lut6_I1_O)        0.045     1.034 r  reset_gen_0/phy_reset_count[5]_i_2/O
                         net (fo=1, routed)           0.000     1.034    reset_gen_0/p_0_in[5]
    SLICE_X1Y62          FDRE                                         r  reset_gen_0/phy_reset_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.996     0.996    reset_gen_0/CLK
    SLICE_X1Y62          FDRE                                         r  reset_gen_0/phy_reset_count_reg[5]/C
                         clock pessimism             -0.262     0.733    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.092     0.825    reset_gen_0/phy_reset_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 reset_gen_0/phy_reset_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/phy_reset_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_global_clock_generation rise@0.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.486%)  route 0.127ns (40.514%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.720     0.720    reset_gen_0/CLK
    SLICE_X0Y62          FDRE                                         r  reset_gen_0/phy_reset_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     0.861 r  reset_gen_0/phy_reset_count_reg[1]/Q
                         net (fo=7, routed)           0.127     0.988    reset_gen_0/phy_reset_count_reg__0[1]
    SLICE_X1Y62          LUT4 (Prop_lut4_I0_O)        0.045     1.033 r  reset_gen_0/phy_reset_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.033    reset_gen_0/p_0_in[3]
    SLICE_X1Y62          FDRE                                         r  reset_gen_0/phy_reset_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.996     0.996    reset_gen_0/CLK
    SLICE_X1Y62          FDRE                                         r  reset_gen_0/phy_reset_count_reg[3]/C
                         clock pessimism             -0.262     0.733    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.091     0.824    reset_gen_0/phy_reset_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_gen_0/syn_block_1/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/syn_block_1/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_global_clock_generation rise@0.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.710     0.710    reset_gen_0/syn_block_1/clk
    SLICE_X5Y71          FDRE                                         r  reset_gen_0/syn_block_1/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.128     0.838 r  reset_gen_0/syn_block_1/data_sync_reg1/Q
                         net (fo=1, routed)           0.116     0.954    reset_gen_0/syn_block_1/data_sync1
    SLICE_X5Y71          FDRE                                         r  reset_gen_0/syn_block_1/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.986     0.986    reset_gen_0/syn_block_1/clk
    SLICE_X5Y71          FDRE                                         r  reset_gen_0/syn_block_1/data_sync_reg2/C
                         clock pessimism             -0.275     0.710    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.017     0.727    reset_gen_0/syn_block_1/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_global_clock_generation rise@0.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.711     0.711    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/clk
    SLICE_X0Y76          FDPE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDPE (Prop_fdpe_C_Q)         0.128     0.839 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync1/Q
                         net (fo=1, routed)           0.116     0.955    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync_reg1
    SLICE_X0Y76          FDPE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.985     0.985    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/clk
    SLICE_X0Y76          FDPE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync2/C
                         clock pessimism             -0.273     0.711    
    SLICE_X0Y76          FDPE (Hold_fdpe_C_D)         0.017     0.728    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_global_clock_generation
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y6    clock_gen_0/global_clock_generation_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y4  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y62      reset_gen_0/phy_reset_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y62      reset_gen_0/phy_reset_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y62      reset_gen_0/phy_reset_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X1Y62      reset_gen_0/phy_reset_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X1Y62      reset_gen_0/phy_reset_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X1Y62      reset_gen_0/phy_reset_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X1Y61      reset_gen_0/phy_resetn_reg/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y4  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y4  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y4  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y62      reset_gen_0/phy_reset_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y62      reset_gen_0/phy_reset_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y62      reset_gen_0/phy_reset_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y62      reset_gen_0/phy_reset_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y62      reset_gen_0/phy_reset_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y62      reset_gen_0/phy_reset_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y61      reset_gen_0/phy_resetn_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y71      reset_gen_0/syn_block_0/data_sync_reg0/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y4  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y4  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y62      reset_gen_0/phy_reset_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y62      reset_gen_0/phy_reset_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y62      reset_gen_0/phy_reset_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y62      reset_gen_0/phy_reset_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y62      reset_gen_0/phy_reset_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y62      reset_gen_0/phy_reset_count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y71      reset_gen_0/syn_block_0/data_sync_reg0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y71      reset_gen_0/syn_block_0/data_sync_reg1/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y4  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y4  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y4  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y4  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.891ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.644ns  (logic 0.379ns (6.715%)  route 5.265ns (93.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns = ( 13.165 - 8.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     1.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.555     5.451    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/m_aclk
    SLICE_X49Y61         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.379     5.830 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=69, routed)          5.265    11.095    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X6Y11         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567     9.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.484    13.165    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X6Y11         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.229    13.393    
                         clock uncertainty           -0.075    13.318    
    RAMB36_X6Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.332    12.986    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.986    
                         arrival time                         -11.095    
  -------------------------------------------------------------------
                         slack                                  1.891    

Slack (MET) :             1.987ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 0.398ns (7.788%)  route 4.713ns (92.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 13.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     1.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.533     5.429    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X68Y72         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y72         FDRE (Prop_fdre_C_Q)         0.398     5.827 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]_rep__1/Q
                         net (fo=16, routed)          4.713    10.539    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/gc0.count_d1_reg[11]_rep__1[9]
    RAMB36_X4Y23         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567     9.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.318    13.000    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X4Y23         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.222    13.221    
                         clock uncertainty           -0.075    13.146    
    RAMB36_X4Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.620    12.526    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                         -10.539    
  -------------------------------------------------------------------
                         slack                                  1.987    

Slack (MET) :             2.002ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 0.433ns (8.263%)  route 4.807ns (91.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 13.018 - 8.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     1.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.536     5.432    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X70Y69         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y69         FDRE (Prop_fdre_C_Q)         0.433     5.865 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]_rep__1/Q
                         net (fo=16, routed)          4.807    10.672    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/gc0.count_d1_reg[11]_rep__1[7]
    RAMB36_X3Y20         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567     9.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.336    13.018    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X3Y20         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.222    13.239    
                         clock uncertainty           -0.075    13.164    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.490    12.674    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                  2.002    

Slack (MET) :             2.006ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 0.433ns (8.274%)  route 4.800ns (91.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 13.018 - 8.000 ) 
    Source Clock Delay      (SCD):    5.435ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     1.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.539     5.435    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X70Y66         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y66         FDRE (Prop_fdre_C_Q)         0.433     5.868 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__1/Q
                         net (fo=16, routed)          4.800    10.668    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/gc0.count_d1_reg[11]_rep__1[2]
    RAMB36_X3Y20         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567     9.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.336    13.018    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X3Y20         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.222    13.239    
                         clock uncertainty           -0.075    13.164    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.490    12.674    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                         -10.668    
  -------------------------------------------------------------------
                         slack                                  2.006    

Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 0.398ns (7.793%)  route 4.709ns (92.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 13.018 - 8.000 ) 
    Source Clock Delay      (SCD):    5.429ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     1.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.533     5.429    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X68Y72         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y72         FDRE (Prop_fdre_C_Q)         0.398     5.827 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]_rep__1/Q
                         net (fo=16, routed)          4.709    10.536    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/gc0.count_d1_reg[11]_rep__1[9]
    RAMB36_X3Y20         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567     9.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.336    13.018    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X3Y20         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.222    13.239    
                         clock uncertainty           -0.075    13.164    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.620    12.544    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.544    
                         arrival time                         -10.536    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.025ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 0.379ns (6.881%)  route 5.129ns (93.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.162ns = ( 13.162 - 8.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     1.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.555     5.451    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/m_aclk
    SLICE_X49Y61         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.379     5.830 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=69, routed)          5.129    10.959    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X6Y12         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567     9.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.481    13.162    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X6Y12         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.229    13.390    
                         clock uncertainty           -0.075    13.315    
    RAMB36_X6Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.332    12.983    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.983    
                         arrival time                         -10.959    
  -------------------------------------------------------------------
                         slack                                  2.025    

Slack (MET) :             2.095ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 0.433ns (8.406%)  route 4.718ns (91.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 13.018 - 8.000 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     1.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.532     5.428    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X70Y72         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y72         FDRE (Prop_fdre_C_Q)         0.433     5.861 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]_rep__1/Q
                         net (fo=16, routed)          4.718    10.579    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/gc0.count_d1_reg[11]_rep__1[11]
    RAMB36_X3Y20         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567     9.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.336    13.018    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X3Y20         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.222    13.239    
                         clock uncertainty           -0.075    13.164    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.490    12.674    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                         -10.579    
  -------------------------------------------------------------------
                         slack                                  2.095    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 0.379ns (7.447%)  route 4.710ns (92.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 13.018 - 8.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     1.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.536     5.432    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X71Y69         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y69         FDRE (Prop_fdre_C_Q)         0.379     5.811 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]_rep__1/Q
                         net (fo=16, routed)          4.710    10.521    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/gc0.count_d1_reg[11]_rep__1[5]
    RAMB36_X3Y20         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567     9.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.336    13.018    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X3Y20         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.222    13.239    
                         clock uncertainty           -0.075    13.164    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.490    12.674    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                         -10.521    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.195ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 0.379ns (7.533%)  route 4.652ns (92.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 13.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.430ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     1.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.534     5.430    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X67Y71         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y71         FDRE (Prop_fdre_C_Q)         0.379     5.809 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]_rep__1/Q
                         net (fo=16, routed)          4.652    10.461    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/gc0.count_d1_reg[11]_rep__1[10]
    RAMB36_X4Y23         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567     9.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.318    13.000    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X4Y23         RAMB36E1                                     r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.222    13.221    
                         clock uncertainty           -0.075    13.146    
    RAMB36_X4Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.490    12.656    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.656    
                         arrival time                         -10.461    
  -------------------------------------------------------------------
                         slack                                  2.195    

Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 0.379ns (7.444%)  route 4.712ns (92.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.116ns = ( 13.116 - 8.000 ) 
    Source Clock Delay      (SCD):    5.605ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     1.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.709     5.605    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_axi_clk
    SLICE_X0Y64          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.379     5.984 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_reg/Q
                         net (fo=329, routed)         4.712    10.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_reset_reg
    SLICE_X42Y66         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567     9.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.435    13.116    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X42Y66         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[6]/C
                         clock pessimism              0.289    13.405    
                         clock uncertainty           -0.075    13.330    
    SLICE_X42Y66         FDRE (Setup_fdre_C_R)       -0.423    12.907    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[6]
  -------------------------------------------------------------------
                         required time                         12.907    
                         arrival time                         -10.696    
  -------------------------------------------------------------------
                         slack                                  2.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/accum_upper_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[47].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     0.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     1.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.765     2.327    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X21Y46         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/accum_upper_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     2.468 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/accum_upper_reg[15]/Q
                         net (fo=2, routed)           0.110     2.579    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[47].RAM64X1D_inst/D
    SLICE_X20Y46         RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[47].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     0.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.045     2.957    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[47].RAM64X1D_inst/WCLK
    SLICE_X20Y46         RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[47].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.617     2.340    
    SLICE_X20Y46         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     2.486    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[47].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst1_reg/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.086%)  route 0.184ns (58.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     0.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     1.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.796     2.358    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_int_tx_rst_mgmt_tx_clk/tx_axi_clk
    SLICE_X4Y49          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.128     2.486 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0_reg/Q
                         net (fo=1, routed)           0.184     2.670    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0
    SLICE_X4Y50          FDSE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     0.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.001     2.913    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_int_tx_rst_mgmt_tx_clk/tx_axi_clk
    SLICE_X4Y50          FDSE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst1_reg/C
                         clock pessimism             -0.359     2.555    
    SLICE_X4Y50          FDSE (Hold_fdse_C_D)         0.021     2.576    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst1_reg
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/tx/pause_source_shift_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/tx/pause_source_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.036%)  route 0.055ns (22.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     0.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     1.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.767     2.329    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/tx/tx_axi_clk
    SLICE_X19Y48         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/tx/pause_source_shift_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.141     2.470 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/tx/pause_source_shift_reg[19]/Q
                         net (fo=1, routed)           0.055     2.526    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/tx/pause_source_shift[19]
    SLICE_X18Y48         LUT3 (Prop_lut3_I2_O)        0.045     2.571 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/tx/pause_source_shift[11]_i_1/O
                         net (fo=1, routed)           0.000     2.571    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/tx/pause_source_shift[11]_i_1_n_0
    SLICE_X18Y48         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/tx/pause_source_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     0.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.047     2.959    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/tx/tx_axi_clk
    SLICE_X18Y48         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/tx/pause_source_shift_reg[11]/C
                         clock pessimism             -0.617     2.342    
    SLICE_X18Y48         FDRE (Hold_fdre_C_D)         0.120     2.462    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/tx/pause_source_shift_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.462    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_fragment_counter/stat_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.226ns (56.461%)  route 0.174ns (43.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.877ns
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     0.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     1.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.763     2.325    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[5].sync_accum_gray_i/tx_axi_clk
    SLICE_X28Y49         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.128     2.453 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg4/Q
                         net (fo=4, routed)           0.174     2.628    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_fragment_counter/p_1_out
    SLICE_X28Y50         LUT6 (Prop_lut6_I4_O)        0.098     2.726 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_fragment_counter/stat_data[2]_i_1/O
                         net (fo=1, routed)           0.000     2.726    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_fragment_counter/p_0_out__0[2]
    SLICE_X28Y50         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_fragment_counter/stat_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     0.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.965     2.877    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_fragment_counter/tx_axi_clk
    SLICE_X28Y50         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_fragment_counter/stat_data_reg[2]/C
                         clock pessimism             -0.359     2.519    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.092     2.611    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_fragment_counter/stat_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.611    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_stats_valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.209ns (35.967%)  route 0.372ns (64.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.917ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     0.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     1.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.655     2.218    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/clk_out1
    SLICE_X42Y51         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_stats_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     2.382 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_stats_valid_reg_reg/Q
                         net (fo=8, routed)           0.372     2.754    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_stats_valid_reg
    SLICE_X42Y46         LUT4 (Prop_lut4_I2_O)        0.045     2.799 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector[16]_i_1/O
                         net (fo=1, routed)           0.000     2.799    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector[16]_i_1_n_0
    SLICE_X42Y46         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     0.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.005     2.917    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/clk_out1
    SLICE_X42Y46         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[16]/C
                         clock pessimism             -0.359     2.559    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.121     2.680    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.680    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/accum_upper_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.931%)  route 0.166ns (54.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     0.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     1.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.765     2.327    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X21Y45         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/accum_upper_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     2.468 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/accum_upper_reg[9]/Q
                         net (fo=2, routed)           0.166     2.634    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/D
    SLICE_X18Y45         RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     0.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.046     2.958    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/WCLK
    SLICE_X18Y45         RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.591     2.367    
    SLICE_X18Y45         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     2.513    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/accum_upper_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[45].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.931%)  route 0.166ns (54.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     0.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     1.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.765     2.327    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X21Y46         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/accum_upper_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     2.468 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/accum_upper_reg[13]/Q
                         net (fo=2, routed)           0.166     2.634    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[45].RAM64X1D_inst/D
    SLICE_X18Y46         RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[45].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     0.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.046     2.958    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[45].RAM64X1D_inst/WCLK
    SLICE_X18Y46         RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[45].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.591     2.367    
    SLICE_X18Y46         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     2.513    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[45].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/accum_upper_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.221%)  route 0.164ns (53.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     0.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     1.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.765     2.327    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X21Y45         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/accum_upper_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     2.468 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/accum_upper_reg[8]/Q
                         net (fo=2, routed)           0.164     2.632    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/D
    SLICE_X18Y45         RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     0.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.046     2.958    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/WCLK
    SLICE_X18Y45         RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.591     2.367    
    SLICE_X18Y45         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.511    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/accum_upper_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[44].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.221%)  route 0.164ns (53.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     0.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     1.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.765     2.327    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X21Y46         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/accum_upper_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     2.468 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/accum_upper_reg[12]/Q
                         net (fo=2, routed)           0.164     2.632    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[44].RAM64X1D_inst/D
    SLICE_X18Y46         RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[44].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     0.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.046     2.958    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[44].RAM64X1D_inst/WCLK
    SLICE_X18Y46         RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[44].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.591     2.367    
    SLICE_X18Y46         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.511    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[44].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.828ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     0.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     1.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.642     2.205    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X69Y64         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y64         FDRE (Prop_fdre_C_Q)         0.141     2.346 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/Q
                         net (fo=1, routed)           0.055     2.401    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][15]
    SLICE_X69Y64         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     0.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.916     2.828    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X69Y64         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][15]/C
                         clock pessimism             -0.624     2.205    
    SLICE_X69Y64         FDRE (Hold_fdre_C_D)         0.075     2.280    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][15]
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         8.000       5.611      RAMB36_X5Y12     eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         8.000       5.611      RAMB36_X5Y13     eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         8.000       5.611      RAMB36_X4Y12     eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         8.000       5.611      RAMB36_X4Y13     eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X1Y13     eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y22     eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y17     eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X3Y15     eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X4Y17     eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X4Y21     eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y4  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y41     tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y41     tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y41     tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y41     tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y45     tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y45     tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y45     tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y45     tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y44     tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[31].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y44     tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[31].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X36Y43     tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[2].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X36Y43     tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[2].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X36Y43     tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[30].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X36Y43     tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[30].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         4.000       2.870      SLICE_X18Y47     tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[49].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         4.000       2.870      SLICE_X18Y47     tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[50].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         4.000       2.870      SLICE_X18Y47     tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[51].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y41     tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y41     tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y41     tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        4.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        3.003ns  (logic 0.989ns (32.939%)  route 2.014ns (67.061%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.281ns = ( 15.281 - 10.000 ) 
    Source Clock Delay      (SCD):    5.768ns = ( 7.768 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     3.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     0.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     1.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     3.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.872     7.768    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X0Y49          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.348     8.116 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=7, routed)           0.830     8.946    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X0Y53          LUT6 (Prop_lut6_I5_O)        0.240     9.186 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.471     9.657    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I0_O)        0.126     9.783 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.279    10.062    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X1Y54          LUT2 (Prop_lut2_I1_O)        0.275    10.337 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.433    10.771    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X1Y53          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567    11.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    13.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.600    15.281    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y53          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/C
                         clock pessimism              0.229    15.510    
                         clock uncertainty           -0.075    15.435    
    SLICE_X1Y53          FDRE (Setup_fdre_C_R)       -0.352    15.083    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        3.003ns  (logic 0.989ns (32.939%)  route 2.014ns (67.061%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.281ns = ( 15.281 - 10.000 ) 
    Source Clock Delay      (SCD):    5.768ns = ( 7.768 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     3.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     0.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     1.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     3.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.872     7.768    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X0Y49          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.348     8.116 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=7, routed)           0.830     8.946    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X0Y53          LUT6 (Prop_lut6_I5_O)        0.240     9.186 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.471     9.657    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I0_O)        0.126     9.783 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.279    10.062    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X1Y54          LUT2 (Prop_lut2_I1_O)        0.275    10.337 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.433    10.771    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X1Y53          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567    11.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    13.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.600    15.281    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y53          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
                         clock pessimism              0.229    15.510    
                         clock uncertainty           -0.075    15.435    
    SLICE_X1Y53          FDRE (Setup_fdre_C_R)       -0.352    15.083    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        3.003ns  (logic 0.989ns (32.939%)  route 2.014ns (67.061%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.281ns = ( 15.281 - 10.000 ) 
    Source Clock Delay      (SCD):    5.768ns = ( 7.768 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     3.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     0.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     1.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     3.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.872     7.768    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X0Y49          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.348     8.116 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=7, routed)           0.830     8.946    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X0Y53          LUT6 (Prop_lut6_I5_O)        0.240     9.186 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.471     9.657    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I0_O)        0.126     9.783 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.279    10.062    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X1Y54          LUT2 (Prop_lut2_I1_O)        0.275    10.337 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.433    10.771    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X1Y53          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567    11.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    13.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.600    15.281    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y53          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/C
                         clock pessimism              0.229    15.510    
                         clock uncertainty           -0.075    15.435    
    SLICE_X1Y53          FDRE (Setup_fdre_C_R)       -0.352    15.083    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        3.003ns  (logic 0.989ns (32.939%)  route 2.014ns (67.061%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.281ns = ( 15.281 - 10.000 ) 
    Source Clock Delay      (SCD):    5.768ns = ( 7.768 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     3.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     0.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     1.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     3.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.872     7.768    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X0Y49          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.348     8.116 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=7, routed)           0.830     8.946    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X0Y53          LUT6 (Prop_lut6_I5_O)        0.240     9.186 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.471     9.657    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I0_O)        0.126     9.783 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.279    10.062    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X1Y54          LUT2 (Prop_lut2_I1_O)        0.275    10.337 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.433    10.771    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X1Y53          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567    11.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    13.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.600    15.281    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y53          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]/C
                         clock pessimism              0.229    15.510    
                         clock uncertainty           -0.075    15.435    
    SLICE_X1Y53          FDRE (Setup_fdre_C_R)       -0.352    15.083    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        3.003ns  (logic 0.989ns (32.939%)  route 2.014ns (67.061%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.281ns = ( 15.281 - 10.000 ) 
    Source Clock Delay      (SCD):    5.768ns = ( 7.768 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     3.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     0.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     1.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     3.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.872     7.768    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X0Y49          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.348     8.116 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=7, routed)           0.830     8.946    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X0Y53          LUT6 (Prop_lut6_I5_O)        0.240     9.186 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.471     9.657    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I0_O)        0.126     9.783 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.279    10.062    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X1Y54          LUT2 (Prop_lut2_I1_O)        0.275    10.337 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.433    10.771    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X1Y53          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567    11.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    13.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.600    15.281    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y53          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/C
                         clock pessimism              0.229    15.510    
                         clock uncertainty           -0.075    15.435    
    SLICE_X1Y53          FDRE (Setup_fdre_C_R)       -0.352    15.083    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        3.003ns  (logic 0.989ns (32.939%)  route 2.014ns (67.061%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.281ns = ( 15.281 - 10.000 ) 
    Source Clock Delay      (SCD):    5.768ns = ( 7.768 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     3.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     0.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     1.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     3.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.872     7.768    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X0Y49          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.348     8.116 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=7, routed)           0.830     8.946    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X0Y53          LUT6 (Prop_lut6_I5_O)        0.240     9.186 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.471     9.657    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I0_O)        0.126     9.783 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.279    10.062    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X1Y54          LUT2 (Prop_lut2_I1_O)        0.275    10.337 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.433    10.771    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X1Y53          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567    11.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    13.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.600    15.281    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y53          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/C
                         clock pessimism              0.229    15.510    
                         clock uncertainty           -0.075    15.435    
    SLICE_X1Y53          FDRE (Setup_fdre_C_R)       -0.352    15.083    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.821ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        2.876ns  (logic 0.989ns (34.387%)  route 1.887ns (65.613%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.281ns = ( 15.281 - 10.000 ) 
    Source Clock Delay      (SCD):    5.768ns = ( 7.768 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     3.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     0.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     1.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     3.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.872     7.768    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X0Y49          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.348     8.116 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=7, routed)           0.830     8.946    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X0Y53          LUT6 (Prop_lut6_I5_O)        0.240     9.186 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.471     9.657    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I0_O)        0.126     9.783 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.586    10.369    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X0Y57          LUT2 (Prop_lut2_I0_O)        0.275    10.644 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_i_1/O
                         net (fo=1, routed)           0.000    10.644    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int0
    SLICE_X0Y57          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567    11.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    13.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.600    15.281    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y57          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
                         clock pessimism              0.229    15.510    
                         clock uncertainty           -0.075    15.435    
    SLICE_X0Y57          FDRE (Setup_fdre_C_D)        0.030    15.465    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg
  -------------------------------------------------------------------
                         required time                         15.465    
                         arrival time                         -10.644    
  -------------------------------------------------------------------
                         slack                                  4.821    

Slack (MET) :             4.829ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        2.906ns  (logic 0.819ns (28.181%)  route 2.087ns (71.819%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.281ns = ( 15.281 - 10.000 ) 
    Source Clock Delay      (SCD):    5.768ns = ( 7.768 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     3.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     0.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     1.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     3.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.872     7.768    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X0Y49          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.348     8.116 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=7, routed)           0.797     8.913    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X0Y54          LUT2 (Prop_lut2_I1_O)        0.240     9.153 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_i_3/O
                         net (fo=3, routed)           0.709     9.861    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_i_3_n_0
    SLICE_X0Y54          LUT6 (Prop_lut6_I3_O)        0.105     9.966 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_i_2/O
                         net (fo=1, routed)           0.582    10.548    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_0
    SLICE_X0Y57          LUT4 (Prop_lut4_I2_O)        0.126    10.674 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_i_1/O
                         net (fo=1, routed)           0.000    10.674    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_i_1_n_0
    SLICE_X0Y57          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567    11.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    13.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.600    15.281    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y57          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
                         clock pessimism              0.229    15.510    
                         clock uncertainty           -0.075    15.435    
    SLICE_X0Y57          FDRE (Setup_fdre_C_D)        0.069    15.504    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg
  -------------------------------------------------------------------
                         required time                         15.504    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                  4.829    

Slack (MET) :             4.929ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        2.524ns  (logic 0.714ns (28.292%)  route 1.810ns (71.708%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.281ns = ( 15.281 - 10.000 ) 
    Source Clock Delay      (SCD):    5.768ns = ( 7.768 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     3.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     0.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     1.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     3.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.872     7.768    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X0Y49          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.348     8.116 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=7, routed)           0.830     8.946    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X0Y53          LUT6 (Prop_lut6_I5_O)        0.240     9.186 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.471     9.657    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I0_O)        0.126     9.783 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.509    10.292    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X0Y57          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567    11.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    13.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.600    15.281    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y57          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
                         clock pessimism              0.229    15.510    
                         clock uncertainty           -0.075    15.435    
    SLICE_X0Y57          FDRE (Setup_fdre_C_D)       -0.214    15.221    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                         -10.292    
  -------------------------------------------------------------------
                         slack                                  4.929    

Slack (MET) :             5.027ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/div_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        2.670ns  (logic 0.989ns (37.043%)  route 1.681ns (62.957%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.281ns = ( 15.281 - 10.000 ) 
    Source Clock Delay      (SCD):    5.768ns = ( 7.768 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     3.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     0.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     1.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     3.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.872     7.768    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X0Y49          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.348     8.116 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=7, routed)           0.830     8.946    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X0Y53          LUT6 (Prop_lut6_I5_O)        0.240     9.186 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.471     9.657    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I0_O)        0.126     9.783 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.380    10.163    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X0Y56          LUT4 (Prop_lut4_I1_O)        0.275    10.438 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/div_2_i_1/O
                         net (fo=1, routed)           0.000    10.438    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/div_2_i_1_n_0
    SLICE_X0Y56          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/div_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567    11.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    13.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.600    15.281    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y56          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/div_2_reg/C
                         clock pessimism              0.229    15.510    
                         clock uncertainty           -0.075    15.435    
    SLICE_X0Y56          FDRE (Setup_fdre_C_D)        0.030    15.465    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/div_2_reg
  -------------------------------------------------------------------
                         required time                         15.465    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                  5.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.991ns = ( 4.991 - 2.000 ) 
    Source Clock Delay      (SCD):    2.360ns = ( 4.360 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     2.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     1.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     2.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     3.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.798     4.360    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X0Y49          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     4.501 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg0/Q
                         net (fo=1, routed)           0.064     4.565    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync0
    SLICE_X0Y49          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     2.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     1.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     2.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     3.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.079     4.991    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X0Y49          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1/C
                         clock pessimism             -0.631     4.360    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.075     4.435    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -4.435    
                         arrival time                           4.565    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 4.913 - 2.000 ) 
    Source Clock Delay      (SCD):    2.287ns = ( 4.287 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     2.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     1.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     2.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     3.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.724     4.287    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/clk
    SLICE_X0Y58          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.141     4.428 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg0/Q
                         net (fo=1, routed)           0.064     4.492    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync0
    SLICE_X0Y58          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     2.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     1.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     2.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     3.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.001     4.913    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/clk
    SLICE_X0Y58          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/C
                         clock pessimism             -0.627     4.287    
    SLICE_X0Y58          FDRE (Hold_fdre_C_D)         0.075     4.362    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -4.362    
                         arrival time                           4.492    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.215ns  (logic 0.141ns (65.502%)  route 0.074ns (34.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.914ns = ( 4.914 - 2.000 ) 
    Source Clock Delay      (SCD):    2.288ns = ( 4.288 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     2.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     1.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     2.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     3.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.725     4.288    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y54          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     4.429 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_reg/Q
                         net (fo=2, routed)           0.074     4.503    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int
    SLICE_X0Y54          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     2.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     1.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     2.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     3.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.002     4.914    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y54          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/C
                         clock pessimism             -0.627     4.288    
    SLICE_X0Y54          FDRE (Hold_fdre_C_D)         0.075     4.363    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg
  -------------------------------------------------------------------
                         required time                         -4.363    
                         arrival time                           4.503    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (70.947%)  route 0.052ns (29.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 4.909 - 2.000 ) 
    Source Clock Delay      (SCD):    2.284ns = ( 4.284 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     2.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     1.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     2.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     3.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.721     4.284    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X1Y64          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.128     4.412 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1/Q
                         net (fo=1, routed)           0.052     4.464    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync1
    SLICE_X1Y64          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     2.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     1.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     2.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     3.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.997     4.909    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X1Y64          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg2/C
                         clock pessimism             -0.626     4.284    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)        -0.008     4.276    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -4.276    
                         arrival time                           4.464    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.186ns  (logic 0.128ns (68.651%)  route 0.058ns (31.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 4.907 - 2.000 ) 
    Source Clock Delay      (SCD):    2.281ns = ( 4.281 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     2.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     1.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     2.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     3.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.718     4.281    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/clk
    SLICE_X4Y63          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.128     4.409 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg1/Q
                         net (fo=1, routed)           0.058     4.467    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync1
    SLICE_X4Y63          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     2.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     1.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     2.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     3.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.995     4.907    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/clk
    SLICE_X4Y63          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg2/C
                         clock pessimism             -0.627     4.281    
    SLICE_X4Y63          FDRE (Hold_fdre_C_D)        -0.008     4.273    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -4.273    
                         arrival time                           4.467    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.370%)  route 0.071ns (35.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 4.913 - 2.000 ) 
    Source Clock Delay      (SCD):    2.287ns = ( 4.287 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     2.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     1.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     2.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     3.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.724     4.287    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y57          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.128     4.415 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/Q
                         net (fo=2, routed)           0.071     4.486    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int
    SLICE_X0Y57          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     2.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     1.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     2.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     3.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.001     4.913    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y57          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/C
                         clock pessimism             -0.627     4.287    
    SLICE_X0Y57          FDRE (Hold_fdre_C_D)        -0.007     4.280    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg
  -------------------------------------------------------------------
                         required time                         -4.280    
                         arrival time                           4.486    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.540%)  route 0.116ns (47.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 4.909 - 2.000 ) 
    Source Clock Delay      (SCD):    2.284ns = ( 4.284 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     2.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     1.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     2.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     3.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.721     4.284    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X1Y64          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.128     4.412 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/Q
                         net (fo=1, routed)           0.116     4.527    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync0
    SLICE_X1Y64          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     2.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     1.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     2.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     3.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.997     4.909    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X1Y64          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1/C
                         clock pessimism             -0.626     4.284    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.022     4.306    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -4.306    
                         arrival time                           4.527    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.991ns = ( 4.991 - 2.000 ) 
    Source Clock Delay      (SCD):    2.360ns = ( 4.360 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     2.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     1.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     2.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     3.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.798     4.360    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X0Y49          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.128     4.488 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1/Q
                         net (fo=1, routed)           0.116     4.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync1
    SLICE_X0Y49          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     2.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     1.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     2.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     3.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.079     4.991    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X0Y49          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg2/C
                         clock pessimism             -0.631     4.360    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.017     4.377    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -4.377    
                         arrival time                           4.604    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.506%)  route 0.169ns (54.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 4.913 - 2.000 ) 
    Source Clock Delay      (SCD):    2.287ns = ( 4.287 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     2.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     1.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     2.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     3.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.724     4.287    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/clk
    SLICE_X0Y58          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.141     4.428 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg3/Q
                         net (fo=1, routed)           0.169     4.597    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync3
    SLICE_X0Y58          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     2.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     1.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     2.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     3.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.001     4.913    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/clk
    SLICE_X0Y58          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg4/C
                         clock pessimism             -0.627     4.287    
    SLICE_X0Y58          FDRE (Hold_fdre_C_D)         0.076     4.363    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         -4.363    
                         arrival time                           4.597    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.766%)  route 0.167ns (54.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 4.909 - 2.000 ) 
    Source Clock Delay      (SCD):    2.284ns = ( 4.284 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     2.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     1.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     2.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     3.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.721     4.284    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X1Y64          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     4.425 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg2/Q
                         net (fo=1, routed)           0.167     4.592    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync2
    SLICE_X1Y64          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     2.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     1.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     2.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     3.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.997     4.909    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X1Y64          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg3/C
                         clock pessimism             -0.626     4.284    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.071     4.355    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -4.355    
                         arrival time                           4.592    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.592         8.000       6.408      BUFGCTRL_X0Y17   tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/I0
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76     tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y4  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y57      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y57      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y57      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y57      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y54      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y54      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y57      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y4  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y57      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y57      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y57      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y57      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y54      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y54      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y57      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y53      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y53      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y53      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y57      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y57      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y57      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y57      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y57      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y57      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y58      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y58      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y58      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y58      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg3/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_global_clock_generation
  To Clock:  clk_out2_global_clock_generation

Setup :            0  Failing Endpoints,  Worst Slack        3.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.957ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_tx_crc_mode_wr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        5.197ns  (logic 0.948ns (18.240%)  route 4.249ns (81.760%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.798     1.798    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X10Y39         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.398     2.196 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/Q
                         net (fo=68, routed)          1.411     3.608    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/bus2ip_addr[4]
    SLICE_X25Y45         LUT4 (Prop_lut4_I1_O)        0.232     3.840 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/ip2bus_data[29]_i_3/O
                         net (fo=3, routed)           1.046     4.885    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/ip2bus_data_reg[29]_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I4_O)        0.105     4.990 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_rx_pause_ad[31]_i_4/O
                         net (fo=3, routed)           0.395     5.385    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/ipic_mux_inst/int_speed_d1_reg[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I4_O)        0.105     5.490 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/ipic_mux_inst/int_tx_ifg_del_en_i_2/O
                         net (fo=5, routed)           0.915     6.405    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/ipic_mux_inst/int_tx_ifg_del_en
    SLICE_X23Y52         LUT2 (Prop_lut2_I1_O)        0.108     6.513 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/ipic_mux_inst/int_tx_ifg_del_en_i_1/O
                         net (fo=3, routed)           0.483     6.996    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/man_reset.int_mgmt_host_reset_reg
    SLICE_X28Y53         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_tx_crc_mode_wr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.520    11.520    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/bus2ip_clk
    SLICE_X28Y53         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_tx_crc_mode_wr_reg/C
                         clock pessimism              0.013    11.533    
                         clock uncertainty           -0.066    11.467    
    SLICE_X28Y53         FDRE (Setup_fdre_C_R)       -0.514    10.953    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_tx_crc_mode_wr_reg
  -------------------------------------------------------------------
                         required time                         10.953    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                  3.957    

Slack (MET) :             3.957ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_tx_jumbo_en_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        5.197ns  (logic 0.948ns (18.240%)  route 4.249ns (81.760%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.798     1.798    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X10Y39         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.398     2.196 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/Q
                         net (fo=68, routed)          1.411     3.608    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/bus2ip_addr[4]
    SLICE_X25Y45         LUT4 (Prop_lut4_I1_O)        0.232     3.840 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/ip2bus_data[29]_i_3/O
                         net (fo=3, routed)           1.046     4.885    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/ip2bus_data_reg[29]_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I4_O)        0.105     4.990 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_rx_pause_ad[31]_i_4/O
                         net (fo=3, routed)           0.395     5.385    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/ipic_mux_inst/int_speed_d1_reg[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I4_O)        0.105     5.490 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/ipic_mux_inst/int_tx_ifg_del_en_i_2/O
                         net (fo=5, routed)           0.915     6.405    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/ipic_mux_inst/int_tx_ifg_del_en
    SLICE_X23Y52         LUT2 (Prop_lut2_I1_O)        0.108     6.513 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/ipic_mux_inst/int_tx_ifg_del_en_i_1/O
                         net (fo=3, routed)           0.483     6.996    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/man_reset.int_mgmt_host_reset_reg
    SLICE_X28Y53         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_tx_jumbo_en_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.520    11.520    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/bus2ip_clk
    SLICE_X28Y53         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_tx_jumbo_en_reg/C
                         clock pessimism              0.013    11.533    
                         clock uncertainty           -0.066    11.467    
    SLICE_X28Y53         FDRE (Setup_fdre_C_R)       -0.514    10.953    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_tx_jumbo_en_reg
  -------------------------------------------------------------------
                         required time                         10.953    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                  3.957    

Slack (MET) :             3.957ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_tx_vlan_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        5.197ns  (logic 0.948ns (18.240%)  route 4.249ns (81.760%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.798     1.798    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X10Y39         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.398     2.196 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/Q
                         net (fo=68, routed)          1.411     3.608    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/bus2ip_addr[4]
    SLICE_X25Y45         LUT4 (Prop_lut4_I1_O)        0.232     3.840 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/ip2bus_data[29]_i_3/O
                         net (fo=3, routed)           1.046     4.885    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/ip2bus_data_reg[29]_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I4_O)        0.105     4.990 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_rx_pause_ad[31]_i_4/O
                         net (fo=3, routed)           0.395     5.385    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/ipic_mux_inst/int_speed_d1_reg[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I4_O)        0.105     5.490 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/ipic_mux_inst/int_tx_ifg_del_en_i_2/O
                         net (fo=5, routed)           0.915     6.405    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/ipic_mux_inst/int_tx_ifg_del_en
    SLICE_X23Y52         LUT2 (Prop_lut2_I1_O)        0.108     6.513 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/ipic_mux_inst/int_tx_ifg_del_en_i_1/O
                         net (fo=3, routed)           0.483     6.996    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/man_reset.int_mgmt_host_reset_reg
    SLICE_X28Y53         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_tx_vlan_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.520    11.520    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/bus2ip_clk
    SLICE_X28Y53         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_tx_vlan_reg/C
                         clock pessimism              0.013    11.533    
                         clock uncertainty           -0.066    11.467    
    SLICE_X28Y53         FDRE (Setup_fdre_C_R)       -0.514    10.953    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_tx_vlan_reg
  -------------------------------------------------------------------
                         required time                         10.953    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                  3.957    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_tx_crc_mode_wr_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 0.840ns (17.633%)  route 3.924ns (82.367%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.798     1.798    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X10Y39         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.398     2.196 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/Q
                         net (fo=68, routed)          1.411     3.608    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/bus2ip_addr[4]
    SLICE_X25Y45         LUT4 (Prop_lut4_I1_O)        0.232     3.840 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/ip2bus_data[29]_i_3/O
                         net (fo=3, routed)           1.046     4.885    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/ip2bus_data_reg[29]_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I4_O)        0.105     4.990 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_rx_pause_ad[31]_i_4/O
                         net (fo=3, routed)           0.395     5.385    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/ipic_mux_inst/int_speed_d1_reg[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I4_O)        0.105     5.490 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/ipic_mux_inst/int_tx_ifg_del_en_i_2/O
                         net (fo=5, routed)           1.072     6.562    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_tx_ifg_del_en_0
    SLICE_X28Y53         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_tx_crc_mode_wr_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.520    11.520    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/bus2ip_clk
    SLICE_X28Y53         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_tx_crc_mode_wr_reg/C
                         clock pessimism              0.013    11.533    
                         clock uncertainty           -0.066    11.467    
    SLICE_X28Y53         FDRE (Setup_fdre_C_CE)      -0.168    11.299    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_tx_crc_mode_wr_reg
  -------------------------------------------------------------------
                         required time                         11.299    
                         arrival time                          -6.562    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_tx_jumbo_en_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 0.840ns (17.633%)  route 3.924ns (82.367%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.798     1.798    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X10Y39         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.398     2.196 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/Q
                         net (fo=68, routed)          1.411     3.608    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/bus2ip_addr[4]
    SLICE_X25Y45         LUT4 (Prop_lut4_I1_O)        0.232     3.840 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/ip2bus_data[29]_i_3/O
                         net (fo=3, routed)           1.046     4.885    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/ip2bus_data_reg[29]_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I4_O)        0.105     4.990 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_rx_pause_ad[31]_i_4/O
                         net (fo=3, routed)           0.395     5.385    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/ipic_mux_inst/int_speed_d1_reg[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I4_O)        0.105     5.490 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/ipic_mux_inst/int_tx_ifg_del_en_i_2/O
                         net (fo=5, routed)           1.072     6.562    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_tx_ifg_del_en_0
    SLICE_X28Y53         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_tx_jumbo_en_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.520    11.520    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/bus2ip_clk
    SLICE_X28Y53         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_tx_jumbo_en_reg/C
                         clock pessimism              0.013    11.533    
                         clock uncertainty           -0.066    11.467    
    SLICE_X28Y53         FDRE (Setup_fdre_C_CE)      -0.168    11.299    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_tx_jumbo_en_reg
  -------------------------------------------------------------------
                         required time                         11.299    
                         arrival time                          -6.562    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_tx_vlan_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 0.840ns (17.633%)  route 3.924ns (82.367%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.798     1.798    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X10Y39         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.398     2.196 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/Q
                         net (fo=68, routed)          1.411     3.608    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/bus2ip_addr[4]
    SLICE_X25Y45         LUT4 (Prop_lut4_I1_O)        0.232     3.840 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/ip2bus_data[29]_i_3/O
                         net (fo=3, routed)           1.046     4.885    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/ip2bus_data_reg[29]_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I4_O)        0.105     4.990 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_rx_pause_ad[31]_i_4/O
                         net (fo=3, routed)           0.395     5.385    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/ipic_mux_inst/int_speed_d1_reg[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I4_O)        0.105     5.490 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/ipic_mux_inst/int_tx_ifg_del_en_i_2/O
                         net (fo=5, routed)           1.072     6.562    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_tx_ifg_del_en_0
    SLICE_X28Y53         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_tx_vlan_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.520    11.520    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/bus2ip_clk
    SLICE_X28Y53         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_tx_vlan_reg/C
                         clock pessimism              0.013    11.533    
                         clock uncertainty           -0.066    11.467    
    SLICE_X28Y53         FDRE (Setup_fdre_C_CE)      -0.168    11.299    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/int_tx_vlan_reg
  -------------------------------------------------------------------
                         required time                         11.299    
                         arrival time                          -6.562    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 0.589ns (11.504%)  route 4.531ns (88.496%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.624     1.624    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X27Y70         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y70         FDRE (Prop_fdre_C_Q)         0.379     2.003 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=96, routed)          3.398     5.401    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/s_daddr_o[2]
    SLICE_X9Y75          LUT5 (Prop_lut5_I1_O)        0.105     5.506 f  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_2/O
                         net (fo=1, routed)           1.133     6.639    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_2_n_0
    SLICE_X17Y69         LUT6 (Prop_lut6_I0_O)        0.105     6.744 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_1/O
                         net (fo=1, routed)           0.000     6.744    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84_n_5
    SLICE_X17Y69         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.519    11.519    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X17Y69         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/C
                         clock pessimism              0.073    11.592    
                         clock uncertainty           -0.066    11.526    
    SLICE_X17Y69         FDRE (Setup_fdre_C_D)        0.030    11.556    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]
  -------------------------------------------------------------------
                         required time                         11.556    
                         arrival time                          -6.744    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.852ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 1.111ns (21.686%)  route 4.012ns (78.314%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.621     1.621    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X27Y72         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y72         FDRE (Prop_fdre_C_Q)         0.348     1.969 f  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=145, routed)         3.170     5.139    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_daddr_o[1]
    SLICE_X14Y69         LUT5 (Prop_lut5_I1_O)        0.239     5.378 f  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[2]_i_14/O
                         net (fo=1, routed)           0.000     5.378    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[2]_0
    SLICE_X14Y69         MUXF7 (Prop_muxf7_I1_O)      0.178     5.556 f  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[2]_i_8/O
                         net (fo=1, routed)           0.359     5.915    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[3]
    SLICE_X14Y69         LUT6 (Prop_lut6_I5_O)        0.241     6.156 f  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_2/O
                         net (fo=1, routed)           0.483     6.639    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_2_n_0
    SLICE_X20Y70         LUT6 (Prop_lut6_I0_O)        0.105     6.744 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_1/O
                         net (fo=1, routed)           0.000     6.744    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a_n_1
    SLICE_X20Y70         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.517    11.517    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X20Y70         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[2]/C
                         clock pessimism              0.073    11.590    
                         clock uncertainty           -0.066    11.524    
    SLICE_X20Y70         FDRE (Setup_fdre_C_D)        0.072    11.596    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[2]
  -------------------------------------------------------------------
                         required time                         11.596    
                         arrival time                          -6.744    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 0.692ns (13.665%)  route 4.372ns (86.335%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.621     1.621    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X27Y72         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y72         FDRE (Prop_fdre_C_Q)         0.348     1.969 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=145, routed)         3.596     5.565    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X17Y67         LUT6 (Prop_lut6_I3_O)        0.239     5.804 f  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[0]_i_5/O
                         net (fo=1, routed)           0.776     6.580    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]_2
    SLICE_X17Y69         LUT6 (Prop_lut6_I5_O)        0.105     6.685 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[0]_i_1/O
                         net (fo=1, routed)           0.000     6.685    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84_n_0
    SLICE_X17Y69         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.519    11.519    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X17Y69         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[0]/C
                         clock pessimism              0.073    11.592    
                         clock uncertainty           -0.066    11.526    
    SLICE_X17Y69         FDRE (Setup_fdre_C_D)        0.032    11.558    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[0]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                          -6.685    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.941ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.692ns (13.853%)  route 4.303ns (86.147%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.621     1.621    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X27Y72         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y72         FDRE (Prop_fdre_C_Q)         0.348     1.969 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=145, routed)         3.531     5.500    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X19Y66         LUT6 (Prop_lut6_I2_O)        0.239     5.739 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_4/O
                         net (fo=1, routed)           0.772     6.511    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]_0
    SLICE_X19Y69         LUT6 (Prop_lut6_I4_O)        0.105     6.616 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_1/O
                         net (fo=1, routed)           0.000     6.616    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84_n_3
    SLICE_X19Y69         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.519    11.519    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X19Y69         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/C
                         clock pessimism              0.073    11.592    
                         clock uncertainty           -0.066    11.526    
    SLICE_X19Y69         FDRE (Setup_fdre_C_D)        0.032    11.558    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]
  -------------------------------------------------------------------
                         required time                         11.558    
                         arrival time                          -6.616    
  -------------------------------------------------------------------
                         slack                                  4.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.118%)  route 0.152ns (51.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.689     0.689    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X9Y64          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.141     0.830 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/Q
                         net (fo=1, routed)           0.152     0.982    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[11][0]
    RAMB36_X0Y12         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.003     1.003    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y12         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.260     0.743    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.926    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.875%)  route 0.154ns (52.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.689     0.689    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X9Y63          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141     0.830 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/Q
                         net (fo=1, routed)           0.154     0.984    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[11][2]
    RAMB36_X0Y12         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.003     1.003    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y12         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.260     0.743    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.926    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/bus2ip_data_int_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.796     0.796    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/bus2ip_clk
    SLICE_X3Y48          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/bus2ip_data_int_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     0.937 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/bus2ip_data_int_reg[18]/Q
                         net (fo=1, routed)           0.053     0.990    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/bus2ip_data_int_reg[31][18]
    SLICE_X2Y48          LUT5 (Prop_lut5_I0_O)        0.045     1.035 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/cpu_data_shift[18]_i_1/O
                         net (fo=1, routed)           0.000     1.035    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/cpu_data_shift[18]_i_1_n_0
    SLICE_X2Y48          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.077     1.077    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X2Y48          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[18]/C
                         clock pessimism             -0.268     0.809    
    SLICE_X2Y48          FDRE (Hold_fdre_C_D)         0.121     0.930    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.150%)  route 0.210ns (59.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.688     0.688    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X9Y66          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141     0.829 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/Q
                         net (fo=1, routed)           0.210     1.039    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[11][9]
    RAMB36_X0Y12         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.003     1.003    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y12         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.260     0.743    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.926    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.141ns (25.605%)  route 0.410ns (74.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.794ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.794     0.794    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X7Y49          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     0.935 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/Q
                         net (fo=49, routed)          0.410     1.344    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/A3
    SLICE_X6Y50          RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.999     0.999    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/WCLK
    SLICE_X6Y50          RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.008     0.990    
    SLICE_X6Y50          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.230    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.141ns (25.605%)  route 0.410ns (74.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.794ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.794     0.794    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X7Y49          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     0.935 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/Q
                         net (fo=49, routed)          0.410     1.344    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/A3
    SLICE_X6Y50          RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.999     0.999    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/WCLK
    SLICE_X6Y50          RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.008     0.990    
    SLICE_X6Y50          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.230    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.141ns (25.605%)  route 0.410ns (74.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.794ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.794     0.794    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X7Y49          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     0.935 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/Q
                         net (fo=49, routed)          0.410     1.344    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/A3
    SLICE_X6Y50          RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.999     0.999    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/WCLK
    SLICE_X6Y50          RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.008     0.990    
    SLICE_X6Y50          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.230    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.141ns (25.605%)  route 0.410ns (74.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.794ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.794     0.794    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X7Y49          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     0.935 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/ram_addr_reg[3]/Q
                         net (fo=49, routed)          0.410     1.344    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/A3
    SLICE_X6Y50          RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.999     0.999    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/WCLK
    SLICE_X6Y50          RAMD64E                                      r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.008     0.990    
    SLICE_X6Y50          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.230    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.827%)  route 0.213ns (60.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.689     0.689    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X9Y63          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141     0.830 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/Q
                         net (fo=1, routed)           0.213     1.043    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[11][4]
    RAMB36_X0Y12         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.003     1.003    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y12         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.260     0.743    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.926    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.416%)  route 0.197ns (48.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.796     0.796    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X2Y49          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     0.960 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[15]/Q
                         net (fo=1, routed)           0.197     1.157    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg_n_0_[15]
    SLICE_X5Y50          LUT5 (Prop_lut5_I4_O)        0.045     1.202 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/cpu_data_shift[7]_i_1/O
                         net (fo=1, routed)           0.000     1.202    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/cpu_data_shift[7]_i_1_n_0
    SLICE_X5Y50          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.999     0.999    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X5Y50          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[7]/C
                         clock pessimism             -0.008     0.990    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.092     1.082    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_global_clock_generation
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y12     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y12     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    clock_gen_0/global_clock_generation_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y61     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y61     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y61     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y61     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y61     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y61     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y51      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y51      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y50      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y50      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y51      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_compare_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y51      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_compare_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y50      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y50      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y52      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_compare_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y52      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_compare_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y51      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y51      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y50      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y50      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y51      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_compare_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y51      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_compare_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y50      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y50      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y52      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_compare_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X8Y52      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_compare_dist_ram/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_global_clock_generation
  To Clock:  clk_out3_global_clock_generation

Setup :            0  Failing Endpoints,  Worst Slack        3.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_global_clock_generation rise@5.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.484ns (28.925%)  route 1.189ns (71.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 6.584 - 5.000 ) 
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.695     1.695    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.379     2.074 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/Q
                         net (fo=2, routed)           1.189     3.263    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[10]
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.105     3.368 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     3.368    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1_n_0
    SLICE_X0Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     5.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     6.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.927     3.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     4.923    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     5.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.584     6.584    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
                         clock pessimism              0.087     6.671    
                         clock uncertainty           -0.060     6.611    
    SLICE_X0Y73          FDRE (Setup_fdre_C_D)        0.030     6.641    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          6.641    
                         arrival time                          -3.368    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_global_clock_generation rise@5.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.348ns (39.868%)  route 0.525ns (60.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 6.584 - 5.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.694     1.694    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y75          FDPE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDPE (Prop_fdpe_C_Q)         0.348     2.042 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.525     2.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     5.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     6.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.927     3.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     4.923    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     5.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.584     6.584    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
                         clock pessimism              0.073     6.657    
                         clock uncertainty           -0.060     6.597    
    SLICE_X2Y73          FDRE (Setup_fdre_C_R)       -0.558     6.039    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.039    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_global_clock_generation rise@5.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.348ns (39.868%)  route 0.525ns (60.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 6.584 - 5.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.694     1.694    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y75          FDPE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDPE (Prop_fdpe_C_Q)         0.348     2.042 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.525     2.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     5.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     6.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.927     3.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     4.923    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     5.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.584     6.584    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
                         clock pessimism              0.073     6.657    
                         clock uncertainty           -0.060     6.597    
    SLICE_X2Y73          FDRE (Setup_fdre_C_R)       -0.558     6.039    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.039    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_global_clock_generation rise@5.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.348ns (39.868%)  route 0.525ns (60.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 6.584 - 5.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.694     1.694    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y75          FDPE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDPE (Prop_fdpe_C_Q)         0.348     2.042 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.525     2.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     5.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     6.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.927     3.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     4.923    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     5.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.584     6.584    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
                         clock pessimism              0.073     6.657    
                         clock uncertainty           -0.060     6.597    
    SLICE_X2Y73          FDRE (Setup_fdre_C_R)       -0.558     6.039    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.039    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_global_clock_generation rise@5.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.348ns (39.868%)  route 0.525ns (60.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 6.584 - 5.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.694     1.694    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y75          FDPE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDPE (Prop_fdpe_C_Q)         0.348     2.042 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.525     2.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     5.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     6.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.927     3.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     4.923    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     5.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.584     6.584    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
                         clock pessimism              0.073     6.657    
                         clock uncertainty           -0.060     6.597    
    SLICE_X2Y73          FDRE (Setup_fdre_C_R)       -0.558     6.039    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          6.039    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.543ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_global_clock_generation rise@5.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.348ns (39.868%)  route 0.525ns (60.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 6.584 - 5.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.694     1.694    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y75          FDPE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDPE (Prop_fdpe_C_Q)         0.348     2.042 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.525     2.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X3Y73          FDSE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     5.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     6.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.927     3.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     4.923    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     5.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.584     6.584    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y73          FDSE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
                         clock pessimism              0.073     6.657    
                         clock uncertainty           -0.060     6.597    
    SLICE_X3Y73          FDSE (Setup_fdse_C_S)       -0.487     6.110    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.110    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                  3.543    

Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_global_clock_generation rise@5.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.348ns (45.033%)  route 0.425ns (54.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 6.584 - 5.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.694     1.694    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y75          FDPE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDPE (Prop_fdpe_C_Q)         0.348     2.042 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.425     2.467    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X0Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     5.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     6.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.927     3.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     4.923    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     5.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.584     6.584    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
                         clock pessimism              0.073     6.657    
                         clock uncertainty           -0.060     6.597    
    SLICE_X0Y73          FDRE (Setup_fdre_C_R)       -0.487     6.110    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          6.110    
                         arrival time                          -2.467    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_global_clock_generation rise@5.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.348ns (45.033%)  route 0.425ns (54.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 6.584 - 5.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.694     1.694    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y75          FDPE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDPE (Prop_fdpe_C_Q)         0.348     2.042 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.425     2.467    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X0Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     5.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     6.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.927     3.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     4.923    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     5.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.584     6.584    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
                         clock pessimism              0.073     6.657    
                         clock uncertainty           -0.060     6.597    
    SLICE_X0Y73          FDRE (Setup_fdre_C_R)       -0.487     6.110    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          6.110    
                         arrival time                          -2.467    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_global_clock_generation rise@5.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.348ns (45.033%)  route 0.425ns (54.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 6.584 - 5.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.694     1.694    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y75          FDPE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDPE (Prop_fdpe_C_Q)         0.348     2.042 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.425     2.467    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X0Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     5.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     6.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.927     3.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     4.923    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     5.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.584     6.584    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
                         clock pessimism              0.073     6.657    
                         clock uncertainty           -0.060     6.597    
    SLICE_X0Y73          FDRE (Setup_fdre_C_R)       -0.487     6.110    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          6.110    
                         arrival time                          -2.467    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_global_clock_generation rise@5.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.348ns (45.033%)  route 0.425ns (54.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 6.584 - 5.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.694     1.694    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y75          FDPE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDPE (Prop_fdpe_C_Q)         0.348     2.042 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.425     2.467    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X0Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     5.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     6.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.927     3.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     4.923    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     5.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.584     6.584    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
                         clock pessimism              0.073     6.657    
                         clock uncertainty           -0.060     6.597    
    SLICE_X0Y73          FDRE (Setup_fdre_C_R)       -0.487     6.110    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          6.110    
                         arrival time                          -2.467    
  -------------------------------------------------------------------
                         slack                                  3.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_global_clock_generation rise@0.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.710     0.710    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y75          FDPE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDPE (Prop_fdpe_C_Q)         0.141     0.851 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.064     0.915    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync_reg0
    SLICE_X0Y75          FDPE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.984     0.984    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y75          FDPE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
                         clock pessimism             -0.273     0.710    
    SLICE_X0Y75          FDPE (Hold_fdpe_C_D)         0.075     0.785    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_global_clock_generation rise@0.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.813%)  route 0.126ns (47.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.711     0.711    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     0.852 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/Q
                         net (fo=2, routed)           0.126     0.978    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[6]
    SLICE_X0Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.985     0.985    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
                         clock pessimism             -0.260     0.724    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.075     0.799    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_global_clock_generation rise@0.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.646%)  route 0.106ns (39.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.711     0.711    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.164     0.875 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/Q
                         net (fo=2, routed)           0.106     0.982    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[4]
    SLICE_X1Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.985     0.985    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
                         clock pessimism             -0.260     0.724    
    SLICE_X1Y73          FDRE (Hold_fdre_C_D)         0.070     0.794    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_global_clock_generation rise@0.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.710     0.710    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y75          FDPE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDPE (Prop_fdpe_C_Q)         0.128     0.838 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/Q
                         net (fo=1, routed)           0.116     0.954    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync_reg1
    SLICE_X0Y75          FDPE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.984     0.984    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y75          FDPE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C
                         clock pessimism             -0.273     0.710    
    SLICE_X0Y75          FDPE (Hold_fdpe_C_D)         0.017     0.727    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_global_clock_generation rise@0.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.147%)  route 0.145ns (43.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.711     0.711    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     0.852 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/Q
                         net (fo=1, routed)           0.145     0.997    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[11]
    SLICE_X0Y73          LUT6 (Prop_lut6_I0_O)        0.045     1.042 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     1.042    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1_n_0
    SLICE_X0Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.985     0.985    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
                         clock pessimism             -0.260     0.724    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.091     0.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_global_clock_generation rise@0.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.232%)  route 0.185ns (56.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.711     0.711    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     0.852 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/Q
                         net (fo=2, routed)           0.185     1.037    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[9]
    SLICE_X1Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.985     0.985    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
                         clock pessimism             -0.260     0.724    
    SLICE_X1Y73          FDRE (Hold_fdre_C_D)         0.070     0.794    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_global_clock_generation rise@0.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.165%)  route 0.132ns (50.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.711     0.711    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.128     0.839 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/Q
                         net (fo=2, routed)           0.132     0.972    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[8]
    SLICE_X0Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.985     0.985    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
                         clock pessimism             -0.273     0.711    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.017     0.728    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_global_clock_generation rise@0.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.619%)  route 0.161ns (46.381%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.711     0.711    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     0.852 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/Q
                         net (fo=1, routed)           0.161     1.013    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[12]
    SLICE_X0Y73          LUT1 (Prop_lut1_I0_O)        0.045     1.058 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_i_1/O
                         net (fo=1, routed)           0.000     1.058    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_0
    SLICE_X0Y73          FDSE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.985     0.985    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y73          FDSE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/C
                         clock pessimism             -0.273     0.711    
    SLICE_X0Y73          FDSE (Hold_fdse_C_D)         0.092     0.803    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_global_clock_generation rise@0.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (48.018%)  route 0.178ns (51.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.711     0.711    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.164     0.875 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/Q
                         net (fo=2, routed)           0.178     1.053    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[2]
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.985     0.985    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
                         clock pessimism             -0.273     0.711    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.063     0.774    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_global_clock_generation rise@0.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.343%)  route 0.182ns (52.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.711     0.711    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.164     0.875 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/Q
                         net (fo=2, routed)           0.182     1.058    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[3]
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.985     0.985    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
                         clock pessimism             -0.273     0.711    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.063     0.774    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_global_clock_generation
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2    clock_gen_0/global_clock_generation_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X3Y73      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X1Y73      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X1Y73      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y73      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X2Y73      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X2Y73      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X2Y73      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X3Y73      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y73      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y73      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y73      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y73      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y73      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y73      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y73      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y73      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y73      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X3Y73      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y73      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y73      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y73      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y73      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y73      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y73      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y73      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y73      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y73      tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_global_clock_generation
  To Clock:  clk_out4_global_clock_generation

Setup :            0  Failing Endpoints,  Worst Slack       16.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.264ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.748ns (20.484%)  route 2.904ns (79.516%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 21.433 - 20.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.549     1.549    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/init_clk_in
    SLICE_X64Y53         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.433     1.982 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[5]/Q
                         net (fo=2, routed)           0.828     2.810    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter[5]
    SLICE_X64Y52         LUT4 (Prop_lut4_I0_O)        0.105     2.915 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter[31]_i_8/O
                         net (fo=1, routed)           0.526     3.441    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter[31]_i_8_n_0
    SLICE_X63Y52         LUT5 (Prop_lut5_I4_O)        0.105     3.546 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter[31]_i_4/O
                         net (fo=33, routed)          1.550     5.096    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter[31]_i_4_n_0
    SLICE_X63Y54         LUT5 (Prop_lut5_I2_O)        0.105     5.201 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     5.201    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_0[15]
    SLICE_X63Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.433    21.433    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/init_clk_in
    SLICE_X63Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[15]/C
                         clock pessimism              0.073    21.506    
                         clock uncertainty           -0.074    21.432    
    SLICE_X63Y54         FDRE (Setup_fdre_C_D)        0.032    21.464    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         21.464    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                 16.264    

Slack (MET) :             16.266ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.748ns (20.495%)  route 2.902ns (79.505%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 21.433 - 20.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.549     1.549    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/init_clk_in
    SLICE_X64Y53         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.433     1.982 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[5]/Q
                         net (fo=2, routed)           0.828     2.810    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter[5]
    SLICE_X64Y52         LUT4 (Prop_lut4_I0_O)        0.105     2.915 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter[31]_i_8/O
                         net (fo=1, routed)           0.526     3.441    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter[31]_i_8_n_0
    SLICE_X63Y52         LUT5 (Prop_lut5_I4_O)        0.105     3.546 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter[31]_i_4/O
                         net (fo=33, routed)          1.548     5.094    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter[31]_i_4_n_0
    SLICE_X63Y54         LUT5 (Prop_lut5_I2_O)        0.105     5.199 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     5.199    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_0[14]
    SLICE_X63Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.433    21.433    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/init_clk_in
    SLICE_X63Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[14]/C
                         clock pessimism              0.073    21.506    
                         clock uncertainty           -0.074    21.432    
    SLICE_X63Y54         FDRE (Setup_fdre_C_D)        0.032    21.464    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         21.464    
                         arrival time                          -5.199    
  -------------------------------------------------------------------
                         slack                                 16.266    

Slack (MET) :             16.347ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/wait_time_cnt_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 1.023ns (30.103%)  route 2.375ns (69.897%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 21.438 - 20.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.556     1.556    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X53Y55         FDSE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/wait_time_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDSE (Prop_fdse_C_Q)         0.379     1.935 f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/wait_time_cnt_reg[8]/Q
                         net (fo=3, routed)           0.680     2.615    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/wait_time_cnt_reg[8]
    SLICE_X52Y54         LUT6 (Prop_lut6_I5_O)        0.105     2.720 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[3]_i_15/O
                         net (fo=2, routed)           0.676     3.396    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[3]_i_15_n_0
    SLICE_X54Y54         LUT6 (Prop_lut6_I5_O)        0.105     3.501 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9/O
                         net (fo=1, routed)           0.000     3.501    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9_n_0
    SLICE_X54Y54         MUXF7 (Prop_muxf7_I1_O)      0.182     3.683 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.635     4.317    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_pll0lock_cdc_sync/FSM_sequential_rx_state_reg[1]_1
    SLICE_X55Y55         LUT5 (Prop_lut5_I2_O)        0.252     4.569 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_pll0lock_cdc_sync/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.385     4.954    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_pll0lock_cdc_sync_n_1
    SLICE_X56Y57         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.438    21.438    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X56Y57         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism              0.073    21.511    
                         clock uncertainty           -0.074    21.437    
    SLICE_X56Y57         FDRE (Setup_fdre_C_CE)      -0.136    21.301    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.301    
                         arrival time                          -4.954    
  -------------------------------------------------------------------
                         slack                                 16.347    

Slack (MET) :             16.347ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/wait_time_cnt_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 1.023ns (30.103%)  route 2.375ns (69.897%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 21.438 - 20.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.556     1.556    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X53Y55         FDSE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/wait_time_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDSE (Prop_fdse_C_Q)         0.379     1.935 f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/wait_time_cnt_reg[8]/Q
                         net (fo=3, routed)           0.680     2.615    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/wait_time_cnt_reg[8]
    SLICE_X52Y54         LUT6 (Prop_lut6_I5_O)        0.105     2.720 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[3]_i_15/O
                         net (fo=2, routed)           0.676     3.396    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[3]_i_15_n_0
    SLICE_X54Y54         LUT6 (Prop_lut6_I5_O)        0.105     3.501 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9/O
                         net (fo=1, routed)           0.000     3.501    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9_n_0
    SLICE_X54Y54         MUXF7 (Prop_muxf7_I1_O)      0.182     3.683 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.635     4.317    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_pll0lock_cdc_sync/FSM_sequential_rx_state_reg[1]_1
    SLICE_X55Y55         LUT5 (Prop_lut5_I2_O)        0.252     4.569 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_pll0lock_cdc_sync/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.385     4.954    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_pll0lock_cdc_sync_n_1
    SLICE_X56Y57         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.438    21.438    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X56Y57         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                         clock pessimism              0.073    21.511    
                         clock uncertainty           -0.074    21.437    
    SLICE_X56Y57         FDRE (Setup_fdre_C_CE)      -0.136    21.301    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         21.301    
                         arrival time                          -4.954    
  -------------------------------------------------------------------
                         slack                                 16.347    

Slack (MET) :             16.457ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/wait_time_cnt_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 1.023ns (31.108%)  route 2.266ns (68.892%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 21.438 - 20.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.556     1.556    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X53Y55         FDSE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/wait_time_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDSE (Prop_fdse_C_Q)         0.379     1.935 f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/wait_time_cnt_reg[8]/Q
                         net (fo=3, routed)           0.680     2.615    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/wait_time_cnt_reg[8]
    SLICE_X52Y54         LUT6 (Prop_lut6_I5_O)        0.105     2.720 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[3]_i_15/O
                         net (fo=2, routed)           0.676     3.396    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[3]_i_15_n_0
    SLICE_X54Y54         LUT6 (Prop_lut6_I5_O)        0.105     3.501 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9/O
                         net (fo=1, routed)           0.000     3.501    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9_n_0
    SLICE_X54Y54         MUXF7 (Prop_muxf7_I1_O)      0.182     3.683 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.635     4.317    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_pll0lock_cdc_sync/FSM_sequential_rx_state_reg[1]_1
    SLICE_X55Y55         LUT5 (Prop_lut5_I2_O)        0.252     4.569 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_pll0lock_cdc_sync/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.275     4.845    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_pll0lock_cdc_sync_n_1
    SLICE_X56Y56         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.438    21.438    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X56Y56         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism              0.073    21.511    
                         clock uncertainty           -0.074    21.437    
    SLICE_X56Y56         FDRE (Setup_fdre_C_CE)      -0.136    21.301    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         21.301    
                         arrival time                          -4.845    
  -------------------------------------------------------------------
                         slack                                 16.457    

Slack (MET) :             16.457ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/wait_time_cnt_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 1.023ns (31.108%)  route 2.266ns (68.892%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 21.438 - 20.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.556     1.556    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X53Y55         FDSE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/wait_time_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDSE (Prop_fdse_C_Q)         0.379     1.935 f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/wait_time_cnt_reg[8]/Q
                         net (fo=3, routed)           0.680     2.615    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/wait_time_cnt_reg[8]
    SLICE_X52Y54         LUT6 (Prop_lut6_I5_O)        0.105     2.720 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[3]_i_15/O
                         net (fo=2, routed)           0.676     3.396    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[3]_i_15_n_0
    SLICE_X54Y54         LUT6 (Prop_lut6_I5_O)        0.105     3.501 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9/O
                         net (fo=1, routed)           0.000     3.501    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9_n_0
    SLICE_X54Y54         MUXF7 (Prop_muxf7_I1_O)      0.182     3.683 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.635     4.317    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_pll0lock_cdc_sync/FSM_sequential_rx_state_reg[1]_1
    SLICE_X55Y55         LUT5 (Prop_lut5_I2_O)        0.252     4.569 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_pll0lock_cdc_sync/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.275     4.845    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_pll0lock_cdc_sync_n_1
    SLICE_X56Y56         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.438    21.438    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X56Y56         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
                         clock pessimism              0.073    21.511    
                         clock uncertainty           -0.074    21.437    
    SLICE_X56Y56         FDRE (Setup_fdre_C_CE)      -0.136    21.301    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         21.301    
                         arrival time                          -4.845    
  -------------------------------------------------------------------
                         slack                                 16.457    

Slack (MET) :             16.517ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 1.958ns (56.695%)  route 1.496ns (43.305%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 21.433 - 20.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.550     1.550    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/init_clk_in
    SLICE_X63Y52         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.379     1.929 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[2]/Q
                         net (fo=2, routed)           0.688     2.617    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter[2]
    SLICE_X65Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     3.179 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.179    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter0_carry_n_0
    SLICE_X65Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.277 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.277    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter0_carry__0_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.375 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.375    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter0_carry__1_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.473 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.473    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter0_carry__2_n_0
    SLICE_X65Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.571 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.571    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter0_carry__3_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.669 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.669    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter0_carry__4_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.767 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     3.767    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter0_carry__5_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.947 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter0_carry__6/O[0]
                         net (fo=1, routed)           0.807     4.755    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/data0[29]
    SLICE_X62Y57         LUT5 (Prop_lut5_I4_O)        0.249     5.004 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter[29]_i_1/O
                         net (fo=1, routed)           0.000     5.004    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_0[29]
    SLICE_X62Y57         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.433    21.433    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/init_clk_in
    SLICE_X62Y57         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[29]/C
                         clock pessimism              0.089    21.522    
                         clock uncertainty           -0.074    21.448    
    SLICE_X62Y57         FDRE (Setup_fdre_C_D)        0.072    21.520    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         21.520    
                         arrival time                          -5.004    
  -------------------------------------------------------------------
                         slack                                 16.517    

Slack (MET) :             16.530ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.748ns (22.095%)  route 2.637ns (77.905%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 21.433 - 20.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.549     1.549    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/init_clk_in
    SLICE_X64Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.433     1.982 f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[12]/Q
                         net (fo=2, routed)           0.675     2.657    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter[12]
    SLICE_X64Y54         LUT4 (Prop_lut4_I0_O)        0.105     2.762 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter[31]_i_9/O
                         net (fo=1, routed)           0.220     2.982    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter[31]_i_9_n_0
    SLICE_X64Y54         LUT5 (Prop_lut5_I4_O)        0.105     3.087 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter[31]_i_5/O
                         net (fo=33, routed)          1.743     4.829    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter[31]_i_5_n_0
    SLICE_X63Y57         LUT5 (Prop_lut5_I3_O)        0.105     4.934 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter[31]_i_1/O
                         net (fo=1, routed)           0.000     4.934    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_0[31]
    SLICE_X63Y57         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.433    21.433    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/init_clk_in
    SLICE_X63Y57         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[31]/C
                         clock pessimism              0.073    21.506    
                         clock uncertainty           -0.074    21.432    
    SLICE_X63Y57         FDRE (Setup_fdre_C_D)        0.032    21.464    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         21.464    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                 16.530    

Slack (MET) :             16.530ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.859ns (26.827%)  route 2.343ns (73.173%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 21.438 - 20.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.553     1.553    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X55Y58         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.379     1.932 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter_reg[5]/Q
                         net (fo=4, routed)           0.827     2.759    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter_reg[5]
    SLICE_X54Y58         LUT6 (Prop_lut6_I4_O)        0.105     2.864 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter[0]_i_6/O
                         net (fo=1, routed)           0.329     3.192    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter[0]_i_6_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I0_O)        0.108     3.300 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=3, routed)           0.498     3.799    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter[0]_i_3_n_0
    SLICE_X56Y59         LUT4 (Prop_lut4_I0_O)        0.267     4.066 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter[0]_i_1/O
                         net (fo=19, routed)          0.689     4.755    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter
    SLICE_X55Y57         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.438    21.438    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X55Y57         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter_reg[0]/C
                         clock pessimism              0.089    21.527    
                         clock uncertainty           -0.074    21.453    
    SLICE_X55Y57         FDRE (Setup_fdre_C_CE)      -0.168    21.285    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         21.285    
                         arrival time                          -4.755    
  -------------------------------------------------------------------
                         slack                                 16.530    

Slack (MET) :             16.530ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.859ns (26.827%)  route 2.343ns (73.173%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 21.438 - 20.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.553     1.553    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X55Y58         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.379     1.932 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter_reg[5]/Q
                         net (fo=4, routed)           0.827     2.759    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter_reg[5]
    SLICE_X54Y58         LUT6 (Prop_lut6_I4_O)        0.105     2.864 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter[0]_i_6/O
                         net (fo=1, routed)           0.329     3.192    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter[0]_i_6_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I0_O)        0.108     3.300 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=3, routed)           0.498     3.799    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter[0]_i_3_n_0
    SLICE_X56Y59         LUT4 (Prop_lut4_I0_O)        0.267     4.066 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter[0]_i_1/O
                         net (fo=19, routed)          0.689     4.755    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter
    SLICE_X55Y57         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.438    21.438    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X55Y57         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter_reg[1]/C
                         clock pessimism              0.089    21.527    
                         clock uncertainty           -0.074    21.453    
    SLICE_X55Y57         FDRE (Setup_fdre_C_CE)      -0.168    21.285    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         21.285    
                         arrival time                          -4.755    
  -------------------------------------------------------------------
                         slack                                 16.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/gt_reset_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/gt_reset_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.652     0.652    aurora_8b10b_rx_0/inst/gt_reset_cdc_sync/init_clk_in
    SLICE_X45Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/gt_reset_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141     0.793 r  aurora_8b10b_rx_0/inst/gt_reset_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     0.848    aurora_8b10b_rx_0/inst/gt_reset_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to
    SLICE_X45Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/gt_reset_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.927     0.927    aurora_8b10b_rx_0/inst/gt_reset_cdc_sync/init_clk_in
    SLICE_X45Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/gt_reset_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.274     0.652    
    SLICE_X45Y54         FDRE (Hold_fdre_C_D)         0.075     0.727    aurora_8b10b_rx_0/inst/gt_reset_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.653     0.653    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gtrxreset_cdc_sync/init_clk_in
    SLICE_X47Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     0.794 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     0.849    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to
    SLICE_X47Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.927     0.927    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gtrxreset_cdc_sync/init_clk_in
    SLICE_X47Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.273     0.653    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.075     0.728    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.723     0.723    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/init_clk_in
    SLICE_X49Y40         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141     0.864 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     0.919    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to
    SLICE_X49Y40         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.001     1.001    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/init_clk_in
    SLICE_X49Y40         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.278     0.723    
    SLICE_X49Y40         FDRE (Hold_fdre_C_D)         0.075     0.798    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_RXRESETDONE_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.651     0.651    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/init_clk_in
    SLICE_X55Y55         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     0.792 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     0.847    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to
    SLICE_X55Y55         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.926     0.926    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/init_clk_in
    SLICE_X55Y55         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.274     0.651    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.075     0.726    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_pll0lock_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_pll0lock_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.652     0.652    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_pll0lock_cdc_sync/init_clk_in
    SLICE_X54Y51         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_pll0lock_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.141     0.793 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_pll0lock_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/Q
                         net (fo=1, routed)           0.064     0.857    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_pll0lock_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to
    SLICE_X54Y51         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_pll0lock_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.927     0.927    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_pll0lock_cdc_sync/init_clk_in
    SLICE_X54Y51         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_pll0lock_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.274     0.652    
    SLICE_X54Y51         FDRE (Hold_fdre_C_D)         0.075     0.727    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_pll0lock_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_aurora_lane_simplex_v5_0_i/aurora_8b10b_rx_hotplug_i/rx_cc_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_aurora_lane_simplex_v5_0_i/aurora_8b10b_rx_hotplug_i/rx_cc_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.724ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.724     0.724    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_aurora_lane_simplex_v5_0_i/aurora_8b10b_rx_hotplug_i/rx_cc_cdc_sync/init_clk_in
    SLICE_X46Y45         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_aurora_lane_simplex_v5_0_i/aurora_8b10b_rx_hotplug_i/rx_cc_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.164     0.888 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_aurora_lane_simplex_v5_0_i/aurora_8b10b_rx_hotplug_i/rx_cc_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     0.943    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_aurora_lane_simplex_v5_0_i/aurora_8b10b_rx_hotplug_i/rx_cc_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to
    SLICE_X46Y45         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_aurora_lane_simplex_v5_0_i/aurora_8b10b_rx_hotplug_i/rx_cc_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.002     1.002    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_aurora_lane_simplex_v5_0_i/aurora_8b10b_rx_hotplug_i/rx_cc_cdc_sync/init_clk_in
    SLICE_X46Y45         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_aurora_lane_simplex_v5_0_i/aurora_8b10b_rx_hotplug_i/rx_cc_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.278     0.724    
    SLICE_X46Y45         FDRE (Hold_fdre_C_D)         0.060     0.784    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/rx_aurora_lane_simplex_v5_0_i/aurora_8b10b_rx_hotplug_i/rx_cc_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.652     0.652    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/init_clk_in
    SLICE_X52Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.164     0.816 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     0.871    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to
    SLICE_X52Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.926     0.926    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/init_clk_in
    SLICE_X52Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.273     0.652    
    SLICE_X52Y54         FDRE (Hold_fdre_C_D)         0.060     0.712    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gtrxreset_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gtrxreset_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.159%)  route 0.057ns (18.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.652     0.652    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/init_clk_in
    SLICE_X46Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gtrxreset_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.148     0.800 f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gtrxreset_r3_reg/Q
                         net (fo=1, routed)           0.057     0.857    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gtrxreset_r3
    SLICE_X46Y54         LUT2 (Prop_lut2_I1_O)        0.098     0.955 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gtrxreset_pulse_i_1/O
                         net (fo=1, routed)           0.000     0.955    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gtrxreset_pulse_i_1_n_0
    SLICE_X46Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gtrxreset_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.926     0.926    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/init_clk_in
    SLICE_X46Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gtrxreset_pulse_reg/C
                         clock pessimism             -0.273     0.652    
    SLICE_X46Y54         FDRE (Hold_fdre_C_D)         0.120     0.772    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gtrxreset_pulse_reg
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.226ns (80.955%)  route 0.053ns (19.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.652     0.652    aurora_8b10b_rx_0/inst/support_reset_logic_i/init_clk_in
    SLICE_X45Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.128     0.780 r  aurora_8b10b_rx_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[3]/Q
                         net (fo=1, routed)           0.053     0.833    aurora_8b10b_rx_0/inst/support_reset_logic_i/debounce_gt_rst_r[3]
    SLICE_X45Y54         LUT4 (Prop_lut4_I1_O)        0.098     0.931 r  aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r0/O
                         net (fo=1, routed)           0.000     0.931    aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r0_n_0
    SLICE_X45Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.927     0.927    aurora_8b10b_rx_0/inst/support_reset_logic_i/init_clk_in
    SLICE_X45Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
                         clock pessimism             -0.274     0.652    
    SLICE_X45Y54         FDRE (Hold_fdre_C_D)         0.092     0.744    aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_reg
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gtrxreset_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gtrxreset_r3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.132%)  route 0.124ns (46.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.652     0.652    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/init_clk_in
    SLICE_X47Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gtrxreset_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.141     0.793 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gtrxreset_r2_reg/Q
                         net (fo=2, routed)           0.124     0.918    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gtrxreset_r2
    SLICE_X46Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gtrxreset_r3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.926     0.926    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/init_clk_in
    SLICE_X46Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gtrxreset_r3_reg/C
                         clock pessimism             -0.260     0.665    
    SLICE_X46Y54         FDRE (Hold_fdre_C_D)         0.060     0.725    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gtrxreset_r3_reg
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_global_clock_generation
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     BUFG/I                       n/a            1.592         20.000      18.408     BUFGCTRL_X0Y5      clock_gen_0/global_clock_generation_0/inst/clkout4_buf/I
Min Period        n/a     GTPE2_COMMON/PLL0LOCKDETCLK  n/a            1.538         20.000      18.462     GTPE2_COMMON_X0Y0  aurora_8b10b_rx_0/inst/gt_common_support/gtpe2_common_0_i/PLL0LOCKDETCLK
Min Period        n/a     MMCME2_ADV/CLKOUT3           n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2    clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C                       n/a            1.000         20.000      19.000     SLICE_X46Y45       aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/link_reset_cdc_sync/p_level_in_d1_cdc_from_reg/C
Min Period        n/a     FDRE/C                       n/a            1.000         20.000      19.000     SLICE_X47Y41       aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/link_reset_comb_r_reg/C
Min Period        n/a     FDRE/C                       n/a            1.000         20.000      19.000     SLICE_X50Y48       aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/tx_lock_cdc_sync/p_level_in_d1_cdc_from_reg/C
Min Period        n/a     FDRE/C                       n/a            1.000         20.000      19.000     SLICE_X50Y48       aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/tx_lock_comb_r_reg/C
Min Period        n/a     FDRE/C                       n/a            1.000         20.000      19.000     SLICE_X66Y53       aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/p_level_in_d1_cdc_from_reg/C
Min Period        n/a     FDRE/C                       n/a            1.000         20.000      19.000     SLICE_X69Y50       aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rst_cdc_sync/p_level_in_d1_cdc_from_reg/C
Min Period        n/a     FDRE/C                       n/a            1.000         20.000      19.000     SLICE_X65Y52       aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rx_reset_i_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT3           n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2    clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X65Y52       aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rx_reset_i_reg/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X55Y61       aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X55Y61       aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X55Y61       aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/time_out_counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X62Y52       aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X64Y53       aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X64Y53       aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X64Y54       aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X63Y54       aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X63Y54       aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_cdrlock_counter_reg[14]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X46Y45       aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/link_reset_cdc_sync/p_level_in_d1_cdc_from_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X47Y41       aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/link_reset_comb_r_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X50Y48       aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/tx_lock_cdc_sync/p_level_in_d1_cdc_from_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X50Y48       aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/tx_lock_comb_r_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X66Y53       aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/p_level_in_d1_cdc_from_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X65Y52       aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rx_reset_i_reg/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X56Y56       aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X56Y56       aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X56Y57       aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X56Y57       aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_global_clock_generation
  To Clock:  clk_out5_global_clock_generation

Setup :            0  Failing Endpoints,  Worst Slack       16.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.016ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/DRPEN
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_global_clock_generation rise@20.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.538ns (14.047%)  route 3.292ns (85.953%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns = ( 21.807 - 20.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          1.550     1.550    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X62Y51         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.433     1.983 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/FSM_sequential_state_reg[2]/Q
                         net (fo=26, routed)          1.958     3.941    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/out[2]
    SLICE_X51Y45         LUT4 (Prop_lut4_I3_O)        0.105     4.046 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtpe2_i_i_1/O
                         net (fo=1, routed)           1.334     5.380    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/drpen_i
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                                r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/DRPEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          1.807    21.807    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/drpclk_in
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                                r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/DRPCLK
                         clock pessimism              0.013    21.820    
                         clock uncertainty           -0.074    21.746    
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL (Setup_gtpe2_channel_DRPCLK_DRPEN)
                                                     -0.350    21.396    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         21.396    
                         arrival time                          -5.380    
  -------------------------------------------------------------------
                         slack                                 16.016    

Slack (MET) :             16.256ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_global_clock_generation rise@20.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 1.553ns (47.726%)  route 1.701ns (52.274%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 21.433 - 20.000 ) 
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          1.931     1.931    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/drpclk_in
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                                r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPDO[1])
                                                      1.438     3.369 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/DRPDO[1]
                         net (fo=2, routed)           1.701     5.070    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/drpdo_out[1]
    SLICE_X63Y50         LUT3 (Prop_lut3_I0_O)        0.115     5.185 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data[1]_i_1/O
                         net (fo=1, routed)           0.000     5.185    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data[1]_i_1_n_0
    SLICE_X63Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          1.433    21.433    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X63Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[1]/C
                         clock pessimism              0.013    21.446    
                         clock uncertainty           -0.074    21.372    
    SLICE_X63Y50         FDRE (Setup_fdre_C_D)        0.069    21.441    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         21.441    
                         arrival time                          -5.185    
  -------------------------------------------------------------------
                         slack                                 16.256    

Slack (MET) :             16.278ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_global_clock_generation rise@20.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 1.543ns (47.653%)  route 1.695ns (52.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 21.436 - 20.000 ) 
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          1.931     1.931    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/drpclk_in
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                                r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPDO[4])
                                                      1.438     3.369 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/DRPDO[4]
                         net (fo=2, routed)           1.695     5.064    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/drpdo_out[4]
    SLICE_X60Y50         LUT3 (Prop_lut3_I0_O)        0.105     5.169 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data[4]_i_1/O
                         net (fo=1, routed)           0.000     5.169    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data[4]_i_1_n_0
    SLICE_X60Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          1.436    21.436    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X60Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[4]/C
                         clock pessimism              0.013    21.449    
                         clock uncertainty           -0.074    21.375    
    SLICE_X60Y50         FDRE (Setup_fdre_C_D)        0.072    21.447    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[4]
  -------------------------------------------------------------------
                         required time                         21.447    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                 16.278    

Slack (MET) :             16.317ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/DRPWE
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_global_clock_generation rise@20.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.484ns (13.698%)  route 3.049ns (86.302%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns = ( 21.807 - 20.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          1.546     1.546    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X67Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.379     1.925 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          1.949     3.874    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/out[0]
    SLICE_X51Y45         LUT4 (Prop_lut4_I3_O)        0.105     3.979 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtpe2_i_i_2/O
                         net (fo=1, routed)           1.100     5.079    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/drpwe_i
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                                r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/DRPWE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          1.807    21.807    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/drpclk_in
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                                r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/DRPCLK
                         clock pessimism              0.013    21.820    
                         clock uncertainty           -0.074    21.746    
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL (Setup_gtpe2_channel_DRPCLK_DRPWE)
                                                     -0.350    21.396    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         21.396    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                 16.317    

Slack (MET) :             16.320ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_global_clock_generation rise@20.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 1.557ns (48.828%)  route 1.632ns (51.172%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 21.431 - 20.000 ) 
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          1.931     1.931    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/drpclk_in
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                                r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPDO[13])
                                                      1.438     3.369 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/DRPDO[13]
                         net (fo=2, routed)           1.632     5.001    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/drpdo_out[13]
    SLICE_X65Y50         LUT3 (Prop_lut3_I0_O)        0.119     5.120 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data[13]_i_1/O
                         net (fo=1, routed)           0.000     5.120    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data[13]_i_1_n_0
    SLICE_X65Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          1.431    21.431    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X65Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[13]/C
                         clock pessimism              0.013    21.444    
                         clock uncertainty           -0.074    21.370    
    SLICE_X65Y50         FDRE (Setup_fdre_C_D)        0.069    21.439    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         21.439    
                         arrival time                          -5.120    
  -------------------------------------------------------------------
                         slack                                 16.320    

Slack (MET) :             16.357ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_global_clock_generation rise@20.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 1.438ns (47.860%)  route 1.567ns (52.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 21.431 - 20.000 ) 
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          1.931     1.931    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/drpclk_in
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                                r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPDO[15])
                                                      1.438     3.369 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/DRPDO[15]
                         net (fo=2, routed)           1.567     4.936    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/drpdo_out[15]
    SLICE_X65Y51         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          1.431    21.431    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X65Y51         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data_reg[15]/C
                         clock pessimism              0.013    21.444    
                         clock uncertainty           -0.074    21.370    
    SLICE_X65Y51         FDRE (Setup_fdre_C_D)       -0.078    21.292    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data_reg[15]
  -------------------------------------------------------------------
                         required time                         21.292    
                         arrival time                          -4.936    
  -------------------------------------------------------------------
                         slack                                 16.357    

Slack (MET) :             16.377ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_global_clock_generation rise@20.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 1.543ns (49.896%)  route 1.549ns (50.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 21.431 - 20.000 ) 
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          1.931     1.931    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/drpclk_in
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                                r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPDO[12])
                                                      1.438     3.369 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/DRPDO[12]
                         net (fo=2, routed)           1.549     4.918    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/drpdo_out[12]
    SLICE_X65Y50         LUT3 (Prop_lut3_I0_O)        0.105     5.023 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data[12]_i_1/O
                         net (fo=1, routed)           0.000     5.023    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data[12]_i_1_n_0
    SLICE_X65Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          1.431    21.431    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X65Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[12]/C
                         clock pessimism              0.013    21.444    
                         clock uncertainty           -0.074    21.370    
    SLICE_X65Y50         FDRE (Setup_fdre_C_D)        0.030    21.400    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         21.400    
                         arrival time                          -5.023    
  -------------------------------------------------------------------
                         slack                                 16.377    

Slack (MET) :             16.396ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_global_clock_generation rise@20.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 1.561ns (50.125%)  route 1.553ns (49.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 21.433 - 20.000 ) 
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          1.931     1.931    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/drpclk_in
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                                r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPDO[7])
                                                      1.438     3.369 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/DRPDO[7]
                         net (fo=2, routed)           1.553     4.922    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/drpdo_out[7]
    SLICE_X63Y50         LUT3 (Prop_lut3_I0_O)        0.123     5.045 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data[7]_i_1/O
                         net (fo=1, routed)           0.000     5.045    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data[7]_i_1_n_0
    SLICE_X63Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          1.433    21.433    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X63Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[7]/C
                         clock pessimism              0.013    21.446    
                         clock uncertainty           -0.074    21.372    
    SLICE_X63Y50         FDRE (Setup_fdre_C_D)        0.069    21.441    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[7]
  -------------------------------------------------------------------
                         required time                         21.441    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                 16.396    

Slack (MET) :             16.436ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/DRPDI[1]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_global_clock_generation rise@20.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 0.538ns (15.773%)  route 2.873ns (84.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns = ( 21.807 - 20.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          1.550     1.550    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X62Y51         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.433     1.983 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/FSM_sequential_state_reg[2]/Q
                         net (fo=26, routed)          1.819     3.802    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i_n_2
    SLICE_X51Y47         LUT5 (Prop_lut5_I1_O)        0.105     3.907 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i_i_17/O
                         net (fo=1, routed)           1.054     4.961    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/drpdi_i[1]
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                                r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/DRPDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          1.807    21.807    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/drpclk_in
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                                r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/DRPCLK
                         clock pessimism              0.013    21.820    
                         clock uncertainty           -0.074    21.746    
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL (Setup_gtpe2_channel_DRPCLK_DRPDI[1])
                                                     -0.350    21.396    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         21.396    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                 16.436    

Slack (MET) :             16.441ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_global_clock_generation rise@20.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 1.543ns (50.918%)  route 1.487ns (49.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 21.433 - 20.000 ) 
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          1.931     1.931    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/drpclk_in
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                                r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPDO[0])
                                                      1.438     3.369 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/DRPDO[0]
                         net (fo=2, routed)           1.487     4.856    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/drpdo_out[0]
    SLICE_X63Y50         LUT3 (Prop_lut3_I0_O)        0.105     4.961 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data[0]_i_1/O
                         net (fo=1, routed)           0.000     4.961    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data[0]_i_1_n_0
    SLICE_X63Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          1.433    21.433    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X63Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[0]/C
                         clock pessimism              0.013    21.446    
                         clock uncertainty           -0.074    21.372    
    SLICE_X63Y50         FDRE (Setup_fdre_C_D)        0.030    21.402    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         21.402    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                 16.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_global_clock_generation rise@0.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          0.644     0.644    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/drpclk_in
    SLICE_X67Y53         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.141     0.785 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     0.840    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to
    SLICE_X67Y53         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          0.919     0.919    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/drpclk_in
    SLICE_X67Y53         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.274     0.644    
    SLICE_X67Y53         FDRE (Hold_fdre_C_D)         0.075     0.719    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_global_clock_generation rise@0.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          0.650     0.650    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X61Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.141     0.791 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data_reg[4]/Q
                         net (fo=1, routed)           0.086     0.878    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data[4]
    SLICE_X60Y50         LUT3 (Prop_lut3_I1_O)        0.045     0.923 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data[4]_i_1/O
                         net (fo=1, routed)           0.000     0.923    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data[4]_i_1_n_0
    SLICE_X60Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          0.925     0.925    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X60Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[4]/C
                         clock pessimism             -0.261     0.663    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.120     0.783    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_global_clock_generation rise@0.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          0.645     0.645    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rst_cdc_sync/drpclk_in
    SLICE_X68Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y50         FDRE (Prop_fdre_C_Q)         0.164     0.809 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     0.864    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to
    SLICE_X68Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          0.920     0.920    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rst_cdc_sync/drpclk_in
    SLICE_X68Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.274     0.645    
    SLICE_X68Y50         FDRE (Hold_fdre_C_D)         0.060     0.705    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_global_clock_generation rise@0.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.187ns (57.283%)  route 0.139ns (42.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          0.650     0.650    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X61Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.141     0.791 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data_reg[5]/Q
                         net (fo=1, routed)           0.139     0.931    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data[5]
    SLICE_X60Y50         LUT3 (Prop_lut3_I1_O)        0.046     0.977 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.977    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data[5]_i_1_n_0
    SLICE_X60Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          0.925     0.925    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X60Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[5]/C
                         clock pessimism             -0.261     0.663    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.131     0.794    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/DRP_OP_DONE_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_global_clock_generation rise@0.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.767%)  route 0.131ns (41.233%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          0.645     0.645    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X67Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.141     0.786 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          0.131     0.917    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/out[1]
    SLICE_X66Y50         LUT5 (Prop_lut5_I3_O)        0.045     0.962 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/DRP_OP_DONE_i_1/O
                         net (fo=1, routed)           0.000     0.962    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/DRP_OP_DONE_i_1_n_0
    SLICE_X66Y50         FDCE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/DRP_OP_DONE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          0.920     0.920    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X66Y50         FDCE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/DRP_OP_DONE_reg/C
                         clock pessimism             -0.261     0.658    
    SLICE_X66Y50         FDCE (Hold_fdce_C_D)         0.120     0.778    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/DRP_OP_DONE_reg
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_global_clock_generation rise@0.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (71.958%)  route 0.081ns (28.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          0.648     0.648    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X62Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.164     0.812 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data_reg[0]/Q
                         net (fo=1, routed)           0.081     0.894    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data[0]
    SLICE_X63Y50         LUT3 (Prop_lut3_I1_O)        0.045     0.939 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.939    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data[0]_i_1_n_0
    SLICE_X63Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          0.923     0.923    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X63Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[0]/C
                         clock pessimism             -0.261     0.661    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.091     0.752    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_global_clock_generation rise@0.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (71.958%)  route 0.081ns (28.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          0.647     0.647    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X64Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.164     0.811 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data_reg[12]/Q
                         net (fo=1, routed)           0.081     0.893    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data[12]
    SLICE_X65Y50         LUT3 (Prop_lut3_I1_O)        0.045     0.938 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data[12]_i_1/O
                         net (fo=1, routed)           0.000     0.938    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data[12]_i_1_n_0
    SLICE_X65Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          0.922     0.922    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X65Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[12]/C
                         clock pessimism             -0.261     0.660    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.091     0.751    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_global_clock_generation rise@0.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.198%)  route 0.108ns (39.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          0.645     0.645    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/drpclk_in
    SLICE_X68Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y50         FDRE (Prop_fdre_C_Q)         0.164     0.809 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/Q
                         net (fo=1, routed)           0.108     0.918    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to
    SLICE_X68Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          0.920     0.920    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/drpclk_in
    SLICE_X68Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.274     0.645    
    SLICE_X68Y50         FDRE (Hold_fdre_C_D)         0.064     0.709    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_global_clock_generation rise@0.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.210ns (60.967%)  route 0.134ns (39.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          0.647     0.647    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X64Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.164     0.811 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data_reg[13]/Q
                         net (fo=1, routed)           0.134     0.946    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data[13]
    SLICE_X65Y50         LUT3 (Prop_lut3_I1_O)        0.046     0.992 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data[13]_i_1/O
                         net (fo=1, routed)           0.000     0.992    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data[13]_i_1_n_0
    SLICE_X65Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          0.922     0.922    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X65Y50         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[13]/C
                         clock pessimism             -0.261     0.660    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.107     0.767    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_global_clock_generation rise@0.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          0.644     0.644    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/drpclk_in
    SLICE_X67Y53         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.128     0.772 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d2_reg/Q
                         net (fo=1, routed)           0.116     0.888    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d2
    SLICE_X67Y53         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          0.919     0.919    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/drpclk_in
    SLICE_X67Y53         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3_reg/C
                         clock pessimism             -0.274     0.644    
    SLICE_X67Y53         FDRE (Hold_fdre_C_D)         0.017     0.661    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_global_clock_generation
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK  n/a            5.714         20.000      14.286     GTPE2_CHANNEL_X0Y3  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/DRPCLK
Min Period        n/a     BUFG/I                n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1       clock_gen_0/global_clock_generation_0/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4    n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2     clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDCE/C                n/a            1.000         20.000      19.000     SLICE_X66Y50        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/DRP_OP_DONE_reg/C
Min Period        n/a     FDRE/C                n/a            1.000         20.000      19.000     SLICE_X67Y50        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C                n/a            1.000         20.000      19.000     SLICE_X67Y50        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C                n/a            1.000         20.000      19.000     SLICE_X62Y51        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C                n/a            1.000         20.000      19.000     SLICE_X60Y51        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/flag_reg/C
Min Period        n/a     FDRE/C                n/a            1.000         20.000      19.000     SLICE_X67Y53        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/C
Min Period        n/a     FDRE/C                n/a            1.000         20.000      19.000     SLICE_X67Y53        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d2_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT4    n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2     clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X62Y51        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X62Y50        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X62Y50        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data_reg[10]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X62Y50        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data_reg[11]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X64Y50        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data_reg[12]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X64Y50        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data_reg[13]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X65Y51        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data_reg[14]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X65Y51        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data_reg[15]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X62Y50        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X62Y50        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data_reg[2]/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X62Y51        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X60Y51        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/flag_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X60Y51        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/flag_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X67Y53        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d1_aurora_8b10b_rx_cdc_to_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X67Y53        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d2_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X67Y53        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X62Y50        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data_reg[0]/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X62Y50        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data_reg[10]/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X62Y50        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data_reg[11]/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X64Y50        aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/original_rd_data_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_global_clock_generation
  To Clock:  clkfbout_global_clock_generation

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_global_clock_generation
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         5.000       3.408      BUFGCTRL_X0Y8    clock_gen_0/global_clock_generation_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.805ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.800ns (17.074%)  route 3.886ns (82.926%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 36.934 - 33.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.635     4.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.348     4.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.853     6.622    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X34Y94         LUT5 (Prop_lut5_I1_O)        0.242     6.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.107     7.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X34Y86         LUT4 (Prop_lut4_I1_O)        0.105     8.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.543     8.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I5_O)        0.105     8.724 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.383     9.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X36Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.511    36.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X36Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.436    37.370    
                         clock uncertainty           -0.035    37.335    
    SLICE_X36Y86         FDRE (Setup_fdre_C_R)       -0.423    36.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.912    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                 27.805    

Slack (MET) :             27.805ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.800ns (17.074%)  route 3.886ns (82.926%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 36.934 - 33.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.635     4.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.348     4.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.853     6.622    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X34Y94         LUT5 (Prop_lut5_I1_O)        0.242     6.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.107     7.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X34Y86         LUT4 (Prop_lut4_I1_O)        0.105     8.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.543     8.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I5_O)        0.105     8.724 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.383     9.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X36Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.511    36.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X36Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.436    37.370    
                         clock uncertainty           -0.035    37.335    
    SLICE_X36Y86         FDRE (Setup_fdre_C_R)       -0.423    36.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.912    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                 27.805    

Slack (MET) :             27.805ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.800ns (17.074%)  route 3.886ns (82.926%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 36.934 - 33.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.635     4.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.348     4.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.853     6.622    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X34Y94         LUT5 (Prop_lut5_I1_O)        0.242     6.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.107     7.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X34Y86         LUT4 (Prop_lut4_I1_O)        0.105     8.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.543     8.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I5_O)        0.105     8.724 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.383     9.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X36Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.511    36.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X36Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.436    37.370    
                         clock uncertainty           -0.035    37.335    
    SLICE_X36Y86         FDRE (Setup_fdre_C_R)       -0.423    36.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.912    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                 27.805    

Slack (MET) :             27.805ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.800ns (17.074%)  route 3.886ns (82.926%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 36.934 - 33.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.635     4.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.348     4.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.853     6.622    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X34Y94         LUT5 (Prop_lut5_I1_O)        0.242     6.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.107     7.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X34Y86         LUT4 (Prop_lut4_I1_O)        0.105     8.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.543     8.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I5_O)        0.105     8.724 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.383     9.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X36Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.511    36.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X36Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.436    37.370    
                         clock uncertainty           -0.035    37.335    
    SLICE_X36Y86         FDRE (Setup_fdre_C_R)       -0.423    36.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.912    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                 27.805    

Slack (MET) :             27.805ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.800ns (17.074%)  route 3.886ns (82.926%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 36.934 - 33.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.635     4.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.348     4.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.853     6.622    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X34Y94         LUT5 (Prop_lut5_I1_O)        0.242     6.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.107     7.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X34Y86         LUT4 (Prop_lut4_I1_O)        0.105     8.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.543     8.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I5_O)        0.105     8.724 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.383     9.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X36Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.511    36.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X36Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.436    37.370    
                         clock uncertainty           -0.035    37.335    
    SLICE_X36Y86         FDRE (Setup_fdre_C_R)       -0.423    36.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         36.912    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                 27.805    

Slack (MET) :             27.805ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.800ns (17.074%)  route 3.886ns (82.926%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 36.934 - 33.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.635     4.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.348     4.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.853     6.622    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X34Y94         LUT5 (Prop_lut5_I1_O)        0.242     6.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.107     7.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X34Y86         LUT4 (Prop_lut4_I1_O)        0.105     8.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.543     8.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I5_O)        0.105     8.724 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.383     9.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X36Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.511    36.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X36Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.436    37.370    
                         clock uncertainty           -0.035    37.335    
    SLICE_X36Y86         FDRE (Setup_fdre_C_R)       -0.423    36.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         36.912    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                 27.805    

Slack (MET) :             27.949ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.240ns (24.702%)  route 3.780ns (75.298%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.941ns = ( 36.941 - 33.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.635     4.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.348     4.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.990     6.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X34Y96         LUT4 (Prop_lut4_I3_O)        0.242     7.001 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.674     7.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X31Y96         LUT6 (Prop_lut6_I1_O)        0.105     7.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     7.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.220 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.116     9.336    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X32Y98         LUT5 (Prop_lut5_I2_O)        0.105     9.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.441    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X32Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.518    36.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.452    37.393    
                         clock uncertainty           -0.035    37.358    
    SLICE_X32Y98         FDRE (Setup_fdre_C_D)        0.032    37.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.390    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                 27.949    

Slack (MET) :             27.951ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.019ns  (logic 1.240ns (24.706%)  route 3.779ns (75.294%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.941ns = ( 36.941 - 33.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.635     4.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.348     4.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.990     6.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X34Y96         LUT4 (Prop_lut4_I3_O)        0.242     7.001 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.674     7.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X31Y96         LUT6 (Prop_lut6_I1_O)        0.105     7.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     7.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.220 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.115     9.335    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X32Y98         LUT5 (Prop_lut5_I2_O)        0.105     9.440 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X32Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.518    36.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X32Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.452    37.393    
                         clock uncertainty           -0.035    37.358    
    SLICE_X32Y98         FDRE (Setup_fdre_C_D)        0.033    37.391    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.391    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                 27.951    

Slack (MET) :             28.103ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.866ns  (logic 1.240ns (25.483%)  route 3.626ns (74.517%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.941ns = ( 36.941 - 33.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.635     4.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.348     4.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.990     6.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X34Y96         LUT4 (Prop_lut4_I3_O)        0.242     7.001 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.674     7.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X31Y96         LUT6 (Prop_lut6_I1_O)        0.105     7.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     7.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.220 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.962     9.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X33Y98         LUT5 (Prop_lut5_I3_O)        0.105     9.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X33Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.518    36.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.452    37.393    
                         clock uncertainty           -0.035    37.358    
    SLICE_X33Y98         FDRE (Setup_fdre_C_D)        0.032    37.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.390    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                 28.103    

Slack (MET) :             28.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 1.240ns (25.504%)  route 3.622ns (74.496%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.941ns = ( 36.941 - 33.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.635     4.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.348     4.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.990     6.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X34Y96         LUT4 (Prop_lut4_I3_O)        0.242     7.001 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.674     7.675    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X31Y96         LUT6 (Prop_lut6_I1_O)        0.105     7.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     7.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.220 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.958     9.178    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X33Y98         LUT6 (Prop_lut6_I4_O)        0.105     9.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.283    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X33Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.518    36.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.452    37.393    
                         clock uncertainty           -0.035    37.358    
    SLICE_X33Y98         FDRE (Setup_fdre_C_D)        0.030    37.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.388    
                         arrival time                          -9.283    
  -------------------------------------------------------------------
                         slack                                 28.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.165%)  route 0.110ns (43.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.673     2.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X38Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.141     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.110     2.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X40Y70         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.947     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X40Y70         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.455     2.167    
    SLICE_X40Y70         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.157%)  route 0.119ns (45.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.675     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     2.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.119     2.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X36Y70         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.948     2.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X36Y70         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.455     2.168    
    SLICE_X36Y70         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.078%)  route 0.208ns (61.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.674     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X39Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDCE (Prop_fdce_C_Q)         0.128     2.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.208     2.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X36Y69         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.949     2.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X36Y69         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.433     2.191    
    SLICE_X36Y69         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     2.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.078%)  route 0.208ns (61.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.674     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X39Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDCE (Prop_fdce_C_Q)         0.128     2.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.208     2.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X36Y69         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.949     2.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X36Y69         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.433     2.191    
    SLICE_X36Y69         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     2.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.078%)  route 0.208ns (61.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.674     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X39Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDCE (Prop_fdce_C_Q)         0.128     2.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.208     2.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X36Y69         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.949     2.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X36Y69         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.433     2.191    
    SLICE_X36Y69         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     2.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.078%)  route 0.208ns (61.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.674     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X39Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDCE (Prop_fdce_C_Q)         0.128     2.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.208     2.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X36Y69         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.949     2.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X36Y69         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.433     2.191    
    SLICE_X36Y69         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     2.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.078%)  route 0.208ns (61.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.674     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X39Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDCE (Prop_fdce_C_Q)         0.128     2.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.208     2.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X36Y69         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.949     2.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X36Y69         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.433     2.191    
    SLICE_X36Y69         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     2.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.078%)  route 0.208ns (61.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.674     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X39Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDCE (Prop_fdce_C_Q)         0.128     2.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.208     2.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X36Y69         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.949     2.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X36Y69         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.433     2.191    
    SLICE_X36Y69         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     2.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.078%)  route 0.208ns (61.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.674     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X39Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDCE (Prop_fdce_C_Q)         0.128     2.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.208     2.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X36Y69         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.949     2.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X36Y69         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.433     2.191    
    SLICE_X36Y69         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187     2.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.078%)  route 0.208ns (61.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.674     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X39Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDCE (Prop_fdce_C_Q)         0.128     2.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.208     2.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X36Y69         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.949     2.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X36Y69         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.433     2.191    
    SLICE_X36Y69         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187     2.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y4  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X28Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X28Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X27Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X27Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X32Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X32Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X32Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X32Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X32Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y70   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y69   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y69   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y69   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y69   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y69   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y69   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y69   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y69   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y69   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y69   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y69   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y69   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_global_clock_generation
  To Clock:  RGMII_RXC

Setup :            0  Failing Endpoints,  Worst Slack        4.885ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.040ns  (logic 0.379ns (36.435%)  route 0.661ns (63.565%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46                                       0.000     0.000 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/Q
                         net (fo=2, routed)           0.661     1.040    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_in
    SLICE_X3Y55          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X3Y55          FDRE (Setup_fdre_C_D)       -0.075     5.925    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.925    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/update_pause_ad_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.658ns  (logic 0.379ns (57.627%)  route 0.279ns (42.373%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49                                       0.000     0.000 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/update_pause_ad_int_reg/C
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/man_block.managen/conf/update_pause_ad_int_reg/Q
                         net (fo=2, routed)           0.279     0.658    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/sync_update/update_pause_ad_int_reg
    SLICE_X10Y50         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X10Y50         FDRE (Setup_fdre_C_D)       -0.033     5.967    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.967    
                         arrival time                          -0.658    
  -------------------------------------------------------------------
                         slack                                  5.309    





---------------------------------------------------------------------------------------------------
From Clock:  tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk
  To Clock:  RGMII_RXC

Setup :            0  Failing Endpoints,  Worst Slack        0.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.537ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 RGMII_RXD[3]
                            (input port clocked by tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC fall@4.000ns - tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.873ns  (logic 1.873ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.095ns = ( 13.095 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    V14                                               0.000     2.500 r  RGMII_RXD[3] (IN)
                         net (fo=0)                   0.000     2.500    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[3]
    V14                  IBUF (Prop_ibuf_I_O)         0.372     2.872 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.872    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_out
    IDELAY_X0Y53         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.501     4.373 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.373    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_4_out
    ILOGIC_X0Y53         IDDR                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC fall edge)
                                                      4.000     4.000 f  
    U21                                               0.000     4.000 f  RGMII_RXC (IN)
                         net (fo=0)                   0.000     4.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     4.336 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.515    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       0.483     4.998 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.097     5.095    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y53         IDDR                                         f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.095    
                         clock uncertainty           -0.025     5.070    
    ILOGIC_X0Y53         IDDR (Setup_iddr_C_D)       -0.002     5.068    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.068    
                         arrival time                          -4.373    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 RGMII_RX_CTL
                            (input port clocked by tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC fall@4.000ns - tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.867ns  (logic 1.867ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.095ns = ( 13.095 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    U14                                               0.000     2.500 r  RGMII_RX_CTL (IN)
                         net (fo=0)                   0.000     2.500    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl
    U14                  IBUF (Prop_ibuf_I_O)         0.367     2.867 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     2.867    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X0Y54         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.501     4.367 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     4.367    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y54         IDDR                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC fall edge)
                                                      4.000     4.000 f  
    U21                                               0.000     4.000 f  RGMII_RXC (IN)
                         net (fo=0)                   0.000     4.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     4.336 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.515    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       0.483     4.998 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.097     5.095    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y54         IDDR                                         f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000     5.095    
                         clock uncertainty           -0.025     5.070    
    ILOGIC_X0Y54         IDDR (Setup_iddr_C_D)       -0.002     5.068    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          5.068    
                         arrival time                          -4.367    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.710ns  (required time - arrival time)
  Source:                 RGMII_RXD[2]
                            (input port clocked by tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC fall@4.000ns - tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.859ns  (logic 1.859ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.096ns = ( 13.096 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    V16                                               0.000     2.500 r  RGMII_RXD[2] (IN)
                         net (fo=0)                   0.000     2.500    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[2]
    V16                  IBUF (Prop_ibuf_I_O)         0.358     2.858 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.858    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_out
    IDELAY_X0Y52         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.501     4.359 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.359    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_5_out
    ILOGIC_X0Y52         IDDR                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC fall edge)
                                                      4.000     4.000 f  
    U21                                               0.000     4.000 f  RGMII_RXC (IN)
                         net (fo=0)                   0.000     4.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     4.336 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.515    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       0.483     4.998 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.098     5.096    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y52         IDDR                                         f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.096    
                         clock uncertainty           -0.025     5.071    
    ILOGIC_X0Y52         IDDR (Setup_iddr_C_D)       -0.002     5.069    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.069    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 RGMII_RXD[1]
                            (input port clocked by tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC fall@4.000ns - tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.854ns  (logic 1.854ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.096ns = ( 13.096 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    V17                                               0.000     2.500 r  RGMII_RXD[1] (IN)
                         net (fo=0)                   0.000     2.500    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[1]
    V17                  IBUF (Prop_ibuf_I_O)         0.354     2.854 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.854    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_out
    IDELAY_X0Y51         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.501     4.354 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.354    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_6_out
    ILOGIC_X0Y51         IDDR                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC fall edge)
                                                      4.000     4.000 f  
    U21                                               0.000     4.000 f  RGMII_RXC (IN)
                         net (fo=0)                   0.000     4.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     4.336 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.515    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       0.483     4.998 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.098     5.096    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y51         IDDR                                         f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.096    
                         clock uncertainty           -0.025     5.071    
    ILOGIC_X0Y51         IDDR (Setup_iddr_C_D)       -0.002     5.069    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.069    
                         arrival time                          -4.354    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 RGMII_RXD[0]
                            (input port clocked by tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC fall@4.000ns - tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.847ns  (logic 1.847ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.096ns = ( 13.096 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    U17                                               0.000     2.500 r  RGMII_RXD[0] (IN)
                         net (fo=0)                   0.000     2.500    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.346     2.846 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.846    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_out
    IDELAY_X0Y50         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.501     4.347 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.347    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_7_out
    ILOGIC_X0Y50         IDDR                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC fall edge)
                                                      4.000     4.000 f  
    U21                                               0.000     4.000 f  RGMII_RXC (IN)
                         net (fo=0)                   0.000     4.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     4.336 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.515    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       0.483     4.998 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.098     5.096    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y50         IDDR                                         f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.096    
                         clock uncertainty           -0.025     5.071    
    ILOGIC_X0Y50         IDDR (Setup_iddr_C_D)       -0.002     5.069    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.069    
                         arrival time                          -4.347    
  -------------------------------------------------------------------
                         slack                                  0.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 RGMII_RXD[0]
                            (input port clocked by tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_RXC rise@-8.000ns - tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.219ns  (logic 2.219ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    U17                                               0.000    -6.800 r  RGMII_RXD[0] (IN)
                         net (fo=0)                   0.000    -6.800    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.746    -6.054 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.054    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_out
    IDELAY_X0Y50         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.473    -4.581 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.581    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_7_out
    ILOGIC_X0Y50         IDDR                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                     -8.000    -8.000 r  
    U21                                               0.000    -8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000    -8.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803    -7.197 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.364    -6.833    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       1.256    -5.577 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.279    -5.298    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y50         IDDR                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -5.298    
                         clock uncertainty            0.025    -5.273    
    ILOGIC_X0Y50         IDDR (Hold_iddr_C_D)         0.155    -5.118    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.118    
                         arrival time                          -4.581    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 RGMII_RXD[1]
                            (input port clocked by tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_RXC rise@-8.000ns - tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.227ns  (logic 2.227ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    V17                                               0.000    -6.800 r  RGMII_RXD[1] (IN)
                         net (fo=0)                   0.000    -6.800    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[1]
    V17                  IBUF (Prop_ibuf_I_O)         0.753    -6.047 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.047    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_out
    IDELAY_X0Y51         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.473    -4.573 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.573    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_6_out
    ILOGIC_X0Y51         IDDR                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                     -8.000    -8.000 r  
    U21                                               0.000    -8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000    -8.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803    -7.197 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.364    -6.833    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       1.256    -5.577 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.279    -5.298    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y51         IDDR                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -5.298    
                         clock uncertainty            0.025    -5.273    
    ILOGIC_X0Y51         IDDR (Hold_iddr_C_D)         0.155    -5.118    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.118    
                         arrival time                          -4.573    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 RGMII_RXD[2]
                            (input port clocked by tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_RXC rise@-8.000ns - tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.231ns  (logic 2.231ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    V16                                               0.000    -6.800 r  RGMII_RXD[2] (IN)
                         net (fo=0)                   0.000    -6.800    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[2]
    V16                  IBUF (Prop_ibuf_I_O)         0.758    -6.042 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.042    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_out
    IDELAY_X0Y52         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.473    -4.569 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.569    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_5_out
    ILOGIC_X0Y52         IDDR                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                     -8.000    -8.000 r  
    U21                                               0.000    -8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000    -8.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803    -7.197 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.364    -6.833    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       1.256    -5.577 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.279    -5.298    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y52         IDDR                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -5.298    
                         clock uncertainty            0.025    -5.273    
    ILOGIC_X0Y52         IDDR (Hold_iddr_C_D)         0.155    -5.118    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.118    
                         arrival time                          -4.569    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 RGMII_RX_CTL
                            (input port clocked by tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_RXC rise@-8.000ns - tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.240ns  (logic 2.240ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    U14                                               0.000    -6.800 r  RGMII_RX_CTL (IN)
                         net (fo=0)                   0.000    -6.800    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl
    U14                  IBUF (Prop_ibuf_I_O)         0.766    -6.034 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.034    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X0Y54         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.473    -4.560 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -4.560    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y54         IDDR                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                     -8.000    -8.000 r  
    U21                                               0.000    -8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000    -8.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803    -7.197 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.364    -6.833    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       1.256    -5.577 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.278    -5.299    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y54         IDDR                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -5.299    
                         clock uncertainty            0.025    -5.274    
    ILOGIC_X0Y54         IDDR (Hold_iddr_C_D)         0.155    -5.119    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          5.119    
                         arrival time                          -4.560    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 RGMII_RXD[3]
                            (input port clocked by tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_RXC rise@-8.000ns - tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.245ns  (logic 2.245ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tri_mode_ethernet_mac_1_0/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    V14                                               0.000    -6.800 r  RGMII_RXD[3] (IN)
                         net (fo=0)                   0.000    -6.800    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[3]
    V14                  IBUF (Prop_ibuf_I_O)         0.772    -6.028 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.028    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_out
    IDELAY_X0Y53         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.473    -4.555 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.555    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_4_out
    ILOGIC_X0Y53         IDDR                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                     -8.000    -8.000 r  
    U21                                               0.000    -8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000    -8.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803    -7.197 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.364    -6.833    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       1.256    -5.577 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.278    -5.299    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y53         IDDR                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -5.299    
                         clock uncertainty            0.025    -5.274    
    ILOGIC_X0Y53         IDDR (Hold_iddr_C_D)         0.155    -5.119    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.119    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  0.564    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        6.924ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.924ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.874ns  (logic 0.398ns (45.535%)  route 0.476ns (54.465%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y60                                      0.000     0.000 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[15]/C
    SLICE_X70Y60         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[15]/Q
                         net (fo=1, routed)           0.476     0.874    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[15]
    SLICE_X71Y60         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X71Y60         FDRE (Setup_fdre_C_D)       -0.202     7.798    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]
  -------------------------------------------------------------------
                         required time                          7.798    
                         arrival time                          -0.874    
  -------------------------------------------------------------------
                         slack                                  6.924    

Slack (MET) :             6.941ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.857ns  (logic 0.398ns (46.417%)  route 0.459ns (53.583%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y60                                      0.000     0.000 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X76Y60         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.459     0.857    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X77Y60         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X77Y60         FDRE (Setup_fdre_C_D)       -0.202     7.798    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.798    
                         arrival time                          -0.857    
  -------------------------------------------------------------------
                         slack                                  6.941    

Slack (MET) :             6.944ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.847ns  (logic 0.348ns (41.089%)  route 0.499ns (58.911%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y60                                      0.000     0.000 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X75Y60         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.499     0.847    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X75Y58         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X75Y58         FDRE (Setup_fdre_C_D)       -0.209     7.791    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                  6.944    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.950ns  (logic 0.433ns (45.585%)  route 0.517ns (54.415%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y60                                      0.000     0.000 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/C
    SLICE_X70Y60         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/Q
                         net (fo=1, routed)           0.517     0.950    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[14]
    SLICE_X73Y59         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X73Y59         FDRE (Setup_fdre_C_D)       -0.079     7.921    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]
  -------------------------------------------------------------------
                         required time                          7.921    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             7.013ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.924ns  (logic 0.379ns (41.037%)  route 0.545ns (58.963%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y60                                      0.000     0.000 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X75Y60         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.545     0.924    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X75Y57         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X75Y57         FDRE (Setup_fdre_C_D)       -0.063     7.937    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.937    
                         arrival time                          -0.924    
  -------------------------------------------------------------------
                         slack                                  7.013    

Slack (MET) :             7.060ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.730ns  (logic 0.348ns (47.694%)  route 0.382ns (52.306%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y60                                      0.000     0.000 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X79Y60         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.382     0.730    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X78Y60         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X78Y60         FDRE (Setup_fdre_C_D)       -0.210     7.790    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                  7.060    

Slack (MET) :             7.078ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.715ns  (logic 0.348ns (48.704%)  route 0.367ns (51.296%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y60                                      0.000     0.000 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
    SLICE_X75Y60         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.367     0.715    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[13]
    SLICE_X75Y59         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X75Y59         FDRE (Setup_fdre_C_D)       -0.207     7.793    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                  7.078    

Slack (MET) :             7.090ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.754ns  (logic 0.398ns (52.813%)  route 0.356ns (47.187%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y59                                      0.000     0.000 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X76Y59         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.356     0.754    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X76Y58         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X76Y58         FDRE (Setup_fdre_C_D)       -0.156     7.844    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.844    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                  7.090    

Slack (MET) :             7.091ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.697ns  (logic 0.348ns (49.932%)  route 0.349ns (50.068%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y60                                      0.000     0.000 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X75Y60         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.349     0.697    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X75Y59         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X75Y59         FDRE (Setup_fdre_C_D)       -0.212     7.788    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -0.697    
  -------------------------------------------------------------------
                         slack                                  7.091    

Slack (MET) :             7.102ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.825ns  (logic 0.379ns (45.924%)  route 0.446ns (54.076%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y60                                      0.000     0.000 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
    SLICE_X75Y60         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.446     0.825    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[12]
    SLICE_X75Y59         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X75Y59         FDRE (Setup_fdre_C_D)       -0.073     7.927    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.825    
  -------------------------------------------------------------------
                         slack                                  7.102    





---------------------------------------------------------------------------------------------------
From Clock:  RGMII_RXC
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.627ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.627ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.303ns  (logic 0.433ns (33.230%)  route 0.870ns (66.770%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53                                      0.000     0.000 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[5]/C
    SLICE_X22Y53         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[5]/Q
                         net (fo=2, routed)           0.870     1.303    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/increment_vector[0]
    SLICE_X24Y52         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X24Y52         FDRE (Setup_fdre_C_D)       -0.070     5.930    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.930    
                         arrival time                          -1.303    
  -------------------------------------------------------------------
                         slack                                  4.627    

Slack (MET) :             4.804ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.984ns  (logic 0.348ns (35.359%)  route 0.636ns (64.641%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50                                      0.000     0.000 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[5]/C
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[5]/Q
                         net (fo=1, routed)           0.636     0.984    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/Q[0]
    SLICE_X23Y49         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X23Y49         FDRE (Setup_fdre_C_D)       -0.212     5.788    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.788    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                  4.804    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.019ns  (logic 0.379ns (37.181%)  route 0.640ns (62.819%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51                                      0.000     0.000 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[0]/C
    SLICE_X23Y51         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[0]/Q
                         net (fo=1, routed)           0.640     1.019    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/Q[0]
    SLICE_X26Y48         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X26Y48         FDRE (Setup_fdre_C_D)       -0.075     5.925    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.925    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_req_to_tx_int_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.989ns  (logic 0.433ns (43.786%)  route 0.556ns (56.214%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y59                                      0.000     0.000 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_req_to_tx_int_reg/C
    SLICE_X22Y59         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/rx_pause/pause_req_to_tx_int_reg/Q
                         net (fo=2, routed)           0.556     0.989    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/tx_pause/sync_good_rx/data_in
    SLICE_X24Y60         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X24Y60         FDRE (Setup_fdre_C_D)       -0.075     5.925    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/flow/tx_pause/sync_good_rx/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.925    
                         arrival time                          -0.989    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.975ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/general_statisic_control[21].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.813ns  (logic 0.348ns (42.786%)  route 0.465ns (57.214%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y57                                      0.000     0.000 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[21]/C
    SLICE_X23Y57         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[21]/Q
                         net (fo=2, routed)           0.465     0.813    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/general_statisic_control[21].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X24Y55         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/general_statisic_control[21].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X24Y55         FDRE (Setup_fdre_C_D)       -0.212     5.788    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/general_statisic_control[21].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.788    
                         arrival time                          -0.813    
  -------------------------------------------------------------------
                         slack                                  4.975    

Slack (MET) :             4.976ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.949ns  (logic 0.379ns (39.949%)  route 0.570ns (60.051%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50                                      0.000     0.000 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[1]/C
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[1]/Q
                         net (fo=1, routed)           0.570     0.949    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/Q[0]
    SLICE_X21Y48         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X21Y48         FDRE (Setup_fdre_C_D)       -0.075     5.925    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.925    
                         arrival time                          -0.949    
  -------------------------------------------------------------------
                         slack                                  4.976    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.944ns  (logic 0.379ns (40.134%)  route 0.565ns (59.866%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y57                                      0.000     0.000 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[20]/C
    SLICE_X23Y57         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[20]/Q
                         net (fo=2, routed)           0.565     0.944    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X26Y56         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X26Y56         FDRE (Setup_fdre_C_D)       -0.075     5.925    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.925    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.798ns  (logic 0.348ns (43.633%)  route 0.450ns (56.367%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50                                      0.000     0.000 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[2]/C
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[2]/Q
                         net (fo=1, routed)           0.450     0.798    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/Q[0]
    SLICE_X24Y49         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X24Y49         FDRE (Setup_fdre_C_D)       -0.212     5.788    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.788    
                         arrival time                          -0.798    
  -------------------------------------------------------------------
                         slack                                  4.990    

Slack (MET) :             4.993ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.932ns  (logic 0.379ns (40.673%)  route 0.553ns (59.327%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54                                      0.000     0.000 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[10]/C
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[10]/Q
                         net (fo=2, routed)           0.553     0.932    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/increment_vector[0]
    SLICE_X24Y54         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X24Y54         FDRE (Setup_fdre_C_D)       -0.075     5.925    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.925    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                  4.993    

Slack (MET) :             5.046ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.879ns  (logic 0.433ns (49.269%)  route 0.446ns (50.731%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53                                      0.000     0.000 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[6]/C
    SLICE_X22Y53         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[6]/Q
                         net (fo=2, routed)           0.446     0.879    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/increment_vector[0]
    SLICE_X24Y53         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X24Y53         FDRE (Setup_fdre_C_D)       -0.075     5.925    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.925    
                         arrival time                          -0.879    
  -------------------------------------------------------------------
                         slack                                  5.046    





---------------------------------------------------------------------------------------------------
From Clock:  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       38.783ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.783ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.009ns  (logic 0.348ns (34.495%)  route 0.661ns (65.505%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y63                                      0.000     0.000 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[15]/C
    SLICE_X69Y63         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[15]/Q
                         net (fo=1, routed)           0.661     1.009    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[15]
    SLICE_X69Y64         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X69Y64         FDRE (Setup_fdre_C_D)       -0.208    39.792    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][15]
  -------------------------------------------------------------------
                         required time                         39.792    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 38.783    

Slack (MET) :             38.956ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.836ns  (logic 0.348ns (41.618%)  route 0.488ns (58.382%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65                                      0.000     0.000 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[9]/C
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.488     0.836    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/async_path[9]
    SLICE_X51Y64         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X51Y64         FDRE (Setup_fdre_C_D)       -0.208    39.792    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         39.792    
                         arrival time                          -0.836    
  -------------------------------------------------------------------
                         slack                                 38.956    

Slack (MET) :             38.971ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.820ns  (logic 0.348ns (42.438%)  route 0.472ns (57.562%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61                                      0.000     0.000 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[7]/C
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.472     0.820    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/async_path[7]
    SLICE_X50Y61         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X50Y61         FDRE (Setup_fdre_C_D)       -0.209    39.791    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.791    
                         arrival time                          -0.820    
  -------------------------------------------------------------------
                         slack                                 38.971    

Slack (MET) :             38.979ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.815ns  (logic 0.348ns (42.680%)  route 0.467ns (57.320%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y64                                      0.000     0.000 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X79Y64         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.467     0.815    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X78Y64         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X78Y64         FDRE (Setup_fdre_C_D)       -0.206    39.794    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         39.794    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                 38.979    

Slack (MET) :             39.018ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.817ns  (logic 0.348ns (42.619%)  route 0.469ns (57.381%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y64                                      0.000     0.000 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X81Y64         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.469     0.817    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X80Y64         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X80Y64         FDRE (Setup_fdre_C_D)       -0.165    39.835    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.835    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                 39.018    

Slack (MET) :             39.021ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.813ns  (logic 0.348ns (42.815%)  route 0.465ns (57.185%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67                                      0.000     0.000 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[15]/C
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[15]/Q
                         net (fo=1, routed)           0.465     0.813    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/async_path[15]
    SLICE_X52Y66         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X52Y66         FDRE (Setup_fdre_C_D)       -0.166    39.834    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][15]
  -------------------------------------------------------------------
                         required time                         39.834    
                         arrival time                          -0.813    
  -------------------------------------------------------------------
                         slack                                 39.021    

Slack (MET) :             39.026ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.809ns  (logic 0.348ns (43.041%)  route 0.461ns (56.959%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y62                                      0.000     0.000 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X75Y62         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.461     0.809    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X74Y62         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X74Y62         FDRE (Setup_fdre_C_D)       -0.165    39.835    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.835    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                 39.026    

Slack (MET) :             39.029ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.805ns  (logic 0.348ns (43.217%)  route 0.457ns (56.783%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61                                      0.000     0.000 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[5]/C
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.457     0.805    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/async_path[5]
    SLICE_X52Y61         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X52Y61         FDRE (Setup_fdre_C_D)       -0.166    39.834    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.834    
                         arrival time                          -0.805    
  -------------------------------------------------------------------
                         slack                                 39.029    

Slack (MET) :             39.056ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.913ns  (logic 0.433ns (47.419%)  route 0.480ns (52.581%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y63                                      0.000     0.000 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[16]/C
    SLICE_X68Y63         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[16]/Q
                         net (fo=1, routed)           0.480     0.913    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[16]
    SLICE_X70Y63         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X70Y63         FDRE (Setup_fdre_C_D)       -0.031    39.969    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][16]
  -------------------------------------------------------------------
                         required time                         39.969    
                         arrival time                          -0.913    
  -------------------------------------------------------------------
                         slack                                 39.056    

Slack (MET) :             39.058ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.867ns  (logic 0.379ns (43.730%)  route 0.488ns (56.270%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61                                      0.000     0.000 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[0]/C
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.488     0.867    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/async_path[0]
    SLICE_X50Y61         FDRE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X50Y61         FDRE (Setup_fdre_C_D)       -0.075    39.925    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.925    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                 39.058    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.688ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.532ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.974ns  (logic 0.379ns (38.920%)  route 0.595ns (61.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.211ns = ( 13.211 - 8.000 ) 
    Source Clock Delay      (SCD):    5.611ns = ( 7.611 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     3.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     0.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     1.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     3.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.715     7.611    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y57          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.379     7.990 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.595     8.585    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int
    SLICE_X8Y57          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567     9.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.530    13.211    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X8Y57          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/C
                         clock pessimism              0.114    13.325    
                         clock uncertainty           -0.194    13.131    
    SLICE_X8Y57          FDRE (Setup_fdre_C_D)       -0.015    13.116    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         13.116    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  4.532    

Slack (MET) :             4.596ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.946ns  (logic 0.379ns (40.078%)  route 0.567ns (59.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.280ns = ( 13.280 - 8.000 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 7.612 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     3.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     0.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     1.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     3.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.716     7.612    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y54          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.379     7.991 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.567     8.557    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall
    SLICE_X1Y59          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567     9.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.599    13.280    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X1Y59          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism              0.114    13.394    
                         clock uncertainty           -0.194    13.200    
    SLICE_X1Y59          FDRE (Setup_fdre_C_D)       -0.047    13.153    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         13.153    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                  4.596    

Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.641ns  (logic 0.348ns (54.302%)  route 0.293ns (45.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.280ns = ( 13.280 - 8.000 ) 
    Source Clock Delay      (SCD):    5.611ns = ( 7.611 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     3.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     0.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     1.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     3.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.715     7.611    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y57          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.348     7.959 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.293     8.252    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int
    SLICE_X1Y58          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567     9.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.599    13.280    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X1Y58          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/C
                         clock pessimism              0.114    13.394    
                         clock uncertainty           -0.194    13.200    
    SLICE_X1Y58          FDRE (Setup_fdre_C_D)       -0.181    13.019    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         13.019    
                         arrival time                          -8.252    
  -------------------------------------------------------------------
                         slack                                  4.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.688ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.642%)  route 0.120ns (48.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    2.287ns = ( 4.287 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     2.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     1.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     2.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     3.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.724     4.287    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y57          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.128     4.415 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.120     4.535    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int
    SLICE_X1Y58          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     0.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.001     2.913    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X1Y58          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/C
                         clock pessimism             -0.278     2.635    
                         clock uncertainty            0.194     2.829    
    SLICE_X1Y58          FDRE (Hold_fdre_C_D)         0.017     2.846    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -2.846    
                         arrival time                           4.535    
  -------------------------------------------------------------------
                         slack                                  1.688    

Slack (MET) :             1.779ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.094%)  route 0.250ns (63.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    2.288ns = ( 4.288 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     2.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     1.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     2.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     3.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.725     4.288    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y54          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     4.429 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.250     4.678    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall
    SLICE_X1Y59          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     0.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.001     2.913    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X1Y59          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism             -0.278     2.635    
                         clock uncertainty            0.194     2.829    
    SLICE_X1Y59          FDRE (Hold_fdre_C_D)         0.070     2.899    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         -2.899    
                         arrival time                           4.678    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.868ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.061%)  route 0.299ns (67.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.883ns
    Source Clock Delay      (SCD):    2.287ns = ( 4.287 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     2.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     1.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     2.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     3.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.724     4.287    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y57          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141     4.428 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.299     4.727    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int
    SLICE_X8Y57          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     0.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.971     2.883    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X8Y57          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/C
                         clock pessimism             -0.278     2.605    
                         clock uncertainty            0.194     2.799    
    SLICE_X8Y57          FDRE (Hold_fdre_C_D)         0.059     2.858    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -2.858    
                         arrival time                           4.727    
  -------------------------------------------------------------------
                         slack                                  1.868    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_global_clock_generation
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.539ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.389ns  (logic 0.484ns (14.281%)  route 2.905ns (85.719%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35                                      0.000     0.000 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=123, routed)         2.447     2.826    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/DPRA0
    SLICE_X20Y44         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.105     2.931 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.458     3.389    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst32_out
    SLICE_X21Y40         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X21Y40         FDRE (Setup_fdre_C_D)       -0.072     5.928    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[39]
  -------------------------------------------------------------------
                         required time                          5.928    
                         arrival time                          -3.389    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.577ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ipic_rd_clear_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.453ns  (logic 1.019ns (29.507%)  route 2.434ns (70.493%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35                                      0.000     0.000 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=123, routed)         1.409     1.788    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/bus2ip_addr[1]
    SLICE_X34Y40         LUT6 (Prop_lut6_I4_O)        0.105     1.893 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ipic_rd_clear_i_13/O
                         net (fo=1, routed)           0.669     2.561    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ipic_rd_clear_i_13_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.105     2.666 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ipic_rd_clear_i_6/O
                         net (fo=1, routed)           0.000     2.666    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ipic_rd_clear_i_6_n_0
    SLICE_X30Y40         MUXF7 (Prop_muxf7_I0_O)      0.178     2.844 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ipic_rd_clear_reg_i_3/O
                         net (fo=1, routed)           0.357     3.201    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/sync_request/bus2ip_addr_i_reg[5]
    SLICE_X26Y41         LUT6 (Prop_lut6_I3_O)        0.252     3.453 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/sync_request/ipic_rd_clear_i_1/O
                         net (fo=1, routed)           0.000     3.453    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/sync_request_n_1
    SLICE_X26Y41         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ipic_rd_clear_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X26Y41         FDRE (Setup_fdre_C_D)        0.030     6.030    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ipic_rd_clear_reg
  -------------------------------------------------------------------
                         required time                          6.030    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                  2.577    

Slack (MET) :             2.609ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.318ns  (logic 0.538ns (16.215%)  route 2.780ns (83.785%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39                                      0.000     0.000 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=126, routed)         2.327     2.760    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/DPRA1
    SLICE_X22Y43         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.105     2.865 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.452     3.318    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst15_out
    SLICE_X23Y43         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X23Y43         FDRE (Setup_fdre_C_D)       -0.073     5.927    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[22]
  -------------------------------------------------------------------
                         required time                          5.927    
                         arrival time                          -3.318    
  -------------------------------------------------------------------
                         slack                                  2.609    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.300ns  (logic 0.538ns (16.301%)  route 2.762ns (83.699%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39                                      0.000     0.000 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=126, routed)         2.401     2.834    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_parity[2].RAM64X1D_inst/DPRA1
    SLICE_X20Y47         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.105     2.939 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_parity[2].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.362     3.300    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_parity[2].RAM64X1D_inst__0
    SLICE_X23Y45         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X23Y45         FDRE (Setup_fdre_C_D)       -0.075     5.925    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[2]
  -------------------------------------------------------------------
                         required time                          5.925    
                         arrival time                          -3.300    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.351ns  (logic 0.538ns (16.055%)  route 2.813ns (83.945%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39                                      0.000     0.000 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=126, routed)         2.273     2.706    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[1].RAM64X1D_inst/DPRA1
    SLICE_X20Y39         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.105     2.811 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[1].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.540     3.351    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[1].RAM64X1D_inst1_out
    SLICE_X21Y40         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X21Y40         FDRE (Setup_fdre_C_D)       -0.024     5.976    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[8]
  -------------------------------------------------------------------
                         required time                          5.976    
                         arrival time                          -3.351    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.319ns  (logic 0.538ns (16.209%)  route 2.781ns (83.791%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39                                      0.000     0.000 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=126, routed)         2.291     2.724    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[8].RAM64X1D_inst/DPRA1
    SLICE_X20Y40         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.105     2.829 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[8].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.490     3.319    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[8].RAM64X1D_inst8_out
    SLICE_X23Y41         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X23Y41         FDRE (Setup_fdre_C_D)       -0.039     5.961    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[15]
  -------------------------------------------------------------------
                         required time                          5.961    
                         arrival time                          -3.319    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             2.649ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.279ns  (logic 0.484ns (14.759%)  route 2.795ns (85.241%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35                                      0.000     0.000 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=123, routed)         2.296     2.675    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/DPRA0
    SLICE_X20Y45         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.105     2.780 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.499     3.279    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst26_out
    SLICE_X21Y42         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X21Y42         FDRE (Setup_fdre_C_D)       -0.072     5.928    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[33]
  -------------------------------------------------------------------
                         required time                          5.928    
                         arrival time                          -3.279    
  -------------------------------------------------------------------
                         slack                                  2.649    

Slack (MET) :             2.717ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.241ns  (logic 0.484ns (14.933%)  route 2.757ns (85.067%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35                                      0.000     0.000 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=123, routed)         2.136     2.515    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/DPRA0
    SLICE_X22Y48         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.105     2.620 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.621     3.241    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst__0
    SLICE_X26Y44         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X26Y44         FDRE (Setup_fdre_C_D)       -0.042     5.958    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[5]
  -------------------------------------------------------------------
                         required time                          5.958    
                         arrival time                          -3.241    
  -------------------------------------------------------------------
                         slack                                  2.717    

Slack (MET) :             2.726ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.227ns  (logic 0.538ns (16.670%)  route 2.689ns (83.330%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39                                      0.000     0.000 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=126, routed)         2.173     2.606    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/DPRA1
    SLICE_X22Y48         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.105     2.711 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.516     3.227    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst__0
    SLICE_X26Y44         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X26Y44         FDRE (Setup_fdre_C_D)       -0.047     5.953    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[4]
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -3.227    
  -------------------------------------------------------------------
                         slack                                  2.726    

Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.200ns  (logic 0.538ns (16.811%)  route 2.662ns (83.189%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39                                      0.000     0.000 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=126, routed)         2.168     2.601    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_parity[1].RAM64X1D_inst/DPRA1
    SLICE_X22Y47         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.105     2.706 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_parity[1].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.495     3.200    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/gen_distributed_parity[1].RAM64X1D_inst__0
    SLICE_X21Y42         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X21Y42         FDRE (Setup_fdre_C_D)       -0.073     5.927    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[1]
  -------------------------------------------------------------------
                         required time                          5.927    
                         arrival time                          -3.200    
  -------------------------------------------------------------------
                         slack                                  2.727    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.657ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clkout1 rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.379ns (48.165%)  route 0.408ns (51.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.276ns = ( 7.276 - 2.000 ) 
    Source Clock Delay      (SCD):    5.605ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     1.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.709     5.605    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_axi_clk
    SLICE_X0Y64          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.379     5.984 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_reg/Q
                         net (fo=329, routed)         0.408     6.392    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_in
    SLICE_X4Y63          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     3.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     0.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567     3.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964     5.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.595     7.276    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/clk
    SLICE_X4Y63          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/C
                         clock pessimism              0.114     7.390    
                         clock uncertainty           -0.194     7.196    
    SLICE_X4Y63          FDRE (Setup_fdre_C_D)       -0.027     7.169    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          7.169    
                         arrival time                          -6.392    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clkout1 rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.379ns (57.555%)  route 0.279ns (42.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.276ns = ( 7.276 - 2.000 ) 
    Source Clock Delay      (SCD):    5.605ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     1.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.709     5.605    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_axi_clk
    SLICE_X0Y64          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.379     5.984 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_reg/Q
                         net (fo=329, routed)         0.279     6.263    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_in
    SLICE_X1Y64          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     3.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     0.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567     3.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964     5.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.595     7.276    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X1Y64          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/C
                         clock pessimism              0.114     7.390    
                         clock uncertainty           -0.194     7.196    
    SLICE_X1Y64          FDRE (Setup_fdre_C_D)       -0.024     7.172    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          7.172    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                  0.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.657ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clkout1 rise@2.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (50.995%)  route 0.135ns (49.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 4.909 - 2.000 ) 
    Source Clock Delay      (SCD):    2.284ns = ( 10.284 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     8.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     7.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     7.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     8.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     9.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.721    10.284    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_axi_clk
    SLICE_X0Y64          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141    10.425 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_reg/Q
                         net (fo=329, routed)         0.135    10.560    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_in
    SLICE_X1Y64          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     2.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     1.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     2.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     3.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.997     4.909    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X1Y64          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/C
                         clock pessimism             -0.278     4.631    
                         clock uncertainty            0.194     4.825    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.078     4.903    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -4.903    
                         arrival time                          10.560    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.709ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clkout1 rise@2.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.400%)  route 0.184ns (56.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 4.907 - 2.000 ) 
    Source Clock Delay      (SCD):    2.284ns = ( 10.284 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     8.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     7.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     7.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     8.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     9.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.721    10.284    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_axi_clk
    SLICE_X0Y64          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141    10.425 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/tx_reset_reg/Q
                         net (fo=329, routed)         0.184    10.609    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_in
    SLICE_X4Y63          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     2.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     1.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     2.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     3.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.995     4.907    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/clk
    SLICE_X4Y63          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/C
                         clock pessimism             -0.278     4.629    
                         clock uncertainty            0.194     4.823    
    SLICE_X4Y63          FDRE (Hold_fdre_C_D)         0.076     4.899    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -4.899    
                         arrival time                          10.609    
  -------------------------------------------------------------------
                         slack                                  5.709    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TX_CTL
                            (output port clocked by tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.846ns (99.882%)  route 0.001ns (0.118%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 5.025 - 2.000 ) 
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     0.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.994     2.906    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y59         ODDR                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y59         ODDR (Prop_oddr_C_Q)         0.204     3.110 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.001     3.111    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf
    T15                  OBUF (Prop_obuf_I_O)         0.642     3.753 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     3.753    RGMII_TX_CTL
    T15                                                               r  RGMII_TX_CTL (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     2.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     1.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     2.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     3.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.708     4.271    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y76         ODDR (Prop_oddr_C_Q)         0.177     4.448 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     4.449    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    U22                  OBUF (Prop_obuf_I_O)         0.576     5.025 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     5.025    RGMII_TXC
    U22                                                               r  RGMII_TXC (OUT)
                         clock pessimism              0.278     5.303    
                         clock uncertainty           -0.194     5.109    
                         output delay                -0.750     4.359    
  -------------------------------------------------------------------
                         required time                          4.359    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TXD[1]
                            (output port clocked by tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.836ns (99.881%)  route 0.001ns (0.119%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 5.025 - 2.000 ) 
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     0.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.994     2.906    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y56         ODDR                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y56         ODDR (Prop_oddr_C_Q)         0.204     3.110 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     3.111    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_in
    U15                  OBUF (Prop_obuf_I_O)         0.632     3.744 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     3.744    RGMII_TXD[1]
    U15                                                               r  RGMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     2.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     1.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     2.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     3.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.708     4.271    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y76         ODDR (Prop_oddr_C_Q)         0.177     4.448 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     4.449    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    U22                  OBUF (Prop_obuf_I_O)         0.576     5.025 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     5.025    RGMII_TXC
    U22                                                               r  RGMII_TXC (OUT)
                         clock pessimism              0.278     5.303    
                         clock uncertainty           -0.194     5.109    
                         output delay                -0.750     4.359    
  -------------------------------------------------------------------
                         required time                          4.359    
                         arrival time                          -3.744    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TXD[0]
                            (output port clocked by tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        0.835ns  (logic 0.834ns (99.880%)  route 0.001ns (0.120%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 9.025 - 6.000 ) 
    Source Clock Delay      (SCD):    2.906ns = ( 6.906 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     4.000 f  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     4.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     3.392 f  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     3.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     4.000 f  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     4.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.024 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     5.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.913 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.994     6.906    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y55         ODDR                                         f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y55         ODDR (Prop_oddr_C_Q)         0.204     7.110 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     7.111    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_in
    U16                  OBUF (Prop_obuf_I_O)         0.630     7.741 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.741    RGMII_TXD[0]
    U16                                                               r  RGMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     6.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     6.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     5.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     5.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     6.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     6.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     6.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     7.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.708     8.271    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y76         ODDR (Prop_oddr_C_Q)         0.177     8.448 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     8.449    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    U22                  OBUF (Prop_obuf_I_O)         0.576     9.025 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.025    RGMII_TXC
    U22                                                               f  RGMII_TXC (OUT)
                         clock pessimism              0.278     9.303    
                         clock uncertainty           -0.194     9.109    
                         output delay                -0.750     8.359    
  -------------------------------------------------------------------
                         required time                          8.359    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TXD[3]
                            (output port clocked by tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        0.822ns  (logic 0.821ns (99.878%)  route 0.001ns (0.122%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 9.025 - 6.000 ) 
    Source Clock Delay      (SCD):    2.906ns = ( 6.906 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     4.000 f  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     4.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     3.392 f  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     3.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     4.000 f  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     4.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.024 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     5.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.913 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.994     6.906    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y58         ODDR                                         f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.204     7.110 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     7.111    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_in
    T17                  OBUF (Prop_obuf_I_O)         0.617     7.728 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.728    RGMII_TXD[3]
    T17                                                               r  RGMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     6.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     6.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     5.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     5.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     6.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     6.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     6.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     7.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.708     8.271    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y76         ODDR (Prop_oddr_C_Q)         0.177     8.448 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     8.449    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    U22                  OBUF (Prop_obuf_I_O)         0.576     9.025 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.025    RGMII_TXC
    U22                                                               f  RGMII_TXC (OUT)
                         clock pessimism              0.278     9.303    
                         clock uncertainty           -0.194     9.109    
                         output delay                -0.750     8.359    
  -------------------------------------------------------------------
                         required time                          8.359    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TXD[2]
                            (output port clocked by tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        0.819ns  (logic 0.818ns (99.878%)  route 0.001ns (0.122%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 9.025 - 6.000 ) 
    Source Clock Delay      (SCD):    2.906ns = ( 6.906 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     4.000 f  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     4.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     3.392 f  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     3.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     4.000 f  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     4.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.024 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     5.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.913 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.994     6.906    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y57         ODDR                                         f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.204     7.110 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     7.111    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_in
    T18                  OBUF (Prop_obuf_I_O)         0.614     7.725 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.725    RGMII_TXD[2]
    T18                                                               r  RGMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     6.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     6.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     5.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     5.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     6.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     6.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     6.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     7.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.708     8.271    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y76         ODDR (Prop_oddr_C_Q)         0.177     8.448 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     8.449    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    U22                  OBUF (Prop_obuf_I_O)         0.576     9.025 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.025    RGMII_TXC
    U22                                                               f  RGMII_TXC (OUT)
                         clock pessimism              0.278     9.303    
                         clock uncertainty           -0.194     9.109    
                         output delay                -0.750     8.359    
  -------------------------------------------------------------------
                         required time                          8.359    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                  0.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TXD[2]
                            (output port clocked by tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.694ns  (logic 0.693ns (99.856%)  route 0.001ns (0.144%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 9.777 - 6.000 ) 
    Source Clock Delay      (SCD):    2.278ns = ( 10.278 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     8.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     7.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     7.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     8.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     9.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.715    10.278    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y57         ODDR                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.177    10.455 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    10.456    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_in
    T18                  OBUF (Prop_obuf_I_O)         0.516    10.972 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.972    RGMII_TXD[2]
    T18                                                               r  RGMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     6.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     6.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     5.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     5.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     6.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     6.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     7.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     7.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.985     8.897    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y76         ODDR (Prop_oddr_C_Q)         0.204     9.101 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     9.102    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    U22                  OBUF (Prop_obuf_I_O)         0.675     9.777 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.777    RGMII_TXC
    U22                                                               f  RGMII_TXC (OUT)
                         clock pessimism             -0.278     9.499    
                         clock uncertainty            0.194     9.693    
                         output delay                 0.700    10.393    
  -------------------------------------------------------------------
                         required time                        -10.393    
                         arrival time                          10.972    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TXD[3]
                            (output port clocked by tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.697ns  (logic 0.696ns (99.856%)  route 0.001ns (0.144%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 9.777 - 6.000 ) 
    Source Clock Delay      (SCD):    2.278ns = ( 10.278 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     8.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     7.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     7.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     8.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     9.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.715    10.278    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y58         ODDR                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.177    10.455 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    10.456    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_in
    T17                  OBUF (Prop_obuf_I_O)         0.519    10.975 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.975    RGMII_TXD[3]
    T17                                                               r  RGMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     6.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     6.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     5.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     5.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     6.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     6.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     7.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     7.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.985     8.897    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y76         ODDR (Prop_oddr_C_Q)         0.204     9.101 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     9.102    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    U22                  OBUF (Prop_obuf_I_O)         0.675     9.777 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.777    RGMII_TXC
    U22                                                               f  RGMII_TXC (OUT)
                         clock pessimism             -0.278     9.499    
                         clock uncertainty            0.194     9.693    
                         output delay                 0.700    10.393    
  -------------------------------------------------------------------
                         required time                        -10.393    
                         arrival time                          10.975    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TXD[0]
                            (output port clocked by tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.710ns  (logic 0.709ns (99.859%)  route 0.001ns (0.141%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 9.777 - 6.000 ) 
    Source Clock Delay      (SCD):    2.278ns = ( 10.278 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     8.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     7.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     7.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     8.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     9.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.715    10.278    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y55         ODDR                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y55         ODDR (Prop_oddr_C_Q)         0.177    10.455 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    10.456    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_in
    U16                  OBUF (Prop_obuf_I_O)         0.532    10.987 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.987    RGMII_TXD[0]
    U16                                                               r  RGMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     6.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     6.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     5.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     5.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     6.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     6.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     7.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     7.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.985     8.897    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y76         ODDR (Prop_oddr_C_Q)         0.204     9.101 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     9.102    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    U22                  OBUF (Prop_obuf_I_O)         0.675     9.777 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.777    RGMII_TXC
    U22                                                               f  RGMII_TXC (OUT)
                         clock pessimism             -0.278     9.499    
                         clock uncertainty            0.194     9.693    
                         output delay                 0.700    10.393    
  -------------------------------------------------------------------
                         required time                        -10.393    
                         arrival time                          10.987    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TXD[1]
                            (output port clocked by tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.712ns  (logic 0.711ns (99.860%)  route 0.001ns (0.140%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 9.777 - 6.000 ) 
    Source Clock Delay      (SCD):    2.278ns = ( 10.278 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     8.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     7.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     7.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     8.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     9.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.715    10.278    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y56         ODDR                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y56         ODDR (Prop_oddr_C_Q)         0.177    10.455 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    10.456    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_in
    U15                  OBUF (Prop_obuf_I_O)         0.534    10.990 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.990    RGMII_TXD[1]
    U15                                                               r  RGMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     6.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     6.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     5.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     5.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     6.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     6.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     7.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     7.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.985     8.897    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y76         ODDR (Prop_oddr_C_Q)         0.204     9.101 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     9.102    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    U22                  OBUF (Prop_obuf_I_O)         0.675     9.777 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.777    RGMII_TXC
    U22                                                               f  RGMII_TXC (OUT)
                         clock pessimism             -0.278     9.499    
                         clock uncertainty            0.194     9.693    
                         output delay                 0.700    10.393    
  -------------------------------------------------------------------
                         required time                        -10.393    
                         arrival time                          10.990    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TX_CTL
                            (output port clocked by tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.722ns  (logic 0.721ns (99.861%)  route 0.001ns (0.139%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 9.777 - 6.000 ) 
    Source Clock Delay      (SCD):    2.278ns = ( 10.278 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     8.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     7.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     7.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     8.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     9.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.715    10.278    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y59         ODDR                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y59         ODDR (Prop_oddr_C_Q)         0.177    10.455 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.001    10.456    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf
    T15                  OBUF (Prop_obuf_I_O)         0.544    10.999 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    10.999    RGMII_TX_CTL
    T15                                                               r  RGMII_TX_CTL (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock tri_mode_ethernet_mac_1_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     6.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     6.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     5.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     5.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     6.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     6.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     7.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     7.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.985     8.897    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y76         ODDR (Prop_oddr_C_Q)         0.204     9.101 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     9.102    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    U22                  OBUF (Prop_obuf_I_O)         0.675     9.777 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.777    RGMII_TXC
    U22                                                               f  RGMII_TXC (OUT)
                         clock pessimism             -0.278     9.499    
                         clock uncertainty            0.194     9.693    
                         output delay                 0.700    10.393    
  -------------------------------------------------------------------
                         required time                        -10.393    
                         arrival time                          10.999    
  -------------------------------------------------------------------
                         slack                                  0.606    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_global_clock_generation
  To Clock:  clk_out2_global_clock_generation

Setup :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 reset_gen_0/phy_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/syn_block_2/data_sync_reg0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out1_global_clock_generation rise@8.000ns)
  Data Path Delay:        1.396ns  (logic 0.379ns (27.144%)  route 1.017ns (72.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 11.594 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 9.709 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     9.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     6.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     7.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.709     9.709    reset_gen_0/CLK
    SLICE_X1Y61          FDRE                                         r  reset_gen_0/phy_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.379    10.088 r  reset_gen_0/phy_resetn_reg/Q
                         net (fo=7, routed)           1.017    11.105    reset_gen_0/syn_block_2/enable
    SLICE_X4Y61          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.594    11.594    reset_gen_0/syn_block_2/clk
    SLICE_X4Y61          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg0/C
                         clock pessimism             -0.075    11.519    
                         clock uncertainty           -0.186    11.332    
    SLICE_X4Y61          FDRE (Setup_fdre_C_CE)      -0.168    11.164    reset_gen_0/syn_block_2/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 reset_gen_0/phy_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/syn_block_2/data_sync_reg1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out1_global_clock_generation rise@8.000ns)
  Data Path Delay:        1.396ns  (logic 0.379ns (27.144%)  route 1.017ns (72.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 11.594 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 9.709 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     9.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     6.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     7.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.709     9.709    reset_gen_0/CLK
    SLICE_X1Y61          FDRE                                         r  reset_gen_0/phy_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.379    10.088 r  reset_gen_0/phy_resetn_reg/Q
                         net (fo=7, routed)           1.017    11.105    reset_gen_0/syn_block_2/enable
    SLICE_X4Y61          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.594    11.594    reset_gen_0/syn_block_2/clk
    SLICE_X4Y61          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg1/C
                         clock pessimism             -0.075    11.519    
                         clock uncertainty           -0.186    11.332    
    SLICE_X4Y61          FDRE (Setup_fdre_C_CE)      -0.168    11.164    reset_gen_0/syn_block_2/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 reset_gen_0/phy_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/syn_block_2/data_sync_reg2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out1_global_clock_generation rise@8.000ns)
  Data Path Delay:        1.396ns  (logic 0.379ns (27.144%)  route 1.017ns (72.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 11.594 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 9.709 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     9.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     6.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     7.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.709     9.709    reset_gen_0/CLK
    SLICE_X1Y61          FDRE                                         r  reset_gen_0/phy_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.379    10.088 r  reset_gen_0/phy_resetn_reg/Q
                         net (fo=7, routed)           1.017    11.105    reset_gen_0/syn_block_2/enable
    SLICE_X4Y61          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.594    11.594    reset_gen_0/syn_block_2/clk
    SLICE_X4Y61          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg2/C
                         clock pessimism             -0.075    11.519    
                         clock uncertainty           -0.186    11.332    
    SLICE_X4Y61          FDRE (Setup_fdre_C_CE)      -0.168    11.164    reset_gen_0/syn_block_2/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 reset_gen_0/phy_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/syn_block_2/data_sync_reg3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out1_global_clock_generation rise@8.000ns)
  Data Path Delay:        1.396ns  (logic 0.379ns (27.144%)  route 1.017ns (72.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 11.594 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 9.709 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     9.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     6.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     7.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.709     9.709    reset_gen_0/CLK
    SLICE_X1Y61          FDRE                                         r  reset_gen_0/phy_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.379    10.088 r  reset_gen_0/phy_resetn_reg/Q
                         net (fo=7, routed)           1.017    11.105    reset_gen_0/syn_block_2/enable
    SLICE_X4Y61          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.594    11.594    reset_gen_0/syn_block_2/clk
    SLICE_X4Y61          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg3/C
                         clock pessimism             -0.075    11.519    
                         clock uncertainty           -0.186    11.332    
    SLICE_X4Y61          FDRE (Setup_fdre_C_CE)      -0.168    11.164    reset_gen_0/syn_block_2/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 reset_gen_0/phy_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/syn_block_2/data_sync_reg4/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out1_global_clock_generation rise@8.000ns)
  Data Path Delay:        1.396ns  (logic 0.379ns (27.144%)  route 1.017ns (72.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 11.594 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 9.709 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     9.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     6.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     7.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.709     9.709    reset_gen_0/CLK
    SLICE_X1Y61          FDRE                                         r  reset_gen_0/phy_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.379    10.088 r  reset_gen_0/phy_resetn_reg/Q
                         net (fo=7, routed)           1.017    11.105    reset_gen_0/syn_block_2/enable
    SLICE_X4Y61          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.594    11.594    reset_gen_0/syn_block_2/clk
    SLICE_X4Y61          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg4/C
                         clock pessimism             -0.075    11.519    
                         clock uncertainty           -0.186    11.332    
    SLICE_X4Y61          FDRE (Setup_fdre_C_CE)      -0.168    11.164    reset_gen_0/syn_block_2/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                  0.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 reset_gen_0/phy_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/syn_block_2/data_sync_reg0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.141ns (20.606%)  route 0.543ns (79.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.721     0.721    reset_gen_0/CLK
    SLICE_X1Y61          FDRE                                         r  reset_gen_0/phy_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     0.862 r  reset_gen_0/phy_resetn_reg/Q
                         net (fo=7, routed)           0.543     1.405    reset_gen_0/syn_block_2/enable
    SLICE_X4Y61          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.996     0.996    reset_gen_0/syn_block_2/clk
    SLICE_X4Y61          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg0/C
                         clock pessimism              0.051     1.046    
                         clock uncertainty            0.186     1.233    
    SLICE_X4Y61          FDRE (Hold_fdre_C_CE)       -0.039     1.194    reset_gen_0/syn_block_2/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 reset_gen_0/phy_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/syn_block_2/data_sync_reg1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.141ns (20.606%)  route 0.543ns (79.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.721     0.721    reset_gen_0/CLK
    SLICE_X1Y61          FDRE                                         r  reset_gen_0/phy_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     0.862 r  reset_gen_0/phy_resetn_reg/Q
                         net (fo=7, routed)           0.543     1.405    reset_gen_0/syn_block_2/enable
    SLICE_X4Y61          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.996     0.996    reset_gen_0/syn_block_2/clk
    SLICE_X4Y61          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg1/C
                         clock pessimism              0.051     1.046    
                         clock uncertainty            0.186     1.233    
    SLICE_X4Y61          FDRE (Hold_fdre_C_CE)       -0.039     1.194    reset_gen_0/syn_block_2/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 reset_gen_0/phy_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/syn_block_2/data_sync_reg2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.141ns (20.606%)  route 0.543ns (79.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.721     0.721    reset_gen_0/CLK
    SLICE_X1Y61          FDRE                                         r  reset_gen_0/phy_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     0.862 r  reset_gen_0/phy_resetn_reg/Q
                         net (fo=7, routed)           0.543     1.405    reset_gen_0/syn_block_2/enable
    SLICE_X4Y61          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.996     0.996    reset_gen_0/syn_block_2/clk
    SLICE_X4Y61          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg2/C
                         clock pessimism              0.051     1.046    
                         clock uncertainty            0.186     1.233    
    SLICE_X4Y61          FDRE (Hold_fdre_C_CE)       -0.039     1.194    reset_gen_0/syn_block_2/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 reset_gen_0/phy_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/syn_block_2/data_sync_reg3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.141ns (20.606%)  route 0.543ns (79.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.721     0.721    reset_gen_0/CLK
    SLICE_X1Y61          FDRE                                         r  reset_gen_0/phy_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     0.862 r  reset_gen_0/phy_resetn_reg/Q
                         net (fo=7, routed)           0.543     1.405    reset_gen_0/syn_block_2/enable
    SLICE_X4Y61          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.996     0.996    reset_gen_0/syn_block_2/clk
    SLICE_X4Y61          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg3/C
                         clock pessimism              0.051     1.046    
                         clock uncertainty            0.186     1.233    
    SLICE_X4Y61          FDRE (Hold_fdre_C_CE)       -0.039     1.194    reset_gen_0/syn_block_2/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 reset_gen_0/phy_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/syn_block_2/data_sync_reg4/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.141ns (20.606%)  route 0.543ns (79.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.721     0.721    reset_gen_0/CLK
    SLICE_X1Y61          FDRE                                         r  reset_gen_0/phy_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     0.862 r  reset_gen_0/phy_resetn_reg/Q
                         net (fo=7, routed)           0.543     1.405    reset_gen_0/syn_block_2/enable
    SLICE_X4Y61          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.996     0.996    reset_gen_0/syn_block_2/clk
    SLICE_X4Y61          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg4/C
                         clock pessimism              0.051     1.046    
                         clock uncertainty            0.186     1.233    
    SLICE_X4Y61          FDRE (Hold_fdre_C_CE)       -0.039     1.194    reset_gen_0/syn_block_2/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.212    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clk_out2_global_clock_generation

Setup :            0  Failing Endpoints,  Worst Slack        4.280ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.752ns  (logic 0.590ns (33.668%)  route 1.162ns (66.332%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46                                      0.000     0.000 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=17, routed)          1.162     1.510    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X21Y41         LUT6 (Prop_lut6_I4_O)        0.242     1.752 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.752    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data[1]_i_1__2_n_0
    SLICE_X21Y41         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X21Y41         FDRE (Setup_fdre_C_D)        0.032     6.032    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[1]
  -------------------------------------------------------------------
                         required time                          6.032    
                         arrival time                          -1.752    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.745ns  (logic 0.590ns (33.806%)  route 1.155ns (66.194%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46                                      0.000     0.000 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=17, routed)          1.155     1.503    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X21Y41         LUT6 (Prop_lut6_I4_O)        0.242     1.745 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data[8]_i_1__2/O
                         net (fo=1, routed)           0.000     1.745    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data[8]_i_1__2_n_0
    SLICE_X21Y41         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X21Y41         FDRE (Setup_fdre_C_D)        0.033     6.033    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[8]
  -------------------------------------------------------------------
                         required time                          6.033    
                         arrival time                          -1.745    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.375ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.657ns  (logic 0.590ns (35.612%)  route 1.067ns (64.388%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42                                      0.000     0.000 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[55]/C
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[55]/Q
                         net (fo=1, routed)           1.067     1.415    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref[55]
    SLICE_X23Y42         LUT6 (Prop_lut6_I1_O)        0.242     1.657 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data[16]_i_1__2/O
                         net (fo=1, routed)           0.000     1.657    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data[16]_i_1__2_n_0
    SLICE_X23Y42         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X23Y42         FDRE (Setup_fdre_C_D)        0.032     6.032    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[16]
  -------------------------------------------------------------------
                         required time                          6.032    
                         arrival time                          -1.657    
  -------------------------------------------------------------------
                         slack                                  4.375    

Slack (MET) :             4.380ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.650ns  (logic 0.590ns (35.760%)  route 1.060ns (64.240%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46                                      0.000     0.000 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=17, routed)          1.060     1.408    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X25Y44         LUT6 (Prop_lut6_I4_O)        0.242     1.650 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data[11]_i_1__2/O
                         net (fo=1, routed)           0.000     1.650    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data[11]_i_1__2_n_0
    SLICE_X25Y44         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X25Y44         FDRE (Setup_fdre_C_D)        0.030     6.030    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[11]
  -------------------------------------------------------------------
                         required time                          6.030    
                         arrival time                          -1.650    
  -------------------------------------------------------------------
                         slack                                  4.380    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.644ns  (logic 0.590ns (35.893%)  route 1.054ns (64.107%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46                                      0.000     0.000 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=17, routed)          1.054     1.402    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X23Y40         LUT6 (Prop_lut6_I4_O)        0.242     1.644 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data[14]_i_1__2/O
                         net (fo=1, routed)           0.000     1.644    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data[14]_i_1__2_n_0
    SLICE_X23Y40         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X23Y40         FDRE (Setup_fdre_C_D)        0.030     6.030    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[14]
  -------------------------------------------------------------------
                         required time                          6.030    
                         arrival time                          -1.644    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.426ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.607ns  (logic 0.587ns (36.525%)  route 1.020ns (63.475%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43                                      0.000     0.000 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[44]/C
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[44]/Q
                         net (fo=2, routed)           1.020     1.368    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref[44]
    SLICE_X25Y44         LUT6 (Prop_lut6_I1_O)        0.239     1.607 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data[5]_i_1__2/O
                         net (fo=1, routed)           0.000     1.607    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data[5]_i_1__2_n_0
    SLICE_X25Y44         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X25Y44         FDRE (Setup_fdre_C_D)        0.033     6.033    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[5]
  -------------------------------------------------------------------
                         required time                          6.033    
                         arrival time                          -1.607    
  -------------------------------------------------------------------
                         slack                                  4.426    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.580ns  (logic 0.590ns (37.349%)  route 0.990ns (62.651%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46                                      0.000     0.000 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=17, routed)          0.990     1.338    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X23Y42         LUT6 (Prop_lut6_I4_O)        0.242     1.580 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data[9]_i_1__1/O
                         net (fo=1, routed)           0.000     1.580    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data[9]_i_1__1_n_0
    SLICE_X23Y42         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X23Y42         FDRE (Setup_fdre_C_D)        0.033     6.033    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[9]
  -------------------------------------------------------------------
                         required time                          6.033    
                         arrival time                          -1.580    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.547ns  (logic 0.590ns (38.128%)  route 0.957ns (61.872%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46                                      0.000     0.000 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=17, routed)          0.957     1.305    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X21Y41         LUT6 (Prop_lut6_I4_O)        0.242     1.547 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data[7]_i_1__2/O
                         net (fo=1, routed)           0.000     1.547    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data[7]_i_1__2_n_0
    SLICE_X21Y41         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X21Y41         FDRE (Setup_fdre_C_D)        0.032     6.032    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[7]
  -------------------------------------------------------------------
                         required time                          6.032    
                         arrival time                          -1.547    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.516ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.516ns  (logic 0.588ns (38.796%)  route 0.928ns (61.204%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42                                      0.000     0.000 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[42]/C
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[42]/Q
                         net (fo=2, routed)           0.928     1.276    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref[42]
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.240     1.516 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data[3]_i_1__2/O
                         net (fo=1, routed)           0.000     1.516    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data[3]_i_1__2_n_0
    SLICE_X23Y44         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X23Y44         FDRE (Setup_fdre_C_D)        0.032     6.032    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[3]
  -------------------------------------------------------------------
                         required time                          6.032    
                         arrival time                          -1.516    
  -------------------------------------------------------------------
                         slack                                  4.516    

Slack (MET) :             4.571ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.461ns  (logic 0.484ns (33.136%)  route 0.977ns (66.864%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43                                      0.000     0.000 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[19]/C
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref_reg[19]/Q
                         net (fo=1, routed)           0.977     1.356    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/rd_data_ref[19]
    SLICE_X25Y44         LUT6 (Prop_lut6_I5_O)        0.105     1.461 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data[12]_i_1__1/O
                         net (fo=1, routed)           0.000     1.461    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data[12]_i_1__1_n_0
    SLICE_X25Y44         FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X25Y44         FDRE (Setup_fdre_C_D)        0.032     6.032    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/stats_block.statistics_counters/ip2bus_data_reg[12]
  -------------------------------------------------------------------
                         required time                          6.032    
                         arrival time                          -1.461    
  -------------------------------------------------------------------
                         slack                                  4.571    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RGMII_RXC
  To Clock:  RGMII_RXC

Setup :            0  Failing Endpoints,  Worst Slack        6.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.578ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.379ns (37.585%)  route 0.629ns (62.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.165ns = ( 10.165 - 8.000 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.449     1.252    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.384     1.636 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.669     2.305    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X4Y55          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.379     2.684 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.629     3.314    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X3Y57          FDCE                                         f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.767     8.767 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.415     9.182    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.362     9.543 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.622    10.165    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X3Y57          FDCE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.093    10.258    
                         clock uncertainty           -0.035    10.223    
    SLICE_X3Y57          FDCE (Recov_fdce_C_CLR)     -0.331     9.892    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                          9.892    
                         arrival time                          -3.314    
  -------------------------------------------------------------------
                         slack                                  6.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.801%)  route 0.302ns (68.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.542    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.634 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.263     0.897    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X4Y55          FDRE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.038 f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.302     1.341    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X3Y57          FDCE                                         f  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.678    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     0.932 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=601, routed)         0.298     1.230    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X3Y57          FDCE                                         r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.298     0.932    
    SLICE_X3Y57          FDCE (Remov_fdce_C_CLR)     -0.092     0.840    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_1_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.500    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
  To Clock:  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       38.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.439ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.141ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.484ns (33.038%)  route 0.981ns (66.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 43.139 - 40.000 ) 
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.710     3.338    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gtrxreset_o_reg
    SLICE_X47Y45         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.379     3.717 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=1, routed)           0.453     4.169    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_resetdone_out
    SLICE_X47Y44         LUT1 (Prop_lut1_I0_O)        0.105     4.274 f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.528     4.803    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/rxfsm_rxresetdone_r3_reg
    SLICE_X47Y44         FDCE                                         f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.586    43.139    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/gtrxreset_o_reg
    SLICE_X47Y44         FDCE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/gt_rxresetdone_r2_reg/C
                         clock pessimism              0.171    43.310    
                         clock uncertainty           -0.035    43.275    
    SLICE_X47Y44         FDCE (Recov_fdce_C_CLR)     -0.331    42.944    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/gt_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         42.944    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                 38.141    

Slack (MET) :             38.141ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.484ns (33.038%)  route 0.981ns (66.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 43.139 - 40.000 ) 
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.710     3.338    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gtrxreset_o_reg
    SLICE_X47Y45         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.379     3.717 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=1, routed)           0.453     4.169    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_resetdone_out
    SLICE_X47Y44         LUT1 (Prop_lut1_I0_O)        0.105     4.274 f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.528     4.803    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/rxfsm_rxresetdone_r3_reg
    SLICE_X47Y44         FDCE                                         f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.586    43.139    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/gtrxreset_o_reg
    SLICE_X47Y44         FDCE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/gt_rxresetdone_r_reg/C
                         clock pessimism              0.171    43.310    
                         clock uncertainty           -0.035    43.275    
    SLICE_X47Y44         FDCE (Recov_fdce_C_CLR)     -0.331    42.944    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/gt_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         42.944    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                 38.141    

Slack (MET) :             38.474ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aurora_8b10b_rx_0/inst/support_reset_logic_i/reset_debounce_r_reg[0]/PRE
                            (recovery check against rising-edge clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.398ns (38.241%)  route 0.643ns (61.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.992ns = ( 42.992 - 40.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.556     3.184    aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/gtrxreset_o_reg
    SLICE_X46Y53         FDRE                                         r  aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.398     3.582 f  aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.643     4.224    aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_sync
    SLICE_X46Y52         FDPE                                         f  aurora_8b10b_rx_0/inst/support_reset_logic_i/reset_debounce_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.439    42.992    aurora_8b10b_rx_0/inst/support_reset_logic_i/gtrxreset_o_reg
    SLICE_X46Y52         FDPE                                         r  aurora_8b10b_rx_0/inst/support_reset_logic_i/reset_debounce_r_reg[0]/C
                         clock pessimism              0.164    43.156    
                         clock uncertainty           -0.035    43.120    
    SLICE_X46Y52         FDPE (Recov_fdpe_C_PRE)     -0.422    42.698    aurora_8b10b_rx_0/inst/support_reset_logic_i/reset_debounce_r_reg[0]
  -------------------------------------------------------------------
                         required time                         42.698    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                 38.474    

Slack (MET) :             38.474ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aurora_8b10b_rx_0/inst/support_reset_logic_i/reset_debounce_r_reg[1]/PRE
                            (recovery check against rising-edge clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.398ns (38.241%)  route 0.643ns (61.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.992ns = ( 42.992 - 40.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.556     3.184    aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/gtrxreset_o_reg
    SLICE_X46Y53         FDRE                                         r  aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.398     3.582 f  aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.643     4.224    aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_sync
    SLICE_X46Y52         FDPE                                         f  aurora_8b10b_rx_0/inst/support_reset_logic_i/reset_debounce_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.439    42.992    aurora_8b10b_rx_0/inst/support_reset_logic_i/gtrxreset_o_reg
    SLICE_X46Y52         FDPE                                         r  aurora_8b10b_rx_0/inst/support_reset_logic_i/reset_debounce_r_reg[1]/C
                         clock pessimism              0.164    43.156    
                         clock uncertainty           -0.035    43.120    
    SLICE_X46Y52         FDPE (Recov_fdpe_C_PRE)     -0.422    42.698    aurora_8b10b_rx_0/inst/support_reset_logic_i/reset_debounce_r_reg[1]
  -------------------------------------------------------------------
                         required time                         42.698    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                 38.474    

Slack (MET) :             38.474ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aurora_8b10b_rx_0/inst/support_reset_logic_i/reset_debounce_r_reg[2]/PRE
                            (recovery check against rising-edge clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.398ns (38.241%)  route 0.643ns (61.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.992ns = ( 42.992 - 40.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.556     3.184    aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/gtrxreset_o_reg
    SLICE_X46Y53         FDRE                                         r  aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.398     3.582 f  aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.643     4.224    aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_sync
    SLICE_X46Y52         FDPE                                         f  aurora_8b10b_rx_0/inst/support_reset_logic_i/reset_debounce_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.439    42.992    aurora_8b10b_rx_0/inst/support_reset_logic_i/gtrxreset_o_reg
    SLICE_X46Y52         FDPE                                         r  aurora_8b10b_rx_0/inst/support_reset_logic_i/reset_debounce_r_reg[2]/C
                         clock pessimism              0.164    43.156    
                         clock uncertainty           -0.035    43.120    
    SLICE_X46Y52         FDPE (Recov_fdpe_C_PRE)     -0.422    42.698    aurora_8b10b_rx_0/inst/support_reset_logic_i/reset_debounce_r_reg[2]
  -------------------------------------------------------------------
                         required time                         42.698    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                 38.474    

Slack (MET) :             38.474ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aurora_8b10b_rx_0/inst/support_reset_logic_i/reset_debounce_r_reg[3]/PRE
                            (recovery check against rising-edge clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.398ns (38.241%)  route 0.643ns (61.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.992ns = ( 42.992 - 40.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.556     3.184    aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/gtrxreset_o_reg
    SLICE_X46Y53         FDRE                                         r  aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.398     3.582 f  aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.643     4.224    aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_sync
    SLICE_X46Y52         FDPE                                         f  aurora_8b10b_rx_0/inst/support_reset_logic_i/reset_debounce_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.439    42.992    aurora_8b10b_rx_0/inst/support_reset_logic_i/gtrxreset_o_reg
    SLICE_X46Y52         FDPE                                         r  aurora_8b10b_rx_0/inst/support_reset_logic_i/reset_debounce_r_reg[3]/C
                         clock pessimism              0.164    43.156    
                         clock uncertainty           -0.035    43.120    
    SLICE_X46Y52         FDPE (Recov_fdpe_C_PRE)     -0.422    42.698    aurora_8b10b_rx_0/inst/support_reset_logic_i/reset_debounce_r_reg[3]
  -------------------------------------------------------------------
                         required time                         42.698    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                 38.474    

Slack (MET) :             38.691ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.398ns (50.442%)  route 0.391ns (49.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.986ns = ( 42.986 - 40.000 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.550     3.178    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X60Y62         FDPE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDPE (Prop_fdpe_C_Q)         0.398     3.576 f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.391     3.967    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X59Y62         FDCE                                         f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.433    42.986    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X59Y62         FDCE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.165    43.151    
                         clock uncertainty           -0.035    43.115    
    SLICE_X59Y62         FDCE (Recov_fdce_C_CLR)     -0.458    42.657    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         42.657    
                         arrival time                          -3.967    
  -------------------------------------------------------------------
                         slack                                 38.691    

Slack (MET) :             38.691ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.398ns (50.442%)  route 0.391ns (49.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.986ns = ( 42.986 - 40.000 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.550     3.178    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X60Y62         FDPE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDPE (Prop_fdpe_C_Q)         0.398     3.576 f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.391     3.967    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X59Y62         FDCE                                         f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.433    42.986    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X59Y62         FDCE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.165    43.151    
                         clock uncertainty           -0.035    43.115    
    SLICE_X59Y62         FDCE (Recov_fdce_C_CLR)     -0.458    42.657    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         42.657    
                         arrival time                          -3.967    
  -------------------------------------------------------------------
                         slack                                 38.691    

Slack (MET) :             38.730ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (recovery check against rising-edge clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.398ns (50.442%)  route 0.391ns (49.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.986ns = ( 42.986 - 40.000 ) 
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.550     3.178    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X60Y62         FDPE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDPE (Prop_fdpe_C_Q)         0.398     3.576 f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.391     3.967    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X59Y62         FDPE                                         f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.433    42.986    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X59Y62         FDPE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.165    43.151    
                         clock uncertainty           -0.035    43.115    
    SLICE_X59Y62         FDPE (Recov_fdpe_C_PRE)     -0.419    42.696    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         42.696    
                         arrival time                          -3.967    
  -------------------------------------------------------------------
                         slack                                 38.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.891%)  route 0.161ns (52.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.646     1.303    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X60Y62         FDPE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDPE (Prop_fdpe_C_Q)         0.148     1.451 f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.161     1.612    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X59Y62         FDCE                                         f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.920     1.623    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X59Y62         FDCE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.305     1.318    
    SLICE_X59Y62         FDCE (Remov_fdce_C_CLR)     -0.145     1.173    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.891%)  route 0.161ns (52.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.646     1.303    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X60Y62         FDPE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDPE (Prop_fdpe_C_Q)         0.148     1.451 f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.161     1.612    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X59Y62         FDCE                                         f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.920     1.623    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X59Y62         FDCE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.305     1.318    
    SLICE_X59Y62         FDCE (Remov_fdce_C_CLR)     -0.145     1.173    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.891%)  route 0.161ns (52.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.646     1.303    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X60Y62         FDPE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDPE (Prop_fdpe_C_Q)         0.148     1.451 f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.161     1.612    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X59Y62         FDPE                                         f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.920     1.623    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X59Y62         FDPE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.305     1.318    
    SLICE_X59Y62         FDPE (Remov_fdpe_C_PRE)     -0.148     1.170    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aurora_8b10b_rx_0/inst/support_reset_logic_i/reset_debounce_r_reg[0]/PRE
                            (removal check against rising-edge clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.148ns (32.760%)  route 0.304ns (67.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.630ns
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.652     1.309    aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/gtrxreset_o_reg
    SLICE_X46Y53         FDRE                                         r  aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.148     1.457 f  aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.304     1.761    aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_sync
    SLICE_X46Y52         FDPE                                         f  aurora_8b10b_rx_0/inst/support_reset_logic_i/reset_debounce_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.927     1.630    aurora_8b10b_rx_0/inst/support_reset_logic_i/gtrxreset_o_reg
    SLICE_X46Y52         FDPE                                         r  aurora_8b10b_rx_0/inst/support_reset_logic_i/reset_debounce_r_reg[0]/C
                         clock pessimism             -0.304     1.326    
    SLICE_X46Y52         FDPE (Remov_fdpe_C_PRE)     -0.125     1.201    aurora_8b10b_rx_0/inst/support_reset_logic_i/reset_debounce_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aurora_8b10b_rx_0/inst/support_reset_logic_i/reset_debounce_r_reg[1]/PRE
                            (removal check against rising-edge clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.148ns (32.760%)  route 0.304ns (67.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.630ns
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.652     1.309    aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/gtrxreset_o_reg
    SLICE_X46Y53         FDRE                                         r  aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.148     1.457 f  aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.304     1.761    aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_sync
    SLICE_X46Y52         FDPE                                         f  aurora_8b10b_rx_0/inst/support_reset_logic_i/reset_debounce_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.927     1.630    aurora_8b10b_rx_0/inst/support_reset_logic_i/gtrxreset_o_reg
    SLICE_X46Y52         FDPE                                         r  aurora_8b10b_rx_0/inst/support_reset_logic_i/reset_debounce_r_reg[1]/C
                         clock pessimism             -0.304     1.326    
    SLICE_X46Y52         FDPE (Remov_fdpe_C_PRE)     -0.125     1.201    aurora_8b10b_rx_0/inst/support_reset_logic_i/reset_debounce_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aurora_8b10b_rx_0/inst/support_reset_logic_i/reset_debounce_r_reg[2]/PRE
                            (removal check against rising-edge clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.148ns (32.760%)  route 0.304ns (67.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.630ns
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.652     1.309    aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/gtrxreset_o_reg
    SLICE_X46Y53         FDRE                                         r  aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.148     1.457 f  aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.304     1.761    aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_sync
    SLICE_X46Y52         FDPE                                         f  aurora_8b10b_rx_0/inst/support_reset_logic_i/reset_debounce_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.927     1.630    aurora_8b10b_rx_0/inst/support_reset_logic_i/gtrxreset_o_reg
    SLICE_X46Y52         FDPE                                         r  aurora_8b10b_rx_0/inst/support_reset_logic_i/reset_debounce_r_reg[2]/C
                         clock pessimism             -0.304     1.326    
    SLICE_X46Y52         FDPE (Remov_fdpe_C_PRE)     -0.125     1.201    aurora_8b10b_rx_0/inst/support_reset_logic_i/reset_debounce_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aurora_8b10b_rx_0/inst/support_reset_logic_i/reset_debounce_r_reg[3]/PRE
                            (removal check against rising-edge clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.148ns (32.760%)  route 0.304ns (67.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.630ns
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.652     1.309    aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/gtrxreset_o_reg
    SLICE_X46Y53         FDRE                                         r  aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.148     1.457 f  aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.304     1.761    aurora_8b10b_rx_0/inst/support_reset_logic_i/gt_rst_sync
    SLICE_X46Y52         FDPE                                         f  aurora_8b10b_rx_0/inst/support_reset_logic_i/reset_debounce_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.927     1.630    aurora_8b10b_rx_0/inst/support_reset_logic_i/gtrxreset_o_reg
    SLICE_X46Y52         FDPE                                         r  aurora_8b10b_rx_0/inst/support_reset_logic_i/reset_debounce_r_reg[3]/C
                         clock pessimism             -0.304     1.326    
    SLICE_X46Y52         FDPE (Remov_fdpe_C_PRE)     -0.125     1.201    aurora_8b10b_rx_0/inst/support_reset_logic_i/reset_debounce_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
                            (removal check against rising-edge clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.195%)  route 0.430ns (69.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.308ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.724     1.381    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gtrxreset_o_reg
    SLICE_X47Y45         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.141     1.522 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=1, routed)           0.188     1.709    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_resetdone_out
    SLICE_X47Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.754 f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.242     1.996    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/rxfsm_rxresetdone_r3_reg
    SLICE_X47Y44         FDCE                                         f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.002     1.705    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/gtrxreset_o_reg
    SLICE_X47Y44         FDCE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/gt_rxresetdone_r2_reg/C
                         clock pessimism             -0.308     1.397    
    SLICE_X47Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.305    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/gt_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
                            (removal check against rising-edge clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.195%)  route 0.430ns (69.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.308ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         0.724     1.381    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gtrxreset_o_reg
    SLICE_X47Y45         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.141     1.522 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=1, routed)           0.188     1.709    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rx_resetdone_out
    SLICE_X47Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.754 f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.242     1.996    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/rxfsm_rxresetdone_r3_reg
    SLICE_X47Y44         FDCE                                         f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_rx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_rx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=596, routed)         1.002     1.705    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/gtrxreset_o_reg
    SLICE_X47Y44         FDCE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/gt_rxresetdone_r_reg/C
                         clock pessimism             -0.308     1.397    
    SLICE_X47Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.305    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/core_reset_logic_i/gt_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.692    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_global_clock_generation
  To Clock:  clk_out2_global_clock_generation

Setup :            0  Failing Endpoints,  Worst Slack        7.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.425ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 0.630ns (29.007%)  route 1.542ns (70.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 11.428 - 10.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.546     1.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X42Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.398     1.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691     2.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X42Y67         LUT2 (Prop_lut2_I1_O)        0.232     2.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.851     3.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X44Y72         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.428    11.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y72         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.073    11.501    
                         clock uncertainty           -0.066    11.435    
    SLICE_X44Y72         FDPE (Recov_fdpe_C_PRE)     -0.292    11.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                          -3.718    
  -------------------------------------------------------------------
                         slack                                  7.425    

Slack (MET) :             7.425ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 0.630ns (29.007%)  route 1.542ns (70.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 11.428 - 10.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.546     1.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X42Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.398     1.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691     2.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X42Y67         LUT2 (Prop_lut2_I1_O)        0.232     2.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.851     3.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X44Y72         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.428    11.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y72         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.073    11.501    
                         clock uncertainty           -0.066    11.435    
    SLICE_X44Y72         FDPE (Recov_fdpe_C_PRE)     -0.292    11.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                          -3.718    
  -------------------------------------------------------------------
                         slack                                  7.425    

Slack (MET) :             7.693ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.630ns (32.798%)  route 1.291ns (67.202%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 11.429 - 10.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.546     1.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X42Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.398     1.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691     2.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X42Y67         LUT2 (Prop_lut2_I1_O)        0.232     2.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.600     3.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X42Y70         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.429    11.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.089    11.518    
                         clock uncertainty           -0.066    11.452    
    SLICE_X42Y70         FDPE (Recov_fdpe_C_PRE)     -0.292    11.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.160    
                         arrival time                          -3.467    
  -------------------------------------------------------------------
                         slack                                  7.693    

Slack (MET) :             7.893ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.538ns (31.474%)  route 1.171ns (68.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 11.425 - 10.000 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.537     1.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X52Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75         FDPE (Prop_fdpe_C_Q)         0.433     1.970 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.466     2.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X51Y75         LUT2 (Prop_lut2_I0_O)        0.105     2.541 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.705     3.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X48Y76         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.425    11.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y76         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.073    11.498    
                         clock uncertainty           -0.066    11.432    
    SLICE_X48Y76         FDPE (Recov_fdpe_C_PRE)     -0.292    11.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.140    
                         arrival time                          -3.246    
  -------------------------------------------------------------------
                         slack                                  7.893    

Slack (MET) :             7.962ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.433ns (25.814%)  route 1.244ns (74.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 11.501 - 10.000 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.537     1.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDPE (Prop_fdpe_C_Q)         0.433     1.970 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          1.244     3.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X37Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.501    11.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X37Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism              0.073    11.574    
                         clock uncertainty           -0.066    11.508    
    SLICE_X37Y73         FDCE (Recov_fdce_C_CLR)     -0.331    11.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         11.177    
                         arrival time                          -3.214    
  -------------------------------------------------------------------
                         slack                                  7.962    

Slack (MET) :             7.962ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.433ns (25.814%)  route 1.244ns (74.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 11.501 - 10.000 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.537     1.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDPE (Prop_fdpe_C_Q)         0.433     1.970 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          1.244     3.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X37Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.501    11.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X37Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism              0.073    11.574    
                         clock uncertainty           -0.066    11.508    
    SLICE_X37Y73         FDCE (Recov_fdce_C_CLR)     -0.331    11.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         11.177    
                         arrival time                          -3.214    
  -------------------------------------------------------------------
                         slack                                  7.962    

Slack (MET) :             7.962ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.433ns (25.814%)  route 1.244ns (74.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 11.501 - 10.000 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.537     1.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDPE (Prop_fdpe_C_Q)         0.433     1.970 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          1.244     3.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X37Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.501    11.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X37Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism              0.073    11.574    
                         clock uncertainty           -0.066    11.508    
    SLICE_X37Y73         FDCE (Recov_fdce_C_CLR)     -0.331    11.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         11.177    
                         arrival time                          -3.214    
  -------------------------------------------------------------------
                         slack                                  7.962    

Slack (MET) :             7.962ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.433ns (25.814%)  route 1.244ns (74.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 11.501 - 10.000 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.537     1.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDPE (Prop_fdpe_C_Q)         0.433     1.970 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          1.244     3.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X37Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.501    11.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X37Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism              0.073    11.574    
                         clock uncertainty           -0.066    11.508    
    SLICE_X37Y73         FDCE (Recov_fdce_C_CLR)     -0.331    11.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         11.177    
                         arrival time                          -3.214    
  -------------------------------------------------------------------
                         slack                                  7.962    

Slack (MET) :             7.988ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.379ns (24.175%)  route 1.189ns (75.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 11.506 - 10.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.626     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X27Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_fdre_C_Q)         0.379     2.005 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.189     3.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y78         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.506    11.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.073    11.579    
                         clock uncertainty           -0.066    11.513    
    SLICE_X32Y78         FDCE (Recov_fdce_C_CLR)     -0.331    11.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.182    
                         arrival time                          -3.194    
  -------------------------------------------------------------------
                         slack                                  7.988    

Slack (MET) :             7.998ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.379ns (24.298%)  route 1.181ns (75.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 11.508 - 10.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.626     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X27Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_fdre_C_Q)         0.379     2.005 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.181     3.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X30Y78         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        1.508    11.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X30Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.073    11.581    
                         clock uncertainty           -0.066    11.515    
    SLICE_X30Y78         FDCE (Recov_fdce_C_CLR)     -0.331    11.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                          -3.186    
  -------------------------------------------------------------------
                         slack                                  7.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.422%)  route 0.127ns (43.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.643     0.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDPE (Prop_fdpe_C_Q)         0.164     0.807 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.127     0.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X42Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.917     0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X42Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.258     0.658    
    SLICE_X42Y69         FDCE (Remov_fdce_C_CLR)     -0.067     0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.591    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.422%)  route 0.127ns (43.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.643     0.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDPE (Prop_fdpe_C_Q)         0.164     0.807 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.127     0.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X42Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.917     0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X42Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.258     0.658    
    SLICE_X42Y69         FDCE (Remov_fdce_C_CLR)     -0.067     0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.591    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.422%)  route 0.127ns (43.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.643     0.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDPE (Prop_fdpe_C_Q)         0.164     0.807 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.127     0.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X42Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.917     0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X42Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.258     0.658    
    SLICE_X42Y69         FDCE (Remov_fdce_C_CLR)     -0.067     0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.591    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.422%)  route 0.127ns (43.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.643     0.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X42Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDPE (Prop_fdpe_C_Q)         0.164     0.807 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.127     0.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X42Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.917     0.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X42Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.258     0.658    
    SLICE_X42Y69         FDCE (Remov_fdce_C_CLR)     -0.067     0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.591    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.360%)  route 0.182ns (52.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.642     0.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y72         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDPE (Prop_fdpe_C_Q)         0.164     0.806 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182     0.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X42Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.914     0.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X42Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.237     0.676    
    SLICE_X42Y72         FDCE (Remov_fdce_C_CLR)     -0.067     0.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.609    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.360%)  route 0.182ns (52.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.642     0.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y72         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDPE (Prop_fdpe_C_Q)         0.164     0.806 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182     0.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X42Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.914     0.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X42Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.237     0.676    
    SLICE_X42Y72         FDCE (Remov_fdce_C_CLR)     -0.067     0.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.609    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.360%)  route 0.182ns (52.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.642     0.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y72         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDPE (Prop_fdpe_C_Q)         0.164     0.806 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182     0.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X42Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.914     0.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X42Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.237     0.676    
    SLICE_X42Y72         FDCE (Remov_fdce_C_CLR)     -0.067     0.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.609    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.360%)  route 0.182ns (52.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.642     0.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y72         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDPE (Prop_fdpe_C_Q)         0.164     0.806 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182     0.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X42Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.914     0.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X42Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.237     0.676    
    SLICE_X42Y72         FDCE (Remov_fdce_C_CLR)     -0.067     0.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.609    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.937%)  route 0.173ns (55.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.677ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.677     0.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDCE (Prop_fdce_C_Q)         0.141     0.818 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.173     0.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X35Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.951     0.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X35Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.259     0.691    
    SLICE_X35Y80         FDCE (Remov_fdce_C_CLR)     -0.092     0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.599    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.360%)  route 0.182ns (52.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.642     0.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y72         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDPE (Prop_fdpe_C_Q)         0.164     0.806 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.182     0.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X43Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=2131, routed)        0.914     0.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X43Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.237     0.676    
    SLICE_X43Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.584    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.404    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out4_global_clock_generation
  To Clock:  clk_out4_global_clock_generation

Setup :            0  Failing Endpoints,  Worst Slack       17.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.823ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.774ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.433ns (23.853%)  route 1.382ns (76.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 21.438 - 20.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.556     1.556    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/init_clk_in
    SLICE_X46Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.433     1.989 f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          1.382     3.371    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X52Y59         FDCE                                         f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.438    21.438    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X52Y59         FDCE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.073    21.511    
                         clock uncertainty           -0.074    21.437    
    SLICE_X52Y59         FDCE (Recov_fdce_C_CLR)     -0.292    21.145    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         21.145    
                         arrival time                          -3.371    
  -------------------------------------------------------------------
                         slack                                 17.774    

Slack (MET) :             17.808ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.433ns (23.853%)  route 1.382ns (76.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 21.438 - 20.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.556     1.556    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/init_clk_in
    SLICE_X46Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.433     1.989 f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          1.382     3.371    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X52Y59         FDCE                                         f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.438    21.438    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X52Y59         FDCE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.073    21.511    
                         clock uncertainty           -0.074    21.437    
    SLICE_X52Y59         FDCE (Recov_fdce_C_CLR)     -0.258    21.179    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         21.179    
                         arrival time                          -3.371    
  -------------------------------------------------------------------
                         slack                                 17.808    

Slack (MET) :             17.808ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.433ns (23.853%)  route 1.382ns (76.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 21.438 - 20.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.556     1.556    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/init_clk_in
    SLICE_X46Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.433     1.989 f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          1.382     3.371    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X52Y59         FDCE                                         f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.438    21.438    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X52Y59         FDCE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.073    21.511    
                         clock uncertainty           -0.074    21.437    
    SLICE_X52Y59         FDCE (Recov_fdce_C_CLR)     -0.258    21.179    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         21.179    
                         arrival time                          -3.371    
  -------------------------------------------------------------------
                         slack                                 17.808    

Slack (MET) :             17.808ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.433ns (23.853%)  route 1.382ns (76.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 21.438 - 20.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.556     1.556    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/init_clk_in
    SLICE_X46Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.433     1.989 f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          1.382     3.371    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X52Y59         FDCE                                         f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.438    21.438    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X52Y59         FDCE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.073    21.511    
                         clock uncertainty           -0.074    21.437    
    SLICE_X52Y59         FDCE (Recov_fdce_C_CLR)     -0.258    21.179    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         21.179    
                         arrival time                          -3.371    
  -------------------------------------------------------------------
                         slack                                 17.808    

Slack (MET) :             17.840ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.433ns (25.313%)  route 1.278ns (74.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 21.438 - 20.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.556     1.556    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/init_clk_in
    SLICE_X46Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.433     1.989 f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          1.278     3.267    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X53Y58         FDCE                                         f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.438    21.438    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X53Y58         FDCE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.073    21.511    
                         clock uncertainty           -0.074    21.437    
    SLICE_X53Y58         FDCE (Recov_fdce_C_CLR)     -0.331    21.106    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         21.106    
                         arrival time                          -3.267    
  -------------------------------------------------------------------
                         slack                                 17.840    

Slack (MET) :             17.879ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.433ns (25.313%)  route 1.278ns (74.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 21.438 - 20.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.556     1.556    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/init_clk_in
    SLICE_X46Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.433     1.989 f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          1.278     3.267    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X52Y58         FDCE                                         f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.438    21.438    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X52Y58         FDCE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.073    21.511    
                         clock uncertainty           -0.074    21.437    
    SLICE_X52Y58         FDCE (Recov_fdce_C_CLR)     -0.292    21.145    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         21.145    
                         arrival time                          -3.267    
  -------------------------------------------------------------------
                         slack                                 17.879    

Slack (MET) :             17.913ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.433ns (25.313%)  route 1.278ns (74.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 21.438 - 20.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.556     1.556    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/init_clk_in
    SLICE_X46Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.433     1.989 f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          1.278     3.267    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X52Y58         FDCE                                         f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.438    21.438    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X52Y58         FDCE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.073    21.511    
                         clock uncertainty           -0.074    21.437    
    SLICE_X52Y58         FDCE (Recov_fdce_C_CLR)     -0.258    21.179    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         21.179    
                         arrival time                          -3.267    
  -------------------------------------------------------------------
                         slack                                 17.913    

Slack (MET) :             17.913ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.433ns (25.313%)  route 1.278ns (74.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 21.438 - 20.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.556     1.556    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/init_clk_in
    SLICE_X46Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.433     1.989 f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          1.278     3.267    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X52Y58         FDCE                                         f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.438    21.438    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X52Y58         FDCE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.073    21.511    
                         clock uncertainty           -0.074    21.437    
    SLICE_X52Y58         FDCE (Recov_fdce_C_CLR)     -0.258    21.179    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         21.179    
                         arrival time                          -3.267    
  -------------------------------------------------------------------
                         slack                                 17.913    

Slack (MET) :             17.913ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.433ns (25.313%)  route 1.278ns (74.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 21.438 - 20.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.556     1.556    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/init_clk_in
    SLICE_X46Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.433     1.989 f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          1.278     3.267    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X52Y58         FDCE                                         f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         1.438    21.438    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X52Y58         FDCE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.073    21.511    
                         clock uncertainty           -0.074    21.437    
    SLICE_X52Y58         FDCE (Recov_fdce_C_CLR)     -0.258    21.179    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         21.179    
                         arrival time                          -3.267    
  -------------------------------------------------------------------
                         slack                                 17.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.164ns (20.744%)  route 0.627ns (79.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.652     0.652    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/init_clk_in
    SLICE_X46Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.164     0.816 f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          0.627     1.443    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X52Y58         FDCE                                         f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.925     0.925    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X52Y58         FDCE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.237     0.687    
    SLICE_X52Y58         FDCE (Remov_fdce_C_CLR)     -0.067     0.620    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.620    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.164ns (20.744%)  route 0.627ns (79.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.652     0.652    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/init_clk_in
    SLICE_X46Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.164     0.816 f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          0.627     1.443    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X52Y58         FDCE                                         f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.925     0.925    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X52Y58         FDCE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.237     0.687    
    SLICE_X52Y58         FDCE (Remov_fdce_C_CLR)     -0.067     0.620    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.620    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.164ns (20.744%)  route 0.627ns (79.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.652     0.652    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/init_clk_in
    SLICE_X46Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.164     0.816 f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          0.627     1.443    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X52Y58         FDCE                                         f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.925     0.925    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X52Y58         FDCE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.237     0.687    
    SLICE_X52Y58         FDCE (Remov_fdce_C_CLR)     -0.067     0.620    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.620    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.164ns (20.744%)  route 0.627ns (79.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.652     0.652    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/init_clk_in
    SLICE_X46Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.164     0.816 f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          0.627     1.443    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X52Y58         FDCE                                         f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.925     0.925    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X52Y58         FDCE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism             -0.237     0.687    
    SLICE_X52Y58         FDCE (Remov_fdce_C_CLR)     -0.067     0.620    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.620    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.164ns (20.744%)  route 0.627ns (79.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.652     0.652    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/init_clk_in
    SLICE_X46Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.164     0.816 f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          0.627     1.443    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X53Y58         FDCE                                         f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.925     0.925    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X53Y58         FDCE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.237     0.687    
    SLICE_X53Y58         FDCE (Remov_fdce_C_CLR)     -0.092     0.595    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -0.595    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.164ns (19.564%)  route 0.674ns (80.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.652     0.652    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/init_clk_in
    SLICE_X46Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.164     0.816 f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          0.674     1.490    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X52Y59         FDCE                                         f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.925     0.925    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X52Y59         FDCE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.237     0.687    
    SLICE_X52Y59         FDCE (Remov_fdce_C_CLR)     -0.067     0.620    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.620    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.164ns (19.564%)  route 0.674ns (80.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.652     0.652    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/init_clk_in
    SLICE_X46Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.164     0.816 f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          0.674     1.490    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X52Y59         FDCE                                         f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.925     0.925    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X52Y59         FDCE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.237     0.687    
    SLICE_X52Y59         FDCE (Remov_fdce_C_CLR)     -0.067     0.620    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.620    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.164ns (19.564%)  route 0.674ns (80.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.652     0.652    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/init_clk_in
    SLICE_X46Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.164     0.816 f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          0.674     1.490    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X52Y59         FDCE                                         f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.925     0.925    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X52Y59         FDCE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.237     0.687    
    SLICE_X52Y59         FDCE (Remov_fdce_C_CLR)     -0.067     0.620    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.620    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.164ns (19.564%)  route 0.674ns (80.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.652     0.652    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/init_clk_in
    SLICE_X46Y54         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.164     0.816 f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          0.674     1.490    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X52Y59         FDCE                                         f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=173, routed)         0.925     0.925    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X52Y59         FDCE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.237     0.687    
    SLICE_X52Y59         FDCE (Remov_fdce_C_CLR)     -0.067     0.620    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.620    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.870    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out5_global_clock_generation
  To Clock:  clk_out5_global_clock_generation

Setup :            0  Failing Endpoints,  Worst Slack       18.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.549ns  (required time - arrival time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/DRP_OP_DONE_reg/CLR
                            (recovery check against rising-edge clock clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_global_clock_generation rise@20.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.348ns (36.336%)  route 0.610ns (63.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 21.429 - 20.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          1.546     1.546    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/drpclk_in
    SLICE_X67Y53         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.348     1.894 f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=2, routed)           0.610     2.504    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_f
    SLICE_X66Y50         FDCE                                         f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/DRP_OP_DONE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          1.429    21.429    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X66Y50         FDCE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/DRP_OP_DONE_reg/C
                         clock pessimism              0.089    21.518    
                         clock uncertainty           -0.074    21.444    
    SLICE_X66Y50         FDCE (Recov_fdce_C_CLR)     -0.392    21.052    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/DRP_OP_DONE_reg
  -------------------------------------------------------------------
                         required time                         21.052    
                         arrival time                          -2.504    
  -------------------------------------------------------------------
                         slack                                 18.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/DRP_OP_DONE_reg/CLR
                            (removal check against rising-edge clock clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_global_clock_generation rise@0.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.128ns (30.715%)  route 0.289ns (69.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          0.644     0.644    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/drpclk_in
    SLICE_X67Y53         FDRE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.128     0.772 f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=2, routed)           0.289     1.061    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/gtrxreset_f
    SLICE_X66Y50         FDCE                                         f  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/DRP_OP_DONE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=51, routed)          0.920     0.920    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X66Y50         FDCE                                         r  aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/DRP_OP_DONE_reg/C
                         clock pessimism             -0.258     0.661    
    SLICE_X66Y50         FDCE (Remov_fdce_C_CLR)     -0.120     0.541    aurora_8b10b_rx_0/inst/aurora_8b10b_rx_core_i/gt_wrapper_i/aurora_8b10b_rx_multi_gt_i/gt0_aurora_8b10b_rx_i/gtrxreset_seq_i/DRP_OP_DONE_reg
  -------------------------------------------------------------------
                         required time                         -0.541    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.520    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        6.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.253ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[10]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.379ns (28.885%)  route 0.933ns (71.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.116ns = ( 13.116 - 8.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     1.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.554     5.450    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X57Y61         FDPE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDPE (Prop_fdpe_C_Q)         0.379     5.829 f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.933     6.762    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X54Y64         FDCE                                         f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567     9.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.435    13.116    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/m_aclk
    SLICE_X54Y64         FDCE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[10]/C
                         clock pessimism              0.305    13.421    
                         clock uncertainty           -0.075    13.346    
    SLICE_X54Y64         FDCE (Recov_fdce_C_CLR)     -0.331    13.015    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[10]
  -------------------------------------------------------------------
                         required time                         13.015    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  6.253    

Slack (MET) :             6.253ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[11]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.379ns (28.885%)  route 0.933ns (71.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.116ns = ( 13.116 - 8.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     1.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.554     5.450    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X57Y61         FDPE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDPE (Prop_fdpe_C_Q)         0.379     5.829 f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.933     6.762    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X54Y64         FDCE                                         f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567     9.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.435    13.116    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/m_aclk
    SLICE_X54Y64         FDCE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[11]/C
                         clock pessimism              0.305    13.421    
                         clock uncertainty           -0.075    13.346    
    SLICE_X54Y64         FDCE (Recov_fdce_C_CLR)     -0.331    13.015    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[11]
  -------------------------------------------------------------------
                         required time                         13.015    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  6.253    

Slack (MET) :             6.253ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[12]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.379ns (28.885%)  route 0.933ns (71.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.116ns = ( 13.116 - 8.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     1.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.554     5.450    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X57Y61         FDPE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDPE (Prop_fdpe_C_Q)         0.379     5.829 f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.933     6.762    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X54Y64         FDCE                                         f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567     9.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.435    13.116    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/m_aclk
    SLICE_X54Y64         FDCE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[12]/C
                         clock pessimism              0.305    13.421    
                         clock uncertainty           -0.075    13.346    
    SLICE_X54Y64         FDCE (Recov_fdce_C_CLR)     -0.331    13.015    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[12]
  -------------------------------------------------------------------
                         required time                         13.015    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  6.253    

Slack (MET) :             6.253ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[9]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.379ns (28.885%)  route 0.933ns (71.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.116ns = ( 13.116 - 8.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     1.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.554     5.450    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X57Y61         FDPE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDPE (Prop_fdpe_C_Q)         0.379     5.829 f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.933     6.762    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X54Y64         FDCE                                         f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567     9.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.435    13.116    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/m_aclk
    SLICE_X54Y64         FDCE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[9]/C
                         clock pessimism              0.305    13.421    
                         clock uncertainty           -0.075    13.346    
    SLICE_X54Y64         FDCE (Recov_fdce_C_CLR)     -0.331    13.015    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[9]
  -------------------------------------------------------------------
                         required time                         13.015    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  6.253    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[17]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.379ns (28.995%)  route 0.928ns (71.005%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 13.115 - 8.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     1.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.554     5.450    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X57Y61         FDPE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDPE (Prop_fdpe_C_Q)         0.379     5.829 f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.928     6.757    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X54Y66         FDCE                                         f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567     9.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.434    13.115    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/m_aclk
    SLICE_X54Y66         FDCE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[17]/C
                         clock pessimism              0.305    13.420    
                         clock uncertainty           -0.075    13.345    
    SLICE_X54Y66         FDCE (Recov_fdce_C_CLR)     -0.331    13.014    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[17]
  -------------------------------------------------------------------
                         required time                         13.014    
                         arrival time                          -6.757    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.385ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[1]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.379ns (32.066%)  route 0.803ns (67.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.118ns = ( 13.118 - 8.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     1.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.554     5.450    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X57Y61         FDPE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDPE (Prop_fdpe_C_Q)         0.379     5.829 f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.803     6.632    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X54Y62         FDCE                                         f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567     9.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.437    13.118    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/m_aclk
    SLICE_X54Y62         FDCE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[1]/C
                         clock pessimism              0.305    13.423    
                         clock uncertainty           -0.075    13.348    
    SLICE_X54Y62         FDCE (Recov_fdce_C_CLR)     -0.331    13.017    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[1]
  -------------------------------------------------------------------
                         required time                         13.017    
                         arrival time                          -6.632    
  -------------------------------------------------------------------
                         slack                                  6.385    

Slack (MET) :             6.385ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[2]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.379ns (32.066%)  route 0.803ns (67.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.118ns = ( 13.118 - 8.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     1.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.554     5.450    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X57Y61         FDPE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDPE (Prop_fdpe_C_Q)         0.379     5.829 f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.803     6.632    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X54Y62         FDCE                                         f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567     9.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.437    13.118    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/m_aclk
    SLICE_X54Y62         FDCE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[2]/C
                         clock pessimism              0.305    13.423    
                         clock uncertainty           -0.075    13.348    
    SLICE_X54Y62         FDCE (Recov_fdce_C_CLR)     -0.331    13.017    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[2]
  -------------------------------------------------------------------
                         required time                         13.017    
                         arrival time                          -6.632    
  -------------------------------------------------------------------
                         slack                                  6.385    

Slack (MET) :             6.385ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[3]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.379ns (32.066%)  route 0.803ns (67.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.118ns = ( 13.118 - 8.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     1.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.554     5.450    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X57Y61         FDPE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDPE (Prop_fdpe_C_Q)         0.379     5.829 f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.803     6.632    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X54Y62         FDCE                                         f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567     9.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.437    13.118    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/m_aclk
    SLICE_X54Y62         FDCE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[3]/C
                         clock pessimism              0.305    13.423    
                         clock uncertainty           -0.075    13.348    
    SLICE_X54Y62         FDCE (Recov_fdce_C_CLR)     -0.331    13.017    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[3]
  -------------------------------------------------------------------
                         required time                         13.017    
                         arrival time                          -6.632    
  -------------------------------------------------------------------
                         slack                                  6.385    

Slack (MET) :             6.385ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[4]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.379ns (32.066%)  route 0.803ns (67.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.118ns = ( 13.118 - 8.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     1.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.554     5.450    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X57Y61         FDPE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDPE (Prop_fdpe_C_Q)         0.379     5.829 f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.803     6.632    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X54Y62         FDCE                                         f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567     9.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.437    13.118    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/m_aclk
    SLICE_X54Y62         FDCE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[4]/C
                         clock pessimism              0.305    13.423    
                         clock uncertainty           -0.075    13.348    
    SLICE_X54Y62         FDCE (Recov_fdce_C_CLR)     -0.331    13.017    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[4]
  -------------------------------------------------------------------
                         required time                         13.017    
                         arrival time                          -6.632    
  -------------------------------------------------------------------
                         slack                                  6.385    

Slack (MET) :             6.393ns  (required time - arrival time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[13]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.379ns (32.370%)  route 0.792ns (67.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 13.115 - 8.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.677     1.677    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.554     5.450    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X57Y61         FDPE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDPE (Prop_fdpe_C_Q)         0.379     5.829 f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.792     6.621    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X54Y65         FDCE                                         f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.567     9.567    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        1.434    13.115    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/m_aclk
    SLICE_X54Y65         FDCE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[13]/C
                         clock pessimism              0.305    13.420    
                         clock uncertainty           -0.075    13.345    
    SLICE_X54Y65         FDCE (Recov_fdce_C_CLR)     -0.331    13.014    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[13]
  -------------------------------------------------------------------
                         required time                         13.014    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                  6.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.475%)  route 0.177ns (54.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     0.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     1.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.651     2.214    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X56Y61         FDPE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDPE (Prop_fdpe_C_Q)         0.148     2.362 f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.177     2.539    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_rd_reg2
    SLICE_X57Y61         FDCE                                         f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     0.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.926     2.838    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X57Y61         FDCE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.612     2.227    
    SLICE_X57Y61         FDCE (Remov_fdce_C_CLR)     -0.145     2.082    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.475%)  route 0.177ns (54.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     0.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     1.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.651     2.214    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X56Y61         FDPE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDPE (Prop_fdpe_C_Q)         0.148     2.362 f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.177     2.539    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_rd_reg2
    SLICE_X57Y61         FDCE                                         f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     0.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.926     2.838    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X57Y61         FDCE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.612     2.227    
    SLICE_X57Y61         FDCE (Remov_fdce_C_CLR)     -0.145     2.082    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.475%)  route 0.177ns (54.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     0.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     1.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.651     2.214    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X56Y61         FDPE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDPE (Prop_fdpe_C_Q)         0.148     2.362 f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.177     2.539    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_rd_reg2
    SLICE_X57Y61         FDPE                                         f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     0.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.926     2.838    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X57Y61         FDPE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.612     2.227    
    SLICE_X57Y61         FDPE (Remov_fdpe_C_PRE)     -0.148     2.079    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[5]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.967%)  route 0.330ns (70.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     0.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     1.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.651     2.214    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X57Y61         FDPE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDPE (Prop_fdpe_C_Q)         0.141     2.355 f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.330     2.684    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X54Y63         FDCE                                         f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     0.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.923     2.835    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/m_aclk
    SLICE_X54Y63         FDCE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[5]/C
                         clock pessimism             -0.609     2.227    
    SLICE_X54Y63         FDCE (Remov_fdce_C_CLR)     -0.092     2.135    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[6]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.967%)  route 0.330ns (70.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     0.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     1.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.651     2.214    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X57Y61         FDPE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDPE (Prop_fdpe_C_Q)         0.141     2.355 f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.330     2.684    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X54Y63         FDCE                                         f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     0.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.923     2.835    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/m_aclk
    SLICE_X54Y63         FDCE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[6]/C
                         clock pessimism             -0.609     2.227    
    SLICE_X54Y63         FDCE (Remov_fdce_C_CLR)     -0.092     2.135    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[7]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.967%)  route 0.330ns (70.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     0.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     1.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.651     2.214    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X57Y61         FDPE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDPE (Prop_fdpe_C_Q)         0.141     2.355 f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.330     2.684    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X54Y63         FDCE                                         f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     0.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.923     2.835    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/m_aclk
    SLICE_X54Y63         FDCE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[7]/C
                         clock pessimism             -0.609     2.227    
    SLICE_X54Y63         FDCE (Remov_fdce_C_CLR)     -0.092     2.135    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[8]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.967%)  route 0.330ns (70.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     0.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     1.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.651     2.214    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X57Y61         FDPE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDPE (Prop_fdpe_C_Q)         0.141     2.355 f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.330     2.684    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X54Y63         FDCE                                         f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     0.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.923     2.835    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/m_aclk
    SLICE_X54Y63         FDCE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[8]/C
                         clock pessimism             -0.609     2.227    
    SLICE_X54Y63         FDCE (Remov_fdce_C_CLR)     -0.092     2.135    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[13]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.548%)  route 0.371ns (72.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.834ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     0.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     1.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.651     2.214    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X57Y61         FDPE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDPE (Prop_fdpe_C_Q)         0.141     2.355 f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.371     2.726    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X54Y65         FDCE                                         f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     0.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.922     2.834    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/m_aclk
    SLICE_X54Y65         FDCE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[13]/C
                         clock pessimism             -0.609     2.226    
    SLICE_X54Y65         FDCE (Remov_fdce_C_CLR)     -0.092     2.134    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[14]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.548%)  route 0.371ns (72.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.834ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     0.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     1.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.651     2.214    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X57Y61         FDPE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDPE (Prop_fdpe_C_Q)         0.141     2.355 f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.371     2.726    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X54Y65         FDCE                                         f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     0.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.922     2.834    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/m_aclk
    SLICE_X54Y65         FDCE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[14]/C
                         clock pessimism             -0.609     2.226    
    SLICE_X54Y65         FDCE (Remov_fdce_C_CLR)     -0.092     2.134    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[15]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.548%)  route 0.371ns (72.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.834ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.696     0.696    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     1.537    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.563 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.651     2.214    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X57Y61         FDPE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDPE (Prop_fdpe_C_Q)         0.141     2.355 f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.371     2.726    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X54Y65         FDCE                                         f  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.971     0.971    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_1_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1877, routed)        0.922     2.834    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/m_aclk
    SLICE_X54Y65         FDCE                                         r  eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[15]/C
                         clock pessimism             -0.609     2.226    
    SLICE_X54Y65         FDCE (Remov_fdce_C_CLR)     -0.092     2.134    eth_tx_gtp_rx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.592    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.338ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.648ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 0.695ns (17.580%)  route 3.258ns (82.420%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns = ( 36.937 - 33.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.635     4.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.348     4.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.845     6.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X35Y94         LUT4 (Prop_lut4_I1_O)        0.242     6.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.919     7.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.105     7.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.495     8.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.514    36.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.452    37.389    
                         clock uncertainty           -0.035    37.354    
    SLICE_X33Y86         FDCE (Recov_fdce_C_CLR)     -0.331    37.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.023    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                 28.648    

Slack (MET) :             28.648ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 0.695ns (17.580%)  route 3.258ns (82.420%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns = ( 36.937 - 33.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.635     4.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.348     4.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.845     6.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X35Y94         LUT4 (Prop_lut4_I1_O)        0.242     6.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.919     7.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.105     7.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.495     8.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.514    36.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.452    37.389    
                         clock uncertainty           -0.035    37.354    
    SLICE_X33Y86         FDCE (Recov_fdce_C_CLR)     -0.331    37.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.023    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                 28.648    

Slack (MET) :             28.648ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 0.695ns (17.580%)  route 3.258ns (82.420%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns = ( 36.937 - 33.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.635     4.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.348     4.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.845     6.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X35Y94         LUT4 (Prop_lut4_I1_O)        0.242     6.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.919     7.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.105     7.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.495     8.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.514    36.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.452    37.389    
                         clock uncertainty           -0.035    37.354    
    SLICE_X33Y86         FDCE (Recov_fdce_C_CLR)     -0.331    37.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.023    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                 28.648    

Slack (MET) :             28.648ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 0.695ns (17.580%)  route 3.258ns (82.420%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns = ( 36.937 - 33.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.635     4.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.348     4.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.845     6.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X35Y94         LUT4 (Prop_lut4_I1_O)        0.242     6.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.919     7.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.105     7.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.495     8.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X33Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.514    36.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.452    37.389    
                         clock uncertainty           -0.035    37.354    
    SLICE_X33Y86         FDCE (Recov_fdce_C_CLR)     -0.331    37.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.023    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                 28.648    

Slack (MET) :             28.718ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.695ns (17.894%)  route 3.189ns (82.106%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns = ( 36.937 - 33.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.635     4.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.348     4.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.845     6.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X35Y94         LUT4 (Prop_lut4_I1_O)        0.242     6.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.919     7.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.105     7.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.425     8.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X34Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.514    36.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.452    37.389    
                         clock uncertainty           -0.035    37.354    
    SLICE_X34Y86         FDCE (Recov_fdce_C_CLR)     -0.331    37.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.023    
                         arrival time                          -8.305    
  -------------------------------------------------------------------
                         slack                                 28.718    

Slack (MET) :             28.718ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.695ns (17.894%)  route 3.189ns (82.106%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns = ( 36.937 - 33.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.635     4.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.348     4.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.845     6.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X35Y94         LUT4 (Prop_lut4_I1_O)        0.242     6.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.919     7.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.105     7.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.425     8.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X34Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.514    36.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.452    37.389    
                         clock uncertainty           -0.035    37.354    
    SLICE_X34Y86         FDCE (Recov_fdce_C_CLR)     -0.331    37.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.023    
                         arrival time                          -8.305    
  -------------------------------------------------------------------
                         slack                                 28.718    

Slack (MET) :             28.718ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.695ns (17.894%)  route 3.189ns (82.106%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns = ( 36.937 - 33.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.635     4.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.348     4.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.845     6.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X35Y94         LUT4 (Prop_lut4_I1_O)        0.242     6.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.919     7.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.105     7.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.425     8.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X34Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.514    36.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.452    37.389    
                         clock uncertainty           -0.035    37.354    
    SLICE_X34Y86         FDCE (Recov_fdce_C_CLR)     -0.331    37.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.023    
                         arrival time                          -8.305    
  -------------------------------------------------------------------
                         slack                                 28.718    

Slack (MET) :             28.718ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.695ns (17.894%)  route 3.189ns (82.106%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns = ( 36.937 - 33.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.635     4.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.348     4.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.845     6.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X35Y94         LUT4 (Prop_lut4_I1_O)        0.242     6.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.919     7.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.105     7.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.425     8.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X34Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.514    36.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.452    37.389    
                         clock uncertainty           -0.035    37.354    
    SLICE_X34Y86         FDCE (Recov_fdce_C_CLR)     -0.331    37.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.023    
                         arrival time                          -8.305    
  -------------------------------------------------------------------
                         slack                                 28.718    

Slack (MET) :             28.718ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.695ns (17.894%)  route 3.189ns (82.106%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns = ( 36.937 - 33.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.635     4.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.348     4.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.845     6.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X35Y94         LUT4 (Prop_lut4_I1_O)        0.242     6.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.919     7.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.105     7.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.425     8.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X34Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.514    36.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.452    37.389    
                         clock uncertainty           -0.035    37.354    
    SLICE_X34Y86         FDCE (Recov_fdce_C_CLR)     -0.331    37.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.023    
                         arrival time                          -8.305    
  -------------------------------------------------------------------
                         slack                                 28.718    

Slack (MET) :             28.718ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.695ns (17.894%)  route 3.189ns (82.106%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns = ( 36.937 - 33.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.705     2.705    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.635     4.421    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.348     4.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.845     6.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X35Y94         LUT4 (Prop_lut4_I1_O)        0.242     6.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.919     7.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X35Y88         LUT1 (Prop_lut1_I0_O)        0.105     7.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.425     8.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X34Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.346    35.346    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    35.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.514    36.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.452    37.389    
                         clock uncertainty           -0.035    37.354    
    SLICE_X34Y86         FDCE (Recov_fdce_C_CLR)     -0.331    37.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.023    
                         arrival time                          -8.305    
  -------------------------------------------------------------------
                         slack                                 28.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.356%)  route 0.118ns (45.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.669     2.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X41Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDPE (Prop_fdpe_C_Q)         0.141     2.290 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.118     2.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X38Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.942     2.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X38Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.455     2.162    
    SLICE_X38Y75         FDCE (Remov_fdce_C_CLR)     -0.092     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.356%)  route 0.118ns (45.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.669     2.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X41Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDPE (Prop_fdpe_C_Q)         0.141     2.290 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.118     2.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X38Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.942     2.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X38Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.455     2.162    
    SLICE_X38Y75         FDCE (Remov_fdce_C_CLR)     -0.092     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.356%)  route 0.118ns (45.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.669     2.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X41Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDPE (Prop_fdpe_C_Q)         0.141     2.290 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.118     2.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X38Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.942     2.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X38Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.455     2.162    
    SLICE_X38Y75         FDCE (Remov_fdce_C_CLR)     -0.092     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.356%)  route 0.118ns (45.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.669     2.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X41Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDPE (Prop_fdpe_C_Q)         0.141     2.290 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.118     2.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X38Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.942     2.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X38Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.455     2.162    
    SLICE_X38Y75         FDCE (Remov_fdce_C_CLR)     -0.092     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.305%)  route 0.177ns (55.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.669     2.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X41Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDPE (Prop_fdpe_C_Q)         0.141     2.290 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.177     2.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X39Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.942     2.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X39Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.455     2.162    
    SLICE_X39Y75         FDCE (Remov_fdce_C_CLR)     -0.092     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.305%)  route 0.177ns (55.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.669     2.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X41Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDPE (Prop_fdpe_C_Q)         0.141     2.290 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.177     2.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X39Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.942     2.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X39Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.455     2.162    
    SLICE_X39Y75         FDCE (Remov_fdce_C_CLR)     -0.092     2.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.305%)  route 0.177ns (55.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.669     2.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X41Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDPE (Prop_fdpe_C_Q)         0.141     2.290 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.177     2.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X39Y75         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.942     2.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X39Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.455     2.162    
    SLICE_X39Y75         FDPE (Remov_fdpe_C_PRE)     -0.095     2.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.305%)  route 0.177ns (55.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.669     2.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X41Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDPE (Prop_fdpe_C_Q)         0.141     2.290 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.177     2.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X39Y75         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.942     2.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X39Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.455     2.162    
    SLICE_X39Y75         FDPE (Remov_fdpe_C_PRE)     -0.095     2.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.305%)  route 0.177ns (55.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.669     2.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X41Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDPE (Prop_fdpe_C_Q)         0.141     2.290 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.177     2.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X39Y75         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.942     2.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X39Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.455     2.162    
    SLICE_X39Y75         FDPE (Remov_fdpe_C_PRE)     -0.095     2.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.305%)  route 0.177ns (55.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.454     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.669     2.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X41Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDPE (Prop_fdpe_C_Q)         0.141     2.290 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.177     2.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X39Y75         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.942     2.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X39Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.455     2.162    
    SLICE_X39Y75         FDPE (Remov_fdpe_C_PRE)     -0.095     2.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.400    





