<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>FCVTAS (scalar SIMD&amp;FP) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">FCVTAS (scalar SIMD&amp;FP)</h2><p>Floating-point convert to signed integer, rounding to nearest with ties to away (scalar SIMD&amp;FP)</p>
      <p class="aml">This instruction converts the floating-point value in the SIMD&amp;FP source
register to a 32-bit or 64-bit signed integer using
the Round to Nearest with Ties to Away rounding mode, and writes the result to the
SIMD&amp;FP destination register.</p>
      <p class="aml">This instruction can generate a floating-point exception.
  Depending on the settings in FPCR,
  the exception results in either a flag being set in FPSR
  or a synchronous exception being generated.
  For more information, see
  <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEIJDDAG">Floating-point exceptions and exception traps</a>.</p>
      <p class="aml">Depending on the settings in the CPACR_EL1,
  CPTR_EL2, and CPTR_EL3 registers,
  and the current Security state and Exception level,
  an attempt to execute the instruction might be trapped.</p>
    
    <h3 class="classheading"><a id="iclass_floating_point"/>Floating-point<span style="font-size:smaller;"><br/>(FEAT_FPRCVT)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">0</td><td class="lr">0</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td colspan="2" class="lr">ftype</td><td class="lr">1</td><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rd</td></tr><tr class="secondrow"><td/><td/><td class="droppedname">S</td><td colspan="5"/><td colspan="2"/><td/><td colspan="2" class="droppedname">rmode</td><td colspan="3" class="droppedname">opcode</td><td colspan="6"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">
              Encoding for the Half-precision to 32-bit variant
            </h4><a id="FCVTAS_sisd_32H"/>
        Applies when
        <span class="bitdiff"> (sf == 0 &amp;&amp; ftype == 11)</span><p class="asm-code">FCVTAS  <a href="#Sd" title="Is the 32-bit name of the SIMD&amp;FP destination register, encoded in the &quot;Rd&quot; field.">&lt;Sd&gt;</a>, <a href="#Hn__2" title="Is the 16-bit name of the SIMD&amp;FP source register, encoded in the &quot;Rn&quot; field.">&lt;Hn&gt;</a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Half-precision to 64-bit variant
            </h4><a id="FCVTAS_sisd_64H"/>
        Applies when
        <span class="bitdiff"> (sf == 1 &amp;&amp; ftype == 11)</span><p class="asm-code">FCVTAS  <a href="#Dd" title="Is the 64-bit name of the SIMD&amp;FP destination register, encoded in the &quot;Rd&quot; field.">&lt;Dd&gt;</a>, <a href="#Hn__2" title="Is the 16-bit name of the SIMD&amp;FP source register, encoded in the &quot;Rn&quot; field.">&lt;Hn&gt;</a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Single-precision to 64-bit variant
            </h4><a id="FCVTAS_sisd_64S"/>
        Applies when
        <span class="bitdiff"> (sf == 1 &amp;&amp; ftype == 00)</span><p class="asm-code">FCVTAS  <a href="#Dd" title="Is the 64-bit name of the SIMD&amp;FP destination register, encoded in the &quot;Rd&quot; field.">&lt;Dd&gt;</a>, <a href="#Sn" title="Is the 32-bit name of the SIMD&amp;FP source register, encoded in the &quot;Rn&quot; field.">&lt;Sn&gt;</a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Double-precision to 32-bit variant
            </h4><a id="FCVTAS_sisd_32D"/>
        Applies when
        <span class="bitdiff"> (sf == 0 &amp;&amp; ftype == 01)</span><p class="asm-code">FCVTAS  <a href="#Sd" title="Is the 32-bit name of the SIMD&amp;FP destination register, encoded in the &quot;Rd&quot; field.">&lt;Sd&gt;</a>, <a href="#Dn" title="Is the 64-bit name of the SIMD&amp;FP source register, encoded in the &quot;Rn&quot; field.">&lt;Dn&gt;</a></p></div><h4>Decode for all variants of this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_FPRCVT) then <a href="shared_pseudocode.html#impl-shared.EndOfDecode.1" title="function: EndOfDecode(DecodeType reason)">EndOfDecode</a>(<a href="shared_pseudocode.html#Decode_UNDEF" title="enumeration DecodeType { Decode_UNDEF, Decode_NOP, Decode_OK }">Decode_UNDEF</a>);
constant integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);
constant integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);

constant integer intsize = 32 &lt;&lt; <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(sf);
constant integer fltsize = 8 &lt;&lt; <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(ftype EOR '10');</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Sd&gt;</td><td><a id="Sd"/>
        
          <p class="aml">Is the 32-bit name of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Hn&gt;</td><td><a id="Hn__2"/>
        
          <p class="aml">Is the 16-bit name of the SIMD&amp;FP source register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Dd&gt;</td><td><a id="Dd"/>
        
          <p class="aml">Is the 64-bit name of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Sn&gt;</td><td><a id="Sn"/>
        
          <p class="aml">Is the 32-bit name of the SIMD&amp;FP source register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Dn&gt;</td><td><a id="Dn"/>
        
          <p class="aml">Is the 64-bit name of the SIMD&amp;FP source register, encoded in the "Rn" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode"><a href="shared_pseudocode.html#impl-aarch64.CheckFPEnabled64.0" title="function: CheckFPEnabled64()">CheckFPEnabled64</a>();

bits(fltsize) fltval;
bits(intsize) intval;
constant boolean merge = <a href="shared_pseudocode.html#impl-shared.IsMerging.1" title="function: boolean IsMerging(FPCR_Type fpcr)">IsMerging</a>(FPCR);
bits(128) result = if merge then <a href="shared_pseudocode.html#impl-shared.V.read.2" title="accessor: bits(width) V[integer n, ESize width]">V</a>[d, 128] else <a href="shared_pseudocode.html#impl-shared.Zeros.1" title="function: bits(N) Zeros(integer N)">Zeros</a>(128);

fltval = <a href="shared_pseudocode.html#impl-shared.V.read.2" title="accessor: bits(width) V[integer n, ESize width]">V</a>[n, fltsize];
intval = <a href="shared_pseudocode.html#impl-shared.FPToFixed.6" title="function: bits(M) FPToFixed(bits(N) op, integer fbits, boolean unsigned, FPCR_Type fpcr, FPRounding rounding, integer M)">FPToFixed</a>(fltval, 0, FALSE, FPCR, <a href="shared_pseudocode.html#FPRounding_TIEAWAY" title="enumeration FPRounding  {FPRounding_TIEEVEN, FPRounding_POSINF, FPRounding_NEGINF,  FPRounding_ZERO, FPRounding_TIEAWAY, FPRounding_ODD}">FPRounding_TIEAWAY</a>, intsize);
<a href="shared_pseudocode.html#impl-shared.Elem.write.3" title="accessor: Elem[bits(N) &amp;vector, integer e, integer size] = bits(size) value">Elem</a>[result, 0, intsize] = intval;

<a href="shared_pseudocode.html#impl-shared.V.write.2" title="accessor: V[integer n, ESize width] = bits(width) value">V</a>[d, 128] = result;</p></div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-06_rel

      2025-06-23 18:22:40
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
