#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Nov 13 22:28:34 2021
# Process ID: 564792
# Current directory: G:/Making_Things/FPGA/FPGAContest/XinNengBaDui/芯能八队/3-重要代码/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent492604 G:\Making_Things\FPGA\FPGAContest\XinNengBaDui\芯能八队\3-重要代码\Vivado\filter.xpr
# Log file: G:/Making_Things/FPGA/FPGAContest/XinNengBaDui/芯能八队/3-重要代码/Vivado/vivado.log
# Journal file: G:/Making_Things/FPGA/FPGAContest/XinNengBaDui/芯能八队/3-重要代码/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/Making_Things/FPGA/FPGAContest/XinNengBaDui/芯能八队/3-重要代码/Vivado/filter.xpr
INFO: [Project 1-313] Project file moved from 'G:/Making_Things/FPGA/ZYNQLearningMaterial/Mizar_Z7010_2018.3/Part5_PYNQ/Lab4_PYNQ_kernel/vivado' since last save.
WARNING: [Project 1-312] File not found as 'G:/Making_Things/FPGA/FPGAContest/XinNengBaDui/芯能八队/3-重要代码/Vivado/filter.srcs/sources_1/bd/base/base.bd'; using path 'G:/Making_Things/FPGA/ZYNQLearningMaterial/Mizar_Z7010_2018.3/Part5_PYNQ/Lab4_PYNQ_kernel/vivado/filter.srcs/sources_1/bd/base/base.bd' instead.
WARNING: [Project 1-312] File not found as 'G:/Making_Things/FPGA/FPGAContest/XinNengBaDui/芯能八队/3-重要代码/Vivado/filter.srcs/sources_1/bd/base/hdl/base_wrapper.v'; using path 'G:/Making_Things/FPGA/ZYNQLearningMaterial/Mizar_Z7010_2018.3/Part5_PYNQ/Lab4_PYNQ_kernel/vivado/filter.srcs/sources_1/bd/base/hdl/base_wrapper.v' instead.
WARNING: [Project 1-312] File not found as 'G:/Making_Things/FPGA/FPGAContest/XinNengBaDui/芯能八队/3-重要代码/Vivado/filter.srcs/sources_1/bd/design_1/design_1.bd'; using path 'G:/Making_Things/FPGA/ZYNQLearningMaterial/Mizar_Z7010_2018.3/Part5_PYNQ/Lab4_PYNQ_kernel/vivado/filter.srcs/sources_1/bd/design_1/design_1.bd' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_2' not found
WARNING: [Project 1-509] GeneratedRun file for 'base_processing_system7_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'base_axi_dma_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'base_axi_smc_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'base_rst_ps7_0_50M_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'base_doKernel_0_1_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'base_xbar_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'base_auto_pc_2_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'base_auto_pc_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'base_auto_pc_1_synth_1' not found
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'G:/Making_Things/FPGA/FPGAContest/XinNengBaDui/芯能八队/3-重要代码/Vivado/ip_repo'; using path 'G:/Making_Things/FPGA/ZYNQLearningMaterial/Mizar_Z7010_2018.3/Part5_PYNQ/Lab4_PYNQ_kernel/vivado/ip_repo' instead.
INFO: [filemgmt 56-1] IPUserFilesDir: Directory not found as 'G:/Making_Things/FPGA/FPGAContest/XinNengBaDui/芯能八队/3-重要代码/Vivado/filter.ip_user_files'; using path 'G:/Making_Things/FPGA/ZYNQLearningMaterial/Mizar_Z7010_2018.3/Part5_PYNQ/Lab4_PYNQ_kernel/vivado/filter.ip_user_files' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Making_Things/FPGA/ZYNQLearningMaterial/Mizar_Z7010_2018.3/Part5_PYNQ/Lab4_PYNQ_kernel/vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Making_Things/FPGA/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 847.301 ; gain = 214.859
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 13 22:42:19 2021...
18.3/Part5_PYNQ/Lab4_PYNQ_kernel/vivado/filter.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:hls:doKernel:1.0 - filter
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <design_1> from BD file <G:/Making_Things/FPGA/ZYNQLearningMaterial/Mizar_Z7010_2018.3/Part5_PYNQ/Lab4_PYNQ_kernel/vivado/filter.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 930.555 ; gain = 30.535
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [G:/Making_Things/FPGA/ZYNQLearningMaterial/Mizar_Z7010_2018.3/Part5_PYNQ/Lab4_PYNQ_kernel/vivado/filter.srcs/sources_1/bd/base/synth/base.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [G:/Making_Things/FPGA/ZYNQLearningMaterial/Mizar_Z7010_2018.3/Part5_PYNQ/Lab4_PYNQ_kernel/vivado/filter.srcs/sources_1/bd/base/hdl/base_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
open_bd_design {G:/Making_Things/FPGA/ZYNQLearningMaterial/Mizar_Z7010_2018.3/Part5_PYNQ/Lab4_PYNQ_kernel/vivado/filter.srcs/sources_1/bd/design_1/design_1.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 13 22:32:40 2021...
