<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="simdArray_simple" solutionName="solution1" date="2022-09-27T10:29:14.079+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'simd_array/out' to 'simd_array/out_r' to avoid the conflict with HDL keywords or other object names." projectName="simdArray_simple" solutionName="solution1" date="2022-09-27T10:29:13.395+0800" type="Warning"/>
        <logs message="WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: simdArray_simple/simdArray.cpp:17:9" projectName="simdArray_simple" solutionName="solution1" date="2022-09-27T10:29:08.302+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="simdArray_simple" solutionName="solution1" date="2022-09-27T14:02:52.343+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'simd_array_fdiv_32ns_32ns_32_16_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="simdArray_simple" solutionName="solution1" date="2022-09-27T14:02:39.782+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'simd_array_fadd_32ns_32ns_32_10_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="simdArray_simple" solutionName="solution1" date="2022-09-27T14:02:39.350+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'simd_array_fmul_32ns_32ns_32_5_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="simdArray_simple" solutionName="solution1" date="2022-09-27T14:02:38.916+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="simdArray_simple" solutionName="solution1" date="2022-09-27T10:30:22.438+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'simd_array_fdiv_32ns_32ns_32_16_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="simdArray_simple" solutionName="solution1" date="2022-09-27T10:30:09.897+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'simd_array_fadd_32ns_32ns_32_10_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="simdArray_simple" solutionName="solution1" date="2022-09-27T10:30:09.473+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'simd_array_fmul_32ns_32ns_32_5_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="simdArray_simple" solutionName="solution1" date="2022-09-27T10:30:09.054+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 4825.586 ; gain = 1470.465 ; free physical = 32837 ; free virtual = 236933" projectName="simdArray_simple" solutionName="solution1" date="2022-09-27T14:10:30.672+0800" type="Warning"/>
        <logs message="WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip, but BD cell '/hls_inst' does not accept parameter changes, so they may not be synchronized with cell properties:&#xA;&#x9;FREQ_HZ = 333000000.0 &#xA;Please resolve any mismatches by directly setting properties on BD cell &lt;/hls_inst> to completely resolve these warnings.&#xA;Wrote  : &lt;/home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> &#xA;VHDL Output written to : /home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v&#xA;VHDL Output written to : /home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v&#xA;VHDL Output written to : /home/handengke/HLS/simdArray_simple/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v&#xA;# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]&#xA;# add_files -norecurse $toprtl&#xA;# set top_inst_name [file root [file tail $toprtl]]&#xA;# puts &quot;Using BD top: $top_inst_name&quot;&#xA;Using BD top: bd_0_wrapper&#xA;# set xdc_files [glob -nocomplain ./*.xdc]&#xA;# if { [llength $xdc_files] } {&#xA;#     add_files -fileset constrs_1 -norecurse $xdc_files&#xA;# }&#xA;# launch_runs synth_1 -scripts_only" projectName="simdArray_simple" solutionName="solution1" date="2022-09-27T14:05:27.356+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'simd_array_fmul_32ns_32ns_32_5_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="simdArray_simple" solutionName="solution1" date="2022-09-27T14:04:54.262+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'simd_array_fdiv_32ns_32ns_32_16_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="simdArray_simple" solutionName="solution1" date="2022-09-27T14:04:53.794+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'simd_array_fadd_32ns_32ns_32_10_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="simdArray_simple" solutionName="solution1" date="2022-09-27T14:04:53.322+0800" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
