/* This is a test code snippet in Verilog for a 4-bit adder with carry */
module adder4bit(
  input [3:0] a, // 4-bit input a
  input [3:0] b, // 4-bit input b
  input cin, // input carry
  output [3:0] sum, // 4-bit output sum
  output cout // output carry
);
  wire [4:0] temp_sum; // create 5-bit temp sum wire for internal use
  assign temp_sum = a + b + cin; // calculate temp sum with carry
  assign sum = temp_sum[3:0]; // take last 4 bits of temp sum as output sum
  assign cout = temp_sum[4]; // take 5th bit of temp sum as output carry
endmodule