
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clockone)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clockone)
Path Group: clockone
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000904    0.000452    0.000452 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.007244    0.041123    0.165939    0.166391 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.041123    0.000004    0.166396 ^ fanout72/A (sg13g2_buf_4)
     8    0.033816    0.049261    0.109761    0.276157 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.049261    0.000090    0.276247 ^ fanout71/A (sg13g2_buf_4)
     8    0.039337    0.054680    0.118641    0.394888 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.054680    0.000131    0.395019 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008493    0.071732    0.094845    0.489864 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.071732    0.000002    0.489867 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009609    0.134916    0.140823    0.630690 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.134916    0.000022    0.630711 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009382    0.091173    0.121411    0.752122 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.091173    0.000009    0.752132 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008991    0.129248    0.150590    0.902722 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.129248    0.000017    0.902739 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008651    0.082802    0.117645    1.020384 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.082802    0.000007    1.020391 v _209_/A2 (sg13g2_o21ai_1)
     1    0.005958    0.102563    0.118769    1.139160 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.102563    0.000006    1.139167 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001506    0.053286    0.107102    1.246269 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.053286    0.000000    1.246270 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.246270   data arrival time

                                  5.000000    5.000000   clock clockone (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039613    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001057    0.000528    5.000529 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.800529   clock uncertainty
                                  0.000000    4.800529   clock reconvergence pessimism
                                 -0.126343    4.674186   library setup time
                                              4.674186   data required time
---------------------------------------------------------------------------------------------
                                              4.674186   data required time
                                             -1.246270   data arrival time
---------------------------------------------------------------------------------------------
                                              3.427916   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clockone)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clockone)
Path Group: clockone
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000904    0.000452    0.000452 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.007244    0.041123    0.165939    0.166391 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.041123    0.000004    0.166396 ^ fanout72/A (sg13g2_buf_4)
     8    0.033816    0.049261    0.109761    0.276157 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.049261    0.000090    0.276247 ^ fanout71/A (sg13g2_buf_4)
     8    0.039337    0.054680    0.118641    0.394888 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.054680    0.000131    0.395019 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008493    0.071732    0.094845    0.489864 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.071732    0.000002    0.489867 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009609    0.134916    0.140823    0.630690 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.134916    0.000022    0.630711 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009382    0.091173    0.121411    0.752122 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.091173    0.000009    0.752132 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008991    0.129248    0.150590    0.902722 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.129248    0.000017    0.902739 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008651    0.082802    0.117645    1.020384 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.082802    0.000010    1.020395 v _208_/B (sg13g2_xor2_1)
     1    0.001864    0.048396    0.109052    1.129446 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.048396    0.000003    1.129449 v _298_/D (sg13g2_dfrbpq_2)
                                              1.129449   data arrival time

                                  5.000000    5.000000   clock clockone (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039613    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001047    0.000524    5.000524 ^ _298_/CLK (sg13g2_dfrbpq_2)
                                 -0.200000    4.800524   clock uncertainty
                                  0.000000    4.800524   clock reconvergence pessimism
                                 -0.127690    4.672834   library setup time
                                              4.672834   data required time
---------------------------------------------------------------------------------------------
                                              4.672834   data required time
                                             -1.129449   data arrival time
---------------------------------------------------------------------------------------------
                                              3.543385   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clockone)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clockone)
Path Group: clockone
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000904    0.000452    0.000452 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.007244    0.041123    0.165939    0.166391 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.041123    0.000004    0.166396 ^ fanout72/A (sg13g2_buf_4)
     8    0.033816    0.049261    0.109761    0.276157 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.049261    0.000090    0.276247 ^ fanout71/A (sg13g2_buf_4)
     8    0.039337    0.054680    0.118641    0.394888 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.054680    0.000131    0.395019 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008493    0.071732    0.094845    0.489864 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.071732    0.000002    0.489867 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009609    0.134916    0.140823    0.630690 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.134916    0.000022    0.630711 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009382    0.091173    0.121411    0.752122 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.091173    0.000009    0.752132 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008991    0.129248    0.150590    0.902722 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.129248    0.000015    0.902737 ^ _204_/B (sg13g2_xor2_1)
     1    0.002386    0.054846    0.123245    1.025982 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.054846    0.000007    1.025989 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.025989   data arrival time

                                  5.000000    5.000000   clock clockone (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039613    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001018    0.000509    5.000509 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.800509   clock uncertainty
                                  0.000000    4.800509   clock reconvergence pessimism
                                 -0.126857    4.673652   library setup time
                                              4.673652   data required time
---------------------------------------------------------------------------------------------
                                              4.673652   data required time
                                             -1.025989   data arrival time
---------------------------------------------------------------------------------------------
                                              3.647663   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clockone)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clockone)
Path Group: clockone
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001018    0.000509    0.000509 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.005867    0.028450    0.157715    0.158224 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.028450    0.000010    0.158234 v fanout66/A (sg13g2_buf_2)
     6    0.022459    0.046195    0.094429    0.252663 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.046195    0.000151    0.252814 v fanout65/A (sg13g2_buf_4)
     8    0.026429    0.034434    0.093367    0.346181 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.034434    0.000067    0.346247 v _142_/A (sg13g2_or2_1)
     7    0.027329    0.096358    0.172518    0.518766 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.096358    0.000139    0.518905 v _143_/B (sg13g2_nor2_1)
     2    0.006279    0.083001    0.092381    0.611286 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.083001    0.000005    0.611291 ^ _144_/B (sg13g2_nand2_1)
     2    0.006072    0.064201    0.078776    0.690067 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.064201    0.000005    0.690072 v _212_/B (sg13g2_nor2_1)
     2    0.007687    0.085270    0.090511    0.780583 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.085270    0.000026    0.780609 ^ _213_/C (sg13g2_nand3_1)
     2    0.008529    0.099042    0.126233    0.906842 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.099042    0.000009    0.906850 v _214_/B (sg13g2_xnor2_1)
     1    0.002166    0.037565    0.109490    1.016341 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.037565    0.000005    1.016346 v _300_/D (sg13g2_dfrbpq_1)
                                              1.016346   data arrival time

                                  5.000000    5.000000   clock clockone (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039613    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001212    0.000606    5.000606 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.800606   clock uncertainty
                                  0.000000    4.800606   clock reconvergence pessimism
                                 -0.123749    4.676857   library setup time
                                              4.676857   data required time
---------------------------------------------------------------------------------------------
                                              4.676857   data required time
                                             -1.016346   data arrival time
---------------------------------------------------------------------------------------------
                                              3.660511   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clockone)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clockone)
Path Group: clockone
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001018    0.000509    0.000509 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.005867    0.028450    0.157715    0.158224 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.028450    0.000010    0.158234 v fanout66/A (sg13g2_buf_2)
     6    0.022459    0.046195    0.094429    0.252663 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.046195    0.000151    0.252814 v fanout65/A (sg13g2_buf_4)
     8    0.026429    0.034434    0.093367    0.346181 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.034434    0.000067    0.346247 v _142_/A (sg13g2_or2_1)
     7    0.027329    0.096358    0.172518    0.518766 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.096358    0.000139    0.518905 v _143_/B (sg13g2_nor2_1)
     2    0.006279    0.083001    0.092381    0.611286 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.083001    0.000005    0.611291 ^ _144_/B (sg13g2_nand2_1)
     2    0.006072    0.064201    0.078776    0.690067 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.064201    0.000005    0.690072 v _212_/B (sg13g2_nor2_1)
     2    0.007687    0.085270    0.090511    0.780583 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.085270    0.000026    0.780609 ^ _213_/C (sg13g2_nand3_1)
     2    0.008529    0.099042    0.126233    0.906842 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.099042    0.000006    0.906848 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003796    0.076313    0.062617    0.969465 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.076313    0.000011    0.969476 ^ _219_/A (sg13g2_inv_1)
     1    0.002300    0.024641    0.038680    1.008155 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.024641    0.000006    1.008161 v _301_/D (sg13g2_dfrbpq_1)
                                              1.008161   data arrival time

                                  5.000000    5.000000   clock clockone (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039613    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001216    0.000608    5.000608 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.800608   clock uncertainty
                                  0.000000    4.800608   clock reconvergence pessimism
                                 -0.119096    4.681512   library setup time
                                              4.681512   data required time
---------------------------------------------------------------------------------------------
                                              4.681512   data required time
                                             -1.008161   data arrival time
---------------------------------------------------------------------------------------------
                                              3.673351   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clockone)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clockone)
Path Group: clockone
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000904    0.000452    0.000452 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.007244    0.041123    0.165939    0.166391 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.041123    0.000004    0.166396 ^ fanout72/A (sg13g2_buf_4)
     8    0.033816    0.049261    0.109761    0.276157 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.049261    0.000090    0.276247 ^ fanout71/A (sg13g2_buf_4)
     8    0.039337    0.054680    0.118641    0.394888 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.054680    0.000131    0.395019 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008493    0.071732    0.094845    0.489864 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.071732    0.000002    0.489867 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009609    0.134916    0.140823    0.630690 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.134916    0.000022    0.630711 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009382    0.091173    0.121411    0.752122 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.091173    0.000006    0.752129 v _200_/A (sg13g2_xor2_1)
     1    0.002079    0.050012    0.117580    0.869709 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.050012    0.000004    0.869713 v _296_/D (sg13g2_dfrbpq_1)
                                              0.869713   data arrival time

                                  5.000000    5.000000   clock clockone (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039613    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001051    0.000525    5.000525 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.800526   clock uncertainty
                                  0.000000    4.800526   clock reconvergence pessimism
                                 -0.128270    4.672255   library setup time
                                              4.672255   data required time
---------------------------------------------------------------------------------------------
                                              4.672255   data required time
                                             -0.869713   data arrival time
---------------------------------------------------------------------------------------------
                                              3.802542   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clockone)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clockone)
Path Group: clockone
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000904    0.000452    0.000452 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.007244    0.041123    0.165939    0.166391 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.041123    0.000004    0.166396 ^ fanout72/A (sg13g2_buf_4)
     8    0.033816    0.049261    0.109761    0.276157 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.049261    0.000090    0.276247 ^ fanout71/A (sg13g2_buf_4)
     8    0.039337    0.054680    0.118641    0.394888 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.054680    0.000131    0.395019 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008493    0.071732    0.094845    0.489864 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.071732    0.000002    0.489867 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009609    0.134916    0.140823    0.630690 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.134916    0.000019    0.630708 ^ _196_/A (sg13g2_xor2_1)
     1    0.002910    0.060748    0.132353    0.763061 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.060748    0.000012    0.763073 ^ _295_/D (sg13g2_dfrbpq_1)
                                              0.763073   data arrival time

                                  5.000000    5.000000   clock clockone (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039613    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000964    0.000482    5.000482 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.800482   clock uncertainty
                                  0.000000    4.800482   clock reconvergence pessimism
                                 -0.128791    4.671691   library setup time
                                              4.671691   data required time
---------------------------------------------------------------------------------------------
                                              4.671691   data required time
                                             -0.763073   data arrival time
---------------------------------------------------------------------------------------------
                                              3.908618   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clockone)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clockone)
Path Group: clockone
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000904    0.000452    0.000452 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.007244    0.041123    0.165939    0.166391 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.041123    0.000004    0.166396 ^ fanout72/A (sg13g2_buf_4)
     8    0.033816    0.049261    0.109761    0.276157 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.049261    0.000090    0.276247 ^ fanout71/A (sg13g2_buf_4)
     8    0.039337    0.054680    0.118641    0.394888 ^ fanout71/X (sg13g2_buf_4)
                                                         net71 (net)
                      0.054680    0.000131    0.395019 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008909    0.106968    0.114505    0.509524 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.106968    0.000002    0.509527 ^ _192_/B (sg13g2_xnor2_1)
     1    0.003226    0.070210    0.109990    0.619516 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.070210    0.000016    0.619532 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.619532   data arrival time

                                  5.000000    5.000000   clock clockone (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039613    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000904    0.000452    5.000452 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.800452   clock uncertainty
                                  0.000000    4.800452   clock reconvergence pessimism
                                 -0.131887    4.668566   library setup time
                                              4.668566   data required time
---------------------------------------------------------------------------------------------
                                              4.668566   data required time
                                             -0.619532   data arrival time
---------------------------------------------------------------------------------------------
                                              4.049033   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clockone)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clockone)
Path Group: clockone
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clockone (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039613    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001146    0.000573    0.000573 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003964    0.028532    0.156520    0.157093 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028532    0.000001    0.157094 ^ fanout74/A (sg13g2_buf_4)
     7    0.028770    0.044188    0.098806    0.255901 ^ fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.044188    0.000110    0.256011 ^ fanout73/A (sg13g2_buf_4)
     8    0.039441    0.054635    0.115998    0.372009 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.054635    0.000011    0.372020 ^ _128_/A (sg13g2_inv_2)
     5    0.015632    0.035044    0.046703    0.418724 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.035044    0.000004    0.418727 v _293_/D (sg13g2_dfrbpq_1)
                                              0.418727   data arrival time

                                  5.000000    5.000000   clock clockone (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039613    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001146    0.000573    5.000574 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.800573   clock uncertainty
                                  0.000000    4.800573   clock reconvergence pessimism
                                 -0.122858    4.677715   library setup time
                                              4.677715   data required time
---------------------------------------------------------------------------------------------
                                              4.677715   data required time
                                             -0.418727   data arrival time
---------------------------------------------------------------------------------------------
                                              4.258987   slack (MET)



