/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [2:0] _01_;
  wire [6:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [15:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [7:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [6:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [10:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [4:0] celloutsig_0_4z;
  reg [2:0] celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire [9:0] celloutsig_0_72z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = ~(celloutsig_0_8z ^ celloutsig_0_4z[4]);
  assign celloutsig_0_40z = ~(celloutsig_0_17z ^ _00_);
  assign celloutsig_0_9z = ~(celloutsig_0_7z[1] ^ celloutsig_0_4z[1]);
  assign celloutsig_1_19z = ~(celloutsig_1_18z[3] ^ celloutsig_1_1z[3]);
  assign celloutsig_0_14z = ~(celloutsig_0_8z ^ celloutsig_0_0z);
  assign celloutsig_0_29z = ~(celloutsig_0_24z ^ celloutsig_0_27z);
  assign celloutsig_0_30z = ~(celloutsig_0_14z ^ celloutsig_0_2z);
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 3'h0;
    else _01_ <= { celloutsig_0_4z[1:0], celloutsig_0_6z };
  reg [6:0] _11_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _11_ <= 7'h00;
    else _11_ <= { celloutsig_0_5z[5], celloutsig_0_3z, celloutsig_0_4z };
  assign { _02_[6:2], _00_, _02_[0] } = _11_;
  assign celloutsig_0_0z = in_data[88:77] >= in_data[20:9];
  assign celloutsig_0_44z = { celloutsig_0_41z, celloutsig_0_18z, celloutsig_0_8z } >= { celloutsig_0_1z, celloutsig_0_26z, celloutsig_0_33z };
  assign celloutsig_0_46z = { celloutsig_0_16z[3:1], celloutsig_0_33z } >= { _02_[4:2], _00_ };
  assign celloutsig_0_47z = { celloutsig_0_42z, celloutsig_0_9z, celloutsig_0_42z, celloutsig_0_9z, celloutsig_0_30z, celloutsig_0_21z, celloutsig_0_35z, celloutsig_0_0z, celloutsig_0_25z, celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_30z, celloutsig_0_45z, celloutsig_0_18z } >= { celloutsig_0_20z[0], celloutsig_0_18z, celloutsig_0_44z, celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_46z, celloutsig_0_38z, celloutsig_0_1z, celloutsig_0_43z, celloutsig_0_33z, celloutsig_0_43z, celloutsig_0_39z };
  assign celloutsig_0_53z = celloutsig_0_20z[6:0] >= { celloutsig_0_38z[6:2], celloutsig_0_33z, celloutsig_0_14z };
  assign celloutsig_0_6z = in_data[63:60] >= { in_data[89:87], celloutsig_0_0z };
  assign celloutsig_0_24z = { in_data[24], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_9z } >= { celloutsig_0_7z[2:1], celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_0_2z = { in_data[36:34], celloutsig_0_0z } >= in_data[92:89];
  assign celloutsig_0_27z = { in_data[23:9], celloutsig_0_3z } >= { in_data[93:84], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_13z };
  assign celloutsig_0_43z = { celloutsig_0_20z[12:11], celloutsig_0_31z, celloutsig_0_40z, celloutsig_0_41z } % { 1'h1, celloutsig_0_4z[3:0], celloutsig_0_30z, celloutsig_0_30z };
  assign celloutsig_0_45z = { celloutsig_0_5z[1:0], celloutsig_0_39z, _02_[6:2], _00_, _02_[0], celloutsig_0_34z } % { 1'h1, celloutsig_0_43z[0], celloutsig_0_44z, celloutsig_0_34z, celloutsig_0_9z, celloutsig_0_35z, celloutsig_0_17z, celloutsig_0_16z };
  assign celloutsig_0_4z = { in_data[27:26], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, in_data[0] };
  assign celloutsig_0_7z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_6z } % { 1'h1, in_data[38], celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_1z[5:3], celloutsig_1_1z[3] } % { 1'h1, celloutsig_1_13z[5:3] };
  assign celloutsig_0_13z = { _02_[3:2], _00_, _02_[0] } % { 1'h1, celloutsig_0_4z[2:0] };
  assign celloutsig_0_23z = { celloutsig_0_4z[2:1], celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_10z } % { 1'h1, celloutsig_0_20z[12:7] };
  assign celloutsig_0_25z = { celloutsig_0_23z, celloutsig_0_1z } % { 1'h1, in_data[56:54], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_17z };
  assign celloutsig_0_72z = celloutsig_0_51z[1] ? { in_data[50:46], celloutsig_0_29z, celloutsig_0_15z, celloutsig_0_29z, celloutsig_0_8z, celloutsig_0_1z } : in_data[20:11];
  assign celloutsig_0_71z = { celloutsig_0_28z, celloutsig_0_47z, celloutsig_0_25z, celloutsig_0_32z, celloutsig_0_9z } != { _01_, celloutsig_0_53z, celloutsig_0_24z, _02_[6:2], _00_, _02_[0] };
  assign celloutsig_0_12z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_4z } != { in_data[63:56], celloutsig_0_2z };
  assign celloutsig_0_38z = ~ { celloutsig_0_23z[6:3], celloutsig_0_7z, celloutsig_0_33z };
  assign celloutsig_0_5z = ~ { in_data[24:17], celloutsig_0_1z };
  assign celloutsig_0_3z = celloutsig_0_0z & in_data[19];
  assign celloutsig_1_0z = in_data[154] & in_data[108];
  assign celloutsig_0_26z = celloutsig_0_16z[1] & celloutsig_0_25z[1];
  assign celloutsig_0_34z = ^ { celloutsig_0_4z[4:3], celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_33z, celloutsig_0_4z };
  assign celloutsig_0_39z = ^ celloutsig_0_5z[5:0];
  assign celloutsig_0_41z = ^ { celloutsig_0_25z[7:6], celloutsig_0_32z, celloutsig_0_21z };
  assign celloutsig_0_8z = ^ { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_10z = ^ { celloutsig_0_5z[6:0], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_15z = ^ { celloutsig_0_5z[6:1], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_21z = ^ { _02_[3:2], _00_, _02_[0], celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_28z = ^ { celloutsig_0_25z[7:3], _02_[6:2], _00_, _02_[0] };
  assign celloutsig_0_31z = { _02_[4], celloutsig_0_2z, celloutsig_0_15z } ~^ { celloutsig_0_20z[12], celloutsig_0_6z, celloutsig_0_17z };
  always_latch
    if (clkin_data[64]) celloutsig_0_51z = 3'h0;
    else if (!celloutsig_1_19z) celloutsig_0_51z = { celloutsig_0_22z, celloutsig_0_27z, celloutsig_0_15z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_16z = 4'h0;
    else if (!celloutsig_1_19z) celloutsig_0_16z = { celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_9z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_20z = 16'h0000;
    else if (!celloutsig_1_19z) celloutsig_0_20z = { celloutsig_0_5z[2], celloutsig_0_19z, celloutsig_0_9z, _02_[6:2], _00_, _02_[0], celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_16z };
  assign celloutsig_0_32z = ~((celloutsig_0_28z & celloutsig_0_2z) | (celloutsig_0_16z[0] & celloutsig_0_18z));
  assign celloutsig_0_33z = ~((celloutsig_0_16z[2] & celloutsig_0_1z) | (celloutsig_0_23z[5] & celloutsig_0_9z));
  assign celloutsig_0_42z = ~((celloutsig_0_4z[0] & celloutsig_0_2z) | (celloutsig_0_27z & celloutsig_0_39z));
  assign celloutsig_0_1z = ~((in_data[12] & in_data[93]) | (in_data[55] & celloutsig_0_0z));
  assign celloutsig_0_17z = ~((celloutsig_0_2z & _02_[4]) | (celloutsig_0_6z & celloutsig_0_14z));
  assign celloutsig_0_18z = ~((celloutsig_0_2z & celloutsig_0_9z) | (celloutsig_0_5z[2] & celloutsig_0_6z));
  assign celloutsig_0_19z = ~((celloutsig_0_14z & celloutsig_0_4z[0]) | (celloutsig_0_5z[5] & celloutsig_0_12z));
  assign celloutsig_0_22z = ~((celloutsig_0_2z & celloutsig_0_3z) | (celloutsig_0_18z & celloutsig_0_12z));
  assign { celloutsig_1_1z[3], celloutsig_1_1z[6:4] } = ~ { celloutsig_1_0z, in_data[187:185] };
  assign { celloutsig_1_13z[1], celloutsig_1_13z[7:2] } = ~ { celloutsig_1_0z, in_data[101:96] };
  assign _02_[1] = _00_;
  assign celloutsig_1_13z[0] = celloutsig_1_13z[1];
  assign celloutsig_1_1z[2:0] = { celloutsig_1_1z[3], celloutsig_1_1z[3], celloutsig_1_1z[3] };
  assign { out_data[131:128], out_data[96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
