LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
//entity declaration
ENTITY rca4b IS
PORT(A,B:IN BIT_VECTOR(3 DOWNTO 0);
 CIN:IN BIT ;COUT:OUT BIT;
 S:OUT BIT_VECTOR(3 DOWNTO 0));
END rca4b;
ARCHITECTURE behav OF rca4b IS
SIGNAL C:BIT_VECTOR(3 DOWNTO 1);//signal declaration.
BEGIN
 PROCESS(A,B,CIN)
 BEGIN
 IF A(0)='0' AND B(0)='0' THEN C(1)<='1';
 IF CIN='1' THEN S(0)<='1';
 ELSE S(0)<='0';
 END IF;
 ELSIF ((A(0)='0' AND B(0)='1' AND CIN='0')OR (B(0)='0'
AND A(0)='1' AND CIN='0'))
 THEN S(0)<='1'; C(1)<='0';
 ELSIF(A(0)='0' AND B(0)='1' AND CIN='1')OR (A(0)='1'
AND B(0)='0' AND CIN='1')
 THEN S(0)<='0';C(1)<='1';
 ELSIF CIN='0' THEN C(1)<='1'; S(0)<='0';
 ELSE C(1)<='1';S(0)<='1';
 END IF; 