<profile>

<section name = "Vivado HLS Report for 'Array2D2Mat_1'" level="0">
<item name = "Date">Wed Dec  5 18:35:53 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">SIFT</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690tffg1761-3</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 4.258, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2097, 2097, 2097, 2097, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">2096, 2096, 131, -, -, 16, no</column>
<column name=" + Loop 1.1">128, 128, 2, 1, 1, 128, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 84</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 105</column>
<column name="Register">-, -, 32, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_133_p2">+, 0, 0, 15, 5, 1</column>
<column name="j_fu_157_p2">+, 0, 0, 15, 8, 1</column>
<column name="tmp_409_fu_167_p2">+, 0, 0, 20, 13, 13</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="exitcond1_fu_127_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="exitcond_fu_151_p2">icmp, 0, 0, 13, 8, 9</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="i_i_reg_105">9, 2, 5, 10</column>
<column name="j_i_reg_116">9, 2, 8, 16</column>
<column name="mat_cols_V_blk_n">9, 2, 1, 2</column>
<column name="mat_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="mat_rows_V_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="exitcond_reg_191">1, 0, 1, 0</column>
<column name="i_i_reg_105">5, 0, 5, 0</column>
<column name="i_reg_181">5, 0, 5, 0</column>
<column name="j_i_reg_116">8, 0, 8, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_408_cast_reg_186">5, 0, 13, 8</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Array2D2Mat.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Array2D2Mat.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Array2D2Mat.1, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Array2D2Mat.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Array2D2Mat.1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Array2D2Mat.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Array2D2Mat.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Array2D2Mat.1, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Array2D2Mat.1, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Array2D2Mat.1, return value</column>
<column name="arr_val_address0">out, 11, ap_memory, arr_val, array</column>
<column name="arr_val_ce0">out, 1, ap_memory, arr_val, array</column>
<column name="arr_val_q0">in, 8, ap_memory, arr_val, array</column>
<column name="mat_data_stream_V_din">out, 8, ap_fifo, mat_data_stream_V, pointer</column>
<column name="mat_data_stream_V_full_n">in, 1, ap_fifo, mat_data_stream_V, pointer</column>
<column name="mat_data_stream_V_write">out, 1, ap_fifo, mat_data_stream_V, pointer</column>
<column name="mat_rows_V_din">out, 6, ap_fifo, mat_rows_V, pointer</column>
<column name="mat_rows_V_full_n">in, 1, ap_fifo, mat_rows_V, pointer</column>
<column name="mat_rows_V_write">out, 1, ap_fifo, mat_rows_V, pointer</column>
<column name="mat_cols_V_din">out, 9, ap_fifo, mat_cols_V, pointer</column>
<column name="mat_cols_V_full_n">in, 1, ap_fifo, mat_cols_V, pointer</column>
<column name="mat_cols_V_write">out, 1, ap_fifo, mat_cols_V, pointer</column>
</table>
</item>
</section>
</profile>
