[2025-09-17 06:49:41] START suite=qualcomm_srv trace=srv580_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv580_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2627651 heartbeat IPC: 3.806 cumulative IPC: 3.806 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5076836 heartbeat IPC: 4.083 cumulative IPC: 3.939 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5076836 cumulative IPC: 3.939 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5076836 cumulative IPC: 3.939 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13829767 heartbeat IPC: 1.142 cumulative IPC: 1.142 (Simulation time: 00 hr 02 min 28 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 22601930 heartbeat IPC: 1.14 cumulative IPC: 1.141 (Simulation time: 00 hr 03 min 38 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 31212571 heartbeat IPC: 1.161 cumulative IPC: 1.148 (Simulation time: 00 hr 04 min 47 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 39987273 heartbeat IPC: 1.14 cumulative IPC: 1.146 (Simulation time: 00 hr 05 min 53 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 48686148 heartbeat IPC: 1.15 cumulative IPC: 1.147 (Simulation time: 00 hr 07 min 02 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 57344086 heartbeat IPC: 1.155 cumulative IPC: 1.148 (Simulation time: 00 hr 08 min 09 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv580_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000012 cycles: 66173524 heartbeat IPC: 1.133 cumulative IPC: 1.146 (Simulation time: 00 hr 09 min 21 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 74778250 heartbeat IPC: 1.162 cumulative IPC: 1.148 (Simulation time: 00 hr 10 min 29 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 83423143 heartbeat IPC: 1.157 cumulative IPC: 1.149 (Simulation time: 00 hr 11 min 38 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 87083766 cumulative IPC: 1.148 (Simulation time: 00 hr 12 min 48 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 87083766 cumulative IPC: 1.148 (Simulation time: 00 hr 12 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv580_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.148 instructions: 100000000 cycles: 87083766
CPU 0 Branch Prediction Accuracy: 92.46% MPKI: 13.54 Average ROB Occupancy at Mispredict: 28.32
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1384
BRANCH_INDIRECT: 0.3614
BRANCH_CONDITIONAL: 11.59
BRANCH_DIRECT_CALL: 0.5
BRANCH_INDIRECT_CALL: 0.5172
BRANCH_RETURN: 0.4338


====Backend Stall Breakdown====
ROB_STALL: 43966
LQ_STALL: 0
SQ_STALL: 380380


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 120.07547
REPLAY_LOAD: 41.157303
NON_REPLAY_LOAD: 9.23259

== Total ==
ADDR_TRANS: 6364
REPLAY_LOAD: 3663
NON_REPLAY_LOAD: 33939

== Counts ==
ADDR_TRANS: 53
REPLAY_LOAD: 89
NON_REPLAY_LOAD: 3676

cpu0->cpu0_STLB TOTAL        ACCESS:    2066399 HIT:    2053017 MISS:      13382 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2066399 HIT:    2053017 MISS:      13382 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 84.21 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9712124 HIT:    8686748 MISS:    1025376 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7919399 HIT:    7018009 MISS:     901390 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     602078 HIT:     506109 MISS:      95969 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1168254 HIT:    1151400 MISS:      16854 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22393 HIT:      11230 MISS:      11163 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.16 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15142058 HIT:    7586208 MISS:    7555850 MSHR_MERGE:    1830083
cpu0->cpu0_L1I LOAD         ACCESS:   15142058 HIT:    7586208 MISS:    7555850 MSHR_MERGE:    1830083
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.65 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29755359 HIT:   25224330 MISS:    4531029 MSHR_MERGE:    1712888
cpu0->cpu0_L1D LOAD         ACCESS:   16530312 HIT:   13838029 MISS:    2692283 MSHR_MERGE:     498613
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13197971 HIT:   11381751 MISS:    1816220 MSHR_MERGE:    1214142
cpu0->cpu0_L1D TRANSLATION  ACCESS:      27076 HIT:       4550 MISS:      22526 MSHR_MERGE:        133
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.09 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12440736 HIT:   10317186 MISS:    2123550 MSHR_MERGE:    1070859
cpu0->cpu0_ITLB LOAD         ACCESS:   12440736 HIT:   10317186 MISS:    2123550 MSHR_MERGE:    1070859
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.338 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28303207 HIT:   26939445 MISS:    1363762 MSHR_MERGE:     350054
cpu0->cpu0_DTLB LOAD         ACCESS:   28303207 HIT:   26939445 MISS:    1363762 MSHR_MERGE:     350054
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.747 cycles
cpu0->LLC TOTAL        ACCESS:    1169084 HIT:    1142492 MISS:      26592 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     901390 HIT:     883658 MISS:      17732 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      95969 HIT:      90190 MISS:       5779 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     160562 HIT:     160425 MISS:        137 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      11163 HIT:       8219 MISS:       2944 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 107 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1209
  ROW_BUFFER_MISS:      25244
  AVG DBUS CONGESTED CYCLE: 3.25
Channel 0 WQ ROW_BUFFER_HIT:        121
  ROW_BUFFER_MISS:       2100
  FULL:          0
Channel 0 REFRESHES ISSUED:       7257

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       499000       571563        83257         2048
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           49         2353          836          250
  STLB miss resolved @ L2C                0         1947         2763         1043          107
  STLB miss resolved @ LLC                0          466         1142         3489          615
  STLB miss resolved @ MEM                0            1          372         2379         1210

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             188290        56429      1373107       169381          242
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2         1312          299           54
  STLB miss resolved @ L2C                0         1050         7062         1468            4
  STLB miss resolved @ LLC                0          282         2409         1437           54
  STLB miss resolved @ MEM                0            1           65          139          175
[2025-09-17 07:02:29] END   suite=qualcomm_srv trace=srv580_ap (rc=0)
