`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 05/13/2021 01:32:35 PM
// Design Name: 
// Module Name: compression_sim
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module compression_sim(

    );
    logic [31:0] w [0:63];
    logic clk = 0, rst;
    logic flg;
    logic [255:0] y;
    
    Compression compression_sim(.*);
    
    always begin
    #5 
    clk ^= 1;
    end
    
    initial begin
        rst = 1;
        w = {32'b01101000011001010110110001101100,32'b01101111001000000111011101101111
        ,32'b01110010011011000110010010000000,32'b00000000000000000000000000000000
        ,32'b00000000000000000000000000000000,32'b00000000000000000000000000000000
        ,32'b00000000000000000000000000000000,32'b00000000000000000000000000000000
        ,32'b00000000000000000000000000000000,32'b00000000000000000000000000000000
        ,32'b00000000000000000000000000000000,32'b00000000000000000000000000000000
        ,32'b00000000000000000000000000000000,32'b00000000000000000000000000000000
        ,32'b00000000000000000000000000000000,32'b00000000000000000000000001011000
        ,32'b00110111010001110000001000110111,32'b10000110110100001100000000110001
        ,32'b11010011101111010001000100001011,32'b01111000001111110100011110000010
        ,32'b00101010100100000111110011101101,32'b01001011001011110111110011001001
        ,32'b00110001111000011001010001011101,32'b10001001001101100100100101100100
        ,32'b01111111011110100000011011011010,32'b11000001011110011010100100111010
        ,32'b10111011111010001111011001010101,32'b00001100000110101110001111100110
        ,32'b10110000111111100000110101111101,32'b01011111011011100101010110010011
        ,32'b00000000100010011001101101010010,32'b00000111111100011100101010010100
        ,32'b00111011010111111110010111010110,32'b01101000011001010110001011100110
        ,32'b11001000010011100000101010011110,32'b00000110101011111001101100100101
        ,32'b10010010111011110110010011010111,32'b01100011111110010101111001011010
        ,32'b11100011000101100110011111010111,32'b10000100001110111101111000010110
        ,32'b11101110111011001010100001011011,32'b10100000010011111111001000100001
        ,32'b11111001000110001010110110111000,32'b00010100101010001001001000011001
        ,32'b00010000100001000101001100011101,32'b01100000100100111110000011001101
        ,32'b10000011000000110101111111101001,32'b11010101101011100111100100111000
        ,32'b00111001001111110000010110101101,32'b11111011010010110001101111101111
        ,32'b11101011011101011111111100101001,32'b01101010001101101001010100110100
        ,32'b00100010111111001001110011011000,32'b10101001011101000000110100101011
        ,32'b01100000110011110011100010000101,32'b11000100101011001001100000111010
        ,32'b00010001010000101111110110101101,32'b10110000101100000001110111011001
        ,32'b10011000111100001100001101101111,32'b01110010000101111011100000011110
        ,32'b10100010110101000110011110011010,32'b00000001000011111001100101111011
        ,32'b11111100000101110100111100001010,32'b11000010110000101110101100010110};
    end
    
endmodule
