m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/simulation/modelsim
Eqspi_slave_controller
Z1 w1590330172
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/QSPI_Slave_Controller.vhd
Z6 FC:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/QSPI_Slave_Controller.vhd
l0
L5
VBCJm;RHX9<IgZilkQ3WFz2
!s100 Yoc3[kRK7fDjzfXAaYJ^23
Z7 OV;C;10.5b;63
31
Z8 !s110 1590330176
!i10b 1
Z9 !s108 1590330176.000000
Z10 !s90 -reportprogress|300|-93|-work|work|C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/QSPI_Slave_Controller.vhd|
Z11 !s107 C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/QSPI_Slave_Controller.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1 CvgOpt 0
Aqspi_slave_controller_v3
R2
R3
R4
DEx4 work 21 qspi_slave_controller 0 22 BCJm;RHX9<IgZilkQ3WFz2
l31
L22
VM;ZHD6J>dc71j5j`975[X1
!s100 L5N7F>CKH8hdIW4W<7>he3
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eqspi_slave_controller_vhd_tst
Z14 w1590329938
R2
R3
R4
R0
Z15 8C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/simulation/modelsim/QSPI_Slave_Controller.vht
Z16 FC:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/simulation/modelsim/QSPI_Slave_Controller.vht
l0
L5
VJ2C<8Glc6>dPLlY@^JI<83
!s100 =Tb0Bhm5DFhcHbVIX]KEP0
R7
32
Z17 !s110 1590330178
!i10b 1
Z18 !s108 1590330178.000000
Z19 !s90 -reportprogress|300|-work|work|C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/simulation/modelsim/QSPI_Slave_Controller.vht|
Z20 !s107 C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/simulation/modelsim/QSPI_Slave_Controller.vht|
!i113 1
Z21 o-work work
R13
Aqspi_slave_controller_arch
R2
R3
R4
Z22 DEx4 work 29 qspi_slave_controller_vhd_tst 0 22 J2C<8Glc6>dPLlY@^JI<83
l28
L7
Z23 VfCa3c2A181GZ36[;eS:;N1
Z24 !s100 h?P:iK2a_RMa>3;SS3nPf1
R7
32
R17
!i10b 1
R18
R19
R20
!i113 1
R21
R13
Evga_controller_vhd_tst
Z25 w1590227783
R2
R3
R4
R0
Z26 8C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/simulation/modelsim/VGA_Controller.vht
Z27 FC:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/simulation/modelsim/VGA_Controller.vht
l0
L5
VVJ5jYK[fYeW20dU5D4iX82
!s100 __J06U]]0B;3<:;G`=9OJ3
R7
31
Z28 !s110 1590314774
!i10b 1
Z29 !s108 1590314773.000000
Z30 !s90 -reportprogress|300|-93|-work|work|C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/simulation/modelsim/VGA_Controller.vht|
Z31 !s107 C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/simulation/modelsim/VGA_Controller.vht|
!i113 1
R12
R13
Avga_controller_arch
R2
R3
R4
DEx4 work 22 vga_controller_vhd_tst 0 22 VJ5jYK[fYeW20dU5D4iX82
l36
L7
VzSSN84l5^[OFkDTISdf^V1
!s100 fjD88<1jDUnO1fM;MD[kA1
R7
31
R28
!i10b 1
R29
R30
R31
!i113 1
R12
R13
