{
  "Top": "dut",
  "RtlTop": "dut",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    "DirectiveTcl": [
      "set_directive_unroll dense_lay\/dense_inner -factor 32",
      "set_directive_array_partition dense_lay ",
      "set_directive_array_partition mlp_xcel ",
      "set_directive_array_partition mlp_xcel ",
      "set_directive_array_partition mlp_xcel ",
      "set_directive_array_partition mlp_xcel ",
      "set_directive_array_partition mlp_xcel ",
      "set_directive_unroll final\/final_inner ",
      "set_directive_array_partition final ",
      "set_directive_array_partition final ",
      "set_directive_unroll relu\/relu_outer ",
      "set_directive_array_partition relu ",
      "set_directive_unroll generate_binary_matrix\/gen_neur ",
      "set_directive_array_partition generate_binary_matrix "
    ],
    "DirectiveInfo": [
      "unroll dense_lay\/dense_inner {{factor 32}} {}",
      "array_partition dense_lay {{partition positionBooleanCmd} {variable positionBooleanTextRequiredinput} {complete positionBoolean0type} {dim 1}} {}",
      "array_partition mlp_xcel {{partition positionBooleanCmd} {variable positionBooleanTextRequiredw1} {complete positionBoolean0type} {dim 1}} {}",
      "array_partition mlp_xcel {{partition positionBooleanCmd} {variable positionBooleanTextRequiredw2} {complete positionBoolean0type} {dim 1}} {}",
      "array_partition mlp_xcel {{partition positionBooleanCmd} {variable positionBooleanTextRequiredw3} {complete positionBoolean0type} {dim 1}} {}",
      "array_partition mlp_xcel {{partition positionBooleanCmd} {variable positionBooleanTextRequiredw4} {complete positionBoolean0type} {dim 1}} {}",
      "array_partition mlp_xcel {{partition positionBooleanCmd} {variable positionBooleanTextRequiredw5} {complete positionBoolean0type} {dim 1}} {}",
      "unroll final\/final_inner {} {}",
      "array_partition final {{partition positionBooleanCmd} {variable positionBooleanTextRequiredinput} {complete positionBoolean0type} {dim 1}} {}",
      "array_partition final {{partition positionBooleanCmd} {variable positionBooleanTextRequiredweight} {complete positionBoolean0type} {dim 1}} {}",
      "unroll relu\/relu_outer {} {}",
      "array_partition relu {{partition positionBooleanCmd} {variable positionBooleanTextRequireddata} {complete positionBoolean0type} {dim 1}} {}",
      "unroll generate_binary_matrix\/gen_neur {} {}",
      "array_partition generate_binary_matrix {{partition positionBooleanCmd} {variable positionBooleanTextRequiredmatrix} {complete positionBoolean0type} {dim 2}} {}"
    ]
  },
  "Args": {
    "strm_in": {
      "index": "0",
      "type": {"dataType": "ap_fixed"}
    },
    "strm_out": {
      "index": "1",
      "type": {"dataType": "ap_fixed"}
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "189971",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "dut",
    "Version": "1.0",
    "DisplayName": "Dut",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/mlp.cpp"],
    "Vhdl": [
      "impl\/vhdl\/calculate_variance.vhd",
      "impl\/vhdl\/dense_lay_9_64_s.vhd",
      "impl\/vhdl\/dense_lay_9_64_s_cud.vhd",
      "impl\/vhdl\/dense_lay_9_64_s_dEe.vhd",
      "impl\/vhdl\/dense_lay_9_64_s_eOg.vhd",
      "impl\/vhdl\/dense_lay_9_64_s_fYi.vhd",
      "impl\/vhdl\/dense_lay_9_64_s_g8j.vhd",
      "impl\/vhdl\/dense_lay_9_64_s_hbi.vhd",
      "impl\/vhdl\/dense_lay_9_64_s_ibs.vhd",
      "impl\/vhdl\/dense_lay_9_64_s_jbC.vhd",
      "impl\/vhdl\/dense_lay_9_64_s_kbM.vhd",
      "impl\/vhdl\/dense_lay_9_64_s_lbW.vhd",
      "impl\/vhdl\/dense_lay_16_16_s.vhd",
      "impl\/vhdl\/dense_lay_16_16_sb0s.vhd",
      "impl\/vhdl\/dense_lay_16_16_sb1s.vhd",
      "impl\/vhdl\/dense_lay_16_16_sb2s.vhd",
      "impl\/vhdl\/dense_lay_16_16_sb3s.vhd",
      "impl\/vhdl\/dense_lay_16_16_sb4t.vhd",
      "impl\/vhdl\/dense_lay_16_16_sb5t.vhd",
      "impl\/vhdl\/dense_lay_16_16_sb6t.vhd",
      "impl\/vhdl\/dense_lay_16_16_sb7t.vhd",
      "impl\/vhdl\/dense_lay_16_16_sb8t.vhd",
      "impl\/vhdl\/dense_lay_16_16_sb9t.vhd",
      "impl\/vhdl\/dense_lay_16_16_sbWr.vhd",
      "impl\/vhdl\/dense_lay_16_16_sbXr.vhd",
      "impl\/vhdl\/dense_lay_16_16_sbYs.vhd",
      "impl\/vhdl\/dense_lay_16_16_sbZs.vhd",
      "impl\/vhdl\/dense_lay_16_16_scau.vhd",
      "impl\/vhdl\/dense_lay_16_16_scbu.vhd",
      "impl\/vhdl\/dense_lay_16_16_sccu.vhd",
      "impl\/vhdl\/dense_lay_32_16_s.vhd",
      "impl\/vhdl\/dense_lay_32_16_sbAo.vhd",
      "impl\/vhdl\/dense_lay_32_16_sbBo.vhd",
      "impl\/vhdl\/dense_lay_32_16_sbCo.vhd",
      "impl\/vhdl\/dense_lay_32_16_sbDo.vhd",
      "impl\/vhdl\/dense_lay_32_16_sbEo.vhd",
      "impl\/vhdl\/dense_lay_32_16_sbFp.vhd",
      "impl\/vhdl\/dense_lay_32_16_sbGp.vhd",
      "impl\/vhdl\/dense_lay_32_16_sbHp.vhd",
      "impl\/vhdl\/dense_lay_32_16_sbIp.vhd",
      "impl\/vhdl\/dense_lay_32_16_sbJp.vhd",
      "impl\/vhdl\/dense_lay_32_16_sbKp.vhd",
      "impl\/vhdl\/dense_lay_32_16_sbLp.vhd",
      "impl\/vhdl\/dense_lay_32_16_sbMq.vhd",
      "impl\/vhdl\/dense_lay_32_16_sbNq.vhd",
      "impl\/vhdl\/dense_lay_32_16_sbOq.vhd",
      "impl\/vhdl\/dense_lay_32_16_sbpm.vhd",
      "impl\/vhdl\/dense_lay_32_16_sbPq.vhd",
      "impl\/vhdl\/dense_lay_32_16_sbqm.vhd",
      "impl\/vhdl\/dense_lay_32_16_sbQq.vhd",
      "impl\/vhdl\/dense_lay_32_16_sbrm.vhd",
      "impl\/vhdl\/dense_lay_32_16_sbRq.vhd",
      "impl\/vhdl\/dense_lay_32_16_sbsm.vhd",
      "impl\/vhdl\/dense_lay_32_16_sbSr.vhd",
      "impl\/vhdl\/dense_lay_32_16_sbtn.vhd",
      "impl\/vhdl\/dense_lay_32_16_sbTr.vhd",
      "impl\/vhdl\/dense_lay_32_16_sbun.vhd",
      "impl\/vhdl\/dense_lay_32_16_sbUr.vhd",
      "impl\/vhdl\/dense_lay_32_16_sbvn.vhd",
      "impl\/vhdl\/dense_lay_32_16_sbVr.vhd",
      "impl\/vhdl\/dense_lay_32_16_sbwn.vhd",
      "impl\/vhdl\/dense_lay_32_16_sbxn.vhd",
      "impl\/vhdl\/dense_lay_32_16_sbyn.vhd",
      "impl\/vhdl\/dense_lay_32_16_sbzo.vhd",
      "impl\/vhdl\/dense_lay_64_32_s.vhd",
      "impl\/vhdl\/dense_lay_64_32_s0iy.vhd",
      "impl\/vhdl\/dense_lay_64_32_s1iI.vhd",
      "impl\/vhdl\/dense_lay_64_32_s2iS.vhd",
      "impl\/vhdl\/dense_lay_64_32_s3i2.vhd",
      "impl\/vhdl\/dense_lay_64_32_s4jc.vhd",
      "impl\/vhdl\/dense_lay_64_32_s5jm.vhd",
      "impl\/vhdl\/dense_lay_64_32_s6jw.vhd",
      "impl\/vhdl\/dense_lay_64_32_s7jG.vhd",
      "impl\/vhdl\/dense_lay_64_32_s8jQ.vhd",
      "impl\/vhdl\/dense_lay_64_32_s9j0.vhd",
      "impl\/vhdl\/dense_lay_64_32_sAem.vhd",
      "impl\/vhdl\/dense_lay_64_32_sbak.vhd",
      "impl\/vhdl\/dense_lay_64_32_sbbk.vhd",
      "impl\/vhdl\/dense_lay_64_32_sbck.vhd",
      "impl\/vhdl\/dense_lay_64_32_sbdk.vhd",
      "impl\/vhdl\/dense_lay_64_32_sbek.vhd",
      "impl\/vhdl\/dense_lay_64_32_sBew.vhd",
      "impl\/vhdl\/dense_lay_64_32_sbfk.vhd",
      "impl\/vhdl\/dense_lay_64_32_sbgk.vhd",
      "impl\/vhdl\/dense_lay_64_32_sbhl.vhd",
      "impl\/vhdl\/dense_lay_64_32_sbil.vhd",
      "impl\/vhdl\/dense_lay_64_32_sbjl.vhd",
      "impl\/vhdl\/dense_lay_64_32_sbkl.vhd",
      "impl\/vhdl\/dense_lay_64_32_sbll.vhd",
      "impl\/vhdl\/dense_lay_64_32_sbml.vhd",
      "impl\/vhdl\/dense_lay_64_32_sbnm.vhd",
      "impl\/vhdl\/dense_lay_64_32_sbom.vhd",
      "impl\/vhdl\/dense_lay_64_32_sCeG.vhd",
      "impl\/vhdl\/dense_lay_64_32_sDeQ.vhd",
      "impl\/vhdl\/dense_lay_64_32_sEe0.vhd",
      "impl\/vhdl\/dense_lay_64_32_sFfa.vhd",
      "impl\/vhdl\/dense_lay_64_32_sGfk.vhd",
      "impl\/vhdl\/dense_lay_64_32_sHfu.vhd",
      "impl\/vhdl\/dense_lay_64_32_sIfE.vhd",
      "impl\/vhdl\/dense_lay_64_32_sJfO.vhd",
      "impl\/vhdl\/dense_lay_64_32_sKfY.vhd",
      "impl\/vhdl\/dense_lay_64_32_sLf8.vhd",
      "impl\/vhdl\/dense_lay_64_32_smb6.vhd",
      "impl\/vhdl\/dense_lay_64_32_sMgi.vhd",
      "impl\/vhdl\/dense_lay_64_32_sncg.vhd",
      "impl\/vhdl\/dense_lay_64_32_sNgs.vhd",
      "impl\/vhdl\/dense_lay_64_32_socq.vhd",
      "impl\/vhdl\/dense_lay_64_32_sOgC.vhd",
      "impl\/vhdl\/dense_lay_64_32_spcA.vhd",
      "impl\/vhdl\/dense_lay_64_32_sPgM.vhd",
      "impl\/vhdl\/dense_lay_64_32_sqcK.vhd",
      "impl\/vhdl\/dense_lay_64_32_sQgW.vhd",
      "impl\/vhdl\/dense_lay_64_32_srcU.vhd",
      "impl\/vhdl\/dense_lay_64_32_sRg6.vhd",
      "impl\/vhdl\/dense_lay_64_32_ssc4.vhd",
      "impl\/vhdl\/dense_lay_64_32_sShg.vhd",
      "impl\/vhdl\/dense_lay_64_32_stde.vhd",
      "impl\/vhdl\/dense_lay_64_32_sThq.vhd",
      "impl\/vhdl\/dense_lay_64_32_sudo.vhd",
      "impl\/vhdl\/dense_lay_64_32_sUhA.vhd",
      "impl\/vhdl\/dense_lay_64_32_svdy.vhd",
      "impl\/vhdl\/dense_lay_64_32_sVhK.vhd",
      "impl\/vhdl\/dense_lay_64_32_swdI.vhd",
      "impl\/vhdl\/dense_lay_64_32_sWhU.vhd",
      "impl\/vhdl\/dense_lay_64_32_sxdS.vhd",
      "impl\/vhdl\/dense_lay_64_32_sXh4.vhd",
      "impl\/vhdl\/dense_lay_64_32_syd2.vhd",
      "impl\/vhdl\/dense_lay_64_32_sYie.vhd",
      "impl\/vhdl\/dense_lay_64_32_szec.vhd",
      "impl\/vhdl\/dense_lay_64_32_sZio.vhd",
      "impl\/vhdl\/dut_fmul_32ns_32nbkb.vhd",
      "impl\/vhdl\/dut_fpext_32ns_64cdu.vhd",
      "impl\/vhdl\/dut_fsqrt_32ns_32ceu.vhd",
      "impl\/vhdl\/dut_mul_57ns_55s_cfu.vhd",
      "impl\/vhdl\/dut_mux_164_1_1_1.vhd",
      "impl\/vhdl\/dut_mux_325_1_1_1.vhd",
      "impl\/vhdl\/dut_mux_646_1_1_1.vhd",
      "impl\/vhdl\/generate_binary_matr.vhd",
      "impl\/vhdl\/generate_binary_matr_1.vhd",
      "impl\/vhdl\/generate_binary_matr_2.vhd",
      "impl\/vhdl\/mlp_xcel.vhd",
      "impl\/vhdl\/mlp_xcel_mask0_0.vhd",
      "impl\/vhdl\/mlp_xcel_outputs_V.vhd",
      "impl\/vhdl\/relu_64_s.vhd",
      "impl\/vhdl\/dut.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/calculate_variance.v",
      "impl\/verilog\/dense_lay_9_64_s.v",
      "impl\/verilog\/dense_lay_9_64_s_cud.v",
      "impl\/verilog\/dense_lay_9_64_s_cud_rom.dat",
      "impl\/verilog\/dense_lay_9_64_s_dEe.v",
      "impl\/verilog\/dense_lay_9_64_s_dEe_rom.dat",
      "impl\/verilog\/dense_lay_9_64_s_eOg.v",
      "impl\/verilog\/dense_lay_9_64_s_eOg_rom.dat",
      "impl\/verilog\/dense_lay_9_64_s_fYi.v",
      "impl\/verilog\/dense_lay_9_64_s_fYi_rom.dat",
      "impl\/verilog\/dense_lay_9_64_s_g8j.v",
      "impl\/verilog\/dense_lay_9_64_s_g8j_rom.dat",
      "impl\/verilog\/dense_lay_9_64_s_hbi.v",
      "impl\/verilog\/dense_lay_9_64_s_hbi_rom.dat",
      "impl\/verilog\/dense_lay_9_64_s_ibs.v",
      "impl\/verilog\/dense_lay_9_64_s_ibs_rom.dat",
      "impl\/verilog\/dense_lay_9_64_s_jbC.v",
      "impl\/verilog\/dense_lay_9_64_s_jbC_rom.dat",
      "impl\/verilog\/dense_lay_9_64_s_kbM.v",
      "impl\/verilog\/dense_lay_9_64_s_kbM_rom.dat",
      "impl\/verilog\/dense_lay_9_64_s_lbW.v",
      "impl\/verilog\/dense_lay_9_64_s_lbW_rom.dat",
      "impl\/verilog\/dense_lay_16_16_s.v",
      "impl\/verilog\/dense_lay_16_16_sb0s.v",
      "impl\/verilog\/dense_lay_16_16_sb0s_rom.dat",
      "impl\/verilog\/dense_lay_16_16_sb1s.v",
      "impl\/verilog\/dense_lay_16_16_sb1s_rom.dat",
      "impl\/verilog\/dense_lay_16_16_sb2s.v",
      "impl\/verilog\/dense_lay_16_16_sb2s_rom.dat",
      "impl\/verilog\/dense_lay_16_16_sb3s.v",
      "impl\/verilog\/dense_lay_16_16_sb3s_rom.dat",
      "impl\/verilog\/dense_lay_16_16_sb4t.v",
      "impl\/verilog\/dense_lay_16_16_sb4t_rom.dat",
      "impl\/verilog\/dense_lay_16_16_sb5t.v",
      "impl\/verilog\/dense_lay_16_16_sb5t_rom.dat",
      "impl\/verilog\/dense_lay_16_16_sb6t.v",
      "impl\/verilog\/dense_lay_16_16_sb6t_rom.dat",
      "impl\/verilog\/dense_lay_16_16_sb7t.v",
      "impl\/verilog\/dense_lay_16_16_sb7t_rom.dat",
      "impl\/verilog\/dense_lay_16_16_sb8t.v",
      "impl\/verilog\/dense_lay_16_16_sb8t_rom.dat",
      "impl\/verilog\/dense_lay_16_16_sb9t.v",
      "impl\/verilog\/dense_lay_16_16_sb9t_rom.dat",
      "impl\/verilog\/dense_lay_16_16_sbWr.v",
      "impl\/verilog\/dense_lay_16_16_sbWr_rom.dat",
      "impl\/verilog\/dense_lay_16_16_sbXr.v",
      "impl\/verilog\/dense_lay_16_16_sbXr_rom.dat",
      "impl\/verilog\/dense_lay_16_16_sbYs.v",
      "impl\/verilog\/dense_lay_16_16_sbYs_rom.dat",
      "impl\/verilog\/dense_lay_16_16_sbZs.v",
      "impl\/verilog\/dense_lay_16_16_sbZs_rom.dat",
      "impl\/verilog\/dense_lay_16_16_scau.v",
      "impl\/verilog\/dense_lay_16_16_scau_rom.dat",
      "impl\/verilog\/dense_lay_16_16_scbu.v",
      "impl\/verilog\/dense_lay_16_16_scbu_rom.dat",
      "impl\/verilog\/dense_lay_16_16_sccu.v",
      "impl\/verilog\/dense_lay_16_16_sccu_rom.dat",
      "impl\/verilog\/dense_lay_32_16_s.v",
      "impl\/verilog\/dense_lay_32_16_sbAo.v",
      "impl\/verilog\/dense_lay_32_16_sbAo_rom.dat",
      "impl\/verilog\/dense_lay_32_16_sbBo.v",
      "impl\/verilog\/dense_lay_32_16_sbBo_rom.dat",
      "impl\/verilog\/dense_lay_32_16_sbCo.v",
      "impl\/verilog\/dense_lay_32_16_sbCo_rom.dat",
      "impl\/verilog\/dense_lay_32_16_sbDo.v",
      "impl\/verilog\/dense_lay_32_16_sbDo_rom.dat",
      "impl\/verilog\/dense_lay_32_16_sbEo.v",
      "impl\/verilog\/dense_lay_32_16_sbEo_rom.dat",
      "impl\/verilog\/dense_lay_32_16_sbFp.v",
      "impl\/verilog\/dense_lay_32_16_sbFp_rom.dat",
      "impl\/verilog\/dense_lay_32_16_sbGp.v",
      "impl\/verilog\/dense_lay_32_16_sbGp_rom.dat",
      "impl\/verilog\/dense_lay_32_16_sbHp.v",
      "impl\/verilog\/dense_lay_32_16_sbHp_rom.dat",
      "impl\/verilog\/dense_lay_32_16_sbIp.v",
      "impl\/verilog\/dense_lay_32_16_sbIp_rom.dat",
      "impl\/verilog\/dense_lay_32_16_sbJp.v",
      "impl\/verilog\/dense_lay_32_16_sbJp_rom.dat",
      "impl\/verilog\/dense_lay_32_16_sbKp.v",
      "impl\/verilog\/dense_lay_32_16_sbKp_rom.dat",
      "impl\/verilog\/dense_lay_32_16_sbLp.v",
      "impl\/verilog\/dense_lay_32_16_sbLp_rom.dat",
      "impl\/verilog\/dense_lay_32_16_sbMq.v",
      "impl\/verilog\/dense_lay_32_16_sbMq_rom.dat",
      "impl\/verilog\/dense_lay_32_16_sbNq.v",
      "impl\/verilog\/dense_lay_32_16_sbNq_rom.dat",
      "impl\/verilog\/dense_lay_32_16_sbOq.v",
      "impl\/verilog\/dense_lay_32_16_sbOq_rom.dat",
      "impl\/verilog\/dense_lay_32_16_sbpm.v",
      "impl\/verilog\/dense_lay_32_16_sbpm_rom.dat",
      "impl\/verilog\/dense_lay_32_16_sbPq.v",
      "impl\/verilog\/dense_lay_32_16_sbPq_rom.dat",
      "impl\/verilog\/dense_lay_32_16_sbqm.v",
      "impl\/verilog\/dense_lay_32_16_sbqm_rom.dat",
      "impl\/verilog\/dense_lay_32_16_sbQq.v",
      "impl\/verilog\/dense_lay_32_16_sbQq_rom.dat",
      "impl\/verilog\/dense_lay_32_16_sbrm.v",
      "impl\/verilog\/dense_lay_32_16_sbrm_rom.dat",
      "impl\/verilog\/dense_lay_32_16_sbRq.v",
      "impl\/verilog\/dense_lay_32_16_sbRq_rom.dat",
      "impl\/verilog\/dense_lay_32_16_sbsm.v",
      "impl\/verilog\/dense_lay_32_16_sbsm_rom.dat",
      "impl\/verilog\/dense_lay_32_16_sbSr.v",
      "impl\/verilog\/dense_lay_32_16_sbSr_rom.dat",
      "impl\/verilog\/dense_lay_32_16_sbtn.v",
      "impl\/verilog\/dense_lay_32_16_sbtn_rom.dat",
      "impl\/verilog\/dense_lay_32_16_sbTr.v",
      "impl\/verilog\/dense_lay_32_16_sbTr_rom.dat",
      "impl\/verilog\/dense_lay_32_16_sbun.v",
      "impl\/verilog\/dense_lay_32_16_sbun_rom.dat",
      "impl\/verilog\/dense_lay_32_16_sbUr.v",
      "impl\/verilog\/dense_lay_32_16_sbUr_rom.dat",
      "impl\/verilog\/dense_lay_32_16_sbvn.v",
      "impl\/verilog\/dense_lay_32_16_sbvn_rom.dat",
      "impl\/verilog\/dense_lay_32_16_sbVr.v",
      "impl\/verilog\/dense_lay_32_16_sbVr_rom.dat",
      "impl\/verilog\/dense_lay_32_16_sbwn.v",
      "impl\/verilog\/dense_lay_32_16_sbwn_rom.dat",
      "impl\/verilog\/dense_lay_32_16_sbxn.v",
      "impl\/verilog\/dense_lay_32_16_sbxn_rom.dat",
      "impl\/verilog\/dense_lay_32_16_sbyn.v",
      "impl\/verilog\/dense_lay_32_16_sbyn_rom.dat",
      "impl\/verilog\/dense_lay_32_16_sbzo.v",
      "impl\/verilog\/dense_lay_32_16_sbzo_rom.dat",
      "impl\/verilog\/dense_lay_64_32_s.v",
      "impl\/verilog\/dense_lay_64_32_s0iy.v",
      "impl\/verilog\/dense_lay_64_32_s0iy_rom.dat",
      "impl\/verilog\/dense_lay_64_32_s1iI.v",
      "impl\/verilog\/dense_lay_64_32_s1iI_rom.dat",
      "impl\/verilog\/dense_lay_64_32_s2iS.v",
      "impl\/verilog\/dense_lay_64_32_s2iS_rom.dat",
      "impl\/verilog\/dense_lay_64_32_s3i2.v",
      "impl\/verilog\/dense_lay_64_32_s3i2_rom.dat",
      "impl\/verilog\/dense_lay_64_32_s4jc.v",
      "impl\/verilog\/dense_lay_64_32_s4jc_rom.dat",
      "impl\/verilog\/dense_lay_64_32_s5jm.v",
      "impl\/verilog\/dense_lay_64_32_s5jm_rom.dat",
      "impl\/verilog\/dense_lay_64_32_s6jw.v",
      "impl\/verilog\/dense_lay_64_32_s6jw_rom.dat",
      "impl\/verilog\/dense_lay_64_32_s7jG.v",
      "impl\/verilog\/dense_lay_64_32_s7jG_rom.dat",
      "impl\/verilog\/dense_lay_64_32_s8jQ.v",
      "impl\/verilog\/dense_lay_64_32_s8jQ_rom.dat",
      "impl\/verilog\/dense_lay_64_32_s9j0.v",
      "impl\/verilog\/dense_lay_64_32_s9j0_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sAem.v",
      "impl\/verilog\/dense_lay_64_32_sAem_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sbak.v",
      "impl\/verilog\/dense_lay_64_32_sbak_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sbbk.v",
      "impl\/verilog\/dense_lay_64_32_sbbk_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sbck.v",
      "impl\/verilog\/dense_lay_64_32_sbck_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sbdk.v",
      "impl\/verilog\/dense_lay_64_32_sbdk_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sbek.v",
      "impl\/verilog\/dense_lay_64_32_sbek_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sBew.v",
      "impl\/verilog\/dense_lay_64_32_sBew_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sbfk.v",
      "impl\/verilog\/dense_lay_64_32_sbfk_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sbgk.v",
      "impl\/verilog\/dense_lay_64_32_sbgk_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sbhl.v",
      "impl\/verilog\/dense_lay_64_32_sbhl_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sbil.v",
      "impl\/verilog\/dense_lay_64_32_sbil_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sbjl.v",
      "impl\/verilog\/dense_lay_64_32_sbjl_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sbkl.v",
      "impl\/verilog\/dense_lay_64_32_sbkl_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sbll.v",
      "impl\/verilog\/dense_lay_64_32_sbll_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sbml.v",
      "impl\/verilog\/dense_lay_64_32_sbml_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sbnm.v",
      "impl\/verilog\/dense_lay_64_32_sbnm_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sbom.v",
      "impl\/verilog\/dense_lay_64_32_sbom_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sCeG.v",
      "impl\/verilog\/dense_lay_64_32_sCeG_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sDeQ.v",
      "impl\/verilog\/dense_lay_64_32_sDeQ_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sEe0.v",
      "impl\/verilog\/dense_lay_64_32_sEe0_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sFfa.v",
      "impl\/verilog\/dense_lay_64_32_sFfa_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sGfk.v",
      "impl\/verilog\/dense_lay_64_32_sGfk_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sHfu.v",
      "impl\/verilog\/dense_lay_64_32_sHfu_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sIfE.v",
      "impl\/verilog\/dense_lay_64_32_sIfE_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sJfO.v",
      "impl\/verilog\/dense_lay_64_32_sJfO_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sKfY.v",
      "impl\/verilog\/dense_lay_64_32_sKfY_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sLf8.v",
      "impl\/verilog\/dense_lay_64_32_sLf8_rom.dat",
      "impl\/verilog\/dense_lay_64_32_smb6.v",
      "impl\/verilog\/dense_lay_64_32_smb6_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sMgi.v",
      "impl\/verilog\/dense_lay_64_32_sMgi_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sncg.v",
      "impl\/verilog\/dense_lay_64_32_sncg_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sNgs.v",
      "impl\/verilog\/dense_lay_64_32_sNgs_rom.dat",
      "impl\/verilog\/dense_lay_64_32_socq.v",
      "impl\/verilog\/dense_lay_64_32_socq_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sOgC.v",
      "impl\/verilog\/dense_lay_64_32_sOgC_rom.dat",
      "impl\/verilog\/dense_lay_64_32_spcA.v",
      "impl\/verilog\/dense_lay_64_32_spcA_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sPgM.v",
      "impl\/verilog\/dense_lay_64_32_sPgM_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sqcK.v",
      "impl\/verilog\/dense_lay_64_32_sqcK_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sQgW.v",
      "impl\/verilog\/dense_lay_64_32_sQgW_rom.dat",
      "impl\/verilog\/dense_lay_64_32_srcU.v",
      "impl\/verilog\/dense_lay_64_32_srcU_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sRg6.v",
      "impl\/verilog\/dense_lay_64_32_sRg6_rom.dat",
      "impl\/verilog\/dense_lay_64_32_ssc4.v",
      "impl\/verilog\/dense_lay_64_32_ssc4_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sShg.v",
      "impl\/verilog\/dense_lay_64_32_sShg_rom.dat",
      "impl\/verilog\/dense_lay_64_32_stde.v",
      "impl\/verilog\/dense_lay_64_32_stde_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sThq.v",
      "impl\/verilog\/dense_lay_64_32_sThq_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sudo.v",
      "impl\/verilog\/dense_lay_64_32_sudo_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sUhA.v",
      "impl\/verilog\/dense_lay_64_32_sUhA_rom.dat",
      "impl\/verilog\/dense_lay_64_32_svdy.v",
      "impl\/verilog\/dense_lay_64_32_svdy_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sVhK.v",
      "impl\/verilog\/dense_lay_64_32_sVhK_rom.dat",
      "impl\/verilog\/dense_lay_64_32_swdI.v",
      "impl\/verilog\/dense_lay_64_32_swdI_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sWhU.v",
      "impl\/verilog\/dense_lay_64_32_sWhU_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sxdS.v",
      "impl\/verilog\/dense_lay_64_32_sxdS_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sXh4.v",
      "impl\/verilog\/dense_lay_64_32_sXh4_rom.dat",
      "impl\/verilog\/dense_lay_64_32_syd2.v",
      "impl\/verilog\/dense_lay_64_32_syd2_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sYie.v",
      "impl\/verilog\/dense_lay_64_32_sYie_rom.dat",
      "impl\/verilog\/dense_lay_64_32_szec.v",
      "impl\/verilog\/dense_lay_64_32_szec_rom.dat",
      "impl\/verilog\/dense_lay_64_32_sZio.v",
      "impl\/verilog\/dense_lay_64_32_sZio_rom.dat",
      "impl\/verilog\/dut_fmul_32ns_32nbkb.v",
      "impl\/verilog\/dut_fpext_32ns_64cdu.v",
      "impl\/verilog\/dut_fsqrt_32ns_32ceu.v",
      "impl\/verilog\/dut_mul_57ns_55s_cfu.v",
      "impl\/verilog\/dut_mux_164_1_1_1.v",
      "impl\/verilog\/dut_mux_325_1_1_1.v",
      "impl\/verilog\/dut_mux_646_1_1_1.v",
      "impl\/verilog\/generate_binary_matr.v",
      "impl\/verilog\/generate_binary_matr_1.v",
      "impl\/verilog\/generate_binary_matr_2.v",
      "impl\/verilog\/mlp_xcel.v",
      "impl\/verilog\/mlp_xcel_mask0_0.v",
      "impl\/verilog\/mlp_xcel_outputs_V.v",
      "impl\/verilog\/mlp_xcel_outputs_V_ram.dat",
      "impl\/verilog\/relu_64_s.v",
      "impl\/verilog\/dut.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/dut_ap_fmul_2_max_dsp_32_ip.tcl",
      "impl\/misc\/dut_ap_fpext_0_no_dsp_32_ip.tcl",
      "impl\/misc\/dut_ap_fsqrt_10_no_dsp_32_ip.tcl"
    ],
    "DesignXml": "\/home\/sjr275\/HLS-Final-Project\/Optimized\/ecelinux\/mlp.prj\/solution1\/.autopilot\/db\/dut.design.xml",
    "DebugDir": "\/home\/sjr275\/HLS-Final-Project\/Optimized\/ecelinux\/mlp.prj\/solution1\/.debug",
    "ProtoInst": ["\/home\/sjr275\/HLS-Final-Project\/Optimized\/ecelinux\/mlp.prj\/solution1\/.debug\/dut.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "dut_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name dut_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "dut_ap_fpext_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name dut_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "dut_ap_fsqrt_10_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 10 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name dut_ap_fsqrt_10_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "strm_in_V_V": {
      "type": "ap_fifo",
      "fifo_width": "27",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "real fixed signed 10",
          "Width": "27"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "strm_out_V_V": {
      "type": "ap_fifo",
      "fifo_width": "27",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "real fixed signed 10",
          "Width": "27"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "strm_in_V_V_dout": {
      "dir": "in",
      "width": "27"
    },
    "strm_in_V_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "strm_in_V_V_read": {
      "dir": "out",
      "width": "1"
    },
    "strm_out_V_V_din": {
      "dir": "out",
      "width": "27"
    },
    "strm_out_V_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "strm_out_V_V_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "dut",
      "Instances": [{
          "ModuleName": "mlp_xcel",
          "InstanceName": "grp_mlp_xcel_fu_388",
          "Instances": [
            {
              "ModuleName": "dense_lay_64_32_s",
              "InstanceName": "grp_dense_lay_64_32_s_fu_1530"
            },
            {
              "ModuleName": "generate_binary_matr",
              "InstanceName": "grp_generate_binary_matr_fu_1794"
            },
            {
              "ModuleName": "dense_lay_32_16_s",
              "InstanceName": "grp_dense_lay_32_16_s_fu_1928"
            },
            {
              "ModuleName": "dense_lay_9_64_s",
              "InstanceName": "grp_dense_lay_9_64_s_fu_2064"
            },
            {
              "ModuleName": "generate_binary_matr_1",
              "InstanceName": "grp_generate_binary_matr_1_fu_2227"
            },
            {
              "ModuleName": "dense_lay_16_16_s",
              "InstanceName": "grp_dense_lay_16_16_s_fu_2265"
            },
            {
              "ModuleName": "calculate_variance",
              "InstanceName": "grp_calculate_variance_fu_2353"
            },
            {
              "ModuleName": "generate_binary_matr_2",
              "InstanceName": "grp_generate_binary_matr_2_fu_2361"
            },
            {
              "ModuleName": "relu_64_s",
              "InstanceName": "call_ret2_relu_64_s_fu_2386"
            }
          ]
        }]
    },
    "Info": {
      "generate_binary_matr": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "generate_binary_matr_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "generate_binary_matr_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_lay_9_64_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_64_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "dense_lay_64_32_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_lay_32_16_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_lay_16_16_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "calculate_variance": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mlp_xcel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dut": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "generate_binary_matr": {
        "Latency": {
          "LatencyBest": "3201",
          "LatencyAvg": "3201",
          "LatencyWorst": "3201",
          "PipelineII": "3201",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.642"
        },
        "Loops": [{
            "Name": "gen_iter",
            "TripCount": "100",
            "Latency": "3200",
            "PipelineII": "",
            "PipelineDepth": "32"
          }],
        "Area": {
          "FF": "2089",
          "LUT": "7261",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "generate_binary_matr_1": {
        "Latency": {
          "LatencyBest": "1601",
          "LatencyAvg": "1601",
          "LatencyWorst": "1601",
          "PipelineII": "1601",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.642"
        },
        "Loops": [{
            "Name": "gen_iter",
            "TripCount": "100",
            "Latency": "1600",
            "PipelineII": "",
            "PipelineDepth": "16"
          }],
        "Area": {
          "FF": "1024",
          "LUT": "3677",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "generate_binary_matr_2": {
        "Latency": {
          "LatencyBest": "809",
          "LatencyAvg": "809",
          "LatencyWorst": "809",
          "PipelineII": "809",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.642"
        },
        "Loops": [{
            "Name": "gen_iter",
            "TripCount": "100",
            "Latency": "800",
            "PipelineII": "",
            "PipelineDepth": "8"
          }],
        "Area": {
          "DSP48E": "3",
          "FF": "753",
          "LUT": "2758",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "dense_lay_9_64_s": {
        "Latency": {
          "LatencyBest": "449",
          "LatencyAvg": "449",
          "LatencyWorst": "449",
          "PipelineII": "449",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.265"
        },
        "Loops": [{
            "Name": "dense_outer",
            "TripCount": "64",
            "Latency": "448",
            "PipelineII": "",
            "PipelineDepth": "7"
          }],
        "Area": {
          "BRAM_18K": "1",
          "DSP48E": "17",
          "FF": "3268",
          "LUT": "2773",
          "URAM": "0"
        }
      },
      "relu_64_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "0.766"
        },
        "Area": {
          "FF": "0",
          "LUT": "1664",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "dense_lay_64_32_s": {
        "Latency": {
          "LatencyBest": "993",
          "LatencyAvg": "993",
          "LatencyWorst": "993",
          "PipelineII": "993",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.265"
        },
        "Loops": [{
            "Name": "dense_outer",
            "TripCount": "32",
            "Latency": "992",
            "PipelineII": "",
            "PipelineDepth": "31",
            "Loops": [{
                "Name": "dense_inner",
                "TripCount": "2",
                "Latency": "26",
                "PipelineII": "",
                "PipelineDepth": "13"
              }]
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "64",
          "FF": "6293",
          "LUT": "6012",
          "URAM": "0"
        }
      },
      "dense_lay_32_16_s": {
        "Latency": {
          "LatencyBest": "225",
          "LatencyAvg": "225",
          "LatencyWorst": "225",
          "PipelineII": "225",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.265"
        },
        "Loops": [{
            "Name": "dense_outer",
            "TripCount": "16",
            "Latency": "224",
            "PipelineII": "",
            "PipelineDepth": "14"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "53",
          "FF": "4023",
          "LUT": "3543",
          "URAM": "0"
        }
      },
      "dense_lay_16_16_s": {
        "Latency": {
          "LatencyBest": "145",
          "LatencyAvg": "145",
          "LatencyWorst": "145",
          "PipelineII": "145",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.265"
        },
        "Loops": [{
            "Name": "dense_outer",
            "TripCount": "16",
            "Latency": "144",
            "PipelineII": "",
            "PipelineDepth": "9"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "27",
          "FF": "2531",
          "LUT": "2071",
          "URAM": "0"
        }
      },
      "calculate_variance": {
        "Latency": {
          "LatencyBest": "719",
          "LatencyAvg": "719",
          "LatencyWorst": "719",
          "PipelineII": "719",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.670"
        },
        "Loops": [{
            "Name": "iterate_runs_var",
            "TripCount": "100",
            "Latency": "700",
            "PipelineII": "",
            "PipelineDepth": "7"
          }],
        "Area": {
          "DSP48E": "10",
          "FF": "1434",
          "LUT": "3027",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "mlp_xcel": {
        "Latency": {
          "LatencyBest": "189949",
          "LatencyAvg": "189949",
          "LatencyWorst": "189949",
          "PipelineII": "189949",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.670"
        },
        "Loops": [
          {
            "Name": "iterate_num_monte_runs",
            "TripCount": "100",
            "Latency": "182400",
            "PipelineII": "",
            "PipelineDepth": "1824"
          },
          {
            "Name": "iterate_runs_mean",
            "TripCount": "100",
            "Latency": "400",
            "PipelineII": "",
            "PipelineDepth": "4"
          }
        ],
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "195",
          "FF": "29302",
          "LUT": "41587",
          "URAM": "0"
        }
      },
      "dut": {
        "Latency": {
          "LatencyBest": "189971",
          "LatencyAvg": "189971",
          "LatencyWorst": "189971",
          "PipelineII": "189972",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.670"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "9",
            "Latency": "18",
            "PipelineII": "",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "195",
          "FF": "29857",
          "LUT": "41691",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "dut",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-12-02 09:47:36 EST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
