
TP Audio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000099dc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000031c  08009b6c  08009b6c  0000ab6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e88  08009e88  0000b06c  2**0
                  CONTENTS
  4 .ARM          00000008  08009e88  08009e88  0000ae88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009e90  08009e90  0000b06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e90  08009e90  0000ae90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009e94  08009e94  0000ae94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08009e98  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001424  2000006c  08009f04  0000b06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001490  08009f04  0000b490  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b898  00000000  00000000  0000b09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004810  00000000  00000000  00026934  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001798  00000000  00000000  0002b148  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001219  00000000  00000000  0002c8e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c549  00000000  00000000  0002daf9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001fafc  00000000  00000000  0005a042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fbb8b  00000000  00000000  00079b3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001756c9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006b34  00000000  00000000  0017570c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  0017c240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009b54 	.word	0x08009b54

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08009b54 	.word	0x08009b54

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <MCP23S17_WriteRegister>:
#include "components/MCP23S17.h"




HAL_StatusTypeDef MCP23S17_WriteRegister(uint8_t reg, uint8_t data){
 8000580:	b580      	push	{r7, lr}
 8000582:	b084      	sub	sp, #16
 8000584:	af00      	add	r7, sp, #0
 8000586:	4603      	mov	r3, r0
 8000588:	460a      	mov	r2, r1
 800058a:	71fb      	strb	r3, [r7, #7]
 800058c:	4613      	mov	r3, r2
 800058e:	71bb      	strb	r3, [r7, #6]
	uint8_t pData[3];

	pData[0] = MCP23S17_ADDR;
 8000590:	2340      	movs	r3, #64	@ 0x40
 8000592:	733b      	strb	r3, [r7, #12]
	pData[1] = reg;
 8000594:	79fb      	ldrb	r3, [r7, #7]
 8000596:	737b      	strb	r3, [r7, #13]
	pData[2] = data;
 8000598:	79bb      	ldrb	r3, [r7, #6]
 800059a:	73bb      	strb	r3, [r7, #14]

	HAL_GPIO_WritePin(CS_Vu_GPIO_Port, CS_Vu_Pin, GPIO_PIN_RESET);
 800059c:	2200      	movs	r2, #0
 800059e:	2180      	movs	r1, #128	@ 0x80
 80005a0:	480e      	ldr	r0, [pc, #56]	@ (80005dc <MCP23S17_WriteRegister+0x5c>)
 80005a2:	f002 f849 	bl	8002638 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80005a6:	200a      	movs	r0, #10
 80005a8:	f001 fa38 	bl	8001a1c <HAL_Delay>
	HAL_StatusTypeDef ret = HAL_SPI_Transmit(&MCP23S17_SPI, pData, 3, HAL_MAX_DELAY);
 80005ac:	f107 010c 	add.w	r1, r7, #12
 80005b0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80005b4:	2203      	movs	r2, #3
 80005b6:	480a      	ldr	r0, [pc, #40]	@ (80005e0 <MCP23S17_WriteRegister+0x60>)
 80005b8:	f005 fcaa 	bl	8005f10 <HAL_SPI_Transmit>
 80005bc:	4603      	mov	r3, r0
 80005be:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(10);
 80005c0:	200a      	movs	r0, #10
 80005c2:	f001 fa2b 	bl	8001a1c <HAL_Delay>
	HAL_GPIO_WritePin(CS_Vu_GPIO_Port, CS_Vu_Pin, GPIO_PIN_SET);
 80005c6:	2201      	movs	r2, #1
 80005c8:	2180      	movs	r1, #128	@ 0x80
 80005ca:	4804      	ldr	r0, [pc, #16]	@ (80005dc <MCP23S17_WriteRegister+0x5c>)
 80005cc:	f002 f834 	bl	8002638 <HAL_GPIO_WritePin>
	return ret;
 80005d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80005d2:	4618      	mov	r0, r3
 80005d4:	3710      	adds	r7, #16
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	bf00      	nop
 80005dc:	48000400 	.word	0x48000400
 80005e0:	20000544 	.word	0x20000544

080005e4 <MCP23S17_Init>:

void MCP23S17_Init()
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RESET_Vu_GPIO_Port, RESET_Vu_Pin, GPIO_PIN_SET);
 80005e8:	2201      	movs	r2, #1
 80005ea:	2101      	movs	r1, #1
 80005ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005f0:	f002 f822 	bl	8002638 <HAL_GPIO_WritePin>
	MCP23S17_WriteRegister(IODIRA, CONFIG);
 80005f4:	2100      	movs	r1, #0
 80005f6:	2000      	movs	r0, #0
 80005f8:	f7ff ffc2 	bl	8000580 <MCP23S17_WriteRegister>
	MCP23S17_WriteRegister(IODIRB, CONFIG);
 80005fc:	2100      	movs	r1, #0
 80005fe:	2001      	movs	r0, #1
 8000600:	f7ff ffbe 	bl	8000580 <MCP23S17_WriteRegister>
}
 8000604:	bf00      	nop
 8000606:	bd80      	pop	{r7, pc}

08000608 <MCP23S17_Chenillard>:

void MCP23S17_Chenillard(void) {
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
    //
    for (int i = 0; i < 8; i++) {
 800060e:	2300      	movs	r3, #0
 8000610:	607b      	str	r3, [r7, #4]
 8000612:	e025      	b.n	8000660 <MCP23S17_Chenillard+0x58>

    	MCP23S17_WriteRegister(0x12, ~(1 << i));
 8000614:	2201      	movs	r2, #1
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	fa02 f303 	lsl.w	r3, r2, r3
 800061c:	b2db      	uxtb	r3, r3
 800061e:	43db      	mvns	r3, r3
 8000620:	b2db      	uxtb	r3, r3
 8000622:	4619      	mov	r1, r3
 8000624:	2012      	movs	r0, #18
 8000626:	f7ff ffab 	bl	8000580 <MCP23S17_WriteRegister>
    	MCP23S17_WriteRegister(0x13, ~(1 << i));
 800062a:	2201      	movs	r2, #1
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	fa02 f303 	lsl.w	r3, r2, r3
 8000632:	b2db      	uxtb	r3, r3
 8000634:	43db      	mvns	r3, r3
 8000636:	b2db      	uxtb	r3, r3
 8000638:	4619      	mov	r1, r3
 800063a:	2013      	movs	r0, #19
 800063c:	f7ff ffa0 	bl	8000580 <MCP23S17_WriteRegister>
        printf("LED %d allumée\r\n", i + 1);
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	3301      	adds	r3, #1
 8000644:	4619      	mov	r1, r3
 8000646:	480a      	ldr	r0, [pc, #40]	@ (8000670 <MCP23S17_Chenillard+0x68>)
 8000648:	f008 f8ee 	bl	8008828 <iprintf>
        HAL_Delay(100);
 800064c:	2064      	movs	r0, #100	@ 0x64
 800064e:	f001 f9e5 	bl	8001a1c <HAL_Delay>


        MCP23S17_WriteRegister(0x12, 0xFF);
 8000652:	21ff      	movs	r1, #255	@ 0xff
 8000654:	2012      	movs	r0, #18
 8000656:	f7ff ff93 	bl	8000580 <MCP23S17_WriteRegister>
    for (int i = 0; i < 8; i++) {
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	3301      	adds	r3, #1
 800065e:	607b      	str	r3, [r7, #4]
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	2b07      	cmp	r3, #7
 8000664:	ddd6      	ble.n	8000614 <MCP23S17_Chenillard+0xc>
    }
}
 8000666:	bf00      	nop
 8000668:	bf00      	nop
 800066a:	3708      	adds	r7, #8
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}
 8000670:	08009b6c 	.word	0x08009b6c

08000674 <MX_DAC1_Init>:

DAC_HandleTypeDef hdac1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b08a      	sub	sp, #40	@ 0x28
 8000678:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800067a:	1d3b      	adds	r3, r7, #4
 800067c:	2224      	movs	r2, #36	@ 0x24
 800067e:	2100      	movs	r1, #0
 8000680:	4618      	mov	r0, r3
 8000682:	f008 fa4d 	bl	8008b20 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000686:	4b12      	ldr	r3, [pc, #72]	@ (80006d0 <MX_DAC1_Init+0x5c>)
 8000688:	4a12      	ldr	r2, [pc, #72]	@ (80006d4 <MX_DAC1_Init+0x60>)
 800068a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800068c:	4810      	ldr	r0, [pc, #64]	@ (80006d0 <MX_DAC1_Init+0x5c>)
 800068e:	f001 fafa 	bl	8001c86 <HAL_DAC_Init>
 8000692:	4603      	mov	r3, r0
 8000694:	2b00      	cmp	r3, #0
 8000696:	d001      	beq.n	800069c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000698:	f000 faff 	bl	8000c9a <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800069c:	2300      	movs	r3, #0
 800069e:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80006a0:	2300      	movs	r3, #0
 80006a2:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80006a4:	2300      	movs	r3, #0
 80006a6:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80006a8:	2300      	movs	r3, #0
 80006aa:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80006ac:	2300      	movs	r3, #0
 80006ae:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80006b0:	1d3b      	adds	r3, r7, #4
 80006b2:	2200      	movs	r2, #0
 80006b4:	4619      	mov	r1, r3
 80006b6:	4806      	ldr	r0, [pc, #24]	@ (80006d0 <MX_DAC1_Init+0x5c>)
 80006b8:	f001 fb07 	bl	8001cca <HAL_DAC_ConfigChannel>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 80006c2:	f000 faea 	bl	8000c9a <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80006c6:	bf00      	nop
 80006c8:	3728      	adds	r7, #40	@ 0x28
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	20000088 	.word	0x20000088
 80006d4:	40007400 	.word	0x40007400

080006d8 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b08a      	sub	sp, #40	@ 0x28
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006e0:	f107 0314 	add.w	r3, r7, #20
 80006e4:	2200      	movs	r2, #0
 80006e6:	601a      	str	r2, [r3, #0]
 80006e8:	605a      	str	r2, [r3, #4]
 80006ea:	609a      	str	r2, [r3, #8]
 80006ec:	60da      	str	r2, [r3, #12]
 80006ee:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	4a15      	ldr	r2, [pc, #84]	@ (800074c <HAL_DAC_MspInit+0x74>)
 80006f6:	4293      	cmp	r3, r2
 80006f8:	d124      	bne.n	8000744 <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80006fa:	4b15      	ldr	r3, [pc, #84]	@ (8000750 <HAL_DAC_MspInit+0x78>)
 80006fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80006fe:	4a14      	ldr	r2, [pc, #80]	@ (8000750 <HAL_DAC_MspInit+0x78>)
 8000700:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000704:	6593      	str	r3, [r2, #88]	@ 0x58
 8000706:	4b12      	ldr	r3, [pc, #72]	@ (8000750 <HAL_DAC_MspInit+0x78>)
 8000708:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800070a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800070e:	613b      	str	r3, [r7, #16]
 8000710:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000712:	4b0f      	ldr	r3, [pc, #60]	@ (8000750 <HAL_DAC_MspInit+0x78>)
 8000714:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000716:	4a0e      	ldr	r2, [pc, #56]	@ (8000750 <HAL_DAC_MspInit+0x78>)
 8000718:	f043 0301 	orr.w	r3, r3, #1
 800071c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800071e:	4b0c      	ldr	r3, [pc, #48]	@ (8000750 <HAL_DAC_MspInit+0x78>)
 8000720:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000722:	f003 0301 	and.w	r3, r3, #1
 8000726:	60fb      	str	r3, [r7, #12]
 8000728:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800072a:	2310      	movs	r3, #16
 800072c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800072e:	2303      	movs	r3, #3
 8000730:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000732:	2300      	movs	r3, #0
 8000734:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000736:	f107 0314 	add.w	r3, r7, #20
 800073a:	4619      	mov	r1, r3
 800073c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000740:	f001 fdd0 	bl	80022e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 8000744:	bf00      	nop
 8000746:	3728      	adds	r7, #40	@ 0x28
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}
 800074c:	40007400 	.word	0x40007400
 8000750:	40021000 	.word	0x40021000

08000754 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b082      	sub	sp, #8
 8000758:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800075a:	4b10      	ldr	r3, [pc, #64]	@ (800079c <MX_DMA_Init+0x48>)
 800075c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800075e:	4a0f      	ldr	r2, [pc, #60]	@ (800079c <MX_DMA_Init+0x48>)
 8000760:	f043 0301 	orr.w	r3, r3, #1
 8000764:	6493      	str	r3, [r2, #72]	@ 0x48
 8000766:	4b0d      	ldr	r3, [pc, #52]	@ (800079c <MX_DMA_Init+0x48>)
 8000768:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800076a:	f003 0301 	and.w	r3, r3, #1
 800076e:	607b      	str	r3, [r7, #4]
 8000770:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8000772:	2200      	movs	r2, #0
 8000774:	2105      	movs	r1, #5
 8000776:	2010      	movs	r0, #16
 8000778:	f001 fa4f 	bl	8001c1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800077c:	2010      	movs	r0, #16
 800077e:	f001 fa68 	bl	8001c52 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 8000782:	2200      	movs	r2, #0
 8000784:	2105      	movs	r1, #5
 8000786:	2011      	movs	r0, #17
 8000788:	f001 fa47 	bl	8001c1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 800078c:	2011      	movs	r0, #17
 800078e:	f001 fa60 	bl	8001c52 <HAL_NVIC_EnableIRQ>

}
 8000792:	bf00      	nop
 8000794:	3708      	adds	r7, #8
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	40021000 	.word	0x40021000

080007a0 <drv_uart2_receive>:

#include "usart.h"
#include "gpio.h"

uint8_t drv_uart2_receive(char * pData, uint16_t size)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b082      	sub	sp, #8
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
 80007a8:	460b      	mov	r3, r1
 80007aa:	807b      	strh	r3, [r7, #2]
	HAL_UART_Receive(&huart2, (uint8_t*)(pData), size, HAL_MAX_DELAY);
 80007ac:	887a      	ldrh	r2, [r7, #2]
 80007ae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80007b2:	6879      	ldr	r1, [r7, #4]
 80007b4:	4803      	ldr	r0, [pc, #12]	@ (80007c4 <drv_uart2_receive+0x24>)
 80007b6:	f005 ff5c 	bl	8006672 <HAL_UART_Receive>

	return 0;
 80007ba:	2300      	movs	r3, #0
}
 80007bc:	4618      	mov	r0, r3
 80007be:	3708      	adds	r7, #8
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd80      	pop	{r7, pc}
 80007c4:	200005ac 	.word	0x200005ac

080007c8 <drv_uart2_transmit>:

uint8_t drv_uart2_transmit(const char * pData, uint16_t size)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
 80007d0:	460b      	mov	r3, r1
 80007d2:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 80007d4:	887a      	ldrh	r2, [r7, #2]
 80007d6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80007da:	6879      	ldr	r1, [r7, #4]
 80007dc:	4803      	ldr	r0, [pc, #12]	@ (80007ec <drv_uart2_transmit+0x24>)
 80007de:	f005 febf 	bl	8006560 <HAL_UART_Transmit>

	return 0;
 80007e2:	2300      	movs	r3, #0
}
 80007e4:	4618      	mov	r0, r3
 80007e6:	3708      	adds	r7, #8
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	200005ac 	.word	0x200005ac

080007f0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80007f0:	b480      	push	{r7}
 80007f2:	b085      	sub	sp, #20
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	60f8      	str	r0, [r7, #12]
 80007f8:	60b9      	str	r1, [r7, #8]
 80007fa:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	4a07      	ldr	r2, [pc, #28]	@ (800081c <vApplicationGetIdleTaskMemory+0x2c>)
 8000800:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000802:	68bb      	ldr	r3, [r7, #8]
 8000804:	4a06      	ldr	r2, [pc, #24]	@ (8000820 <vApplicationGetIdleTaskMemory+0x30>)
 8000806:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	2280      	movs	r2, #128	@ 0x80
 800080c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800080e:	bf00      	nop
 8000810:	3714      	adds	r7, #20
 8000812:	46bd      	mov	sp, r7
 8000814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000818:	4770      	bx	lr
 800081a:	bf00      	nop
 800081c:	200000a0 	.word	0x200000a0
 8000820:	200000f4 	.word	0x200000f4

08000824 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000824:	b5b0      	push	{r4, r5, r7, lr}
 8000826:	b088      	sub	sp, #32
 8000828:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800082a:	4b0a      	ldr	r3, [pc, #40]	@ (8000854 <MX_FREERTOS_Init+0x30>)
 800082c:	1d3c      	adds	r4, r7, #4
 800082e:	461d      	mov	r5, r3
 8000830:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000832:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000834:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000838:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800083c:	1d3b      	adds	r3, r7, #4
 800083e:	2100      	movs	r1, #0
 8000840:	4618      	mov	r0, r3
 8000842:	f006 fcd1 	bl	80071e8 <osThreadCreate>
 8000846:	4603      	mov	r3, r0
 8000848:	4a03      	ldr	r2, [pc, #12]	@ (8000858 <MX_FREERTOS_Init+0x34>)
 800084a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 800084c:	bf00      	nop
 800084e:	3720      	adds	r7, #32
 8000850:	46bd      	mov	sp, r7
 8000852:	bdb0      	pop	{r4, r5, r7, pc}
 8000854:	08009b8c 	.word	0x08009b8c
 8000858:	2000009c 	.word	0x2000009c

0800085c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b082      	sub	sp, #8
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000864:	2001      	movs	r0, #1
 8000866:	f006 fd0b 	bl	8007280 <osDelay>
 800086a:	e7fb      	b.n	8000864 <StartDefaultTask+0x8>

0800086c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b08a      	sub	sp, #40	@ 0x28
 8000870:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000872:	f107 0314 	add.w	r3, r7, #20
 8000876:	2200      	movs	r2, #0
 8000878:	601a      	str	r2, [r3, #0]
 800087a:	605a      	str	r2, [r3, #4]
 800087c:	609a      	str	r2, [r3, #8]
 800087e:	60da      	str	r2, [r3, #12]
 8000880:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000882:	4b38      	ldr	r3, [pc, #224]	@ (8000964 <MX_GPIO_Init+0xf8>)
 8000884:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000886:	4a37      	ldr	r2, [pc, #220]	@ (8000964 <MX_GPIO_Init+0xf8>)
 8000888:	f043 0304 	orr.w	r3, r3, #4
 800088c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800088e:	4b35      	ldr	r3, [pc, #212]	@ (8000964 <MX_GPIO_Init+0xf8>)
 8000890:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000892:	f003 0304 	and.w	r3, r3, #4
 8000896:	613b      	str	r3, [r7, #16]
 8000898:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800089a:	4b32      	ldr	r3, [pc, #200]	@ (8000964 <MX_GPIO_Init+0xf8>)
 800089c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800089e:	4a31      	ldr	r2, [pc, #196]	@ (8000964 <MX_GPIO_Init+0xf8>)
 80008a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008a6:	4b2f      	ldr	r3, [pc, #188]	@ (8000964 <MX_GPIO_Init+0xf8>)
 80008a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008ae:	60fb      	str	r3, [r7, #12]
 80008b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008b2:	4b2c      	ldr	r3, [pc, #176]	@ (8000964 <MX_GPIO_Init+0xf8>)
 80008b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008b6:	4a2b      	ldr	r2, [pc, #172]	@ (8000964 <MX_GPIO_Init+0xf8>)
 80008b8:	f043 0301 	orr.w	r3, r3, #1
 80008bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008be:	4b29      	ldr	r3, [pc, #164]	@ (8000964 <MX_GPIO_Init+0xf8>)
 80008c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008c2:	f003 0301 	and.w	r3, r3, #1
 80008c6:	60bb      	str	r3, [r7, #8]
 80008c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ca:	4b26      	ldr	r3, [pc, #152]	@ (8000964 <MX_GPIO_Init+0xf8>)
 80008cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ce:	4a25      	ldr	r2, [pc, #148]	@ (8000964 <MX_GPIO_Init+0xf8>)
 80008d0:	f043 0302 	orr.w	r3, r3, #2
 80008d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008d6:	4b23      	ldr	r3, [pc, #140]	@ (8000964 <MX_GPIO_Init+0xf8>)
 80008d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008da:	f003 0302 	and.w	r3, r3, #2
 80008de:	607b      	str	r3, [r7, #4]
 80008e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RESET_Vu_GPIO_Port, RESET_Vu_Pin, GPIO_PIN_SET);
 80008e2:	2201      	movs	r2, #1
 80008e4:	2101      	movs	r1, #1
 80008e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008ea:	f001 fea5 	bl	8002638 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008ee:	2200      	movs	r2, #0
 80008f0:	2120      	movs	r1, #32
 80008f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008f6:	f001 fe9f 	bl	8002638 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_Vu_GPIO_Port, CS_Vu_Pin, GPIO_PIN_SET);
 80008fa:	2201      	movs	r2, #1
 80008fc:	2180      	movs	r1, #128	@ 0x80
 80008fe:	481a      	ldr	r0, [pc, #104]	@ (8000968 <MX_GPIO_Init+0xfc>)
 8000900:	f001 fe9a 	bl	8002638 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000904:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000908:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800090a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800090e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000910:	2300      	movs	r3, #0
 8000912:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000914:	f107 0314 	add.w	r3, r7, #20
 8000918:	4619      	mov	r1, r3
 800091a:	4814      	ldr	r0, [pc, #80]	@ (800096c <MX_GPIO_Init+0x100>)
 800091c:	f001 fce2 	bl	80022e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = RESET_Vu_Pin|LD2_Pin;
 8000920:	2321      	movs	r3, #33	@ 0x21
 8000922:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000924:	2301      	movs	r3, #1
 8000926:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000928:	2300      	movs	r3, #0
 800092a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092c:	2300      	movs	r3, #0
 800092e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000930:	f107 0314 	add.w	r3, r7, #20
 8000934:	4619      	mov	r1, r3
 8000936:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800093a:	f001 fcd3 	bl	80022e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_Vu_Pin;
 800093e:	2380      	movs	r3, #128	@ 0x80
 8000940:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000942:	2301      	movs	r3, #1
 8000944:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000946:	2300      	movs	r3, #0
 8000948:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094a:	2300      	movs	r3, #0
 800094c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CS_Vu_GPIO_Port, &GPIO_InitStruct);
 800094e:	f107 0314 	add.w	r3, r7, #20
 8000952:	4619      	mov	r1, r3
 8000954:	4804      	ldr	r0, [pc, #16]	@ (8000968 <MX_GPIO_Init+0xfc>)
 8000956:	f001 fcc5 	bl	80022e4 <HAL_GPIO_Init>

}
 800095a:	bf00      	nop
 800095c:	3728      	adds	r7, #40	@ 0x28
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	40021000 	.word	0x40021000
 8000968:	48000400 	.word	0x48000400
 800096c:	48000800 	.word	0x48000800

08000970 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000974:	4b1b      	ldr	r3, [pc, #108]	@ (80009e4 <MX_I2C2_Init+0x74>)
 8000976:	4a1c      	ldr	r2, [pc, #112]	@ (80009e8 <MX_I2C2_Init+0x78>)
 8000978:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 800097a:	4b1a      	ldr	r3, [pc, #104]	@ (80009e4 <MX_I2C2_Init+0x74>)
 800097c:	4a1b      	ldr	r2, [pc, #108]	@ (80009ec <MX_I2C2_Init+0x7c>)
 800097e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000980:	4b18      	ldr	r3, [pc, #96]	@ (80009e4 <MX_I2C2_Init+0x74>)
 8000982:	2200      	movs	r2, #0
 8000984:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000986:	4b17      	ldr	r3, [pc, #92]	@ (80009e4 <MX_I2C2_Init+0x74>)
 8000988:	2201      	movs	r2, #1
 800098a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800098c:	4b15      	ldr	r3, [pc, #84]	@ (80009e4 <MX_I2C2_Init+0x74>)
 800098e:	2200      	movs	r2, #0
 8000990:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000992:	4b14      	ldr	r3, [pc, #80]	@ (80009e4 <MX_I2C2_Init+0x74>)
 8000994:	2200      	movs	r2, #0
 8000996:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000998:	4b12      	ldr	r3, [pc, #72]	@ (80009e4 <MX_I2C2_Init+0x74>)
 800099a:	2200      	movs	r2, #0
 800099c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800099e:	4b11      	ldr	r3, [pc, #68]	@ (80009e4 <MX_I2C2_Init+0x74>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009a4:	4b0f      	ldr	r3, [pc, #60]	@ (80009e4 <MX_I2C2_Init+0x74>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80009aa:	480e      	ldr	r0, [pc, #56]	@ (80009e4 <MX_I2C2_Init+0x74>)
 80009ac:	f001 fe76 	bl	800269c <HAL_I2C_Init>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d001      	beq.n	80009ba <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80009b6:	f000 f970 	bl	8000c9a <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80009ba:	2100      	movs	r1, #0
 80009bc:	4809      	ldr	r0, [pc, #36]	@ (80009e4 <MX_I2C2_Init+0x74>)
 80009be:	f002 fa91 	bl	8002ee4 <HAL_I2CEx_ConfigAnalogFilter>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d001      	beq.n	80009cc <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80009c8:	f000 f967 	bl	8000c9a <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80009cc:	2100      	movs	r1, #0
 80009ce:	4805      	ldr	r0, [pc, #20]	@ (80009e4 <MX_I2C2_Init+0x74>)
 80009d0:	f002 fad3 	bl	8002f7a <HAL_I2CEx_ConfigDigitalFilter>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80009da:	f000 f95e 	bl	8000c9a <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80009de:	bf00      	nop
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	200002f4 	.word	0x200002f4
 80009e8:	40005800 	.word	0x40005800
 80009ec:	10d19ce4 	.word	0x10d19ce4

080009f0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b0ac      	sub	sp, #176	@ 0xb0
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80009fc:	2200      	movs	r2, #0
 80009fe:	601a      	str	r2, [r3, #0]
 8000a00:	605a      	str	r2, [r3, #4]
 8000a02:	609a      	str	r2, [r3, #8]
 8000a04:	60da      	str	r2, [r3, #12]
 8000a06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a08:	f107 0314 	add.w	r3, r7, #20
 8000a0c:	2288      	movs	r2, #136	@ 0x88
 8000a0e:	2100      	movs	r1, #0
 8000a10:	4618      	mov	r0, r3
 8000a12:	f008 f885 	bl	8008b20 <memset>
  if(i2cHandle->Instance==I2C2)
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	4a21      	ldr	r2, [pc, #132]	@ (8000aa0 <HAL_I2C_MspInit+0xb0>)
 8000a1c:	4293      	cmp	r3, r2
 8000a1e:	d13b      	bne.n	8000a98 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000a20:	2380      	movs	r3, #128	@ 0x80
 8000a22:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000a24:	2300      	movs	r3, #0
 8000a26:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a28:	f107 0314 	add.w	r3, r7, #20
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f003 f955 	bl	8003cdc <HAL_RCCEx_PeriphCLKConfig>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d001      	beq.n	8000a3c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000a38:	f000 f92f 	bl	8000c9a <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a3c:	4b19      	ldr	r3, [pc, #100]	@ (8000aa4 <HAL_I2C_MspInit+0xb4>)
 8000a3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a40:	4a18      	ldr	r2, [pc, #96]	@ (8000aa4 <HAL_I2C_MspInit+0xb4>)
 8000a42:	f043 0302 	orr.w	r3, r3, #2
 8000a46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a48:	4b16      	ldr	r3, [pc, #88]	@ (8000aa4 <HAL_I2C_MspInit+0xb4>)
 8000a4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a4c:	f003 0302 	and.w	r3, r3, #2
 8000a50:	613b      	str	r3, [r7, #16]
 8000a52:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000a54:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000a58:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a5c:	2312      	movs	r3, #18
 8000a5e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a62:	2300      	movs	r3, #0
 8000a64:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a68:	2303      	movs	r3, #3
 8000a6a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000a6e:	2304      	movs	r3, #4
 8000a70:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a74:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000a78:	4619      	mov	r1, r3
 8000a7a:	480b      	ldr	r0, [pc, #44]	@ (8000aa8 <HAL_I2C_MspInit+0xb8>)
 8000a7c:	f001 fc32 	bl	80022e4 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000a80:	4b08      	ldr	r3, [pc, #32]	@ (8000aa4 <HAL_I2C_MspInit+0xb4>)
 8000a82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a84:	4a07      	ldr	r2, [pc, #28]	@ (8000aa4 <HAL_I2C_MspInit+0xb4>)
 8000a86:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000a8a:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a8c:	4b05      	ldr	r3, [pc, #20]	@ (8000aa4 <HAL_I2C_MspInit+0xb4>)
 8000a8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a90:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000a94:	60fb      	str	r3, [r7, #12]
 8000a96:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000a98:	bf00      	nop
 8000a9a:	37b0      	adds	r7, #176	@ 0xb0
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	40005800 	.word	0x40005800
 8000aa4:	40021000 	.word	0x40021000
 8000aa8:	48000400 	.word	0x48000400

08000aac <getCHIP_ID>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

uint16_t getCHIP_ID(uint8_t reg, uint8_t I2C_addr)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b088      	sub	sp, #32
 8000ab0:	af04      	add	r7, sp, #16
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	460a      	mov	r2, r1
 8000ab6:	71fb      	strb	r3, [r7, #7]
 8000ab8:	4613      	mov	r3, r2
 8000aba:	71bb      	strb	r3, [r7, #6]
   uint16_t data = 0;
 8000abc:	2300      	movs	r3, #0
 8000abe:	81bb      	strh	r3, [r7, #12]
   HAL_StatusTypeDef status;

   status = HAL_I2C_Mem_Read(&hi2c2, I2C_addr, reg, I2C_MEMADD_SIZE_8BIT, &data, 2, HAL_MAX_DELAY);
 8000ac0:	79bb      	ldrb	r3, [r7, #6]
 8000ac2:	b299      	uxth	r1, r3
 8000ac4:	79fb      	ldrb	r3, [r7, #7]
 8000ac6:	b29a      	uxth	r2, r3
 8000ac8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000acc:	9302      	str	r3, [sp, #8]
 8000ace:	2302      	movs	r3, #2
 8000ad0:	9301      	str	r3, [sp, #4]
 8000ad2:	f107 030c 	add.w	r3, r7, #12
 8000ad6:	9300      	str	r3, [sp, #0]
 8000ad8:	2301      	movs	r3, #1
 8000ada:	4808      	ldr	r0, [pc, #32]	@ (8000afc <getCHIP_ID+0x50>)
 8000adc:	f001 fe7a 	bl	80027d4 <HAL_I2C_Mem_Read>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	73fb      	strb	r3, [r7, #15]
   if (status != HAL_OK){
 8000ae4:	7bfb      	ldrb	r3, [r7, #15]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d002      	beq.n	8000af0 <getCHIP_ID+0x44>
       return -1;
 8000aea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000aee:	e000      	b.n	8000af2 <getCHIP_ID+0x46>
   }
   return data;
 8000af0:	89bb      	ldrh	r3, [r7, #12]
}
 8000af2:	4618      	mov	r0, r3
 8000af4:	3710      	adds	r7, #16
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	200002f4 	.word	0x200002f4

08000b00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b06:	f000 ff0d 	bl	8001924 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b0a:	f000 f84b 	bl	8000ba4 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000b0e:	f000 f89a 	bl	8000c46 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b12:	f7ff feab 	bl	800086c <MX_GPIO_Init>
  MX_DMA_Init();
 8000b16:	f7ff fe1d 	bl	8000754 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000b1a:	f000 fe4d 	bl	80017b8 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8000b1e:	f000 fc4f 	bl	80013c0 <MX_SPI3_Init>
  MX_I2C2_Init();
 8000b22:	f7ff ff25 	bl	8000970 <MX_I2C2_Init>
  MX_SAI2_Init();
 8000b26:	f000 f8bf 	bl	8000ca8 <MX_SAI2_Init>
  MX_DAC1_Init();
 8000b2a:	f7ff fda3 	bl	8000674 <MX_DAC1_Init>
  /* USER CODE BEGIN 2 */

	__HAL_SAI_ENABLE(&hsai_BlockA2);
 8000b2e:	4b18      	ldr	r3, [pc, #96]	@ (8000b90 <main+0x90>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	681a      	ldr	r2, [r3, #0]
 8000b34:	4b16      	ldr	r3, [pc, #88]	@ (8000b90 <main+0x90>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000b3c:	601a      	str	r2, [r3, #0]

	h_shell.drv.receive = drv_uart2_receive;
 8000b3e:	4b15      	ldr	r3, [pc, #84]	@ (8000b94 <main+0x94>)
 8000b40:	4a15      	ldr	r2, [pc, #84]	@ (8000b98 <main+0x98>)
 8000b42:	65da      	str	r2, [r3, #92]	@ 0x5c
	h_shell.drv.transmit = drv_uart2_transmit;
 8000b44:	4b13      	ldr	r3, [pc, #76]	@ (8000b94 <main+0x94>)
 8000b46:	4a15      	ldr	r2, [pc, #84]	@ (8000b9c <main+0x9c>)
 8000b48:	659a      	str	r2, [r3, #88]	@ 0x58

	MCP23S17_Init();
 8000b4a:	f7ff fd4b 	bl	80005e4 <MCP23S17_Init>
	//MCP23S17_WriteRegister(MCP23S17_GPIOA, 0x00);

	uint16_t chip_ID = getCHIP_ID(CODEC_ID_REG, CODEC_ADDR);
 8000b4e:	2114      	movs	r1, #20
 8000b50:	2000      	movs	r0, #0
 8000b52:	f7ff ffab 	bl	8000aac <getCHIP_ID>
 8000b56:	4603      	mov	r3, r0
 8000b58:	80fb      	strh	r3, [r7, #6]
	// CHIP ID = 0x11a0

	//HAL_SAI_Receive_DMA(hsai, pData, Size);
	shell_init(&h_shell);
 8000b5a:	480e      	ldr	r0, [pc, #56]	@ (8000b94 <main+0x94>)
 8000b5c:	f000 fb2e 	bl	80011bc <shell_init>
	shell_run(&h_shell);
 8000b60:	480c      	ldr	r0, [pc, #48]	@ (8000b94 <main+0x94>)
 8000b62:	f000 fbcf 	bl	8001304 <shell_run>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000b66:	f7ff fe5d 	bl	8000824 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000b6a:	f006 fb36 	bl	80071da <osKernelStart>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		MCP23S17_Chenillard();
 8000b6e:	f7ff fd4b 	bl	8000608 <MCP23S17_Chenillard>
		printf("Toggle Led... \r\n");
 8000b72:	480b      	ldr	r0, [pc, #44]	@ (8000ba0 <main+0xa0>)
 8000b74:	f007 fec0 	bl	80088f8 <puts>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000b78:	2120      	movs	r1, #32
 8000b7a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b7e:	f001 fd73 	bl	8002668 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 8000b82:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000b86:	f000 ff49 	bl	8001a1c <HAL_Delay>
		MCP23S17_Chenillard();
 8000b8a:	bf00      	nop
 8000b8c:	e7ef      	b.n	8000b6e <main+0x6e>
 8000b8e:	bf00      	nop
 8000b90:	200003a8 	.word	0x200003a8
 8000b94:	20000348 	.word	0x20000348
 8000b98:	080007a1 	.word	0x080007a1
 8000b9c:	080007c9 	.word	0x080007c9
 8000ba0:	08009ba8 	.word	0x08009ba8

08000ba4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b096      	sub	sp, #88	@ 0x58
 8000ba8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000baa:	f107 0314 	add.w	r3, r7, #20
 8000bae:	2244      	movs	r2, #68	@ 0x44
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f007 ffb4 	bl	8008b20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bb8:	463b      	mov	r3, r7
 8000bba:	2200      	movs	r2, #0
 8000bbc:	601a      	str	r2, [r3, #0]
 8000bbe:	605a      	str	r2, [r3, #4]
 8000bc0:	609a      	str	r2, [r3, #8]
 8000bc2:	60da      	str	r2, [r3, #12]
 8000bc4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000bc6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000bca:	f002 fa31 	bl	8003030 <HAL_PWREx_ControlVoltageScaling>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d001      	beq.n	8000bd8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000bd4:	f000 f861 	bl	8000c9a <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000bd8:	2302      	movs	r3, #2
 8000bda:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bdc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000be0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000be2:	2310      	movs	r3, #16
 8000be4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000be6:	2302      	movs	r3, #2
 8000be8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000bea:	2302      	movs	r3, #2
 8000bec:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000bee:	2301      	movs	r3, #1
 8000bf0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000bf2:	230a      	movs	r3, #10
 8000bf4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000bf6:	2307      	movs	r3, #7
 8000bf8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000bfa:	2302      	movs	r3, #2
 8000bfc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000bfe:	2302      	movs	r3, #2
 8000c00:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c02:	f107 0314 	add.w	r3, r7, #20
 8000c06:	4618      	mov	r0, r3
 8000c08:	f002 fa68 	bl	80030dc <HAL_RCC_OscConfig>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d001      	beq.n	8000c16 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000c12:	f000 f842 	bl	8000c9a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c16:	230f      	movs	r3, #15
 8000c18:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c1a:	2303      	movs	r3, #3
 8000c1c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c22:	2300      	movs	r3, #0
 8000c24:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c26:	2300      	movs	r3, #0
 8000c28:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c2a:	463b      	mov	r3, r7
 8000c2c:	2104      	movs	r1, #4
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f002 fe30 	bl	8003894 <HAL_RCC_ClockConfig>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000c3a:	f000 f82e 	bl	8000c9a <Error_Handler>
  }
}
 8000c3e:	bf00      	nop
 8000c40:	3758      	adds	r7, #88	@ 0x58
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}

08000c46 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000c46:	b580      	push	{r7, lr}
 8000c48:	b0a2      	sub	sp, #136	@ 0x88
 8000c4a:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c4c:	463b      	mov	r3, r7
 8000c4e:	2288      	movs	r2, #136	@ 0x88
 8000c50:	2100      	movs	r1, #0
 8000c52:	4618      	mov	r0, r3
 8000c54:	f007 ff64 	bl	8008b20 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8000c58:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c5c:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	66bb      	str	r3, [r7, #104]	@ 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000c62:	2302      	movs	r3, #2
 8000c64:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000c66:	2301      	movs	r3, #1
 8000c68:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8000c6a:	2308      	movs	r3, #8
 8000c6c:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000c6e:	2307      	movs	r3, #7
 8000c70:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000c72:	2302      	movs	r3, #2
 8000c74:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000c76:	2302      	movs	r3, #2
 8000c78:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8000c7a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c7e:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c80:	463b      	mov	r3, r7
 8000c82:	4618      	mov	r0, r3
 8000c84:	f003 f82a 	bl	8003cdc <HAL_RCCEx_PeriphCLKConfig>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d001      	beq.n	8000c92 <PeriphCommonClock_Config+0x4c>
  {
    Error_Handler();
 8000c8e:	f000 f804 	bl	8000c9a <Error_Handler>
  }
}
 8000c92:	bf00      	nop
 8000c94:	3788      	adds	r7, #136	@ 0x88
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}

08000c9a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c9a:	b480      	push	{r7}
 8000c9c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c9e:	b672      	cpsid	i
}
 8000ca0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000ca2:	bf00      	nop
 8000ca4:	e7fd      	b.n	8000ca2 <Error_Handler+0x8>
	...

08000ca8 <MX_SAI2_Init>:
DMA_HandleTypeDef hdma_sai2_a;
DMA_HandleTypeDef hdma_sai2_b;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 8000cac:	4b2a      	ldr	r3, [pc, #168]	@ (8000d58 <MX_SAI2_Init+0xb0>)
 8000cae:	4a2b      	ldr	r2, [pc, #172]	@ (8000d5c <MX_SAI2_Init+0xb4>)
 8000cb0:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8000cb2:	4b29      	ldr	r3, [pc, #164]	@ (8000d58 <MX_SAI2_Init+0xb0>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8000cb8:	4b27      	ldr	r3, [pc, #156]	@ (8000d58 <MX_SAI2_Init+0xb0>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000cbe:	4b26      	ldr	r3, [pc, #152]	@ (8000d58 <MX_SAI2_Init+0xb0>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000cc4:	4b24      	ldr	r3, [pc, #144]	@ (8000d58 <MX_SAI2_Init+0xb0>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000cca:	4b23      	ldr	r3, [pc, #140]	@ (8000d58 <MX_SAI2_Init+0xb0>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8000cd0:	4b21      	ldr	r3, [pc, #132]	@ (8000d58 <MX_SAI2_Init+0xb0>)
 8000cd2:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8000cd6:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000cd8:	4b1f      	ldr	r3, [pc, #124]	@ (8000d58 <MX_SAI2_Init+0xb0>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000cde:	4b1e      	ldr	r3, [pc, #120]	@ (8000d58 <MX_SAI2_Init+0xb0>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000ce4:	4b1c      	ldr	r3, [pc, #112]	@ (8000d58 <MX_SAI2_Init+0xb0>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000cea:	4b1b      	ldr	r3, [pc, #108]	@ (8000d58 <MX_SAI2_Init+0xb0>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000cf0:	2302      	movs	r3, #2
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	2100      	movs	r1, #0
 8000cf6:	4818      	ldr	r0, [pc, #96]	@ (8000d58 <MX_SAI2_Init+0xb0>)
 8000cf8:	f004 fb0a 	bl	8005310 <HAL_SAI_InitProtocol>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d001      	beq.n	8000d06 <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 8000d02:	f7ff ffca 	bl	8000c9a <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8000d06:	4b16      	ldr	r3, [pc, #88]	@ (8000d60 <MX_SAI2_Init+0xb8>)
 8000d08:	4a16      	ldr	r2, [pc, #88]	@ (8000d64 <MX_SAI2_Init+0xbc>)
 8000d0a:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8000d0c:	4b14      	ldr	r3, [pc, #80]	@ (8000d60 <MX_SAI2_Init+0xb8>)
 8000d0e:	2203      	movs	r2, #3
 8000d10:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8000d12:	4b13      	ldr	r3, [pc, #76]	@ (8000d60 <MX_SAI2_Init+0xb8>)
 8000d14:	2201      	movs	r2, #1
 8000d16:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000d18:	4b11      	ldr	r3, [pc, #68]	@ (8000d60 <MX_SAI2_Init+0xb8>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000d1e:	4b10      	ldr	r3, [pc, #64]	@ (8000d60 <MX_SAI2_Init+0xb8>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000d24:	4b0e      	ldr	r3, [pc, #56]	@ (8000d60 <MX_SAI2_Init+0xb8>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000d2a:	4b0d      	ldr	r3, [pc, #52]	@ (8000d60 <MX_SAI2_Init+0xb8>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000d30:	4b0b      	ldr	r3, [pc, #44]	@ (8000d60 <MX_SAI2_Init+0xb8>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000d36:	4b0a      	ldr	r3, [pc, #40]	@ (8000d60 <MX_SAI2_Init+0xb8>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000d3c:	2302      	movs	r3, #2
 8000d3e:	2200      	movs	r2, #0
 8000d40:	2100      	movs	r1, #0
 8000d42:	4807      	ldr	r0, [pc, #28]	@ (8000d60 <MX_SAI2_Init+0xb8>)
 8000d44:	f004 fae4 	bl	8005310 <HAL_SAI_InitProtocol>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d001      	beq.n	8000d52 <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 8000d4e:	f7ff ffa4 	bl	8000c9a <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8000d52:	bf00      	nop
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	200003a8 	.word	0x200003a8
 8000d5c:	40015804 	.word	0x40015804
 8000d60:	2000042c 	.word	0x2000042c
 8000d64:	40015824 	.word	0x40015824

08000d68 <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b08a      	sub	sp, #40	@ 0x28
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	4a64      	ldr	r2, [pc, #400]	@ (8000f08 <HAL_SAI_MspInit+0x1a0>)
 8000d76:	4293      	cmp	r3, r2
 8000d78:	d15e      	bne.n	8000e38 <HAL_SAI_MspInit+0xd0>
    {
    /* SAI2 clock enable */
    if (SAI2_client == 0)
 8000d7a:	4b64      	ldr	r3, [pc, #400]	@ (8000f0c <HAL_SAI_MspInit+0x1a4>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d113      	bne.n	8000daa <HAL_SAI_MspInit+0x42>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8000d82:	4b63      	ldr	r3, [pc, #396]	@ (8000f10 <HAL_SAI_MspInit+0x1a8>)
 8000d84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d86:	4a62      	ldr	r2, [pc, #392]	@ (8000f10 <HAL_SAI_MspInit+0x1a8>)
 8000d88:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000d8c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d8e:	4b60      	ldr	r3, [pc, #384]	@ (8000f10 <HAL_SAI_MspInit+0x1a8>)
 8000d90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000d96:	613b      	str	r3, [r7, #16]
 8000d98:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	2105      	movs	r1, #5
 8000d9e:	204b      	movs	r0, #75	@ 0x4b
 8000da0:	f000 ff3b 	bl	8001c1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI2_IRQn);
 8000da4:	204b      	movs	r0, #75	@ 0x4b
 8000da6:	f000 ff54 	bl	8001c52 <HAL_NVIC_EnableIRQ>
    }
    SAI2_client ++;
 8000daa:	4b58      	ldr	r3, [pc, #352]	@ (8000f0c <HAL_SAI_MspInit+0x1a4>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	3301      	adds	r3, #1
 8000db0:	4a56      	ldr	r2, [pc, #344]	@ (8000f0c <HAL_SAI_MspInit+0x1a4>)
 8000db2:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB14     ------> SAI2_MCLK_A
    PB15     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000db4:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000db8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dba:	2302      	movs	r3, #2
 8000dbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000dc6:	230d      	movs	r3, #13
 8000dc8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dca:	f107 0314 	add.w	r3, r7, #20
 8000dce:	4619      	mov	r1, r3
 8000dd0:	4850      	ldr	r0, [pc, #320]	@ (8000f14 <HAL_SAI_MspInit+0x1ac>)
 8000dd2:	f001 fa87 	bl	80022e4 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA1_Channel6;
 8000dd6:	4b50      	ldr	r3, [pc, #320]	@ (8000f18 <HAL_SAI_MspInit+0x1b0>)
 8000dd8:	4a50      	ldr	r2, [pc, #320]	@ (8000f1c <HAL_SAI_MspInit+0x1b4>)
 8000dda:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Request = DMA_REQUEST_1;
 8000ddc:	4b4e      	ldr	r3, [pc, #312]	@ (8000f18 <HAL_SAI_MspInit+0x1b0>)
 8000dde:	2201      	movs	r2, #1
 8000de0:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000de2:	4b4d      	ldr	r3, [pc, #308]	@ (8000f18 <HAL_SAI_MspInit+0x1b0>)
 8000de4:	2210      	movs	r2, #16
 8000de6:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8000de8:	4b4b      	ldr	r3, [pc, #300]	@ (8000f18 <HAL_SAI_MspInit+0x1b0>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 8000dee:	4b4a      	ldr	r3, [pc, #296]	@ (8000f18 <HAL_SAI_MspInit+0x1b0>)
 8000df0:	2280      	movs	r2, #128	@ 0x80
 8000df2:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000df4:	4b48      	ldr	r3, [pc, #288]	@ (8000f18 <HAL_SAI_MspInit+0x1b0>)
 8000df6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000dfa:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000dfc:	4b46      	ldr	r3, [pc, #280]	@ (8000f18 <HAL_SAI_MspInit+0x1b0>)
 8000dfe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000e02:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8000e04:	4b44      	ldr	r3, [pc, #272]	@ (8000f18 <HAL_SAI_MspInit+0x1b0>)
 8000e06:	2220      	movs	r2, #32
 8000e08:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_LOW;
 8000e0a:	4b43      	ldr	r3, [pc, #268]	@ (8000f18 <HAL_SAI_MspInit+0x1b0>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8000e10:	4841      	ldr	r0, [pc, #260]	@ (8000f18 <HAL_SAI_MspInit+0x1b0>)
 8000e12:	f001 f881 	bl	8001f18 <HAL_DMA_Init>
 8000e16:	4603      	mov	r3, r0
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d001      	beq.n	8000e20 <HAL_SAI_MspInit+0xb8>
    {
      Error_Handler();
 8000e1c:	f7ff ff3d 	bl	8000c9a <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_a);
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	4a3d      	ldr	r2, [pc, #244]	@ (8000f18 <HAL_SAI_MspInit+0x1b0>)
 8000e24:	671a      	str	r2, [r3, #112]	@ 0x70
 8000e26:	4a3c      	ldr	r2, [pc, #240]	@ (8000f18 <HAL_SAI_MspInit+0x1b0>)
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_a);
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	4a3a      	ldr	r2, [pc, #232]	@ (8000f18 <HAL_SAI_MspInit+0x1b0>)
 8000e30:	66da      	str	r2, [r3, #108]	@ 0x6c
 8000e32:	4a39      	ldr	r2, [pc, #228]	@ (8000f18 <HAL_SAI_MspInit+0x1b0>)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if(saiHandle->Instance==SAI2_Block_B)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4a38      	ldr	r2, [pc, #224]	@ (8000f20 <HAL_SAI_MspInit+0x1b8>)
 8000e3e:	4293      	cmp	r3, r2
 8000e40:	d15e      	bne.n	8000f00 <HAL_SAI_MspInit+0x198>
    {
      /* SAI2 clock enable */
      if (SAI2_client == 0)
 8000e42:	4b32      	ldr	r3, [pc, #200]	@ (8000f0c <HAL_SAI_MspInit+0x1a4>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d113      	bne.n	8000e72 <HAL_SAI_MspInit+0x10a>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8000e4a:	4b31      	ldr	r3, [pc, #196]	@ (8000f10 <HAL_SAI_MspInit+0x1a8>)
 8000e4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e4e:	4a30      	ldr	r2, [pc, #192]	@ (8000f10 <HAL_SAI_MspInit+0x1a8>)
 8000e50:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000e54:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e56:	4b2e      	ldr	r3, [pc, #184]	@ (8000f10 <HAL_SAI_MspInit+0x1a8>)
 8000e58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000e5e:	60fb      	str	r3, [r7, #12]
 8000e60:	68fb      	ldr	r3, [r7, #12]

      /* Peripheral interrupt init*/
      HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 8000e62:	2200      	movs	r2, #0
 8000e64:	2105      	movs	r1, #5
 8000e66:	204b      	movs	r0, #75	@ 0x4b
 8000e68:	f000 fed7 	bl	8001c1a <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI2_IRQn);
 8000e6c:	204b      	movs	r0, #75	@ 0x4b
 8000e6e:	f000 fef0 	bl	8001c52 <HAL_NVIC_EnableIRQ>
      }
    SAI2_client ++;
 8000e72:	4b26      	ldr	r3, [pc, #152]	@ (8000f0c <HAL_SAI_MspInit+0x1a4>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	3301      	adds	r3, #1
 8000e78:	4a24      	ldr	r2, [pc, #144]	@ (8000f0c <HAL_SAI_MspInit+0x1a4>)
 8000e7a:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PC12     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000e7c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e82:	2302      	movs	r3, #2
 8000e84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e86:	2300      	movs	r3, #0
 8000e88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000e8e:	230d      	movs	r3, #13
 8000e90:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e92:	f107 0314 	add.w	r3, r7, #20
 8000e96:	4619      	mov	r1, r3
 8000e98:	4822      	ldr	r0, [pc, #136]	@ (8000f24 <HAL_SAI_MspInit+0x1bc>)
 8000e9a:	f001 fa23 	bl	80022e4 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA1_Channel7;
 8000e9e:	4b22      	ldr	r3, [pc, #136]	@ (8000f28 <HAL_SAI_MspInit+0x1c0>)
 8000ea0:	4a22      	ldr	r2, [pc, #136]	@ (8000f2c <HAL_SAI_MspInit+0x1c4>)
 8000ea2:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Request = DMA_REQUEST_1;
 8000ea4:	4b20      	ldr	r3, [pc, #128]	@ (8000f28 <HAL_SAI_MspInit+0x1c0>)
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000eaa:	4b1f      	ldr	r3, [pc, #124]	@ (8000f28 <HAL_SAI_MspInit+0x1c0>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8000eb0:	4b1d      	ldr	r3, [pc, #116]	@ (8000f28 <HAL_SAI_MspInit+0x1c0>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 8000eb6:	4b1c      	ldr	r3, [pc, #112]	@ (8000f28 <HAL_SAI_MspInit+0x1c0>)
 8000eb8:	2280      	movs	r2, #128	@ 0x80
 8000eba:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000ebc:	4b1a      	ldr	r3, [pc, #104]	@ (8000f28 <HAL_SAI_MspInit+0x1c0>)
 8000ebe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ec2:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000ec4:	4b18      	ldr	r3, [pc, #96]	@ (8000f28 <HAL_SAI_MspInit+0x1c0>)
 8000ec6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000eca:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8000ecc:	4b16      	ldr	r3, [pc, #88]	@ (8000f28 <HAL_SAI_MspInit+0x1c0>)
 8000ece:	2220      	movs	r2, #32
 8000ed0:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 8000ed2:	4b15      	ldr	r3, [pc, #84]	@ (8000f28 <HAL_SAI_MspInit+0x1c0>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8000ed8:	4813      	ldr	r0, [pc, #76]	@ (8000f28 <HAL_SAI_MspInit+0x1c0>)
 8000eda:	f001 f81d 	bl	8001f18 <HAL_DMA_Init>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d001      	beq.n	8000ee8 <HAL_SAI_MspInit+0x180>
    {
      Error_Handler();
 8000ee4:	f7ff fed9 	bl	8000c9a <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_b);
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	4a0f      	ldr	r2, [pc, #60]	@ (8000f28 <HAL_SAI_MspInit+0x1c0>)
 8000eec:	671a      	str	r2, [r3, #112]	@ 0x70
 8000eee:	4a0e      	ldr	r2, [pc, #56]	@ (8000f28 <HAL_SAI_MspInit+0x1c0>)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_b);
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	4a0c      	ldr	r2, [pc, #48]	@ (8000f28 <HAL_SAI_MspInit+0x1c0>)
 8000ef8:	66da      	str	r2, [r3, #108]	@ 0x6c
 8000efa:	4a0b      	ldr	r2, [pc, #44]	@ (8000f28 <HAL_SAI_MspInit+0x1c0>)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	6293      	str	r3, [r2, #40]	@ 0x28
    }
}
 8000f00:	bf00      	nop
 8000f02:	3728      	adds	r7, #40	@ 0x28
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	40015804 	.word	0x40015804
 8000f0c:	20000540 	.word	0x20000540
 8000f10:	40021000 	.word	0x40021000
 8000f14:	48000400 	.word	0x48000400
 8000f18:	200004b0 	.word	0x200004b0
 8000f1c:	4002006c 	.word	0x4002006c
 8000f20:	40015824 	.word	0x40015824
 8000f24:	48000800 	.word	0x48000800
 8000f28:	200004f8 	.word	0x200004f8
 8000f2c:	40020080 	.word	0x40020080

08000f30 <sh_pins>:
#include "components/MCP23S17.h"




static int sh_pins(h_shell_t * h_shell, int argc, char ** argv) {
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b084      	sub	sp, #16
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	60f8      	str	r0, [r7, #12]
 8000f38:	60b9      	str	r1, [r7, #8]
 8000f3a:	607a      	str	r2, [r7, #4]


	MCP23S17_Init();
 8000f3c:	f7ff fb52 	bl	80005e4 <MCP23S17_Init>
	MCP23S17_WriteRegister(MCP23S17_GPIOA, 0x00);
 8000f40:	2100      	movs	r1, #0
 8000f42:	2012      	movs	r0, #18
 8000f44:	f7ff fb1c 	bl	8000580 <MCP23S17_WriteRegister>
	return 0;
 8000f48:	2300      	movs	r3, #0
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	3710      	adds	r7, #16
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
	...

08000f54 <sh_status>:
static int sh_status(h_shell_t * h_shell, int argc, char ** argv) {
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b086      	sub	sp, #24
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	60f8      	str	r0, [r7, #12]
 8000f5c:	60b9      	str	r1, [r7, #8]
 8000f5e:	607a      	str	r2, [r7, #4]
	int size = snprintf(h_shell->print_buffer, BUFFER_SIZE,
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	3308      	adds	r3, #8
 8000f64:	4a09      	ldr	r2, [pc, #36]	@ (8000f8c <sh_status+0x38>)
 8000f66:	2128      	movs	r1, #40	@ 0x28
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f007 fccd 	bl	8008908 <sniprintf>
 8000f6e:	6178      	str	r0, [r7, #20]
			"System status: OK\r\n");
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f74:	68fa      	ldr	r2, [r7, #12]
 8000f76:	3208      	adds	r2, #8
 8000f78:	6979      	ldr	r1, [r7, #20]
 8000f7a:	b289      	uxth	r1, r1
 8000f7c:	4610      	mov	r0, r2
 8000f7e:	4798      	blx	r3
	return 0;
 8000f80:	2300      	movs	r3, #0
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3718      	adds	r7, #24
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	08009bb8 	.word	0x08009bb8

08000f90 <sh_led>:

static int sh_led(h_shell_t * h_shell, int argc, char ** argv) {
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b086      	sub	sp, #24
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	60f8      	str	r0, [r7, #12]
 8000f98:	60b9      	str	r1, [r7, #8]
 8000f9a:	607a      	str	r2, [r7, #4]
	int size;

	if (argc != 2) {
 8000f9c:	68bb      	ldr	r3, [r7, #8]
 8000f9e:	2b02      	cmp	r3, #2
 8000fa0:	d012      	beq.n	8000fc8 <sh_led+0x38>
		size = snprintf(h_shell->print_buffer, BUFFER_SIZE,
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	3308      	adds	r3, #8
 8000fa6:	4a31      	ldr	r2, [pc, #196]	@ (800106c <sh_led+0xdc>)
 8000fa8:	2128      	movs	r1, #40	@ 0x28
 8000faa:	4618      	mov	r0, r3
 8000fac:	f007 fcac 	bl	8008908 <sniprintf>
 8000fb0:	6178      	str	r0, [r7, #20]
				"Usage: led <0|1>\r\n");
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fb6:	68fa      	ldr	r2, [r7, #12]
 8000fb8:	3208      	adds	r2, #8
 8000fba:	6979      	ldr	r1, [r7, #20]
 8000fbc:	b289      	uxth	r1, r1
 8000fbe:	4610      	mov	r0, r2
 8000fc0:	4798      	blx	r3
		return -1;
 8000fc2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000fc6:	e04d      	b.n	8001064 <sh_led+0xd4>
	}

	if (strcmp(argv[1], "0") == 0) {
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	3304      	adds	r3, #4
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	4928      	ldr	r1, [pc, #160]	@ (8001070 <sh_led+0xe0>)
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f7ff f8fd 	bl	80001d0 <strcmp>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d10e      	bne.n	8000ffa <sh_led+0x6a>
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000fdc:	2200      	movs	r2, #0
 8000fde:	2120      	movs	r1, #32
 8000fe0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fe4:	f001 fb28 	bl	8002638 <HAL_GPIO_WritePin>
		size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "LED turned OFF\r\n");
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	3308      	adds	r3, #8
 8000fec:	4a21      	ldr	r2, [pc, #132]	@ (8001074 <sh_led+0xe4>)
 8000fee:	2128      	movs	r1, #40	@ 0x28
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f007 fc89 	bl	8008908 <sniprintf>
 8000ff6:	6178      	str	r0, [r7, #20]
 8000ff8:	e02b      	b.n	8001052 <sh_led+0xc2>
	}
	else if (strcmp(argv[1], "1") == 0) {
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	3304      	adds	r3, #4
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	491d      	ldr	r1, [pc, #116]	@ (8001078 <sh_led+0xe8>)
 8001002:	4618      	mov	r0, r3
 8001004:	f7ff f8e4 	bl	80001d0 <strcmp>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d10e      	bne.n	800102c <sh_led+0x9c>
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 800100e:	2201      	movs	r2, #1
 8001010:	2120      	movs	r1, #32
 8001012:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001016:	f001 fb0f 	bl	8002638 <HAL_GPIO_WritePin>
		size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "LED turned ON\r\n");
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	3308      	adds	r3, #8
 800101e:	4a17      	ldr	r2, [pc, #92]	@ (800107c <sh_led+0xec>)
 8001020:	2128      	movs	r1, #40	@ 0x28
 8001022:	4618      	mov	r0, r3
 8001024:	f007 fc70 	bl	8008908 <sniprintf>
 8001028:	6178      	str	r0, [r7, #20]
 800102a:	e012      	b.n	8001052 <sh_led+0xc2>
	}
	else {
		size = snprintf(h_shell->print_buffer, BUFFER_SIZE,
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	3308      	adds	r3, #8
 8001030:	4a13      	ldr	r2, [pc, #76]	@ (8001080 <sh_led+0xf0>)
 8001032:	2128      	movs	r1, #40	@ 0x28
 8001034:	4618      	mov	r0, r3
 8001036:	f007 fc67 	bl	8008908 <sniprintf>
 800103a:	6178      	str	r0, [r7, #20]
				"Invalid argument. Use 0 or 1\r\n");
		h_shell->drv.transmit(h_shell->print_buffer, size);
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001040:	68fa      	ldr	r2, [r7, #12]
 8001042:	3208      	adds	r2, #8
 8001044:	6979      	ldr	r1, [r7, #20]
 8001046:	b289      	uxth	r1, r1
 8001048:	4610      	mov	r0, r2
 800104a:	4798      	blx	r3
		return -1;
 800104c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001050:	e008      	b.n	8001064 <sh_led+0xd4>
	}

	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001056:	68fa      	ldr	r2, [r7, #12]
 8001058:	3208      	adds	r2, #8
 800105a:	6979      	ldr	r1, [r7, #20]
 800105c:	b289      	uxth	r1, r1
 800105e:	4610      	mov	r0, r2
 8001060:	4798      	blx	r3
	return 0;
 8001062:	2300      	movs	r3, #0
}
 8001064:	4618      	mov	r0, r3
 8001066:	3718      	adds	r7, #24
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	08009bcc 	.word	0x08009bcc
 8001070:	08009be0 	.word	0x08009be0
 8001074:	08009be4 	.word	0x08009be4
 8001078:	08009bf8 	.word	0x08009bf8
 800107c:	08009bfc 	.word	0x08009bfc
 8001080:	08009c0c 	.word	0x08009c0c

08001084 <sh_help>:

static int sh_help(h_shell_t * h_shell, int argc, char ** argv) {
 8001084:	b590      	push	{r4, r7, lr}
 8001086:	b089      	sub	sp, #36	@ 0x24
 8001088:	af02      	add	r7, sp, #8
 800108a:	60f8      	str	r0, [r7, #12]
 800108c:	60b9      	str	r1, [r7, #8]
 800108e:	607a      	str	r2, [r7, #4]
	int i;
	int size;

	if (argc > 1) {
 8001090:	68bb      	ldr	r3, [r7, #8]
 8001092:	2b01      	cmp	r3, #1
 8001094:	dd59      	ble.n	800114a <sh_help+0xc6>
		for (i = 0; i < h_shell->func_list_size; i++) {
 8001096:	2300      	movs	r3, #0
 8001098:	617b      	str	r3, [r7, #20]
 800109a:	e03b      	b.n	8001114 <sh_help+0x90>
			if (strcmp(h_shell->func_list[i].cmd_name, argv[1]) == 0) {
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	6819      	ldr	r1, [r3, #0]
 80010a0:	697a      	ldr	r2, [r7, #20]
 80010a2:	4613      	mov	r3, r2
 80010a4:	005b      	lsls	r3, r3, #1
 80010a6:	4413      	add	r3, r2
 80010a8:	009b      	lsls	r3, r3, #2
 80010aa:	440b      	add	r3, r1
 80010ac:	681a      	ldr	r2, [r3, #0]
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	3304      	adds	r3, #4
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4619      	mov	r1, r3
 80010b6:	4610      	mov	r0, r2
 80010b8:	f7ff f88a 	bl	80001d0 <strcmp>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d125      	bne.n	800110e <sh_help+0x8a>
				size = snprintf(h_shell->print_buffer, BUFFER_SIZE,
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	f103 0008 	add.w	r0, r3, #8
						"%s: %s\r\n", h_shell->func_list[i].cmd_name,
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	6819      	ldr	r1, [r3, #0]
 80010cc:	697a      	ldr	r2, [r7, #20]
 80010ce:	4613      	mov	r3, r2
 80010d0:	005b      	lsls	r3, r3, #1
 80010d2:	4413      	add	r3, r2
 80010d4:	009b      	lsls	r3, r3, #2
 80010d6:	440b      	add	r3, r1
 80010d8:	681c      	ldr	r4, [r3, #0]
						h_shell->func_list[i].description);
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	6819      	ldr	r1, [r3, #0]
 80010de:	697a      	ldr	r2, [r7, #20]
 80010e0:	4613      	mov	r3, r2
 80010e2:	005b      	lsls	r3, r3, #1
 80010e4:	4413      	add	r3, r2
 80010e6:	009b      	lsls	r3, r3, #2
 80010e8:	440b      	add	r3, r1
 80010ea:	689b      	ldr	r3, [r3, #8]
				size = snprintf(h_shell->print_buffer, BUFFER_SIZE,
 80010ec:	9300      	str	r3, [sp, #0]
 80010ee:	4623      	mov	r3, r4
 80010f0:	4a30      	ldr	r2, [pc, #192]	@ (80011b4 <sh_help+0x130>)
 80010f2:	2128      	movs	r1, #40	@ 0x28
 80010f4:	f007 fc08 	bl	8008908 <sniprintf>
 80010f8:	6138      	str	r0, [r7, #16]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010fe:	68fa      	ldr	r2, [r7, #12]
 8001100:	3208      	adds	r2, #8
 8001102:	6939      	ldr	r1, [r7, #16]
 8001104:	b289      	uxth	r1, r1
 8001106:	4610      	mov	r0, r2
 8001108:	4798      	blx	r3
				return 0;
 800110a:	2300      	movs	r3, #0
 800110c:	e04d      	b.n	80011aa <sh_help+0x126>
		for (i = 0; i < h_shell->func_list_size; i++) {
 800110e:	697b      	ldr	r3, [r7, #20]
 8001110:	3301      	adds	r3, #1
 8001112:	617b      	str	r3, [r7, #20]
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	697a      	ldr	r2, [r7, #20]
 800111a:	429a      	cmp	r2, r3
 800111c:	dbbe      	blt.n	800109c <sh_help+0x18>
			}
		}
		size = snprintf(h_shell->print_buffer, BUFFER_SIZE,
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	f103 0008 	add.w	r0, r3, #8
				"Unknown command: %s\r\n", argv[1]);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	3304      	adds	r3, #4
		size = snprintf(h_shell->print_buffer, BUFFER_SIZE,
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	4a23      	ldr	r2, [pc, #140]	@ (80011b8 <sh_help+0x134>)
 800112c:	2128      	movs	r1, #40	@ 0x28
 800112e:	f007 fbeb 	bl	8008908 <sniprintf>
 8001132:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001138:	68fa      	ldr	r2, [r7, #12]
 800113a:	3208      	adds	r2, #8
 800113c:	6939      	ldr	r1, [r7, #16]
 800113e:	b289      	uxth	r1, r1
 8001140:	4610      	mov	r0, r2
 8001142:	4798      	blx	r3
		return -1;
 8001144:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001148:	e02f      	b.n	80011aa <sh_help+0x126>
	}

	for(i = 0; i < h_shell->func_list_size; i++) {
 800114a:	2300      	movs	r3, #0
 800114c:	617b      	str	r3, [r7, #20]
 800114e:	e026      	b.n	800119e <sh_help+0x11a>
		size = snprintf(h_shell->print_buffer, BUFFER_SIZE,
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	f103 0008 	add.w	r0, r3, #8
				"%s: %s\r\n", h_shell->func_list[i].cmd_name,
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	6819      	ldr	r1, [r3, #0]
 800115a:	697a      	ldr	r2, [r7, #20]
 800115c:	4613      	mov	r3, r2
 800115e:	005b      	lsls	r3, r3, #1
 8001160:	4413      	add	r3, r2
 8001162:	009b      	lsls	r3, r3, #2
 8001164:	440b      	add	r3, r1
 8001166:	681c      	ldr	r4, [r3, #0]
				h_shell->func_list[i].description);
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	6819      	ldr	r1, [r3, #0]
 800116c:	697a      	ldr	r2, [r7, #20]
 800116e:	4613      	mov	r3, r2
 8001170:	005b      	lsls	r3, r3, #1
 8001172:	4413      	add	r3, r2
 8001174:	009b      	lsls	r3, r3, #2
 8001176:	440b      	add	r3, r1
 8001178:	689b      	ldr	r3, [r3, #8]
		size = snprintf(h_shell->print_buffer, BUFFER_SIZE,
 800117a:	9300      	str	r3, [sp, #0]
 800117c:	4623      	mov	r3, r4
 800117e:	4a0d      	ldr	r2, [pc, #52]	@ (80011b4 <sh_help+0x130>)
 8001180:	2128      	movs	r1, #40	@ 0x28
 8001182:	f007 fbc1 	bl	8008908 <sniprintf>
 8001186:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800118c:	68fa      	ldr	r2, [r7, #12]
 800118e:	3208      	adds	r2, #8
 8001190:	6939      	ldr	r1, [r7, #16]
 8001192:	b289      	uxth	r1, r1
 8001194:	4610      	mov	r0, r2
 8001196:	4798      	blx	r3
	for(i = 0; i < h_shell->func_list_size; i++) {
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	3301      	adds	r3, #1
 800119c:	617b      	str	r3, [r7, #20]
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	697a      	ldr	r2, [r7, #20]
 80011a4:	429a      	cmp	r2, r3
 80011a6:	dbd3      	blt.n	8001150 <sh_help+0xcc>
	}

	return 0;
 80011a8:	2300      	movs	r3, #0
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	371c      	adds	r7, #28
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd90      	pop	{r4, r7, pc}
 80011b2:	bf00      	nop
 80011b4:	08009c2c 	.word	0x08009c2c
 80011b8:	08009c38 	.word	0x08009c38

080011bc <shell_init>:



};

void shell_init(h_shell_t * h_shell) {
 80011bc:	b580      	push	{r7, lr}
 80011be:	b084      	sub	sp, #16
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
	int size = 0;
 80011c4:	2300      	movs	r3, #0
 80011c6:	60fb      	str	r3, [r7, #12]

	h_shell->func_list = shell_functions;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	4a14      	ldr	r2, [pc, #80]	@ (800121c <shell_init+0x60>)
 80011cc:	601a      	str	r2, [r3, #0]
	h_shell->func_list_size = sizeof(shell_functions) / sizeof(shell_functions[0]);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	2204      	movs	r2, #4
 80011d2:	605a      	str	r2, [r3, #4]

	size = snprintf(h_shell->print_buffer, BUFFER_SIZE,
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	3308      	adds	r3, #8
 80011d8:	4a11      	ldr	r2, [pc, #68]	@ (8001220 <shell_init+0x64>)
 80011da:	2128      	movs	r1, #40	@ 0x28
 80011dc:	4618      	mov	r0, r3
 80011de:	f007 fb93 	bl	8008908 <sniprintf>
 80011e2:	60f8      	str	r0, [r7, #12]
			"\r\n\r\n===== Super auto radio v1.0 =====\r\n");
	h_shell->drv.transmit(h_shell->print_buffer, size);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011e8:	687a      	ldr	r2, [r7, #4]
 80011ea:	3208      	adds	r2, #8
 80011ec:	68f9      	ldr	r1, [r7, #12]
 80011ee:	b289      	uxth	r1, r1
 80011f0:	4610      	mov	r0, r2
 80011f2:	4798      	blx	r3

	size = snprintf(h_shell->print_buffer, BUFFER_SIZE,
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	3308      	adds	r3, #8
 80011f8:	4a0a      	ldr	r2, [pc, #40]	@ (8001224 <shell_init+0x68>)
 80011fa:	2128      	movs	r1, #40	@ 0x28
 80011fc:	4618      	mov	r0, r3
 80011fe:	f007 fb83 	bl	8008908 <sniprintf>
 8001202:	60f8      	str	r0, [r7, #12]
			"Type 'help' for available commands\r\n");
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001208:	687a      	ldr	r2, [r7, #4]
 800120a:	3208      	adds	r2, #8
 800120c:	68f9      	ldr	r1, [r7, #12]
 800120e:	b289      	uxth	r1, r1
 8001210:	4610      	mov	r0, r2
 8001212:	4798      	blx	r3
}
 8001214:	bf00      	nop
 8001216:	3710      	adds	r7, #16
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	08009d1c 	.word	0x08009d1c
 8001220:	08009cbc 	.word	0x08009cbc
 8001224:	08009ce4 	.word	0x08009ce4

08001228 <shell_exec>:

static int shell_exec(h_shell_t * h_shell, char * buf) {
 8001228:	b580      	push	{r7, lr}
 800122a:	b08e      	sub	sp, #56	@ 0x38
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
 8001230:	6039      	str	r1, [r7, #0]
	int i;
	int argc = 0;
 8001232:	2300      	movs	r3, #0
 8001234:	633b      	str	r3, [r7, #48]	@ 0x30
	char *argv[ARGC_MAX];
	char *token;

	token = strtok(buf, " ");
 8001236:	4931      	ldr	r1, [pc, #196]	@ (80012fc <shell_exec+0xd4>)
 8001238:	6838      	ldr	r0, [r7, #0]
 800123a:	f007 fc79 	bl	8008b30 <strtok>
 800123e:	62f8      	str	r0, [r7, #44]	@ 0x2c
	while (token != NULL && argc < ARGC_MAX) {
 8001240:	e00d      	b.n	800125e <shell_exec+0x36>
		argv[argc++] = token;
 8001242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001244:	1c5a      	adds	r2, r3, #1
 8001246:	633a      	str	r2, [r7, #48]	@ 0x30
 8001248:	009b      	lsls	r3, r3, #2
 800124a:	3338      	adds	r3, #56	@ 0x38
 800124c:	443b      	add	r3, r7
 800124e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001250:	f843 2c30 	str.w	r2, [r3, #-48]
		token = strtok(NULL, " ");
 8001254:	4929      	ldr	r1, [pc, #164]	@ (80012fc <shell_exec+0xd4>)
 8001256:	2000      	movs	r0, #0
 8001258:	f007 fc6a 	bl	8008b30 <strtok>
 800125c:	62f8      	str	r0, [r7, #44]	@ 0x2c
	while (token != NULL && argc < ARGC_MAX) {
 800125e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001260:	2b00      	cmp	r3, #0
 8001262:	d002      	beq.n	800126a <shell_exec+0x42>
 8001264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001266:	2b07      	cmp	r3, #7
 8001268:	ddeb      	ble.n	8001242 <shell_exec+0x1a>
	}

	if (argc == 0) return 0;
 800126a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800126c:	2b00      	cmp	r3, #0
 800126e:	d101      	bne.n	8001274 <shell_exec+0x4c>
 8001270:	2300      	movs	r3, #0
 8001272:	e03e      	b.n	80012f2 <shell_exec+0xca>

	for (i = 0; i < h_shell->func_list_size; i++) {
 8001274:	2300      	movs	r3, #0
 8001276:	637b      	str	r3, [r7, #52]	@ 0x34
 8001278:	e023      	b.n	80012c2 <shell_exec+0x9a>
		if (strcmp(h_shell->func_list[i].cmd_name, argv[0]) == 0) {
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	6819      	ldr	r1, [r3, #0]
 800127e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001280:	4613      	mov	r3, r2
 8001282:	005b      	lsls	r3, r3, #1
 8001284:	4413      	add	r3, r2
 8001286:	009b      	lsls	r3, r3, #2
 8001288:	440b      	add	r3, r1
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	68ba      	ldr	r2, [r7, #8]
 800128e:	4611      	mov	r1, r2
 8001290:	4618      	mov	r0, r3
 8001292:	f7fe ff9d 	bl	80001d0 <strcmp>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d10f      	bne.n	80012bc <shell_exec+0x94>
			return h_shell->func_list[i].func(h_shell, argc, argv);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6819      	ldr	r1, [r3, #0]
 80012a0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80012a2:	4613      	mov	r3, r2
 80012a4:	005b      	lsls	r3, r3, #1
 80012a6:	4413      	add	r3, r2
 80012a8:	009b      	lsls	r3, r3, #2
 80012aa:	440b      	add	r3, r1
 80012ac:	685b      	ldr	r3, [r3, #4]
 80012ae:	f107 0208 	add.w	r2, r7, #8
 80012b2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80012b4:	6878      	ldr	r0, [r7, #4]
 80012b6:	4798      	blx	r3
 80012b8:	4603      	mov	r3, r0
 80012ba:	e01a      	b.n	80012f2 <shell_exec+0xca>
	for (i = 0; i < h_shell->func_list_size; i++) {
 80012bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012be:	3301      	adds	r3, #1
 80012c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80012c8:	429a      	cmp	r2, r3
 80012ca:	dbd6      	blt.n	800127a <shell_exec+0x52>
		}
	}


	int size = snprintf(h_shell->print_buffer, BUFFER_SIZE,
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	f103 0008 	add.w	r0, r3, #8
 80012d2:	68bb      	ldr	r3, [r7, #8]
 80012d4:	4a0a      	ldr	r2, [pc, #40]	@ (8001300 <shell_exec+0xd8>)
 80012d6:	2128      	movs	r1, #40	@ 0x28
 80012d8:	f007 fb16 	bl	8008908 <sniprintf>
 80012dc:	62b8      	str	r0, [r7, #40]	@ 0x28
			"Unknown command: %s\r\n", argv[0]);
	h_shell->drv.transmit(h_shell->print_buffer, size);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012e2:	687a      	ldr	r2, [r7, #4]
 80012e4:	3208      	adds	r2, #8
 80012e6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80012e8:	b289      	uxth	r1, r1
 80012ea:	4610      	mov	r0, r2
 80012ec:	4798      	blx	r3
	return -1;
 80012ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	3738      	adds	r7, #56	@ 0x38
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	08009d0c 	.word	0x08009d0c
 8001300:	08009c38 	.word	0x08009c38

08001304 <shell_run>:

static const char backspace[] = "\b \b";
static const char prompt[] = "shell@radio>> ";

int shell_run(h_shell_t * h_shell) {
 8001304:	b580      	push	{r7, lr}
 8001306:	b086      	sub	sp, #24
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
	int reading = 0;
 800130c:	2300      	movs	r3, #0
 800130e:	617b      	str	r3, [r7, #20]
	int pos = 0;
 8001310:	2300      	movs	r3, #0
 8001312:	613b      	str	r3, [r7, #16]

	while (1) {
		h_shell->drv.transmit(prompt, strlen(prompt));
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001318:	210e      	movs	r1, #14
 800131a:	4826      	ldr	r0, [pc, #152]	@ (80013b4 <shell_run+0xb0>)
 800131c:	4798      	blx	r3
		reading = 1;
 800131e:	2301      	movs	r3, #1
 8001320:	617b      	str	r3, [r7, #20]

		while(reading) {
 8001322:	e03a      	b.n	800139a <shell_run+0x96>
			char c;
			h_shell->drv.receive(&c, 1);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001328:	f107 020f 	add.w	r2, r7, #15
 800132c:	2101      	movs	r1, #1
 800132e:	4610      	mov	r0, r2
 8001330:	4798      	blx	r3

			switch (c) {
 8001332:	7bfb      	ldrb	r3, [r7, #15]
 8001334:	2b08      	cmp	r3, #8
 8001336:	d00f      	beq.n	8001358 <shell_run+0x54>
 8001338:	2b0d      	cmp	r3, #13
 800133a:	d119      	bne.n	8001370 <shell_run+0x6c>
			case '\r':
				h_shell->drv.transmit("\r\n", 2);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001340:	2102      	movs	r1, #2
 8001342:	481d      	ldr	r0, [pc, #116]	@ (80013b8 <shell_run+0xb4>)
 8001344:	4798      	blx	r3
				h_shell->cmd_buffer[pos] = 0;
 8001346:	687a      	ldr	r2, [r7, #4]
 8001348:	693b      	ldr	r3, [r7, #16]
 800134a:	4413      	add	r3, r2
 800134c:	3330      	adds	r3, #48	@ 0x30
 800134e:	2200      	movs	r2, #0
 8001350:	701a      	strb	r2, [r3, #0]
				reading = 0;
 8001352:	2300      	movs	r3, #0
 8001354:	617b      	str	r3, [r7, #20]
				break;
 8001356:	e020      	b.n	800139a <shell_run+0x96>

			case '\b':
				if (pos > 0) {
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	2b00      	cmp	r3, #0
 800135c:	dd1c      	ble.n	8001398 <shell_run+0x94>
					pos--;
 800135e:	693b      	ldr	r3, [r7, #16]
 8001360:	3b01      	subs	r3, #1
 8001362:	613b      	str	r3, [r7, #16]
					h_shell->drv.transmit(backspace, 3);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001368:	2103      	movs	r1, #3
 800136a:	4814      	ldr	r0, [pc, #80]	@ (80013bc <shell_run+0xb8>)
 800136c:	4798      	blx	r3
				}
				break;
 800136e:	e013      	b.n	8001398 <shell_run+0x94>

			default:
				if (pos < BUFFER_SIZE - 1) {
 8001370:	693b      	ldr	r3, [r7, #16]
 8001372:	2b26      	cmp	r3, #38	@ 0x26
 8001374:	dc11      	bgt.n	800139a <shell_run+0x96>
					h_shell->drv.transmit(&c, 1);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800137a:	f107 020f 	add.w	r2, r7, #15
 800137e:	2101      	movs	r1, #1
 8001380:	4610      	mov	r0, r2
 8001382:	4798      	blx	r3
					h_shell->cmd_buffer[pos++] = c;
 8001384:	693b      	ldr	r3, [r7, #16]
 8001386:	1c5a      	adds	r2, r3, #1
 8001388:	613a      	str	r2, [r7, #16]
 800138a:	7bf9      	ldrb	r1, [r7, #15]
 800138c:	687a      	ldr	r2, [r7, #4]
 800138e:	4413      	add	r3, r2
 8001390:	460a      	mov	r2, r1
 8001392:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
 8001396:	e000      	b.n	800139a <shell_run+0x96>
				break;
 8001398:	bf00      	nop
		while(reading) {
 800139a:	697b      	ldr	r3, [r7, #20]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d1c1      	bne.n	8001324 <shell_run+0x20>
				}
			}
		}

		shell_exec(h_shell, h_shell->cmd_buffer);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	3330      	adds	r3, #48	@ 0x30
 80013a4:	4619      	mov	r1, r3
 80013a6:	6878      	ldr	r0, [r7, #4]
 80013a8:	f7ff ff3e 	bl	8001228 <shell_exec>
		pos = 0;
 80013ac:	2300      	movs	r3, #0
 80013ae:	613b      	str	r3, [r7, #16]
		h_shell->drv.transmit(prompt, strlen(prompt));
 80013b0:	e7b0      	b.n	8001314 <shell_run+0x10>
 80013b2:	bf00      	nop
 80013b4:	08009d50 	.word	0x08009d50
 80013b8:	08009d10 	.word	0x08009d10
 80013bc:	08009d4c 	.word	0x08009d4c

080013c0 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80013c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001434 <MX_SPI3_Init+0x74>)
 80013c6:	4a1c      	ldr	r2, [pc, #112]	@ (8001438 <MX_SPI3_Init+0x78>)
 80013c8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80013ca:	4b1a      	ldr	r3, [pc, #104]	@ (8001434 <MX_SPI3_Init+0x74>)
 80013cc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80013d0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80013d2:	4b18      	ldr	r3, [pc, #96]	@ (8001434 <MX_SPI3_Init+0x74>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80013d8:	4b16      	ldr	r3, [pc, #88]	@ (8001434 <MX_SPI3_Init+0x74>)
 80013da:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80013de:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013e0:	4b14      	ldr	r3, [pc, #80]	@ (8001434 <MX_SPI3_Init+0x74>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013e6:	4b13      	ldr	r3, [pc, #76]	@ (8001434 <MX_SPI3_Init+0x74>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80013ec:	4b11      	ldr	r3, [pc, #68]	@ (8001434 <MX_SPI3_Init+0x74>)
 80013ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013f2:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80013f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001434 <MX_SPI3_Init+0x74>)
 80013f6:	2220      	movs	r2, #32
 80013f8:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001434 <MX_SPI3_Init+0x74>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001400:	4b0c      	ldr	r3, [pc, #48]	@ (8001434 <MX_SPI3_Init+0x74>)
 8001402:	2200      	movs	r2, #0
 8001404:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001406:	4b0b      	ldr	r3, [pc, #44]	@ (8001434 <MX_SPI3_Init+0x74>)
 8001408:	2200      	movs	r2, #0
 800140a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 800140c:	4b09      	ldr	r3, [pc, #36]	@ (8001434 <MX_SPI3_Init+0x74>)
 800140e:	2207      	movs	r2, #7
 8001410:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001412:	4b08      	ldr	r3, [pc, #32]	@ (8001434 <MX_SPI3_Init+0x74>)
 8001414:	2200      	movs	r2, #0
 8001416:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001418:	4b06      	ldr	r3, [pc, #24]	@ (8001434 <MX_SPI3_Init+0x74>)
 800141a:	2208      	movs	r2, #8
 800141c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800141e:	4805      	ldr	r0, [pc, #20]	@ (8001434 <MX_SPI3_Init+0x74>)
 8001420:	f004 fcd3 	bl	8005dca <HAL_SPI_Init>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800142a:	f7ff fc36 	bl	8000c9a <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800142e:	bf00      	nop
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	20000544 	.word	0x20000544
 8001438:	40003c00 	.word	0x40003c00

0800143c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b08a      	sub	sp, #40	@ 0x28
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001444:	f107 0314 	add.w	r3, r7, #20
 8001448:	2200      	movs	r2, #0
 800144a:	601a      	str	r2, [r3, #0]
 800144c:	605a      	str	r2, [r3, #4]
 800144e:	609a      	str	r2, [r3, #8]
 8001450:	60da      	str	r2, [r3, #12]
 8001452:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a25      	ldr	r2, [pc, #148]	@ (80014f0 <HAL_SPI_MspInit+0xb4>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d144      	bne.n	80014e8 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800145e:	4b25      	ldr	r3, [pc, #148]	@ (80014f4 <HAL_SPI_MspInit+0xb8>)
 8001460:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001462:	4a24      	ldr	r2, [pc, #144]	@ (80014f4 <HAL_SPI_MspInit+0xb8>)
 8001464:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001468:	6593      	str	r3, [r2, #88]	@ 0x58
 800146a:	4b22      	ldr	r3, [pc, #136]	@ (80014f4 <HAL_SPI_MspInit+0xb8>)
 800146c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800146e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001472:	613b      	str	r3, [r7, #16]
 8001474:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001476:	4b1f      	ldr	r3, [pc, #124]	@ (80014f4 <HAL_SPI_MspInit+0xb8>)
 8001478:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800147a:	4a1e      	ldr	r2, [pc, #120]	@ (80014f4 <HAL_SPI_MspInit+0xb8>)
 800147c:	f043 0304 	orr.w	r3, r3, #4
 8001480:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001482:	4b1c      	ldr	r3, [pc, #112]	@ (80014f4 <HAL_SPI_MspInit+0xb8>)
 8001484:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001486:	f003 0304 	and.w	r3, r3, #4
 800148a:	60fb      	str	r3, [r7, #12]
 800148c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800148e:	4b19      	ldr	r3, [pc, #100]	@ (80014f4 <HAL_SPI_MspInit+0xb8>)
 8001490:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001492:	4a18      	ldr	r2, [pc, #96]	@ (80014f4 <HAL_SPI_MspInit+0xb8>)
 8001494:	f043 0302 	orr.w	r3, r3, #2
 8001498:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800149a:	4b16      	ldr	r3, [pc, #88]	@ (80014f4 <HAL_SPI_MspInit+0xb8>)
 800149c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800149e:	f003 0302 	and.w	r3, r3, #2
 80014a2:	60bb      	str	r3, [r7, #8]
 80014a4:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80014a6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80014aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ac:	2302      	movs	r3, #2
 80014ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b0:	2300      	movs	r3, #0
 80014b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014b4:	2303      	movs	r3, #3
 80014b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80014b8:	2306      	movs	r3, #6
 80014ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014bc:	f107 0314 	add.w	r3, r7, #20
 80014c0:	4619      	mov	r1, r3
 80014c2:	480d      	ldr	r0, [pc, #52]	@ (80014f8 <HAL_SPI_MspInit+0xbc>)
 80014c4:	f000 ff0e 	bl	80022e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80014c8:	2320      	movs	r3, #32
 80014ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014cc:	2302      	movs	r3, #2
 80014ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d0:	2300      	movs	r3, #0
 80014d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014d4:	2303      	movs	r3, #3
 80014d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80014d8:	2306      	movs	r3, #6
 80014da:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014dc:	f107 0314 	add.w	r3, r7, #20
 80014e0:	4619      	mov	r1, r3
 80014e2:	4806      	ldr	r0, [pc, #24]	@ (80014fc <HAL_SPI_MspInit+0xc0>)
 80014e4:	f000 fefe 	bl	80022e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80014e8:	bf00      	nop
 80014ea:	3728      	adds	r7, #40	@ 0x28
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	40003c00 	.word	0x40003c00
 80014f4:	40021000 	.word	0x40021000
 80014f8:	48000800 	.word	0x48000800
 80014fc:	48000400 	.word	0x48000400

08001500 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001506:	4b11      	ldr	r3, [pc, #68]	@ (800154c <HAL_MspInit+0x4c>)
 8001508:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800150a:	4a10      	ldr	r2, [pc, #64]	@ (800154c <HAL_MspInit+0x4c>)
 800150c:	f043 0301 	orr.w	r3, r3, #1
 8001510:	6613      	str	r3, [r2, #96]	@ 0x60
 8001512:	4b0e      	ldr	r3, [pc, #56]	@ (800154c <HAL_MspInit+0x4c>)
 8001514:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001516:	f003 0301 	and.w	r3, r3, #1
 800151a:	607b      	str	r3, [r7, #4]
 800151c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800151e:	4b0b      	ldr	r3, [pc, #44]	@ (800154c <HAL_MspInit+0x4c>)
 8001520:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001522:	4a0a      	ldr	r2, [pc, #40]	@ (800154c <HAL_MspInit+0x4c>)
 8001524:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001528:	6593      	str	r3, [r2, #88]	@ 0x58
 800152a:	4b08      	ldr	r3, [pc, #32]	@ (800154c <HAL_MspInit+0x4c>)
 800152c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800152e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001532:	603b      	str	r3, [r7, #0]
 8001534:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001536:	2200      	movs	r2, #0
 8001538:	210f      	movs	r1, #15
 800153a:	f06f 0001 	mvn.w	r0, #1
 800153e:	f000 fb6c 	bl	8001c1a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001542:	bf00      	nop
 8001544:	3708      	adds	r7, #8
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	40021000 	.word	0x40021000

08001550 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART2 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8001558:	1d39      	adds	r1, r7, #4
 800155a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800155e:	2201      	movs	r2, #1
 8001560:	4803      	ldr	r0, [pc, #12]	@ (8001570 <__io_putchar+0x20>)
 8001562:	f004 fffd 	bl	8006560 <HAL_UART_Transmit>

  return ch;
 8001566:	687b      	ldr	r3, [r7, #4]
}
 8001568:	4618      	mov	r0, r3
 800156a:	3708      	adds	r7, #8
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	200005ac 	.word	0x200005ac

08001574 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001578:	bf00      	nop
 800157a:	e7fd      	b.n	8001578 <NMI_Handler+0x4>

0800157c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001580:	bf00      	nop
 8001582:	e7fd      	b.n	8001580 <HardFault_Handler+0x4>

08001584 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001588:	bf00      	nop
 800158a:	e7fd      	b.n	8001588 <MemManage_Handler+0x4>

0800158c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001590:	bf00      	nop
 8001592:	e7fd      	b.n	8001590 <BusFault_Handler+0x4>

08001594 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001598:	bf00      	nop
 800159a:	e7fd      	b.n	8001598 <UsageFault_Handler+0x4>

0800159c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015a0:	bf00      	nop
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr

080015aa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015aa:	b580      	push	{r7, lr}
 80015ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015ae:	f000 fa15 	bl	80019dc <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80015b2:	f006 fbf5 	bl	8007da0 <xTaskGetSchedulerState>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b01      	cmp	r3, #1
 80015ba:	d001      	beq.n	80015c0 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80015bc:	f006 fe34 	bl	8008228 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015c0:	bf00      	nop
 80015c2:	bd80      	pop	{r7, pc}

080015c4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 80015c8:	4802      	ldr	r0, [pc, #8]	@ (80015d4 <DMA1_Channel6_IRQHandler+0x10>)
 80015ca:	f000 fddc 	bl	8002186 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80015ce:	bf00      	nop
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	200004b0 	.word	0x200004b0

080015d8 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 80015dc:	4802      	ldr	r0, [pc, #8]	@ (80015e8 <DMA1_Channel7_IRQHandler+0x10>)
 80015de:	f000 fdd2 	bl	8002186 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80015e2:	bf00      	nop
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	200004f8 	.word	0x200004f8

080015ec <SAI2_IRQHandler>:

/**
  * @brief This function handles SAI2 global interrupt.
  */
void SAI2_IRQHandler(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI2_IRQn 0 */

  /* USER CODE END SAI2_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA2);
 80015f0:	4803      	ldr	r0, [pc, #12]	@ (8001600 <SAI2_IRQHandler+0x14>)
 80015f2:	f004 f897 	bl	8005724 <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB2);
 80015f6:	4803      	ldr	r0, [pc, #12]	@ (8001604 <SAI2_IRQHandler+0x18>)
 80015f8:	f004 f894 	bl	8005724 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI2_IRQn 1 */

  /* USER CODE END SAI2_IRQn 1 */
}
 80015fc:	bf00      	nop
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	200003a8 	.word	0x200003a8
 8001604:	2000042c 	.word	0x2000042c

08001608 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
  return 1;
 800160c:	2301      	movs	r3, #1
}
 800160e:	4618      	mov	r0, r3
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr

08001618 <_kill>:

int _kill(int pid, int sig)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
 8001620:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001622:	f007 fb27 	bl	8008c74 <__errno>
 8001626:	4603      	mov	r3, r0
 8001628:	2216      	movs	r2, #22
 800162a:	601a      	str	r2, [r3, #0]
  return -1;
 800162c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001630:	4618      	mov	r0, r3
 8001632:	3708      	adds	r7, #8
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}

08001638 <_exit>:

void _exit (int status)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001640:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001644:	6878      	ldr	r0, [r7, #4]
 8001646:	f7ff ffe7 	bl	8001618 <_kill>
  while (1) {}    /* Make sure we hang here */
 800164a:	bf00      	nop
 800164c:	e7fd      	b.n	800164a <_exit+0x12>

0800164e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800164e:	b580      	push	{r7, lr}
 8001650:	b086      	sub	sp, #24
 8001652:	af00      	add	r7, sp, #0
 8001654:	60f8      	str	r0, [r7, #12]
 8001656:	60b9      	str	r1, [r7, #8]
 8001658:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800165a:	2300      	movs	r3, #0
 800165c:	617b      	str	r3, [r7, #20]
 800165e:	e00a      	b.n	8001676 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001660:	f3af 8000 	nop.w
 8001664:	4601      	mov	r1, r0
 8001666:	68bb      	ldr	r3, [r7, #8]
 8001668:	1c5a      	adds	r2, r3, #1
 800166a:	60ba      	str	r2, [r7, #8]
 800166c:	b2ca      	uxtb	r2, r1
 800166e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	3301      	adds	r3, #1
 8001674:	617b      	str	r3, [r7, #20]
 8001676:	697a      	ldr	r2, [r7, #20]
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	429a      	cmp	r2, r3
 800167c:	dbf0      	blt.n	8001660 <_read+0x12>
  }

  return len;
 800167e:	687b      	ldr	r3, [r7, #4]
}
 8001680:	4618      	mov	r0, r3
 8001682:	3718      	adds	r7, #24
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}

08001688 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b086      	sub	sp, #24
 800168c:	af00      	add	r7, sp, #0
 800168e:	60f8      	str	r0, [r7, #12]
 8001690:	60b9      	str	r1, [r7, #8]
 8001692:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001694:	2300      	movs	r3, #0
 8001696:	617b      	str	r3, [r7, #20]
 8001698:	e009      	b.n	80016ae <_write+0x26>
  {
    __io_putchar(*ptr++);
 800169a:	68bb      	ldr	r3, [r7, #8]
 800169c:	1c5a      	adds	r2, r3, #1
 800169e:	60ba      	str	r2, [r7, #8]
 80016a0:	781b      	ldrb	r3, [r3, #0]
 80016a2:	4618      	mov	r0, r3
 80016a4:	f7ff ff54 	bl	8001550 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	3301      	adds	r3, #1
 80016ac:	617b      	str	r3, [r7, #20]
 80016ae:	697a      	ldr	r2, [r7, #20]
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	429a      	cmp	r2, r3
 80016b4:	dbf1      	blt.n	800169a <_write+0x12>
  }
  return len;
 80016b6:	687b      	ldr	r3, [r7, #4]
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	3718      	adds	r7, #24
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}

080016c0 <_close>:

int _close(int file)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b083      	sub	sp, #12
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80016c8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80016cc:	4618      	mov	r0, r3
 80016ce:	370c      	adds	r7, #12
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr

080016d8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016d8:	b480      	push	{r7}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
 80016e0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80016e8:	605a      	str	r2, [r3, #4]
  return 0;
 80016ea:	2300      	movs	r3, #0
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	370c      	adds	r7, #12
 80016f0:	46bd      	mov	sp, r7
 80016f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f6:	4770      	bx	lr

080016f8 <_isatty>:

int _isatty(int file)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b083      	sub	sp, #12
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001700:	2301      	movs	r3, #1
}
 8001702:	4618      	mov	r0, r3
 8001704:	370c      	adds	r7, #12
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr

0800170e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800170e:	b480      	push	{r7}
 8001710:	b085      	sub	sp, #20
 8001712:	af00      	add	r7, sp, #0
 8001714:	60f8      	str	r0, [r7, #12]
 8001716:	60b9      	str	r1, [r7, #8]
 8001718:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800171a:	2300      	movs	r3, #0
}
 800171c:	4618      	mov	r0, r3
 800171e:	3714      	adds	r7, #20
 8001720:	46bd      	mov	sp, r7
 8001722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001726:	4770      	bx	lr

08001728 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b086      	sub	sp, #24
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001730:	4a14      	ldr	r2, [pc, #80]	@ (8001784 <_sbrk+0x5c>)
 8001732:	4b15      	ldr	r3, [pc, #84]	@ (8001788 <_sbrk+0x60>)
 8001734:	1ad3      	subs	r3, r2, r3
 8001736:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800173c:	4b13      	ldr	r3, [pc, #76]	@ (800178c <_sbrk+0x64>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d102      	bne.n	800174a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001744:	4b11      	ldr	r3, [pc, #68]	@ (800178c <_sbrk+0x64>)
 8001746:	4a12      	ldr	r2, [pc, #72]	@ (8001790 <_sbrk+0x68>)
 8001748:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800174a:	4b10      	ldr	r3, [pc, #64]	@ (800178c <_sbrk+0x64>)
 800174c:	681a      	ldr	r2, [r3, #0]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	4413      	add	r3, r2
 8001752:	693a      	ldr	r2, [r7, #16]
 8001754:	429a      	cmp	r2, r3
 8001756:	d207      	bcs.n	8001768 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001758:	f007 fa8c 	bl	8008c74 <__errno>
 800175c:	4603      	mov	r3, r0
 800175e:	220c      	movs	r2, #12
 8001760:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001762:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001766:	e009      	b.n	800177c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001768:	4b08      	ldr	r3, [pc, #32]	@ (800178c <_sbrk+0x64>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800176e:	4b07      	ldr	r3, [pc, #28]	@ (800178c <_sbrk+0x64>)
 8001770:	681a      	ldr	r2, [r3, #0]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	4413      	add	r3, r2
 8001776:	4a05      	ldr	r2, [pc, #20]	@ (800178c <_sbrk+0x64>)
 8001778:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800177a:	68fb      	ldr	r3, [r7, #12]
}
 800177c:	4618      	mov	r0, r3
 800177e:	3718      	adds	r7, #24
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	20018000 	.word	0x20018000
 8001788:	00000400 	.word	0x00000400
 800178c:	200005a8 	.word	0x200005a8
 8001790:	20001490 	.word	0x20001490

08001794 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001798:	4b06      	ldr	r3, [pc, #24]	@ (80017b4 <SystemInit+0x20>)
 800179a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800179e:	4a05      	ldr	r2, [pc, #20]	@ (80017b4 <SystemInit+0x20>)
 80017a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80017a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80017a8:	bf00      	nop
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	e000ed00 	.word	0xe000ed00

080017b8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80017bc:	4b14      	ldr	r3, [pc, #80]	@ (8001810 <MX_USART2_UART_Init+0x58>)
 80017be:	4a15      	ldr	r2, [pc, #84]	@ (8001814 <MX_USART2_UART_Init+0x5c>)
 80017c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80017c2:	4b13      	ldr	r3, [pc, #76]	@ (8001810 <MX_USART2_UART_Init+0x58>)
 80017c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017ca:	4b11      	ldr	r3, [pc, #68]	@ (8001810 <MX_USART2_UART_Init+0x58>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001810 <MX_USART2_UART_Init+0x58>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001810 <MX_USART2_UART_Init+0x58>)
 80017d8:	2200      	movs	r2, #0
 80017da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001810 <MX_USART2_UART_Init+0x58>)
 80017de:	220c      	movs	r2, #12
 80017e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001810 <MX_USART2_UART_Init+0x58>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017e8:	4b09      	ldr	r3, [pc, #36]	@ (8001810 <MX_USART2_UART_Init+0x58>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017ee:	4b08      	ldr	r3, [pc, #32]	@ (8001810 <MX_USART2_UART_Init+0x58>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017f4:	4b06      	ldr	r3, [pc, #24]	@ (8001810 <MX_USART2_UART_Init+0x58>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017fa:	4805      	ldr	r0, [pc, #20]	@ (8001810 <MX_USART2_UART_Init+0x58>)
 80017fc:	f004 fe62 	bl	80064c4 <HAL_UART_Init>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d001      	beq.n	800180a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001806:	f7ff fa48 	bl	8000c9a <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800180a:	bf00      	nop
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	200005ac 	.word	0x200005ac
 8001814:	40004400 	.word	0x40004400

08001818 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b0ac      	sub	sp, #176	@ 0xb0
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001820:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001824:	2200      	movs	r2, #0
 8001826:	601a      	str	r2, [r3, #0]
 8001828:	605a      	str	r2, [r3, #4]
 800182a:	609a      	str	r2, [r3, #8]
 800182c:	60da      	str	r2, [r3, #12]
 800182e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001830:	f107 0314 	add.w	r3, r7, #20
 8001834:	2288      	movs	r2, #136	@ 0x88
 8001836:	2100      	movs	r1, #0
 8001838:	4618      	mov	r0, r3
 800183a:	f007 f971 	bl	8008b20 <memset>
  if(uartHandle->Instance==USART2)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4a21      	ldr	r2, [pc, #132]	@ (80018c8 <HAL_UART_MspInit+0xb0>)
 8001844:	4293      	cmp	r3, r2
 8001846:	d13b      	bne.n	80018c0 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001848:	2302      	movs	r3, #2
 800184a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800184c:	2300      	movs	r3, #0
 800184e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001850:	f107 0314 	add.w	r3, r7, #20
 8001854:	4618      	mov	r0, r3
 8001856:	f002 fa41 	bl	8003cdc <HAL_RCCEx_PeriphCLKConfig>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d001      	beq.n	8001864 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001860:	f7ff fa1b 	bl	8000c9a <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001864:	4b19      	ldr	r3, [pc, #100]	@ (80018cc <HAL_UART_MspInit+0xb4>)
 8001866:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001868:	4a18      	ldr	r2, [pc, #96]	@ (80018cc <HAL_UART_MspInit+0xb4>)
 800186a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800186e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001870:	4b16      	ldr	r3, [pc, #88]	@ (80018cc <HAL_UART_MspInit+0xb4>)
 8001872:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001874:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001878:	613b      	str	r3, [r7, #16]
 800187a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800187c:	4b13      	ldr	r3, [pc, #76]	@ (80018cc <HAL_UART_MspInit+0xb4>)
 800187e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001880:	4a12      	ldr	r2, [pc, #72]	@ (80018cc <HAL_UART_MspInit+0xb4>)
 8001882:	f043 0301 	orr.w	r3, r3, #1
 8001886:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001888:	4b10      	ldr	r3, [pc, #64]	@ (80018cc <HAL_UART_MspInit+0xb4>)
 800188a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800188c:	f003 0301 	and.w	r3, r3, #1
 8001890:	60fb      	str	r3, [r7, #12]
 8001892:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001894:	230c      	movs	r3, #12
 8001896:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800189a:	2302      	movs	r3, #2
 800189c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a0:	2300      	movs	r3, #0
 80018a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018a6:	2303      	movs	r3, #3
 80018a8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80018ac:	2307      	movs	r3, #7
 80018ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018b2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80018b6:	4619      	mov	r1, r3
 80018b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018bc:	f000 fd12 	bl	80022e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80018c0:	bf00      	nop
 80018c2:	37b0      	adds	r7, #176	@ 0xb0
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	40004400 	.word	0x40004400
 80018cc:	40021000 	.word	0x40021000

080018d0 <Reset_Handler>:
 80018d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001908 <LoopForever+0x2>
 80018d4:	f7ff ff5e 	bl	8001794 <SystemInit>
 80018d8:	480c      	ldr	r0, [pc, #48]	@ (800190c <LoopForever+0x6>)
 80018da:	490d      	ldr	r1, [pc, #52]	@ (8001910 <LoopForever+0xa>)
 80018dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001914 <LoopForever+0xe>)
 80018de:	2300      	movs	r3, #0
 80018e0:	e002      	b.n	80018e8 <LoopCopyDataInit>

080018e2 <CopyDataInit>:
 80018e2:	58d4      	ldr	r4, [r2, r3]
 80018e4:	50c4      	str	r4, [r0, r3]
 80018e6:	3304      	adds	r3, #4

080018e8 <LoopCopyDataInit>:
 80018e8:	18c4      	adds	r4, r0, r3
 80018ea:	428c      	cmp	r4, r1
 80018ec:	d3f9      	bcc.n	80018e2 <CopyDataInit>
 80018ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001918 <LoopForever+0x12>)
 80018f0:	4c0a      	ldr	r4, [pc, #40]	@ (800191c <LoopForever+0x16>)
 80018f2:	2300      	movs	r3, #0
 80018f4:	e001      	b.n	80018fa <LoopFillZerobss>

080018f6 <FillZerobss>:
 80018f6:	6013      	str	r3, [r2, #0]
 80018f8:	3204      	adds	r2, #4

080018fa <LoopFillZerobss>:
 80018fa:	42a2      	cmp	r2, r4
 80018fc:	d3fb      	bcc.n	80018f6 <FillZerobss>
 80018fe:	f007 f9bf 	bl	8008c80 <__libc_init_array>
 8001902:	f7ff f8fd 	bl	8000b00 <main>

08001906 <LoopForever>:
 8001906:	e7fe      	b.n	8001906 <LoopForever>
 8001908:	20018000 	.word	0x20018000
 800190c:	20000000 	.word	0x20000000
 8001910:	2000006c 	.word	0x2000006c
 8001914:	08009e98 	.word	0x08009e98
 8001918:	2000006c 	.word	0x2000006c
 800191c:	20001490 	.word	0x20001490

08001920 <ADC1_2_IRQHandler>:
 8001920:	e7fe      	b.n	8001920 <ADC1_2_IRQHandler>
	...

08001924 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800192a:	2300      	movs	r3, #0
 800192c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800192e:	4b0c      	ldr	r3, [pc, #48]	@ (8001960 <HAL_Init+0x3c>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4a0b      	ldr	r2, [pc, #44]	@ (8001960 <HAL_Init+0x3c>)
 8001934:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001938:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800193a:	2003      	movs	r0, #3
 800193c:	f000 f962 	bl	8001c04 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001940:	200f      	movs	r0, #15
 8001942:	f000 f80f 	bl	8001964 <HAL_InitTick>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d002      	beq.n	8001952 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800194c:	2301      	movs	r3, #1
 800194e:	71fb      	strb	r3, [r7, #7]
 8001950:	e001      	b.n	8001956 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001952:	f7ff fdd5 	bl	8001500 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001956:	79fb      	ldrb	r3, [r7, #7]
}
 8001958:	4618      	mov	r0, r3
 800195a:	3708      	adds	r7, #8
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}
 8001960:	40022000 	.word	0x40022000

08001964 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b084      	sub	sp, #16
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800196c:	2300      	movs	r3, #0
 800196e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001970:	4b17      	ldr	r3, [pc, #92]	@ (80019d0 <HAL_InitTick+0x6c>)
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d023      	beq.n	80019c0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001978:	4b16      	ldr	r3, [pc, #88]	@ (80019d4 <HAL_InitTick+0x70>)
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	4b14      	ldr	r3, [pc, #80]	@ (80019d0 <HAL_InitTick+0x6c>)
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	4619      	mov	r1, r3
 8001982:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001986:	fbb3 f3f1 	udiv	r3, r3, r1
 800198a:	fbb2 f3f3 	udiv	r3, r2, r3
 800198e:	4618      	mov	r0, r3
 8001990:	f000 f96d 	bl	8001c6e <HAL_SYSTICK_Config>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d10f      	bne.n	80019ba <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2b0f      	cmp	r3, #15
 800199e:	d809      	bhi.n	80019b4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019a0:	2200      	movs	r2, #0
 80019a2:	6879      	ldr	r1, [r7, #4]
 80019a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80019a8:	f000 f937 	bl	8001c1a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80019ac:	4a0a      	ldr	r2, [pc, #40]	@ (80019d8 <HAL_InitTick+0x74>)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6013      	str	r3, [r2, #0]
 80019b2:	e007      	b.n	80019c4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80019b4:	2301      	movs	r3, #1
 80019b6:	73fb      	strb	r3, [r7, #15]
 80019b8:	e004      	b.n	80019c4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80019ba:	2301      	movs	r3, #1
 80019bc:	73fb      	strb	r3, [r7, #15]
 80019be:	e001      	b.n	80019c4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80019c0:	2301      	movs	r3, #1
 80019c2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80019c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	3710      	adds	r7, #16
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	20000008 	.word	0x20000008
 80019d4:	20000000 	.word	0x20000000
 80019d8:	20000004 	.word	0x20000004

080019dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80019e0:	4b06      	ldr	r3, [pc, #24]	@ (80019fc <HAL_IncTick+0x20>)
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	461a      	mov	r2, r3
 80019e6:	4b06      	ldr	r3, [pc, #24]	@ (8001a00 <HAL_IncTick+0x24>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4413      	add	r3, r2
 80019ec:	4a04      	ldr	r2, [pc, #16]	@ (8001a00 <HAL_IncTick+0x24>)
 80019ee:	6013      	str	r3, [r2, #0]
}
 80019f0:	bf00      	nop
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr
 80019fa:	bf00      	nop
 80019fc:	20000008 	.word	0x20000008
 8001a00:	20000634 	.word	0x20000634

08001a04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
  return uwTick;
 8001a08:	4b03      	ldr	r3, [pc, #12]	@ (8001a18 <HAL_GetTick+0x14>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop
 8001a18:	20000634 	.word	0x20000634

08001a1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b084      	sub	sp, #16
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a24:	f7ff ffee 	bl	8001a04 <HAL_GetTick>
 8001a28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001a34:	d005      	beq.n	8001a42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001a36:	4b0a      	ldr	r3, [pc, #40]	@ (8001a60 <HAL_Delay+0x44>)
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	461a      	mov	r2, r3
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	4413      	add	r3, r2
 8001a40:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a42:	bf00      	nop
 8001a44:	f7ff ffde 	bl	8001a04 <HAL_GetTick>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	68fa      	ldr	r2, [r7, #12]
 8001a50:	429a      	cmp	r2, r3
 8001a52:	d8f7      	bhi.n	8001a44 <HAL_Delay+0x28>
  {
  }
}
 8001a54:	bf00      	nop
 8001a56:	bf00      	nop
 8001a58:	3710      	adds	r7, #16
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	20000008 	.word	0x20000008

08001a64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b085      	sub	sp, #20
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	f003 0307 	and.w	r3, r3, #7
 8001a72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a74:	4b0c      	ldr	r3, [pc, #48]	@ (8001aa8 <__NVIC_SetPriorityGrouping+0x44>)
 8001a76:	68db      	ldr	r3, [r3, #12]
 8001a78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a7a:	68ba      	ldr	r2, [r7, #8]
 8001a7c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a80:	4013      	ands	r3, r2
 8001a82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a8c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a96:	4a04      	ldr	r2, [pc, #16]	@ (8001aa8 <__NVIC_SetPriorityGrouping+0x44>)
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	60d3      	str	r3, [r2, #12]
}
 8001a9c:	bf00      	nop
 8001a9e:	3714      	adds	r7, #20
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr
 8001aa8:	e000ed00 	.word	0xe000ed00

08001aac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ab0:	4b04      	ldr	r3, [pc, #16]	@ (8001ac4 <__NVIC_GetPriorityGrouping+0x18>)
 8001ab2:	68db      	ldr	r3, [r3, #12]
 8001ab4:	0a1b      	lsrs	r3, r3, #8
 8001ab6:	f003 0307 	and.w	r3, r3, #7
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr
 8001ac4:	e000ed00 	.word	0xe000ed00

08001ac8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b083      	sub	sp, #12
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	4603      	mov	r3, r0
 8001ad0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	db0b      	blt.n	8001af2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ada:	79fb      	ldrb	r3, [r7, #7]
 8001adc:	f003 021f 	and.w	r2, r3, #31
 8001ae0:	4907      	ldr	r1, [pc, #28]	@ (8001b00 <__NVIC_EnableIRQ+0x38>)
 8001ae2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae6:	095b      	lsrs	r3, r3, #5
 8001ae8:	2001      	movs	r0, #1
 8001aea:	fa00 f202 	lsl.w	r2, r0, r2
 8001aee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001af2:	bf00      	nop
 8001af4:	370c      	adds	r7, #12
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr
 8001afe:	bf00      	nop
 8001b00:	e000e100 	.word	0xe000e100

08001b04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b083      	sub	sp, #12
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	6039      	str	r1, [r7, #0]
 8001b0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	db0a      	blt.n	8001b2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	b2da      	uxtb	r2, r3
 8001b1c:	490c      	ldr	r1, [pc, #48]	@ (8001b50 <__NVIC_SetPriority+0x4c>)
 8001b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b22:	0112      	lsls	r2, r2, #4
 8001b24:	b2d2      	uxtb	r2, r2
 8001b26:	440b      	add	r3, r1
 8001b28:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b2c:	e00a      	b.n	8001b44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	b2da      	uxtb	r2, r3
 8001b32:	4908      	ldr	r1, [pc, #32]	@ (8001b54 <__NVIC_SetPriority+0x50>)
 8001b34:	79fb      	ldrb	r3, [r7, #7]
 8001b36:	f003 030f 	and.w	r3, r3, #15
 8001b3a:	3b04      	subs	r3, #4
 8001b3c:	0112      	lsls	r2, r2, #4
 8001b3e:	b2d2      	uxtb	r2, r2
 8001b40:	440b      	add	r3, r1
 8001b42:	761a      	strb	r2, [r3, #24]
}
 8001b44:	bf00      	nop
 8001b46:	370c      	adds	r7, #12
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4e:	4770      	bx	lr
 8001b50:	e000e100 	.word	0xe000e100
 8001b54:	e000ed00 	.word	0xe000ed00

08001b58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b089      	sub	sp, #36	@ 0x24
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	60f8      	str	r0, [r7, #12]
 8001b60:	60b9      	str	r1, [r7, #8]
 8001b62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	f003 0307 	and.w	r3, r3, #7
 8001b6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b6c:	69fb      	ldr	r3, [r7, #28]
 8001b6e:	f1c3 0307 	rsb	r3, r3, #7
 8001b72:	2b04      	cmp	r3, #4
 8001b74:	bf28      	it	cs
 8001b76:	2304      	movcs	r3, #4
 8001b78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b7a:	69fb      	ldr	r3, [r7, #28]
 8001b7c:	3304      	adds	r3, #4
 8001b7e:	2b06      	cmp	r3, #6
 8001b80:	d902      	bls.n	8001b88 <NVIC_EncodePriority+0x30>
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	3b03      	subs	r3, #3
 8001b86:	e000      	b.n	8001b8a <NVIC_EncodePriority+0x32>
 8001b88:	2300      	movs	r3, #0
 8001b8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b8c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001b90:	69bb      	ldr	r3, [r7, #24]
 8001b92:	fa02 f303 	lsl.w	r3, r2, r3
 8001b96:	43da      	mvns	r2, r3
 8001b98:	68bb      	ldr	r3, [r7, #8]
 8001b9a:	401a      	ands	r2, r3
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ba0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	fa01 f303 	lsl.w	r3, r1, r3
 8001baa:	43d9      	mvns	r1, r3
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bb0:	4313      	orrs	r3, r2
         );
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	3724      	adds	r7, #36	@ 0x24
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbc:	4770      	bx	lr
	...

08001bc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	3b01      	subs	r3, #1
 8001bcc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001bd0:	d301      	bcc.n	8001bd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e00f      	b.n	8001bf6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bd6:	4a0a      	ldr	r2, [pc, #40]	@ (8001c00 <SysTick_Config+0x40>)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	3b01      	subs	r3, #1
 8001bdc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bde:	210f      	movs	r1, #15
 8001be0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001be4:	f7ff ff8e 	bl	8001b04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001be8:	4b05      	ldr	r3, [pc, #20]	@ (8001c00 <SysTick_Config+0x40>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bee:	4b04      	ldr	r3, [pc, #16]	@ (8001c00 <SysTick_Config+0x40>)
 8001bf0:	2207      	movs	r2, #7
 8001bf2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bf4:	2300      	movs	r3, #0
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	3708      	adds	r7, #8
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	e000e010 	.word	0xe000e010

08001c04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c0c:	6878      	ldr	r0, [r7, #4]
 8001c0e:	f7ff ff29 	bl	8001a64 <__NVIC_SetPriorityGrouping>
}
 8001c12:	bf00      	nop
 8001c14:	3708      	adds	r7, #8
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}

08001c1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c1a:	b580      	push	{r7, lr}
 8001c1c:	b086      	sub	sp, #24
 8001c1e:	af00      	add	r7, sp, #0
 8001c20:	4603      	mov	r3, r0
 8001c22:	60b9      	str	r1, [r7, #8]
 8001c24:	607a      	str	r2, [r7, #4]
 8001c26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c2c:	f7ff ff3e 	bl	8001aac <__NVIC_GetPriorityGrouping>
 8001c30:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c32:	687a      	ldr	r2, [r7, #4]
 8001c34:	68b9      	ldr	r1, [r7, #8]
 8001c36:	6978      	ldr	r0, [r7, #20]
 8001c38:	f7ff ff8e 	bl	8001b58 <NVIC_EncodePriority>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c42:	4611      	mov	r1, r2
 8001c44:	4618      	mov	r0, r3
 8001c46:	f7ff ff5d 	bl	8001b04 <__NVIC_SetPriority>
}
 8001c4a:	bf00      	nop
 8001c4c:	3718      	adds	r7, #24
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}

08001c52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c52:	b580      	push	{r7, lr}
 8001c54:	b082      	sub	sp, #8
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	4603      	mov	r3, r0
 8001c5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c60:	4618      	mov	r0, r3
 8001c62:	f7ff ff31 	bl	8001ac8 <__NVIC_EnableIRQ>
}
 8001c66:	bf00      	nop
 8001c68:	3708      	adds	r7, #8
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}

08001c6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c6e:	b580      	push	{r7, lr}
 8001c70:	b082      	sub	sp, #8
 8001c72:	af00      	add	r7, sp, #0
 8001c74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c76:	6878      	ldr	r0, [r7, #4]
 8001c78:	f7ff ffa2 	bl	8001bc0 <SysTick_Config>
 8001c7c:	4603      	mov	r3, r0
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3708      	adds	r7, #8
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}

08001c86 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001c86:	b580      	push	{r7, lr}
 8001c88:	b082      	sub	sp, #8
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d101      	bne.n	8001c98 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8001c94:	2301      	movs	r3, #1
 8001c96:	e014      	b.n	8001cc2 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	791b      	ldrb	r3, [r3, #4]
 8001c9c:	b2db      	uxtb	r3, r3
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d105      	bne.n	8001cae <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001ca8:	6878      	ldr	r0, [r7, #4]
 8001caa:	f7fe fd15 	bl	80006d8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2202      	movs	r2, #2
 8001cb2:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001cc0:	2300      	movs	r3, #0
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	3708      	adds	r7, #8
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}

08001cca <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8001cca:	b580      	push	{r7, lr}
 8001ccc:	b088      	sub	sp, #32
 8001cce:	af00      	add	r7, sp, #0
 8001cd0:	60f8      	str	r0, [r7, #12]
 8001cd2:	60b9      	str	r1, [r7, #8]
 8001cd4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	795b      	ldrb	r3, [r3, #5]
 8001cde:	2b01      	cmp	r3, #1
 8001ce0:	d101      	bne.n	8001ce6 <HAL_DAC_ConfigChannel+0x1c>
 8001ce2:	2302      	movs	r3, #2
 8001ce4:	e114      	b.n	8001f10 <HAL_DAC_ConfigChannel+0x246>
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	2201      	movs	r2, #1
 8001cea:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	2202      	movs	r2, #2
 8001cf0:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8001cf2:	68bb      	ldr	r3, [r7, #8]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	2b04      	cmp	r3, #4
 8001cf8:	f040 8081 	bne.w	8001dfe <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8001cfc:	f7ff fe82 	bl	8001a04 <HAL_GetTick>
 8001d00:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d140      	bne.n	8001d8a <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001d08:	e018      	b.n	8001d3c <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001d0a:	f7ff fe7b 	bl	8001a04 <HAL_GetTick>
 8001d0e:	4602      	mov	r2, r0
 8001d10:	69fb      	ldr	r3, [r7, #28]
 8001d12:	1ad3      	subs	r3, r2, r3
 8001d14:	2b01      	cmp	r3, #1
 8001d16:	d911      	bls.n	8001d3c <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d1e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d00a      	beq.n	8001d3c <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	691b      	ldr	r3, [r3, #16]
 8001d2a:	f043 0208 	orr.w	r2, r3, #8
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	2203      	movs	r2, #3
 8001d36:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8001d38:	2303      	movs	r3, #3
 8001d3a:	e0e9      	b.n	8001f10 <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d42:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d1df      	bne.n	8001d0a <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8001d4a:	2001      	movs	r0, #1
 8001d4c:	f7ff fe66 	bl	8001a1c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	68ba      	ldr	r2, [r7, #8]
 8001d56:	6992      	ldr	r2, [r2, #24]
 8001d58:	641a      	str	r2, [r3, #64]	@ 0x40
 8001d5a:	e023      	b.n	8001da4 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001d5c:	f7ff fe52 	bl	8001a04 <HAL_GetTick>
 8001d60:	4602      	mov	r2, r0
 8001d62:	69fb      	ldr	r3, [r7, #28]
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	2b01      	cmp	r3, #1
 8001d68:	d90f      	bls.n	8001d8a <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	da0a      	bge.n	8001d8a <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	691b      	ldr	r3, [r3, #16]
 8001d78:	f043 0208 	orr.w	r2, r3, #8
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	2203      	movs	r2, #3
 8001d84:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8001d86:	2303      	movs	r3, #3
 8001d88:	e0c2      	b.n	8001f10 <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	dbe3      	blt.n	8001d5c <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8001d94:	2001      	movs	r0, #1
 8001d96:	f7ff fe41 	bl	8001a1c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	68ba      	ldr	r2, [r7, #8]
 8001da0:	6992      	ldr	r2, [r2, #24]
 8001da2:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	f003 0310 	and.w	r3, r3, #16
 8001db0:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8001db4:	fa01 f303 	lsl.w	r3, r1, r3
 8001db8:	43db      	mvns	r3, r3
 8001dba:	ea02 0103 	and.w	r1, r2, r3
 8001dbe:	68bb      	ldr	r3, [r7, #8]
 8001dc0:	69da      	ldr	r2, [r3, #28]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	f003 0310 	and.w	r3, r3, #16
 8001dc8:	409a      	lsls	r2, r3
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	430a      	orrs	r2, r1
 8001dd0:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	f003 0310 	and.w	r3, r3, #16
 8001dde:	21ff      	movs	r1, #255	@ 0xff
 8001de0:	fa01 f303 	lsl.w	r3, r1, r3
 8001de4:	43db      	mvns	r3, r3
 8001de6:	ea02 0103 	and.w	r1, r2, r3
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	6a1a      	ldr	r2, [r3, #32]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	f003 0310 	and.w	r3, r3, #16
 8001df4:	409a      	lsls	r2, r3
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	430a      	orrs	r2, r1
 8001dfc:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8001dfe:	68bb      	ldr	r3, [r7, #8]
 8001e00:	691b      	ldr	r3, [r3, #16]
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d11d      	bne.n	8001e42 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e0c:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	f003 0310 	and.w	r3, r3, #16
 8001e14:	221f      	movs	r2, #31
 8001e16:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1a:	43db      	mvns	r3, r3
 8001e1c:	69ba      	ldr	r2, [r7, #24]
 8001e1e:	4013      	ands	r3, r2
 8001e20:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8001e22:	68bb      	ldr	r3, [r7, #8]
 8001e24:	695b      	ldr	r3, [r3, #20]
 8001e26:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	f003 0310 	and.w	r3, r3, #16
 8001e2e:	697a      	ldr	r2, [r7, #20]
 8001e30:	fa02 f303 	lsl.w	r3, r2, r3
 8001e34:	69ba      	ldr	r2, [r7, #24]
 8001e36:	4313      	orrs	r3, r2
 8001e38:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	69ba      	ldr	r2, [r7, #24]
 8001e40:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e48:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	f003 0310 	and.w	r3, r3, #16
 8001e50:	2207      	movs	r2, #7
 8001e52:	fa02 f303 	lsl.w	r3, r2, r3
 8001e56:	43db      	mvns	r3, r3
 8001e58:	69ba      	ldr	r2, [r7, #24]
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8001e5e:	68bb      	ldr	r3, [r7, #8]
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	68bb      	ldr	r3, [r7, #8]
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	431a      	orrs	r2, r3
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	f003 0310 	and.w	r3, r3, #16
 8001e76:	697a      	ldr	r2, [r7, #20]
 8001e78:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7c:	69ba      	ldr	r2, [r7, #24]
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	69ba      	ldr	r2, [r7, #24]
 8001e88:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	6819      	ldr	r1, [r3, #0]
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	f003 0310 	and.w	r3, r3, #16
 8001e96:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9e:	43da      	mvns	r2, r3
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	400a      	ands	r2, r1
 8001ea6:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	f003 0310 	and.w	r3, r3, #16
 8001eb6:	f640 72fc 	movw	r2, #4092	@ 0xffc
 8001eba:	fa02 f303 	lsl.w	r3, r2, r3
 8001ebe:	43db      	mvns	r3, r3
 8001ec0:	69ba      	ldr	r2, [r7, #24]
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8001ec6:	68bb      	ldr	r3, [r7, #8]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	f003 0310 	and.w	r3, r3, #16
 8001ed2:	697a      	ldr	r2, [r7, #20]
 8001ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed8:	69ba      	ldr	r2, [r7, #24]
 8001eda:	4313      	orrs	r3, r2
 8001edc:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	69ba      	ldr	r2, [r7, #24]
 8001ee4:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	6819      	ldr	r1, [r3, #0]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	f003 0310 	and.w	r3, r3, #16
 8001ef2:	22c0      	movs	r2, #192	@ 0xc0
 8001ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef8:	43da      	mvns	r2, r3
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	400a      	ands	r2, r1
 8001f00:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	2201      	movs	r2, #1
 8001f06:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001f0e:	2300      	movs	r3, #0
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	3720      	adds	r7, #32
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}

08001f18 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b085      	sub	sp, #20
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d101      	bne.n	8001f2a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001f26:	2301      	movs	r3, #1
 8001f28:	e098      	b.n	800205c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	461a      	mov	r2, r3
 8001f30:	4b4d      	ldr	r3, [pc, #308]	@ (8002068 <HAL_DMA_Init+0x150>)
 8001f32:	429a      	cmp	r2, r3
 8001f34:	d80f      	bhi.n	8001f56 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	461a      	mov	r2, r3
 8001f3c:	4b4b      	ldr	r3, [pc, #300]	@ (800206c <HAL_DMA_Init+0x154>)
 8001f3e:	4413      	add	r3, r2
 8001f40:	4a4b      	ldr	r2, [pc, #300]	@ (8002070 <HAL_DMA_Init+0x158>)
 8001f42:	fba2 2303 	umull	r2, r3, r2, r3
 8001f46:	091b      	lsrs	r3, r3, #4
 8001f48:	009a      	lsls	r2, r3, #2
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	4a48      	ldr	r2, [pc, #288]	@ (8002074 <HAL_DMA_Init+0x15c>)
 8001f52:	641a      	str	r2, [r3, #64]	@ 0x40
 8001f54:	e00e      	b.n	8001f74 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	4b46      	ldr	r3, [pc, #280]	@ (8002078 <HAL_DMA_Init+0x160>)
 8001f5e:	4413      	add	r3, r2
 8001f60:	4a43      	ldr	r2, [pc, #268]	@ (8002070 <HAL_DMA_Init+0x158>)
 8001f62:	fba2 2303 	umull	r2, r3, r2, r3
 8001f66:	091b      	lsrs	r3, r3, #4
 8001f68:	009a      	lsls	r2, r3, #2
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4a42      	ldr	r2, [pc, #264]	@ (800207c <HAL_DMA_Init+0x164>)
 8001f72:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2202      	movs	r2, #2
 8001f78:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001f8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f8e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001f98:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	691b      	ldr	r3, [r3, #16]
 8001f9e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fa4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	699b      	ldr	r3, [r3, #24]
 8001faa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fb0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6a1b      	ldr	r3, [r3, #32]
 8001fb6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001fb8:	68fa      	ldr	r2, [r7, #12]
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	68fa      	ldr	r2, [r7, #12]
 8001fc4:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	689b      	ldr	r3, [r3, #8]
 8001fca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001fce:	d039      	beq.n	8002044 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fd4:	4a27      	ldr	r2, [pc, #156]	@ (8002074 <HAL_DMA_Init+0x15c>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d11a      	bne.n	8002010 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001fda:	4b29      	ldr	r3, [pc, #164]	@ (8002080 <HAL_DMA_Init+0x168>)
 8001fdc:	681a      	ldr	r2, [r3, #0]
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fe2:	f003 031c 	and.w	r3, r3, #28
 8001fe6:	210f      	movs	r1, #15
 8001fe8:	fa01 f303 	lsl.w	r3, r1, r3
 8001fec:	43db      	mvns	r3, r3
 8001fee:	4924      	ldr	r1, [pc, #144]	@ (8002080 <HAL_DMA_Init+0x168>)
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001ff4:	4b22      	ldr	r3, [pc, #136]	@ (8002080 <HAL_DMA_Init+0x168>)
 8001ff6:	681a      	ldr	r2, [r3, #0]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6859      	ldr	r1, [r3, #4]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002000:	f003 031c 	and.w	r3, r3, #28
 8002004:	fa01 f303 	lsl.w	r3, r1, r3
 8002008:	491d      	ldr	r1, [pc, #116]	@ (8002080 <HAL_DMA_Init+0x168>)
 800200a:	4313      	orrs	r3, r2
 800200c:	600b      	str	r3, [r1, #0]
 800200e:	e019      	b.n	8002044 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002010:	4b1c      	ldr	r3, [pc, #112]	@ (8002084 <HAL_DMA_Init+0x16c>)
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002018:	f003 031c 	and.w	r3, r3, #28
 800201c:	210f      	movs	r1, #15
 800201e:	fa01 f303 	lsl.w	r3, r1, r3
 8002022:	43db      	mvns	r3, r3
 8002024:	4917      	ldr	r1, [pc, #92]	@ (8002084 <HAL_DMA_Init+0x16c>)
 8002026:	4013      	ands	r3, r2
 8002028:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800202a:	4b16      	ldr	r3, [pc, #88]	@ (8002084 <HAL_DMA_Init+0x16c>)
 800202c:	681a      	ldr	r2, [r3, #0]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6859      	ldr	r1, [r3, #4]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002036:	f003 031c 	and.w	r3, r3, #28
 800203a:	fa01 f303 	lsl.w	r3, r1, r3
 800203e:	4911      	ldr	r1, [pc, #68]	@ (8002084 <HAL_DMA_Init+0x16c>)
 8002040:	4313      	orrs	r3, r2
 8002042:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2200      	movs	r2, #0
 8002048:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2201      	movs	r2, #1
 800204e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2200      	movs	r2, #0
 8002056:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800205a:	2300      	movs	r3, #0
}
 800205c:	4618      	mov	r0, r3
 800205e:	3714      	adds	r7, #20
 8002060:	46bd      	mov	sp, r7
 8002062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002066:	4770      	bx	lr
 8002068:	40020407 	.word	0x40020407
 800206c:	bffdfff8 	.word	0xbffdfff8
 8002070:	cccccccd 	.word	0xcccccccd
 8002074:	40020000 	.word	0x40020000
 8002078:	bffdfbf8 	.word	0xbffdfbf8
 800207c:	40020400 	.word	0x40020400
 8002080:	400200a8 	.word	0x400200a8
 8002084:	400204a8 	.word	0x400204a8

08002088 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002088:	b480      	push	{r7}
 800208a:	b085      	sub	sp, #20
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002090:	2300      	movs	r3, #0
 8002092:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800209a:	b2db      	uxtb	r3, r3
 800209c:	2b02      	cmp	r3, #2
 800209e:	d008      	beq.n	80020b2 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2204      	movs	r2, #4
 80020a4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2200      	movs	r2, #0
 80020aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	e022      	b.n	80020f8 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f022 020e 	bic.w	r2, r2, #14
 80020c0:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	681a      	ldr	r2, [r3, #0]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f022 0201 	bic.w	r2, r2, #1
 80020d0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020d6:	f003 021c 	and.w	r2, r3, #28
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020de:	2101      	movs	r1, #1
 80020e0:	fa01 f202 	lsl.w	r2, r1, r2
 80020e4:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2201      	movs	r2, #1
 80020ea:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2200      	movs	r2, #0
 80020f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80020f6:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	3714      	adds	r7, #20
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr

08002104 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b084      	sub	sp, #16
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800210c:	2300      	movs	r3, #0
 800210e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002116:	b2db      	uxtb	r3, r3
 8002118:	2b02      	cmp	r3, #2
 800211a:	d005      	beq.n	8002128 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2204      	movs	r2, #4
 8002120:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	73fb      	strb	r3, [r7, #15]
 8002126:	e029      	b.n	800217c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f022 020e 	bic.w	r2, r2, #14
 8002136:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f022 0201 	bic.w	r2, r2, #1
 8002146:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800214c:	f003 021c 	and.w	r2, r3, #28
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002154:	2101      	movs	r1, #1
 8002156:	fa01 f202 	lsl.w	r2, r1, r2
 800215a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2201      	movs	r2, #1
 8002160:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2200      	movs	r2, #0
 8002168:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002170:	2b00      	cmp	r3, #0
 8002172:	d003      	beq.n	800217c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002178:	6878      	ldr	r0, [r7, #4]
 800217a:	4798      	blx	r3
    }
  }
  return status;
 800217c:	7bfb      	ldrb	r3, [r7, #15]
}
 800217e:	4618      	mov	r0, r3
 8002180:	3710      	adds	r7, #16
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}

08002186 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002186:	b580      	push	{r7, lr}
 8002188:	b084      	sub	sp, #16
 800218a:	af00      	add	r7, sp, #0
 800218c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021a2:	f003 031c 	and.w	r3, r3, #28
 80021a6:	2204      	movs	r2, #4
 80021a8:	409a      	lsls	r2, r3
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	4013      	ands	r3, r2
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d026      	beq.n	8002200 <HAL_DMA_IRQHandler+0x7a>
 80021b2:	68bb      	ldr	r3, [r7, #8]
 80021b4:	f003 0304 	and.w	r3, r3, #4
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d021      	beq.n	8002200 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f003 0320 	and.w	r3, r3, #32
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d107      	bne.n	80021da <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	681a      	ldr	r2, [r3, #0]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f022 0204 	bic.w	r2, r2, #4
 80021d8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021de:	f003 021c 	and.w	r2, r3, #28
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021e6:	2104      	movs	r1, #4
 80021e8:	fa01 f202 	lsl.w	r2, r1, r2
 80021ec:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d071      	beq.n	80022da <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021fa:	6878      	ldr	r0, [r7, #4]
 80021fc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80021fe:	e06c      	b.n	80022da <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002204:	f003 031c 	and.w	r3, r3, #28
 8002208:	2202      	movs	r2, #2
 800220a:	409a      	lsls	r2, r3
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	4013      	ands	r3, r2
 8002210:	2b00      	cmp	r3, #0
 8002212:	d02e      	beq.n	8002272 <HAL_DMA_IRQHandler+0xec>
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	f003 0302 	and.w	r3, r3, #2
 800221a:	2b00      	cmp	r3, #0
 800221c:	d029      	beq.n	8002272 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 0320 	and.w	r3, r3, #32
 8002228:	2b00      	cmp	r3, #0
 800222a:	d10b      	bne.n	8002244 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	681a      	ldr	r2, [r3, #0]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f022 020a 	bic.w	r2, r2, #10
 800223a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2201      	movs	r2, #1
 8002240:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002248:	f003 021c 	and.w	r2, r3, #28
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002250:	2102      	movs	r1, #2
 8002252:	fa01 f202 	lsl.w	r2, r1, r2
 8002256:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2200      	movs	r2, #0
 800225c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002264:	2b00      	cmp	r3, #0
 8002266:	d038      	beq.n	80022da <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800226c:	6878      	ldr	r0, [r7, #4]
 800226e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002270:	e033      	b.n	80022da <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002276:	f003 031c 	and.w	r3, r3, #28
 800227a:	2208      	movs	r2, #8
 800227c:	409a      	lsls	r2, r3
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	4013      	ands	r3, r2
 8002282:	2b00      	cmp	r3, #0
 8002284:	d02a      	beq.n	80022dc <HAL_DMA_IRQHandler+0x156>
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	f003 0308 	and.w	r3, r3, #8
 800228c:	2b00      	cmp	r3, #0
 800228e:	d025      	beq.n	80022dc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	681a      	ldr	r2, [r3, #0]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f022 020e 	bic.w	r2, r2, #14
 800229e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022a4:	f003 021c 	and.w	r2, r3, #28
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ac:	2101      	movs	r1, #1
 80022ae:	fa01 f202 	lsl.w	r2, r1, r2
 80022b2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2201      	movs	r2, #1
 80022b8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2201      	movs	r2, #1
 80022be:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2200      	movs	r2, #0
 80022c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d004      	beq.n	80022dc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022d6:	6878      	ldr	r0, [r7, #4]
 80022d8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80022da:	bf00      	nop
 80022dc:	bf00      	nop
}
 80022de:	3710      	adds	r7, #16
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}

080022e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b087      	sub	sp, #28
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
 80022ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80022ee:	2300      	movs	r3, #0
 80022f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022f2:	e17f      	b.n	80025f4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	681a      	ldr	r2, [r3, #0]
 80022f8:	2101      	movs	r1, #1
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002300:	4013      	ands	r3, r2
 8002302:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	2b00      	cmp	r3, #0
 8002308:	f000 8171 	beq.w	80025ee <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	f003 0303 	and.w	r3, r3, #3
 8002314:	2b01      	cmp	r3, #1
 8002316:	d005      	beq.n	8002324 <HAL_GPIO_Init+0x40>
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	f003 0303 	and.w	r3, r3, #3
 8002320:	2b02      	cmp	r3, #2
 8002322:	d130      	bne.n	8002386 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	005b      	lsls	r3, r3, #1
 800232e:	2203      	movs	r2, #3
 8002330:	fa02 f303 	lsl.w	r3, r2, r3
 8002334:	43db      	mvns	r3, r3
 8002336:	693a      	ldr	r2, [r7, #16]
 8002338:	4013      	ands	r3, r2
 800233a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	68da      	ldr	r2, [r3, #12]
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	005b      	lsls	r3, r3, #1
 8002344:	fa02 f303 	lsl.w	r3, r2, r3
 8002348:	693a      	ldr	r2, [r7, #16]
 800234a:	4313      	orrs	r3, r2
 800234c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	693a      	ldr	r2, [r7, #16]
 8002352:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800235a:	2201      	movs	r2, #1
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	fa02 f303 	lsl.w	r3, r2, r3
 8002362:	43db      	mvns	r3, r3
 8002364:	693a      	ldr	r2, [r7, #16]
 8002366:	4013      	ands	r3, r2
 8002368:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	091b      	lsrs	r3, r3, #4
 8002370:	f003 0201 	and.w	r2, r3, #1
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	fa02 f303 	lsl.w	r3, r2, r3
 800237a:	693a      	ldr	r2, [r7, #16]
 800237c:	4313      	orrs	r3, r2
 800237e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	693a      	ldr	r2, [r7, #16]
 8002384:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	f003 0303 	and.w	r3, r3, #3
 800238e:	2b03      	cmp	r3, #3
 8002390:	d118      	bne.n	80023c4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002396:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002398:	2201      	movs	r2, #1
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	fa02 f303 	lsl.w	r3, r2, r3
 80023a0:	43db      	mvns	r3, r3
 80023a2:	693a      	ldr	r2, [r7, #16]
 80023a4:	4013      	ands	r3, r2
 80023a6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	08db      	lsrs	r3, r3, #3
 80023ae:	f003 0201 	and.w	r2, r3, #1
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	fa02 f303 	lsl.w	r3, r2, r3
 80023b8:	693a      	ldr	r2, [r7, #16]
 80023ba:	4313      	orrs	r3, r2
 80023bc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	693a      	ldr	r2, [r7, #16]
 80023c2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f003 0303 	and.w	r3, r3, #3
 80023cc:	2b03      	cmp	r3, #3
 80023ce:	d017      	beq.n	8002400 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	005b      	lsls	r3, r3, #1
 80023da:	2203      	movs	r2, #3
 80023dc:	fa02 f303 	lsl.w	r3, r2, r3
 80023e0:	43db      	mvns	r3, r3
 80023e2:	693a      	ldr	r2, [r7, #16]
 80023e4:	4013      	ands	r3, r2
 80023e6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	689a      	ldr	r2, [r3, #8]
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	005b      	lsls	r3, r3, #1
 80023f0:	fa02 f303 	lsl.w	r3, r2, r3
 80023f4:	693a      	ldr	r2, [r7, #16]
 80023f6:	4313      	orrs	r3, r2
 80023f8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	693a      	ldr	r2, [r7, #16]
 80023fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	f003 0303 	and.w	r3, r3, #3
 8002408:	2b02      	cmp	r3, #2
 800240a:	d123      	bne.n	8002454 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	08da      	lsrs	r2, r3, #3
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	3208      	adds	r2, #8
 8002414:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002418:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	f003 0307 	and.w	r3, r3, #7
 8002420:	009b      	lsls	r3, r3, #2
 8002422:	220f      	movs	r2, #15
 8002424:	fa02 f303 	lsl.w	r3, r2, r3
 8002428:	43db      	mvns	r3, r3
 800242a:	693a      	ldr	r2, [r7, #16]
 800242c:	4013      	ands	r3, r2
 800242e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	691a      	ldr	r2, [r3, #16]
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	f003 0307 	and.w	r3, r3, #7
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	fa02 f303 	lsl.w	r3, r2, r3
 8002440:	693a      	ldr	r2, [r7, #16]
 8002442:	4313      	orrs	r3, r2
 8002444:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	08da      	lsrs	r2, r3, #3
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	3208      	adds	r2, #8
 800244e:	6939      	ldr	r1, [r7, #16]
 8002450:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	005b      	lsls	r3, r3, #1
 800245e:	2203      	movs	r2, #3
 8002460:	fa02 f303 	lsl.w	r3, r2, r3
 8002464:	43db      	mvns	r3, r3
 8002466:	693a      	ldr	r2, [r7, #16]
 8002468:	4013      	ands	r3, r2
 800246a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	f003 0203 	and.w	r2, r3, #3
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	005b      	lsls	r3, r3, #1
 8002478:	fa02 f303 	lsl.w	r3, r2, r3
 800247c:	693a      	ldr	r2, [r7, #16]
 800247e:	4313      	orrs	r3, r2
 8002480:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	693a      	ldr	r2, [r7, #16]
 8002486:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002490:	2b00      	cmp	r3, #0
 8002492:	f000 80ac 	beq.w	80025ee <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002496:	4b5f      	ldr	r3, [pc, #380]	@ (8002614 <HAL_GPIO_Init+0x330>)
 8002498:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800249a:	4a5e      	ldr	r2, [pc, #376]	@ (8002614 <HAL_GPIO_Init+0x330>)
 800249c:	f043 0301 	orr.w	r3, r3, #1
 80024a0:	6613      	str	r3, [r2, #96]	@ 0x60
 80024a2:	4b5c      	ldr	r3, [pc, #368]	@ (8002614 <HAL_GPIO_Init+0x330>)
 80024a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024a6:	f003 0301 	and.w	r3, r3, #1
 80024aa:	60bb      	str	r3, [r7, #8]
 80024ac:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80024ae:	4a5a      	ldr	r2, [pc, #360]	@ (8002618 <HAL_GPIO_Init+0x334>)
 80024b0:	697b      	ldr	r3, [r7, #20]
 80024b2:	089b      	lsrs	r3, r3, #2
 80024b4:	3302      	adds	r3, #2
 80024b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024ba:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	f003 0303 	and.w	r3, r3, #3
 80024c2:	009b      	lsls	r3, r3, #2
 80024c4:	220f      	movs	r2, #15
 80024c6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ca:	43db      	mvns	r3, r3
 80024cc:	693a      	ldr	r2, [r7, #16]
 80024ce:	4013      	ands	r3, r2
 80024d0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80024d8:	d025      	beq.n	8002526 <HAL_GPIO_Init+0x242>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	4a4f      	ldr	r2, [pc, #316]	@ (800261c <HAL_GPIO_Init+0x338>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d01f      	beq.n	8002522 <HAL_GPIO_Init+0x23e>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	4a4e      	ldr	r2, [pc, #312]	@ (8002620 <HAL_GPIO_Init+0x33c>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d019      	beq.n	800251e <HAL_GPIO_Init+0x23a>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	4a4d      	ldr	r2, [pc, #308]	@ (8002624 <HAL_GPIO_Init+0x340>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d013      	beq.n	800251a <HAL_GPIO_Init+0x236>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	4a4c      	ldr	r2, [pc, #304]	@ (8002628 <HAL_GPIO_Init+0x344>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d00d      	beq.n	8002516 <HAL_GPIO_Init+0x232>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	4a4b      	ldr	r2, [pc, #300]	@ (800262c <HAL_GPIO_Init+0x348>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d007      	beq.n	8002512 <HAL_GPIO_Init+0x22e>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	4a4a      	ldr	r2, [pc, #296]	@ (8002630 <HAL_GPIO_Init+0x34c>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d101      	bne.n	800250e <HAL_GPIO_Init+0x22a>
 800250a:	2306      	movs	r3, #6
 800250c:	e00c      	b.n	8002528 <HAL_GPIO_Init+0x244>
 800250e:	2307      	movs	r3, #7
 8002510:	e00a      	b.n	8002528 <HAL_GPIO_Init+0x244>
 8002512:	2305      	movs	r3, #5
 8002514:	e008      	b.n	8002528 <HAL_GPIO_Init+0x244>
 8002516:	2304      	movs	r3, #4
 8002518:	e006      	b.n	8002528 <HAL_GPIO_Init+0x244>
 800251a:	2303      	movs	r3, #3
 800251c:	e004      	b.n	8002528 <HAL_GPIO_Init+0x244>
 800251e:	2302      	movs	r3, #2
 8002520:	e002      	b.n	8002528 <HAL_GPIO_Init+0x244>
 8002522:	2301      	movs	r3, #1
 8002524:	e000      	b.n	8002528 <HAL_GPIO_Init+0x244>
 8002526:	2300      	movs	r3, #0
 8002528:	697a      	ldr	r2, [r7, #20]
 800252a:	f002 0203 	and.w	r2, r2, #3
 800252e:	0092      	lsls	r2, r2, #2
 8002530:	4093      	lsls	r3, r2
 8002532:	693a      	ldr	r2, [r7, #16]
 8002534:	4313      	orrs	r3, r2
 8002536:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002538:	4937      	ldr	r1, [pc, #220]	@ (8002618 <HAL_GPIO_Init+0x334>)
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	089b      	lsrs	r3, r3, #2
 800253e:	3302      	adds	r3, #2
 8002540:	693a      	ldr	r2, [r7, #16]
 8002542:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002546:	4b3b      	ldr	r3, [pc, #236]	@ (8002634 <HAL_GPIO_Init+0x350>)
 8002548:	689b      	ldr	r3, [r3, #8]
 800254a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	43db      	mvns	r3, r3
 8002550:	693a      	ldr	r2, [r7, #16]
 8002552:	4013      	ands	r3, r2
 8002554:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800255e:	2b00      	cmp	r3, #0
 8002560:	d003      	beq.n	800256a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002562:	693a      	ldr	r2, [r7, #16]
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	4313      	orrs	r3, r2
 8002568:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800256a:	4a32      	ldr	r2, [pc, #200]	@ (8002634 <HAL_GPIO_Init+0x350>)
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002570:	4b30      	ldr	r3, [pc, #192]	@ (8002634 <HAL_GPIO_Init+0x350>)
 8002572:	68db      	ldr	r3, [r3, #12]
 8002574:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	43db      	mvns	r3, r3
 800257a:	693a      	ldr	r2, [r7, #16]
 800257c:	4013      	ands	r3, r2
 800257e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002588:	2b00      	cmp	r3, #0
 800258a:	d003      	beq.n	8002594 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800258c:	693a      	ldr	r2, [r7, #16]
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	4313      	orrs	r3, r2
 8002592:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002594:	4a27      	ldr	r2, [pc, #156]	@ (8002634 <HAL_GPIO_Init+0x350>)
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800259a:	4b26      	ldr	r3, [pc, #152]	@ (8002634 <HAL_GPIO_Init+0x350>)
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	43db      	mvns	r3, r3
 80025a4:	693a      	ldr	r2, [r7, #16]
 80025a6:	4013      	ands	r3, r2
 80025a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d003      	beq.n	80025be <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80025b6:	693a      	ldr	r2, [r7, #16]
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	4313      	orrs	r3, r2
 80025bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80025be:	4a1d      	ldr	r2, [pc, #116]	@ (8002634 <HAL_GPIO_Init+0x350>)
 80025c0:	693b      	ldr	r3, [r7, #16]
 80025c2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80025c4:	4b1b      	ldr	r3, [pc, #108]	@ (8002634 <HAL_GPIO_Init+0x350>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	43db      	mvns	r3, r3
 80025ce:	693a      	ldr	r2, [r7, #16]
 80025d0:	4013      	ands	r3, r2
 80025d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d003      	beq.n	80025e8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80025e0:	693a      	ldr	r2, [r7, #16]
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	4313      	orrs	r3, r2
 80025e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80025e8:	4a12      	ldr	r2, [pc, #72]	@ (8002634 <HAL_GPIO_Init+0x350>)
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	3301      	adds	r3, #1
 80025f2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	fa22 f303 	lsr.w	r3, r2, r3
 80025fe:	2b00      	cmp	r3, #0
 8002600:	f47f ae78 	bne.w	80022f4 <HAL_GPIO_Init+0x10>
  }
}
 8002604:	bf00      	nop
 8002606:	bf00      	nop
 8002608:	371c      	adds	r7, #28
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr
 8002612:	bf00      	nop
 8002614:	40021000 	.word	0x40021000
 8002618:	40010000 	.word	0x40010000
 800261c:	48000400 	.word	0x48000400
 8002620:	48000800 	.word	0x48000800
 8002624:	48000c00 	.word	0x48000c00
 8002628:	48001000 	.word	0x48001000
 800262c:	48001400 	.word	0x48001400
 8002630:	48001800 	.word	0x48001800
 8002634:	40010400 	.word	0x40010400

08002638 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002638:	b480      	push	{r7}
 800263a:	b083      	sub	sp, #12
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
 8002640:	460b      	mov	r3, r1
 8002642:	807b      	strh	r3, [r7, #2]
 8002644:	4613      	mov	r3, r2
 8002646:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002648:	787b      	ldrb	r3, [r7, #1]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d003      	beq.n	8002656 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800264e:	887a      	ldrh	r2, [r7, #2]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002654:	e002      	b.n	800265c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002656:	887a      	ldrh	r2, [r7, #2]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800265c:	bf00      	nop
 800265e:	370c      	adds	r7, #12
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr

08002668 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002668:	b480      	push	{r7}
 800266a:	b085      	sub	sp, #20
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	460b      	mov	r3, r1
 8002672:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	695b      	ldr	r3, [r3, #20]
 8002678:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800267a:	887a      	ldrh	r2, [r7, #2]
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	4013      	ands	r3, r2
 8002680:	041a      	lsls	r2, r3, #16
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	43d9      	mvns	r1, r3
 8002686:	887b      	ldrh	r3, [r7, #2]
 8002688:	400b      	ands	r3, r1
 800268a:	431a      	orrs	r2, r3
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	619a      	str	r2, [r3, #24]
}
 8002690:	bf00      	nop
 8002692:	3714      	adds	r7, #20
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr

0800269c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b082      	sub	sp, #8
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d101      	bne.n	80026ae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	e08d      	b.n	80027ca <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d106      	bne.n	80026c8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2200      	movs	r2, #0
 80026be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80026c2:	6878      	ldr	r0, [r7, #4]
 80026c4:	f7fe f994 	bl	80009f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2224      	movs	r2, #36	@ 0x24
 80026cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f022 0201 	bic.w	r2, r2, #1
 80026de:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	685a      	ldr	r2, [r3, #4]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80026ec:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	689a      	ldr	r2, [r3, #8]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80026fc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	68db      	ldr	r3, [r3, #12]
 8002702:	2b01      	cmp	r3, #1
 8002704:	d107      	bne.n	8002716 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	689a      	ldr	r2, [r3, #8]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002712:	609a      	str	r2, [r3, #8]
 8002714:	e006      	b.n	8002724 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	689a      	ldr	r2, [r3, #8]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002722:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	68db      	ldr	r3, [r3, #12]
 8002728:	2b02      	cmp	r3, #2
 800272a:	d108      	bne.n	800273e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	685a      	ldr	r2, [r3, #4]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800273a:	605a      	str	r2, [r3, #4]
 800273c:	e007      	b.n	800274e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	685a      	ldr	r2, [r3, #4]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800274c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	687a      	ldr	r2, [r7, #4]
 8002756:	6812      	ldr	r2, [r2, #0]
 8002758:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800275c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002760:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	68da      	ldr	r2, [r3, #12]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002770:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	691a      	ldr	r2, [r3, #16]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	695b      	ldr	r3, [r3, #20]
 800277a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	699b      	ldr	r3, [r3, #24]
 8002782:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	430a      	orrs	r2, r1
 800278a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	69d9      	ldr	r1, [r3, #28]
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6a1a      	ldr	r2, [r3, #32]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	430a      	orrs	r2, r1
 800279a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f042 0201 	orr.w	r2, r2, #1
 80027aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2200      	movs	r2, #0
 80027b0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2220      	movs	r2, #32
 80027b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2200      	movs	r2, #0
 80027c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80027c8:	2300      	movs	r3, #0
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	3708      	adds	r7, #8
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
	...

080027d4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b088      	sub	sp, #32
 80027d8:	af02      	add	r7, sp, #8
 80027da:	60f8      	str	r0, [r7, #12]
 80027dc:	4608      	mov	r0, r1
 80027de:	4611      	mov	r1, r2
 80027e0:	461a      	mov	r2, r3
 80027e2:	4603      	mov	r3, r0
 80027e4:	817b      	strh	r3, [r7, #10]
 80027e6:	460b      	mov	r3, r1
 80027e8:	813b      	strh	r3, [r7, #8]
 80027ea:	4613      	mov	r3, r2
 80027ec:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	2b20      	cmp	r3, #32
 80027f8:	f040 80fd 	bne.w	80029f6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80027fc:	6a3b      	ldr	r3, [r7, #32]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d002      	beq.n	8002808 <HAL_I2C_Mem_Read+0x34>
 8002802:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002804:	2b00      	cmp	r3, #0
 8002806:	d105      	bne.n	8002814 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800280e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	e0f1      	b.n	80029f8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800281a:	2b01      	cmp	r3, #1
 800281c:	d101      	bne.n	8002822 <HAL_I2C_Mem_Read+0x4e>
 800281e:	2302      	movs	r3, #2
 8002820:	e0ea      	b.n	80029f8 <HAL_I2C_Mem_Read+0x224>
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2201      	movs	r2, #1
 8002826:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800282a:	f7ff f8eb 	bl	8001a04 <HAL_GetTick>
 800282e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	9300      	str	r3, [sp, #0]
 8002834:	2319      	movs	r3, #25
 8002836:	2201      	movs	r2, #1
 8002838:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800283c:	68f8      	ldr	r0, [r7, #12]
 800283e:	f000 f95b 	bl	8002af8 <I2C_WaitOnFlagUntilTimeout>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d001      	beq.n	800284c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002848:	2301      	movs	r3, #1
 800284a:	e0d5      	b.n	80029f8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	2222      	movs	r2, #34	@ 0x22
 8002850:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	2240      	movs	r2, #64	@ 0x40
 8002858:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2200      	movs	r2, #0
 8002860:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	6a3a      	ldr	r2, [r7, #32]
 8002866:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800286c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	2200      	movs	r2, #0
 8002872:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002874:	88f8      	ldrh	r0, [r7, #6]
 8002876:	893a      	ldrh	r2, [r7, #8]
 8002878:	8979      	ldrh	r1, [r7, #10]
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	9301      	str	r3, [sp, #4]
 800287e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002880:	9300      	str	r3, [sp, #0]
 8002882:	4603      	mov	r3, r0
 8002884:	68f8      	ldr	r0, [r7, #12]
 8002886:	f000 f8bf 	bl	8002a08 <I2C_RequestMemoryRead>
 800288a:	4603      	mov	r3, r0
 800288c:	2b00      	cmp	r3, #0
 800288e:	d005      	beq.n	800289c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2200      	movs	r2, #0
 8002894:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002898:	2301      	movs	r3, #1
 800289a:	e0ad      	b.n	80029f8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028a0:	b29b      	uxth	r3, r3
 80028a2:	2bff      	cmp	r3, #255	@ 0xff
 80028a4:	d90e      	bls.n	80028c4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	2201      	movs	r2, #1
 80028aa:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028b0:	b2da      	uxtb	r2, r3
 80028b2:	8979      	ldrh	r1, [r7, #10]
 80028b4:	4b52      	ldr	r3, [pc, #328]	@ (8002a00 <HAL_I2C_Mem_Read+0x22c>)
 80028b6:	9300      	str	r3, [sp, #0]
 80028b8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80028bc:	68f8      	ldr	r0, [r7, #12]
 80028be:	f000 fadf 	bl	8002e80 <I2C_TransferConfig>
 80028c2:	e00f      	b.n	80028e4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028c8:	b29a      	uxth	r2, r3
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028d2:	b2da      	uxtb	r2, r3
 80028d4:	8979      	ldrh	r1, [r7, #10]
 80028d6:	4b4a      	ldr	r3, [pc, #296]	@ (8002a00 <HAL_I2C_Mem_Read+0x22c>)
 80028d8:	9300      	str	r3, [sp, #0]
 80028da:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80028de:	68f8      	ldr	r0, [r7, #12]
 80028e0:	f000 face 	bl	8002e80 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	9300      	str	r3, [sp, #0]
 80028e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028ea:	2200      	movs	r2, #0
 80028ec:	2104      	movs	r1, #4
 80028ee:	68f8      	ldr	r0, [r7, #12]
 80028f0:	f000 f902 	bl	8002af8 <I2C_WaitOnFlagUntilTimeout>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d001      	beq.n	80028fe <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	e07c      	b.n	80029f8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002908:	b2d2      	uxtb	r2, r2
 800290a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002910:	1c5a      	adds	r2, r3, #1
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800291a:	3b01      	subs	r3, #1
 800291c:	b29a      	uxth	r2, r3
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002926:	b29b      	uxth	r3, r3
 8002928:	3b01      	subs	r3, #1
 800292a:	b29a      	uxth	r2, r3
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002934:	b29b      	uxth	r3, r3
 8002936:	2b00      	cmp	r3, #0
 8002938:	d034      	beq.n	80029a4 <HAL_I2C_Mem_Read+0x1d0>
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800293e:	2b00      	cmp	r3, #0
 8002940:	d130      	bne.n	80029a4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	9300      	str	r3, [sp, #0]
 8002946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002948:	2200      	movs	r2, #0
 800294a:	2180      	movs	r1, #128	@ 0x80
 800294c:	68f8      	ldr	r0, [r7, #12]
 800294e:	f000 f8d3 	bl	8002af8 <I2C_WaitOnFlagUntilTimeout>
 8002952:	4603      	mov	r3, r0
 8002954:	2b00      	cmp	r3, #0
 8002956:	d001      	beq.n	800295c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002958:	2301      	movs	r3, #1
 800295a:	e04d      	b.n	80029f8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002960:	b29b      	uxth	r3, r3
 8002962:	2bff      	cmp	r3, #255	@ 0xff
 8002964:	d90e      	bls.n	8002984 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2201      	movs	r2, #1
 800296a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002970:	b2da      	uxtb	r2, r3
 8002972:	8979      	ldrh	r1, [r7, #10]
 8002974:	2300      	movs	r3, #0
 8002976:	9300      	str	r3, [sp, #0]
 8002978:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800297c:	68f8      	ldr	r0, [r7, #12]
 800297e:	f000 fa7f 	bl	8002e80 <I2C_TransferConfig>
 8002982:	e00f      	b.n	80029a4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002988:	b29a      	uxth	r2, r3
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002992:	b2da      	uxtb	r2, r3
 8002994:	8979      	ldrh	r1, [r7, #10]
 8002996:	2300      	movs	r3, #0
 8002998:	9300      	str	r3, [sp, #0]
 800299a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800299e:	68f8      	ldr	r0, [r7, #12]
 80029a0:	f000 fa6e 	bl	8002e80 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029a8:	b29b      	uxth	r3, r3
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d19a      	bne.n	80028e4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029ae:	697a      	ldr	r2, [r7, #20]
 80029b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80029b2:	68f8      	ldr	r0, [r7, #12]
 80029b4:	f000 f940 	bl	8002c38 <I2C_WaitOnSTOPFlagUntilTimeout>
 80029b8:	4603      	mov	r3, r0
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d001      	beq.n	80029c2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e01a      	b.n	80029f8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	2220      	movs	r2, #32
 80029c8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	6859      	ldr	r1, [r3, #4]
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681a      	ldr	r2, [r3, #0]
 80029d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002a04 <HAL_I2C_Mem_Read+0x230>)
 80029d6:	400b      	ands	r3, r1
 80029d8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	2220      	movs	r2, #32
 80029de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	2200      	movs	r2, #0
 80029e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2200      	movs	r2, #0
 80029ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80029f2:	2300      	movs	r3, #0
 80029f4:	e000      	b.n	80029f8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80029f6:	2302      	movs	r3, #2
  }
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	3718      	adds	r7, #24
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}
 8002a00:	80002400 	.word	0x80002400
 8002a04:	fe00e800 	.word	0xfe00e800

08002a08 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b086      	sub	sp, #24
 8002a0c:	af02      	add	r7, sp, #8
 8002a0e:	60f8      	str	r0, [r7, #12]
 8002a10:	4608      	mov	r0, r1
 8002a12:	4611      	mov	r1, r2
 8002a14:	461a      	mov	r2, r3
 8002a16:	4603      	mov	r3, r0
 8002a18:	817b      	strh	r3, [r7, #10]
 8002a1a:	460b      	mov	r3, r1
 8002a1c:	813b      	strh	r3, [r7, #8]
 8002a1e:	4613      	mov	r3, r2
 8002a20:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002a22:	88fb      	ldrh	r3, [r7, #6]
 8002a24:	b2da      	uxtb	r2, r3
 8002a26:	8979      	ldrh	r1, [r7, #10]
 8002a28:	4b20      	ldr	r3, [pc, #128]	@ (8002aac <I2C_RequestMemoryRead+0xa4>)
 8002a2a:	9300      	str	r3, [sp, #0]
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	68f8      	ldr	r0, [r7, #12]
 8002a30:	f000 fa26 	bl	8002e80 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a34:	69fa      	ldr	r2, [r7, #28]
 8002a36:	69b9      	ldr	r1, [r7, #24]
 8002a38:	68f8      	ldr	r0, [r7, #12]
 8002a3a:	f000 f8b6 	bl	8002baa <I2C_WaitOnTXISFlagUntilTimeout>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d001      	beq.n	8002a48 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	e02c      	b.n	8002aa2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002a48:	88fb      	ldrh	r3, [r7, #6]
 8002a4a:	2b01      	cmp	r3, #1
 8002a4c:	d105      	bne.n	8002a5a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002a4e:	893b      	ldrh	r3, [r7, #8]
 8002a50:	b2da      	uxtb	r2, r3
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	629a      	str	r2, [r3, #40]	@ 0x28
 8002a58:	e015      	b.n	8002a86 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002a5a:	893b      	ldrh	r3, [r7, #8]
 8002a5c:	0a1b      	lsrs	r3, r3, #8
 8002a5e:	b29b      	uxth	r3, r3
 8002a60:	b2da      	uxtb	r2, r3
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a68:	69fa      	ldr	r2, [r7, #28]
 8002a6a:	69b9      	ldr	r1, [r7, #24]
 8002a6c:	68f8      	ldr	r0, [r7, #12]
 8002a6e:	f000 f89c 	bl	8002baa <I2C_WaitOnTXISFlagUntilTimeout>
 8002a72:	4603      	mov	r3, r0
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d001      	beq.n	8002a7c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	e012      	b.n	8002aa2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002a7c:	893b      	ldrh	r3, [r7, #8]
 8002a7e:	b2da      	uxtb	r2, r3
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002a86:	69fb      	ldr	r3, [r7, #28]
 8002a88:	9300      	str	r3, [sp, #0]
 8002a8a:	69bb      	ldr	r3, [r7, #24]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	2140      	movs	r1, #64	@ 0x40
 8002a90:	68f8      	ldr	r0, [r7, #12]
 8002a92:	f000 f831 	bl	8002af8 <I2C_WaitOnFlagUntilTimeout>
 8002a96:	4603      	mov	r3, r0
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d001      	beq.n	8002aa0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	e000      	b.n	8002aa2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002aa0:	2300      	movs	r3, #0
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	3710      	adds	r7, #16
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	80002000 	.word	0x80002000

08002ab0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b083      	sub	sp, #12
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	699b      	ldr	r3, [r3, #24]
 8002abe:	f003 0302 	and.w	r3, r3, #2
 8002ac2:	2b02      	cmp	r3, #2
 8002ac4:	d103      	bne.n	8002ace <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	2200      	movs	r2, #0
 8002acc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	699b      	ldr	r3, [r3, #24]
 8002ad4:	f003 0301 	and.w	r3, r3, #1
 8002ad8:	2b01      	cmp	r3, #1
 8002ada:	d007      	beq.n	8002aec <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	699a      	ldr	r2, [r3, #24]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f042 0201 	orr.w	r2, r2, #1
 8002aea:	619a      	str	r2, [r3, #24]
  }
}
 8002aec:	bf00      	nop
 8002aee:	370c      	adds	r7, #12
 8002af0:	46bd      	mov	sp, r7
 8002af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af6:	4770      	bx	lr

08002af8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b084      	sub	sp, #16
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	60f8      	str	r0, [r7, #12]
 8002b00:	60b9      	str	r1, [r7, #8]
 8002b02:	603b      	str	r3, [r7, #0]
 8002b04:	4613      	mov	r3, r2
 8002b06:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b08:	e03b      	b.n	8002b82 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b0a:	69ba      	ldr	r2, [r7, #24]
 8002b0c:	6839      	ldr	r1, [r7, #0]
 8002b0e:	68f8      	ldr	r0, [r7, #12]
 8002b10:	f000 f8d6 	bl	8002cc0 <I2C_IsErrorOccurred>
 8002b14:	4603      	mov	r3, r0
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d001      	beq.n	8002b1e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e041      	b.n	8002ba2 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002b24:	d02d      	beq.n	8002b82 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b26:	f7fe ff6d 	bl	8001a04 <HAL_GetTick>
 8002b2a:	4602      	mov	r2, r0
 8002b2c:	69bb      	ldr	r3, [r7, #24]
 8002b2e:	1ad3      	subs	r3, r2, r3
 8002b30:	683a      	ldr	r2, [r7, #0]
 8002b32:	429a      	cmp	r2, r3
 8002b34:	d302      	bcc.n	8002b3c <I2C_WaitOnFlagUntilTimeout+0x44>
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d122      	bne.n	8002b82 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	699a      	ldr	r2, [r3, #24]
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	4013      	ands	r3, r2
 8002b46:	68ba      	ldr	r2, [r7, #8]
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	bf0c      	ite	eq
 8002b4c:	2301      	moveq	r3, #1
 8002b4e:	2300      	movne	r3, #0
 8002b50:	b2db      	uxtb	r3, r3
 8002b52:	461a      	mov	r2, r3
 8002b54:	79fb      	ldrb	r3, [r7, #7]
 8002b56:	429a      	cmp	r2, r3
 8002b58:	d113      	bne.n	8002b82 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b5e:	f043 0220 	orr.w	r2, r3, #32
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2220      	movs	r2, #32
 8002b6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	2200      	movs	r2, #0
 8002b72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e00f      	b.n	8002ba2 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	699a      	ldr	r2, [r3, #24]
 8002b88:	68bb      	ldr	r3, [r7, #8]
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	68ba      	ldr	r2, [r7, #8]
 8002b8e:	429a      	cmp	r2, r3
 8002b90:	bf0c      	ite	eq
 8002b92:	2301      	moveq	r3, #1
 8002b94:	2300      	movne	r3, #0
 8002b96:	b2db      	uxtb	r3, r3
 8002b98:	461a      	mov	r2, r3
 8002b9a:	79fb      	ldrb	r3, [r7, #7]
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	d0b4      	beq.n	8002b0a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ba0:	2300      	movs	r3, #0
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	3710      	adds	r7, #16
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}

08002baa <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002baa:	b580      	push	{r7, lr}
 8002bac:	b084      	sub	sp, #16
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	60f8      	str	r0, [r7, #12]
 8002bb2:	60b9      	str	r1, [r7, #8]
 8002bb4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002bb6:	e033      	b.n	8002c20 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bb8:	687a      	ldr	r2, [r7, #4]
 8002bba:	68b9      	ldr	r1, [r7, #8]
 8002bbc:	68f8      	ldr	r0, [r7, #12]
 8002bbe:	f000 f87f 	bl	8002cc0 <I2C_IsErrorOccurred>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d001      	beq.n	8002bcc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	e031      	b.n	8002c30 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002bd2:	d025      	beq.n	8002c20 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bd4:	f7fe ff16 	bl	8001a04 <HAL_GetTick>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	1ad3      	subs	r3, r2, r3
 8002bde:	68ba      	ldr	r2, [r7, #8]
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d302      	bcc.n	8002bea <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d11a      	bne.n	8002c20 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	699b      	ldr	r3, [r3, #24]
 8002bf0:	f003 0302 	and.w	r3, r3, #2
 8002bf4:	2b02      	cmp	r3, #2
 8002bf6:	d013      	beq.n	8002c20 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bfc:	f043 0220 	orr.w	r2, r3, #32
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	2220      	movs	r2, #32
 8002c08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	2200      	movs	r2, #0
 8002c18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	e007      	b.n	8002c30 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	699b      	ldr	r3, [r3, #24]
 8002c26:	f003 0302 	and.w	r3, r3, #2
 8002c2a:	2b02      	cmp	r3, #2
 8002c2c:	d1c4      	bne.n	8002bb8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002c2e:	2300      	movs	r3, #0
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	3710      	adds	r7, #16
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}

08002c38 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b084      	sub	sp, #16
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	60f8      	str	r0, [r7, #12]
 8002c40:	60b9      	str	r1, [r7, #8]
 8002c42:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c44:	e02f      	b.n	8002ca6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c46:	687a      	ldr	r2, [r7, #4]
 8002c48:	68b9      	ldr	r1, [r7, #8]
 8002c4a:	68f8      	ldr	r0, [r7, #12]
 8002c4c:	f000 f838 	bl	8002cc0 <I2C_IsErrorOccurred>
 8002c50:	4603      	mov	r3, r0
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d001      	beq.n	8002c5a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	e02d      	b.n	8002cb6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c5a:	f7fe fed3 	bl	8001a04 <HAL_GetTick>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	1ad3      	subs	r3, r2, r3
 8002c64:	68ba      	ldr	r2, [r7, #8]
 8002c66:	429a      	cmp	r2, r3
 8002c68:	d302      	bcc.n	8002c70 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002c6a:	68bb      	ldr	r3, [r7, #8]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d11a      	bne.n	8002ca6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	699b      	ldr	r3, [r3, #24]
 8002c76:	f003 0320 	and.w	r3, r3, #32
 8002c7a:	2b20      	cmp	r3, #32
 8002c7c:	d013      	beq.n	8002ca6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c82:	f043 0220 	orr.w	r2, r3, #32
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	2220      	movs	r2, #32
 8002c8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	2200      	movs	r2, #0
 8002c96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	e007      	b.n	8002cb6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	699b      	ldr	r3, [r3, #24]
 8002cac:	f003 0320 	and.w	r3, r3, #32
 8002cb0:	2b20      	cmp	r3, #32
 8002cb2:	d1c8      	bne.n	8002c46 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002cb4:	2300      	movs	r3, #0
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3710      	adds	r7, #16
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
	...

08002cc0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b08a      	sub	sp, #40	@ 0x28
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	60f8      	str	r0, [r7, #12]
 8002cc8:	60b9      	str	r1, [r7, #8]
 8002cca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	699b      	ldr	r3, [r3, #24]
 8002cd8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002ce2:	69bb      	ldr	r3, [r7, #24]
 8002ce4:	f003 0310 	and.w	r3, r3, #16
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d068      	beq.n	8002dbe <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	2210      	movs	r2, #16
 8002cf2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002cf4:	e049      	b.n	8002d8a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002cfc:	d045      	beq.n	8002d8a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002cfe:	f7fe fe81 	bl	8001a04 <HAL_GetTick>
 8002d02:	4602      	mov	r2, r0
 8002d04:	69fb      	ldr	r3, [r7, #28]
 8002d06:	1ad3      	subs	r3, r2, r3
 8002d08:	68ba      	ldr	r2, [r7, #8]
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	d302      	bcc.n	8002d14 <I2C_IsErrorOccurred+0x54>
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d13a      	bne.n	8002d8a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d1e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002d26:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	699b      	ldr	r3, [r3, #24]
 8002d2e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002d32:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d36:	d121      	bne.n	8002d7c <I2C_IsErrorOccurred+0xbc>
 8002d38:	697b      	ldr	r3, [r7, #20]
 8002d3a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002d3e:	d01d      	beq.n	8002d7c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002d40:	7cfb      	ldrb	r3, [r7, #19]
 8002d42:	2b20      	cmp	r3, #32
 8002d44:	d01a      	beq.n	8002d7c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	685a      	ldr	r2, [r3, #4]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002d54:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002d56:	f7fe fe55 	bl	8001a04 <HAL_GetTick>
 8002d5a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d5c:	e00e      	b.n	8002d7c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002d5e:	f7fe fe51 	bl	8001a04 <HAL_GetTick>
 8002d62:	4602      	mov	r2, r0
 8002d64:	69fb      	ldr	r3, [r7, #28]
 8002d66:	1ad3      	subs	r3, r2, r3
 8002d68:	2b19      	cmp	r3, #25
 8002d6a:	d907      	bls.n	8002d7c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002d6c:	6a3b      	ldr	r3, [r7, #32]
 8002d6e:	f043 0320 	orr.w	r3, r3, #32
 8002d72:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002d74:	2301      	movs	r3, #1
 8002d76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002d7a:	e006      	b.n	8002d8a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	699b      	ldr	r3, [r3, #24]
 8002d82:	f003 0320 	and.w	r3, r3, #32
 8002d86:	2b20      	cmp	r3, #32
 8002d88:	d1e9      	bne.n	8002d5e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	699b      	ldr	r3, [r3, #24]
 8002d90:	f003 0320 	and.w	r3, r3, #32
 8002d94:	2b20      	cmp	r3, #32
 8002d96:	d003      	beq.n	8002da0 <I2C_IsErrorOccurred+0xe0>
 8002d98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d0aa      	beq.n	8002cf6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002da0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d103      	bne.n	8002db0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	2220      	movs	r2, #32
 8002dae:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002db0:	6a3b      	ldr	r3, [r7, #32]
 8002db2:	f043 0304 	orr.w	r3, r3, #4
 8002db6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002db8:	2301      	movs	r3, #1
 8002dba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	699b      	ldr	r3, [r3, #24]
 8002dc4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002dc6:	69bb      	ldr	r3, [r7, #24]
 8002dc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d00b      	beq.n	8002de8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002dd0:	6a3b      	ldr	r3, [r7, #32]
 8002dd2:	f043 0301 	orr.w	r3, r3, #1
 8002dd6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002de0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002de8:	69bb      	ldr	r3, [r7, #24]
 8002dea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d00b      	beq.n	8002e0a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002df2:	6a3b      	ldr	r3, [r7, #32]
 8002df4:	f043 0308 	orr.w	r3, r3, #8
 8002df8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e02:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002e0a:	69bb      	ldr	r3, [r7, #24]
 8002e0c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d00b      	beq.n	8002e2c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002e14:	6a3b      	ldr	r3, [r7, #32]
 8002e16:	f043 0302 	orr.w	r3, r3, #2
 8002e1a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e24:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002e2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d01c      	beq.n	8002e6e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002e34:	68f8      	ldr	r0, [r7, #12]
 8002e36:	f7ff fe3b 	bl	8002ab0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	6859      	ldr	r1, [r3, #4]
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	4b0d      	ldr	r3, [pc, #52]	@ (8002e7c <I2C_IsErrorOccurred+0x1bc>)
 8002e46:	400b      	ands	r3, r1
 8002e48:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002e4e:	6a3b      	ldr	r3, [r7, #32]
 8002e50:	431a      	orrs	r2, r3
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	2220      	movs	r2, #32
 8002e5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	2200      	movs	r2, #0
 8002e62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002e6e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	3728      	adds	r7, #40	@ 0x28
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	fe00e800 	.word	0xfe00e800

08002e80 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b087      	sub	sp, #28
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	60f8      	str	r0, [r7, #12]
 8002e88:	607b      	str	r3, [r7, #4]
 8002e8a:	460b      	mov	r3, r1
 8002e8c:	817b      	strh	r3, [r7, #10]
 8002e8e:	4613      	mov	r3, r2
 8002e90:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e92:	897b      	ldrh	r3, [r7, #10]
 8002e94:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002e98:	7a7b      	ldrb	r3, [r7, #9]
 8002e9a:	041b      	lsls	r3, r3, #16
 8002e9c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002ea0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002ea6:	6a3b      	ldr	r3, [r7, #32]
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002eae:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	685a      	ldr	r2, [r3, #4]
 8002eb6:	6a3b      	ldr	r3, [r7, #32]
 8002eb8:	0d5b      	lsrs	r3, r3, #21
 8002eba:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002ebe:	4b08      	ldr	r3, [pc, #32]	@ (8002ee0 <I2C_TransferConfig+0x60>)
 8002ec0:	430b      	orrs	r3, r1
 8002ec2:	43db      	mvns	r3, r3
 8002ec4:	ea02 0103 	and.w	r1, r2, r3
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	697a      	ldr	r2, [r7, #20]
 8002ece:	430a      	orrs	r2, r1
 8002ed0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002ed2:	bf00      	nop
 8002ed4:	371c      	adds	r7, #28
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr
 8002ede:	bf00      	nop
 8002ee0:	03ff63ff 	.word	0x03ff63ff

08002ee4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b083      	sub	sp, #12
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
 8002eec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ef4:	b2db      	uxtb	r3, r3
 8002ef6:	2b20      	cmp	r3, #32
 8002ef8:	d138      	bne.n	8002f6c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f00:	2b01      	cmp	r3, #1
 8002f02:	d101      	bne.n	8002f08 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002f04:	2302      	movs	r3, #2
 8002f06:	e032      	b.n	8002f6e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2224      	movs	r2, #36	@ 0x24
 8002f14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f022 0201 	bic.w	r2, r2, #1
 8002f26:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	681a      	ldr	r2, [r3, #0]
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002f36:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	6819      	ldr	r1, [r3, #0]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	683a      	ldr	r2, [r7, #0]
 8002f44:	430a      	orrs	r2, r1
 8002f46:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	681a      	ldr	r2, [r3, #0]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f042 0201 	orr.w	r2, r2, #1
 8002f56:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2220      	movs	r2, #32
 8002f5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2200      	movs	r2, #0
 8002f64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	e000      	b.n	8002f6e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002f6c:	2302      	movs	r3, #2
  }
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	370c      	adds	r7, #12
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr

08002f7a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002f7a:	b480      	push	{r7}
 8002f7c:	b085      	sub	sp, #20
 8002f7e:	af00      	add	r7, sp, #0
 8002f80:	6078      	str	r0, [r7, #4]
 8002f82:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f8a:	b2db      	uxtb	r3, r3
 8002f8c:	2b20      	cmp	r3, #32
 8002f8e:	d139      	bne.n	8003004 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d101      	bne.n	8002f9e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002f9a:	2302      	movs	r3, #2
 8002f9c:	e033      	b.n	8003006 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2201      	movs	r2, #1
 8002fa2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2224      	movs	r2, #36	@ 0x24
 8002faa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f022 0201 	bic.w	r2, r2, #1
 8002fbc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002fcc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	021b      	lsls	r3, r3, #8
 8002fd2:	68fa      	ldr	r2, [r7, #12]
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	68fa      	ldr	r2, [r7, #12]
 8002fde:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f042 0201 	orr.w	r2, r2, #1
 8002fee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2220      	movs	r2, #32
 8002ff4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003000:	2300      	movs	r3, #0
 8003002:	e000      	b.n	8003006 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003004:	2302      	movs	r3, #2
  }
}
 8003006:	4618      	mov	r0, r3
 8003008:	3714      	adds	r7, #20
 800300a:	46bd      	mov	sp, r7
 800300c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003010:	4770      	bx	lr
	...

08003014 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003014:	b480      	push	{r7}
 8003016:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003018:	4b04      	ldr	r3, [pc, #16]	@ (800302c <HAL_PWREx_GetVoltageRange+0x18>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003020:	4618      	mov	r0, r3
 8003022:	46bd      	mov	sp, r7
 8003024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003028:	4770      	bx	lr
 800302a:	bf00      	nop
 800302c:	40007000 	.word	0x40007000

08003030 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003030:	b480      	push	{r7}
 8003032:	b085      	sub	sp, #20
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800303e:	d130      	bne.n	80030a2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003040:	4b23      	ldr	r3, [pc, #140]	@ (80030d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003048:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800304c:	d038      	beq.n	80030c0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800304e:	4b20      	ldr	r3, [pc, #128]	@ (80030d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003056:	4a1e      	ldr	r2, [pc, #120]	@ (80030d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003058:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800305c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800305e:	4b1d      	ldr	r3, [pc, #116]	@ (80030d4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	2232      	movs	r2, #50	@ 0x32
 8003064:	fb02 f303 	mul.w	r3, r2, r3
 8003068:	4a1b      	ldr	r2, [pc, #108]	@ (80030d8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800306a:	fba2 2303 	umull	r2, r3, r2, r3
 800306e:	0c9b      	lsrs	r3, r3, #18
 8003070:	3301      	adds	r3, #1
 8003072:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003074:	e002      	b.n	800307c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	3b01      	subs	r3, #1
 800307a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800307c:	4b14      	ldr	r3, [pc, #80]	@ (80030d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800307e:	695b      	ldr	r3, [r3, #20]
 8003080:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003084:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003088:	d102      	bne.n	8003090 <HAL_PWREx_ControlVoltageScaling+0x60>
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d1f2      	bne.n	8003076 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003090:	4b0f      	ldr	r3, [pc, #60]	@ (80030d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003092:	695b      	ldr	r3, [r3, #20]
 8003094:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003098:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800309c:	d110      	bne.n	80030c0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800309e:	2303      	movs	r3, #3
 80030a0:	e00f      	b.n	80030c2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80030a2:	4b0b      	ldr	r3, [pc, #44]	@ (80030d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80030aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030ae:	d007      	beq.n	80030c0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80030b0:	4b07      	ldr	r3, [pc, #28]	@ (80030d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80030b8:	4a05      	ldr	r2, [pc, #20]	@ (80030d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030ba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80030be:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80030c0:	2300      	movs	r3, #0
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	3714      	adds	r7, #20
 80030c6:	46bd      	mov	sp, r7
 80030c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030cc:	4770      	bx	lr
 80030ce:	bf00      	nop
 80030d0:	40007000 	.word	0x40007000
 80030d4:	20000000 	.word	0x20000000
 80030d8:	431bde83 	.word	0x431bde83

080030dc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b088      	sub	sp, #32
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d101      	bne.n	80030ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	e3ca      	b.n	8003884 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030ee:	4b97      	ldr	r3, [pc, #604]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	f003 030c 	and.w	r3, r3, #12
 80030f6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80030f8:	4b94      	ldr	r3, [pc, #592]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	f003 0303 	and.w	r3, r3, #3
 8003100:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 0310 	and.w	r3, r3, #16
 800310a:	2b00      	cmp	r3, #0
 800310c:	f000 80e4 	beq.w	80032d8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003110:	69bb      	ldr	r3, [r7, #24]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d007      	beq.n	8003126 <HAL_RCC_OscConfig+0x4a>
 8003116:	69bb      	ldr	r3, [r7, #24]
 8003118:	2b0c      	cmp	r3, #12
 800311a:	f040 808b 	bne.w	8003234 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	2b01      	cmp	r3, #1
 8003122:	f040 8087 	bne.w	8003234 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003126:	4b89      	ldr	r3, [pc, #548]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 0302 	and.w	r3, r3, #2
 800312e:	2b00      	cmp	r3, #0
 8003130:	d005      	beq.n	800313e <HAL_RCC_OscConfig+0x62>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	699b      	ldr	r3, [r3, #24]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d101      	bne.n	800313e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e3a2      	b.n	8003884 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6a1a      	ldr	r2, [r3, #32]
 8003142:	4b82      	ldr	r3, [pc, #520]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f003 0308 	and.w	r3, r3, #8
 800314a:	2b00      	cmp	r3, #0
 800314c:	d004      	beq.n	8003158 <HAL_RCC_OscConfig+0x7c>
 800314e:	4b7f      	ldr	r3, [pc, #508]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003156:	e005      	b.n	8003164 <HAL_RCC_OscConfig+0x88>
 8003158:	4b7c      	ldr	r3, [pc, #496]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 800315a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800315e:	091b      	lsrs	r3, r3, #4
 8003160:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003164:	4293      	cmp	r3, r2
 8003166:	d223      	bcs.n	80031b0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6a1b      	ldr	r3, [r3, #32]
 800316c:	4618      	mov	r0, r3
 800316e:	f000 fd55 	bl	8003c1c <RCC_SetFlashLatencyFromMSIRange>
 8003172:	4603      	mov	r3, r0
 8003174:	2b00      	cmp	r3, #0
 8003176:	d001      	beq.n	800317c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	e383      	b.n	8003884 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800317c:	4b73      	ldr	r3, [pc, #460]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a72      	ldr	r2, [pc, #456]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 8003182:	f043 0308 	orr.w	r3, r3, #8
 8003186:	6013      	str	r3, [r2, #0]
 8003188:	4b70      	ldr	r3, [pc, #448]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6a1b      	ldr	r3, [r3, #32]
 8003194:	496d      	ldr	r1, [pc, #436]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 8003196:	4313      	orrs	r3, r2
 8003198:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800319a:	4b6c      	ldr	r3, [pc, #432]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	69db      	ldr	r3, [r3, #28]
 80031a6:	021b      	lsls	r3, r3, #8
 80031a8:	4968      	ldr	r1, [pc, #416]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 80031aa:	4313      	orrs	r3, r2
 80031ac:	604b      	str	r3, [r1, #4]
 80031ae:	e025      	b.n	80031fc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80031b0:	4b66      	ldr	r3, [pc, #408]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4a65      	ldr	r2, [pc, #404]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 80031b6:	f043 0308 	orr.w	r3, r3, #8
 80031ba:	6013      	str	r3, [r2, #0]
 80031bc:	4b63      	ldr	r3, [pc, #396]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6a1b      	ldr	r3, [r3, #32]
 80031c8:	4960      	ldr	r1, [pc, #384]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 80031ca:	4313      	orrs	r3, r2
 80031cc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80031ce:	4b5f      	ldr	r3, [pc, #380]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	69db      	ldr	r3, [r3, #28]
 80031da:	021b      	lsls	r3, r3, #8
 80031dc:	495b      	ldr	r1, [pc, #364]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 80031de:	4313      	orrs	r3, r2
 80031e0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80031e2:	69bb      	ldr	r3, [r7, #24]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d109      	bne.n	80031fc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6a1b      	ldr	r3, [r3, #32]
 80031ec:	4618      	mov	r0, r3
 80031ee:	f000 fd15 	bl	8003c1c <RCC_SetFlashLatencyFromMSIRange>
 80031f2:	4603      	mov	r3, r0
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d001      	beq.n	80031fc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	e343      	b.n	8003884 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80031fc:	f000 fc4a 	bl	8003a94 <HAL_RCC_GetSysClockFreq>
 8003200:	4602      	mov	r2, r0
 8003202:	4b52      	ldr	r3, [pc, #328]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	091b      	lsrs	r3, r3, #4
 8003208:	f003 030f 	and.w	r3, r3, #15
 800320c:	4950      	ldr	r1, [pc, #320]	@ (8003350 <HAL_RCC_OscConfig+0x274>)
 800320e:	5ccb      	ldrb	r3, [r1, r3]
 8003210:	f003 031f 	and.w	r3, r3, #31
 8003214:	fa22 f303 	lsr.w	r3, r2, r3
 8003218:	4a4e      	ldr	r2, [pc, #312]	@ (8003354 <HAL_RCC_OscConfig+0x278>)
 800321a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800321c:	4b4e      	ldr	r3, [pc, #312]	@ (8003358 <HAL_RCC_OscConfig+0x27c>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4618      	mov	r0, r3
 8003222:	f7fe fb9f 	bl	8001964 <HAL_InitTick>
 8003226:	4603      	mov	r3, r0
 8003228:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800322a:	7bfb      	ldrb	r3, [r7, #15]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d052      	beq.n	80032d6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003230:	7bfb      	ldrb	r3, [r7, #15]
 8003232:	e327      	b.n	8003884 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	699b      	ldr	r3, [r3, #24]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d032      	beq.n	80032a2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800323c:	4b43      	ldr	r3, [pc, #268]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a42      	ldr	r2, [pc, #264]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 8003242:	f043 0301 	orr.w	r3, r3, #1
 8003246:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003248:	f7fe fbdc 	bl	8001a04 <HAL_GetTick>
 800324c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800324e:	e008      	b.n	8003262 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003250:	f7fe fbd8 	bl	8001a04 <HAL_GetTick>
 8003254:	4602      	mov	r2, r0
 8003256:	693b      	ldr	r3, [r7, #16]
 8003258:	1ad3      	subs	r3, r2, r3
 800325a:	2b02      	cmp	r3, #2
 800325c:	d901      	bls.n	8003262 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800325e:	2303      	movs	r3, #3
 8003260:	e310      	b.n	8003884 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003262:	4b3a      	ldr	r3, [pc, #232]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f003 0302 	and.w	r3, r3, #2
 800326a:	2b00      	cmp	r3, #0
 800326c:	d0f0      	beq.n	8003250 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800326e:	4b37      	ldr	r3, [pc, #220]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a36      	ldr	r2, [pc, #216]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 8003274:	f043 0308 	orr.w	r3, r3, #8
 8003278:	6013      	str	r3, [r2, #0]
 800327a:	4b34      	ldr	r3, [pc, #208]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6a1b      	ldr	r3, [r3, #32]
 8003286:	4931      	ldr	r1, [pc, #196]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 8003288:	4313      	orrs	r3, r2
 800328a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800328c:	4b2f      	ldr	r3, [pc, #188]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	69db      	ldr	r3, [r3, #28]
 8003298:	021b      	lsls	r3, r3, #8
 800329a:	492c      	ldr	r1, [pc, #176]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 800329c:	4313      	orrs	r3, r2
 800329e:	604b      	str	r3, [r1, #4]
 80032a0:	e01a      	b.n	80032d8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80032a2:	4b2a      	ldr	r3, [pc, #168]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a29      	ldr	r2, [pc, #164]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 80032a8:	f023 0301 	bic.w	r3, r3, #1
 80032ac:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80032ae:	f7fe fba9 	bl	8001a04 <HAL_GetTick>
 80032b2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80032b4:	e008      	b.n	80032c8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80032b6:	f7fe fba5 	bl	8001a04 <HAL_GetTick>
 80032ba:	4602      	mov	r2, r0
 80032bc:	693b      	ldr	r3, [r7, #16]
 80032be:	1ad3      	subs	r3, r2, r3
 80032c0:	2b02      	cmp	r3, #2
 80032c2:	d901      	bls.n	80032c8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80032c4:	2303      	movs	r3, #3
 80032c6:	e2dd      	b.n	8003884 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80032c8:	4b20      	ldr	r3, [pc, #128]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 0302 	and.w	r3, r3, #2
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d1f0      	bne.n	80032b6 <HAL_RCC_OscConfig+0x1da>
 80032d4:	e000      	b.n	80032d8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80032d6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f003 0301 	and.w	r3, r3, #1
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d074      	beq.n	80033ce <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80032e4:	69bb      	ldr	r3, [r7, #24]
 80032e6:	2b08      	cmp	r3, #8
 80032e8:	d005      	beq.n	80032f6 <HAL_RCC_OscConfig+0x21a>
 80032ea:	69bb      	ldr	r3, [r7, #24]
 80032ec:	2b0c      	cmp	r3, #12
 80032ee:	d10e      	bne.n	800330e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	2b03      	cmp	r3, #3
 80032f4:	d10b      	bne.n	800330e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032f6:	4b15      	ldr	r3, [pc, #84]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d064      	beq.n	80033cc <HAL_RCC_OscConfig+0x2f0>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d160      	bne.n	80033cc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e2ba      	b.n	8003884 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003316:	d106      	bne.n	8003326 <HAL_RCC_OscConfig+0x24a>
 8003318:	4b0c      	ldr	r3, [pc, #48]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a0b      	ldr	r2, [pc, #44]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 800331e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003322:	6013      	str	r3, [r2, #0]
 8003324:	e026      	b.n	8003374 <HAL_RCC_OscConfig+0x298>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800332e:	d115      	bne.n	800335c <HAL_RCC_OscConfig+0x280>
 8003330:	4b06      	ldr	r3, [pc, #24]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a05      	ldr	r2, [pc, #20]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 8003336:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800333a:	6013      	str	r3, [r2, #0]
 800333c:	4b03      	ldr	r3, [pc, #12]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a02      	ldr	r2, [pc, #8]	@ (800334c <HAL_RCC_OscConfig+0x270>)
 8003342:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003346:	6013      	str	r3, [r2, #0]
 8003348:	e014      	b.n	8003374 <HAL_RCC_OscConfig+0x298>
 800334a:	bf00      	nop
 800334c:	40021000 	.word	0x40021000
 8003350:	08009d60 	.word	0x08009d60
 8003354:	20000000 	.word	0x20000000
 8003358:	20000004 	.word	0x20000004
 800335c:	4ba0      	ldr	r3, [pc, #640]	@ (80035e0 <HAL_RCC_OscConfig+0x504>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a9f      	ldr	r2, [pc, #636]	@ (80035e0 <HAL_RCC_OscConfig+0x504>)
 8003362:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003366:	6013      	str	r3, [r2, #0]
 8003368:	4b9d      	ldr	r3, [pc, #628]	@ (80035e0 <HAL_RCC_OscConfig+0x504>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a9c      	ldr	r2, [pc, #624]	@ (80035e0 <HAL_RCC_OscConfig+0x504>)
 800336e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003372:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d013      	beq.n	80033a4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800337c:	f7fe fb42 	bl	8001a04 <HAL_GetTick>
 8003380:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003382:	e008      	b.n	8003396 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003384:	f7fe fb3e 	bl	8001a04 <HAL_GetTick>
 8003388:	4602      	mov	r2, r0
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	1ad3      	subs	r3, r2, r3
 800338e:	2b64      	cmp	r3, #100	@ 0x64
 8003390:	d901      	bls.n	8003396 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003392:	2303      	movs	r3, #3
 8003394:	e276      	b.n	8003884 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003396:	4b92      	ldr	r3, [pc, #584]	@ (80035e0 <HAL_RCC_OscConfig+0x504>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d0f0      	beq.n	8003384 <HAL_RCC_OscConfig+0x2a8>
 80033a2:	e014      	b.n	80033ce <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033a4:	f7fe fb2e 	bl	8001a04 <HAL_GetTick>
 80033a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80033aa:	e008      	b.n	80033be <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033ac:	f7fe fb2a 	bl	8001a04 <HAL_GetTick>
 80033b0:	4602      	mov	r2, r0
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	1ad3      	subs	r3, r2, r3
 80033b6:	2b64      	cmp	r3, #100	@ 0x64
 80033b8:	d901      	bls.n	80033be <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80033ba:	2303      	movs	r3, #3
 80033bc:	e262      	b.n	8003884 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80033be:	4b88      	ldr	r3, [pc, #544]	@ (80035e0 <HAL_RCC_OscConfig+0x504>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d1f0      	bne.n	80033ac <HAL_RCC_OscConfig+0x2d0>
 80033ca:	e000      	b.n	80033ce <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f003 0302 	and.w	r3, r3, #2
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d060      	beq.n	800349c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80033da:	69bb      	ldr	r3, [r7, #24]
 80033dc:	2b04      	cmp	r3, #4
 80033de:	d005      	beq.n	80033ec <HAL_RCC_OscConfig+0x310>
 80033e0:	69bb      	ldr	r3, [r7, #24]
 80033e2:	2b0c      	cmp	r3, #12
 80033e4:	d119      	bne.n	800341a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	2b02      	cmp	r3, #2
 80033ea:	d116      	bne.n	800341a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033ec:	4b7c      	ldr	r3, [pc, #496]	@ (80035e0 <HAL_RCC_OscConfig+0x504>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d005      	beq.n	8003404 <HAL_RCC_OscConfig+0x328>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d101      	bne.n	8003404 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	e23f      	b.n	8003884 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003404:	4b76      	ldr	r3, [pc, #472]	@ (80035e0 <HAL_RCC_OscConfig+0x504>)
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	691b      	ldr	r3, [r3, #16]
 8003410:	061b      	lsls	r3, r3, #24
 8003412:	4973      	ldr	r1, [pc, #460]	@ (80035e0 <HAL_RCC_OscConfig+0x504>)
 8003414:	4313      	orrs	r3, r2
 8003416:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003418:	e040      	b.n	800349c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	68db      	ldr	r3, [r3, #12]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d023      	beq.n	800346a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003422:	4b6f      	ldr	r3, [pc, #444]	@ (80035e0 <HAL_RCC_OscConfig+0x504>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a6e      	ldr	r2, [pc, #440]	@ (80035e0 <HAL_RCC_OscConfig+0x504>)
 8003428:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800342c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800342e:	f7fe fae9 	bl	8001a04 <HAL_GetTick>
 8003432:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003434:	e008      	b.n	8003448 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003436:	f7fe fae5 	bl	8001a04 <HAL_GetTick>
 800343a:	4602      	mov	r2, r0
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	1ad3      	subs	r3, r2, r3
 8003440:	2b02      	cmp	r3, #2
 8003442:	d901      	bls.n	8003448 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003444:	2303      	movs	r3, #3
 8003446:	e21d      	b.n	8003884 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003448:	4b65      	ldr	r3, [pc, #404]	@ (80035e0 <HAL_RCC_OscConfig+0x504>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003450:	2b00      	cmp	r3, #0
 8003452:	d0f0      	beq.n	8003436 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003454:	4b62      	ldr	r3, [pc, #392]	@ (80035e0 <HAL_RCC_OscConfig+0x504>)
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	691b      	ldr	r3, [r3, #16]
 8003460:	061b      	lsls	r3, r3, #24
 8003462:	495f      	ldr	r1, [pc, #380]	@ (80035e0 <HAL_RCC_OscConfig+0x504>)
 8003464:	4313      	orrs	r3, r2
 8003466:	604b      	str	r3, [r1, #4]
 8003468:	e018      	b.n	800349c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800346a:	4b5d      	ldr	r3, [pc, #372]	@ (80035e0 <HAL_RCC_OscConfig+0x504>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a5c      	ldr	r2, [pc, #368]	@ (80035e0 <HAL_RCC_OscConfig+0x504>)
 8003470:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003474:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003476:	f7fe fac5 	bl	8001a04 <HAL_GetTick>
 800347a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800347c:	e008      	b.n	8003490 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800347e:	f7fe fac1 	bl	8001a04 <HAL_GetTick>
 8003482:	4602      	mov	r2, r0
 8003484:	693b      	ldr	r3, [r7, #16]
 8003486:	1ad3      	subs	r3, r2, r3
 8003488:	2b02      	cmp	r3, #2
 800348a:	d901      	bls.n	8003490 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800348c:	2303      	movs	r3, #3
 800348e:	e1f9      	b.n	8003884 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003490:	4b53      	ldr	r3, [pc, #332]	@ (80035e0 <HAL_RCC_OscConfig+0x504>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003498:	2b00      	cmp	r3, #0
 800349a:	d1f0      	bne.n	800347e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f003 0308 	and.w	r3, r3, #8
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d03c      	beq.n	8003522 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	695b      	ldr	r3, [r3, #20]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d01c      	beq.n	80034ea <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034b0:	4b4b      	ldr	r3, [pc, #300]	@ (80035e0 <HAL_RCC_OscConfig+0x504>)
 80034b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034b6:	4a4a      	ldr	r2, [pc, #296]	@ (80035e0 <HAL_RCC_OscConfig+0x504>)
 80034b8:	f043 0301 	orr.w	r3, r3, #1
 80034bc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034c0:	f7fe faa0 	bl	8001a04 <HAL_GetTick>
 80034c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80034c6:	e008      	b.n	80034da <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034c8:	f7fe fa9c 	bl	8001a04 <HAL_GetTick>
 80034cc:	4602      	mov	r2, r0
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	1ad3      	subs	r3, r2, r3
 80034d2:	2b02      	cmp	r3, #2
 80034d4:	d901      	bls.n	80034da <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80034d6:	2303      	movs	r3, #3
 80034d8:	e1d4      	b.n	8003884 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80034da:	4b41      	ldr	r3, [pc, #260]	@ (80035e0 <HAL_RCC_OscConfig+0x504>)
 80034dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034e0:	f003 0302 	and.w	r3, r3, #2
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d0ef      	beq.n	80034c8 <HAL_RCC_OscConfig+0x3ec>
 80034e8:	e01b      	b.n	8003522 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034ea:	4b3d      	ldr	r3, [pc, #244]	@ (80035e0 <HAL_RCC_OscConfig+0x504>)
 80034ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034f0:	4a3b      	ldr	r2, [pc, #236]	@ (80035e0 <HAL_RCC_OscConfig+0x504>)
 80034f2:	f023 0301 	bic.w	r3, r3, #1
 80034f6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034fa:	f7fe fa83 	bl	8001a04 <HAL_GetTick>
 80034fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003500:	e008      	b.n	8003514 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003502:	f7fe fa7f 	bl	8001a04 <HAL_GetTick>
 8003506:	4602      	mov	r2, r0
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	1ad3      	subs	r3, r2, r3
 800350c:	2b02      	cmp	r3, #2
 800350e:	d901      	bls.n	8003514 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003510:	2303      	movs	r3, #3
 8003512:	e1b7      	b.n	8003884 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003514:	4b32      	ldr	r3, [pc, #200]	@ (80035e0 <HAL_RCC_OscConfig+0x504>)
 8003516:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800351a:	f003 0302 	and.w	r3, r3, #2
 800351e:	2b00      	cmp	r3, #0
 8003520:	d1ef      	bne.n	8003502 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f003 0304 	and.w	r3, r3, #4
 800352a:	2b00      	cmp	r3, #0
 800352c:	f000 80a6 	beq.w	800367c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003530:	2300      	movs	r3, #0
 8003532:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003534:	4b2a      	ldr	r3, [pc, #168]	@ (80035e0 <HAL_RCC_OscConfig+0x504>)
 8003536:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003538:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800353c:	2b00      	cmp	r3, #0
 800353e:	d10d      	bne.n	800355c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003540:	4b27      	ldr	r3, [pc, #156]	@ (80035e0 <HAL_RCC_OscConfig+0x504>)
 8003542:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003544:	4a26      	ldr	r2, [pc, #152]	@ (80035e0 <HAL_RCC_OscConfig+0x504>)
 8003546:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800354a:	6593      	str	r3, [r2, #88]	@ 0x58
 800354c:	4b24      	ldr	r3, [pc, #144]	@ (80035e0 <HAL_RCC_OscConfig+0x504>)
 800354e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003550:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003554:	60bb      	str	r3, [r7, #8]
 8003556:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003558:	2301      	movs	r3, #1
 800355a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800355c:	4b21      	ldr	r3, [pc, #132]	@ (80035e4 <HAL_RCC_OscConfig+0x508>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003564:	2b00      	cmp	r3, #0
 8003566:	d118      	bne.n	800359a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003568:	4b1e      	ldr	r3, [pc, #120]	@ (80035e4 <HAL_RCC_OscConfig+0x508>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a1d      	ldr	r2, [pc, #116]	@ (80035e4 <HAL_RCC_OscConfig+0x508>)
 800356e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003572:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003574:	f7fe fa46 	bl	8001a04 <HAL_GetTick>
 8003578:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800357a:	e008      	b.n	800358e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800357c:	f7fe fa42 	bl	8001a04 <HAL_GetTick>
 8003580:	4602      	mov	r2, r0
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	1ad3      	subs	r3, r2, r3
 8003586:	2b02      	cmp	r3, #2
 8003588:	d901      	bls.n	800358e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800358a:	2303      	movs	r3, #3
 800358c:	e17a      	b.n	8003884 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800358e:	4b15      	ldr	r3, [pc, #84]	@ (80035e4 <HAL_RCC_OscConfig+0x508>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003596:	2b00      	cmp	r3, #0
 8003598:	d0f0      	beq.n	800357c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	689b      	ldr	r3, [r3, #8]
 800359e:	2b01      	cmp	r3, #1
 80035a0:	d108      	bne.n	80035b4 <HAL_RCC_OscConfig+0x4d8>
 80035a2:	4b0f      	ldr	r3, [pc, #60]	@ (80035e0 <HAL_RCC_OscConfig+0x504>)
 80035a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035a8:	4a0d      	ldr	r2, [pc, #52]	@ (80035e0 <HAL_RCC_OscConfig+0x504>)
 80035aa:	f043 0301 	orr.w	r3, r3, #1
 80035ae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80035b2:	e029      	b.n	8003608 <HAL_RCC_OscConfig+0x52c>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	2b05      	cmp	r3, #5
 80035ba:	d115      	bne.n	80035e8 <HAL_RCC_OscConfig+0x50c>
 80035bc:	4b08      	ldr	r3, [pc, #32]	@ (80035e0 <HAL_RCC_OscConfig+0x504>)
 80035be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035c2:	4a07      	ldr	r2, [pc, #28]	@ (80035e0 <HAL_RCC_OscConfig+0x504>)
 80035c4:	f043 0304 	orr.w	r3, r3, #4
 80035c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80035cc:	4b04      	ldr	r3, [pc, #16]	@ (80035e0 <HAL_RCC_OscConfig+0x504>)
 80035ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035d2:	4a03      	ldr	r2, [pc, #12]	@ (80035e0 <HAL_RCC_OscConfig+0x504>)
 80035d4:	f043 0301 	orr.w	r3, r3, #1
 80035d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80035dc:	e014      	b.n	8003608 <HAL_RCC_OscConfig+0x52c>
 80035de:	bf00      	nop
 80035e0:	40021000 	.word	0x40021000
 80035e4:	40007000 	.word	0x40007000
 80035e8:	4b9c      	ldr	r3, [pc, #624]	@ (800385c <HAL_RCC_OscConfig+0x780>)
 80035ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035ee:	4a9b      	ldr	r2, [pc, #620]	@ (800385c <HAL_RCC_OscConfig+0x780>)
 80035f0:	f023 0301 	bic.w	r3, r3, #1
 80035f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80035f8:	4b98      	ldr	r3, [pc, #608]	@ (800385c <HAL_RCC_OscConfig+0x780>)
 80035fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035fe:	4a97      	ldr	r2, [pc, #604]	@ (800385c <HAL_RCC_OscConfig+0x780>)
 8003600:	f023 0304 	bic.w	r3, r3, #4
 8003604:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d016      	beq.n	800363e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003610:	f7fe f9f8 	bl	8001a04 <HAL_GetTick>
 8003614:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003616:	e00a      	b.n	800362e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003618:	f7fe f9f4 	bl	8001a04 <HAL_GetTick>
 800361c:	4602      	mov	r2, r0
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	1ad3      	subs	r3, r2, r3
 8003622:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003626:	4293      	cmp	r3, r2
 8003628:	d901      	bls.n	800362e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800362a:	2303      	movs	r3, #3
 800362c:	e12a      	b.n	8003884 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800362e:	4b8b      	ldr	r3, [pc, #556]	@ (800385c <HAL_RCC_OscConfig+0x780>)
 8003630:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003634:	f003 0302 	and.w	r3, r3, #2
 8003638:	2b00      	cmp	r3, #0
 800363a:	d0ed      	beq.n	8003618 <HAL_RCC_OscConfig+0x53c>
 800363c:	e015      	b.n	800366a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800363e:	f7fe f9e1 	bl	8001a04 <HAL_GetTick>
 8003642:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003644:	e00a      	b.n	800365c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003646:	f7fe f9dd 	bl	8001a04 <HAL_GetTick>
 800364a:	4602      	mov	r2, r0
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	1ad3      	subs	r3, r2, r3
 8003650:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003654:	4293      	cmp	r3, r2
 8003656:	d901      	bls.n	800365c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003658:	2303      	movs	r3, #3
 800365a:	e113      	b.n	8003884 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800365c:	4b7f      	ldr	r3, [pc, #508]	@ (800385c <HAL_RCC_OscConfig+0x780>)
 800365e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003662:	f003 0302 	and.w	r3, r3, #2
 8003666:	2b00      	cmp	r3, #0
 8003668:	d1ed      	bne.n	8003646 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800366a:	7ffb      	ldrb	r3, [r7, #31]
 800366c:	2b01      	cmp	r3, #1
 800366e:	d105      	bne.n	800367c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003670:	4b7a      	ldr	r3, [pc, #488]	@ (800385c <HAL_RCC_OscConfig+0x780>)
 8003672:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003674:	4a79      	ldr	r2, [pc, #484]	@ (800385c <HAL_RCC_OscConfig+0x780>)
 8003676:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800367a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003680:	2b00      	cmp	r3, #0
 8003682:	f000 80fe 	beq.w	8003882 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800368a:	2b02      	cmp	r3, #2
 800368c:	f040 80d0 	bne.w	8003830 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003690:	4b72      	ldr	r3, [pc, #456]	@ (800385c <HAL_RCC_OscConfig+0x780>)
 8003692:	68db      	ldr	r3, [r3, #12]
 8003694:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	f003 0203 	and.w	r2, r3, #3
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d130      	bne.n	8003706 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ae:	3b01      	subs	r3, #1
 80036b0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d127      	bne.n	8003706 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036c0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80036c2:	429a      	cmp	r2, r3
 80036c4:	d11f      	bne.n	8003706 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036cc:	687a      	ldr	r2, [r7, #4]
 80036ce:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80036d0:	2a07      	cmp	r2, #7
 80036d2:	bf14      	ite	ne
 80036d4:	2201      	movne	r2, #1
 80036d6:	2200      	moveq	r2, #0
 80036d8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80036da:	4293      	cmp	r3, r2
 80036dc:	d113      	bne.n	8003706 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036de:	697b      	ldr	r3, [r7, #20]
 80036e0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036e8:	085b      	lsrs	r3, r3, #1
 80036ea:	3b01      	subs	r3, #1
 80036ec:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80036ee:	429a      	cmp	r2, r3
 80036f0:	d109      	bne.n	8003706 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036fc:	085b      	lsrs	r3, r3, #1
 80036fe:	3b01      	subs	r3, #1
 8003700:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003702:	429a      	cmp	r2, r3
 8003704:	d06e      	beq.n	80037e4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003706:	69bb      	ldr	r3, [r7, #24]
 8003708:	2b0c      	cmp	r3, #12
 800370a:	d069      	beq.n	80037e0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800370c:	4b53      	ldr	r3, [pc, #332]	@ (800385c <HAL_RCC_OscConfig+0x780>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003714:	2b00      	cmp	r3, #0
 8003716:	d105      	bne.n	8003724 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003718:	4b50      	ldr	r3, [pc, #320]	@ (800385c <HAL_RCC_OscConfig+0x780>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003720:	2b00      	cmp	r3, #0
 8003722:	d001      	beq.n	8003728 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	e0ad      	b.n	8003884 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003728:	4b4c      	ldr	r3, [pc, #304]	@ (800385c <HAL_RCC_OscConfig+0x780>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a4b      	ldr	r2, [pc, #300]	@ (800385c <HAL_RCC_OscConfig+0x780>)
 800372e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003732:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003734:	f7fe f966 	bl	8001a04 <HAL_GetTick>
 8003738:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800373a:	e008      	b.n	800374e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800373c:	f7fe f962 	bl	8001a04 <HAL_GetTick>
 8003740:	4602      	mov	r2, r0
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	1ad3      	subs	r3, r2, r3
 8003746:	2b02      	cmp	r3, #2
 8003748:	d901      	bls.n	800374e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800374a:	2303      	movs	r3, #3
 800374c:	e09a      	b.n	8003884 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800374e:	4b43      	ldr	r3, [pc, #268]	@ (800385c <HAL_RCC_OscConfig+0x780>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003756:	2b00      	cmp	r3, #0
 8003758:	d1f0      	bne.n	800373c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800375a:	4b40      	ldr	r3, [pc, #256]	@ (800385c <HAL_RCC_OscConfig+0x780>)
 800375c:	68da      	ldr	r2, [r3, #12]
 800375e:	4b40      	ldr	r3, [pc, #256]	@ (8003860 <HAL_RCC_OscConfig+0x784>)
 8003760:	4013      	ands	r3, r2
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003766:	687a      	ldr	r2, [r7, #4]
 8003768:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800376a:	3a01      	subs	r2, #1
 800376c:	0112      	lsls	r2, r2, #4
 800376e:	4311      	orrs	r1, r2
 8003770:	687a      	ldr	r2, [r7, #4]
 8003772:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003774:	0212      	lsls	r2, r2, #8
 8003776:	4311      	orrs	r1, r2
 8003778:	687a      	ldr	r2, [r7, #4]
 800377a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800377c:	0852      	lsrs	r2, r2, #1
 800377e:	3a01      	subs	r2, #1
 8003780:	0552      	lsls	r2, r2, #21
 8003782:	4311      	orrs	r1, r2
 8003784:	687a      	ldr	r2, [r7, #4]
 8003786:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003788:	0852      	lsrs	r2, r2, #1
 800378a:	3a01      	subs	r2, #1
 800378c:	0652      	lsls	r2, r2, #25
 800378e:	4311      	orrs	r1, r2
 8003790:	687a      	ldr	r2, [r7, #4]
 8003792:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003794:	0912      	lsrs	r2, r2, #4
 8003796:	0452      	lsls	r2, r2, #17
 8003798:	430a      	orrs	r2, r1
 800379a:	4930      	ldr	r1, [pc, #192]	@ (800385c <HAL_RCC_OscConfig+0x780>)
 800379c:	4313      	orrs	r3, r2
 800379e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80037a0:	4b2e      	ldr	r3, [pc, #184]	@ (800385c <HAL_RCC_OscConfig+0x780>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a2d      	ldr	r2, [pc, #180]	@ (800385c <HAL_RCC_OscConfig+0x780>)
 80037a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80037aa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80037ac:	4b2b      	ldr	r3, [pc, #172]	@ (800385c <HAL_RCC_OscConfig+0x780>)
 80037ae:	68db      	ldr	r3, [r3, #12]
 80037b0:	4a2a      	ldr	r2, [pc, #168]	@ (800385c <HAL_RCC_OscConfig+0x780>)
 80037b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80037b6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80037b8:	f7fe f924 	bl	8001a04 <HAL_GetTick>
 80037bc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037be:	e008      	b.n	80037d2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037c0:	f7fe f920 	bl	8001a04 <HAL_GetTick>
 80037c4:	4602      	mov	r2, r0
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	1ad3      	subs	r3, r2, r3
 80037ca:	2b02      	cmp	r3, #2
 80037cc:	d901      	bls.n	80037d2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80037ce:	2303      	movs	r3, #3
 80037d0:	e058      	b.n	8003884 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037d2:	4b22      	ldr	r3, [pc, #136]	@ (800385c <HAL_RCC_OscConfig+0x780>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d0f0      	beq.n	80037c0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80037de:	e050      	b.n	8003882 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80037e0:	2301      	movs	r3, #1
 80037e2:	e04f      	b.n	8003884 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037e4:	4b1d      	ldr	r3, [pc, #116]	@ (800385c <HAL_RCC_OscConfig+0x780>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d148      	bne.n	8003882 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80037f0:	4b1a      	ldr	r3, [pc, #104]	@ (800385c <HAL_RCC_OscConfig+0x780>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a19      	ldr	r2, [pc, #100]	@ (800385c <HAL_RCC_OscConfig+0x780>)
 80037f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80037fa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80037fc:	4b17      	ldr	r3, [pc, #92]	@ (800385c <HAL_RCC_OscConfig+0x780>)
 80037fe:	68db      	ldr	r3, [r3, #12]
 8003800:	4a16      	ldr	r2, [pc, #88]	@ (800385c <HAL_RCC_OscConfig+0x780>)
 8003802:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003806:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003808:	f7fe f8fc 	bl	8001a04 <HAL_GetTick>
 800380c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800380e:	e008      	b.n	8003822 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003810:	f7fe f8f8 	bl	8001a04 <HAL_GetTick>
 8003814:	4602      	mov	r2, r0
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	1ad3      	subs	r3, r2, r3
 800381a:	2b02      	cmp	r3, #2
 800381c:	d901      	bls.n	8003822 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800381e:	2303      	movs	r3, #3
 8003820:	e030      	b.n	8003884 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003822:	4b0e      	ldr	r3, [pc, #56]	@ (800385c <HAL_RCC_OscConfig+0x780>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800382a:	2b00      	cmp	r3, #0
 800382c:	d0f0      	beq.n	8003810 <HAL_RCC_OscConfig+0x734>
 800382e:	e028      	b.n	8003882 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003830:	69bb      	ldr	r3, [r7, #24]
 8003832:	2b0c      	cmp	r3, #12
 8003834:	d023      	beq.n	800387e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003836:	4b09      	ldr	r3, [pc, #36]	@ (800385c <HAL_RCC_OscConfig+0x780>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a08      	ldr	r2, [pc, #32]	@ (800385c <HAL_RCC_OscConfig+0x780>)
 800383c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003840:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003842:	f7fe f8df 	bl	8001a04 <HAL_GetTick>
 8003846:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003848:	e00c      	b.n	8003864 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800384a:	f7fe f8db 	bl	8001a04 <HAL_GetTick>
 800384e:	4602      	mov	r2, r0
 8003850:	693b      	ldr	r3, [r7, #16]
 8003852:	1ad3      	subs	r3, r2, r3
 8003854:	2b02      	cmp	r3, #2
 8003856:	d905      	bls.n	8003864 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003858:	2303      	movs	r3, #3
 800385a:	e013      	b.n	8003884 <HAL_RCC_OscConfig+0x7a8>
 800385c:	40021000 	.word	0x40021000
 8003860:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003864:	4b09      	ldr	r3, [pc, #36]	@ (800388c <HAL_RCC_OscConfig+0x7b0>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800386c:	2b00      	cmp	r3, #0
 800386e:	d1ec      	bne.n	800384a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003870:	4b06      	ldr	r3, [pc, #24]	@ (800388c <HAL_RCC_OscConfig+0x7b0>)
 8003872:	68da      	ldr	r2, [r3, #12]
 8003874:	4905      	ldr	r1, [pc, #20]	@ (800388c <HAL_RCC_OscConfig+0x7b0>)
 8003876:	4b06      	ldr	r3, [pc, #24]	@ (8003890 <HAL_RCC_OscConfig+0x7b4>)
 8003878:	4013      	ands	r3, r2
 800387a:	60cb      	str	r3, [r1, #12]
 800387c:	e001      	b.n	8003882 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	e000      	b.n	8003884 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003882:	2300      	movs	r3, #0
}
 8003884:	4618      	mov	r0, r3
 8003886:	3720      	adds	r7, #32
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}
 800388c:	40021000 	.word	0x40021000
 8003890:	feeefffc 	.word	0xfeeefffc

08003894 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b084      	sub	sp, #16
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
 800389c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d101      	bne.n	80038a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038a4:	2301      	movs	r3, #1
 80038a6:	e0e7      	b.n	8003a78 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80038a8:	4b75      	ldr	r3, [pc, #468]	@ (8003a80 <HAL_RCC_ClockConfig+0x1ec>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f003 0307 	and.w	r3, r3, #7
 80038b0:	683a      	ldr	r2, [r7, #0]
 80038b2:	429a      	cmp	r2, r3
 80038b4:	d910      	bls.n	80038d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038b6:	4b72      	ldr	r3, [pc, #456]	@ (8003a80 <HAL_RCC_ClockConfig+0x1ec>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f023 0207 	bic.w	r2, r3, #7
 80038be:	4970      	ldr	r1, [pc, #448]	@ (8003a80 <HAL_RCC_ClockConfig+0x1ec>)
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	4313      	orrs	r3, r2
 80038c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038c6:	4b6e      	ldr	r3, [pc, #440]	@ (8003a80 <HAL_RCC_ClockConfig+0x1ec>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0307 	and.w	r3, r3, #7
 80038ce:	683a      	ldr	r2, [r7, #0]
 80038d0:	429a      	cmp	r2, r3
 80038d2:	d001      	beq.n	80038d8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80038d4:	2301      	movs	r3, #1
 80038d6:	e0cf      	b.n	8003a78 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 0302 	and.w	r3, r3, #2
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d010      	beq.n	8003906 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	689a      	ldr	r2, [r3, #8]
 80038e8:	4b66      	ldr	r3, [pc, #408]	@ (8003a84 <HAL_RCC_ClockConfig+0x1f0>)
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80038f0:	429a      	cmp	r2, r3
 80038f2:	d908      	bls.n	8003906 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038f4:	4b63      	ldr	r3, [pc, #396]	@ (8003a84 <HAL_RCC_ClockConfig+0x1f0>)
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	4960      	ldr	r1, [pc, #384]	@ (8003a84 <HAL_RCC_ClockConfig+0x1f0>)
 8003902:	4313      	orrs	r3, r2
 8003904:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f003 0301 	and.w	r3, r3, #1
 800390e:	2b00      	cmp	r3, #0
 8003910:	d04c      	beq.n	80039ac <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	2b03      	cmp	r3, #3
 8003918:	d107      	bne.n	800392a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800391a:	4b5a      	ldr	r3, [pc, #360]	@ (8003a84 <HAL_RCC_ClockConfig+0x1f0>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003922:	2b00      	cmp	r3, #0
 8003924:	d121      	bne.n	800396a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	e0a6      	b.n	8003a78 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	2b02      	cmp	r3, #2
 8003930:	d107      	bne.n	8003942 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003932:	4b54      	ldr	r3, [pc, #336]	@ (8003a84 <HAL_RCC_ClockConfig+0x1f0>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800393a:	2b00      	cmp	r3, #0
 800393c:	d115      	bne.n	800396a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e09a      	b.n	8003a78 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d107      	bne.n	800395a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800394a:	4b4e      	ldr	r3, [pc, #312]	@ (8003a84 <HAL_RCC_ClockConfig+0x1f0>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f003 0302 	and.w	r3, r3, #2
 8003952:	2b00      	cmp	r3, #0
 8003954:	d109      	bne.n	800396a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e08e      	b.n	8003a78 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800395a:	4b4a      	ldr	r3, [pc, #296]	@ (8003a84 <HAL_RCC_ClockConfig+0x1f0>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003962:	2b00      	cmp	r3, #0
 8003964:	d101      	bne.n	800396a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e086      	b.n	8003a78 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800396a:	4b46      	ldr	r3, [pc, #280]	@ (8003a84 <HAL_RCC_ClockConfig+0x1f0>)
 800396c:	689b      	ldr	r3, [r3, #8]
 800396e:	f023 0203 	bic.w	r2, r3, #3
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	4943      	ldr	r1, [pc, #268]	@ (8003a84 <HAL_RCC_ClockConfig+0x1f0>)
 8003978:	4313      	orrs	r3, r2
 800397a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800397c:	f7fe f842 	bl	8001a04 <HAL_GetTick>
 8003980:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003982:	e00a      	b.n	800399a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003984:	f7fe f83e 	bl	8001a04 <HAL_GetTick>
 8003988:	4602      	mov	r2, r0
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	1ad3      	subs	r3, r2, r3
 800398e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003992:	4293      	cmp	r3, r2
 8003994:	d901      	bls.n	800399a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003996:	2303      	movs	r3, #3
 8003998:	e06e      	b.n	8003a78 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800399a:	4b3a      	ldr	r3, [pc, #232]	@ (8003a84 <HAL_RCC_ClockConfig+0x1f0>)
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	f003 020c 	and.w	r2, r3, #12
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	009b      	lsls	r3, r3, #2
 80039a8:	429a      	cmp	r2, r3
 80039aa:	d1eb      	bne.n	8003984 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f003 0302 	and.w	r3, r3, #2
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d010      	beq.n	80039da <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	689a      	ldr	r2, [r3, #8]
 80039bc:	4b31      	ldr	r3, [pc, #196]	@ (8003a84 <HAL_RCC_ClockConfig+0x1f0>)
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80039c4:	429a      	cmp	r2, r3
 80039c6:	d208      	bcs.n	80039da <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039c8:	4b2e      	ldr	r3, [pc, #184]	@ (8003a84 <HAL_RCC_ClockConfig+0x1f0>)
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	689b      	ldr	r3, [r3, #8]
 80039d4:	492b      	ldr	r1, [pc, #172]	@ (8003a84 <HAL_RCC_ClockConfig+0x1f0>)
 80039d6:	4313      	orrs	r3, r2
 80039d8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80039da:	4b29      	ldr	r3, [pc, #164]	@ (8003a80 <HAL_RCC_ClockConfig+0x1ec>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f003 0307 	and.w	r3, r3, #7
 80039e2:	683a      	ldr	r2, [r7, #0]
 80039e4:	429a      	cmp	r2, r3
 80039e6:	d210      	bcs.n	8003a0a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039e8:	4b25      	ldr	r3, [pc, #148]	@ (8003a80 <HAL_RCC_ClockConfig+0x1ec>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f023 0207 	bic.w	r2, r3, #7
 80039f0:	4923      	ldr	r1, [pc, #140]	@ (8003a80 <HAL_RCC_ClockConfig+0x1ec>)
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	4313      	orrs	r3, r2
 80039f6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039f8:	4b21      	ldr	r3, [pc, #132]	@ (8003a80 <HAL_RCC_ClockConfig+0x1ec>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f003 0307 	and.w	r3, r3, #7
 8003a00:	683a      	ldr	r2, [r7, #0]
 8003a02:	429a      	cmp	r2, r3
 8003a04:	d001      	beq.n	8003a0a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e036      	b.n	8003a78 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0304 	and.w	r3, r3, #4
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d008      	beq.n	8003a28 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a16:	4b1b      	ldr	r3, [pc, #108]	@ (8003a84 <HAL_RCC_ClockConfig+0x1f0>)
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	68db      	ldr	r3, [r3, #12]
 8003a22:	4918      	ldr	r1, [pc, #96]	@ (8003a84 <HAL_RCC_ClockConfig+0x1f0>)
 8003a24:	4313      	orrs	r3, r2
 8003a26:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f003 0308 	and.w	r3, r3, #8
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d009      	beq.n	8003a48 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a34:	4b13      	ldr	r3, [pc, #76]	@ (8003a84 <HAL_RCC_ClockConfig+0x1f0>)
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	691b      	ldr	r3, [r3, #16]
 8003a40:	00db      	lsls	r3, r3, #3
 8003a42:	4910      	ldr	r1, [pc, #64]	@ (8003a84 <HAL_RCC_ClockConfig+0x1f0>)
 8003a44:	4313      	orrs	r3, r2
 8003a46:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003a48:	f000 f824 	bl	8003a94 <HAL_RCC_GetSysClockFreq>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	4b0d      	ldr	r3, [pc, #52]	@ (8003a84 <HAL_RCC_ClockConfig+0x1f0>)
 8003a50:	689b      	ldr	r3, [r3, #8]
 8003a52:	091b      	lsrs	r3, r3, #4
 8003a54:	f003 030f 	and.w	r3, r3, #15
 8003a58:	490b      	ldr	r1, [pc, #44]	@ (8003a88 <HAL_RCC_ClockConfig+0x1f4>)
 8003a5a:	5ccb      	ldrb	r3, [r1, r3]
 8003a5c:	f003 031f 	and.w	r3, r3, #31
 8003a60:	fa22 f303 	lsr.w	r3, r2, r3
 8003a64:	4a09      	ldr	r2, [pc, #36]	@ (8003a8c <HAL_RCC_ClockConfig+0x1f8>)
 8003a66:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003a68:	4b09      	ldr	r3, [pc, #36]	@ (8003a90 <HAL_RCC_ClockConfig+0x1fc>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	f7fd ff79 	bl	8001964 <HAL_InitTick>
 8003a72:	4603      	mov	r3, r0
 8003a74:	72fb      	strb	r3, [r7, #11]

  return status;
 8003a76:	7afb      	ldrb	r3, [r7, #11]
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	3710      	adds	r7, #16
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}
 8003a80:	40022000 	.word	0x40022000
 8003a84:	40021000 	.word	0x40021000
 8003a88:	08009d60 	.word	0x08009d60
 8003a8c:	20000000 	.word	0x20000000
 8003a90:	20000004 	.word	0x20000004

08003a94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a94:	b480      	push	{r7}
 8003a96:	b089      	sub	sp, #36	@ 0x24
 8003a98:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	61fb      	str	r3, [r7, #28]
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003aa2:	4b3e      	ldr	r3, [pc, #248]	@ (8003b9c <HAL_RCC_GetSysClockFreq+0x108>)
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	f003 030c 	and.w	r3, r3, #12
 8003aaa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003aac:	4b3b      	ldr	r3, [pc, #236]	@ (8003b9c <HAL_RCC_GetSysClockFreq+0x108>)
 8003aae:	68db      	ldr	r3, [r3, #12]
 8003ab0:	f003 0303 	and.w	r3, r3, #3
 8003ab4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d005      	beq.n	8003ac8 <HAL_RCC_GetSysClockFreq+0x34>
 8003abc:	693b      	ldr	r3, [r7, #16]
 8003abe:	2b0c      	cmp	r3, #12
 8003ac0:	d121      	bne.n	8003b06 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2b01      	cmp	r3, #1
 8003ac6:	d11e      	bne.n	8003b06 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003ac8:	4b34      	ldr	r3, [pc, #208]	@ (8003b9c <HAL_RCC_GetSysClockFreq+0x108>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f003 0308 	and.w	r3, r3, #8
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d107      	bne.n	8003ae4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003ad4:	4b31      	ldr	r3, [pc, #196]	@ (8003b9c <HAL_RCC_GetSysClockFreq+0x108>)
 8003ad6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ada:	0a1b      	lsrs	r3, r3, #8
 8003adc:	f003 030f 	and.w	r3, r3, #15
 8003ae0:	61fb      	str	r3, [r7, #28]
 8003ae2:	e005      	b.n	8003af0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003ae4:	4b2d      	ldr	r3, [pc, #180]	@ (8003b9c <HAL_RCC_GetSysClockFreq+0x108>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	091b      	lsrs	r3, r3, #4
 8003aea:	f003 030f 	and.w	r3, r3, #15
 8003aee:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003af0:	4a2b      	ldr	r2, [pc, #172]	@ (8003ba0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003af2:	69fb      	ldr	r3, [r7, #28]
 8003af4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003af8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d10d      	bne.n	8003b1c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003b00:	69fb      	ldr	r3, [r7, #28]
 8003b02:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b04:	e00a      	b.n	8003b1c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003b06:	693b      	ldr	r3, [r7, #16]
 8003b08:	2b04      	cmp	r3, #4
 8003b0a:	d102      	bne.n	8003b12 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003b0c:	4b25      	ldr	r3, [pc, #148]	@ (8003ba4 <HAL_RCC_GetSysClockFreq+0x110>)
 8003b0e:	61bb      	str	r3, [r7, #24]
 8003b10:	e004      	b.n	8003b1c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	2b08      	cmp	r3, #8
 8003b16:	d101      	bne.n	8003b1c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003b18:	4b23      	ldr	r3, [pc, #140]	@ (8003ba8 <HAL_RCC_GetSysClockFreq+0x114>)
 8003b1a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	2b0c      	cmp	r3, #12
 8003b20:	d134      	bne.n	8003b8c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b22:	4b1e      	ldr	r3, [pc, #120]	@ (8003b9c <HAL_RCC_GetSysClockFreq+0x108>)
 8003b24:	68db      	ldr	r3, [r3, #12]
 8003b26:	f003 0303 	and.w	r3, r3, #3
 8003b2a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003b2c:	68bb      	ldr	r3, [r7, #8]
 8003b2e:	2b02      	cmp	r3, #2
 8003b30:	d003      	beq.n	8003b3a <HAL_RCC_GetSysClockFreq+0xa6>
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	2b03      	cmp	r3, #3
 8003b36:	d003      	beq.n	8003b40 <HAL_RCC_GetSysClockFreq+0xac>
 8003b38:	e005      	b.n	8003b46 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003b3a:	4b1a      	ldr	r3, [pc, #104]	@ (8003ba4 <HAL_RCC_GetSysClockFreq+0x110>)
 8003b3c:	617b      	str	r3, [r7, #20]
      break;
 8003b3e:	e005      	b.n	8003b4c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003b40:	4b19      	ldr	r3, [pc, #100]	@ (8003ba8 <HAL_RCC_GetSysClockFreq+0x114>)
 8003b42:	617b      	str	r3, [r7, #20]
      break;
 8003b44:	e002      	b.n	8003b4c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003b46:	69fb      	ldr	r3, [r7, #28]
 8003b48:	617b      	str	r3, [r7, #20]
      break;
 8003b4a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b4c:	4b13      	ldr	r3, [pc, #76]	@ (8003b9c <HAL_RCC_GetSysClockFreq+0x108>)
 8003b4e:	68db      	ldr	r3, [r3, #12]
 8003b50:	091b      	lsrs	r3, r3, #4
 8003b52:	f003 0307 	and.w	r3, r3, #7
 8003b56:	3301      	adds	r3, #1
 8003b58:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003b5a:	4b10      	ldr	r3, [pc, #64]	@ (8003b9c <HAL_RCC_GetSysClockFreq+0x108>)
 8003b5c:	68db      	ldr	r3, [r3, #12]
 8003b5e:	0a1b      	lsrs	r3, r3, #8
 8003b60:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003b64:	697a      	ldr	r2, [r7, #20]
 8003b66:	fb03 f202 	mul.w	r2, r3, r2
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b70:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003b72:	4b0a      	ldr	r3, [pc, #40]	@ (8003b9c <HAL_RCC_GetSysClockFreq+0x108>)
 8003b74:	68db      	ldr	r3, [r3, #12]
 8003b76:	0e5b      	lsrs	r3, r3, #25
 8003b78:	f003 0303 	and.w	r3, r3, #3
 8003b7c:	3301      	adds	r3, #1
 8003b7e:	005b      	lsls	r3, r3, #1
 8003b80:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003b82:	697a      	ldr	r2, [r7, #20]
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b8a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003b8c:	69bb      	ldr	r3, [r7, #24]
}
 8003b8e:	4618      	mov	r0, r3
 8003b90:	3724      	adds	r7, #36	@ 0x24
 8003b92:	46bd      	mov	sp, r7
 8003b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b98:	4770      	bx	lr
 8003b9a:	bf00      	nop
 8003b9c:	40021000 	.word	0x40021000
 8003ba0:	08009d78 	.word	0x08009d78
 8003ba4:	00f42400 	.word	0x00f42400
 8003ba8:	007a1200 	.word	0x007a1200

08003bac <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bac:	b480      	push	{r7}
 8003bae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003bb0:	4b03      	ldr	r3, [pc, #12]	@ (8003bc0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
}
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbc:	4770      	bx	lr
 8003bbe:	bf00      	nop
 8003bc0:	20000000 	.word	0x20000000

08003bc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003bc8:	f7ff fff0 	bl	8003bac <HAL_RCC_GetHCLKFreq>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	4b06      	ldr	r3, [pc, #24]	@ (8003be8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	0a1b      	lsrs	r3, r3, #8
 8003bd4:	f003 0307 	and.w	r3, r3, #7
 8003bd8:	4904      	ldr	r1, [pc, #16]	@ (8003bec <HAL_RCC_GetPCLK1Freq+0x28>)
 8003bda:	5ccb      	ldrb	r3, [r1, r3]
 8003bdc:	f003 031f 	and.w	r3, r3, #31
 8003be0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	bd80      	pop	{r7, pc}
 8003be8:	40021000 	.word	0x40021000
 8003bec:	08009d70 	.word	0x08009d70

08003bf0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003bf4:	f7ff ffda 	bl	8003bac <HAL_RCC_GetHCLKFreq>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	4b06      	ldr	r3, [pc, #24]	@ (8003c14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	0adb      	lsrs	r3, r3, #11
 8003c00:	f003 0307 	and.w	r3, r3, #7
 8003c04:	4904      	ldr	r1, [pc, #16]	@ (8003c18 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003c06:	5ccb      	ldrb	r3, [r1, r3]
 8003c08:	f003 031f 	and.w	r3, r3, #31
 8003c0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c10:	4618      	mov	r0, r3
 8003c12:	bd80      	pop	{r7, pc}
 8003c14:	40021000 	.word	0x40021000
 8003c18:	08009d70 	.word	0x08009d70

08003c1c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b086      	sub	sp, #24
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003c24:	2300      	movs	r3, #0
 8003c26:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003c28:	4b2a      	ldr	r3, [pc, #168]	@ (8003cd4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d003      	beq.n	8003c3c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003c34:	f7ff f9ee 	bl	8003014 <HAL_PWREx_GetVoltageRange>
 8003c38:	6178      	str	r0, [r7, #20]
 8003c3a:	e014      	b.n	8003c66 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003c3c:	4b25      	ldr	r3, [pc, #148]	@ (8003cd4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c40:	4a24      	ldr	r2, [pc, #144]	@ (8003cd4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c46:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c48:	4b22      	ldr	r3, [pc, #136]	@ (8003cd4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c50:	60fb      	str	r3, [r7, #12]
 8003c52:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003c54:	f7ff f9de 	bl	8003014 <HAL_PWREx_GetVoltageRange>
 8003c58:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003c5a:	4b1e      	ldr	r3, [pc, #120]	@ (8003cd4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c5e:	4a1d      	ldr	r2, [pc, #116]	@ (8003cd4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c60:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c64:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003c66:	697b      	ldr	r3, [r7, #20]
 8003c68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c6c:	d10b      	bne.n	8003c86 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2b80      	cmp	r3, #128	@ 0x80
 8003c72:	d919      	bls.n	8003ca8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2ba0      	cmp	r3, #160	@ 0xa0
 8003c78:	d902      	bls.n	8003c80 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003c7a:	2302      	movs	r3, #2
 8003c7c:	613b      	str	r3, [r7, #16]
 8003c7e:	e013      	b.n	8003ca8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003c80:	2301      	movs	r3, #1
 8003c82:	613b      	str	r3, [r7, #16]
 8003c84:	e010      	b.n	8003ca8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2b80      	cmp	r3, #128	@ 0x80
 8003c8a:	d902      	bls.n	8003c92 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003c8c:	2303      	movs	r3, #3
 8003c8e:	613b      	str	r3, [r7, #16]
 8003c90:	e00a      	b.n	8003ca8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2b80      	cmp	r3, #128	@ 0x80
 8003c96:	d102      	bne.n	8003c9e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003c98:	2302      	movs	r3, #2
 8003c9a:	613b      	str	r3, [r7, #16]
 8003c9c:	e004      	b.n	8003ca8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2b70      	cmp	r3, #112	@ 0x70
 8003ca2:	d101      	bne.n	8003ca8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003ca8:	4b0b      	ldr	r3, [pc, #44]	@ (8003cd8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f023 0207 	bic.w	r2, r3, #7
 8003cb0:	4909      	ldr	r1, [pc, #36]	@ (8003cd8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003cb8:	4b07      	ldr	r3, [pc, #28]	@ (8003cd8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f003 0307 	and.w	r3, r3, #7
 8003cc0:	693a      	ldr	r2, [r7, #16]
 8003cc2:	429a      	cmp	r2, r3
 8003cc4:	d001      	beq.n	8003cca <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	e000      	b.n	8003ccc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003cca:	2300      	movs	r3, #0
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3718      	adds	r7, #24
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	40021000 	.word	0x40021000
 8003cd8:	40022000 	.word	0x40022000

08003cdc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b086      	sub	sp, #24
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003ce8:	2300      	movs	r3, #0
 8003cea:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d041      	beq.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003cfc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003d00:	d02a      	beq.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003d02:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003d06:	d824      	bhi.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003d08:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003d0c:	d008      	beq.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003d0e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003d12:	d81e      	bhi.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d00a      	beq.n	8003d2e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003d18:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d1c:	d010      	beq.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003d1e:	e018      	b.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003d20:	4b86      	ldr	r3, [pc, #536]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d22:	68db      	ldr	r3, [r3, #12]
 8003d24:	4a85      	ldr	r2, [pc, #532]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d26:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d2a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d2c:	e015      	b.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	3304      	adds	r3, #4
 8003d32:	2100      	movs	r1, #0
 8003d34:	4618      	mov	r0, r3
 8003d36:	f001 f829 	bl	8004d8c <RCCEx_PLLSAI1_Config>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d3e:	e00c      	b.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	3320      	adds	r3, #32
 8003d44:	2100      	movs	r1, #0
 8003d46:	4618      	mov	r0, r3
 8003d48:	f001 f914 	bl	8004f74 <RCCEx_PLLSAI2_Config>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d50:	e003      	b.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	74fb      	strb	r3, [r7, #19]
      break;
 8003d56:	e000      	b.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003d58:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d5a:	7cfb      	ldrb	r3, [r7, #19]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d10b      	bne.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003d60:	4b76      	ldr	r3, [pc, #472]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d66:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003d6e:	4973      	ldr	r1, [pc, #460]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d70:	4313      	orrs	r3, r2
 8003d72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003d76:	e001      	b.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d78:	7cfb      	ldrb	r3, [r7, #19]
 8003d7a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d041      	beq.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003d8c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003d90:	d02a      	beq.n	8003de8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003d92:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003d96:	d824      	bhi.n	8003de2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003d98:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003d9c:	d008      	beq.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003d9e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003da2:	d81e      	bhi.n	8003de2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d00a      	beq.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003da8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003dac:	d010      	beq.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003dae:	e018      	b.n	8003de2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003db0:	4b62      	ldr	r3, [pc, #392]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003db2:	68db      	ldr	r3, [r3, #12]
 8003db4:	4a61      	ldr	r2, [pc, #388]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003db6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dba:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003dbc:	e015      	b.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	3304      	adds	r3, #4
 8003dc2:	2100      	movs	r1, #0
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f000 ffe1 	bl	8004d8c <RCCEx_PLLSAI1_Config>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003dce:	e00c      	b.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	3320      	adds	r3, #32
 8003dd4:	2100      	movs	r1, #0
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f001 f8cc 	bl	8004f74 <RCCEx_PLLSAI2_Config>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003de0:	e003      	b.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	74fb      	strb	r3, [r7, #19]
      break;
 8003de6:	e000      	b.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003de8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003dea:	7cfb      	ldrb	r3, [r7, #19]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d10b      	bne.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003df0:	4b52      	ldr	r3, [pc, #328]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003df2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003df6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003dfe:	494f      	ldr	r1, [pc, #316]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e00:	4313      	orrs	r3, r2
 8003e02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003e06:	e001      	b.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e08:	7cfb      	ldrb	r3, [r7, #19]
 8003e0a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	f000 80a0 	beq.w	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003e1e:	4b47      	ldr	r3, [pc, #284]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d101      	bne.n	8003e2e <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e000      	b.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003e2e:	2300      	movs	r3, #0
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d00d      	beq.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e34:	4b41      	ldr	r3, [pc, #260]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e38:	4a40      	ldr	r2, [pc, #256]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e3e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e40:	4b3e      	ldr	r3, [pc, #248]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e48:	60bb      	str	r3, [r7, #8]
 8003e4a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e50:	4b3b      	ldr	r3, [pc, #236]	@ (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a3a      	ldr	r2, [pc, #232]	@ (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003e56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e5a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e5c:	f7fd fdd2 	bl	8001a04 <HAL_GetTick>
 8003e60:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003e62:	e009      	b.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e64:	f7fd fdce 	bl	8001a04 <HAL_GetTick>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	1ad3      	subs	r3, r2, r3
 8003e6e:	2b02      	cmp	r3, #2
 8003e70:	d902      	bls.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003e72:	2303      	movs	r3, #3
 8003e74:	74fb      	strb	r3, [r7, #19]
        break;
 8003e76:	e005      	b.n	8003e84 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003e78:	4b31      	ldr	r3, [pc, #196]	@ (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d0ef      	beq.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003e84:	7cfb      	ldrb	r3, [r7, #19]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d15c      	bne.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003e8a:	4b2c      	ldr	r3, [pc, #176]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e90:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e94:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d01f      	beq.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ea2:	697a      	ldr	r2, [r7, #20]
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d019      	beq.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003ea8:	4b24      	ldr	r3, [pc, #144]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003eaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003eae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003eb2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003eb4:	4b21      	ldr	r3, [pc, #132]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003eb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003eba:	4a20      	ldr	r2, [pc, #128]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ebc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ec0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003ec4:	4b1d      	ldr	r3, [pc, #116]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ec6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003eca:	4a1c      	ldr	r2, [pc, #112]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ecc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ed0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003ed4:	4a19      	ldr	r2, [pc, #100]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	f003 0301 	and.w	r3, r3, #1
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d016      	beq.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ee6:	f7fd fd8d 	bl	8001a04 <HAL_GetTick>
 8003eea:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003eec:	e00b      	b.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003eee:	f7fd fd89 	bl	8001a04 <HAL_GetTick>
 8003ef2:	4602      	mov	r2, r0
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	1ad3      	subs	r3, r2, r3
 8003ef8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d902      	bls.n	8003f06 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003f00:	2303      	movs	r3, #3
 8003f02:	74fb      	strb	r3, [r7, #19]
            break;
 8003f04:	e006      	b.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f06:	4b0d      	ldr	r3, [pc, #52]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f0c:	f003 0302 	and.w	r3, r3, #2
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d0ec      	beq.n	8003eee <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003f14:	7cfb      	ldrb	r3, [r7, #19]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d10c      	bne.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f1a:	4b08      	ldr	r3, [pc, #32]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f20:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f2a:	4904      	ldr	r1, [pc, #16]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003f32:	e009      	b.n	8003f48 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003f34:	7cfb      	ldrb	r3, [r7, #19]
 8003f36:	74bb      	strb	r3, [r7, #18]
 8003f38:	e006      	b.n	8003f48 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003f3a:	bf00      	nop
 8003f3c:	40021000 	.word	0x40021000
 8003f40:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f44:	7cfb      	ldrb	r3, [r7, #19]
 8003f46:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f48:	7c7b      	ldrb	r3, [r7, #17]
 8003f4a:	2b01      	cmp	r3, #1
 8003f4c:	d105      	bne.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f4e:	4b9e      	ldr	r3, [pc, #632]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f52:	4a9d      	ldr	r2, [pc, #628]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f54:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f58:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 0301 	and.w	r3, r3, #1
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d00a      	beq.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003f66:	4b98      	ldr	r3, [pc, #608]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f6c:	f023 0203 	bic.w	r2, r3, #3
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f74:	4994      	ldr	r1, [pc, #592]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f76:	4313      	orrs	r3, r2
 8003f78:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f003 0302 	and.w	r3, r3, #2
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d00a      	beq.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003f88:	4b8f      	ldr	r3, [pc, #572]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f8e:	f023 020c 	bic.w	r2, r3, #12
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f96:	498c      	ldr	r1, [pc, #560]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f003 0304 	and.w	r3, r3, #4
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d00a      	beq.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003faa:	4b87      	ldr	r3, [pc, #540]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fb0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fb8:	4983      	ldr	r1, [pc, #524]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f003 0308 	and.w	r3, r3, #8
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d00a      	beq.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003fcc:	4b7e      	ldr	r3, [pc, #504]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fd2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fda:	497b      	ldr	r1, [pc, #492]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 0310 	and.w	r3, r3, #16
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d00a      	beq.n	8004004 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003fee:	4b76      	ldr	r3, [pc, #472]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ff0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ff4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ffc:	4972      	ldr	r1, [pc, #456]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ffe:	4313      	orrs	r3, r2
 8004000:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f003 0320 	and.w	r3, r3, #32
 800400c:	2b00      	cmp	r3, #0
 800400e:	d00a      	beq.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004010:	4b6d      	ldr	r3, [pc, #436]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004012:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004016:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800401e:	496a      	ldr	r1, [pc, #424]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004020:	4313      	orrs	r3, r2
 8004022:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800402e:	2b00      	cmp	r3, #0
 8004030:	d00a      	beq.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004032:	4b65      	ldr	r3, [pc, #404]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004034:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004038:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004040:	4961      	ldr	r1, [pc, #388]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004042:	4313      	orrs	r3, r2
 8004044:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004050:	2b00      	cmp	r3, #0
 8004052:	d00a      	beq.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004054:	4b5c      	ldr	r3, [pc, #368]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004056:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800405a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004062:	4959      	ldr	r1, [pc, #356]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004064:	4313      	orrs	r3, r2
 8004066:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004072:	2b00      	cmp	r3, #0
 8004074:	d00a      	beq.n	800408c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004076:	4b54      	ldr	r3, [pc, #336]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004078:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800407c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004084:	4950      	ldr	r1, [pc, #320]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004086:	4313      	orrs	r3, r2
 8004088:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004094:	2b00      	cmp	r3, #0
 8004096:	d00a      	beq.n	80040ae <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004098:	4b4b      	ldr	r3, [pc, #300]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800409a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800409e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040a6:	4948      	ldr	r1, [pc, #288]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040a8:	4313      	orrs	r3, r2
 80040aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d00a      	beq.n	80040d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80040ba:	4b43      	ldr	r3, [pc, #268]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040c0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040c8:	493f      	ldr	r1, [pc, #252]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040ca:	4313      	orrs	r3, r2
 80040cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d028      	beq.n	800412e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80040dc:	4b3a      	ldr	r3, [pc, #232]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040e2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040ea:	4937      	ldr	r1, [pc, #220]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040ec:	4313      	orrs	r3, r2
 80040ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040f6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80040fa:	d106      	bne.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040fc:	4b32      	ldr	r3, [pc, #200]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040fe:	68db      	ldr	r3, [r3, #12]
 8004100:	4a31      	ldr	r2, [pc, #196]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004102:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004106:	60d3      	str	r3, [r2, #12]
 8004108:	e011      	b.n	800412e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800410e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004112:	d10c      	bne.n	800412e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	3304      	adds	r3, #4
 8004118:	2101      	movs	r1, #1
 800411a:	4618      	mov	r0, r3
 800411c:	f000 fe36 	bl	8004d8c <RCCEx_PLLSAI1_Config>
 8004120:	4603      	mov	r3, r0
 8004122:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004124:	7cfb      	ldrb	r3, [r7, #19]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d001      	beq.n	800412e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800412a:	7cfb      	ldrb	r3, [r7, #19]
 800412c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004136:	2b00      	cmp	r3, #0
 8004138:	d028      	beq.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800413a:	4b23      	ldr	r3, [pc, #140]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800413c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004140:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004148:	491f      	ldr	r1, [pc, #124]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800414a:	4313      	orrs	r3, r2
 800414c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004154:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004158:	d106      	bne.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800415a:	4b1b      	ldr	r3, [pc, #108]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800415c:	68db      	ldr	r3, [r3, #12]
 800415e:	4a1a      	ldr	r2, [pc, #104]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004160:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004164:	60d3      	str	r3, [r2, #12]
 8004166:	e011      	b.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800416c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004170:	d10c      	bne.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	3304      	adds	r3, #4
 8004176:	2101      	movs	r1, #1
 8004178:	4618      	mov	r0, r3
 800417a:	f000 fe07 	bl	8004d8c <RCCEx_PLLSAI1_Config>
 800417e:	4603      	mov	r3, r0
 8004180:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004182:	7cfb      	ldrb	r3, [r7, #19]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d001      	beq.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004188:	7cfb      	ldrb	r3, [r7, #19]
 800418a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004194:	2b00      	cmp	r3, #0
 8004196:	d02b      	beq.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004198:	4b0b      	ldr	r3, [pc, #44]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800419a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800419e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041a6:	4908      	ldr	r1, [pc, #32]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041a8:	4313      	orrs	r3, r2
 80041aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041b2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80041b6:	d109      	bne.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041b8:	4b03      	ldr	r3, [pc, #12]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041ba:	68db      	ldr	r3, [r3, #12]
 80041bc:	4a02      	ldr	r2, [pc, #8]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80041c2:	60d3      	str	r3, [r2, #12]
 80041c4:	e014      	b.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80041c6:	bf00      	nop
 80041c8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041d0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80041d4:	d10c      	bne.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	3304      	adds	r3, #4
 80041da:	2101      	movs	r1, #1
 80041dc:	4618      	mov	r0, r3
 80041de:	f000 fdd5 	bl	8004d8c <RCCEx_PLLSAI1_Config>
 80041e2:	4603      	mov	r3, r0
 80041e4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80041e6:	7cfb      	ldrb	r3, [r7, #19]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d001      	beq.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80041ec:	7cfb      	ldrb	r3, [r7, #19]
 80041ee:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d02f      	beq.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80041fc:	4b2b      	ldr	r3, [pc, #172]	@ (80042ac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80041fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004202:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800420a:	4928      	ldr	r1, [pc, #160]	@ (80042ac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800420c:	4313      	orrs	r3, r2
 800420e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004216:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800421a:	d10d      	bne.n	8004238 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	3304      	adds	r3, #4
 8004220:	2102      	movs	r1, #2
 8004222:	4618      	mov	r0, r3
 8004224:	f000 fdb2 	bl	8004d8c <RCCEx_PLLSAI1_Config>
 8004228:	4603      	mov	r3, r0
 800422a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800422c:	7cfb      	ldrb	r3, [r7, #19]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d014      	beq.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004232:	7cfb      	ldrb	r3, [r7, #19]
 8004234:	74bb      	strb	r3, [r7, #18]
 8004236:	e011      	b.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800423c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004240:	d10c      	bne.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	3320      	adds	r3, #32
 8004246:	2102      	movs	r1, #2
 8004248:	4618      	mov	r0, r3
 800424a:	f000 fe93 	bl	8004f74 <RCCEx_PLLSAI2_Config>
 800424e:	4603      	mov	r3, r0
 8004250:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004252:	7cfb      	ldrb	r3, [r7, #19]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d001      	beq.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004258:	7cfb      	ldrb	r3, [r7, #19]
 800425a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004264:	2b00      	cmp	r3, #0
 8004266:	d00a      	beq.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004268:	4b10      	ldr	r3, [pc, #64]	@ (80042ac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800426a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800426e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004276:	490d      	ldr	r1, [pc, #52]	@ (80042ac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004278:	4313      	orrs	r3, r2
 800427a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004286:	2b00      	cmp	r3, #0
 8004288:	d00b      	beq.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800428a:	4b08      	ldr	r3, [pc, #32]	@ (80042ac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800428c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004290:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800429a:	4904      	ldr	r1, [pc, #16]	@ (80042ac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800429c:	4313      	orrs	r3, r2
 800429e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80042a2:	7cbb      	ldrb	r3, [r7, #18]
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	3718      	adds	r7, #24
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}
 80042ac:	40021000 	.word	0x40021000

080042b0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b088      	sub	sp, #32
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80042b8:	2300      	movs	r3, #0
 80042ba:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80042c2:	d13e      	bne.n	8004342 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80042c4:	4bb2      	ldr	r3, [pc, #712]	@ (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80042c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042ce:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 80042d0:	693b      	ldr	r3, [r7, #16]
 80042d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80042d6:	d028      	beq.n	800432a <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 80042d8:	693b      	ldr	r3, [r7, #16]
 80042da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80042de:	f200 8542 	bhi.w	8004d66 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 80042e2:	693b      	ldr	r3, [r7, #16]
 80042e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042e8:	d005      	beq.n	80042f6 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042f0:	d00e      	beq.n	8004310 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 80042f2:	f000 bd38 	b.w	8004d66 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80042f6:	4ba6      	ldr	r3, [pc, #664]	@ (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80042f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042fc:	f003 0302 	and.w	r3, r3, #2
 8004300:	2b02      	cmp	r3, #2
 8004302:	f040 8532 	bne.w	8004d6a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 8004306:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800430a:	61fb      	str	r3, [r7, #28]
      break;
 800430c:	f000 bd2d 	b.w	8004d6a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004310:	4b9f      	ldr	r3, [pc, #636]	@ (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004312:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004316:	f003 0302 	and.w	r3, r3, #2
 800431a:	2b02      	cmp	r3, #2
 800431c:	f040 8527 	bne.w	8004d6e <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 8004320:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004324:	61fb      	str	r3, [r7, #28]
      break;
 8004326:	f000 bd22 	b.w	8004d6e <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800432a:	4b99      	ldr	r3, [pc, #612]	@ (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004332:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004336:	f040 851c 	bne.w	8004d72 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 800433a:	4b96      	ldr	r3, [pc, #600]	@ (8004594 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 800433c:	61fb      	str	r3, [r7, #28]
      break;
 800433e:	f000 bd18 	b.w	8004d72 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004342:	4b93      	ldr	r3, [pc, #588]	@ (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004344:	68db      	ldr	r3, [r3, #12]
 8004346:	f003 0303 	and.w	r3, r3, #3
 800434a:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 800434c:	697b      	ldr	r3, [r7, #20]
 800434e:	2b03      	cmp	r3, #3
 8004350:	d036      	beq.n	80043c0 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	2b03      	cmp	r3, #3
 8004356:	d840      	bhi.n	80043da <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	2b01      	cmp	r3, #1
 800435c:	d003      	beq.n	8004366 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800435e:	697b      	ldr	r3, [r7, #20]
 8004360:	2b02      	cmp	r3, #2
 8004362:	d020      	beq.n	80043a6 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8004364:	e039      	b.n	80043da <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8004366:	4b8a      	ldr	r3, [pc, #552]	@ (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f003 0302 	and.w	r3, r3, #2
 800436e:	2b02      	cmp	r3, #2
 8004370:	d116      	bne.n	80043a0 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8004372:	4b87      	ldr	r3, [pc, #540]	@ (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f003 0308 	and.w	r3, r3, #8
 800437a:	2b00      	cmp	r3, #0
 800437c:	d005      	beq.n	800438a <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800437e:	4b84      	ldr	r3, [pc, #528]	@ (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	091b      	lsrs	r3, r3, #4
 8004384:	f003 030f 	and.w	r3, r3, #15
 8004388:	e005      	b.n	8004396 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 800438a:	4b81      	ldr	r3, [pc, #516]	@ (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800438c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004390:	0a1b      	lsrs	r3, r3, #8
 8004392:	f003 030f 	and.w	r3, r3, #15
 8004396:	4a80      	ldr	r2, [pc, #512]	@ (8004598 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8004398:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800439c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800439e:	e01f      	b.n	80043e0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80043a0:	2300      	movs	r3, #0
 80043a2:	61bb      	str	r3, [r7, #24]
      break;
 80043a4:	e01c      	b.n	80043e0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80043a6:	4b7a      	ldr	r3, [pc, #488]	@ (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043b2:	d102      	bne.n	80043ba <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 80043b4:	4b79      	ldr	r3, [pc, #484]	@ (800459c <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80043b6:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80043b8:	e012      	b.n	80043e0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80043ba:	2300      	movs	r3, #0
 80043bc:	61bb      	str	r3, [r7, #24]
      break;
 80043be:	e00f      	b.n	80043e0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80043c0:	4b73      	ldr	r3, [pc, #460]	@ (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80043cc:	d102      	bne.n	80043d4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 80043ce:	4b74      	ldr	r3, [pc, #464]	@ (80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80043d0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80043d2:	e005      	b.n	80043e0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80043d4:	2300      	movs	r3, #0
 80043d6:	61bb      	str	r3, [r7, #24]
      break;
 80043d8:	e002      	b.n	80043e0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 80043da:	2300      	movs	r3, #0
 80043dc:	61bb      	str	r3, [r7, #24]
      break;
 80043de:	bf00      	nop
    }

    switch(PeriphClk)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80043e6:	f000 80dd 	beq.w	80045a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80043f0:	f200 84c1 	bhi.w	8004d76 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80043fa:	f000 80d3 	beq.w	80045a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004404:	f200 84b7 	bhi.w	8004d76 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800440e:	f000 835f 	beq.w	8004ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004418:	f200 84ad 	bhi.w	8004d76 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004422:	f000 847e 	beq.w	8004d22 <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800442c:	f200 84a3 	bhi.w	8004d76 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004436:	f000 82cd 	beq.w	80049d4 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004440:	f200 8499 	bhi.w	8004d76 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800444a:	f000 80ab 	beq.w	80045a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004454:	f200 848f 	bhi.w	8004d76 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800445e:	f000 8090 	beq.w	8004582 <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004468:	f200 8485 	bhi.w	8004d76 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004472:	d07f      	beq.n	8004574 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800447a:	f200 847c 	bhi.w	8004d76 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004484:	f000 8403 	beq.w	8004c8e <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800448e:	f200 8472 	bhi.w	8004d76 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004498:	f000 83af 	beq.w	8004bfa <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044a2:	f200 8468 	bhi.w	8004d76 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044ac:	f000 8379 	beq.w	8004ba2 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044b6:	f200 845e 	bhi.w	8004d76 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2b80      	cmp	r3, #128	@ 0x80
 80044be:	f000 8344 	beq.w	8004b4a <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2b80      	cmp	r3, #128	@ 0x80
 80044c6:	f200 8456 	bhi.w	8004d76 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2b20      	cmp	r3, #32
 80044ce:	d84b      	bhi.n	8004568 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	f000 844f 	beq.w	8004d76 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	3b01      	subs	r3, #1
 80044dc:	2b1f      	cmp	r3, #31
 80044de:	f200 844a 	bhi.w	8004d76 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80044e2:	a201      	add	r2, pc, #4	@ (adr r2, 80044e8 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 80044e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044e8:	080046d1 	.word	0x080046d1
 80044ec:	0800473f 	.word	0x0800473f
 80044f0:	08004d77 	.word	0x08004d77
 80044f4:	080047d3 	.word	0x080047d3
 80044f8:	08004d77 	.word	0x08004d77
 80044fc:	08004d77 	.word	0x08004d77
 8004500:	08004d77 	.word	0x08004d77
 8004504:	08004859 	.word	0x08004859
 8004508:	08004d77 	.word	0x08004d77
 800450c:	08004d77 	.word	0x08004d77
 8004510:	08004d77 	.word	0x08004d77
 8004514:	08004d77 	.word	0x08004d77
 8004518:	08004d77 	.word	0x08004d77
 800451c:	08004d77 	.word	0x08004d77
 8004520:	08004d77 	.word	0x08004d77
 8004524:	080048d1 	.word	0x080048d1
 8004528:	08004d77 	.word	0x08004d77
 800452c:	08004d77 	.word	0x08004d77
 8004530:	08004d77 	.word	0x08004d77
 8004534:	08004d77 	.word	0x08004d77
 8004538:	08004d77 	.word	0x08004d77
 800453c:	08004d77 	.word	0x08004d77
 8004540:	08004d77 	.word	0x08004d77
 8004544:	08004d77 	.word	0x08004d77
 8004548:	08004d77 	.word	0x08004d77
 800454c:	08004d77 	.word	0x08004d77
 8004550:	08004d77 	.word	0x08004d77
 8004554:	08004d77 	.word	0x08004d77
 8004558:	08004d77 	.word	0x08004d77
 800455c:	08004d77 	.word	0x08004d77
 8004560:	08004d77 	.word	0x08004d77
 8004564:	08004953 	.word	0x08004953
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2b40      	cmp	r3, #64	@ 0x40
 800456c:	f000 82c1 	beq.w	8004af2 <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8004570:	f000 bc01 	b.w	8004d76 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8004574:	69b9      	ldr	r1, [r7, #24]
 8004576:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800457a:	f000 fdd9 	bl	8005130 <RCCEx_GetSAIxPeriphCLKFreq>
 800457e:	61f8      	str	r0, [r7, #28]
      break;
 8004580:	e3fa      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8004582:	69b9      	ldr	r1, [r7, #24]
 8004584:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8004588:	f000 fdd2 	bl	8005130 <RCCEx_GetSAIxPeriphCLKFreq>
 800458c:	61f8      	str	r0, [r7, #28]
      break;
 800458e:	e3f3      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8004590:	40021000 	.word	0x40021000
 8004594:	0003d090 	.word	0x0003d090
 8004598:	08009d78 	.word	0x08009d78
 800459c:	00f42400 	.word	0x00f42400
 80045a0:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80045a4:	4ba9      	ldr	r3, [pc, #676]	@ (800484c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80045a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045aa:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80045ae:	613b      	str	r3, [r7, #16]
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80045b6:	d00c      	beq.n	80045d2 <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80045be:	d87f      	bhi.n	80046c0 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80045c6:	d04e      	beq.n	8004666 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80045ce:	d01d      	beq.n	800460c <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 80045d0:	e076      	b.n	80046c0 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80045d2:	4b9e      	ldr	r3, [pc, #632]	@ (800484c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f003 0302 	and.w	r3, r3, #2
 80045da:	2b02      	cmp	r3, #2
 80045dc:	d172      	bne.n	80046c4 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80045de:	4b9b      	ldr	r3, [pc, #620]	@ (800484c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f003 0308 	and.w	r3, r3, #8
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d005      	beq.n	80045f6 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 80045ea:	4b98      	ldr	r3, [pc, #608]	@ (800484c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	091b      	lsrs	r3, r3, #4
 80045f0:	f003 030f 	and.w	r3, r3, #15
 80045f4:	e005      	b.n	8004602 <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 80045f6:	4b95      	ldr	r3, [pc, #596]	@ (800484c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80045f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80045fc:	0a1b      	lsrs	r3, r3, #8
 80045fe:	f003 030f 	and.w	r3, r3, #15
 8004602:	4a93      	ldr	r2, [pc, #588]	@ (8004850 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8004604:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004608:	61fb      	str	r3, [r7, #28]
          break;
 800460a:	e05b      	b.n	80046c4 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800460c:	4b8f      	ldr	r3, [pc, #572]	@ (800484c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004614:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004618:	d156      	bne.n	80046c8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800461a:	4b8c      	ldr	r3, [pc, #560]	@ (800484c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800461c:	68db      	ldr	r3, [r3, #12]
 800461e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004622:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004626:	d14f      	bne.n	80046c8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004628:	4b88      	ldr	r3, [pc, #544]	@ (800484c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800462a:	68db      	ldr	r3, [r3, #12]
 800462c:	0a1b      	lsrs	r3, r3, #8
 800462e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004632:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004634:	69bb      	ldr	r3, [r7, #24]
 8004636:	68fa      	ldr	r2, [r7, #12]
 8004638:	fb03 f202 	mul.w	r2, r3, r2
 800463c:	4b83      	ldr	r3, [pc, #524]	@ (800484c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800463e:	68db      	ldr	r3, [r3, #12]
 8004640:	091b      	lsrs	r3, r3, #4
 8004642:	f003 0307 	and.w	r3, r3, #7
 8004646:	3301      	adds	r3, #1
 8004648:	fbb2 f3f3 	udiv	r3, r2, r3
 800464c:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800464e:	4b7f      	ldr	r3, [pc, #508]	@ (800484c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004650:	68db      	ldr	r3, [r3, #12]
 8004652:	0d5b      	lsrs	r3, r3, #21
 8004654:	f003 0303 	and.w	r3, r3, #3
 8004658:	3301      	adds	r3, #1
 800465a:	005b      	lsls	r3, r3, #1
 800465c:	69ba      	ldr	r2, [r7, #24]
 800465e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004662:	61fb      	str	r3, [r7, #28]
          break;
 8004664:	e030      	b.n	80046c8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8004666:	4b79      	ldr	r3, [pc, #484]	@ (800484c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800466e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004672:	d12b      	bne.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8004674:	4b75      	ldr	r3, [pc, #468]	@ (800484c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004676:	691b      	ldr	r3, [r3, #16]
 8004678:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800467c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004680:	d124      	bne.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004682:	4b72      	ldr	r3, [pc, #456]	@ (800484c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004684:	691b      	ldr	r3, [r3, #16]
 8004686:	0a1b      	lsrs	r3, r3, #8
 8004688:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800468c:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800468e:	69bb      	ldr	r3, [r7, #24]
 8004690:	68fa      	ldr	r2, [r7, #12]
 8004692:	fb03 f202 	mul.w	r2, r3, r2
 8004696:	4b6d      	ldr	r3, [pc, #436]	@ (800484c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004698:	68db      	ldr	r3, [r3, #12]
 800469a:	091b      	lsrs	r3, r3, #4
 800469c:	f003 0307 	and.w	r3, r3, #7
 80046a0:	3301      	adds	r3, #1
 80046a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80046a6:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 80046a8:	4b68      	ldr	r3, [pc, #416]	@ (800484c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80046aa:	691b      	ldr	r3, [r3, #16]
 80046ac:	0d5b      	lsrs	r3, r3, #21
 80046ae:	f003 0303 	and.w	r3, r3, #3
 80046b2:	3301      	adds	r3, #1
 80046b4:	005b      	lsls	r3, r3, #1
 80046b6:	69ba      	ldr	r2, [r7, #24]
 80046b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80046bc:	61fb      	str	r3, [r7, #28]
          break;
 80046be:	e005      	b.n	80046cc <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 80046c0:	bf00      	nop
 80046c2:	e359      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80046c4:	bf00      	nop
 80046c6:	e357      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80046c8:	bf00      	nop
 80046ca:	e355      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80046cc:	bf00      	nop
        break;
 80046ce:	e353      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80046d0:	4b5e      	ldr	r3, [pc, #376]	@ (800484c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80046d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046d6:	f003 0303 	and.w	r3, r3, #3
 80046da:	613b      	str	r3, [r7, #16]
 80046dc:	693b      	ldr	r3, [r7, #16]
 80046de:	2b03      	cmp	r3, #3
 80046e0:	d827      	bhi.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 80046e2:	a201      	add	r2, pc, #4	@ (adr r2, 80046e8 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 80046e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046e8:	080046f9 	.word	0x080046f9
 80046ec:	08004701 	.word	0x08004701
 80046f0:	08004709 	.word	0x08004709
 80046f4:	0800471d 	.word	0x0800471d
          frequency = HAL_RCC_GetPCLK2Freq();
 80046f8:	f7ff fa7a 	bl	8003bf0 <HAL_RCC_GetPCLK2Freq>
 80046fc:	61f8      	str	r0, [r7, #28]
          break;
 80046fe:	e01d      	b.n	800473c <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 8004700:	f7ff f9c8 	bl	8003a94 <HAL_RCC_GetSysClockFreq>
 8004704:	61f8      	str	r0, [r7, #28]
          break;
 8004706:	e019      	b.n	800473c <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004708:	4b50      	ldr	r3, [pc, #320]	@ (800484c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004710:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004714:	d10f      	bne.n	8004736 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 8004716:	4b4f      	ldr	r3, [pc, #316]	@ (8004854 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004718:	61fb      	str	r3, [r7, #28]
          break;
 800471a:	e00c      	b.n	8004736 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800471c:	4b4b      	ldr	r3, [pc, #300]	@ (800484c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800471e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004722:	f003 0302 	and.w	r3, r3, #2
 8004726:	2b02      	cmp	r3, #2
 8004728:	d107      	bne.n	800473a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 800472a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800472e:	61fb      	str	r3, [r7, #28]
          break;
 8004730:	e003      	b.n	800473a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 8004732:	bf00      	nop
 8004734:	e320      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004736:	bf00      	nop
 8004738:	e31e      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800473a:	bf00      	nop
        break;
 800473c:	e31c      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800473e:	4b43      	ldr	r3, [pc, #268]	@ (800484c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004740:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004744:	f003 030c 	and.w	r3, r3, #12
 8004748:	613b      	str	r3, [r7, #16]
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	2b0c      	cmp	r3, #12
 800474e:	d83a      	bhi.n	80047c6 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8004750:	a201      	add	r2, pc, #4	@ (adr r2, 8004758 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 8004752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004756:	bf00      	nop
 8004758:	0800478d 	.word	0x0800478d
 800475c:	080047c7 	.word	0x080047c7
 8004760:	080047c7 	.word	0x080047c7
 8004764:	080047c7 	.word	0x080047c7
 8004768:	08004795 	.word	0x08004795
 800476c:	080047c7 	.word	0x080047c7
 8004770:	080047c7 	.word	0x080047c7
 8004774:	080047c7 	.word	0x080047c7
 8004778:	0800479d 	.word	0x0800479d
 800477c:	080047c7 	.word	0x080047c7
 8004780:	080047c7 	.word	0x080047c7
 8004784:	080047c7 	.word	0x080047c7
 8004788:	080047b1 	.word	0x080047b1
          frequency = HAL_RCC_GetPCLK1Freq();
 800478c:	f7ff fa1a 	bl	8003bc4 <HAL_RCC_GetPCLK1Freq>
 8004790:	61f8      	str	r0, [r7, #28]
          break;
 8004792:	e01d      	b.n	80047d0 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 8004794:	f7ff f97e 	bl	8003a94 <HAL_RCC_GetSysClockFreq>
 8004798:	61f8      	str	r0, [r7, #28]
          break;
 800479a:	e019      	b.n	80047d0 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800479c:	4b2b      	ldr	r3, [pc, #172]	@ (800484c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047a8:	d10f      	bne.n	80047ca <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 80047aa:	4b2a      	ldr	r3, [pc, #168]	@ (8004854 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80047ac:	61fb      	str	r3, [r7, #28]
          break;
 80047ae:	e00c      	b.n	80047ca <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80047b0:	4b26      	ldr	r3, [pc, #152]	@ (800484c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80047b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047b6:	f003 0302 	and.w	r3, r3, #2
 80047ba:	2b02      	cmp	r3, #2
 80047bc:	d107      	bne.n	80047ce <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 80047be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047c2:	61fb      	str	r3, [r7, #28]
          break;
 80047c4:	e003      	b.n	80047ce <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 80047c6:	bf00      	nop
 80047c8:	e2d6      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80047ca:	bf00      	nop
 80047cc:	e2d4      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80047ce:	bf00      	nop
        break;
 80047d0:	e2d2      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80047d2:	4b1e      	ldr	r3, [pc, #120]	@ (800484c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80047d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047d8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80047dc:	613b      	str	r3, [r7, #16]
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	2b30      	cmp	r3, #48	@ 0x30
 80047e2:	d021      	beq.n	8004828 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	2b30      	cmp	r3, #48	@ 0x30
 80047e8:	d829      	bhi.n	800483e <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	2b20      	cmp	r3, #32
 80047ee:	d011      	beq.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	2b20      	cmp	r3, #32
 80047f4:	d823      	bhi.n	800483e <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d003      	beq.n	8004804 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	2b10      	cmp	r3, #16
 8004800:	d004      	beq.n	800480c <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 8004802:	e01c      	b.n	800483e <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004804:	f7ff f9de 	bl	8003bc4 <HAL_RCC_GetPCLK1Freq>
 8004808:	61f8      	str	r0, [r7, #28]
          break;
 800480a:	e01d      	b.n	8004848 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 800480c:	f7ff f942 	bl	8003a94 <HAL_RCC_GetSysClockFreq>
 8004810:	61f8      	str	r0, [r7, #28]
          break;
 8004812:	e019      	b.n	8004848 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004814:	4b0d      	ldr	r3, [pc, #52]	@ (800484c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800481c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004820:	d10f      	bne.n	8004842 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 8004822:	4b0c      	ldr	r3, [pc, #48]	@ (8004854 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004824:	61fb      	str	r3, [r7, #28]
          break;
 8004826:	e00c      	b.n	8004842 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004828:	4b08      	ldr	r3, [pc, #32]	@ (800484c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800482a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800482e:	f003 0302 	and.w	r3, r3, #2
 8004832:	2b02      	cmp	r3, #2
 8004834:	d107      	bne.n	8004846 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 8004836:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800483a:	61fb      	str	r3, [r7, #28]
          break;
 800483c:	e003      	b.n	8004846 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 800483e:	bf00      	nop
 8004840:	e29a      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004842:	bf00      	nop
 8004844:	e298      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004846:	bf00      	nop
        break;
 8004848:	e296      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 800484a:	bf00      	nop
 800484c:	40021000 	.word	0x40021000
 8004850:	08009d78 	.word	0x08009d78
 8004854:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8004858:	4b9b      	ldr	r3, [pc, #620]	@ (8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800485a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800485e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004862:	613b      	str	r3, [r7, #16]
 8004864:	693b      	ldr	r3, [r7, #16]
 8004866:	2bc0      	cmp	r3, #192	@ 0xc0
 8004868:	d021      	beq.n	80048ae <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 800486a:	693b      	ldr	r3, [r7, #16]
 800486c:	2bc0      	cmp	r3, #192	@ 0xc0
 800486e:	d829      	bhi.n	80048c4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004870:	693b      	ldr	r3, [r7, #16]
 8004872:	2b80      	cmp	r3, #128	@ 0x80
 8004874:	d011      	beq.n	800489a <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	2b80      	cmp	r3, #128	@ 0x80
 800487a:	d823      	bhi.n	80048c4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800487c:	693b      	ldr	r3, [r7, #16]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d003      	beq.n	800488a <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	2b40      	cmp	r3, #64	@ 0x40
 8004886:	d004      	beq.n	8004892 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 8004888:	e01c      	b.n	80048c4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 800488a:	f7ff f99b 	bl	8003bc4 <HAL_RCC_GetPCLK1Freq>
 800488e:	61f8      	str	r0, [r7, #28]
          break;
 8004890:	e01d      	b.n	80048ce <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 8004892:	f7ff f8ff 	bl	8003a94 <HAL_RCC_GetSysClockFreq>
 8004896:	61f8      	str	r0, [r7, #28]
          break;
 8004898:	e019      	b.n	80048ce <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800489a:	4b8b      	ldr	r3, [pc, #556]	@ (8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048a6:	d10f      	bne.n	80048c8 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 80048a8:	4b88      	ldr	r3, [pc, #544]	@ (8004acc <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 80048aa:	61fb      	str	r3, [r7, #28]
          break;
 80048ac:	e00c      	b.n	80048c8 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80048ae:	4b86      	ldr	r3, [pc, #536]	@ (8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80048b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048b4:	f003 0302 	and.w	r3, r3, #2
 80048b8:	2b02      	cmp	r3, #2
 80048ba:	d107      	bne.n	80048cc <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 80048bc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80048c0:	61fb      	str	r3, [r7, #28]
          break;
 80048c2:	e003      	b.n	80048cc <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 80048c4:	bf00      	nop
 80048c6:	e257      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80048c8:	bf00      	nop
 80048ca:	e255      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80048cc:	bf00      	nop
        break;
 80048ce:	e253      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80048d0:	4b7d      	ldr	r3, [pc, #500]	@ (8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80048d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048da:	613b      	str	r3, [r7, #16]
 80048dc:	693b      	ldr	r3, [r7, #16]
 80048de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80048e2:	d025      	beq.n	8004930 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80048ea:	d82c      	bhi.n	8004946 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 80048ec:	693b      	ldr	r3, [r7, #16]
 80048ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80048f2:	d013      	beq.n	800491c <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80048fa:	d824      	bhi.n	8004946 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 80048fc:	693b      	ldr	r3, [r7, #16]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d004      	beq.n	800490c <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004908:	d004      	beq.n	8004914 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 800490a:	e01c      	b.n	8004946 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 800490c:	f7ff f95a 	bl	8003bc4 <HAL_RCC_GetPCLK1Freq>
 8004910:	61f8      	str	r0, [r7, #28]
          break;
 8004912:	e01d      	b.n	8004950 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004914:	f7ff f8be 	bl	8003a94 <HAL_RCC_GetSysClockFreq>
 8004918:	61f8      	str	r0, [r7, #28]
          break;
 800491a:	e019      	b.n	8004950 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800491c:	4b6a      	ldr	r3, [pc, #424]	@ (8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004924:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004928:	d10f      	bne.n	800494a <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 800492a:	4b68      	ldr	r3, [pc, #416]	@ (8004acc <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 800492c:	61fb      	str	r3, [r7, #28]
          break;
 800492e:	e00c      	b.n	800494a <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004930:	4b65      	ldr	r3, [pc, #404]	@ (8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004932:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004936:	f003 0302 	and.w	r3, r3, #2
 800493a:	2b02      	cmp	r3, #2
 800493c:	d107      	bne.n	800494e <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 800493e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004942:	61fb      	str	r3, [r7, #28]
          break;
 8004944:	e003      	b.n	800494e <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 8004946:	bf00      	nop
 8004948:	e216      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800494a:	bf00      	nop
 800494c:	e214      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800494e:	bf00      	nop
        break;
 8004950:	e212      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8004952:	4b5d      	ldr	r3, [pc, #372]	@ (8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004954:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004958:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800495c:	613b      	str	r3, [r7, #16]
 800495e:	693b      	ldr	r3, [r7, #16]
 8004960:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004964:	d025      	beq.n	80049b2 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8004966:	693b      	ldr	r3, [r7, #16]
 8004968:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800496c:	d82c      	bhi.n	80049c8 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 800496e:	693b      	ldr	r3, [r7, #16]
 8004970:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004974:	d013      	beq.n	800499e <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800497c:	d824      	bhi.n	80049c8 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 800497e:	693b      	ldr	r3, [r7, #16]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d004      	beq.n	800498e <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800498a:	d004      	beq.n	8004996 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 800498c:	e01c      	b.n	80049c8 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 800498e:	f7ff f919 	bl	8003bc4 <HAL_RCC_GetPCLK1Freq>
 8004992:	61f8      	str	r0, [r7, #28]
          break;
 8004994:	e01d      	b.n	80049d2 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 8004996:	f7ff f87d 	bl	8003a94 <HAL_RCC_GetSysClockFreq>
 800499a:	61f8      	str	r0, [r7, #28]
          break;
 800499c:	e019      	b.n	80049d2 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800499e:	4b4a      	ldr	r3, [pc, #296]	@ (8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049aa:	d10f      	bne.n	80049cc <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 80049ac:	4b47      	ldr	r3, [pc, #284]	@ (8004acc <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 80049ae:	61fb      	str	r3, [r7, #28]
          break;
 80049b0:	e00c      	b.n	80049cc <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80049b2:	4b45      	ldr	r3, [pc, #276]	@ (8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80049b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049b8:	f003 0302 	and.w	r3, r3, #2
 80049bc:	2b02      	cmp	r3, #2
 80049be:	d107      	bne.n	80049d0 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 80049c0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80049c4:	61fb      	str	r3, [r7, #28]
          break;
 80049c6:	e003      	b.n	80049d0 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 80049c8:	bf00      	nop
 80049ca:	e1d5      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80049cc:	bf00      	nop
 80049ce:	e1d3      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80049d0:	bf00      	nop
        break;
 80049d2:	e1d1      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80049d4:	4b3c      	ldr	r3, [pc, #240]	@ (8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80049d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049da:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80049de:	613b      	str	r3, [r7, #16]
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80049e6:	d00c      	beq.n	8004a02 <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 80049e8:	693b      	ldr	r3, [r7, #16]
 80049ea:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80049ee:	d864      	bhi.n	8004aba <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 80049f0:	693b      	ldr	r3, [r7, #16]
 80049f2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80049f6:	d008      	beq.n	8004a0a <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80049fe:	d030      	beq.n	8004a62 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8004a00:	e05b      	b.n	8004aba <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 8004a02:	f7ff f847 	bl	8003a94 <HAL_RCC_GetSysClockFreq>
 8004a06:	61f8      	str	r0, [r7, #28]
          break;
 8004a08:	e05c      	b.n	8004ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8004a0a:	4b2f      	ldr	r3, [pc, #188]	@ (8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a12:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a16:	d152      	bne.n	8004abe <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 8004a18:	4b2b      	ldr	r3, [pc, #172]	@ (8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004a1a:	691b      	ldr	r3, [r3, #16]
 8004a1c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d04c      	beq.n	8004abe <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004a24:	4b28      	ldr	r3, [pc, #160]	@ (8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004a26:	691b      	ldr	r3, [r3, #16]
 8004a28:	0a1b      	lsrs	r3, r3, #8
 8004a2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a2e:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004a30:	69bb      	ldr	r3, [r7, #24]
 8004a32:	68fa      	ldr	r2, [r7, #12]
 8004a34:	fb03 f202 	mul.w	r2, r3, r2
 8004a38:	4b23      	ldr	r3, [pc, #140]	@ (8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004a3a:	68db      	ldr	r3, [r3, #12]
 8004a3c:	091b      	lsrs	r3, r3, #4
 8004a3e:	f003 0307 	and.w	r3, r3, #7
 8004a42:	3301      	adds	r3, #1
 8004a44:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a48:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8004a4a:	4b1f      	ldr	r3, [pc, #124]	@ (8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004a4c:	691b      	ldr	r3, [r3, #16]
 8004a4e:	0e5b      	lsrs	r3, r3, #25
 8004a50:	f003 0303 	and.w	r3, r3, #3
 8004a54:	3301      	adds	r3, #1
 8004a56:	005b      	lsls	r3, r3, #1
 8004a58:	69ba      	ldr	r2, [r7, #24]
 8004a5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a5e:	61fb      	str	r3, [r7, #28]
          break;
 8004a60:	e02d      	b.n	8004abe <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 8004a62:	4b19      	ldr	r3, [pc, #100]	@ (8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004a6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a6e:	d128      	bne.n	8004ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 8004a70:	4b15      	ldr	r3, [pc, #84]	@ (8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004a72:	695b      	ldr	r3, [r3, #20]
 8004a74:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d022      	beq.n	8004ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8004a7c:	4b12      	ldr	r3, [pc, #72]	@ (8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004a7e:	695b      	ldr	r3, [r3, #20]
 8004a80:	0a1b      	lsrs	r3, r3, #8
 8004a82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a86:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004a88:	69bb      	ldr	r3, [r7, #24]
 8004a8a:	68fa      	ldr	r2, [r7, #12]
 8004a8c:	fb03 f202 	mul.w	r2, r3, r2
 8004a90:	4b0d      	ldr	r3, [pc, #52]	@ (8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004a92:	68db      	ldr	r3, [r3, #12]
 8004a94:	091b      	lsrs	r3, r3, #4
 8004a96:	f003 0307 	and.w	r3, r3, #7
 8004a9a:	3301      	adds	r3, #1
 8004a9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aa0:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8004aa2:	4b09      	ldr	r3, [pc, #36]	@ (8004ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004aa4:	695b      	ldr	r3, [r3, #20]
 8004aa6:	0e5b      	lsrs	r3, r3, #25
 8004aa8:	f003 0303 	and.w	r3, r3, #3
 8004aac:	3301      	adds	r3, #1
 8004aae:	005b      	lsls	r3, r3, #1
 8004ab0:	69ba      	ldr	r2, [r7, #24]
 8004ab2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ab6:	61fb      	str	r3, [r7, #28]
          break;
 8004ab8:	e003      	b.n	8004ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 8004aba:	bf00      	nop
 8004abc:	e15c      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004abe:	bf00      	nop
 8004ac0:	e15a      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004ac2:	bf00      	nop
        break;
 8004ac4:	e158      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8004ac6:	bf00      	nop
 8004ac8:	40021000 	.word	0x40021000
 8004acc:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8004ad0:	4b9d      	ldr	r3, [pc, #628]	@ (8004d48 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ad6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004ada:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d103      	bne.n	8004aea <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 8004ae2:	f7ff f885 	bl	8003bf0 <HAL_RCC_GetPCLK2Freq>
 8004ae6:	61f8      	str	r0, [r7, #28]
        break;
 8004ae8:	e146      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 8004aea:	f7fe ffd3 	bl	8003a94 <HAL_RCC_GetSysClockFreq>
 8004aee:	61f8      	str	r0, [r7, #28]
        break;
 8004af0:	e142      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8004af2:	4b95      	ldr	r3, [pc, #596]	@ (8004d48 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004af4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004af8:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004afc:	613b      	str	r3, [r7, #16]
 8004afe:	693b      	ldr	r3, [r7, #16]
 8004b00:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b04:	d013      	beq.n	8004b2e <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b0c:	d819      	bhi.n	8004b42 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 8004b0e:	693b      	ldr	r3, [r7, #16]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d004      	beq.n	8004b1e <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 8004b14:	693b      	ldr	r3, [r7, #16]
 8004b16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b1a:	d004      	beq.n	8004b26 <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 8004b1c:	e011      	b.n	8004b42 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004b1e:	f7ff f851 	bl	8003bc4 <HAL_RCC_GetPCLK1Freq>
 8004b22:	61f8      	str	r0, [r7, #28]
          break;
 8004b24:	e010      	b.n	8004b48 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 8004b26:	f7fe ffb5 	bl	8003a94 <HAL_RCC_GetSysClockFreq>
 8004b2a:	61f8      	str	r0, [r7, #28]
          break;
 8004b2c:	e00c      	b.n	8004b48 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004b2e:	4b86      	ldr	r3, [pc, #536]	@ (8004d48 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b3a:	d104      	bne.n	8004b46 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 8004b3c:	4b83      	ldr	r3, [pc, #524]	@ (8004d4c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004b3e:	61fb      	str	r3, [r7, #28]
          break;
 8004b40:	e001      	b.n	8004b46 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 8004b42:	bf00      	nop
 8004b44:	e118      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004b46:	bf00      	nop
        break;
 8004b48:	e116      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8004b4a:	4b7f      	ldr	r3, [pc, #508]	@ (8004d48 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004b4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b50:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004b54:	613b      	str	r3, [r7, #16]
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b5c:	d013      	beq.n	8004b86 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8004b5e:	693b      	ldr	r3, [r7, #16]
 8004b60:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b64:	d819      	bhi.n	8004b9a <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 8004b66:	693b      	ldr	r3, [r7, #16]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d004      	beq.n	8004b76 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8004b6c:	693b      	ldr	r3, [r7, #16]
 8004b6e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004b72:	d004      	beq.n	8004b7e <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 8004b74:	e011      	b.n	8004b9a <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004b76:	f7ff f825 	bl	8003bc4 <HAL_RCC_GetPCLK1Freq>
 8004b7a:	61f8      	str	r0, [r7, #28]
          break;
 8004b7c:	e010      	b.n	8004ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004b7e:	f7fe ff89 	bl	8003a94 <HAL_RCC_GetSysClockFreq>
 8004b82:	61f8      	str	r0, [r7, #28]
          break;
 8004b84:	e00c      	b.n	8004ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004b86:	4b70      	ldr	r3, [pc, #448]	@ (8004d48 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b92:	d104      	bne.n	8004b9e <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 8004b94:	4b6d      	ldr	r3, [pc, #436]	@ (8004d4c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004b96:	61fb      	str	r3, [r7, #28]
          break;
 8004b98:	e001      	b.n	8004b9e <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 8004b9a:	bf00      	nop
 8004b9c:	e0ec      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004b9e:	bf00      	nop
        break;
 8004ba0:	e0ea      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8004ba2:	4b69      	ldr	r3, [pc, #420]	@ (8004d48 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004ba4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ba8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004bac:	613b      	str	r3, [r7, #16]
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004bb4:	d013      	beq.n	8004bde <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 8004bb6:	693b      	ldr	r3, [r7, #16]
 8004bb8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004bbc:	d819      	bhi.n	8004bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 8004bbe:	693b      	ldr	r3, [r7, #16]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d004      	beq.n	8004bce <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004bca:	d004      	beq.n	8004bd6 <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 8004bcc:	e011      	b.n	8004bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004bce:	f7fe fff9 	bl	8003bc4 <HAL_RCC_GetPCLK1Freq>
 8004bd2:	61f8      	str	r0, [r7, #28]
          break;
 8004bd4:	e010      	b.n	8004bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 8004bd6:	f7fe ff5d 	bl	8003a94 <HAL_RCC_GetSysClockFreq>
 8004bda:	61f8      	str	r0, [r7, #28]
          break;
 8004bdc:	e00c      	b.n	8004bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004bde:	4b5a      	ldr	r3, [pc, #360]	@ (8004d48 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004be6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bea:	d104      	bne.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 8004bec:	4b57      	ldr	r3, [pc, #348]	@ (8004d4c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004bee:	61fb      	str	r3, [r7, #28]
          break;
 8004bf0:	e001      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 8004bf2:	bf00      	nop
 8004bf4:	e0c0      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004bf6:	bf00      	nop
        break;
 8004bf8:	e0be      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8004bfa:	4b53      	ldr	r3, [pc, #332]	@ (8004d48 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004bfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c00:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004c04:	613b      	str	r3, [r7, #16]
 8004c06:	693b      	ldr	r3, [r7, #16]
 8004c08:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004c0c:	d02c      	beq.n	8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8004c0e:	693b      	ldr	r3, [r7, #16]
 8004c10:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004c14:	d833      	bhi.n	8004c7e <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8004c16:	693b      	ldr	r3, [r7, #16]
 8004c18:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004c1c:	d01a      	beq.n	8004c54 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004c24:	d82b      	bhi.n	8004c7e <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d004      	beq.n	8004c36 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8004c2c:	693b      	ldr	r3, [r7, #16]
 8004c2e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004c32:	d004      	beq.n	8004c3e <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 8004c34:	e023      	b.n	8004c7e <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004c36:	f7fe ffc5 	bl	8003bc4 <HAL_RCC_GetPCLK1Freq>
 8004c3a:	61f8      	str	r0, [r7, #28]
          break;
 8004c3c:	e026      	b.n	8004c8c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004c3e:	4b42      	ldr	r3, [pc, #264]	@ (8004d48 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004c40:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c44:	f003 0302 	and.w	r3, r3, #2
 8004c48:	2b02      	cmp	r3, #2
 8004c4a:	d11a      	bne.n	8004c82 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 8004c4c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004c50:	61fb      	str	r3, [r7, #28]
          break;
 8004c52:	e016      	b.n	8004c82 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004c54:	4b3c      	ldr	r3, [pc, #240]	@ (8004d48 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c60:	d111      	bne.n	8004c86 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 8004c62:	4b3a      	ldr	r3, [pc, #232]	@ (8004d4c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004c64:	61fb      	str	r3, [r7, #28]
          break;
 8004c66:	e00e      	b.n	8004c86 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004c68:	4b37      	ldr	r3, [pc, #220]	@ (8004d48 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004c6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c6e:	f003 0302 	and.w	r3, r3, #2
 8004c72:	2b02      	cmp	r3, #2
 8004c74:	d109      	bne.n	8004c8a <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 8004c76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c7a:	61fb      	str	r3, [r7, #28]
          break;
 8004c7c:	e005      	b.n	8004c8a <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 8004c7e:	bf00      	nop
 8004c80:	e07a      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004c82:	bf00      	nop
 8004c84:	e078      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004c86:	bf00      	nop
 8004c88:	e076      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004c8a:	bf00      	nop
        break;
 8004c8c:	e074      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8004c8e:	4b2e      	ldr	r3, [pc, #184]	@ (8004d48 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004c90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c94:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8004c98:	613b      	str	r3, [r7, #16]
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004ca0:	d02c      	beq.n	8004cfc <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8004ca2:	693b      	ldr	r3, [r7, #16]
 8004ca4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004ca8:	d833      	bhi.n	8004d12 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004cb0:	d01a      	beq.n	8004ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004cb8:	d82b      	bhi.n	8004d12 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d004      	beq.n	8004cca <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8004cc0:	693b      	ldr	r3, [r7, #16]
 8004cc2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004cc6:	d004      	beq.n	8004cd2 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 8004cc8:	e023      	b.n	8004d12 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004cca:	f7fe ff7b 	bl	8003bc4 <HAL_RCC_GetPCLK1Freq>
 8004cce:	61f8      	str	r0, [r7, #28]
          break;
 8004cd0:	e026      	b.n	8004d20 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004cd2:	4b1d      	ldr	r3, [pc, #116]	@ (8004d48 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004cd4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004cd8:	f003 0302 	and.w	r3, r3, #2
 8004cdc:	2b02      	cmp	r3, #2
 8004cde:	d11a      	bne.n	8004d16 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 8004ce0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004ce4:	61fb      	str	r3, [r7, #28]
          break;
 8004ce6:	e016      	b.n	8004d16 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004ce8:	4b17      	ldr	r3, [pc, #92]	@ (8004d48 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cf0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cf4:	d111      	bne.n	8004d1a <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 8004cf6:	4b15      	ldr	r3, [pc, #84]	@ (8004d4c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004cf8:	61fb      	str	r3, [r7, #28]
          break;
 8004cfa:	e00e      	b.n	8004d1a <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004cfc:	4b12      	ldr	r3, [pc, #72]	@ (8004d48 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d02:	f003 0302 	and.w	r3, r3, #2
 8004d06:	2b02      	cmp	r3, #2
 8004d08:	d109      	bne.n	8004d1e <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 8004d0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d0e:	61fb      	str	r3, [r7, #28]
          break;
 8004d10:	e005      	b.n	8004d1e <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 8004d12:	bf00      	nop
 8004d14:	e030      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004d16:	bf00      	nop
 8004d18:	e02e      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004d1a:	bf00      	nop
 8004d1c:	e02c      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004d1e:	bf00      	nop
        break;
 8004d20:	e02a      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8004d22:	4b09      	ldr	r3, [pc, #36]	@ (8004d48 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004d24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d28:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004d2c:	613b      	str	r3, [r7, #16]
 8004d2e:	693b      	ldr	r3, [r7, #16]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d004      	beq.n	8004d3e <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d3a:	d009      	beq.n	8004d50 <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 8004d3c:	e012      	b.n	8004d64 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004d3e:	f7fe ff41 	bl	8003bc4 <HAL_RCC_GetPCLK1Freq>
 8004d42:	61f8      	str	r0, [r7, #28]
          break;
 8004d44:	e00e      	b.n	8004d64 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 8004d46:	bf00      	nop
 8004d48:	40021000 	.word	0x40021000
 8004d4c:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004d50:	4b0c      	ldr	r3, [pc, #48]	@ (8004d84 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d5c:	d101      	bne.n	8004d62 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 8004d5e:	4b0a      	ldr	r3, [pc, #40]	@ (8004d88 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 8004d60:	61fb      	str	r3, [r7, #28]
          break;
 8004d62:	bf00      	nop
        break;
 8004d64:	e008      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004d66:	bf00      	nop
 8004d68:	e006      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004d6a:	bf00      	nop
 8004d6c:	e004      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004d6e:	bf00      	nop
 8004d70:	e002      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004d72:	bf00      	nop
 8004d74:	e000      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8004d76:	bf00      	nop
    }
  }

  return(frequency);
 8004d78:	69fb      	ldr	r3, [r7, #28]
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3720      	adds	r7, #32
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}
 8004d82:	bf00      	nop
 8004d84:	40021000 	.word	0x40021000
 8004d88:	00f42400 	.word	0x00f42400

08004d8c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b084      	sub	sp, #16
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
 8004d94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004d96:	2300      	movs	r3, #0
 8004d98:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004d9a:	4b75      	ldr	r3, [pc, #468]	@ (8004f70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d9c:	68db      	ldr	r3, [r3, #12]
 8004d9e:	f003 0303 	and.w	r3, r3, #3
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d018      	beq.n	8004dd8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004da6:	4b72      	ldr	r3, [pc, #456]	@ (8004f70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004da8:	68db      	ldr	r3, [r3, #12]
 8004daa:	f003 0203 	and.w	r2, r3, #3
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	429a      	cmp	r2, r3
 8004db4:	d10d      	bne.n	8004dd2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
       ||
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d009      	beq.n	8004dd2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004dbe:	4b6c      	ldr	r3, [pc, #432]	@ (8004f70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dc0:	68db      	ldr	r3, [r3, #12]
 8004dc2:	091b      	lsrs	r3, r3, #4
 8004dc4:	f003 0307 	and.w	r3, r3, #7
 8004dc8:	1c5a      	adds	r2, r3, #1
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	685b      	ldr	r3, [r3, #4]
       ||
 8004dce:	429a      	cmp	r2, r3
 8004dd0:	d047      	beq.n	8004e62 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	73fb      	strb	r3, [r7, #15]
 8004dd6:	e044      	b.n	8004e62 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	2b03      	cmp	r3, #3
 8004dde:	d018      	beq.n	8004e12 <RCCEx_PLLSAI1_Config+0x86>
 8004de0:	2b03      	cmp	r3, #3
 8004de2:	d825      	bhi.n	8004e30 <RCCEx_PLLSAI1_Config+0xa4>
 8004de4:	2b01      	cmp	r3, #1
 8004de6:	d002      	beq.n	8004dee <RCCEx_PLLSAI1_Config+0x62>
 8004de8:	2b02      	cmp	r3, #2
 8004dea:	d009      	beq.n	8004e00 <RCCEx_PLLSAI1_Config+0x74>
 8004dec:	e020      	b.n	8004e30 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004dee:	4b60      	ldr	r3, [pc, #384]	@ (8004f70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f003 0302 	and.w	r3, r3, #2
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d11d      	bne.n	8004e36 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004dfe:	e01a      	b.n	8004e36 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004e00:	4b5b      	ldr	r3, [pc, #364]	@ (8004f70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d116      	bne.n	8004e3a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e10:	e013      	b.n	8004e3a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004e12:	4b57      	ldr	r3, [pc, #348]	@ (8004f70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d10f      	bne.n	8004e3e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004e1e:	4b54      	ldr	r3, [pc, #336]	@ (8004f70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d109      	bne.n	8004e3e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004e2e:	e006      	b.n	8004e3e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004e30:	2301      	movs	r3, #1
 8004e32:	73fb      	strb	r3, [r7, #15]
      break;
 8004e34:	e004      	b.n	8004e40 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004e36:	bf00      	nop
 8004e38:	e002      	b.n	8004e40 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004e3a:	bf00      	nop
 8004e3c:	e000      	b.n	8004e40 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004e3e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004e40:	7bfb      	ldrb	r3, [r7, #15]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d10d      	bne.n	8004e62 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004e46:	4b4a      	ldr	r3, [pc, #296]	@ (8004f70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e48:	68db      	ldr	r3, [r3, #12]
 8004e4a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6819      	ldr	r1, [r3, #0]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	3b01      	subs	r3, #1
 8004e58:	011b      	lsls	r3, r3, #4
 8004e5a:	430b      	orrs	r3, r1
 8004e5c:	4944      	ldr	r1, [pc, #272]	@ (8004f70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004e62:	7bfb      	ldrb	r3, [r7, #15]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d17d      	bne.n	8004f64 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004e68:	4b41      	ldr	r3, [pc, #260]	@ (8004f70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a40      	ldr	r2, [pc, #256]	@ (8004f70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e6e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004e72:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e74:	f7fc fdc6 	bl	8001a04 <HAL_GetTick>
 8004e78:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004e7a:	e009      	b.n	8004e90 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004e7c:	f7fc fdc2 	bl	8001a04 <HAL_GetTick>
 8004e80:	4602      	mov	r2, r0
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	1ad3      	subs	r3, r2, r3
 8004e86:	2b02      	cmp	r3, #2
 8004e88:	d902      	bls.n	8004e90 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004e8a:	2303      	movs	r3, #3
 8004e8c:	73fb      	strb	r3, [r7, #15]
        break;
 8004e8e:	e005      	b.n	8004e9c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004e90:	4b37      	ldr	r3, [pc, #220]	@ (8004f70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d1ef      	bne.n	8004e7c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004e9c:	7bfb      	ldrb	r3, [r7, #15]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d160      	bne.n	8004f64 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d111      	bne.n	8004ecc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004ea8:	4b31      	ldr	r3, [pc, #196]	@ (8004f70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004eaa:	691b      	ldr	r3, [r3, #16]
 8004eac:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004eb0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004eb4:	687a      	ldr	r2, [r7, #4]
 8004eb6:	6892      	ldr	r2, [r2, #8]
 8004eb8:	0211      	lsls	r1, r2, #8
 8004eba:	687a      	ldr	r2, [r7, #4]
 8004ebc:	68d2      	ldr	r2, [r2, #12]
 8004ebe:	0912      	lsrs	r2, r2, #4
 8004ec0:	0452      	lsls	r2, r2, #17
 8004ec2:	430a      	orrs	r2, r1
 8004ec4:	492a      	ldr	r1, [pc, #168]	@ (8004f70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	610b      	str	r3, [r1, #16]
 8004eca:	e027      	b.n	8004f1c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	2b01      	cmp	r3, #1
 8004ed0:	d112      	bne.n	8004ef8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004ed2:	4b27      	ldr	r3, [pc, #156]	@ (8004f70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ed4:	691b      	ldr	r3, [r3, #16]
 8004ed6:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004eda:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004ede:	687a      	ldr	r2, [r7, #4]
 8004ee0:	6892      	ldr	r2, [r2, #8]
 8004ee2:	0211      	lsls	r1, r2, #8
 8004ee4:	687a      	ldr	r2, [r7, #4]
 8004ee6:	6912      	ldr	r2, [r2, #16]
 8004ee8:	0852      	lsrs	r2, r2, #1
 8004eea:	3a01      	subs	r2, #1
 8004eec:	0552      	lsls	r2, r2, #21
 8004eee:	430a      	orrs	r2, r1
 8004ef0:	491f      	ldr	r1, [pc, #124]	@ (8004f70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	610b      	str	r3, [r1, #16]
 8004ef6:	e011      	b.n	8004f1c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004ef8:	4b1d      	ldr	r3, [pc, #116]	@ (8004f70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004efa:	691b      	ldr	r3, [r3, #16]
 8004efc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004f00:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004f04:	687a      	ldr	r2, [r7, #4]
 8004f06:	6892      	ldr	r2, [r2, #8]
 8004f08:	0211      	lsls	r1, r2, #8
 8004f0a:	687a      	ldr	r2, [r7, #4]
 8004f0c:	6952      	ldr	r2, [r2, #20]
 8004f0e:	0852      	lsrs	r2, r2, #1
 8004f10:	3a01      	subs	r2, #1
 8004f12:	0652      	lsls	r2, r2, #25
 8004f14:	430a      	orrs	r2, r1
 8004f16:	4916      	ldr	r1, [pc, #88]	@ (8004f70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004f1c:	4b14      	ldr	r3, [pc, #80]	@ (8004f70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4a13      	ldr	r2, [pc, #76]	@ (8004f70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f22:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004f26:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f28:	f7fc fd6c 	bl	8001a04 <HAL_GetTick>
 8004f2c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004f2e:	e009      	b.n	8004f44 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004f30:	f7fc fd68 	bl	8001a04 <HAL_GetTick>
 8004f34:	4602      	mov	r2, r0
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	1ad3      	subs	r3, r2, r3
 8004f3a:	2b02      	cmp	r3, #2
 8004f3c:	d902      	bls.n	8004f44 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004f3e:	2303      	movs	r3, #3
 8004f40:	73fb      	strb	r3, [r7, #15]
          break;
 8004f42:	e005      	b.n	8004f50 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004f44:	4b0a      	ldr	r3, [pc, #40]	@ (8004f70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d0ef      	beq.n	8004f30 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004f50:	7bfb      	ldrb	r3, [r7, #15]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d106      	bne.n	8004f64 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004f56:	4b06      	ldr	r3, [pc, #24]	@ (8004f70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f58:	691a      	ldr	r2, [r3, #16]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	699b      	ldr	r3, [r3, #24]
 8004f5e:	4904      	ldr	r1, [pc, #16]	@ (8004f70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f60:	4313      	orrs	r3, r2
 8004f62:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004f64:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3710      	adds	r7, #16
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}
 8004f6e:	bf00      	nop
 8004f70:	40021000 	.word	0x40021000

08004f74 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b084      	sub	sp, #16
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
 8004f7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f7e:	2300      	movs	r3, #0
 8004f80:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004f82:	4b6a      	ldr	r3, [pc, #424]	@ (800512c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f84:	68db      	ldr	r3, [r3, #12]
 8004f86:	f003 0303 	and.w	r3, r3, #3
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d018      	beq.n	8004fc0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004f8e:	4b67      	ldr	r3, [pc, #412]	@ (800512c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f90:	68db      	ldr	r3, [r3, #12]
 8004f92:	f003 0203 	and.w	r2, r3, #3
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	429a      	cmp	r2, r3
 8004f9c:	d10d      	bne.n	8004fba <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
       ||
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d009      	beq.n	8004fba <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004fa6:	4b61      	ldr	r3, [pc, #388]	@ (800512c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fa8:	68db      	ldr	r3, [r3, #12]
 8004faa:	091b      	lsrs	r3, r3, #4
 8004fac:	f003 0307 	and.w	r3, r3, #7
 8004fb0:	1c5a      	adds	r2, r3, #1
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	685b      	ldr	r3, [r3, #4]
       ||
 8004fb6:	429a      	cmp	r2, r3
 8004fb8:	d047      	beq.n	800504a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	73fb      	strb	r3, [r7, #15]
 8004fbe:	e044      	b.n	800504a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	2b03      	cmp	r3, #3
 8004fc6:	d018      	beq.n	8004ffa <RCCEx_PLLSAI2_Config+0x86>
 8004fc8:	2b03      	cmp	r3, #3
 8004fca:	d825      	bhi.n	8005018 <RCCEx_PLLSAI2_Config+0xa4>
 8004fcc:	2b01      	cmp	r3, #1
 8004fce:	d002      	beq.n	8004fd6 <RCCEx_PLLSAI2_Config+0x62>
 8004fd0:	2b02      	cmp	r3, #2
 8004fd2:	d009      	beq.n	8004fe8 <RCCEx_PLLSAI2_Config+0x74>
 8004fd4:	e020      	b.n	8005018 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004fd6:	4b55      	ldr	r3, [pc, #340]	@ (800512c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f003 0302 	and.w	r3, r3, #2
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d11d      	bne.n	800501e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004fe6:	e01a      	b.n	800501e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004fe8:	4b50      	ldr	r3, [pc, #320]	@ (800512c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d116      	bne.n	8005022 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ff8:	e013      	b.n	8005022 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004ffa:	4b4c      	ldr	r3, [pc, #304]	@ (800512c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005002:	2b00      	cmp	r3, #0
 8005004:	d10f      	bne.n	8005026 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005006:	4b49      	ldr	r3, [pc, #292]	@ (800512c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800500e:	2b00      	cmp	r3, #0
 8005010:	d109      	bne.n	8005026 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005012:	2301      	movs	r3, #1
 8005014:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005016:	e006      	b.n	8005026 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005018:	2301      	movs	r3, #1
 800501a:	73fb      	strb	r3, [r7, #15]
      break;
 800501c:	e004      	b.n	8005028 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800501e:	bf00      	nop
 8005020:	e002      	b.n	8005028 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005022:	bf00      	nop
 8005024:	e000      	b.n	8005028 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005026:	bf00      	nop
    }

    if(status == HAL_OK)
 8005028:	7bfb      	ldrb	r3, [r7, #15]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d10d      	bne.n	800504a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800502e:	4b3f      	ldr	r3, [pc, #252]	@ (800512c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005030:	68db      	ldr	r3, [r3, #12]
 8005032:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6819      	ldr	r1, [r3, #0]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	3b01      	subs	r3, #1
 8005040:	011b      	lsls	r3, r3, #4
 8005042:	430b      	orrs	r3, r1
 8005044:	4939      	ldr	r1, [pc, #228]	@ (800512c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005046:	4313      	orrs	r3, r2
 8005048:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800504a:	7bfb      	ldrb	r3, [r7, #15]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d167      	bne.n	8005120 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005050:	4b36      	ldr	r3, [pc, #216]	@ (800512c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4a35      	ldr	r2, [pc, #212]	@ (800512c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005056:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800505a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800505c:	f7fc fcd2 	bl	8001a04 <HAL_GetTick>
 8005060:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005062:	e009      	b.n	8005078 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005064:	f7fc fcce 	bl	8001a04 <HAL_GetTick>
 8005068:	4602      	mov	r2, r0
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	1ad3      	subs	r3, r2, r3
 800506e:	2b02      	cmp	r3, #2
 8005070:	d902      	bls.n	8005078 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005072:	2303      	movs	r3, #3
 8005074:	73fb      	strb	r3, [r7, #15]
        break;
 8005076:	e005      	b.n	8005084 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005078:	4b2c      	ldr	r3, [pc, #176]	@ (800512c <RCCEx_PLLSAI2_Config+0x1b8>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005080:	2b00      	cmp	r3, #0
 8005082:	d1ef      	bne.n	8005064 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005084:	7bfb      	ldrb	r3, [r7, #15]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d14a      	bne.n	8005120 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d111      	bne.n	80050b4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005090:	4b26      	ldr	r3, [pc, #152]	@ (800512c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005092:	695b      	ldr	r3, [r3, #20]
 8005094:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005098:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800509c:	687a      	ldr	r2, [r7, #4]
 800509e:	6892      	ldr	r2, [r2, #8]
 80050a0:	0211      	lsls	r1, r2, #8
 80050a2:	687a      	ldr	r2, [r7, #4]
 80050a4:	68d2      	ldr	r2, [r2, #12]
 80050a6:	0912      	lsrs	r2, r2, #4
 80050a8:	0452      	lsls	r2, r2, #17
 80050aa:	430a      	orrs	r2, r1
 80050ac:	491f      	ldr	r1, [pc, #124]	@ (800512c <RCCEx_PLLSAI2_Config+0x1b8>)
 80050ae:	4313      	orrs	r3, r2
 80050b0:	614b      	str	r3, [r1, #20]
 80050b2:	e011      	b.n	80050d8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80050b4:	4b1d      	ldr	r3, [pc, #116]	@ (800512c <RCCEx_PLLSAI2_Config+0x1b8>)
 80050b6:	695b      	ldr	r3, [r3, #20]
 80050b8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80050bc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80050c0:	687a      	ldr	r2, [r7, #4]
 80050c2:	6892      	ldr	r2, [r2, #8]
 80050c4:	0211      	lsls	r1, r2, #8
 80050c6:	687a      	ldr	r2, [r7, #4]
 80050c8:	6912      	ldr	r2, [r2, #16]
 80050ca:	0852      	lsrs	r2, r2, #1
 80050cc:	3a01      	subs	r2, #1
 80050ce:	0652      	lsls	r2, r2, #25
 80050d0:	430a      	orrs	r2, r1
 80050d2:	4916      	ldr	r1, [pc, #88]	@ (800512c <RCCEx_PLLSAI2_Config+0x1b8>)
 80050d4:	4313      	orrs	r3, r2
 80050d6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80050d8:	4b14      	ldr	r3, [pc, #80]	@ (800512c <RCCEx_PLLSAI2_Config+0x1b8>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	4a13      	ldr	r2, [pc, #76]	@ (800512c <RCCEx_PLLSAI2_Config+0x1b8>)
 80050de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80050e2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050e4:	f7fc fc8e 	bl	8001a04 <HAL_GetTick>
 80050e8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80050ea:	e009      	b.n	8005100 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80050ec:	f7fc fc8a 	bl	8001a04 <HAL_GetTick>
 80050f0:	4602      	mov	r2, r0
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	1ad3      	subs	r3, r2, r3
 80050f6:	2b02      	cmp	r3, #2
 80050f8:	d902      	bls.n	8005100 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80050fa:	2303      	movs	r3, #3
 80050fc:	73fb      	strb	r3, [r7, #15]
          break;
 80050fe:	e005      	b.n	800510c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005100:	4b0a      	ldr	r3, [pc, #40]	@ (800512c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005108:	2b00      	cmp	r3, #0
 800510a:	d0ef      	beq.n	80050ec <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800510c:	7bfb      	ldrb	r3, [r7, #15]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d106      	bne.n	8005120 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005112:	4b06      	ldr	r3, [pc, #24]	@ (800512c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005114:	695a      	ldr	r2, [r3, #20]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	695b      	ldr	r3, [r3, #20]
 800511a:	4904      	ldr	r1, [pc, #16]	@ (800512c <RCCEx_PLLSAI2_Config+0x1b8>)
 800511c:	4313      	orrs	r3, r2
 800511e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005120:	7bfb      	ldrb	r3, [r7, #15]
}
 8005122:	4618      	mov	r0, r3
 8005124:	3710      	adds	r7, #16
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}
 800512a:	bf00      	nop
 800512c:	40021000 	.word	0x40021000

08005130 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8005130:	b480      	push	{r7}
 8005132:	b089      	sub	sp, #36	@ 0x24
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
 8005138:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 800513a:	2300      	movs	r3, #0
 800513c:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800513e:	2300      	movs	r3, #0
 8005140:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8005142:	2300      	movs	r3, #0
 8005144:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800514c:	d10c      	bne.n	8005168 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800514e:	4b6e      	ldr	r3, [pc, #440]	@ (8005308 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005150:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005154:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8005158:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800515a:	69bb      	ldr	r3, [r7, #24]
 800515c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005160:	d112      	bne.n	8005188 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8005162:	4b6a      	ldr	r3, [pc, #424]	@ (800530c <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8005164:	61fb      	str	r3, [r7, #28]
 8005166:	e00f      	b.n	8005188 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800516e:	d10b      	bne.n	8005188 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8005170:	4b65      	ldr	r3, [pc, #404]	@ (8005308 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005172:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005176:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 800517a:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 800517c:	69bb      	ldr	r3, [r7, #24]
 800517e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005182:	d101      	bne.n	8005188 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8005184:	4b61      	ldr	r3, [pc, #388]	@ (800530c <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8005186:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8005188:	69fb      	ldr	r3, [r7, #28]
 800518a:	2b00      	cmp	r3, #0
 800518c:	f040 80b4 	bne.w	80052f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8005194:	69bb      	ldr	r3, [r7, #24]
 8005196:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800519a:	d003      	beq.n	80051a4 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 800519c:	69bb      	ldr	r3, [r7, #24]
 800519e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80051a2:	d135      	bne.n	8005210 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80051a4:	4b58      	ldr	r3, [pc, #352]	@ (8005308 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051ac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80051b0:	f040 80a1 	bne.w	80052f6 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 80051b4:	4b54      	ldr	r3, [pc, #336]	@ (8005308 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80051b6:	68db      	ldr	r3, [r3, #12]
 80051b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80051bc:	2b00      	cmp	r3, #0
 80051be:	f000 809a 	beq.w	80052f6 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80051c2:	4b51      	ldr	r3, [pc, #324]	@ (8005308 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80051c4:	68db      	ldr	r3, [r3, #12]
 80051c6:	091b      	lsrs	r3, r3, #4
 80051c8:	f003 0307 	and.w	r3, r3, #7
 80051cc:	3301      	adds	r3, #1
 80051ce:	693a      	ldr	r2, [r7, #16]
 80051d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80051d4:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80051d6:	4b4c      	ldr	r3, [pc, #304]	@ (8005308 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80051d8:	68db      	ldr	r3, [r3, #12]
 80051da:	0a1b      	lsrs	r3, r3, #8
 80051dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051e0:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 80051e2:	697b      	ldr	r3, [r7, #20]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d10a      	bne.n	80051fe <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 80051e8:	4b47      	ldr	r3, [pc, #284]	@ (8005308 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80051ea:	68db      	ldr	r3, [r3, #12]
 80051ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d002      	beq.n	80051fa <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 80051f4:	2311      	movs	r3, #17
 80051f6:	617b      	str	r3, [r7, #20]
 80051f8:	e001      	b.n	80051fe <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 80051fa:	2307      	movs	r3, #7
 80051fc:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80051fe:	693b      	ldr	r3, [r7, #16]
 8005200:	68fa      	ldr	r2, [r7, #12]
 8005202:	fb03 f202 	mul.w	r2, r3, r2
 8005206:	697b      	ldr	r3, [r7, #20]
 8005208:	fbb2 f3f3 	udiv	r3, r2, r3
 800520c:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800520e:	e072      	b.n	80052f6 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8005210:	69bb      	ldr	r3, [r7, #24]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d133      	bne.n	800527e <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8005216:	4b3c      	ldr	r3, [pc, #240]	@ (8005308 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800521e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005222:	d169      	bne.n	80052f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8005224:	4b38      	ldr	r3, [pc, #224]	@ (8005308 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005226:	691b      	ldr	r3, [r3, #16]
 8005228:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800522c:	2b00      	cmp	r3, #0
 800522e:	d063      	beq.n	80052f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005230:	4b35      	ldr	r3, [pc, #212]	@ (8005308 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005232:	68db      	ldr	r3, [r3, #12]
 8005234:	091b      	lsrs	r3, r3, #4
 8005236:	f003 0307 	and.w	r3, r3, #7
 800523a:	3301      	adds	r3, #1
 800523c:	693a      	ldr	r2, [r7, #16]
 800523e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005242:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005244:	4b30      	ldr	r3, [pc, #192]	@ (8005308 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005246:	691b      	ldr	r3, [r3, #16]
 8005248:	0a1b      	lsrs	r3, r3, #8
 800524a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800524e:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d10a      	bne.n	800526c <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8005256:	4b2c      	ldr	r3, [pc, #176]	@ (8005308 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005258:	691b      	ldr	r3, [r3, #16]
 800525a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800525e:	2b00      	cmp	r3, #0
 8005260:	d002      	beq.n	8005268 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 8005262:	2311      	movs	r3, #17
 8005264:	617b      	str	r3, [r7, #20]
 8005266:	e001      	b.n	800526c <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 8005268:	2307      	movs	r3, #7
 800526a:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	68fa      	ldr	r2, [r7, #12]
 8005270:	fb03 f202 	mul.w	r2, r3, r2
 8005274:	697b      	ldr	r3, [r7, #20]
 8005276:	fbb2 f3f3 	udiv	r3, r2, r3
 800527a:	61fb      	str	r3, [r7, #28]
 800527c:	e03c      	b.n	80052f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800527e:	69bb      	ldr	r3, [r7, #24]
 8005280:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005284:	d003      	beq.n	800528e <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 8005286:	69bb      	ldr	r3, [r7, #24]
 8005288:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800528c:	d134      	bne.n	80052f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 800528e:	4b1e      	ldr	r3, [pc, #120]	@ (8005308 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005296:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800529a:	d12d      	bne.n	80052f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 800529c:	4b1a      	ldr	r3, [pc, #104]	@ (8005308 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800529e:	695b      	ldr	r3, [r3, #20]
 80052a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d027      	beq.n	80052f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80052a8:	4b17      	ldr	r3, [pc, #92]	@ (8005308 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80052aa:	68db      	ldr	r3, [r3, #12]
 80052ac:	091b      	lsrs	r3, r3, #4
 80052ae:	f003 0307 	and.w	r3, r3, #7
 80052b2:	3301      	adds	r3, #1
 80052b4:	693a      	ldr	r2, [r7, #16]
 80052b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80052ba:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80052bc:	4b12      	ldr	r3, [pc, #72]	@ (8005308 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80052be:	695b      	ldr	r3, [r3, #20]
 80052c0:	0a1b      	lsrs	r3, r3, #8
 80052c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80052c6:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 80052c8:	697b      	ldr	r3, [r7, #20]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d10a      	bne.n	80052e4 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 80052ce:	4b0e      	ldr	r3, [pc, #56]	@ (8005308 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80052d0:	695b      	ldr	r3, [r3, #20]
 80052d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d002      	beq.n	80052e0 <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 80052da:	2311      	movs	r3, #17
 80052dc:	617b      	str	r3, [r7, #20]
 80052de:	e001      	b.n	80052e4 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 80052e0:	2307      	movs	r3, #7
 80052e2:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80052e4:	693b      	ldr	r3, [r7, #16]
 80052e6:	68fa      	ldr	r2, [r7, #12]
 80052e8:	fb03 f202 	mul.w	r2, r3, r2
 80052ec:	697b      	ldr	r3, [r7, #20]
 80052ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80052f2:	61fb      	str	r3, [r7, #28]
 80052f4:	e000      	b.n	80052f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80052f6:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 80052f8:	69fb      	ldr	r3, [r7, #28]
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	3724      	adds	r7, #36	@ 0x24
 80052fe:	46bd      	mov	sp, r7
 8005300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005304:	4770      	bx	lr
 8005306:	bf00      	nop
 8005308:	40021000 	.word	0x40021000
 800530c:	001fff68 	.word	0x001fff68

08005310 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b086      	sub	sp, #24
 8005314:	af00      	add	r7, sp, #0
 8005316:	60f8      	str	r0, [r7, #12]
 8005318:	60b9      	str	r1, [r7, #8]
 800531a:	607a      	str	r2, [r7, #4]
 800531c:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800531e:	68bb      	ldr	r3, [r7, #8]
 8005320:	2b02      	cmp	r3, #2
 8005322:	d904      	bls.n	800532e <HAL_SAI_InitProtocol+0x1e>
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	3b03      	subs	r3, #3
 8005328:	2b01      	cmp	r3, #1
 800532a:	d812      	bhi.n	8005352 <HAL_SAI_InitProtocol+0x42>
 800532c:	e008      	b.n	8005340 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	687a      	ldr	r2, [r7, #4]
 8005332:	68b9      	ldr	r1, [r7, #8]
 8005334:	68f8      	ldr	r0, [r7, #12]
 8005336:	f000 fba3 	bl	8005a80 <SAI_InitI2S>
 800533a:	4603      	mov	r3, r0
 800533c:	75fb      	strb	r3, [r7, #23]
      break;
 800533e:	e00b      	b.n	8005358 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	687a      	ldr	r2, [r7, #4]
 8005344:	68b9      	ldr	r1, [r7, #8]
 8005346:	68f8      	ldr	r0, [r7, #12]
 8005348:	f000 fc4c 	bl	8005be4 <SAI_InitPCM>
 800534c:	4603      	mov	r3, r0
 800534e:	75fb      	strb	r3, [r7, #23]
      break;
 8005350:	e002      	b.n	8005358 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 8005352:	2301      	movs	r3, #1
 8005354:	75fb      	strb	r3, [r7, #23]
      break;
 8005356:	bf00      	nop
  }

  if (status == HAL_OK)
 8005358:	7dfb      	ldrb	r3, [r7, #23]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d104      	bne.n	8005368 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 800535e:	68f8      	ldr	r0, [r7, #12]
 8005360:	f000 f808 	bl	8005374 <HAL_SAI_Init>
 8005364:	4603      	mov	r3, r0
 8005366:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005368:	7dfb      	ldrb	r3, [r7, #23]
}
 800536a:	4618      	mov	r0, r3
 800536c:	3718      	adds	r7, #24
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}
	...

08005374 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b088      	sub	sp, #32
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d101      	bne.n	8005386 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	e155      	b.n	8005632 <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800538c:	b2db      	uxtb	r3, r3
 800538e:	2b00      	cmp	r3, #0
 8005390:	d106      	bne.n	80053a0 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2200      	movs	r2, #0
 8005396:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f7fb fce4 	bl	8000d68 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 80053a0:	6878      	ldr	r0, [r7, #4]
 80053a2:	f000 fca1 	bl	8005ce8 <SAI_Disable>
 80053a6:	4603      	mov	r3, r0
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d001      	beq.n	80053b0 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 80053ac:	2301      	movs	r3, #1
 80053ae:	e140      	b.n	8005632 <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2202      	movs	r2, #2
 80053b4:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	68db      	ldr	r3, [r3, #12]
 80053bc:	2b02      	cmp	r3, #2
 80053be:	d00c      	beq.n	80053da <HAL_SAI_Init+0x66>
 80053c0:	2b02      	cmp	r3, #2
 80053c2:	d80d      	bhi.n	80053e0 <HAL_SAI_Init+0x6c>
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d002      	beq.n	80053ce <HAL_SAI_Init+0x5a>
 80053c8:	2b01      	cmp	r3, #1
 80053ca:	d003      	beq.n	80053d4 <HAL_SAI_Init+0x60>
 80053cc:	e008      	b.n	80053e0 <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 80053ce:	2300      	movs	r3, #0
 80053d0:	61fb      	str	r3, [r7, #28]
      break;
 80053d2:	e008      	b.n	80053e6 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80053d4:	2310      	movs	r3, #16
 80053d6:	61fb      	str	r3, [r7, #28]
      break;
 80053d8:	e005      	b.n	80053e6 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80053da:	2320      	movs	r3, #32
 80053dc:	61fb      	str	r3, [r7, #28]
      break;
 80053de:	e002      	b.n	80053e6 <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 80053e0:	2300      	movs	r3, #0
 80053e2:	61fb      	str	r3, [r7, #28]
      break;
 80053e4:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	689b      	ldr	r3, [r3, #8]
 80053ea:	2b03      	cmp	r3, #3
 80053ec:	d81d      	bhi.n	800542a <HAL_SAI_Init+0xb6>
 80053ee:	a201      	add	r2, pc, #4	@ (adr r2, 80053f4 <HAL_SAI_Init+0x80>)
 80053f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053f4:	08005405 	.word	0x08005405
 80053f8:	0800540b 	.word	0x0800540b
 80053fc:	08005413 	.word	0x08005413
 8005400:	0800541b 	.word	0x0800541b
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8005404:	2300      	movs	r3, #0
 8005406:	617b      	str	r3, [r7, #20]
      break;
 8005408:	e012      	b.n	8005430 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800540a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800540e:	617b      	str	r3, [r7, #20]
      break;
 8005410:	e00e      	b.n	8005430 <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005412:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005416:	617b      	str	r3, [r7, #20]
      break;
 8005418:	e00a      	b.n	8005430 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800541a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800541e:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8005420:	69fb      	ldr	r3, [r7, #28]
 8005422:	f043 0301 	orr.w	r3, r3, #1
 8005426:	61fb      	str	r3, [r7, #28]
      break;
 8005428:	e002      	b.n	8005430 <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 800542a:	2300      	movs	r3, #0
 800542c:	617b      	str	r3, [r7, #20]
      break;
 800542e:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4a81      	ldr	r2, [pc, #516]	@ (800563c <HAL_SAI_Init+0x2c8>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d004      	beq.n	8005444 <HAL_SAI_Init+0xd0>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	4a80      	ldr	r2, [pc, #512]	@ (8005640 <HAL_SAI_Init+0x2cc>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d103      	bne.n	800544c <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 8005444:	4a7f      	ldr	r2, [pc, #508]	@ (8005644 <HAL_SAI_Init+0x2d0>)
 8005446:	69fb      	ldr	r3, [r7, #28]
 8005448:	6013      	str	r3, [r2, #0]
 800544a:	e002      	b.n	8005452 <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800544c:	4a7e      	ldr	r2, [pc, #504]	@ (8005648 <HAL_SAI_Init+0x2d4>)
 800544e:	69fb      	ldr	r3, [r7, #28]
 8005450:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	69db      	ldr	r3, [r3, #28]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d041      	beq.n	80054de <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a77      	ldr	r2, [pc, #476]	@ (800563c <HAL_SAI_Init+0x2c8>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d004      	beq.n	800546e <HAL_SAI_Init+0xfa>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a75      	ldr	r2, [pc, #468]	@ (8005640 <HAL_SAI_Init+0x2cc>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d105      	bne.n	800547a <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800546e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8005472:	f7fe ff1d 	bl	80042b0 <HAL_RCCEx_GetPeriphCLKFreq>
 8005476:	6138      	str	r0, [r7, #16]
 8005478:	e004      	b.n	8005484 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800547a:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800547e:	f7fe ff17 	bl	80042b0 <HAL_RCCEx_GetPeriphCLKFreq>
 8005482:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8005484:	693a      	ldr	r2, [r7, #16]
 8005486:	4613      	mov	r3, r2
 8005488:	009b      	lsls	r3, r3, #2
 800548a:	4413      	add	r3, r2
 800548c:	005b      	lsls	r3, r3, #1
 800548e:	461a      	mov	r2, r3
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	69db      	ldr	r3, [r3, #28]
 8005494:	025b      	lsls	r3, r3, #9
 8005496:	fbb2 f3f3 	udiv	r3, r2, r3
 800549a:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	4a6b      	ldr	r2, [pc, #428]	@ (800564c <HAL_SAI_Init+0x2d8>)
 80054a0:	fba2 2303 	umull	r2, r3, r2, r3
 80054a4:	08da      	lsrs	r2, r3, #3
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 80054aa:	68f9      	ldr	r1, [r7, #12]
 80054ac:	4b67      	ldr	r3, [pc, #412]	@ (800564c <HAL_SAI_Init+0x2d8>)
 80054ae:	fba3 2301 	umull	r2, r3, r3, r1
 80054b2:	08da      	lsrs	r2, r3, #3
 80054b4:	4613      	mov	r3, r2
 80054b6:	009b      	lsls	r3, r3, #2
 80054b8:	4413      	add	r3, r2
 80054ba:	005b      	lsls	r3, r3, #1
 80054bc:	1aca      	subs	r2, r1, r3
 80054be:	2a08      	cmp	r2, #8
 80054c0:	d904      	bls.n	80054cc <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6a1b      	ldr	r3, [r3, #32]
 80054c6:	1c5a      	adds	r2, r3, #1
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054d0:	2b04      	cmp	r3, #4
 80054d2:	d104      	bne.n	80054de <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6a1b      	ldr	r3, [r3, #32]
 80054d8:	085a      	lsrs	r2, r3, #1
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d003      	beq.n	80054ee <HAL_SAI_Init+0x17a>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	2b02      	cmp	r3, #2
 80054ec:	d109      	bne.n	8005502 <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054f2:	2b01      	cmp	r3, #1
 80054f4:	d101      	bne.n	80054fa <HAL_SAI_Init+0x186>
 80054f6:	2300      	movs	r3, #0
 80054f8:	e001      	b.n	80054fe <HAL_SAI_Init+0x18a>
 80054fa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80054fe:	61bb      	str	r3, [r7, #24]
 8005500:	e008      	b.n	8005514 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005506:	2b01      	cmp	r3, #1
 8005508:	d102      	bne.n	8005510 <HAL_SAI_Init+0x19c>
 800550a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800550e:	e000      	b.n	8005512 <HAL_SAI_Init+0x19e>
 8005510:	2300      	movs	r3, #0
 8005512:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	6819      	ldr	r1, [r3, #0]
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681a      	ldr	r2, [r3, #0]
 800551e:	4b4c      	ldr	r3, [pc, #304]	@ (8005650 <HAL_SAI_Init+0x2dc>)
 8005520:	400b      	ands	r3, r1
 8005522:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	6819      	ldr	r1, [r3, #0]
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	685a      	ldr	r2, [r3, #4]
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005532:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005538:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800553e:	431a      	orrs	r2, r3
 8005540:	69bb      	ldr	r3, [r7, #24]
 8005542:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8005544:	697b      	ldr	r3, [r7, #20]
 8005546:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 800554c:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	691b      	ldr	r3, [r3, #16]
 8005552:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005558:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6a1b      	ldr	r3, [r3, #32]
 800555e:	051b      	lsls	r3, r3, #20
 8005560:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	430a      	orrs	r2, r1
 8005568:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	687a      	ldr	r2, [r7, #4]
 8005572:	6812      	ldr	r2, [r2, #0]
 8005574:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8005578:	f023 030f 	bic.w	r3, r3, #15
 800557c:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	6859      	ldr	r1, [r3, #4]
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	699a      	ldr	r2, [r3, #24]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800558c:	431a      	orrs	r2, r3
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005592:	431a      	orrs	r2, r3
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	430a      	orrs	r2, r1
 800559a:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	6899      	ldr	r1, [r3, #8]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681a      	ldr	r2, [r3, #0]
 80055a6:	4b2b      	ldr	r3, [pc, #172]	@ (8005654 <HAL_SAI_Init+0x2e0>)
 80055a8:	400b      	ands	r3, r1
 80055aa:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	6899      	ldr	r1, [r3, #8]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055b6:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80055bc:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 80055c2:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 80055c8:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055ce:	3b01      	subs	r3, #1
 80055d0:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 80055d2:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	430a      	orrs	r2, r1
 80055da:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	68d9      	ldr	r1, [r3, #12]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681a      	ldr	r2, [r3, #0]
 80055e6:	f24f 0320 	movw	r3, #61472	@ 0xf020
 80055ea:	400b      	ands	r3, r1
 80055ec:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	68d9      	ldr	r1, [r3, #12]
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055fc:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005602:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005604:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800560a:	3b01      	subs	r3, #1
 800560c:	021b      	lsls	r3, r3, #8
 800560e:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	430a      	orrs	r2, r1
 8005616:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2200      	movs	r2, #0
 800561c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2201      	movs	r2, #1
 8005624:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2200      	movs	r2, #0
 800562c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8005630:	2300      	movs	r3, #0
}
 8005632:	4618      	mov	r0, r3
 8005634:	3720      	adds	r7, #32
 8005636:	46bd      	mov	sp, r7
 8005638:	bd80      	pop	{r7, pc}
 800563a:	bf00      	nop
 800563c:	40015404 	.word	0x40015404
 8005640:	40015424 	.word	0x40015424
 8005644:	40015400 	.word	0x40015400
 8005648:	40015800 	.word	0x40015800
 800564c:	cccccccd 	.word	0xcccccccd
 8005650:	ff05c010 	.word	0xff05c010
 8005654:	fff88000 	.word	0xfff88000

08005658 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b084      	sub	sp, #16
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005660:	2300      	movs	r3, #0
 8005662:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800566a:	2b01      	cmp	r3, #1
 800566c:	d101      	bne.n	8005672 <HAL_SAI_Abort+0x1a>
 800566e:	2302      	movs	r3, #2
 8005670:	e053      	b.n	800571a <HAL_SAI_Abort+0xc2>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2201      	movs	r2, #1
 8005676:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800567a:	6878      	ldr	r0, [r7, #4]
 800567c:	f000 fb34 	bl	8005ce8 <SAI_Disable>
 8005680:	4603      	mov	r3, r0
 8005682:	2b00      	cmp	r3, #0
 8005684:	d001      	beq.n	800568a <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005694:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005698:	d125      	bne.n	80056e6 <HAL_SAI_Abort+0x8e>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	681a      	ldr	r2, [r3, #0]
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80056a8:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX) && (hsai->hdmatx != NULL))
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80056b0:	b2db      	uxtb	r3, r3
 80056b2:	2b12      	cmp	r3, #18
 80056b4:	d108      	bne.n	80056c8 <HAL_SAI_Abort+0x70>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d004      	beq.n	80056c8 <HAL_SAI_Abort+0x70>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmatx);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056c2:	4618      	mov	r0, r3
 80056c4:	f7fc fce0 	bl	8002088 <HAL_DMA_Abort>
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80056ce:	b2db      	uxtb	r3, r3
 80056d0:	2b22      	cmp	r3, #34	@ 0x22
 80056d2:	d108      	bne.n	80056e6 <HAL_SAI_Abort+0x8e>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d004      	beq.n	80056e6 <HAL_SAI_Abort+0x8e>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmarx);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056e0:	4618      	mov	r0, r3
 80056e2:	f7fc fcd1 	bl	8002088 <HAL_DMA_Abort>
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	2200      	movs	r2, #0
 80056ec:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80056f6:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	685a      	ldr	r2, [r3, #4]
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f042 0208 	orr.w	r2, r2, #8
 8005706:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2201      	movs	r2, #1
 800570c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2200      	movs	r2, #0
 8005714:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return status;
 8005718:	7bfb      	ldrb	r3, [r7, #15]
}
 800571a:	4618      	mov	r0, r3
 800571c:	3710      	adds	r7, #16
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}
	...

08005724 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b086      	sub	sp, #24
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005732:	b2db      	uxtb	r3, r3
 8005734:	2b00      	cmp	r3, #0
 8005736:	f000 8192 	beq.w	8005a5e <HAL_SAI_IRQHandler+0x33a>
  {
    uint32_t itflags = hsai->Instance->SR;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	695b      	ldr	r3, [r3, #20]
 8005740:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	691b      	ldr	r3, [r3, #16]
 8005748:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred -----------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	f003 0308 	and.w	r3, r3, #8
 8005758:	2b00      	cmp	r3, #0
 800575a:	d009      	beq.n	8005770 <HAL_SAI_IRQHandler+0x4c>
 800575c:	693b      	ldr	r3, [r7, #16]
 800575e:	f003 0308 	and.w	r3, r3, #8
 8005762:	2b00      	cmp	r3, #0
 8005764:	d004      	beq.n	8005770 <HAL_SAI_IRQHandler+0x4c>
    {
      hsai->InterruptServiceRoutine(hsai);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	4798      	blx	r3
 800576e:	e176      	b.n	8005a5e <HAL_SAI_IRQHandler+0x33a>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	f003 0301 	and.w	r3, r3, #1
 8005776:	2b00      	cmp	r3, #0
 8005778:	d01e      	beq.n	80057b8 <HAL_SAI_IRQHandler+0x94>
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	f003 0301 	and.w	r3, r3, #1
 8005780:	2b00      	cmp	r3, #0
 8005782:	d019      	beq.n	80057b8 <HAL_SAI_IRQHandler+0x94>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	2201      	movs	r2, #1
 800578a:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005792:	b2db      	uxtb	r3, r3
 8005794:	2b22      	cmp	r3, #34	@ 0x22
 8005796:	d101      	bne.n	800579c <HAL_SAI_IRQHandler+0x78>
 8005798:	2301      	movs	r3, #1
 800579a:	e000      	b.n	800579e <HAL_SAI_IRQHandler+0x7a>
 800579c:	2302      	movs	r3, #2
 800579e:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	431a      	orrs	r2, r3
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 80057b0:	6878      	ldr	r0, [r7, #4]
 80057b2:	f000 f95b 	bl	8005a6c <HAL_SAI_ErrorCallback>
 80057b6:	e152      	b.n	8005a5e <HAL_SAI_IRQHandler+0x33a>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 80057b8:	697b      	ldr	r3, [r7, #20]
 80057ba:	f003 0302 	and.w	r3, r3, #2
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d011      	beq.n	80057e6 <HAL_SAI_IRQHandler+0xc2>
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	f003 0302 	and.w	r3, r3, #2
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d00c      	beq.n	80057e6 <HAL_SAI_IRQHandler+0xc2>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	2202      	movs	r2, #2
 80057d2:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057d8:	2b00      	cmp	r3, #0
 80057da:	f000 8140 	beq.w	8005a5e <HAL_SAI_IRQHandler+0x33a>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057e2:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 80057e4:	e13b      	b.n	8005a5e <HAL_SAI_IRQHandler+0x33a>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	f003 0320 	and.w	r3, r3, #32
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d055      	beq.n	800589c <HAL_SAI_IRQHandler+0x178>
 80057f0:	693b      	ldr	r3, [r7, #16]
 80057f2:	f003 0320 	and.w	r3, r3, #32
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d050      	beq.n	800589c <HAL_SAI_IRQHandler+0x178>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	2220      	movs	r2, #32
 8005800:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005808:	f043 0204 	orr.w	r2, r3, #4
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005818:	2b00      	cmp	r3, #0
 800581a:	d038      	beq.n	800588e <HAL_SAI_IRQHandler+0x16a>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005820:	2b00      	cmp	r3, #0
 8005822:	d016      	beq.n	8005852 <HAL_SAI_IRQHandler+0x12e>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005828:	4a8f      	ldr	r2, [pc, #572]	@ (8005a68 <HAL_SAI_IRQHandler+0x344>)
 800582a:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005830:	4618      	mov	r0, r3
 8005832:	f7fc fc67 	bl	8002104 <HAL_DMA_Abort_IT>
 8005836:	4603      	mov	r3, r0
 8005838:	2b00      	cmp	r3, #0
 800583a:	d00a      	beq.n	8005852 <HAL_SAI_IRQHandler+0x12e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005842:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800584c:	6878      	ldr	r0, [r7, #4]
 800584e:	f000 f90d 	bl	8005a6c <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005856:	2b00      	cmp	r3, #0
 8005858:	f000 80fc 	beq.w	8005a54 <HAL_SAI_IRQHandler+0x330>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005860:	4a81      	ldr	r2, [pc, #516]	@ (8005a68 <HAL_SAI_IRQHandler+0x344>)
 8005862:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005868:	4618      	mov	r0, r3
 800586a:	f7fc fc4b 	bl	8002104 <HAL_DMA_Abort_IT>
 800586e:	4603      	mov	r3, r0
 8005870:	2b00      	cmp	r3, #0
 8005872:	f000 80ef 	beq.w	8005a54 <HAL_SAI_IRQHandler+0x330>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800587c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f000 f8f0 	bl	8005a6c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800588c:	e0e2      	b.n	8005a54 <HAL_SAI_IRQHandler+0x330>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800588e:	6878      	ldr	r0, [r7, #4]
 8005890:	f7ff fee2 	bl	8005658 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f000 f8e9 	bl	8005a6c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800589a:	e0db      	b.n	8005a54 <HAL_SAI_IRQHandler+0x330>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 800589c:	697b      	ldr	r3, [r7, #20]
 800589e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d055      	beq.n	8005952 <HAL_SAI_IRQHandler+0x22e>
 80058a6:	693b      	ldr	r3, [r7, #16]
 80058a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d050      	beq.n	8005952 <HAL_SAI_IRQHandler+0x22e>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	2240      	movs	r2, #64	@ 0x40
 80058b6:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058be:	f043 0208 	orr.w	r2, r3, #8
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d038      	beq.n	8005944 <HAL_SAI_IRQHandler+0x220>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d016      	beq.n	8005908 <HAL_SAI_IRQHandler+0x1e4>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80058de:	4a62      	ldr	r2, [pc, #392]	@ (8005a68 <HAL_SAI_IRQHandler+0x344>)
 80058e0:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80058e6:	4618      	mov	r0, r3
 80058e8:	f7fc fc0c 	bl	8002104 <HAL_DMA_Abort_IT>
 80058ec:	4603      	mov	r3, r0
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d00a      	beq.n	8005908 <HAL_SAI_IRQHandler+0x1e4>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058f8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	f000 f8b2 	bl	8005a6c <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800590c:	2b00      	cmp	r3, #0
 800590e:	f000 80a3 	beq.w	8005a58 <HAL_SAI_IRQHandler+0x334>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005916:	4a54      	ldr	r2, [pc, #336]	@ (8005a68 <HAL_SAI_IRQHandler+0x344>)
 8005918:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800591e:	4618      	mov	r0, r3
 8005920:	f7fc fbf0 	bl	8002104 <HAL_DMA_Abort_IT>
 8005924:	4603      	mov	r3, r0
 8005926:	2b00      	cmp	r3, #0
 8005928:	f000 8096 	beq.w	8005a58 <HAL_SAI_IRQHandler+0x334>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005932:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800593c:	6878      	ldr	r0, [r7, #4]
 800593e:	f000 f895 	bl	8005a6c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005942:	e089      	b.n	8005a58 <HAL_SAI_IRQHandler+0x334>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 8005944:	6878      	ldr	r0, [r7, #4]
 8005946:	f7ff fe87 	bl	8005658 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800594a:	6878      	ldr	r0, [r7, #4]
 800594c:	f000 f88e 	bl	8005a6c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005950:	e082      	b.n	8005a58 <HAL_SAI_IRQHandler+0x334>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 8005952:	697b      	ldr	r3, [r7, #20]
 8005954:	f003 0304 	and.w	r3, r3, #4
 8005958:	2b00      	cmp	r3, #0
 800595a:	d061      	beq.n	8005a20 <HAL_SAI_IRQHandler+0x2fc>
 800595c:	693b      	ldr	r3, [r7, #16]
 800595e:	f003 0304 	and.w	r3, r3, #4
 8005962:	2b00      	cmp	r3, #0
 8005964:	d05c      	beq.n	8005a20 <HAL_SAI_IRQHandler+0x2fc>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	2204      	movs	r2, #4
 800596c:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005974:	f043 0220 	orr.w	r2, r3, #32
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005984:	2b00      	cmp	r3, #0
 8005986:	d036      	beq.n	80059f6 <HAL_SAI_IRQHandler+0x2d2>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800598c:	2b00      	cmp	r3, #0
 800598e:	d016      	beq.n	80059be <HAL_SAI_IRQHandler+0x29a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005994:	4a34      	ldr	r2, [pc, #208]	@ (8005a68 <HAL_SAI_IRQHandler+0x344>)
 8005996:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800599c:	4618      	mov	r0, r3
 800599e:	f7fc fbb1 	bl	8002104 <HAL_DMA_Abort_IT>
 80059a2:	4603      	mov	r3, r0
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d00a      	beq.n	80059be <HAL_SAI_IRQHandler+0x29a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059ae:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80059b8:	6878      	ldr	r0, [r7, #4]
 80059ba:	f000 f857 	bl	8005a6c <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d04a      	beq.n	8005a5c <HAL_SAI_IRQHandler+0x338>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059ca:	4a27      	ldr	r2, [pc, #156]	@ (8005a68 <HAL_SAI_IRQHandler+0x344>)
 80059cc:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059d2:	4618      	mov	r0, r3
 80059d4:	f7fc fb96 	bl	8002104 <HAL_DMA_Abort_IT>
 80059d8:	4603      	mov	r3, r0
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d03e      	beq.n	8005a5c <HAL_SAI_IRQHandler+0x338>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059e4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80059ee:	6878      	ldr	r0, [r7, #4]
 80059f0:	f000 f83c 	bl	8005a6c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80059f4:	e032      	b.n	8005a5c <HAL_SAI_IRQHandler+0x338>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	2200      	movs	r2, #0
 80059fc:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005a06:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2200      	movs	r2, #0
 8005a14:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8005a18:	6878      	ldr	r0, [r7, #4]
 8005a1a:	f000 f827 	bl	8005a6c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005a1e:	e01d      	b.n	8005a5c <HAL_SAI_IRQHandler+0x338>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 8005a20:	697b      	ldr	r3, [r7, #20]
 8005a22:	f003 0310 	and.w	r3, r3, #16
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d019      	beq.n	8005a5e <HAL_SAI_IRQHandler+0x33a>
 8005a2a:	693b      	ldr	r3, [r7, #16]
 8005a2c:	f003 0310 	and.w	r3, r3, #16
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d014      	beq.n	8005a5e <HAL_SAI_IRQHandler+0x33a>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	2210      	movs	r2, #16
 8005a3a:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a42:	f043 0210 	orr.w	r2, r3, #16
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8005a4c:	6878      	ldr	r0, [r7, #4]
 8005a4e:	f000 f80d 	bl	8005a6c <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 8005a52:	e004      	b.n	8005a5e <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005a54:	bf00      	nop
 8005a56:	e002      	b.n	8005a5e <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005a58:	bf00      	nop
 8005a5a:	e000      	b.n	8005a5e <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005a5c:	bf00      	nop
}
 8005a5e:	bf00      	nop
 8005a60:	3718      	adds	r7, #24
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bd80      	pop	{r7, pc}
 8005a66:	bf00      	nop
 8005a68:	08005d5d 	.word	0x08005d5d

08005a6c <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b083      	sub	sp, #12
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8005a74:	bf00      	nop
 8005a76:	370c      	adds	r7, #12
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7e:	4770      	bx	lr

08005a80 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005a80:	b480      	push	{r7}
 8005a82:	b087      	sub	sp, #28
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	60f8      	str	r0, [r7, #12]
 8005a88:	60b9      	str	r1, [r7, #8]
 8005a8a:	607a      	str	r2, [r7, #4]
 8005a8c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a8e:	2300      	movs	r3, #0
 8005a90:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	2200      	movs	r2, #0
 8005a96:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d003      	beq.n	8005aae <SAI_InitI2S+0x2e>
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	2b02      	cmp	r3, #2
 8005aac:	d103      	bne.n	8005ab6 <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005ab4:	e002      	b.n	8005abc <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	2201      	movs	r2, #1
 8005aba:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005ac2:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005aca:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	683a      	ldr	r2, [r7, #0]
 8005ad6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	f003 0301 	and.w	r3, r3, #1
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d001      	beq.n	8005ae6 <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	e077      	b.n	8005bd6 <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 8005ae6:	68bb      	ldr	r3, [r7, #8]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d107      	bne.n	8005afc <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	2200      	movs	r2, #0
 8005af0:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005af8:	651a      	str	r2, [r3, #80]	@ 0x50
 8005afa:	e006      	b.n	8005b0a <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005b02:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2200      	movs	r2, #0
 8005b08:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2b03      	cmp	r3, #3
 8005b0e:	d84f      	bhi.n	8005bb0 <SAI_InitI2S+0x130>
 8005b10:	a201      	add	r2, pc, #4	@ (adr r2, 8005b18 <SAI_InitI2S+0x98>)
 8005b12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b16:	bf00      	nop
 8005b18:	08005b29 	.word	0x08005b29
 8005b1c:	08005b4b 	.word	0x08005b4b
 8005b20:	08005b6d 	.word	0x08005b6d
 8005b24:	08005b8f 	.word	0x08005b8f
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	2280      	movs	r2, #128	@ 0x80
 8005b2c:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	085b      	lsrs	r3, r3, #1
 8005b32:	015a      	lsls	r2, r3, #5
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	085b      	lsrs	r3, r3, #1
 8005b3c:	011a      	lsls	r2, r3, #4
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	2240      	movs	r2, #64	@ 0x40
 8005b46:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005b48:	e035      	b.n	8005bb6 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2280      	movs	r2, #128	@ 0x80
 8005b4e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	085b      	lsrs	r3, r3, #1
 8005b54:	019a      	lsls	r2, r3, #6
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	085b      	lsrs	r3, r3, #1
 8005b5e:	015a      	lsls	r2, r3, #5
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	2280      	movs	r2, #128	@ 0x80
 8005b68:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005b6a:	e024      	b.n	8005bb6 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	22c0      	movs	r2, #192	@ 0xc0
 8005b70:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	085b      	lsrs	r3, r3, #1
 8005b76:	019a      	lsls	r2, r3, #6
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	085b      	lsrs	r3, r3, #1
 8005b80:	015a      	lsls	r2, r3, #5
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2280      	movs	r2, #128	@ 0x80
 8005b8a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005b8c:	e013      	b.n	8005bb6 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	22e0      	movs	r2, #224	@ 0xe0
 8005b92:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	085b      	lsrs	r3, r3, #1
 8005b98:	019a      	lsls	r2, r3, #6
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	085b      	lsrs	r3, r3, #1
 8005ba2:	015a      	lsls	r2, r3, #5
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	2280      	movs	r2, #128	@ 0x80
 8005bac:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005bae:	e002      	b.n	8005bb6 <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	75fb      	strb	r3, [r7, #23]
      break;
 8005bb4:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	2b02      	cmp	r3, #2
 8005bba:	d10b      	bne.n	8005bd4 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2b01      	cmp	r3, #1
 8005bc0:	d102      	bne.n	8005bc8 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2210      	movs	r2, #16
 8005bc6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2b02      	cmp	r3, #2
 8005bcc:	d102      	bne.n	8005bd4 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	2208      	movs	r2, #8
 8005bd2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return status;
 8005bd4:	7dfb      	ldrb	r3, [r7, #23]
}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	371c      	adds	r7, #28
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be0:	4770      	bx	lr
 8005be2:	bf00      	nop

08005be4 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b087      	sub	sp, #28
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	60f8      	str	r0, [r7, #12]
 8005bec:	60b9      	str	r1, [r7, #8]
 8005bee:	607a      	str	r2, [r7, #4]
 8005bf0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	685b      	ldr	r3, [r3, #4]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d003      	beq.n	8005c12 <SAI_InitPCM+0x2e>
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	685b      	ldr	r3, [r3, #4]
 8005c0e:	2b02      	cmp	r3, #2
 8005c10:	d103      	bne.n	8005c1a <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	2201      	movs	r2, #1
 8005c16:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005c18:	e002      	b.n	8005c20 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	2200      	movs	r2, #0
 8005c24:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005c2c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005c34:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	683a      	ldr	r2, [r7, #0]
 8005c40:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005c48:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	2b04      	cmp	r3, #4
 8005c4e:	d103      	bne.n	8005c58 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	2201      	movs	r2, #1
 8005c54:	645a      	str	r2, [r3, #68]	@ 0x44
 8005c56:	e002      	b.n	8005c5e <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	220d      	movs	r2, #13
 8005c5c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2b03      	cmp	r3, #3
 8005c62:	d837      	bhi.n	8005cd4 <SAI_InitPCM+0xf0>
 8005c64:	a201      	add	r2, pc, #4	@ (adr r2, 8005c6c <SAI_InitPCM+0x88>)
 8005c66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c6a:	bf00      	nop
 8005c6c:	08005c7d 	.word	0x08005c7d
 8005c70:	08005c93 	.word	0x08005c93
 8005c74:	08005ca9 	.word	0x08005ca9
 8005c78:	08005cbf 	.word	0x08005cbf
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	2280      	movs	r2, #128	@ 0x80
 8005c80:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	011a      	lsls	r2, r3, #4
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	2240      	movs	r2, #64	@ 0x40
 8005c8e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005c90:	e023      	b.n	8005cda <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	2280      	movs	r2, #128	@ 0x80
 8005c96:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	015a      	lsls	r2, r3, #5
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	2280      	movs	r2, #128	@ 0x80
 8005ca4:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005ca6:	e018      	b.n	8005cda <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	22c0      	movs	r2, #192	@ 0xc0
 8005cac:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	015a      	lsls	r2, r3, #5
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2280      	movs	r2, #128	@ 0x80
 8005cba:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005cbc:	e00d      	b.n	8005cda <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	22e0      	movs	r2, #224	@ 0xe0
 8005cc2:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	015a      	lsls	r2, r3, #5
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	2280      	movs	r2, #128	@ 0x80
 8005cd0:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005cd2:	e002      	b.n	8005cda <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	75fb      	strb	r3, [r7, #23]
      break;
 8005cd8:	bf00      	nop
  }

  return status;
 8005cda:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cdc:	4618      	mov	r0, r3
 8005cde:	371c      	adds	r7, #28
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr

08005ce8 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b085      	sub	sp, #20
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8005cf0:	4b18      	ldr	r3, [pc, #96]	@ (8005d54 <SAI_Disable+0x6c>)
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a18      	ldr	r2, [pc, #96]	@ (8005d58 <SAI_Disable+0x70>)
 8005cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8005cfa:	0b1b      	lsrs	r3, r3, #12
 8005cfc:	009b      	lsls	r3, r3, #2
 8005cfe:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8005d00:	2300      	movs	r3, #0
 8005d02:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	681a      	ldr	r2, [r3, #0]
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005d12:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d10a      	bne.n	8005d30 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d20:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 8005d2a:	2303      	movs	r3, #3
 8005d2c:	72fb      	strb	r3, [r7, #11]
      break;
 8005d2e:	e009      	b.n	8005d44 <SAI_Disable+0x5c>
    }
    count--;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	3b01      	subs	r3, #1
 8005d34:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d1e7      	bne.n	8005d14 <SAI_Disable+0x2c>

  return status;
 8005d44:	7afb      	ldrb	r3, [r7, #11]
}
 8005d46:	4618      	mov	r0, r3
 8005d48:	3714      	adds	r7, #20
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d50:	4770      	bx	lr
 8005d52:	bf00      	nop
 8005d54:	20000000 	.word	0x20000000
 8005d58:	95cbec1b 	.word	0x95cbec1b

08005d5c <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b084      	sub	sp, #16
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d68:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	681a      	ldr	r2, [r3, #0]
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8005d78:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005d8a:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d92:	2b20      	cmp	r3, #32
 8005d94:	d00a      	beq.n	8005dac <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 8005d96:	68f8      	ldr	r0, [r7, #12]
 8005d98:	f7ff ffa6 	bl	8005ce8 <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	685a      	ldr	r2, [r3, #4]
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f042 0208 	orr.w	r2, r2, #8
 8005daa:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	2201      	movs	r2, #1
 8005db0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	2200      	movs	r2, #0
 8005db8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8005dbc:	68f8      	ldr	r0, [r7, #12]
 8005dbe:	f7ff fe55 	bl	8005a6c <HAL_SAI_ErrorCallback>
#endif
}
 8005dc2:	bf00      	nop
 8005dc4:	3710      	adds	r7, #16
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	bd80      	pop	{r7, pc}

08005dca <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005dca:	b580      	push	{r7, lr}
 8005dcc:	b084      	sub	sp, #16
 8005dce:	af00      	add	r7, sp, #0
 8005dd0:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d101      	bne.n	8005ddc <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005dd8:	2301      	movs	r3, #1
 8005dda:	e095      	b.n	8005f08 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d108      	bne.n	8005df6 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	685b      	ldr	r3, [r3, #4]
 8005de8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005dec:	d009      	beq.n	8005e02 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2200      	movs	r2, #0
 8005df2:	61da      	str	r2, [r3, #28]
 8005df4:	e005      	b.n	8005e02 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2200      	movs	r2, #0
 8005e06:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005e0e:	b2db      	uxtb	r3, r3
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d106      	bne.n	8005e22 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2200      	movs	r2, #0
 8005e18:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005e1c:	6878      	ldr	r0, [r7, #4]
 8005e1e:	f7fb fb0d 	bl	800143c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2202      	movs	r2, #2
 8005e26:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	681a      	ldr	r2, [r3, #0]
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e38:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	68db      	ldr	r3, [r3, #12]
 8005e3e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005e42:	d902      	bls.n	8005e4a <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005e44:	2300      	movs	r3, #0
 8005e46:	60fb      	str	r3, [r7, #12]
 8005e48:	e002      	b.n	8005e50 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005e4a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005e4e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	68db      	ldr	r3, [r3, #12]
 8005e54:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005e58:	d007      	beq.n	8005e6a <HAL_SPI_Init+0xa0>
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	68db      	ldr	r3, [r3, #12]
 8005e5e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005e62:	d002      	beq.n	8005e6a <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2200      	movs	r2, #0
 8005e68:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	685b      	ldr	r3, [r3, #4]
 8005e6e:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	689b      	ldr	r3, [r3, #8]
 8005e76:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005e7a:	431a      	orrs	r2, r3
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	691b      	ldr	r3, [r3, #16]
 8005e80:	f003 0302 	and.w	r3, r3, #2
 8005e84:	431a      	orrs	r2, r3
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	695b      	ldr	r3, [r3, #20]
 8005e8a:	f003 0301 	and.w	r3, r3, #1
 8005e8e:	431a      	orrs	r2, r3
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	699b      	ldr	r3, [r3, #24]
 8005e94:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005e98:	431a      	orrs	r2, r3
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	69db      	ldr	r3, [r3, #28]
 8005e9e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005ea2:	431a      	orrs	r2, r3
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6a1b      	ldr	r3, [r3, #32]
 8005ea8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005eac:	ea42 0103 	orr.w	r1, r2, r3
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005eb4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	430a      	orrs	r2, r1
 8005ebe:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	699b      	ldr	r3, [r3, #24]
 8005ec4:	0c1b      	lsrs	r3, r3, #16
 8005ec6:	f003 0204 	and.w	r2, r3, #4
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ece:	f003 0310 	and.w	r3, r3, #16
 8005ed2:	431a      	orrs	r2, r3
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ed8:	f003 0308 	and.w	r3, r3, #8
 8005edc:	431a      	orrs	r2, r3
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	68db      	ldr	r3, [r3, #12]
 8005ee2:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005ee6:	ea42 0103 	orr.w	r1, r2, r3
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	430a      	orrs	r2, r1
 8005ef6:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2200      	movs	r2, #0
 8005efc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2201      	movs	r2, #1
 8005f02:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005f06:	2300      	movs	r3, #0
}
 8005f08:	4618      	mov	r0, r3
 8005f0a:	3710      	adds	r7, #16
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	bd80      	pop	{r7, pc}

08005f10 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b088      	sub	sp, #32
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	60f8      	str	r0, [r7, #12]
 8005f18:	60b9      	str	r1, [r7, #8]
 8005f1a:	603b      	str	r3, [r7, #0]
 8005f1c:	4613      	mov	r3, r2
 8005f1e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005f20:	f7fb fd70 	bl	8001a04 <HAL_GetTick>
 8005f24:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005f26:	88fb      	ldrh	r3, [r7, #6]
 8005f28:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005f30:	b2db      	uxtb	r3, r3
 8005f32:	2b01      	cmp	r3, #1
 8005f34:	d001      	beq.n	8005f3a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005f36:	2302      	movs	r3, #2
 8005f38:	e15c      	b.n	80061f4 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d002      	beq.n	8005f46 <HAL_SPI_Transmit+0x36>
 8005f40:	88fb      	ldrh	r3, [r7, #6]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d101      	bne.n	8005f4a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005f46:	2301      	movs	r3, #1
 8005f48:	e154      	b.n	80061f4 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005f50:	2b01      	cmp	r3, #1
 8005f52:	d101      	bne.n	8005f58 <HAL_SPI_Transmit+0x48>
 8005f54:	2302      	movs	r3, #2
 8005f56:	e14d      	b.n	80061f4 <HAL_SPI_Transmit+0x2e4>
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2203      	movs	r2, #3
 8005f64:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	68ba      	ldr	r2, [r7, #8]
 8005f72:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	88fa      	ldrh	r2, [r7, #6]
 8005f78:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	88fa      	ldrh	r2, [r7, #6]
 8005f7e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	2200      	movs	r2, #0
 8005f84:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	2200      	movs	r2, #0
 8005f92:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	2200      	movs	r2, #0
 8005f9a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	689b      	ldr	r3, [r3, #8]
 8005fa6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005faa:	d10f      	bne.n	8005fcc <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	681a      	ldr	r2, [r3, #0]
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005fba:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	681a      	ldr	r2, [r3, #0]
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005fca:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fd6:	2b40      	cmp	r3, #64	@ 0x40
 8005fd8:	d007      	beq.n	8005fea <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	681a      	ldr	r2, [r3, #0]
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005fe8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	68db      	ldr	r3, [r3, #12]
 8005fee:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005ff2:	d952      	bls.n	800609a <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d002      	beq.n	8006002 <HAL_SPI_Transmit+0xf2>
 8005ffc:	8b7b      	ldrh	r3, [r7, #26]
 8005ffe:	2b01      	cmp	r3, #1
 8006000:	d145      	bne.n	800608e <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006006:	881a      	ldrh	r2, [r3, #0]
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006012:	1c9a      	adds	r2, r3, #2
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800601c:	b29b      	uxth	r3, r3
 800601e:	3b01      	subs	r3, #1
 8006020:	b29a      	uxth	r2, r3
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006026:	e032      	b.n	800608e <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	689b      	ldr	r3, [r3, #8]
 800602e:	f003 0302 	and.w	r3, r3, #2
 8006032:	2b02      	cmp	r3, #2
 8006034:	d112      	bne.n	800605c <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800603a:	881a      	ldrh	r2, [r3, #0]
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006046:	1c9a      	adds	r2, r3, #2
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006050:	b29b      	uxth	r3, r3
 8006052:	3b01      	subs	r3, #1
 8006054:	b29a      	uxth	r2, r3
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800605a:	e018      	b.n	800608e <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800605c:	f7fb fcd2 	bl	8001a04 <HAL_GetTick>
 8006060:	4602      	mov	r2, r0
 8006062:	69fb      	ldr	r3, [r7, #28]
 8006064:	1ad3      	subs	r3, r2, r3
 8006066:	683a      	ldr	r2, [r7, #0]
 8006068:	429a      	cmp	r2, r3
 800606a:	d803      	bhi.n	8006074 <HAL_SPI_Transmit+0x164>
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006072:	d102      	bne.n	800607a <HAL_SPI_Transmit+0x16a>
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d109      	bne.n	800608e <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	2201      	movs	r2, #1
 800607e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	2200      	movs	r2, #0
 8006086:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800608a:	2303      	movs	r3, #3
 800608c:	e0b2      	b.n	80061f4 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006092:	b29b      	uxth	r3, r3
 8006094:	2b00      	cmp	r3, #0
 8006096:	d1c7      	bne.n	8006028 <HAL_SPI_Transmit+0x118>
 8006098:	e083      	b.n	80061a2 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d002      	beq.n	80060a8 <HAL_SPI_Transmit+0x198>
 80060a2:	8b7b      	ldrh	r3, [r7, #26]
 80060a4:	2b01      	cmp	r3, #1
 80060a6:	d177      	bne.n	8006198 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80060ac:	b29b      	uxth	r3, r3
 80060ae:	2b01      	cmp	r3, #1
 80060b0:	d912      	bls.n	80060d8 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060b6:	881a      	ldrh	r2, [r3, #0]
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060c2:	1c9a      	adds	r2, r3, #2
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80060cc:	b29b      	uxth	r3, r3
 80060ce:	3b02      	subs	r3, #2
 80060d0:	b29a      	uxth	r2, r3
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80060d6:	e05f      	b.n	8006198 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	330c      	adds	r3, #12
 80060e2:	7812      	ldrb	r2, [r2, #0]
 80060e4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060ea:	1c5a      	adds	r2, r3, #1
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80060f4:	b29b      	uxth	r3, r3
 80060f6:	3b01      	subs	r3, #1
 80060f8:	b29a      	uxth	r2, r3
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80060fe:	e04b      	b.n	8006198 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	689b      	ldr	r3, [r3, #8]
 8006106:	f003 0302 	and.w	r3, r3, #2
 800610a:	2b02      	cmp	r3, #2
 800610c:	d12b      	bne.n	8006166 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006112:	b29b      	uxth	r3, r3
 8006114:	2b01      	cmp	r3, #1
 8006116:	d912      	bls.n	800613e <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800611c:	881a      	ldrh	r2, [r3, #0]
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006128:	1c9a      	adds	r2, r3, #2
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006132:	b29b      	uxth	r3, r3
 8006134:	3b02      	subs	r3, #2
 8006136:	b29a      	uxth	r2, r3
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800613c:	e02c      	b.n	8006198 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	330c      	adds	r3, #12
 8006148:	7812      	ldrb	r2, [r2, #0]
 800614a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006150:	1c5a      	adds	r2, r3, #1
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800615a:	b29b      	uxth	r3, r3
 800615c:	3b01      	subs	r3, #1
 800615e:	b29a      	uxth	r2, r3
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006164:	e018      	b.n	8006198 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006166:	f7fb fc4d 	bl	8001a04 <HAL_GetTick>
 800616a:	4602      	mov	r2, r0
 800616c:	69fb      	ldr	r3, [r7, #28]
 800616e:	1ad3      	subs	r3, r2, r3
 8006170:	683a      	ldr	r2, [r7, #0]
 8006172:	429a      	cmp	r2, r3
 8006174:	d803      	bhi.n	800617e <HAL_SPI_Transmit+0x26e>
 8006176:	683b      	ldr	r3, [r7, #0]
 8006178:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800617c:	d102      	bne.n	8006184 <HAL_SPI_Transmit+0x274>
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d109      	bne.n	8006198 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	2201      	movs	r2, #1
 8006188:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	2200      	movs	r2, #0
 8006190:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006194:	2303      	movs	r3, #3
 8006196:	e02d      	b.n	80061f4 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800619c:	b29b      	uxth	r3, r3
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d1ae      	bne.n	8006100 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80061a2:	69fa      	ldr	r2, [r7, #28]
 80061a4:	6839      	ldr	r1, [r7, #0]
 80061a6:	68f8      	ldr	r0, [r7, #12]
 80061a8:	f000 f946 	bl	8006438 <SPI_EndRxTxTransaction>
 80061ac:	4603      	mov	r3, r0
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d002      	beq.n	80061b8 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	2220      	movs	r2, #32
 80061b6:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	689b      	ldr	r3, [r3, #8]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d10a      	bne.n	80061d6 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80061c0:	2300      	movs	r3, #0
 80061c2:	617b      	str	r3, [r7, #20]
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	68db      	ldr	r3, [r3, #12]
 80061ca:	617b      	str	r3, [r7, #20]
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	689b      	ldr	r3, [r3, #8]
 80061d2:	617b      	str	r3, [r7, #20]
 80061d4:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	2201      	movs	r2, #1
 80061da:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	2200      	movs	r2, #0
 80061e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d001      	beq.n	80061f2 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80061ee:	2301      	movs	r3, #1
 80061f0:	e000      	b.n	80061f4 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80061f2:	2300      	movs	r3, #0
  }
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	3720      	adds	r7, #32
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd80      	pop	{r7, pc}

080061fc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b088      	sub	sp, #32
 8006200:	af00      	add	r7, sp, #0
 8006202:	60f8      	str	r0, [r7, #12]
 8006204:	60b9      	str	r1, [r7, #8]
 8006206:	603b      	str	r3, [r7, #0]
 8006208:	4613      	mov	r3, r2
 800620a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800620c:	f7fb fbfa 	bl	8001a04 <HAL_GetTick>
 8006210:	4602      	mov	r2, r0
 8006212:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006214:	1a9b      	subs	r3, r3, r2
 8006216:	683a      	ldr	r2, [r7, #0]
 8006218:	4413      	add	r3, r2
 800621a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800621c:	f7fb fbf2 	bl	8001a04 <HAL_GetTick>
 8006220:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006222:	4b39      	ldr	r3, [pc, #228]	@ (8006308 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	015b      	lsls	r3, r3, #5
 8006228:	0d1b      	lsrs	r3, r3, #20
 800622a:	69fa      	ldr	r2, [r7, #28]
 800622c:	fb02 f303 	mul.w	r3, r2, r3
 8006230:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006232:	e054      	b.n	80062de <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800623a:	d050      	beq.n	80062de <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800623c:	f7fb fbe2 	bl	8001a04 <HAL_GetTick>
 8006240:	4602      	mov	r2, r0
 8006242:	69bb      	ldr	r3, [r7, #24]
 8006244:	1ad3      	subs	r3, r2, r3
 8006246:	69fa      	ldr	r2, [r7, #28]
 8006248:	429a      	cmp	r2, r3
 800624a:	d902      	bls.n	8006252 <SPI_WaitFlagStateUntilTimeout+0x56>
 800624c:	69fb      	ldr	r3, [r7, #28]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d13d      	bne.n	80062ce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	685a      	ldr	r2, [r3, #4]
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006260:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800626a:	d111      	bne.n	8006290 <SPI_WaitFlagStateUntilTimeout+0x94>
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	689b      	ldr	r3, [r3, #8]
 8006270:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006274:	d004      	beq.n	8006280 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	689b      	ldr	r3, [r3, #8]
 800627a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800627e:	d107      	bne.n	8006290 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	681a      	ldr	r2, [r3, #0]
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800628e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006294:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006298:	d10f      	bne.n	80062ba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	681a      	ldr	r2, [r3, #0]
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80062a8:	601a      	str	r2, [r3, #0]
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	681a      	ldr	r2, [r3, #0]
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80062b8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2201      	movs	r2, #1
 80062be:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	2200      	movs	r2, #0
 80062c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80062ca:	2303      	movs	r3, #3
 80062cc:	e017      	b.n	80062fe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d101      	bne.n	80062d8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80062d4:	2300      	movs	r3, #0
 80062d6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80062d8:	697b      	ldr	r3, [r7, #20]
 80062da:	3b01      	subs	r3, #1
 80062dc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	689a      	ldr	r2, [r3, #8]
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	4013      	ands	r3, r2
 80062e8:	68ba      	ldr	r2, [r7, #8]
 80062ea:	429a      	cmp	r2, r3
 80062ec:	bf0c      	ite	eq
 80062ee:	2301      	moveq	r3, #1
 80062f0:	2300      	movne	r3, #0
 80062f2:	b2db      	uxtb	r3, r3
 80062f4:	461a      	mov	r2, r3
 80062f6:	79fb      	ldrb	r3, [r7, #7]
 80062f8:	429a      	cmp	r2, r3
 80062fa:	d19b      	bne.n	8006234 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80062fc:	2300      	movs	r3, #0
}
 80062fe:	4618      	mov	r0, r3
 8006300:	3720      	adds	r7, #32
 8006302:	46bd      	mov	sp, r7
 8006304:	bd80      	pop	{r7, pc}
 8006306:	bf00      	nop
 8006308:	20000000 	.word	0x20000000

0800630c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b08a      	sub	sp, #40	@ 0x28
 8006310:	af00      	add	r7, sp, #0
 8006312:	60f8      	str	r0, [r7, #12]
 8006314:	60b9      	str	r1, [r7, #8]
 8006316:	607a      	str	r2, [r7, #4]
 8006318:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800631a:	2300      	movs	r3, #0
 800631c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800631e:	f7fb fb71 	bl	8001a04 <HAL_GetTick>
 8006322:	4602      	mov	r2, r0
 8006324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006326:	1a9b      	subs	r3, r3, r2
 8006328:	683a      	ldr	r2, [r7, #0]
 800632a:	4413      	add	r3, r2
 800632c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800632e:	f7fb fb69 	bl	8001a04 <HAL_GetTick>
 8006332:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	330c      	adds	r3, #12
 800633a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800633c:	4b3d      	ldr	r3, [pc, #244]	@ (8006434 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800633e:	681a      	ldr	r2, [r3, #0]
 8006340:	4613      	mov	r3, r2
 8006342:	009b      	lsls	r3, r3, #2
 8006344:	4413      	add	r3, r2
 8006346:	00da      	lsls	r2, r3, #3
 8006348:	1ad3      	subs	r3, r2, r3
 800634a:	0d1b      	lsrs	r3, r3, #20
 800634c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800634e:	fb02 f303 	mul.w	r3, r2, r3
 8006352:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006354:	e060      	b.n	8006418 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006356:	68bb      	ldr	r3, [r7, #8]
 8006358:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800635c:	d107      	bne.n	800636e <SPI_WaitFifoStateUntilTimeout+0x62>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d104      	bne.n	800636e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006364:	69fb      	ldr	r3, [r7, #28]
 8006366:	781b      	ldrb	r3, [r3, #0]
 8006368:	b2db      	uxtb	r3, r3
 800636a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800636c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006374:	d050      	beq.n	8006418 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006376:	f7fb fb45 	bl	8001a04 <HAL_GetTick>
 800637a:	4602      	mov	r2, r0
 800637c:	6a3b      	ldr	r3, [r7, #32]
 800637e:	1ad3      	subs	r3, r2, r3
 8006380:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006382:	429a      	cmp	r2, r3
 8006384:	d902      	bls.n	800638c <SPI_WaitFifoStateUntilTimeout+0x80>
 8006386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006388:	2b00      	cmp	r3, #0
 800638a:	d13d      	bne.n	8006408 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	685a      	ldr	r2, [r3, #4]
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800639a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	685b      	ldr	r3, [r3, #4]
 80063a0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80063a4:	d111      	bne.n	80063ca <SPI_WaitFifoStateUntilTimeout+0xbe>
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	689b      	ldr	r3, [r3, #8]
 80063aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063ae:	d004      	beq.n	80063ba <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	689b      	ldr	r3, [r3, #8]
 80063b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063b8:	d107      	bne.n	80063ca <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	681a      	ldr	r2, [r3, #0]
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80063c8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063d2:	d10f      	bne.n	80063f4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	681a      	ldr	r2, [r3, #0]
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80063e2:	601a      	str	r2, [r3, #0]
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	681a      	ldr	r2, [r3, #0]
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80063f2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	2201      	movs	r2, #1
 80063f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	2200      	movs	r2, #0
 8006400:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006404:	2303      	movs	r3, #3
 8006406:	e010      	b.n	800642a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006408:	69bb      	ldr	r3, [r7, #24]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d101      	bne.n	8006412 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800640e:	2300      	movs	r3, #0
 8006410:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006412:	69bb      	ldr	r3, [r7, #24]
 8006414:	3b01      	subs	r3, #1
 8006416:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	689a      	ldr	r2, [r3, #8]
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	4013      	ands	r3, r2
 8006422:	687a      	ldr	r2, [r7, #4]
 8006424:	429a      	cmp	r2, r3
 8006426:	d196      	bne.n	8006356 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006428:	2300      	movs	r3, #0
}
 800642a:	4618      	mov	r0, r3
 800642c:	3728      	adds	r7, #40	@ 0x28
 800642e:	46bd      	mov	sp, r7
 8006430:	bd80      	pop	{r7, pc}
 8006432:	bf00      	nop
 8006434:	20000000 	.word	0x20000000

08006438 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006438:	b580      	push	{r7, lr}
 800643a:	b086      	sub	sp, #24
 800643c:	af02      	add	r7, sp, #8
 800643e:	60f8      	str	r0, [r7, #12]
 8006440:	60b9      	str	r1, [r7, #8]
 8006442:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	9300      	str	r3, [sp, #0]
 8006448:	68bb      	ldr	r3, [r7, #8]
 800644a:	2200      	movs	r2, #0
 800644c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006450:	68f8      	ldr	r0, [r7, #12]
 8006452:	f7ff ff5b 	bl	800630c <SPI_WaitFifoStateUntilTimeout>
 8006456:	4603      	mov	r3, r0
 8006458:	2b00      	cmp	r3, #0
 800645a:	d007      	beq.n	800646c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006460:	f043 0220 	orr.w	r2, r3, #32
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006468:	2303      	movs	r3, #3
 800646a:	e027      	b.n	80064bc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	9300      	str	r3, [sp, #0]
 8006470:	68bb      	ldr	r3, [r7, #8]
 8006472:	2200      	movs	r2, #0
 8006474:	2180      	movs	r1, #128	@ 0x80
 8006476:	68f8      	ldr	r0, [r7, #12]
 8006478:	f7ff fec0 	bl	80061fc <SPI_WaitFlagStateUntilTimeout>
 800647c:	4603      	mov	r3, r0
 800647e:	2b00      	cmp	r3, #0
 8006480:	d007      	beq.n	8006492 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006486:	f043 0220 	orr.w	r2, r3, #32
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800648e:	2303      	movs	r3, #3
 8006490:	e014      	b.n	80064bc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	9300      	str	r3, [sp, #0]
 8006496:	68bb      	ldr	r3, [r7, #8]
 8006498:	2200      	movs	r2, #0
 800649a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800649e:	68f8      	ldr	r0, [r7, #12]
 80064a0:	f7ff ff34 	bl	800630c <SPI_WaitFifoStateUntilTimeout>
 80064a4:	4603      	mov	r3, r0
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d007      	beq.n	80064ba <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064ae:	f043 0220 	orr.w	r2, r3, #32
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80064b6:	2303      	movs	r3, #3
 80064b8:	e000      	b.n	80064bc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80064ba:	2300      	movs	r3, #0
}
 80064bc:	4618      	mov	r0, r3
 80064be:	3710      	adds	r7, #16
 80064c0:	46bd      	mov	sp, r7
 80064c2:	bd80      	pop	{r7, pc}

080064c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b082      	sub	sp, #8
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d101      	bne.n	80064d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80064d2:	2301      	movs	r3, #1
 80064d4:	e040      	b.n	8006558 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d106      	bne.n	80064ec <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2200      	movs	r2, #0
 80064e2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80064e6:	6878      	ldr	r0, [r7, #4]
 80064e8:	f7fb f996 	bl	8001818 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2224      	movs	r2, #36	@ 0x24
 80064f0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	681a      	ldr	r2, [r3, #0]
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f022 0201 	bic.w	r2, r2, #1
 8006500:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006506:	2b00      	cmp	r3, #0
 8006508:	d002      	beq.n	8006510 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800650a:	6878      	ldr	r0, [r7, #4]
 800650c:	f000 fc32 	bl	8006d74 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006510:	6878      	ldr	r0, [r7, #4]
 8006512:	f000 f977 	bl	8006804 <UART_SetConfig>
 8006516:	4603      	mov	r3, r0
 8006518:	2b01      	cmp	r3, #1
 800651a:	d101      	bne.n	8006520 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800651c:	2301      	movs	r3, #1
 800651e:	e01b      	b.n	8006558 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	685a      	ldr	r2, [r3, #4]
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800652e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	689a      	ldr	r2, [r3, #8]
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800653e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	681a      	ldr	r2, [r3, #0]
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f042 0201 	orr.w	r2, r2, #1
 800654e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006550:	6878      	ldr	r0, [r7, #4]
 8006552:	f000 fcb1 	bl	8006eb8 <UART_CheckIdleState>
 8006556:	4603      	mov	r3, r0
}
 8006558:	4618      	mov	r0, r3
 800655a:	3708      	adds	r7, #8
 800655c:	46bd      	mov	sp, r7
 800655e:	bd80      	pop	{r7, pc}

08006560 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006560:	b580      	push	{r7, lr}
 8006562:	b08a      	sub	sp, #40	@ 0x28
 8006564:	af02      	add	r7, sp, #8
 8006566:	60f8      	str	r0, [r7, #12]
 8006568:	60b9      	str	r1, [r7, #8]
 800656a:	603b      	str	r3, [r7, #0]
 800656c:	4613      	mov	r3, r2
 800656e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006574:	2b20      	cmp	r3, #32
 8006576:	d177      	bne.n	8006668 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006578:	68bb      	ldr	r3, [r7, #8]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d002      	beq.n	8006584 <HAL_UART_Transmit+0x24>
 800657e:	88fb      	ldrh	r3, [r7, #6]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d101      	bne.n	8006588 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006584:	2301      	movs	r3, #1
 8006586:	e070      	b.n	800666a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	2200      	movs	r2, #0
 800658c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2221      	movs	r2, #33	@ 0x21
 8006594:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006596:	f7fb fa35 	bl	8001a04 <HAL_GetTick>
 800659a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	88fa      	ldrh	r2, [r7, #6]
 80065a0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	88fa      	ldrh	r2, [r7, #6]
 80065a8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	689b      	ldr	r3, [r3, #8]
 80065b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065b4:	d108      	bne.n	80065c8 <HAL_UART_Transmit+0x68>
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	691b      	ldr	r3, [r3, #16]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d104      	bne.n	80065c8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80065be:	2300      	movs	r3, #0
 80065c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80065c2:	68bb      	ldr	r3, [r7, #8]
 80065c4:	61bb      	str	r3, [r7, #24]
 80065c6:	e003      	b.n	80065d0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80065c8:	68bb      	ldr	r3, [r7, #8]
 80065ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80065cc:	2300      	movs	r3, #0
 80065ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80065d0:	e02f      	b.n	8006632 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	9300      	str	r3, [sp, #0]
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	2200      	movs	r2, #0
 80065da:	2180      	movs	r1, #128	@ 0x80
 80065dc:	68f8      	ldr	r0, [r7, #12]
 80065de:	f000 fd13 	bl	8007008 <UART_WaitOnFlagUntilTimeout>
 80065e2:	4603      	mov	r3, r0
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d004      	beq.n	80065f2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	2220      	movs	r2, #32
 80065ec:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80065ee:	2303      	movs	r3, #3
 80065f0:	e03b      	b.n	800666a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80065f2:	69fb      	ldr	r3, [r7, #28]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d10b      	bne.n	8006610 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80065f8:	69bb      	ldr	r3, [r7, #24]
 80065fa:	881a      	ldrh	r2, [r3, #0]
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006604:	b292      	uxth	r2, r2
 8006606:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006608:	69bb      	ldr	r3, [r7, #24]
 800660a:	3302      	adds	r3, #2
 800660c:	61bb      	str	r3, [r7, #24]
 800660e:	e007      	b.n	8006620 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006610:	69fb      	ldr	r3, [r7, #28]
 8006612:	781a      	ldrb	r2, [r3, #0]
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800661a:	69fb      	ldr	r3, [r7, #28]
 800661c:	3301      	adds	r3, #1
 800661e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006626:	b29b      	uxth	r3, r3
 8006628:	3b01      	subs	r3, #1
 800662a:	b29a      	uxth	r2, r3
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006638:	b29b      	uxth	r3, r3
 800663a:	2b00      	cmp	r3, #0
 800663c:	d1c9      	bne.n	80065d2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	9300      	str	r3, [sp, #0]
 8006642:	697b      	ldr	r3, [r7, #20]
 8006644:	2200      	movs	r2, #0
 8006646:	2140      	movs	r1, #64	@ 0x40
 8006648:	68f8      	ldr	r0, [r7, #12]
 800664a:	f000 fcdd 	bl	8007008 <UART_WaitOnFlagUntilTimeout>
 800664e:	4603      	mov	r3, r0
 8006650:	2b00      	cmp	r3, #0
 8006652:	d004      	beq.n	800665e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	2220      	movs	r2, #32
 8006658:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800665a:	2303      	movs	r3, #3
 800665c:	e005      	b.n	800666a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	2220      	movs	r2, #32
 8006662:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006664:	2300      	movs	r3, #0
 8006666:	e000      	b.n	800666a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006668:	2302      	movs	r3, #2
  }
}
 800666a:	4618      	mov	r0, r3
 800666c:	3720      	adds	r7, #32
 800666e:	46bd      	mov	sp, r7
 8006670:	bd80      	pop	{r7, pc}

08006672 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006672:	b580      	push	{r7, lr}
 8006674:	b08a      	sub	sp, #40	@ 0x28
 8006676:	af02      	add	r7, sp, #8
 8006678:	60f8      	str	r0, [r7, #12]
 800667a:	60b9      	str	r1, [r7, #8]
 800667c:	603b      	str	r3, [r7, #0]
 800667e:	4613      	mov	r3, r2
 8006680:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006688:	2b20      	cmp	r3, #32
 800668a:	f040 80b6 	bne.w	80067fa <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d002      	beq.n	800669a <HAL_UART_Receive+0x28>
 8006694:	88fb      	ldrh	r3, [r7, #6]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d101      	bne.n	800669e <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800669a:	2301      	movs	r3, #1
 800669c:	e0ae      	b.n	80067fc <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	2200      	movs	r2, #0
 80066a2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	2222      	movs	r2, #34	@ 0x22
 80066aa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	2200      	movs	r2, #0
 80066b2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80066b4:	f7fb f9a6 	bl	8001a04 <HAL_GetTick>
 80066b8:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	88fa      	ldrh	r2, [r7, #6]
 80066be:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	88fa      	ldrh	r2, [r7, #6]
 80066c6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	689b      	ldr	r3, [r3, #8]
 80066ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066d2:	d10e      	bne.n	80066f2 <HAL_UART_Receive+0x80>
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	691b      	ldr	r3, [r3, #16]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d105      	bne.n	80066e8 <HAL_UART_Receive+0x76>
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80066e2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80066e6:	e02d      	b.n	8006744 <HAL_UART_Receive+0xd2>
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	22ff      	movs	r2, #255	@ 0xff
 80066ec:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80066f0:	e028      	b.n	8006744 <HAL_UART_Receive+0xd2>
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	689b      	ldr	r3, [r3, #8]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d10d      	bne.n	8006716 <HAL_UART_Receive+0xa4>
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	691b      	ldr	r3, [r3, #16]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d104      	bne.n	800670c <HAL_UART_Receive+0x9a>
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	22ff      	movs	r2, #255	@ 0xff
 8006706:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800670a:	e01b      	b.n	8006744 <HAL_UART_Receive+0xd2>
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	227f      	movs	r2, #127	@ 0x7f
 8006710:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006714:	e016      	b.n	8006744 <HAL_UART_Receive+0xd2>
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	689b      	ldr	r3, [r3, #8]
 800671a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800671e:	d10d      	bne.n	800673c <HAL_UART_Receive+0xca>
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	691b      	ldr	r3, [r3, #16]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d104      	bne.n	8006732 <HAL_UART_Receive+0xc0>
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	227f      	movs	r2, #127	@ 0x7f
 800672c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006730:	e008      	b.n	8006744 <HAL_UART_Receive+0xd2>
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	223f      	movs	r2, #63	@ 0x3f
 8006736:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800673a:	e003      	b.n	8006744 <HAL_UART_Receive+0xd2>
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	2200      	movs	r2, #0
 8006740:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800674a:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	689b      	ldr	r3, [r3, #8]
 8006750:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006754:	d108      	bne.n	8006768 <HAL_UART_Receive+0xf6>
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	691b      	ldr	r3, [r3, #16]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d104      	bne.n	8006768 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800675e:	2300      	movs	r3, #0
 8006760:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006762:	68bb      	ldr	r3, [r7, #8]
 8006764:	61bb      	str	r3, [r7, #24]
 8006766:	e003      	b.n	8006770 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800676c:	2300      	movs	r3, #0
 800676e:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8006770:	e037      	b.n	80067e2 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	9300      	str	r3, [sp, #0]
 8006776:	697b      	ldr	r3, [r7, #20]
 8006778:	2200      	movs	r2, #0
 800677a:	2120      	movs	r1, #32
 800677c:	68f8      	ldr	r0, [r7, #12]
 800677e:	f000 fc43 	bl	8007008 <UART_WaitOnFlagUntilTimeout>
 8006782:	4603      	mov	r3, r0
 8006784:	2b00      	cmp	r3, #0
 8006786:	d005      	beq.n	8006794 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	2220      	movs	r2, #32
 800678c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8006790:	2303      	movs	r3, #3
 8006792:	e033      	b.n	80067fc <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8006794:	69fb      	ldr	r3, [r7, #28]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d10c      	bne.n	80067b4 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80067a0:	b29a      	uxth	r2, r3
 80067a2:	8a7b      	ldrh	r3, [r7, #18]
 80067a4:	4013      	ands	r3, r2
 80067a6:	b29a      	uxth	r2, r3
 80067a8:	69bb      	ldr	r3, [r7, #24]
 80067aa:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80067ac:	69bb      	ldr	r3, [r7, #24]
 80067ae:	3302      	adds	r3, #2
 80067b0:	61bb      	str	r3, [r7, #24]
 80067b2:	e00d      	b.n	80067d0 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80067ba:	b29b      	uxth	r3, r3
 80067bc:	b2da      	uxtb	r2, r3
 80067be:	8a7b      	ldrh	r3, [r7, #18]
 80067c0:	b2db      	uxtb	r3, r3
 80067c2:	4013      	ands	r3, r2
 80067c4:	b2da      	uxtb	r2, r3
 80067c6:	69fb      	ldr	r3, [r7, #28]
 80067c8:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80067ca:	69fb      	ldr	r3, [r7, #28]
 80067cc:	3301      	adds	r3, #1
 80067ce:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80067d6:	b29b      	uxth	r3, r3
 80067d8:	3b01      	subs	r3, #1
 80067da:	b29a      	uxth	r2, r3
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80067e8:	b29b      	uxth	r3, r3
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d1c1      	bne.n	8006772 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	2220      	movs	r2, #32
 80067f2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 80067f6:	2300      	movs	r3, #0
 80067f8:	e000      	b.n	80067fc <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 80067fa:	2302      	movs	r3, #2
  }
}
 80067fc:	4618      	mov	r0, r3
 80067fe:	3720      	adds	r7, #32
 8006800:	46bd      	mov	sp, r7
 8006802:	bd80      	pop	{r7, pc}

08006804 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006804:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006808:	b08a      	sub	sp, #40	@ 0x28
 800680a:	af00      	add	r7, sp, #0
 800680c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800680e:	2300      	movs	r3, #0
 8006810:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	689a      	ldr	r2, [r3, #8]
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	691b      	ldr	r3, [r3, #16]
 800681c:	431a      	orrs	r2, r3
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	695b      	ldr	r3, [r3, #20]
 8006822:	431a      	orrs	r2, r3
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	69db      	ldr	r3, [r3, #28]
 8006828:	4313      	orrs	r3, r2
 800682a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	681a      	ldr	r2, [r3, #0]
 8006832:	4ba4      	ldr	r3, [pc, #656]	@ (8006ac4 <UART_SetConfig+0x2c0>)
 8006834:	4013      	ands	r3, r2
 8006836:	68fa      	ldr	r2, [r7, #12]
 8006838:	6812      	ldr	r2, [r2, #0]
 800683a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800683c:	430b      	orrs	r3, r1
 800683e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	685b      	ldr	r3, [r3, #4]
 8006846:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	68da      	ldr	r2, [r3, #12]
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	430a      	orrs	r2, r1
 8006854:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	699b      	ldr	r3, [r3, #24]
 800685a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	4a99      	ldr	r2, [pc, #612]	@ (8006ac8 <UART_SetConfig+0x2c4>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d004      	beq.n	8006870 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	6a1b      	ldr	r3, [r3, #32]
 800686a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800686c:	4313      	orrs	r3, r2
 800686e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	689b      	ldr	r3, [r3, #8]
 8006876:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006880:	430a      	orrs	r2, r1
 8006882:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	4a90      	ldr	r2, [pc, #576]	@ (8006acc <UART_SetConfig+0x2c8>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d126      	bne.n	80068dc <UART_SetConfig+0xd8>
 800688e:	4b90      	ldr	r3, [pc, #576]	@ (8006ad0 <UART_SetConfig+0x2cc>)
 8006890:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006894:	f003 0303 	and.w	r3, r3, #3
 8006898:	2b03      	cmp	r3, #3
 800689a:	d81b      	bhi.n	80068d4 <UART_SetConfig+0xd0>
 800689c:	a201      	add	r2, pc, #4	@ (adr r2, 80068a4 <UART_SetConfig+0xa0>)
 800689e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068a2:	bf00      	nop
 80068a4:	080068b5 	.word	0x080068b5
 80068a8:	080068c5 	.word	0x080068c5
 80068ac:	080068bd 	.word	0x080068bd
 80068b0:	080068cd 	.word	0x080068cd
 80068b4:	2301      	movs	r3, #1
 80068b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068ba:	e116      	b.n	8006aea <UART_SetConfig+0x2e6>
 80068bc:	2302      	movs	r3, #2
 80068be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068c2:	e112      	b.n	8006aea <UART_SetConfig+0x2e6>
 80068c4:	2304      	movs	r3, #4
 80068c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068ca:	e10e      	b.n	8006aea <UART_SetConfig+0x2e6>
 80068cc:	2308      	movs	r3, #8
 80068ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068d2:	e10a      	b.n	8006aea <UART_SetConfig+0x2e6>
 80068d4:	2310      	movs	r3, #16
 80068d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068da:	e106      	b.n	8006aea <UART_SetConfig+0x2e6>
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	4a7c      	ldr	r2, [pc, #496]	@ (8006ad4 <UART_SetConfig+0x2d0>)
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d138      	bne.n	8006958 <UART_SetConfig+0x154>
 80068e6:	4b7a      	ldr	r3, [pc, #488]	@ (8006ad0 <UART_SetConfig+0x2cc>)
 80068e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068ec:	f003 030c 	and.w	r3, r3, #12
 80068f0:	2b0c      	cmp	r3, #12
 80068f2:	d82d      	bhi.n	8006950 <UART_SetConfig+0x14c>
 80068f4:	a201      	add	r2, pc, #4	@ (adr r2, 80068fc <UART_SetConfig+0xf8>)
 80068f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068fa:	bf00      	nop
 80068fc:	08006931 	.word	0x08006931
 8006900:	08006951 	.word	0x08006951
 8006904:	08006951 	.word	0x08006951
 8006908:	08006951 	.word	0x08006951
 800690c:	08006941 	.word	0x08006941
 8006910:	08006951 	.word	0x08006951
 8006914:	08006951 	.word	0x08006951
 8006918:	08006951 	.word	0x08006951
 800691c:	08006939 	.word	0x08006939
 8006920:	08006951 	.word	0x08006951
 8006924:	08006951 	.word	0x08006951
 8006928:	08006951 	.word	0x08006951
 800692c:	08006949 	.word	0x08006949
 8006930:	2300      	movs	r3, #0
 8006932:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006936:	e0d8      	b.n	8006aea <UART_SetConfig+0x2e6>
 8006938:	2302      	movs	r3, #2
 800693a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800693e:	e0d4      	b.n	8006aea <UART_SetConfig+0x2e6>
 8006940:	2304      	movs	r3, #4
 8006942:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006946:	e0d0      	b.n	8006aea <UART_SetConfig+0x2e6>
 8006948:	2308      	movs	r3, #8
 800694a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800694e:	e0cc      	b.n	8006aea <UART_SetConfig+0x2e6>
 8006950:	2310      	movs	r3, #16
 8006952:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006956:	e0c8      	b.n	8006aea <UART_SetConfig+0x2e6>
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	4a5e      	ldr	r2, [pc, #376]	@ (8006ad8 <UART_SetConfig+0x2d4>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d125      	bne.n	80069ae <UART_SetConfig+0x1aa>
 8006962:	4b5b      	ldr	r3, [pc, #364]	@ (8006ad0 <UART_SetConfig+0x2cc>)
 8006964:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006968:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800696c:	2b30      	cmp	r3, #48	@ 0x30
 800696e:	d016      	beq.n	800699e <UART_SetConfig+0x19a>
 8006970:	2b30      	cmp	r3, #48	@ 0x30
 8006972:	d818      	bhi.n	80069a6 <UART_SetConfig+0x1a2>
 8006974:	2b20      	cmp	r3, #32
 8006976:	d00a      	beq.n	800698e <UART_SetConfig+0x18a>
 8006978:	2b20      	cmp	r3, #32
 800697a:	d814      	bhi.n	80069a6 <UART_SetConfig+0x1a2>
 800697c:	2b00      	cmp	r3, #0
 800697e:	d002      	beq.n	8006986 <UART_SetConfig+0x182>
 8006980:	2b10      	cmp	r3, #16
 8006982:	d008      	beq.n	8006996 <UART_SetConfig+0x192>
 8006984:	e00f      	b.n	80069a6 <UART_SetConfig+0x1a2>
 8006986:	2300      	movs	r3, #0
 8006988:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800698c:	e0ad      	b.n	8006aea <UART_SetConfig+0x2e6>
 800698e:	2302      	movs	r3, #2
 8006990:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006994:	e0a9      	b.n	8006aea <UART_SetConfig+0x2e6>
 8006996:	2304      	movs	r3, #4
 8006998:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800699c:	e0a5      	b.n	8006aea <UART_SetConfig+0x2e6>
 800699e:	2308      	movs	r3, #8
 80069a0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80069a4:	e0a1      	b.n	8006aea <UART_SetConfig+0x2e6>
 80069a6:	2310      	movs	r3, #16
 80069a8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80069ac:	e09d      	b.n	8006aea <UART_SetConfig+0x2e6>
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	4a4a      	ldr	r2, [pc, #296]	@ (8006adc <UART_SetConfig+0x2d8>)
 80069b4:	4293      	cmp	r3, r2
 80069b6:	d125      	bne.n	8006a04 <UART_SetConfig+0x200>
 80069b8:	4b45      	ldr	r3, [pc, #276]	@ (8006ad0 <UART_SetConfig+0x2cc>)
 80069ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069be:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80069c2:	2bc0      	cmp	r3, #192	@ 0xc0
 80069c4:	d016      	beq.n	80069f4 <UART_SetConfig+0x1f0>
 80069c6:	2bc0      	cmp	r3, #192	@ 0xc0
 80069c8:	d818      	bhi.n	80069fc <UART_SetConfig+0x1f8>
 80069ca:	2b80      	cmp	r3, #128	@ 0x80
 80069cc:	d00a      	beq.n	80069e4 <UART_SetConfig+0x1e0>
 80069ce:	2b80      	cmp	r3, #128	@ 0x80
 80069d0:	d814      	bhi.n	80069fc <UART_SetConfig+0x1f8>
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d002      	beq.n	80069dc <UART_SetConfig+0x1d8>
 80069d6:	2b40      	cmp	r3, #64	@ 0x40
 80069d8:	d008      	beq.n	80069ec <UART_SetConfig+0x1e8>
 80069da:	e00f      	b.n	80069fc <UART_SetConfig+0x1f8>
 80069dc:	2300      	movs	r3, #0
 80069de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80069e2:	e082      	b.n	8006aea <UART_SetConfig+0x2e6>
 80069e4:	2302      	movs	r3, #2
 80069e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80069ea:	e07e      	b.n	8006aea <UART_SetConfig+0x2e6>
 80069ec:	2304      	movs	r3, #4
 80069ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80069f2:	e07a      	b.n	8006aea <UART_SetConfig+0x2e6>
 80069f4:	2308      	movs	r3, #8
 80069f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80069fa:	e076      	b.n	8006aea <UART_SetConfig+0x2e6>
 80069fc:	2310      	movs	r3, #16
 80069fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a02:	e072      	b.n	8006aea <UART_SetConfig+0x2e6>
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	4a35      	ldr	r2, [pc, #212]	@ (8006ae0 <UART_SetConfig+0x2dc>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d12a      	bne.n	8006a64 <UART_SetConfig+0x260>
 8006a0e:	4b30      	ldr	r3, [pc, #192]	@ (8006ad0 <UART_SetConfig+0x2cc>)
 8006a10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a14:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a18:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006a1c:	d01a      	beq.n	8006a54 <UART_SetConfig+0x250>
 8006a1e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006a22:	d81b      	bhi.n	8006a5c <UART_SetConfig+0x258>
 8006a24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a28:	d00c      	beq.n	8006a44 <UART_SetConfig+0x240>
 8006a2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a2e:	d815      	bhi.n	8006a5c <UART_SetConfig+0x258>
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d003      	beq.n	8006a3c <UART_SetConfig+0x238>
 8006a34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a38:	d008      	beq.n	8006a4c <UART_SetConfig+0x248>
 8006a3a:	e00f      	b.n	8006a5c <UART_SetConfig+0x258>
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a42:	e052      	b.n	8006aea <UART_SetConfig+0x2e6>
 8006a44:	2302      	movs	r3, #2
 8006a46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a4a:	e04e      	b.n	8006aea <UART_SetConfig+0x2e6>
 8006a4c:	2304      	movs	r3, #4
 8006a4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a52:	e04a      	b.n	8006aea <UART_SetConfig+0x2e6>
 8006a54:	2308      	movs	r3, #8
 8006a56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a5a:	e046      	b.n	8006aea <UART_SetConfig+0x2e6>
 8006a5c:	2310      	movs	r3, #16
 8006a5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a62:	e042      	b.n	8006aea <UART_SetConfig+0x2e6>
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	4a17      	ldr	r2, [pc, #92]	@ (8006ac8 <UART_SetConfig+0x2c4>)
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d13a      	bne.n	8006ae4 <UART_SetConfig+0x2e0>
 8006a6e:	4b18      	ldr	r3, [pc, #96]	@ (8006ad0 <UART_SetConfig+0x2cc>)
 8006a70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a74:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006a78:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006a7c:	d01a      	beq.n	8006ab4 <UART_SetConfig+0x2b0>
 8006a7e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006a82:	d81b      	bhi.n	8006abc <UART_SetConfig+0x2b8>
 8006a84:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006a88:	d00c      	beq.n	8006aa4 <UART_SetConfig+0x2a0>
 8006a8a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006a8e:	d815      	bhi.n	8006abc <UART_SetConfig+0x2b8>
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d003      	beq.n	8006a9c <UART_SetConfig+0x298>
 8006a94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a98:	d008      	beq.n	8006aac <UART_SetConfig+0x2a8>
 8006a9a:	e00f      	b.n	8006abc <UART_SetConfig+0x2b8>
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006aa2:	e022      	b.n	8006aea <UART_SetConfig+0x2e6>
 8006aa4:	2302      	movs	r3, #2
 8006aa6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006aaa:	e01e      	b.n	8006aea <UART_SetConfig+0x2e6>
 8006aac:	2304      	movs	r3, #4
 8006aae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ab2:	e01a      	b.n	8006aea <UART_SetConfig+0x2e6>
 8006ab4:	2308      	movs	r3, #8
 8006ab6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006aba:	e016      	b.n	8006aea <UART_SetConfig+0x2e6>
 8006abc:	2310      	movs	r3, #16
 8006abe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ac2:	e012      	b.n	8006aea <UART_SetConfig+0x2e6>
 8006ac4:	efff69f3 	.word	0xefff69f3
 8006ac8:	40008000 	.word	0x40008000
 8006acc:	40013800 	.word	0x40013800
 8006ad0:	40021000 	.word	0x40021000
 8006ad4:	40004400 	.word	0x40004400
 8006ad8:	40004800 	.word	0x40004800
 8006adc:	40004c00 	.word	0x40004c00
 8006ae0:	40005000 	.word	0x40005000
 8006ae4:	2310      	movs	r3, #16
 8006ae6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	4a9f      	ldr	r2, [pc, #636]	@ (8006d6c <UART_SetConfig+0x568>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d17a      	bne.n	8006bea <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006af4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006af8:	2b08      	cmp	r3, #8
 8006afa:	d824      	bhi.n	8006b46 <UART_SetConfig+0x342>
 8006afc:	a201      	add	r2, pc, #4	@ (adr r2, 8006b04 <UART_SetConfig+0x300>)
 8006afe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b02:	bf00      	nop
 8006b04:	08006b29 	.word	0x08006b29
 8006b08:	08006b47 	.word	0x08006b47
 8006b0c:	08006b31 	.word	0x08006b31
 8006b10:	08006b47 	.word	0x08006b47
 8006b14:	08006b37 	.word	0x08006b37
 8006b18:	08006b47 	.word	0x08006b47
 8006b1c:	08006b47 	.word	0x08006b47
 8006b20:	08006b47 	.word	0x08006b47
 8006b24:	08006b3f 	.word	0x08006b3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b28:	f7fd f84c 	bl	8003bc4 <HAL_RCC_GetPCLK1Freq>
 8006b2c:	61f8      	str	r0, [r7, #28]
        break;
 8006b2e:	e010      	b.n	8006b52 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b30:	4b8f      	ldr	r3, [pc, #572]	@ (8006d70 <UART_SetConfig+0x56c>)
 8006b32:	61fb      	str	r3, [r7, #28]
        break;
 8006b34:	e00d      	b.n	8006b52 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b36:	f7fc ffad 	bl	8003a94 <HAL_RCC_GetSysClockFreq>
 8006b3a:	61f8      	str	r0, [r7, #28]
        break;
 8006b3c:	e009      	b.n	8006b52 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b42:	61fb      	str	r3, [r7, #28]
        break;
 8006b44:	e005      	b.n	8006b52 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8006b46:	2300      	movs	r3, #0
 8006b48:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006b50:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006b52:	69fb      	ldr	r3, [r7, #28]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	f000 80fb 	beq.w	8006d50 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	685a      	ldr	r2, [r3, #4]
 8006b5e:	4613      	mov	r3, r2
 8006b60:	005b      	lsls	r3, r3, #1
 8006b62:	4413      	add	r3, r2
 8006b64:	69fa      	ldr	r2, [r7, #28]
 8006b66:	429a      	cmp	r2, r3
 8006b68:	d305      	bcc.n	8006b76 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	685b      	ldr	r3, [r3, #4]
 8006b6e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006b70:	69fa      	ldr	r2, [r7, #28]
 8006b72:	429a      	cmp	r2, r3
 8006b74:	d903      	bls.n	8006b7e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8006b76:	2301      	movs	r3, #1
 8006b78:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006b7c:	e0e8      	b.n	8006d50 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006b7e:	69fb      	ldr	r3, [r7, #28]
 8006b80:	2200      	movs	r2, #0
 8006b82:	461c      	mov	r4, r3
 8006b84:	4615      	mov	r5, r2
 8006b86:	f04f 0200 	mov.w	r2, #0
 8006b8a:	f04f 0300 	mov.w	r3, #0
 8006b8e:	022b      	lsls	r3, r5, #8
 8006b90:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006b94:	0222      	lsls	r2, r4, #8
 8006b96:	68f9      	ldr	r1, [r7, #12]
 8006b98:	6849      	ldr	r1, [r1, #4]
 8006b9a:	0849      	lsrs	r1, r1, #1
 8006b9c:	2000      	movs	r0, #0
 8006b9e:	4688      	mov	r8, r1
 8006ba0:	4681      	mov	r9, r0
 8006ba2:	eb12 0a08 	adds.w	sl, r2, r8
 8006ba6:	eb43 0b09 	adc.w	fp, r3, r9
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	685b      	ldr	r3, [r3, #4]
 8006bae:	2200      	movs	r2, #0
 8006bb0:	603b      	str	r3, [r7, #0]
 8006bb2:	607a      	str	r2, [r7, #4]
 8006bb4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006bb8:	4650      	mov	r0, sl
 8006bba:	4659      	mov	r1, fp
 8006bbc:	f7f9 fb68 	bl	8000290 <__aeabi_uldivmod>
 8006bc0:	4602      	mov	r2, r0
 8006bc2:	460b      	mov	r3, r1
 8006bc4:	4613      	mov	r3, r2
 8006bc6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006bc8:	69bb      	ldr	r3, [r7, #24]
 8006bca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006bce:	d308      	bcc.n	8006be2 <UART_SetConfig+0x3de>
 8006bd0:	69bb      	ldr	r3, [r7, #24]
 8006bd2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006bd6:	d204      	bcs.n	8006be2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	69ba      	ldr	r2, [r7, #24]
 8006bde:	60da      	str	r2, [r3, #12]
 8006be0:	e0b6      	b.n	8006d50 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8006be2:	2301      	movs	r3, #1
 8006be4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006be8:	e0b2      	b.n	8006d50 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	69db      	ldr	r3, [r3, #28]
 8006bee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006bf2:	d15e      	bne.n	8006cb2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006bf4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006bf8:	2b08      	cmp	r3, #8
 8006bfa:	d828      	bhi.n	8006c4e <UART_SetConfig+0x44a>
 8006bfc:	a201      	add	r2, pc, #4	@ (adr r2, 8006c04 <UART_SetConfig+0x400>)
 8006bfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c02:	bf00      	nop
 8006c04:	08006c29 	.word	0x08006c29
 8006c08:	08006c31 	.word	0x08006c31
 8006c0c:	08006c39 	.word	0x08006c39
 8006c10:	08006c4f 	.word	0x08006c4f
 8006c14:	08006c3f 	.word	0x08006c3f
 8006c18:	08006c4f 	.word	0x08006c4f
 8006c1c:	08006c4f 	.word	0x08006c4f
 8006c20:	08006c4f 	.word	0x08006c4f
 8006c24:	08006c47 	.word	0x08006c47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c28:	f7fc ffcc 	bl	8003bc4 <HAL_RCC_GetPCLK1Freq>
 8006c2c:	61f8      	str	r0, [r7, #28]
        break;
 8006c2e:	e014      	b.n	8006c5a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006c30:	f7fc ffde 	bl	8003bf0 <HAL_RCC_GetPCLK2Freq>
 8006c34:	61f8      	str	r0, [r7, #28]
        break;
 8006c36:	e010      	b.n	8006c5a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006c38:	4b4d      	ldr	r3, [pc, #308]	@ (8006d70 <UART_SetConfig+0x56c>)
 8006c3a:	61fb      	str	r3, [r7, #28]
        break;
 8006c3c:	e00d      	b.n	8006c5a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c3e:	f7fc ff29 	bl	8003a94 <HAL_RCC_GetSysClockFreq>
 8006c42:	61f8      	str	r0, [r7, #28]
        break;
 8006c44:	e009      	b.n	8006c5a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c4a:	61fb      	str	r3, [r7, #28]
        break;
 8006c4c:	e005      	b.n	8006c5a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8006c4e:	2300      	movs	r3, #0
 8006c50:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006c52:	2301      	movs	r3, #1
 8006c54:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006c58:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006c5a:	69fb      	ldr	r3, [r7, #28]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d077      	beq.n	8006d50 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006c60:	69fb      	ldr	r3, [r7, #28]
 8006c62:	005a      	lsls	r2, r3, #1
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	685b      	ldr	r3, [r3, #4]
 8006c68:	085b      	lsrs	r3, r3, #1
 8006c6a:	441a      	add	r2, r3
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	685b      	ldr	r3, [r3, #4]
 8006c70:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c74:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c76:	69bb      	ldr	r3, [r7, #24]
 8006c78:	2b0f      	cmp	r3, #15
 8006c7a:	d916      	bls.n	8006caa <UART_SetConfig+0x4a6>
 8006c7c:	69bb      	ldr	r3, [r7, #24]
 8006c7e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c82:	d212      	bcs.n	8006caa <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006c84:	69bb      	ldr	r3, [r7, #24]
 8006c86:	b29b      	uxth	r3, r3
 8006c88:	f023 030f 	bic.w	r3, r3, #15
 8006c8c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006c8e:	69bb      	ldr	r3, [r7, #24]
 8006c90:	085b      	lsrs	r3, r3, #1
 8006c92:	b29b      	uxth	r3, r3
 8006c94:	f003 0307 	and.w	r3, r3, #7
 8006c98:	b29a      	uxth	r2, r3
 8006c9a:	8afb      	ldrh	r3, [r7, #22]
 8006c9c:	4313      	orrs	r3, r2
 8006c9e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	8afa      	ldrh	r2, [r7, #22]
 8006ca6:	60da      	str	r2, [r3, #12]
 8006ca8:	e052      	b.n	8006d50 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006caa:	2301      	movs	r3, #1
 8006cac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006cb0:	e04e      	b.n	8006d50 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006cb2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006cb6:	2b08      	cmp	r3, #8
 8006cb8:	d827      	bhi.n	8006d0a <UART_SetConfig+0x506>
 8006cba:	a201      	add	r2, pc, #4	@ (adr r2, 8006cc0 <UART_SetConfig+0x4bc>)
 8006cbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cc0:	08006ce5 	.word	0x08006ce5
 8006cc4:	08006ced 	.word	0x08006ced
 8006cc8:	08006cf5 	.word	0x08006cf5
 8006ccc:	08006d0b 	.word	0x08006d0b
 8006cd0:	08006cfb 	.word	0x08006cfb
 8006cd4:	08006d0b 	.word	0x08006d0b
 8006cd8:	08006d0b 	.word	0x08006d0b
 8006cdc:	08006d0b 	.word	0x08006d0b
 8006ce0:	08006d03 	.word	0x08006d03
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ce4:	f7fc ff6e 	bl	8003bc4 <HAL_RCC_GetPCLK1Freq>
 8006ce8:	61f8      	str	r0, [r7, #28]
        break;
 8006cea:	e014      	b.n	8006d16 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006cec:	f7fc ff80 	bl	8003bf0 <HAL_RCC_GetPCLK2Freq>
 8006cf0:	61f8      	str	r0, [r7, #28]
        break;
 8006cf2:	e010      	b.n	8006d16 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006cf4:	4b1e      	ldr	r3, [pc, #120]	@ (8006d70 <UART_SetConfig+0x56c>)
 8006cf6:	61fb      	str	r3, [r7, #28]
        break;
 8006cf8:	e00d      	b.n	8006d16 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006cfa:	f7fc fecb 	bl	8003a94 <HAL_RCC_GetSysClockFreq>
 8006cfe:	61f8      	str	r0, [r7, #28]
        break;
 8006d00:	e009      	b.n	8006d16 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d06:	61fb      	str	r3, [r7, #28]
        break;
 8006d08:	e005      	b.n	8006d16 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006d0e:	2301      	movs	r3, #1
 8006d10:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006d14:	bf00      	nop
    }

    if (pclk != 0U)
 8006d16:	69fb      	ldr	r3, [r7, #28]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d019      	beq.n	8006d50 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	685b      	ldr	r3, [r3, #4]
 8006d20:	085a      	lsrs	r2, r3, #1
 8006d22:	69fb      	ldr	r3, [r7, #28]
 8006d24:	441a      	add	r2, r3
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	685b      	ldr	r3, [r3, #4]
 8006d2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d2e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006d30:	69bb      	ldr	r3, [r7, #24]
 8006d32:	2b0f      	cmp	r3, #15
 8006d34:	d909      	bls.n	8006d4a <UART_SetConfig+0x546>
 8006d36:	69bb      	ldr	r3, [r7, #24]
 8006d38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d3c:	d205      	bcs.n	8006d4a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006d3e:	69bb      	ldr	r3, [r7, #24]
 8006d40:	b29a      	uxth	r2, r3
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	60da      	str	r2, [r3, #12]
 8006d48:	e002      	b.n	8006d50 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	2200      	movs	r2, #0
 8006d54:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006d5c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8006d60:	4618      	mov	r0, r3
 8006d62:	3728      	adds	r7, #40	@ 0x28
 8006d64:	46bd      	mov	sp, r7
 8006d66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006d6a:	bf00      	nop
 8006d6c:	40008000 	.word	0x40008000
 8006d70:	00f42400 	.word	0x00f42400

08006d74 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006d74:	b480      	push	{r7}
 8006d76:	b083      	sub	sp, #12
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d80:	f003 0308 	and.w	r3, r3, #8
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d00a      	beq.n	8006d9e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	685b      	ldr	r3, [r3, #4]
 8006d8e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	430a      	orrs	r2, r1
 8006d9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006da2:	f003 0301 	and.w	r3, r3, #1
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d00a      	beq.n	8006dc0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	685b      	ldr	r3, [r3, #4]
 8006db0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	430a      	orrs	r2, r1
 8006dbe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dc4:	f003 0302 	and.w	r3, r3, #2
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d00a      	beq.n	8006de2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	685b      	ldr	r3, [r3, #4]
 8006dd2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	430a      	orrs	r2, r1
 8006de0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006de6:	f003 0304 	and.w	r3, r3, #4
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d00a      	beq.n	8006e04 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	685b      	ldr	r3, [r3, #4]
 8006df4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	430a      	orrs	r2, r1
 8006e02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e08:	f003 0310 	and.w	r3, r3, #16
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d00a      	beq.n	8006e26 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	689b      	ldr	r3, [r3, #8]
 8006e16:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	430a      	orrs	r2, r1
 8006e24:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e2a:	f003 0320 	and.w	r3, r3, #32
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d00a      	beq.n	8006e48 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	689b      	ldr	r3, [r3, #8]
 8006e38:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	430a      	orrs	r2, r1
 8006e46:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d01a      	beq.n	8006e8a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	685b      	ldr	r3, [r3, #4]
 8006e5a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	430a      	orrs	r2, r1
 8006e68:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006e72:	d10a      	bne.n	8006e8a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	685b      	ldr	r3, [r3, #4]
 8006e7a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	430a      	orrs	r2, r1
 8006e88:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d00a      	beq.n	8006eac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	685b      	ldr	r3, [r3, #4]
 8006e9c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	430a      	orrs	r2, r1
 8006eaa:	605a      	str	r2, [r3, #4]
  }
}
 8006eac:	bf00      	nop
 8006eae:	370c      	adds	r7, #12
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb6:	4770      	bx	lr

08006eb8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	b098      	sub	sp, #96	@ 0x60
 8006ebc:	af02      	add	r7, sp, #8
 8006ebe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006ec8:	f7fa fd9c 	bl	8001a04 <HAL_GetTick>
 8006ecc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f003 0308 	and.w	r3, r3, #8
 8006ed8:	2b08      	cmp	r3, #8
 8006eda:	d12e      	bne.n	8006f3a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006edc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006ee0:	9300      	str	r3, [sp, #0]
 8006ee2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006eea:	6878      	ldr	r0, [r7, #4]
 8006eec:	f000 f88c 	bl	8007008 <UART_WaitOnFlagUntilTimeout>
 8006ef0:	4603      	mov	r3, r0
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d021      	beq.n	8006f3a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006efc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006efe:	e853 3f00 	ldrex	r3, [r3]
 8006f02:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006f04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f06:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f0a:	653b      	str	r3, [r7, #80]	@ 0x50
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	461a      	mov	r2, r3
 8006f12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006f14:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f16:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f18:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006f1a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006f1c:	e841 2300 	strex	r3, r2, [r1]
 8006f20:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006f22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d1e6      	bne.n	8006ef6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2220      	movs	r2, #32
 8006f2c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2200      	movs	r2, #0
 8006f32:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006f36:	2303      	movs	r3, #3
 8006f38:	e062      	b.n	8007000 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	f003 0304 	and.w	r3, r3, #4
 8006f44:	2b04      	cmp	r3, #4
 8006f46:	d149      	bne.n	8006fdc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006f48:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006f4c:	9300      	str	r3, [sp, #0]
 8006f4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006f50:	2200      	movs	r2, #0
 8006f52:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006f56:	6878      	ldr	r0, [r7, #4]
 8006f58:	f000 f856 	bl	8007008 <UART_WaitOnFlagUntilTimeout>
 8006f5c:	4603      	mov	r3, r0
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d03c      	beq.n	8006fdc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f6a:	e853 3f00 	ldrex	r3, [r3]
 8006f6e:	623b      	str	r3, [r7, #32]
   return(result);
 8006f70:	6a3b      	ldr	r3, [r7, #32]
 8006f72:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006f76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	461a      	mov	r2, r3
 8006f7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f80:	633b      	str	r3, [r7, #48]	@ 0x30
 8006f82:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f84:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006f86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f88:	e841 2300 	strex	r3, r2, [r1]
 8006f8c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006f8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d1e6      	bne.n	8006f62 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	3308      	adds	r3, #8
 8006f9a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f9c:	693b      	ldr	r3, [r7, #16]
 8006f9e:	e853 3f00 	ldrex	r3, [r3]
 8006fa2:	60fb      	str	r3, [r7, #12]
   return(result);
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	f023 0301 	bic.w	r3, r3, #1
 8006faa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	3308      	adds	r3, #8
 8006fb2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006fb4:	61fa      	str	r2, [r7, #28]
 8006fb6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fb8:	69b9      	ldr	r1, [r7, #24]
 8006fba:	69fa      	ldr	r2, [r7, #28]
 8006fbc:	e841 2300 	strex	r3, r2, [r1]
 8006fc0:	617b      	str	r3, [r7, #20]
   return(result);
 8006fc2:	697b      	ldr	r3, [r7, #20]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d1e5      	bne.n	8006f94 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2220      	movs	r2, #32
 8006fcc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006fd8:	2303      	movs	r3, #3
 8006fda:	e011      	b.n	8007000 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2220      	movs	r2, #32
 8006fe0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2220      	movs	r2, #32
 8006fe6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2200      	movs	r2, #0
 8006fee:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006ffe:	2300      	movs	r3, #0
}
 8007000:	4618      	mov	r0, r3
 8007002:	3758      	adds	r7, #88	@ 0x58
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}

08007008 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b084      	sub	sp, #16
 800700c:	af00      	add	r7, sp, #0
 800700e:	60f8      	str	r0, [r7, #12]
 8007010:	60b9      	str	r1, [r7, #8]
 8007012:	603b      	str	r3, [r7, #0]
 8007014:	4613      	mov	r3, r2
 8007016:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007018:	e04f      	b.n	80070ba <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800701a:	69bb      	ldr	r3, [r7, #24]
 800701c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007020:	d04b      	beq.n	80070ba <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007022:	f7fa fcef 	bl	8001a04 <HAL_GetTick>
 8007026:	4602      	mov	r2, r0
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	1ad3      	subs	r3, r2, r3
 800702c:	69ba      	ldr	r2, [r7, #24]
 800702e:	429a      	cmp	r2, r3
 8007030:	d302      	bcc.n	8007038 <UART_WaitOnFlagUntilTimeout+0x30>
 8007032:	69bb      	ldr	r3, [r7, #24]
 8007034:	2b00      	cmp	r3, #0
 8007036:	d101      	bne.n	800703c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007038:	2303      	movs	r3, #3
 800703a:	e04e      	b.n	80070da <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f003 0304 	and.w	r3, r3, #4
 8007046:	2b00      	cmp	r3, #0
 8007048:	d037      	beq.n	80070ba <UART_WaitOnFlagUntilTimeout+0xb2>
 800704a:	68bb      	ldr	r3, [r7, #8]
 800704c:	2b80      	cmp	r3, #128	@ 0x80
 800704e:	d034      	beq.n	80070ba <UART_WaitOnFlagUntilTimeout+0xb2>
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	2b40      	cmp	r3, #64	@ 0x40
 8007054:	d031      	beq.n	80070ba <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	69db      	ldr	r3, [r3, #28]
 800705c:	f003 0308 	and.w	r3, r3, #8
 8007060:	2b08      	cmp	r3, #8
 8007062:	d110      	bne.n	8007086 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	2208      	movs	r2, #8
 800706a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800706c:	68f8      	ldr	r0, [r7, #12]
 800706e:	f000 f838 	bl	80070e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	2208      	movs	r2, #8
 8007076:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	2200      	movs	r2, #0
 800707e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007082:	2301      	movs	r3, #1
 8007084:	e029      	b.n	80070da <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	69db      	ldr	r3, [r3, #28]
 800708c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007090:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007094:	d111      	bne.n	80070ba <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800709e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80070a0:	68f8      	ldr	r0, [r7, #12]
 80070a2:	f000 f81e 	bl	80070e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	2220      	movs	r2, #32
 80070aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	2200      	movs	r2, #0
 80070b2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80070b6:	2303      	movs	r3, #3
 80070b8:	e00f      	b.n	80070da <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	69da      	ldr	r2, [r3, #28]
 80070c0:	68bb      	ldr	r3, [r7, #8]
 80070c2:	4013      	ands	r3, r2
 80070c4:	68ba      	ldr	r2, [r7, #8]
 80070c6:	429a      	cmp	r2, r3
 80070c8:	bf0c      	ite	eq
 80070ca:	2301      	moveq	r3, #1
 80070cc:	2300      	movne	r3, #0
 80070ce:	b2db      	uxtb	r3, r3
 80070d0:	461a      	mov	r2, r3
 80070d2:	79fb      	ldrb	r3, [r7, #7]
 80070d4:	429a      	cmp	r2, r3
 80070d6:	d0a0      	beq.n	800701a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80070d8:	2300      	movs	r3, #0
}
 80070da:	4618      	mov	r0, r3
 80070dc:	3710      	adds	r7, #16
 80070de:	46bd      	mov	sp, r7
 80070e0:	bd80      	pop	{r7, pc}

080070e2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80070e2:	b480      	push	{r7}
 80070e4:	b095      	sub	sp, #84	@ 0x54
 80070e6:	af00      	add	r7, sp, #0
 80070e8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070f2:	e853 3f00 	ldrex	r3, [r3]
 80070f6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80070f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070fa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80070fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	461a      	mov	r2, r3
 8007106:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007108:	643b      	str	r3, [r7, #64]	@ 0x40
 800710a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800710c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800710e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007110:	e841 2300 	strex	r3, r2, [r1]
 8007114:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007116:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007118:	2b00      	cmp	r3, #0
 800711a:	d1e6      	bne.n	80070ea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	3308      	adds	r3, #8
 8007122:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007124:	6a3b      	ldr	r3, [r7, #32]
 8007126:	e853 3f00 	ldrex	r3, [r3]
 800712a:	61fb      	str	r3, [r7, #28]
   return(result);
 800712c:	69fb      	ldr	r3, [r7, #28]
 800712e:	f023 0301 	bic.w	r3, r3, #1
 8007132:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	3308      	adds	r3, #8
 800713a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800713c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800713e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007140:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007142:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007144:	e841 2300 	strex	r3, r2, [r1]
 8007148:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800714a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800714c:	2b00      	cmp	r3, #0
 800714e:	d1e5      	bne.n	800711c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007154:	2b01      	cmp	r3, #1
 8007156:	d118      	bne.n	800718a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	e853 3f00 	ldrex	r3, [r3]
 8007164:	60bb      	str	r3, [r7, #8]
   return(result);
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	f023 0310 	bic.w	r3, r3, #16
 800716c:	647b      	str	r3, [r7, #68]	@ 0x44
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	461a      	mov	r2, r3
 8007174:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007176:	61bb      	str	r3, [r7, #24]
 8007178:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800717a:	6979      	ldr	r1, [r7, #20]
 800717c:	69ba      	ldr	r2, [r7, #24]
 800717e:	e841 2300 	strex	r3, r2, [r1]
 8007182:	613b      	str	r3, [r7, #16]
   return(result);
 8007184:	693b      	ldr	r3, [r7, #16]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d1e6      	bne.n	8007158 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	2220      	movs	r2, #32
 800718e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	2200      	movs	r2, #0
 8007196:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2200      	movs	r2, #0
 800719c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800719e:	bf00      	nop
 80071a0:	3754      	adds	r7, #84	@ 0x54
 80071a2:	46bd      	mov	sp, r7
 80071a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a8:	4770      	bx	lr

080071aa <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80071aa:	b480      	push	{r7}
 80071ac:	b085      	sub	sp, #20
 80071ae:	af00      	add	r7, sp, #0
 80071b0:	4603      	mov	r3, r0
 80071b2:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80071b4:	2300      	movs	r3, #0
 80071b6:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80071b8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80071bc:	2b84      	cmp	r3, #132	@ 0x84
 80071be:	d005      	beq.n	80071cc <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80071c0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	4413      	add	r3, r2
 80071c8:	3303      	adds	r3, #3
 80071ca:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80071cc:	68fb      	ldr	r3, [r7, #12]
}
 80071ce:	4618      	mov	r0, r3
 80071d0:	3714      	adds	r7, #20
 80071d2:	46bd      	mov	sp, r7
 80071d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d8:	4770      	bx	lr

080071da <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80071da:	b580      	push	{r7, lr}
 80071dc:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80071de:	f000 fae5 	bl	80077ac <vTaskStartScheduler>
  
  return osOK;
 80071e2:	2300      	movs	r3, #0
}
 80071e4:	4618      	mov	r0, r3
 80071e6:	bd80      	pop	{r7, pc}

080071e8 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80071e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80071ea:	b089      	sub	sp, #36	@ 0x24
 80071ec:	af04      	add	r7, sp, #16
 80071ee:	6078      	str	r0, [r7, #4]
 80071f0:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	695b      	ldr	r3, [r3, #20]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d020      	beq.n	800723c <osThreadCreate+0x54>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	699b      	ldr	r3, [r3, #24]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d01c      	beq.n	800723c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	685c      	ldr	r4, [r3, #4]
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	691e      	ldr	r6, [r3, #16]
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007214:	4618      	mov	r0, r3
 8007216:	f7ff ffc8 	bl	80071aa <makeFreeRtosPriority>
 800721a:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	695b      	ldr	r3, [r3, #20]
 8007220:	687a      	ldr	r2, [r7, #4]
 8007222:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007224:	9202      	str	r2, [sp, #8]
 8007226:	9301      	str	r3, [sp, #4]
 8007228:	9100      	str	r1, [sp, #0]
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	4632      	mov	r2, r6
 800722e:	4629      	mov	r1, r5
 8007230:	4620      	mov	r0, r4
 8007232:	f000 f8ed 	bl	8007410 <xTaskCreateStatic>
 8007236:	4603      	mov	r3, r0
 8007238:	60fb      	str	r3, [r7, #12]
 800723a:	e01c      	b.n	8007276 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	685c      	ldr	r4, [r3, #4]
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007248:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007250:	4618      	mov	r0, r3
 8007252:	f7ff ffaa 	bl	80071aa <makeFreeRtosPriority>
 8007256:	4602      	mov	r2, r0
 8007258:	f107 030c 	add.w	r3, r7, #12
 800725c:	9301      	str	r3, [sp, #4]
 800725e:	9200      	str	r2, [sp, #0]
 8007260:	683b      	ldr	r3, [r7, #0]
 8007262:	4632      	mov	r2, r6
 8007264:	4629      	mov	r1, r5
 8007266:	4620      	mov	r0, r4
 8007268:	f000 f932 	bl	80074d0 <xTaskCreate>
 800726c:	4603      	mov	r3, r0
 800726e:	2b01      	cmp	r3, #1
 8007270:	d001      	beq.n	8007276 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8007272:	2300      	movs	r3, #0
 8007274:	e000      	b.n	8007278 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8007276:	68fb      	ldr	r3, [r7, #12]
}
 8007278:	4618      	mov	r0, r3
 800727a:	3714      	adds	r7, #20
 800727c:	46bd      	mov	sp, r7
 800727e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007280 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b084      	sub	sp, #16
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	2b00      	cmp	r3, #0
 8007290:	d001      	beq.n	8007296 <osDelay+0x16>
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	e000      	b.n	8007298 <osDelay+0x18>
 8007296:	2301      	movs	r3, #1
 8007298:	4618      	mov	r0, r3
 800729a:	f000 fa51 	bl	8007740 <vTaskDelay>
  
  return osOK;
 800729e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80072a0:	4618      	mov	r0, r3
 80072a2:	3710      	adds	r7, #16
 80072a4:	46bd      	mov	sp, r7
 80072a6:	bd80      	pop	{r7, pc}

080072a8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80072a8:	b480      	push	{r7}
 80072aa:	b083      	sub	sp, #12
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	f103 0208 	add.w	r2, r3, #8
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80072c0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	f103 0208 	add.w	r2, r3, #8
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	f103 0208 	add.w	r2, r3, #8
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	2200      	movs	r2, #0
 80072da:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80072dc:	bf00      	nop
 80072de:	370c      	adds	r7, #12
 80072e0:	46bd      	mov	sp, r7
 80072e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e6:	4770      	bx	lr

080072e8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80072e8:	b480      	push	{r7}
 80072ea:	b083      	sub	sp, #12
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2200      	movs	r2, #0
 80072f4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80072f6:	bf00      	nop
 80072f8:	370c      	adds	r7, #12
 80072fa:	46bd      	mov	sp, r7
 80072fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007300:	4770      	bx	lr

08007302 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007302:	b480      	push	{r7}
 8007304:	b085      	sub	sp, #20
 8007306:	af00      	add	r7, sp, #0
 8007308:	6078      	str	r0, [r7, #4]
 800730a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	685b      	ldr	r3, [r3, #4]
 8007310:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007312:	683b      	ldr	r3, [r7, #0]
 8007314:	68fa      	ldr	r2, [r7, #12]
 8007316:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	689a      	ldr	r2, [r3, #8]
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	689b      	ldr	r3, [r3, #8]
 8007324:	683a      	ldr	r2, [r7, #0]
 8007326:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	683a      	ldr	r2, [r7, #0]
 800732c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	687a      	ldr	r2, [r7, #4]
 8007332:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	1c5a      	adds	r2, r3, #1
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	601a      	str	r2, [r3, #0]
}
 800733e:	bf00      	nop
 8007340:	3714      	adds	r7, #20
 8007342:	46bd      	mov	sp, r7
 8007344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007348:	4770      	bx	lr

0800734a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800734a:	b480      	push	{r7}
 800734c:	b085      	sub	sp, #20
 800734e:	af00      	add	r7, sp, #0
 8007350:	6078      	str	r0, [r7, #4]
 8007352:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800735a:	68bb      	ldr	r3, [r7, #8]
 800735c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007360:	d103      	bne.n	800736a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	691b      	ldr	r3, [r3, #16]
 8007366:	60fb      	str	r3, [r7, #12]
 8007368:	e00c      	b.n	8007384 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	3308      	adds	r3, #8
 800736e:	60fb      	str	r3, [r7, #12]
 8007370:	e002      	b.n	8007378 <vListInsert+0x2e>
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	685b      	ldr	r3, [r3, #4]
 8007376:	60fb      	str	r3, [r7, #12]
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	685b      	ldr	r3, [r3, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	68ba      	ldr	r2, [r7, #8]
 8007380:	429a      	cmp	r2, r3
 8007382:	d2f6      	bcs.n	8007372 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	685a      	ldr	r2, [r3, #4]
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	685b      	ldr	r3, [r3, #4]
 8007390:	683a      	ldr	r2, [r7, #0]
 8007392:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	68fa      	ldr	r2, [r7, #12]
 8007398:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	683a      	ldr	r2, [r7, #0]
 800739e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	687a      	ldr	r2, [r7, #4]
 80073a4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	1c5a      	adds	r2, r3, #1
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	601a      	str	r2, [r3, #0]
}
 80073b0:	bf00      	nop
 80073b2:	3714      	adds	r7, #20
 80073b4:	46bd      	mov	sp, r7
 80073b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ba:	4770      	bx	lr

080073bc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80073bc:	b480      	push	{r7}
 80073be:	b085      	sub	sp, #20
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	691b      	ldr	r3, [r3, #16]
 80073c8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	685b      	ldr	r3, [r3, #4]
 80073ce:	687a      	ldr	r2, [r7, #4]
 80073d0:	6892      	ldr	r2, [r2, #8]
 80073d2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	689b      	ldr	r3, [r3, #8]
 80073d8:	687a      	ldr	r2, [r7, #4]
 80073da:	6852      	ldr	r2, [r2, #4]
 80073dc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	685b      	ldr	r3, [r3, #4]
 80073e2:	687a      	ldr	r2, [r7, #4]
 80073e4:	429a      	cmp	r2, r3
 80073e6:	d103      	bne.n	80073f0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	689a      	ldr	r2, [r3, #8]
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2200      	movs	r2, #0
 80073f4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	1e5a      	subs	r2, r3, #1
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	681b      	ldr	r3, [r3, #0]
}
 8007404:	4618      	mov	r0, r3
 8007406:	3714      	adds	r7, #20
 8007408:	46bd      	mov	sp, r7
 800740a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740e:	4770      	bx	lr

08007410 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007410:	b580      	push	{r7, lr}
 8007412:	b08e      	sub	sp, #56	@ 0x38
 8007414:	af04      	add	r7, sp, #16
 8007416:	60f8      	str	r0, [r7, #12]
 8007418:	60b9      	str	r1, [r7, #8]
 800741a:	607a      	str	r2, [r7, #4]
 800741c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800741e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007420:	2b00      	cmp	r3, #0
 8007422:	d10b      	bne.n	800743c <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007424:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007428:	f383 8811 	msr	BASEPRI, r3
 800742c:	f3bf 8f6f 	isb	sy
 8007430:	f3bf 8f4f 	dsb	sy
 8007434:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007436:	bf00      	nop
 8007438:	bf00      	nop
 800743a:	e7fd      	b.n	8007438 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800743c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800743e:	2b00      	cmp	r3, #0
 8007440:	d10b      	bne.n	800745a <xTaskCreateStatic+0x4a>
	__asm volatile
 8007442:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007446:	f383 8811 	msr	BASEPRI, r3
 800744a:	f3bf 8f6f 	isb	sy
 800744e:	f3bf 8f4f 	dsb	sy
 8007452:	61fb      	str	r3, [r7, #28]
}
 8007454:	bf00      	nop
 8007456:	bf00      	nop
 8007458:	e7fd      	b.n	8007456 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800745a:	2354      	movs	r3, #84	@ 0x54
 800745c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800745e:	693b      	ldr	r3, [r7, #16]
 8007460:	2b54      	cmp	r3, #84	@ 0x54
 8007462:	d00b      	beq.n	800747c <xTaskCreateStatic+0x6c>
	__asm volatile
 8007464:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007468:	f383 8811 	msr	BASEPRI, r3
 800746c:	f3bf 8f6f 	isb	sy
 8007470:	f3bf 8f4f 	dsb	sy
 8007474:	61bb      	str	r3, [r7, #24]
}
 8007476:	bf00      	nop
 8007478:	bf00      	nop
 800747a:	e7fd      	b.n	8007478 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800747c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800747e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007480:	2b00      	cmp	r3, #0
 8007482:	d01e      	beq.n	80074c2 <xTaskCreateStatic+0xb2>
 8007484:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007486:	2b00      	cmp	r3, #0
 8007488:	d01b      	beq.n	80074c2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800748a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800748c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800748e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007490:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007492:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007496:	2202      	movs	r2, #2
 8007498:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800749c:	2300      	movs	r3, #0
 800749e:	9303      	str	r3, [sp, #12]
 80074a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074a2:	9302      	str	r3, [sp, #8]
 80074a4:	f107 0314 	add.w	r3, r7, #20
 80074a8:	9301      	str	r3, [sp, #4]
 80074aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ac:	9300      	str	r3, [sp, #0]
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	687a      	ldr	r2, [r7, #4]
 80074b2:	68b9      	ldr	r1, [r7, #8]
 80074b4:	68f8      	ldr	r0, [r7, #12]
 80074b6:	f000 f850 	bl	800755a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80074ba:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80074bc:	f000 f8d6 	bl	800766c <prvAddNewTaskToReadyList>
 80074c0:	e001      	b.n	80074c6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80074c2:	2300      	movs	r3, #0
 80074c4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80074c6:	697b      	ldr	r3, [r7, #20]
	}
 80074c8:	4618      	mov	r0, r3
 80074ca:	3728      	adds	r7, #40	@ 0x28
 80074cc:	46bd      	mov	sp, r7
 80074ce:	bd80      	pop	{r7, pc}

080074d0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b08c      	sub	sp, #48	@ 0x30
 80074d4:	af04      	add	r7, sp, #16
 80074d6:	60f8      	str	r0, [r7, #12]
 80074d8:	60b9      	str	r1, [r7, #8]
 80074da:	603b      	str	r3, [r7, #0]
 80074dc:	4613      	mov	r3, r2
 80074de:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80074e0:	88fb      	ldrh	r3, [r7, #6]
 80074e2:	009b      	lsls	r3, r3, #2
 80074e4:	4618      	mov	r0, r3
 80074e6:	f000 feef 	bl	80082c8 <pvPortMalloc>
 80074ea:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80074ec:	697b      	ldr	r3, [r7, #20]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d00e      	beq.n	8007510 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80074f2:	2054      	movs	r0, #84	@ 0x54
 80074f4:	f000 fee8 	bl	80082c8 <pvPortMalloc>
 80074f8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80074fa:	69fb      	ldr	r3, [r7, #28]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d003      	beq.n	8007508 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007500:	69fb      	ldr	r3, [r7, #28]
 8007502:	697a      	ldr	r2, [r7, #20]
 8007504:	631a      	str	r2, [r3, #48]	@ 0x30
 8007506:	e005      	b.n	8007514 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007508:	6978      	ldr	r0, [r7, #20]
 800750a:	f000 ffab 	bl	8008464 <vPortFree>
 800750e:	e001      	b.n	8007514 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007510:	2300      	movs	r3, #0
 8007512:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007514:	69fb      	ldr	r3, [r7, #28]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d017      	beq.n	800754a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800751a:	69fb      	ldr	r3, [r7, #28]
 800751c:	2200      	movs	r2, #0
 800751e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007522:	88fa      	ldrh	r2, [r7, #6]
 8007524:	2300      	movs	r3, #0
 8007526:	9303      	str	r3, [sp, #12]
 8007528:	69fb      	ldr	r3, [r7, #28]
 800752a:	9302      	str	r3, [sp, #8]
 800752c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800752e:	9301      	str	r3, [sp, #4]
 8007530:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007532:	9300      	str	r3, [sp, #0]
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	68b9      	ldr	r1, [r7, #8]
 8007538:	68f8      	ldr	r0, [r7, #12]
 800753a:	f000 f80e 	bl	800755a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800753e:	69f8      	ldr	r0, [r7, #28]
 8007540:	f000 f894 	bl	800766c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007544:	2301      	movs	r3, #1
 8007546:	61bb      	str	r3, [r7, #24]
 8007548:	e002      	b.n	8007550 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800754a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800754e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007550:	69bb      	ldr	r3, [r7, #24]
	}
 8007552:	4618      	mov	r0, r3
 8007554:	3720      	adds	r7, #32
 8007556:	46bd      	mov	sp, r7
 8007558:	bd80      	pop	{r7, pc}

0800755a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800755a:	b580      	push	{r7, lr}
 800755c:	b088      	sub	sp, #32
 800755e:	af00      	add	r7, sp, #0
 8007560:	60f8      	str	r0, [r7, #12]
 8007562:	60b9      	str	r1, [r7, #8]
 8007564:	607a      	str	r2, [r7, #4]
 8007566:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800756a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007572:	3b01      	subs	r3, #1
 8007574:	009b      	lsls	r3, r3, #2
 8007576:	4413      	add	r3, r2
 8007578:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800757a:	69bb      	ldr	r3, [r7, #24]
 800757c:	f023 0307 	bic.w	r3, r3, #7
 8007580:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007582:	69bb      	ldr	r3, [r7, #24]
 8007584:	f003 0307 	and.w	r3, r3, #7
 8007588:	2b00      	cmp	r3, #0
 800758a:	d00b      	beq.n	80075a4 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800758c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007590:	f383 8811 	msr	BASEPRI, r3
 8007594:	f3bf 8f6f 	isb	sy
 8007598:	f3bf 8f4f 	dsb	sy
 800759c:	617b      	str	r3, [r7, #20]
}
 800759e:	bf00      	nop
 80075a0:	bf00      	nop
 80075a2:	e7fd      	b.n	80075a0 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d01f      	beq.n	80075ea <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80075aa:	2300      	movs	r3, #0
 80075ac:	61fb      	str	r3, [r7, #28]
 80075ae:	e012      	b.n	80075d6 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80075b0:	68ba      	ldr	r2, [r7, #8]
 80075b2:	69fb      	ldr	r3, [r7, #28]
 80075b4:	4413      	add	r3, r2
 80075b6:	7819      	ldrb	r1, [r3, #0]
 80075b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075ba:	69fb      	ldr	r3, [r7, #28]
 80075bc:	4413      	add	r3, r2
 80075be:	3334      	adds	r3, #52	@ 0x34
 80075c0:	460a      	mov	r2, r1
 80075c2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80075c4:	68ba      	ldr	r2, [r7, #8]
 80075c6:	69fb      	ldr	r3, [r7, #28]
 80075c8:	4413      	add	r3, r2
 80075ca:	781b      	ldrb	r3, [r3, #0]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d006      	beq.n	80075de <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80075d0:	69fb      	ldr	r3, [r7, #28]
 80075d2:	3301      	adds	r3, #1
 80075d4:	61fb      	str	r3, [r7, #28]
 80075d6:	69fb      	ldr	r3, [r7, #28]
 80075d8:	2b0f      	cmp	r3, #15
 80075da:	d9e9      	bls.n	80075b0 <prvInitialiseNewTask+0x56>
 80075dc:	e000      	b.n	80075e0 <prvInitialiseNewTask+0x86>
			{
				break;
 80075de:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80075e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075e2:	2200      	movs	r2, #0
 80075e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80075e8:	e003      	b.n	80075f2 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80075ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ec:	2200      	movs	r2, #0
 80075ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80075f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075f4:	2b06      	cmp	r3, #6
 80075f6:	d901      	bls.n	80075fc <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80075f8:	2306      	movs	r3, #6
 80075fa:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80075fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007600:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007604:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007606:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007608:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800760a:	2200      	movs	r2, #0
 800760c:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800760e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007610:	3304      	adds	r3, #4
 8007612:	4618      	mov	r0, r3
 8007614:	f7ff fe68 	bl	80072e8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800761a:	3318      	adds	r3, #24
 800761c:	4618      	mov	r0, r3
 800761e:	f7ff fe63 	bl	80072e8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007624:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007626:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007628:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800762a:	f1c3 0207 	rsb	r2, r3, #7
 800762e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007630:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007634:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007636:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800763a:	2200      	movs	r2, #0
 800763c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800763e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007640:	2200      	movs	r2, #0
 8007642:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007646:	683a      	ldr	r2, [r7, #0]
 8007648:	68f9      	ldr	r1, [r7, #12]
 800764a:	69b8      	ldr	r0, [r7, #24]
 800764c:	f000 fc2c 	bl	8007ea8 <pxPortInitialiseStack>
 8007650:	4602      	mov	r2, r0
 8007652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007654:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007656:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007658:	2b00      	cmp	r3, #0
 800765a:	d002      	beq.n	8007662 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800765c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800765e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007660:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007662:	bf00      	nop
 8007664:	3720      	adds	r7, #32
 8007666:	46bd      	mov	sp, r7
 8007668:	bd80      	pop	{r7, pc}
	...

0800766c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b082      	sub	sp, #8
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007674:	f000 fd48 	bl	8008108 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007678:	4b2a      	ldr	r3, [pc, #168]	@ (8007724 <prvAddNewTaskToReadyList+0xb8>)
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	3301      	adds	r3, #1
 800767e:	4a29      	ldr	r2, [pc, #164]	@ (8007724 <prvAddNewTaskToReadyList+0xb8>)
 8007680:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007682:	4b29      	ldr	r3, [pc, #164]	@ (8007728 <prvAddNewTaskToReadyList+0xbc>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d109      	bne.n	800769e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800768a:	4a27      	ldr	r2, [pc, #156]	@ (8007728 <prvAddNewTaskToReadyList+0xbc>)
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007690:	4b24      	ldr	r3, [pc, #144]	@ (8007724 <prvAddNewTaskToReadyList+0xb8>)
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	2b01      	cmp	r3, #1
 8007696:	d110      	bne.n	80076ba <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007698:	f000 fac4 	bl	8007c24 <prvInitialiseTaskLists>
 800769c:	e00d      	b.n	80076ba <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800769e:	4b23      	ldr	r3, [pc, #140]	@ (800772c <prvAddNewTaskToReadyList+0xc0>)
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d109      	bne.n	80076ba <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80076a6:	4b20      	ldr	r3, [pc, #128]	@ (8007728 <prvAddNewTaskToReadyList+0xbc>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076b0:	429a      	cmp	r2, r3
 80076b2:	d802      	bhi.n	80076ba <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80076b4:	4a1c      	ldr	r2, [pc, #112]	@ (8007728 <prvAddNewTaskToReadyList+0xbc>)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80076ba:	4b1d      	ldr	r3, [pc, #116]	@ (8007730 <prvAddNewTaskToReadyList+0xc4>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	3301      	adds	r3, #1
 80076c0:	4a1b      	ldr	r2, [pc, #108]	@ (8007730 <prvAddNewTaskToReadyList+0xc4>)
 80076c2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076c8:	2201      	movs	r2, #1
 80076ca:	409a      	lsls	r2, r3
 80076cc:	4b19      	ldr	r3, [pc, #100]	@ (8007734 <prvAddNewTaskToReadyList+0xc8>)
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	4313      	orrs	r3, r2
 80076d2:	4a18      	ldr	r2, [pc, #96]	@ (8007734 <prvAddNewTaskToReadyList+0xc8>)
 80076d4:	6013      	str	r3, [r2, #0]
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076da:	4613      	mov	r3, r2
 80076dc:	009b      	lsls	r3, r3, #2
 80076de:	4413      	add	r3, r2
 80076e0:	009b      	lsls	r3, r3, #2
 80076e2:	4a15      	ldr	r2, [pc, #84]	@ (8007738 <prvAddNewTaskToReadyList+0xcc>)
 80076e4:	441a      	add	r2, r3
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	3304      	adds	r3, #4
 80076ea:	4619      	mov	r1, r3
 80076ec:	4610      	mov	r0, r2
 80076ee:	f7ff fe08 	bl	8007302 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80076f2:	f000 fd3b 	bl	800816c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80076f6:	4b0d      	ldr	r3, [pc, #52]	@ (800772c <prvAddNewTaskToReadyList+0xc0>)
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d00e      	beq.n	800771c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80076fe:	4b0a      	ldr	r3, [pc, #40]	@ (8007728 <prvAddNewTaskToReadyList+0xbc>)
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007708:	429a      	cmp	r2, r3
 800770a:	d207      	bcs.n	800771c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800770c:	4b0b      	ldr	r3, [pc, #44]	@ (800773c <prvAddNewTaskToReadyList+0xd0>)
 800770e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007712:	601a      	str	r2, [r3, #0]
 8007714:	f3bf 8f4f 	dsb	sy
 8007718:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800771c:	bf00      	nop
 800771e:	3708      	adds	r7, #8
 8007720:	46bd      	mov	sp, r7
 8007722:	bd80      	pop	{r7, pc}
 8007724:	20000738 	.word	0x20000738
 8007728:	20000638 	.word	0x20000638
 800772c:	20000744 	.word	0x20000744
 8007730:	20000754 	.word	0x20000754
 8007734:	20000740 	.word	0x20000740
 8007738:	2000063c 	.word	0x2000063c
 800773c:	e000ed04 	.word	0xe000ed04

08007740 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007740:	b580      	push	{r7, lr}
 8007742:	b084      	sub	sp, #16
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007748:	2300      	movs	r3, #0
 800774a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d018      	beq.n	8007784 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007752:	4b14      	ldr	r3, [pc, #80]	@ (80077a4 <vTaskDelay+0x64>)
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d00b      	beq.n	8007772 <vTaskDelay+0x32>
	__asm volatile
 800775a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800775e:	f383 8811 	msr	BASEPRI, r3
 8007762:	f3bf 8f6f 	isb	sy
 8007766:	f3bf 8f4f 	dsb	sy
 800776a:	60bb      	str	r3, [r7, #8]
}
 800776c:	bf00      	nop
 800776e:	bf00      	nop
 8007770:	e7fd      	b.n	800776e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007772:	f000 f87d 	bl	8007870 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007776:	2100      	movs	r1, #0
 8007778:	6878      	ldr	r0, [r7, #4]
 800777a:	f000 fb2f 	bl	8007ddc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800777e:	f000 f885 	bl	800788c <xTaskResumeAll>
 8007782:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d107      	bne.n	800779a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800778a:	4b07      	ldr	r3, [pc, #28]	@ (80077a8 <vTaskDelay+0x68>)
 800778c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007790:	601a      	str	r2, [r3, #0]
 8007792:	f3bf 8f4f 	dsb	sy
 8007796:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800779a:	bf00      	nop
 800779c:	3710      	adds	r7, #16
 800779e:	46bd      	mov	sp, r7
 80077a0:	bd80      	pop	{r7, pc}
 80077a2:	bf00      	nop
 80077a4:	20000760 	.word	0x20000760
 80077a8:	e000ed04 	.word	0xe000ed04

080077ac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b08a      	sub	sp, #40	@ 0x28
 80077b0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80077b2:	2300      	movs	r3, #0
 80077b4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80077b6:	2300      	movs	r3, #0
 80077b8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80077ba:	463a      	mov	r2, r7
 80077bc:	1d39      	adds	r1, r7, #4
 80077be:	f107 0308 	add.w	r3, r7, #8
 80077c2:	4618      	mov	r0, r3
 80077c4:	f7f9 f814 	bl	80007f0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80077c8:	6839      	ldr	r1, [r7, #0]
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	68ba      	ldr	r2, [r7, #8]
 80077ce:	9202      	str	r2, [sp, #8]
 80077d0:	9301      	str	r3, [sp, #4]
 80077d2:	2300      	movs	r3, #0
 80077d4:	9300      	str	r3, [sp, #0]
 80077d6:	2300      	movs	r3, #0
 80077d8:	460a      	mov	r2, r1
 80077da:	491f      	ldr	r1, [pc, #124]	@ (8007858 <vTaskStartScheduler+0xac>)
 80077dc:	481f      	ldr	r0, [pc, #124]	@ (800785c <vTaskStartScheduler+0xb0>)
 80077de:	f7ff fe17 	bl	8007410 <xTaskCreateStatic>
 80077e2:	4603      	mov	r3, r0
 80077e4:	4a1e      	ldr	r2, [pc, #120]	@ (8007860 <vTaskStartScheduler+0xb4>)
 80077e6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80077e8:	4b1d      	ldr	r3, [pc, #116]	@ (8007860 <vTaskStartScheduler+0xb4>)
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d002      	beq.n	80077f6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80077f0:	2301      	movs	r3, #1
 80077f2:	617b      	str	r3, [r7, #20]
 80077f4:	e001      	b.n	80077fa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80077f6:	2300      	movs	r3, #0
 80077f8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80077fa:	697b      	ldr	r3, [r7, #20]
 80077fc:	2b01      	cmp	r3, #1
 80077fe:	d116      	bne.n	800782e <vTaskStartScheduler+0x82>
	__asm volatile
 8007800:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007804:	f383 8811 	msr	BASEPRI, r3
 8007808:	f3bf 8f6f 	isb	sy
 800780c:	f3bf 8f4f 	dsb	sy
 8007810:	613b      	str	r3, [r7, #16]
}
 8007812:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007814:	4b13      	ldr	r3, [pc, #76]	@ (8007864 <vTaskStartScheduler+0xb8>)
 8007816:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800781a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800781c:	4b12      	ldr	r3, [pc, #72]	@ (8007868 <vTaskStartScheduler+0xbc>)
 800781e:	2201      	movs	r2, #1
 8007820:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007822:	4b12      	ldr	r3, [pc, #72]	@ (800786c <vTaskStartScheduler+0xc0>)
 8007824:	2200      	movs	r2, #0
 8007826:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007828:	f000 fbca 	bl	8007fc0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800782c:	e00f      	b.n	800784e <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800782e:	697b      	ldr	r3, [r7, #20]
 8007830:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007834:	d10b      	bne.n	800784e <vTaskStartScheduler+0xa2>
	__asm volatile
 8007836:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800783a:	f383 8811 	msr	BASEPRI, r3
 800783e:	f3bf 8f6f 	isb	sy
 8007842:	f3bf 8f4f 	dsb	sy
 8007846:	60fb      	str	r3, [r7, #12]
}
 8007848:	bf00      	nop
 800784a:	bf00      	nop
 800784c:	e7fd      	b.n	800784a <vTaskStartScheduler+0x9e>
}
 800784e:	bf00      	nop
 8007850:	3718      	adds	r7, #24
 8007852:	46bd      	mov	sp, r7
 8007854:	bd80      	pop	{r7, pc}
 8007856:	bf00      	nop
 8007858:	08009d14 	.word	0x08009d14
 800785c:	08007bf5 	.word	0x08007bf5
 8007860:	2000075c 	.word	0x2000075c
 8007864:	20000758 	.word	0x20000758
 8007868:	20000744 	.word	0x20000744
 800786c:	2000073c 	.word	0x2000073c

08007870 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007870:	b480      	push	{r7}
 8007872:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007874:	4b04      	ldr	r3, [pc, #16]	@ (8007888 <vTaskSuspendAll+0x18>)
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	3301      	adds	r3, #1
 800787a:	4a03      	ldr	r2, [pc, #12]	@ (8007888 <vTaskSuspendAll+0x18>)
 800787c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800787e:	bf00      	nop
 8007880:	46bd      	mov	sp, r7
 8007882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007886:	4770      	bx	lr
 8007888:	20000760 	.word	0x20000760

0800788c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b084      	sub	sp, #16
 8007890:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007892:	2300      	movs	r3, #0
 8007894:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007896:	2300      	movs	r3, #0
 8007898:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800789a:	4b42      	ldr	r3, [pc, #264]	@ (80079a4 <xTaskResumeAll+0x118>)
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d10b      	bne.n	80078ba <xTaskResumeAll+0x2e>
	__asm volatile
 80078a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078a6:	f383 8811 	msr	BASEPRI, r3
 80078aa:	f3bf 8f6f 	isb	sy
 80078ae:	f3bf 8f4f 	dsb	sy
 80078b2:	603b      	str	r3, [r7, #0]
}
 80078b4:	bf00      	nop
 80078b6:	bf00      	nop
 80078b8:	e7fd      	b.n	80078b6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80078ba:	f000 fc25 	bl	8008108 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80078be:	4b39      	ldr	r3, [pc, #228]	@ (80079a4 <xTaskResumeAll+0x118>)
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	3b01      	subs	r3, #1
 80078c4:	4a37      	ldr	r2, [pc, #220]	@ (80079a4 <xTaskResumeAll+0x118>)
 80078c6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80078c8:	4b36      	ldr	r3, [pc, #216]	@ (80079a4 <xTaskResumeAll+0x118>)
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d161      	bne.n	8007994 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80078d0:	4b35      	ldr	r3, [pc, #212]	@ (80079a8 <xTaskResumeAll+0x11c>)
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d05d      	beq.n	8007994 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80078d8:	e02e      	b.n	8007938 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80078da:	4b34      	ldr	r3, [pc, #208]	@ (80079ac <xTaskResumeAll+0x120>)
 80078dc:	68db      	ldr	r3, [r3, #12]
 80078de:	68db      	ldr	r3, [r3, #12]
 80078e0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	3318      	adds	r3, #24
 80078e6:	4618      	mov	r0, r3
 80078e8:	f7ff fd68 	bl	80073bc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	3304      	adds	r3, #4
 80078f0:	4618      	mov	r0, r3
 80078f2:	f7ff fd63 	bl	80073bc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078fa:	2201      	movs	r2, #1
 80078fc:	409a      	lsls	r2, r3
 80078fe:	4b2c      	ldr	r3, [pc, #176]	@ (80079b0 <xTaskResumeAll+0x124>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	4313      	orrs	r3, r2
 8007904:	4a2a      	ldr	r2, [pc, #168]	@ (80079b0 <xTaskResumeAll+0x124>)
 8007906:	6013      	str	r3, [r2, #0]
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800790c:	4613      	mov	r3, r2
 800790e:	009b      	lsls	r3, r3, #2
 8007910:	4413      	add	r3, r2
 8007912:	009b      	lsls	r3, r3, #2
 8007914:	4a27      	ldr	r2, [pc, #156]	@ (80079b4 <xTaskResumeAll+0x128>)
 8007916:	441a      	add	r2, r3
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	3304      	adds	r3, #4
 800791c:	4619      	mov	r1, r3
 800791e:	4610      	mov	r0, r2
 8007920:	f7ff fcef 	bl	8007302 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007928:	4b23      	ldr	r3, [pc, #140]	@ (80079b8 <xTaskResumeAll+0x12c>)
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800792e:	429a      	cmp	r2, r3
 8007930:	d302      	bcc.n	8007938 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007932:	4b22      	ldr	r3, [pc, #136]	@ (80079bc <xTaskResumeAll+0x130>)
 8007934:	2201      	movs	r2, #1
 8007936:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007938:	4b1c      	ldr	r3, [pc, #112]	@ (80079ac <xTaskResumeAll+0x120>)
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	2b00      	cmp	r3, #0
 800793e:	d1cc      	bne.n	80078da <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d001      	beq.n	800794a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007946:	f000 fa0b 	bl	8007d60 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800794a:	4b1d      	ldr	r3, [pc, #116]	@ (80079c0 <xTaskResumeAll+0x134>)
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d010      	beq.n	8007978 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007956:	f000 f837 	bl	80079c8 <xTaskIncrementTick>
 800795a:	4603      	mov	r3, r0
 800795c:	2b00      	cmp	r3, #0
 800795e:	d002      	beq.n	8007966 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007960:	4b16      	ldr	r3, [pc, #88]	@ (80079bc <xTaskResumeAll+0x130>)
 8007962:	2201      	movs	r2, #1
 8007964:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	3b01      	subs	r3, #1
 800796a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	2b00      	cmp	r3, #0
 8007970:	d1f1      	bne.n	8007956 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8007972:	4b13      	ldr	r3, [pc, #76]	@ (80079c0 <xTaskResumeAll+0x134>)
 8007974:	2200      	movs	r2, #0
 8007976:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007978:	4b10      	ldr	r3, [pc, #64]	@ (80079bc <xTaskResumeAll+0x130>)
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d009      	beq.n	8007994 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007980:	2301      	movs	r3, #1
 8007982:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007984:	4b0f      	ldr	r3, [pc, #60]	@ (80079c4 <xTaskResumeAll+0x138>)
 8007986:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800798a:	601a      	str	r2, [r3, #0]
 800798c:	f3bf 8f4f 	dsb	sy
 8007990:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007994:	f000 fbea 	bl	800816c <vPortExitCritical>

	return xAlreadyYielded;
 8007998:	68bb      	ldr	r3, [r7, #8]
}
 800799a:	4618      	mov	r0, r3
 800799c:	3710      	adds	r7, #16
 800799e:	46bd      	mov	sp, r7
 80079a0:	bd80      	pop	{r7, pc}
 80079a2:	bf00      	nop
 80079a4:	20000760 	.word	0x20000760
 80079a8:	20000738 	.word	0x20000738
 80079ac:	200006f8 	.word	0x200006f8
 80079b0:	20000740 	.word	0x20000740
 80079b4:	2000063c 	.word	0x2000063c
 80079b8:	20000638 	.word	0x20000638
 80079bc:	2000074c 	.word	0x2000074c
 80079c0:	20000748 	.word	0x20000748
 80079c4:	e000ed04 	.word	0xe000ed04

080079c8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b086      	sub	sp, #24
 80079cc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80079ce:	2300      	movs	r3, #0
 80079d0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80079d2:	4b4f      	ldr	r3, [pc, #316]	@ (8007b10 <xTaskIncrementTick+0x148>)
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	f040 808f 	bne.w	8007afa <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80079dc:	4b4d      	ldr	r3, [pc, #308]	@ (8007b14 <xTaskIncrementTick+0x14c>)
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	3301      	adds	r3, #1
 80079e2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80079e4:	4a4b      	ldr	r2, [pc, #300]	@ (8007b14 <xTaskIncrementTick+0x14c>)
 80079e6:	693b      	ldr	r3, [r7, #16]
 80079e8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80079ea:	693b      	ldr	r3, [r7, #16]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d121      	bne.n	8007a34 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80079f0:	4b49      	ldr	r3, [pc, #292]	@ (8007b18 <xTaskIncrementTick+0x150>)
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d00b      	beq.n	8007a12 <xTaskIncrementTick+0x4a>
	__asm volatile
 80079fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079fe:	f383 8811 	msr	BASEPRI, r3
 8007a02:	f3bf 8f6f 	isb	sy
 8007a06:	f3bf 8f4f 	dsb	sy
 8007a0a:	603b      	str	r3, [r7, #0]
}
 8007a0c:	bf00      	nop
 8007a0e:	bf00      	nop
 8007a10:	e7fd      	b.n	8007a0e <xTaskIncrementTick+0x46>
 8007a12:	4b41      	ldr	r3, [pc, #260]	@ (8007b18 <xTaskIncrementTick+0x150>)
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	60fb      	str	r3, [r7, #12]
 8007a18:	4b40      	ldr	r3, [pc, #256]	@ (8007b1c <xTaskIncrementTick+0x154>)
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	4a3e      	ldr	r2, [pc, #248]	@ (8007b18 <xTaskIncrementTick+0x150>)
 8007a1e:	6013      	str	r3, [r2, #0]
 8007a20:	4a3e      	ldr	r2, [pc, #248]	@ (8007b1c <xTaskIncrementTick+0x154>)
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	6013      	str	r3, [r2, #0]
 8007a26:	4b3e      	ldr	r3, [pc, #248]	@ (8007b20 <xTaskIncrementTick+0x158>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	3301      	adds	r3, #1
 8007a2c:	4a3c      	ldr	r2, [pc, #240]	@ (8007b20 <xTaskIncrementTick+0x158>)
 8007a2e:	6013      	str	r3, [r2, #0]
 8007a30:	f000 f996 	bl	8007d60 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007a34:	4b3b      	ldr	r3, [pc, #236]	@ (8007b24 <xTaskIncrementTick+0x15c>)
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	693a      	ldr	r2, [r7, #16]
 8007a3a:	429a      	cmp	r2, r3
 8007a3c:	d348      	bcc.n	8007ad0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007a3e:	4b36      	ldr	r3, [pc, #216]	@ (8007b18 <xTaskIncrementTick+0x150>)
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d104      	bne.n	8007a52 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a48:	4b36      	ldr	r3, [pc, #216]	@ (8007b24 <xTaskIncrementTick+0x15c>)
 8007a4a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007a4e:	601a      	str	r2, [r3, #0]
					break;
 8007a50:	e03e      	b.n	8007ad0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a52:	4b31      	ldr	r3, [pc, #196]	@ (8007b18 <xTaskIncrementTick+0x150>)
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	68db      	ldr	r3, [r3, #12]
 8007a58:	68db      	ldr	r3, [r3, #12]
 8007a5a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007a5c:	68bb      	ldr	r3, [r7, #8]
 8007a5e:	685b      	ldr	r3, [r3, #4]
 8007a60:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007a62:	693a      	ldr	r2, [r7, #16]
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	429a      	cmp	r2, r3
 8007a68:	d203      	bcs.n	8007a72 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007a6a:	4a2e      	ldr	r2, [pc, #184]	@ (8007b24 <xTaskIncrementTick+0x15c>)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007a70:	e02e      	b.n	8007ad0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007a72:	68bb      	ldr	r3, [r7, #8]
 8007a74:	3304      	adds	r3, #4
 8007a76:	4618      	mov	r0, r3
 8007a78:	f7ff fca0 	bl	80073bc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007a7c:	68bb      	ldr	r3, [r7, #8]
 8007a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d004      	beq.n	8007a8e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007a84:	68bb      	ldr	r3, [r7, #8]
 8007a86:	3318      	adds	r3, #24
 8007a88:	4618      	mov	r0, r3
 8007a8a:	f7ff fc97 	bl	80073bc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007a8e:	68bb      	ldr	r3, [r7, #8]
 8007a90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a92:	2201      	movs	r2, #1
 8007a94:	409a      	lsls	r2, r3
 8007a96:	4b24      	ldr	r3, [pc, #144]	@ (8007b28 <xTaskIncrementTick+0x160>)
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	4313      	orrs	r3, r2
 8007a9c:	4a22      	ldr	r2, [pc, #136]	@ (8007b28 <xTaskIncrementTick+0x160>)
 8007a9e:	6013      	str	r3, [r2, #0]
 8007aa0:	68bb      	ldr	r3, [r7, #8]
 8007aa2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007aa4:	4613      	mov	r3, r2
 8007aa6:	009b      	lsls	r3, r3, #2
 8007aa8:	4413      	add	r3, r2
 8007aaa:	009b      	lsls	r3, r3, #2
 8007aac:	4a1f      	ldr	r2, [pc, #124]	@ (8007b2c <xTaskIncrementTick+0x164>)
 8007aae:	441a      	add	r2, r3
 8007ab0:	68bb      	ldr	r3, [r7, #8]
 8007ab2:	3304      	adds	r3, #4
 8007ab4:	4619      	mov	r1, r3
 8007ab6:	4610      	mov	r0, r2
 8007ab8:	f7ff fc23 	bl	8007302 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007abc:	68bb      	ldr	r3, [r7, #8]
 8007abe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ac0:	4b1b      	ldr	r3, [pc, #108]	@ (8007b30 <xTaskIncrementTick+0x168>)
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ac6:	429a      	cmp	r2, r3
 8007ac8:	d3b9      	bcc.n	8007a3e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007aca:	2301      	movs	r3, #1
 8007acc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007ace:	e7b6      	b.n	8007a3e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007ad0:	4b17      	ldr	r3, [pc, #92]	@ (8007b30 <xTaskIncrementTick+0x168>)
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ad6:	4915      	ldr	r1, [pc, #84]	@ (8007b2c <xTaskIncrementTick+0x164>)
 8007ad8:	4613      	mov	r3, r2
 8007ada:	009b      	lsls	r3, r3, #2
 8007adc:	4413      	add	r3, r2
 8007ade:	009b      	lsls	r3, r3, #2
 8007ae0:	440b      	add	r3, r1
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	2b01      	cmp	r3, #1
 8007ae6:	d901      	bls.n	8007aec <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8007ae8:	2301      	movs	r3, #1
 8007aea:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007aec:	4b11      	ldr	r3, [pc, #68]	@ (8007b34 <xTaskIncrementTick+0x16c>)
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d007      	beq.n	8007b04 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007af4:	2301      	movs	r3, #1
 8007af6:	617b      	str	r3, [r7, #20]
 8007af8:	e004      	b.n	8007b04 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007afa:	4b0f      	ldr	r3, [pc, #60]	@ (8007b38 <xTaskIncrementTick+0x170>)
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	3301      	adds	r3, #1
 8007b00:	4a0d      	ldr	r2, [pc, #52]	@ (8007b38 <xTaskIncrementTick+0x170>)
 8007b02:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007b04:	697b      	ldr	r3, [r7, #20]
}
 8007b06:	4618      	mov	r0, r3
 8007b08:	3718      	adds	r7, #24
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	bd80      	pop	{r7, pc}
 8007b0e:	bf00      	nop
 8007b10:	20000760 	.word	0x20000760
 8007b14:	2000073c 	.word	0x2000073c
 8007b18:	200006f0 	.word	0x200006f0
 8007b1c:	200006f4 	.word	0x200006f4
 8007b20:	20000750 	.word	0x20000750
 8007b24:	20000758 	.word	0x20000758
 8007b28:	20000740 	.word	0x20000740
 8007b2c:	2000063c 	.word	0x2000063c
 8007b30:	20000638 	.word	0x20000638
 8007b34:	2000074c 	.word	0x2000074c
 8007b38:	20000748 	.word	0x20000748

08007b3c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007b3c:	b480      	push	{r7}
 8007b3e:	b087      	sub	sp, #28
 8007b40:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007b42:	4b27      	ldr	r3, [pc, #156]	@ (8007be0 <vTaskSwitchContext+0xa4>)
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d003      	beq.n	8007b52 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007b4a:	4b26      	ldr	r3, [pc, #152]	@ (8007be4 <vTaskSwitchContext+0xa8>)
 8007b4c:	2201      	movs	r2, #1
 8007b4e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007b50:	e040      	b.n	8007bd4 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8007b52:	4b24      	ldr	r3, [pc, #144]	@ (8007be4 <vTaskSwitchContext+0xa8>)
 8007b54:	2200      	movs	r2, #0
 8007b56:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b58:	4b23      	ldr	r3, [pc, #140]	@ (8007be8 <vTaskSwitchContext+0xac>)
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	fab3 f383 	clz	r3, r3
 8007b64:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007b66:	7afb      	ldrb	r3, [r7, #11]
 8007b68:	f1c3 031f 	rsb	r3, r3, #31
 8007b6c:	617b      	str	r3, [r7, #20]
 8007b6e:	491f      	ldr	r1, [pc, #124]	@ (8007bec <vTaskSwitchContext+0xb0>)
 8007b70:	697a      	ldr	r2, [r7, #20]
 8007b72:	4613      	mov	r3, r2
 8007b74:	009b      	lsls	r3, r3, #2
 8007b76:	4413      	add	r3, r2
 8007b78:	009b      	lsls	r3, r3, #2
 8007b7a:	440b      	add	r3, r1
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d10b      	bne.n	8007b9a <vTaskSwitchContext+0x5e>
	__asm volatile
 8007b82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b86:	f383 8811 	msr	BASEPRI, r3
 8007b8a:	f3bf 8f6f 	isb	sy
 8007b8e:	f3bf 8f4f 	dsb	sy
 8007b92:	607b      	str	r3, [r7, #4]
}
 8007b94:	bf00      	nop
 8007b96:	bf00      	nop
 8007b98:	e7fd      	b.n	8007b96 <vTaskSwitchContext+0x5a>
 8007b9a:	697a      	ldr	r2, [r7, #20]
 8007b9c:	4613      	mov	r3, r2
 8007b9e:	009b      	lsls	r3, r3, #2
 8007ba0:	4413      	add	r3, r2
 8007ba2:	009b      	lsls	r3, r3, #2
 8007ba4:	4a11      	ldr	r2, [pc, #68]	@ (8007bec <vTaskSwitchContext+0xb0>)
 8007ba6:	4413      	add	r3, r2
 8007ba8:	613b      	str	r3, [r7, #16]
 8007baa:	693b      	ldr	r3, [r7, #16]
 8007bac:	685b      	ldr	r3, [r3, #4]
 8007bae:	685a      	ldr	r2, [r3, #4]
 8007bb0:	693b      	ldr	r3, [r7, #16]
 8007bb2:	605a      	str	r2, [r3, #4]
 8007bb4:	693b      	ldr	r3, [r7, #16]
 8007bb6:	685a      	ldr	r2, [r3, #4]
 8007bb8:	693b      	ldr	r3, [r7, #16]
 8007bba:	3308      	adds	r3, #8
 8007bbc:	429a      	cmp	r2, r3
 8007bbe:	d104      	bne.n	8007bca <vTaskSwitchContext+0x8e>
 8007bc0:	693b      	ldr	r3, [r7, #16]
 8007bc2:	685b      	ldr	r3, [r3, #4]
 8007bc4:	685a      	ldr	r2, [r3, #4]
 8007bc6:	693b      	ldr	r3, [r7, #16]
 8007bc8:	605a      	str	r2, [r3, #4]
 8007bca:	693b      	ldr	r3, [r7, #16]
 8007bcc:	685b      	ldr	r3, [r3, #4]
 8007bce:	68db      	ldr	r3, [r3, #12]
 8007bd0:	4a07      	ldr	r2, [pc, #28]	@ (8007bf0 <vTaskSwitchContext+0xb4>)
 8007bd2:	6013      	str	r3, [r2, #0]
}
 8007bd4:	bf00      	nop
 8007bd6:	371c      	adds	r7, #28
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bde:	4770      	bx	lr
 8007be0:	20000760 	.word	0x20000760
 8007be4:	2000074c 	.word	0x2000074c
 8007be8:	20000740 	.word	0x20000740
 8007bec:	2000063c 	.word	0x2000063c
 8007bf0:	20000638 	.word	0x20000638

08007bf4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	b082      	sub	sp, #8
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007bfc:	f000 f852 	bl	8007ca4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007c00:	4b06      	ldr	r3, [pc, #24]	@ (8007c1c <prvIdleTask+0x28>)
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	2b01      	cmp	r3, #1
 8007c06:	d9f9      	bls.n	8007bfc <prvIdleTask+0x8>
			{
				taskYIELD();
 8007c08:	4b05      	ldr	r3, [pc, #20]	@ (8007c20 <prvIdleTask+0x2c>)
 8007c0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c0e:	601a      	str	r2, [r3, #0]
 8007c10:	f3bf 8f4f 	dsb	sy
 8007c14:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007c18:	e7f0      	b.n	8007bfc <prvIdleTask+0x8>
 8007c1a:	bf00      	nop
 8007c1c:	2000063c 	.word	0x2000063c
 8007c20:	e000ed04 	.word	0xe000ed04

08007c24 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007c24:	b580      	push	{r7, lr}
 8007c26:	b082      	sub	sp, #8
 8007c28:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	607b      	str	r3, [r7, #4]
 8007c2e:	e00c      	b.n	8007c4a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007c30:	687a      	ldr	r2, [r7, #4]
 8007c32:	4613      	mov	r3, r2
 8007c34:	009b      	lsls	r3, r3, #2
 8007c36:	4413      	add	r3, r2
 8007c38:	009b      	lsls	r3, r3, #2
 8007c3a:	4a12      	ldr	r2, [pc, #72]	@ (8007c84 <prvInitialiseTaskLists+0x60>)
 8007c3c:	4413      	add	r3, r2
 8007c3e:	4618      	mov	r0, r3
 8007c40:	f7ff fb32 	bl	80072a8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	3301      	adds	r3, #1
 8007c48:	607b      	str	r3, [r7, #4]
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2b06      	cmp	r3, #6
 8007c4e:	d9ef      	bls.n	8007c30 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007c50:	480d      	ldr	r0, [pc, #52]	@ (8007c88 <prvInitialiseTaskLists+0x64>)
 8007c52:	f7ff fb29 	bl	80072a8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007c56:	480d      	ldr	r0, [pc, #52]	@ (8007c8c <prvInitialiseTaskLists+0x68>)
 8007c58:	f7ff fb26 	bl	80072a8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007c5c:	480c      	ldr	r0, [pc, #48]	@ (8007c90 <prvInitialiseTaskLists+0x6c>)
 8007c5e:	f7ff fb23 	bl	80072a8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007c62:	480c      	ldr	r0, [pc, #48]	@ (8007c94 <prvInitialiseTaskLists+0x70>)
 8007c64:	f7ff fb20 	bl	80072a8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007c68:	480b      	ldr	r0, [pc, #44]	@ (8007c98 <prvInitialiseTaskLists+0x74>)
 8007c6a:	f7ff fb1d 	bl	80072a8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007c6e:	4b0b      	ldr	r3, [pc, #44]	@ (8007c9c <prvInitialiseTaskLists+0x78>)
 8007c70:	4a05      	ldr	r2, [pc, #20]	@ (8007c88 <prvInitialiseTaskLists+0x64>)
 8007c72:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007c74:	4b0a      	ldr	r3, [pc, #40]	@ (8007ca0 <prvInitialiseTaskLists+0x7c>)
 8007c76:	4a05      	ldr	r2, [pc, #20]	@ (8007c8c <prvInitialiseTaskLists+0x68>)
 8007c78:	601a      	str	r2, [r3, #0]
}
 8007c7a:	bf00      	nop
 8007c7c:	3708      	adds	r7, #8
 8007c7e:	46bd      	mov	sp, r7
 8007c80:	bd80      	pop	{r7, pc}
 8007c82:	bf00      	nop
 8007c84:	2000063c 	.word	0x2000063c
 8007c88:	200006c8 	.word	0x200006c8
 8007c8c:	200006dc 	.word	0x200006dc
 8007c90:	200006f8 	.word	0x200006f8
 8007c94:	2000070c 	.word	0x2000070c
 8007c98:	20000724 	.word	0x20000724
 8007c9c:	200006f0 	.word	0x200006f0
 8007ca0:	200006f4 	.word	0x200006f4

08007ca4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b082      	sub	sp, #8
 8007ca8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007caa:	e019      	b.n	8007ce0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007cac:	f000 fa2c 	bl	8008108 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007cb0:	4b10      	ldr	r3, [pc, #64]	@ (8007cf4 <prvCheckTasksWaitingTermination+0x50>)
 8007cb2:	68db      	ldr	r3, [r3, #12]
 8007cb4:	68db      	ldr	r3, [r3, #12]
 8007cb6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	3304      	adds	r3, #4
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	f7ff fb7d 	bl	80073bc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007cc2:	4b0d      	ldr	r3, [pc, #52]	@ (8007cf8 <prvCheckTasksWaitingTermination+0x54>)
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	3b01      	subs	r3, #1
 8007cc8:	4a0b      	ldr	r2, [pc, #44]	@ (8007cf8 <prvCheckTasksWaitingTermination+0x54>)
 8007cca:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007ccc:	4b0b      	ldr	r3, [pc, #44]	@ (8007cfc <prvCheckTasksWaitingTermination+0x58>)
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	3b01      	subs	r3, #1
 8007cd2:	4a0a      	ldr	r2, [pc, #40]	@ (8007cfc <prvCheckTasksWaitingTermination+0x58>)
 8007cd4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007cd6:	f000 fa49 	bl	800816c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007cda:	6878      	ldr	r0, [r7, #4]
 8007cdc:	f000 f810 	bl	8007d00 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007ce0:	4b06      	ldr	r3, [pc, #24]	@ (8007cfc <prvCheckTasksWaitingTermination+0x58>)
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d1e1      	bne.n	8007cac <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007ce8:	bf00      	nop
 8007cea:	bf00      	nop
 8007cec:	3708      	adds	r7, #8
 8007cee:	46bd      	mov	sp, r7
 8007cf0:	bd80      	pop	{r7, pc}
 8007cf2:	bf00      	nop
 8007cf4:	2000070c 	.word	0x2000070c
 8007cf8:	20000738 	.word	0x20000738
 8007cfc:	20000720 	.word	0x20000720

08007d00 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b084      	sub	sp, #16
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d108      	bne.n	8007d24 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d16:	4618      	mov	r0, r3
 8007d18:	f000 fba4 	bl	8008464 <vPortFree>
				vPortFree( pxTCB );
 8007d1c:	6878      	ldr	r0, [r7, #4]
 8007d1e:	f000 fba1 	bl	8008464 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007d22:	e019      	b.n	8007d58 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007d2a:	2b01      	cmp	r3, #1
 8007d2c:	d103      	bne.n	8007d36 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007d2e:	6878      	ldr	r0, [r7, #4]
 8007d30:	f000 fb98 	bl	8008464 <vPortFree>
	}
 8007d34:	e010      	b.n	8007d58 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007d3c:	2b02      	cmp	r3, #2
 8007d3e:	d00b      	beq.n	8007d58 <prvDeleteTCB+0x58>
	__asm volatile
 8007d40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d44:	f383 8811 	msr	BASEPRI, r3
 8007d48:	f3bf 8f6f 	isb	sy
 8007d4c:	f3bf 8f4f 	dsb	sy
 8007d50:	60fb      	str	r3, [r7, #12]
}
 8007d52:	bf00      	nop
 8007d54:	bf00      	nop
 8007d56:	e7fd      	b.n	8007d54 <prvDeleteTCB+0x54>
	}
 8007d58:	bf00      	nop
 8007d5a:	3710      	adds	r7, #16
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	bd80      	pop	{r7, pc}

08007d60 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007d60:	b480      	push	{r7}
 8007d62:	b083      	sub	sp, #12
 8007d64:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007d66:	4b0c      	ldr	r3, [pc, #48]	@ (8007d98 <prvResetNextTaskUnblockTime+0x38>)
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d104      	bne.n	8007d7a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007d70:	4b0a      	ldr	r3, [pc, #40]	@ (8007d9c <prvResetNextTaskUnblockTime+0x3c>)
 8007d72:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007d76:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007d78:	e008      	b.n	8007d8c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d7a:	4b07      	ldr	r3, [pc, #28]	@ (8007d98 <prvResetNextTaskUnblockTime+0x38>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	68db      	ldr	r3, [r3, #12]
 8007d80:	68db      	ldr	r3, [r3, #12]
 8007d82:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	685b      	ldr	r3, [r3, #4]
 8007d88:	4a04      	ldr	r2, [pc, #16]	@ (8007d9c <prvResetNextTaskUnblockTime+0x3c>)
 8007d8a:	6013      	str	r3, [r2, #0]
}
 8007d8c:	bf00      	nop
 8007d8e:	370c      	adds	r7, #12
 8007d90:	46bd      	mov	sp, r7
 8007d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d96:	4770      	bx	lr
 8007d98:	200006f0 	.word	0x200006f0
 8007d9c:	20000758 	.word	0x20000758

08007da0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007da0:	b480      	push	{r7}
 8007da2:	b083      	sub	sp, #12
 8007da4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007da6:	4b0b      	ldr	r3, [pc, #44]	@ (8007dd4 <xTaskGetSchedulerState+0x34>)
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d102      	bne.n	8007db4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007dae:	2301      	movs	r3, #1
 8007db0:	607b      	str	r3, [r7, #4]
 8007db2:	e008      	b.n	8007dc6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007db4:	4b08      	ldr	r3, [pc, #32]	@ (8007dd8 <xTaskGetSchedulerState+0x38>)
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d102      	bne.n	8007dc2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007dbc:	2302      	movs	r3, #2
 8007dbe:	607b      	str	r3, [r7, #4]
 8007dc0:	e001      	b.n	8007dc6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007dc6:	687b      	ldr	r3, [r7, #4]
	}
 8007dc8:	4618      	mov	r0, r3
 8007dca:	370c      	adds	r7, #12
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd2:	4770      	bx	lr
 8007dd4:	20000744 	.word	0x20000744
 8007dd8:	20000760 	.word	0x20000760

08007ddc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	b084      	sub	sp, #16
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	6078      	str	r0, [r7, #4]
 8007de4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007de6:	4b29      	ldr	r3, [pc, #164]	@ (8007e8c <prvAddCurrentTaskToDelayedList+0xb0>)
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007dec:	4b28      	ldr	r3, [pc, #160]	@ (8007e90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	3304      	adds	r3, #4
 8007df2:	4618      	mov	r0, r3
 8007df4:	f7ff fae2 	bl	80073bc <uxListRemove>
 8007df8:	4603      	mov	r3, r0
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d10b      	bne.n	8007e16 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007dfe:	4b24      	ldr	r3, [pc, #144]	@ (8007e90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e04:	2201      	movs	r2, #1
 8007e06:	fa02 f303 	lsl.w	r3, r2, r3
 8007e0a:	43da      	mvns	r2, r3
 8007e0c:	4b21      	ldr	r3, [pc, #132]	@ (8007e94 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	4013      	ands	r3, r2
 8007e12:	4a20      	ldr	r2, [pc, #128]	@ (8007e94 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007e14:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007e1c:	d10a      	bne.n	8007e34 <prvAddCurrentTaskToDelayedList+0x58>
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d007      	beq.n	8007e34 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007e24:	4b1a      	ldr	r3, [pc, #104]	@ (8007e90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	3304      	adds	r3, #4
 8007e2a:	4619      	mov	r1, r3
 8007e2c:	481a      	ldr	r0, [pc, #104]	@ (8007e98 <prvAddCurrentTaskToDelayedList+0xbc>)
 8007e2e:	f7ff fa68 	bl	8007302 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007e32:	e026      	b.n	8007e82 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007e34:	68fa      	ldr	r2, [r7, #12]
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	4413      	add	r3, r2
 8007e3a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007e3c:	4b14      	ldr	r3, [pc, #80]	@ (8007e90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	68ba      	ldr	r2, [r7, #8]
 8007e42:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007e44:	68ba      	ldr	r2, [r7, #8]
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	429a      	cmp	r2, r3
 8007e4a:	d209      	bcs.n	8007e60 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007e4c:	4b13      	ldr	r3, [pc, #76]	@ (8007e9c <prvAddCurrentTaskToDelayedList+0xc0>)
 8007e4e:	681a      	ldr	r2, [r3, #0]
 8007e50:	4b0f      	ldr	r3, [pc, #60]	@ (8007e90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	3304      	adds	r3, #4
 8007e56:	4619      	mov	r1, r3
 8007e58:	4610      	mov	r0, r2
 8007e5a:	f7ff fa76 	bl	800734a <vListInsert>
}
 8007e5e:	e010      	b.n	8007e82 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007e60:	4b0f      	ldr	r3, [pc, #60]	@ (8007ea0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007e62:	681a      	ldr	r2, [r3, #0]
 8007e64:	4b0a      	ldr	r3, [pc, #40]	@ (8007e90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	3304      	adds	r3, #4
 8007e6a:	4619      	mov	r1, r3
 8007e6c:	4610      	mov	r0, r2
 8007e6e:	f7ff fa6c 	bl	800734a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007e72:	4b0c      	ldr	r3, [pc, #48]	@ (8007ea4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	68ba      	ldr	r2, [r7, #8]
 8007e78:	429a      	cmp	r2, r3
 8007e7a:	d202      	bcs.n	8007e82 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007e7c:	4a09      	ldr	r2, [pc, #36]	@ (8007ea4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007e7e:	68bb      	ldr	r3, [r7, #8]
 8007e80:	6013      	str	r3, [r2, #0]
}
 8007e82:	bf00      	nop
 8007e84:	3710      	adds	r7, #16
 8007e86:	46bd      	mov	sp, r7
 8007e88:	bd80      	pop	{r7, pc}
 8007e8a:	bf00      	nop
 8007e8c:	2000073c 	.word	0x2000073c
 8007e90:	20000638 	.word	0x20000638
 8007e94:	20000740 	.word	0x20000740
 8007e98:	20000724 	.word	0x20000724
 8007e9c:	200006f4 	.word	0x200006f4
 8007ea0:	200006f0 	.word	0x200006f0
 8007ea4:	20000758 	.word	0x20000758

08007ea8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007ea8:	b480      	push	{r7}
 8007eaa:	b085      	sub	sp, #20
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	60f8      	str	r0, [r7, #12]
 8007eb0:	60b9      	str	r1, [r7, #8]
 8007eb2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	3b04      	subs	r3, #4
 8007eb8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007ec0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	3b04      	subs	r3, #4
 8007ec6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007ec8:	68bb      	ldr	r3, [r7, #8]
 8007eca:	f023 0201 	bic.w	r2, r3, #1
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	3b04      	subs	r3, #4
 8007ed6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007ed8:	4a0c      	ldr	r2, [pc, #48]	@ (8007f0c <pxPortInitialiseStack+0x64>)
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	3b14      	subs	r3, #20
 8007ee2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007ee4:	687a      	ldr	r2, [r7, #4]
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	3b04      	subs	r3, #4
 8007eee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	f06f 0202 	mvn.w	r2, #2
 8007ef6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	3b20      	subs	r3, #32
 8007efc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007efe:	68fb      	ldr	r3, [r7, #12]
}
 8007f00:	4618      	mov	r0, r3
 8007f02:	3714      	adds	r7, #20
 8007f04:	46bd      	mov	sp, r7
 8007f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0a:	4770      	bx	lr
 8007f0c:	08007f11 	.word	0x08007f11

08007f10 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007f10:	b480      	push	{r7}
 8007f12:	b085      	sub	sp, #20
 8007f14:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007f16:	2300      	movs	r3, #0
 8007f18:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007f1a:	4b13      	ldr	r3, [pc, #76]	@ (8007f68 <prvTaskExitError+0x58>)
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007f22:	d00b      	beq.n	8007f3c <prvTaskExitError+0x2c>
	__asm volatile
 8007f24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f28:	f383 8811 	msr	BASEPRI, r3
 8007f2c:	f3bf 8f6f 	isb	sy
 8007f30:	f3bf 8f4f 	dsb	sy
 8007f34:	60fb      	str	r3, [r7, #12]
}
 8007f36:	bf00      	nop
 8007f38:	bf00      	nop
 8007f3a:	e7fd      	b.n	8007f38 <prvTaskExitError+0x28>
	__asm volatile
 8007f3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f40:	f383 8811 	msr	BASEPRI, r3
 8007f44:	f3bf 8f6f 	isb	sy
 8007f48:	f3bf 8f4f 	dsb	sy
 8007f4c:	60bb      	str	r3, [r7, #8]
}
 8007f4e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007f50:	bf00      	nop
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d0fc      	beq.n	8007f52 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007f58:	bf00      	nop
 8007f5a:	bf00      	nop
 8007f5c:	3714      	adds	r7, #20
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f64:	4770      	bx	lr
 8007f66:	bf00      	nop
 8007f68:	2000000c 	.word	0x2000000c
 8007f6c:	00000000 	.word	0x00000000

08007f70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007f70:	4b07      	ldr	r3, [pc, #28]	@ (8007f90 <pxCurrentTCBConst2>)
 8007f72:	6819      	ldr	r1, [r3, #0]
 8007f74:	6808      	ldr	r0, [r1, #0]
 8007f76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f7a:	f380 8809 	msr	PSP, r0
 8007f7e:	f3bf 8f6f 	isb	sy
 8007f82:	f04f 0000 	mov.w	r0, #0
 8007f86:	f380 8811 	msr	BASEPRI, r0
 8007f8a:	4770      	bx	lr
 8007f8c:	f3af 8000 	nop.w

08007f90 <pxCurrentTCBConst2>:
 8007f90:	20000638 	.word	0x20000638
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007f94:	bf00      	nop
 8007f96:	bf00      	nop

08007f98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007f98:	4808      	ldr	r0, [pc, #32]	@ (8007fbc <prvPortStartFirstTask+0x24>)
 8007f9a:	6800      	ldr	r0, [r0, #0]
 8007f9c:	6800      	ldr	r0, [r0, #0]
 8007f9e:	f380 8808 	msr	MSP, r0
 8007fa2:	f04f 0000 	mov.w	r0, #0
 8007fa6:	f380 8814 	msr	CONTROL, r0
 8007faa:	b662      	cpsie	i
 8007fac:	b661      	cpsie	f
 8007fae:	f3bf 8f4f 	dsb	sy
 8007fb2:	f3bf 8f6f 	isb	sy
 8007fb6:	df00      	svc	0
 8007fb8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007fba:	bf00      	nop
 8007fbc:	e000ed08 	.word	0xe000ed08

08007fc0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b086      	sub	sp, #24
 8007fc4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007fc6:	4b47      	ldr	r3, [pc, #284]	@ (80080e4 <xPortStartScheduler+0x124>)
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	4a47      	ldr	r2, [pc, #284]	@ (80080e8 <xPortStartScheduler+0x128>)
 8007fcc:	4293      	cmp	r3, r2
 8007fce:	d10b      	bne.n	8007fe8 <xPortStartScheduler+0x28>
	__asm volatile
 8007fd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fd4:	f383 8811 	msr	BASEPRI, r3
 8007fd8:	f3bf 8f6f 	isb	sy
 8007fdc:	f3bf 8f4f 	dsb	sy
 8007fe0:	613b      	str	r3, [r7, #16]
}
 8007fe2:	bf00      	nop
 8007fe4:	bf00      	nop
 8007fe6:	e7fd      	b.n	8007fe4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007fe8:	4b3e      	ldr	r3, [pc, #248]	@ (80080e4 <xPortStartScheduler+0x124>)
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	4a3f      	ldr	r2, [pc, #252]	@ (80080ec <xPortStartScheduler+0x12c>)
 8007fee:	4293      	cmp	r3, r2
 8007ff0:	d10b      	bne.n	800800a <xPortStartScheduler+0x4a>
	__asm volatile
 8007ff2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ff6:	f383 8811 	msr	BASEPRI, r3
 8007ffa:	f3bf 8f6f 	isb	sy
 8007ffe:	f3bf 8f4f 	dsb	sy
 8008002:	60fb      	str	r3, [r7, #12]
}
 8008004:	bf00      	nop
 8008006:	bf00      	nop
 8008008:	e7fd      	b.n	8008006 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800800a:	4b39      	ldr	r3, [pc, #228]	@ (80080f0 <xPortStartScheduler+0x130>)
 800800c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800800e:	697b      	ldr	r3, [r7, #20]
 8008010:	781b      	ldrb	r3, [r3, #0]
 8008012:	b2db      	uxtb	r3, r3
 8008014:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008016:	697b      	ldr	r3, [r7, #20]
 8008018:	22ff      	movs	r2, #255	@ 0xff
 800801a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800801c:	697b      	ldr	r3, [r7, #20]
 800801e:	781b      	ldrb	r3, [r3, #0]
 8008020:	b2db      	uxtb	r3, r3
 8008022:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008024:	78fb      	ldrb	r3, [r7, #3]
 8008026:	b2db      	uxtb	r3, r3
 8008028:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800802c:	b2da      	uxtb	r2, r3
 800802e:	4b31      	ldr	r3, [pc, #196]	@ (80080f4 <xPortStartScheduler+0x134>)
 8008030:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008032:	4b31      	ldr	r3, [pc, #196]	@ (80080f8 <xPortStartScheduler+0x138>)
 8008034:	2207      	movs	r2, #7
 8008036:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008038:	e009      	b.n	800804e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800803a:	4b2f      	ldr	r3, [pc, #188]	@ (80080f8 <xPortStartScheduler+0x138>)
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	3b01      	subs	r3, #1
 8008040:	4a2d      	ldr	r2, [pc, #180]	@ (80080f8 <xPortStartScheduler+0x138>)
 8008042:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008044:	78fb      	ldrb	r3, [r7, #3]
 8008046:	b2db      	uxtb	r3, r3
 8008048:	005b      	lsls	r3, r3, #1
 800804a:	b2db      	uxtb	r3, r3
 800804c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800804e:	78fb      	ldrb	r3, [r7, #3]
 8008050:	b2db      	uxtb	r3, r3
 8008052:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008056:	2b80      	cmp	r3, #128	@ 0x80
 8008058:	d0ef      	beq.n	800803a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800805a:	4b27      	ldr	r3, [pc, #156]	@ (80080f8 <xPortStartScheduler+0x138>)
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	f1c3 0307 	rsb	r3, r3, #7
 8008062:	2b04      	cmp	r3, #4
 8008064:	d00b      	beq.n	800807e <xPortStartScheduler+0xbe>
	__asm volatile
 8008066:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800806a:	f383 8811 	msr	BASEPRI, r3
 800806e:	f3bf 8f6f 	isb	sy
 8008072:	f3bf 8f4f 	dsb	sy
 8008076:	60bb      	str	r3, [r7, #8]
}
 8008078:	bf00      	nop
 800807a:	bf00      	nop
 800807c:	e7fd      	b.n	800807a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800807e:	4b1e      	ldr	r3, [pc, #120]	@ (80080f8 <xPortStartScheduler+0x138>)
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	021b      	lsls	r3, r3, #8
 8008084:	4a1c      	ldr	r2, [pc, #112]	@ (80080f8 <xPortStartScheduler+0x138>)
 8008086:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008088:	4b1b      	ldr	r3, [pc, #108]	@ (80080f8 <xPortStartScheduler+0x138>)
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008090:	4a19      	ldr	r2, [pc, #100]	@ (80080f8 <xPortStartScheduler+0x138>)
 8008092:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	b2da      	uxtb	r2, r3
 8008098:	697b      	ldr	r3, [r7, #20]
 800809a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800809c:	4b17      	ldr	r3, [pc, #92]	@ (80080fc <xPortStartScheduler+0x13c>)
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	4a16      	ldr	r2, [pc, #88]	@ (80080fc <xPortStartScheduler+0x13c>)
 80080a2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80080a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80080a8:	4b14      	ldr	r3, [pc, #80]	@ (80080fc <xPortStartScheduler+0x13c>)
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	4a13      	ldr	r2, [pc, #76]	@ (80080fc <xPortStartScheduler+0x13c>)
 80080ae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80080b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80080b4:	f000 f8da 	bl	800826c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80080b8:	4b11      	ldr	r3, [pc, #68]	@ (8008100 <xPortStartScheduler+0x140>)
 80080ba:	2200      	movs	r2, #0
 80080bc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80080be:	f000 f8f9 	bl	80082b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80080c2:	4b10      	ldr	r3, [pc, #64]	@ (8008104 <xPortStartScheduler+0x144>)
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	4a0f      	ldr	r2, [pc, #60]	@ (8008104 <xPortStartScheduler+0x144>)
 80080c8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80080cc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80080ce:	f7ff ff63 	bl	8007f98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80080d2:	f7ff fd33 	bl	8007b3c <vTaskSwitchContext>
	prvTaskExitError();
 80080d6:	f7ff ff1b 	bl	8007f10 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80080da:	2300      	movs	r3, #0
}
 80080dc:	4618      	mov	r0, r3
 80080de:	3718      	adds	r7, #24
 80080e0:	46bd      	mov	sp, r7
 80080e2:	bd80      	pop	{r7, pc}
 80080e4:	e000ed00 	.word	0xe000ed00
 80080e8:	410fc271 	.word	0x410fc271
 80080ec:	410fc270 	.word	0x410fc270
 80080f0:	e000e400 	.word	0xe000e400
 80080f4:	20000764 	.word	0x20000764
 80080f8:	20000768 	.word	0x20000768
 80080fc:	e000ed20 	.word	0xe000ed20
 8008100:	2000000c 	.word	0x2000000c
 8008104:	e000ef34 	.word	0xe000ef34

08008108 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008108:	b480      	push	{r7}
 800810a:	b083      	sub	sp, #12
 800810c:	af00      	add	r7, sp, #0
	__asm volatile
 800810e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008112:	f383 8811 	msr	BASEPRI, r3
 8008116:	f3bf 8f6f 	isb	sy
 800811a:	f3bf 8f4f 	dsb	sy
 800811e:	607b      	str	r3, [r7, #4]
}
 8008120:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008122:	4b10      	ldr	r3, [pc, #64]	@ (8008164 <vPortEnterCritical+0x5c>)
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	3301      	adds	r3, #1
 8008128:	4a0e      	ldr	r2, [pc, #56]	@ (8008164 <vPortEnterCritical+0x5c>)
 800812a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800812c:	4b0d      	ldr	r3, [pc, #52]	@ (8008164 <vPortEnterCritical+0x5c>)
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	2b01      	cmp	r3, #1
 8008132:	d110      	bne.n	8008156 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008134:	4b0c      	ldr	r3, [pc, #48]	@ (8008168 <vPortEnterCritical+0x60>)
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	b2db      	uxtb	r3, r3
 800813a:	2b00      	cmp	r3, #0
 800813c:	d00b      	beq.n	8008156 <vPortEnterCritical+0x4e>
	__asm volatile
 800813e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008142:	f383 8811 	msr	BASEPRI, r3
 8008146:	f3bf 8f6f 	isb	sy
 800814a:	f3bf 8f4f 	dsb	sy
 800814e:	603b      	str	r3, [r7, #0]
}
 8008150:	bf00      	nop
 8008152:	bf00      	nop
 8008154:	e7fd      	b.n	8008152 <vPortEnterCritical+0x4a>
	}
}
 8008156:	bf00      	nop
 8008158:	370c      	adds	r7, #12
 800815a:	46bd      	mov	sp, r7
 800815c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008160:	4770      	bx	lr
 8008162:	bf00      	nop
 8008164:	2000000c 	.word	0x2000000c
 8008168:	e000ed04 	.word	0xe000ed04

0800816c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800816c:	b480      	push	{r7}
 800816e:	b083      	sub	sp, #12
 8008170:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008172:	4b12      	ldr	r3, [pc, #72]	@ (80081bc <vPortExitCritical+0x50>)
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d10b      	bne.n	8008192 <vPortExitCritical+0x26>
	__asm volatile
 800817a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800817e:	f383 8811 	msr	BASEPRI, r3
 8008182:	f3bf 8f6f 	isb	sy
 8008186:	f3bf 8f4f 	dsb	sy
 800818a:	607b      	str	r3, [r7, #4]
}
 800818c:	bf00      	nop
 800818e:	bf00      	nop
 8008190:	e7fd      	b.n	800818e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008192:	4b0a      	ldr	r3, [pc, #40]	@ (80081bc <vPortExitCritical+0x50>)
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	3b01      	subs	r3, #1
 8008198:	4a08      	ldr	r2, [pc, #32]	@ (80081bc <vPortExitCritical+0x50>)
 800819a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800819c:	4b07      	ldr	r3, [pc, #28]	@ (80081bc <vPortExitCritical+0x50>)
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d105      	bne.n	80081b0 <vPortExitCritical+0x44>
 80081a4:	2300      	movs	r3, #0
 80081a6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80081a8:	683b      	ldr	r3, [r7, #0]
 80081aa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80081ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80081b0:	bf00      	nop
 80081b2:	370c      	adds	r7, #12
 80081b4:	46bd      	mov	sp, r7
 80081b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ba:	4770      	bx	lr
 80081bc:	2000000c 	.word	0x2000000c

080081c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80081c0:	f3ef 8009 	mrs	r0, PSP
 80081c4:	f3bf 8f6f 	isb	sy
 80081c8:	4b15      	ldr	r3, [pc, #84]	@ (8008220 <pxCurrentTCBConst>)
 80081ca:	681a      	ldr	r2, [r3, #0]
 80081cc:	f01e 0f10 	tst.w	lr, #16
 80081d0:	bf08      	it	eq
 80081d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80081d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081da:	6010      	str	r0, [r2, #0]
 80081dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80081e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80081e4:	f380 8811 	msr	BASEPRI, r0
 80081e8:	f3bf 8f4f 	dsb	sy
 80081ec:	f3bf 8f6f 	isb	sy
 80081f0:	f7ff fca4 	bl	8007b3c <vTaskSwitchContext>
 80081f4:	f04f 0000 	mov.w	r0, #0
 80081f8:	f380 8811 	msr	BASEPRI, r0
 80081fc:	bc09      	pop	{r0, r3}
 80081fe:	6819      	ldr	r1, [r3, #0]
 8008200:	6808      	ldr	r0, [r1, #0]
 8008202:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008206:	f01e 0f10 	tst.w	lr, #16
 800820a:	bf08      	it	eq
 800820c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008210:	f380 8809 	msr	PSP, r0
 8008214:	f3bf 8f6f 	isb	sy
 8008218:	4770      	bx	lr
 800821a:	bf00      	nop
 800821c:	f3af 8000 	nop.w

08008220 <pxCurrentTCBConst>:
 8008220:	20000638 	.word	0x20000638
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008224:	bf00      	nop
 8008226:	bf00      	nop

08008228 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008228:	b580      	push	{r7, lr}
 800822a:	b082      	sub	sp, #8
 800822c:	af00      	add	r7, sp, #0
	__asm volatile
 800822e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008232:	f383 8811 	msr	BASEPRI, r3
 8008236:	f3bf 8f6f 	isb	sy
 800823a:	f3bf 8f4f 	dsb	sy
 800823e:	607b      	str	r3, [r7, #4]
}
 8008240:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008242:	f7ff fbc1 	bl	80079c8 <xTaskIncrementTick>
 8008246:	4603      	mov	r3, r0
 8008248:	2b00      	cmp	r3, #0
 800824a:	d003      	beq.n	8008254 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800824c:	4b06      	ldr	r3, [pc, #24]	@ (8008268 <xPortSysTickHandler+0x40>)
 800824e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008252:	601a      	str	r2, [r3, #0]
 8008254:	2300      	movs	r3, #0
 8008256:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	f383 8811 	msr	BASEPRI, r3
}
 800825e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008260:	bf00      	nop
 8008262:	3708      	adds	r7, #8
 8008264:	46bd      	mov	sp, r7
 8008266:	bd80      	pop	{r7, pc}
 8008268:	e000ed04 	.word	0xe000ed04

0800826c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800826c:	b480      	push	{r7}
 800826e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008270:	4b0b      	ldr	r3, [pc, #44]	@ (80082a0 <vPortSetupTimerInterrupt+0x34>)
 8008272:	2200      	movs	r2, #0
 8008274:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008276:	4b0b      	ldr	r3, [pc, #44]	@ (80082a4 <vPortSetupTimerInterrupt+0x38>)
 8008278:	2200      	movs	r2, #0
 800827a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800827c:	4b0a      	ldr	r3, [pc, #40]	@ (80082a8 <vPortSetupTimerInterrupt+0x3c>)
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	4a0a      	ldr	r2, [pc, #40]	@ (80082ac <vPortSetupTimerInterrupt+0x40>)
 8008282:	fba2 2303 	umull	r2, r3, r2, r3
 8008286:	099b      	lsrs	r3, r3, #6
 8008288:	4a09      	ldr	r2, [pc, #36]	@ (80082b0 <vPortSetupTimerInterrupt+0x44>)
 800828a:	3b01      	subs	r3, #1
 800828c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800828e:	4b04      	ldr	r3, [pc, #16]	@ (80082a0 <vPortSetupTimerInterrupt+0x34>)
 8008290:	2207      	movs	r2, #7
 8008292:	601a      	str	r2, [r3, #0]
}
 8008294:	bf00      	nop
 8008296:	46bd      	mov	sp, r7
 8008298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829c:	4770      	bx	lr
 800829e:	bf00      	nop
 80082a0:	e000e010 	.word	0xe000e010
 80082a4:	e000e018 	.word	0xe000e018
 80082a8:	20000000 	.word	0x20000000
 80082ac:	10624dd3 	.word	0x10624dd3
 80082b0:	e000e014 	.word	0xe000e014

080082b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80082b4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80082c4 <vPortEnableVFP+0x10>
 80082b8:	6801      	ldr	r1, [r0, #0]
 80082ba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80082be:	6001      	str	r1, [r0, #0]
 80082c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80082c2:	bf00      	nop
 80082c4:	e000ed88 	.word	0xe000ed88

080082c8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80082c8:	b580      	push	{r7, lr}
 80082ca:	b08a      	sub	sp, #40	@ 0x28
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80082d0:	2300      	movs	r3, #0
 80082d2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80082d4:	f7ff facc 	bl	8007870 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80082d8:	4b5c      	ldr	r3, [pc, #368]	@ (800844c <pvPortMalloc+0x184>)
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d101      	bne.n	80082e4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80082e0:	f000 f924 	bl	800852c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80082e4:	4b5a      	ldr	r3, [pc, #360]	@ (8008450 <pvPortMalloc+0x188>)
 80082e6:	681a      	ldr	r2, [r3, #0]
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	4013      	ands	r3, r2
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	f040 8095 	bne.w	800841c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d01e      	beq.n	8008336 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80082f8:	2208      	movs	r2, #8
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	4413      	add	r3, r2
 80082fe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	f003 0307 	and.w	r3, r3, #7
 8008306:	2b00      	cmp	r3, #0
 8008308:	d015      	beq.n	8008336 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	f023 0307 	bic.w	r3, r3, #7
 8008310:	3308      	adds	r3, #8
 8008312:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	f003 0307 	and.w	r3, r3, #7
 800831a:	2b00      	cmp	r3, #0
 800831c:	d00b      	beq.n	8008336 <pvPortMalloc+0x6e>
	__asm volatile
 800831e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008322:	f383 8811 	msr	BASEPRI, r3
 8008326:	f3bf 8f6f 	isb	sy
 800832a:	f3bf 8f4f 	dsb	sy
 800832e:	617b      	str	r3, [r7, #20]
}
 8008330:	bf00      	nop
 8008332:	bf00      	nop
 8008334:	e7fd      	b.n	8008332 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	2b00      	cmp	r3, #0
 800833a:	d06f      	beq.n	800841c <pvPortMalloc+0x154>
 800833c:	4b45      	ldr	r3, [pc, #276]	@ (8008454 <pvPortMalloc+0x18c>)
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	687a      	ldr	r2, [r7, #4]
 8008342:	429a      	cmp	r2, r3
 8008344:	d86a      	bhi.n	800841c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008346:	4b44      	ldr	r3, [pc, #272]	@ (8008458 <pvPortMalloc+0x190>)
 8008348:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800834a:	4b43      	ldr	r3, [pc, #268]	@ (8008458 <pvPortMalloc+0x190>)
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008350:	e004      	b.n	800835c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008354:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800835c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800835e:	685b      	ldr	r3, [r3, #4]
 8008360:	687a      	ldr	r2, [r7, #4]
 8008362:	429a      	cmp	r2, r3
 8008364:	d903      	bls.n	800836e <pvPortMalloc+0xa6>
 8008366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d1f1      	bne.n	8008352 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800836e:	4b37      	ldr	r3, [pc, #220]	@ (800844c <pvPortMalloc+0x184>)
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008374:	429a      	cmp	r2, r3
 8008376:	d051      	beq.n	800841c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008378:	6a3b      	ldr	r3, [r7, #32]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	2208      	movs	r2, #8
 800837e:	4413      	add	r3, r2
 8008380:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008384:	681a      	ldr	r2, [r3, #0]
 8008386:	6a3b      	ldr	r3, [r7, #32]
 8008388:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800838a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800838c:	685a      	ldr	r2, [r3, #4]
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	1ad2      	subs	r2, r2, r3
 8008392:	2308      	movs	r3, #8
 8008394:	005b      	lsls	r3, r3, #1
 8008396:	429a      	cmp	r2, r3
 8008398:	d920      	bls.n	80083dc <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800839a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	4413      	add	r3, r2
 80083a0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80083a2:	69bb      	ldr	r3, [r7, #24]
 80083a4:	f003 0307 	and.w	r3, r3, #7
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d00b      	beq.n	80083c4 <pvPortMalloc+0xfc>
	__asm volatile
 80083ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083b0:	f383 8811 	msr	BASEPRI, r3
 80083b4:	f3bf 8f6f 	isb	sy
 80083b8:	f3bf 8f4f 	dsb	sy
 80083bc:	613b      	str	r3, [r7, #16]
}
 80083be:	bf00      	nop
 80083c0:	bf00      	nop
 80083c2:	e7fd      	b.n	80083c0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80083c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083c6:	685a      	ldr	r2, [r3, #4]
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	1ad2      	subs	r2, r2, r3
 80083cc:	69bb      	ldr	r3, [r7, #24]
 80083ce:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80083d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083d2:	687a      	ldr	r2, [r7, #4]
 80083d4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80083d6:	69b8      	ldr	r0, [r7, #24]
 80083d8:	f000 f90a 	bl	80085f0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80083dc:	4b1d      	ldr	r3, [pc, #116]	@ (8008454 <pvPortMalloc+0x18c>)
 80083de:	681a      	ldr	r2, [r3, #0]
 80083e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083e2:	685b      	ldr	r3, [r3, #4]
 80083e4:	1ad3      	subs	r3, r2, r3
 80083e6:	4a1b      	ldr	r2, [pc, #108]	@ (8008454 <pvPortMalloc+0x18c>)
 80083e8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80083ea:	4b1a      	ldr	r3, [pc, #104]	@ (8008454 <pvPortMalloc+0x18c>)
 80083ec:	681a      	ldr	r2, [r3, #0]
 80083ee:	4b1b      	ldr	r3, [pc, #108]	@ (800845c <pvPortMalloc+0x194>)
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	429a      	cmp	r2, r3
 80083f4:	d203      	bcs.n	80083fe <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80083f6:	4b17      	ldr	r3, [pc, #92]	@ (8008454 <pvPortMalloc+0x18c>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	4a18      	ldr	r2, [pc, #96]	@ (800845c <pvPortMalloc+0x194>)
 80083fc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80083fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008400:	685a      	ldr	r2, [r3, #4]
 8008402:	4b13      	ldr	r3, [pc, #76]	@ (8008450 <pvPortMalloc+0x188>)
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	431a      	orrs	r2, r3
 8008408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800840a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800840c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800840e:	2200      	movs	r2, #0
 8008410:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008412:	4b13      	ldr	r3, [pc, #76]	@ (8008460 <pvPortMalloc+0x198>)
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	3301      	adds	r3, #1
 8008418:	4a11      	ldr	r2, [pc, #68]	@ (8008460 <pvPortMalloc+0x198>)
 800841a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800841c:	f7ff fa36 	bl	800788c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008420:	69fb      	ldr	r3, [r7, #28]
 8008422:	f003 0307 	and.w	r3, r3, #7
 8008426:	2b00      	cmp	r3, #0
 8008428:	d00b      	beq.n	8008442 <pvPortMalloc+0x17a>
	__asm volatile
 800842a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800842e:	f383 8811 	msr	BASEPRI, r3
 8008432:	f3bf 8f6f 	isb	sy
 8008436:	f3bf 8f4f 	dsb	sy
 800843a:	60fb      	str	r3, [r7, #12]
}
 800843c:	bf00      	nop
 800843e:	bf00      	nop
 8008440:	e7fd      	b.n	800843e <pvPortMalloc+0x176>
	return pvReturn;
 8008442:	69fb      	ldr	r3, [r7, #28]
}
 8008444:	4618      	mov	r0, r3
 8008446:	3728      	adds	r7, #40	@ 0x28
 8008448:	46bd      	mov	sp, r7
 800844a:	bd80      	pop	{r7, pc}
 800844c:	2000132c 	.word	0x2000132c
 8008450:	20001340 	.word	0x20001340
 8008454:	20001330 	.word	0x20001330
 8008458:	20001324 	.word	0x20001324
 800845c:	20001334 	.word	0x20001334
 8008460:	20001338 	.word	0x20001338

08008464 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008464:	b580      	push	{r7, lr}
 8008466:	b086      	sub	sp, #24
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2b00      	cmp	r3, #0
 8008474:	d04f      	beq.n	8008516 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008476:	2308      	movs	r3, #8
 8008478:	425b      	negs	r3, r3
 800847a:	697a      	ldr	r2, [r7, #20]
 800847c:	4413      	add	r3, r2
 800847e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008480:	697b      	ldr	r3, [r7, #20]
 8008482:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008484:	693b      	ldr	r3, [r7, #16]
 8008486:	685a      	ldr	r2, [r3, #4]
 8008488:	4b25      	ldr	r3, [pc, #148]	@ (8008520 <vPortFree+0xbc>)
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	4013      	ands	r3, r2
 800848e:	2b00      	cmp	r3, #0
 8008490:	d10b      	bne.n	80084aa <vPortFree+0x46>
	__asm volatile
 8008492:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008496:	f383 8811 	msr	BASEPRI, r3
 800849a:	f3bf 8f6f 	isb	sy
 800849e:	f3bf 8f4f 	dsb	sy
 80084a2:	60fb      	str	r3, [r7, #12]
}
 80084a4:	bf00      	nop
 80084a6:	bf00      	nop
 80084a8:	e7fd      	b.n	80084a6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80084aa:	693b      	ldr	r3, [r7, #16]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d00b      	beq.n	80084ca <vPortFree+0x66>
	__asm volatile
 80084b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084b6:	f383 8811 	msr	BASEPRI, r3
 80084ba:	f3bf 8f6f 	isb	sy
 80084be:	f3bf 8f4f 	dsb	sy
 80084c2:	60bb      	str	r3, [r7, #8]
}
 80084c4:	bf00      	nop
 80084c6:	bf00      	nop
 80084c8:	e7fd      	b.n	80084c6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80084ca:	693b      	ldr	r3, [r7, #16]
 80084cc:	685a      	ldr	r2, [r3, #4]
 80084ce:	4b14      	ldr	r3, [pc, #80]	@ (8008520 <vPortFree+0xbc>)
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	4013      	ands	r3, r2
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d01e      	beq.n	8008516 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80084d8:	693b      	ldr	r3, [r7, #16]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d11a      	bne.n	8008516 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80084e0:	693b      	ldr	r3, [r7, #16]
 80084e2:	685a      	ldr	r2, [r3, #4]
 80084e4:	4b0e      	ldr	r3, [pc, #56]	@ (8008520 <vPortFree+0xbc>)
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	43db      	mvns	r3, r3
 80084ea:	401a      	ands	r2, r3
 80084ec:	693b      	ldr	r3, [r7, #16]
 80084ee:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80084f0:	f7ff f9be 	bl	8007870 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80084f4:	693b      	ldr	r3, [r7, #16]
 80084f6:	685a      	ldr	r2, [r3, #4]
 80084f8:	4b0a      	ldr	r3, [pc, #40]	@ (8008524 <vPortFree+0xc0>)
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	4413      	add	r3, r2
 80084fe:	4a09      	ldr	r2, [pc, #36]	@ (8008524 <vPortFree+0xc0>)
 8008500:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008502:	6938      	ldr	r0, [r7, #16]
 8008504:	f000 f874 	bl	80085f0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008508:	4b07      	ldr	r3, [pc, #28]	@ (8008528 <vPortFree+0xc4>)
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	3301      	adds	r3, #1
 800850e:	4a06      	ldr	r2, [pc, #24]	@ (8008528 <vPortFree+0xc4>)
 8008510:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008512:	f7ff f9bb 	bl	800788c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008516:	bf00      	nop
 8008518:	3718      	adds	r7, #24
 800851a:	46bd      	mov	sp, r7
 800851c:	bd80      	pop	{r7, pc}
 800851e:	bf00      	nop
 8008520:	20001340 	.word	0x20001340
 8008524:	20001330 	.word	0x20001330
 8008528:	2000133c 	.word	0x2000133c

0800852c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800852c:	b480      	push	{r7}
 800852e:	b085      	sub	sp, #20
 8008530:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008532:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8008536:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008538:	4b27      	ldr	r3, [pc, #156]	@ (80085d8 <prvHeapInit+0xac>)
 800853a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	f003 0307 	and.w	r3, r3, #7
 8008542:	2b00      	cmp	r3, #0
 8008544:	d00c      	beq.n	8008560 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	3307      	adds	r3, #7
 800854a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	f023 0307 	bic.w	r3, r3, #7
 8008552:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008554:	68ba      	ldr	r2, [r7, #8]
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	1ad3      	subs	r3, r2, r3
 800855a:	4a1f      	ldr	r2, [pc, #124]	@ (80085d8 <prvHeapInit+0xac>)
 800855c:	4413      	add	r3, r2
 800855e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008564:	4a1d      	ldr	r2, [pc, #116]	@ (80085dc <prvHeapInit+0xb0>)
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800856a:	4b1c      	ldr	r3, [pc, #112]	@ (80085dc <prvHeapInit+0xb0>)
 800856c:	2200      	movs	r2, #0
 800856e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	68ba      	ldr	r2, [r7, #8]
 8008574:	4413      	add	r3, r2
 8008576:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008578:	2208      	movs	r2, #8
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	1a9b      	subs	r3, r3, r2
 800857e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	f023 0307 	bic.w	r3, r3, #7
 8008586:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	4a15      	ldr	r2, [pc, #84]	@ (80085e0 <prvHeapInit+0xb4>)
 800858c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800858e:	4b14      	ldr	r3, [pc, #80]	@ (80085e0 <prvHeapInit+0xb4>)
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	2200      	movs	r2, #0
 8008594:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008596:	4b12      	ldr	r3, [pc, #72]	@ (80085e0 <prvHeapInit+0xb4>)
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	2200      	movs	r2, #0
 800859c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80085a2:	683b      	ldr	r3, [r7, #0]
 80085a4:	68fa      	ldr	r2, [r7, #12]
 80085a6:	1ad2      	subs	r2, r2, r3
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80085ac:	4b0c      	ldr	r3, [pc, #48]	@ (80085e0 <prvHeapInit+0xb4>)
 80085ae:	681a      	ldr	r2, [r3, #0]
 80085b0:	683b      	ldr	r3, [r7, #0]
 80085b2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	685b      	ldr	r3, [r3, #4]
 80085b8:	4a0a      	ldr	r2, [pc, #40]	@ (80085e4 <prvHeapInit+0xb8>)
 80085ba:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	685b      	ldr	r3, [r3, #4]
 80085c0:	4a09      	ldr	r2, [pc, #36]	@ (80085e8 <prvHeapInit+0xbc>)
 80085c2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80085c4:	4b09      	ldr	r3, [pc, #36]	@ (80085ec <prvHeapInit+0xc0>)
 80085c6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80085ca:	601a      	str	r2, [r3, #0]
}
 80085cc:	bf00      	nop
 80085ce:	3714      	adds	r7, #20
 80085d0:	46bd      	mov	sp, r7
 80085d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d6:	4770      	bx	lr
 80085d8:	2000076c 	.word	0x2000076c
 80085dc:	20001324 	.word	0x20001324
 80085e0:	2000132c 	.word	0x2000132c
 80085e4:	20001334 	.word	0x20001334
 80085e8:	20001330 	.word	0x20001330
 80085ec:	20001340 	.word	0x20001340

080085f0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80085f0:	b480      	push	{r7}
 80085f2:	b085      	sub	sp, #20
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80085f8:	4b28      	ldr	r3, [pc, #160]	@ (800869c <prvInsertBlockIntoFreeList+0xac>)
 80085fa:	60fb      	str	r3, [r7, #12]
 80085fc:	e002      	b.n	8008604 <prvInsertBlockIntoFreeList+0x14>
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	60fb      	str	r3, [r7, #12]
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	687a      	ldr	r2, [r7, #4]
 800860a:	429a      	cmp	r2, r3
 800860c:	d8f7      	bhi.n	80085fe <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	685b      	ldr	r3, [r3, #4]
 8008616:	68ba      	ldr	r2, [r7, #8]
 8008618:	4413      	add	r3, r2
 800861a:	687a      	ldr	r2, [r7, #4]
 800861c:	429a      	cmp	r2, r3
 800861e:	d108      	bne.n	8008632 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	685a      	ldr	r2, [r3, #4]
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	685b      	ldr	r3, [r3, #4]
 8008628:	441a      	add	r2, r3
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	685b      	ldr	r3, [r3, #4]
 800863a:	68ba      	ldr	r2, [r7, #8]
 800863c:	441a      	add	r2, r3
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	429a      	cmp	r2, r3
 8008644:	d118      	bne.n	8008678 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	681a      	ldr	r2, [r3, #0]
 800864a:	4b15      	ldr	r3, [pc, #84]	@ (80086a0 <prvInsertBlockIntoFreeList+0xb0>)
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	429a      	cmp	r2, r3
 8008650:	d00d      	beq.n	800866e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	685a      	ldr	r2, [r3, #4]
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	685b      	ldr	r3, [r3, #4]
 800865c:	441a      	add	r2, r3
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	681a      	ldr	r2, [r3, #0]
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	601a      	str	r2, [r3, #0]
 800866c:	e008      	b.n	8008680 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800866e:	4b0c      	ldr	r3, [pc, #48]	@ (80086a0 <prvInsertBlockIntoFreeList+0xb0>)
 8008670:	681a      	ldr	r2, [r3, #0]
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	601a      	str	r2, [r3, #0]
 8008676:	e003      	b.n	8008680 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	681a      	ldr	r2, [r3, #0]
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008680:	68fa      	ldr	r2, [r7, #12]
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	429a      	cmp	r2, r3
 8008686:	d002      	beq.n	800868e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	687a      	ldr	r2, [r7, #4]
 800868c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800868e:	bf00      	nop
 8008690:	3714      	adds	r7, #20
 8008692:	46bd      	mov	sp, r7
 8008694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008698:	4770      	bx	lr
 800869a:	bf00      	nop
 800869c:	20001324 	.word	0x20001324
 80086a0:	2000132c 	.word	0x2000132c

080086a4 <std>:
 80086a4:	2300      	movs	r3, #0
 80086a6:	b510      	push	{r4, lr}
 80086a8:	4604      	mov	r4, r0
 80086aa:	e9c0 3300 	strd	r3, r3, [r0]
 80086ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80086b2:	6083      	str	r3, [r0, #8]
 80086b4:	8181      	strh	r1, [r0, #12]
 80086b6:	6643      	str	r3, [r0, #100]	@ 0x64
 80086b8:	81c2      	strh	r2, [r0, #14]
 80086ba:	6183      	str	r3, [r0, #24]
 80086bc:	4619      	mov	r1, r3
 80086be:	2208      	movs	r2, #8
 80086c0:	305c      	adds	r0, #92	@ 0x5c
 80086c2:	f000 fa2d 	bl	8008b20 <memset>
 80086c6:	4b0d      	ldr	r3, [pc, #52]	@ (80086fc <std+0x58>)
 80086c8:	6263      	str	r3, [r4, #36]	@ 0x24
 80086ca:	4b0d      	ldr	r3, [pc, #52]	@ (8008700 <std+0x5c>)
 80086cc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80086ce:	4b0d      	ldr	r3, [pc, #52]	@ (8008704 <std+0x60>)
 80086d0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80086d2:	4b0d      	ldr	r3, [pc, #52]	@ (8008708 <std+0x64>)
 80086d4:	6323      	str	r3, [r4, #48]	@ 0x30
 80086d6:	4b0d      	ldr	r3, [pc, #52]	@ (800870c <std+0x68>)
 80086d8:	6224      	str	r4, [r4, #32]
 80086da:	429c      	cmp	r4, r3
 80086dc:	d006      	beq.n	80086ec <std+0x48>
 80086de:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80086e2:	4294      	cmp	r4, r2
 80086e4:	d002      	beq.n	80086ec <std+0x48>
 80086e6:	33d0      	adds	r3, #208	@ 0xd0
 80086e8:	429c      	cmp	r4, r3
 80086ea:	d105      	bne.n	80086f8 <std+0x54>
 80086ec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80086f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80086f4:	f000 bae8 	b.w	8008cc8 <__retarget_lock_init_recursive>
 80086f8:	bd10      	pop	{r4, pc}
 80086fa:	bf00      	nop
 80086fc:	08008971 	.word	0x08008971
 8008700:	08008993 	.word	0x08008993
 8008704:	080089cb 	.word	0x080089cb
 8008708:	080089ef 	.word	0x080089ef
 800870c:	20001344 	.word	0x20001344

08008710 <stdio_exit_handler>:
 8008710:	4a02      	ldr	r2, [pc, #8]	@ (800871c <stdio_exit_handler+0xc>)
 8008712:	4903      	ldr	r1, [pc, #12]	@ (8008720 <stdio_exit_handler+0x10>)
 8008714:	4803      	ldr	r0, [pc, #12]	@ (8008724 <stdio_exit_handler+0x14>)
 8008716:	f000 b869 	b.w	80087ec <_fwalk_sglue>
 800871a:	bf00      	nop
 800871c:	20000010 	.word	0x20000010
 8008720:	08009881 	.word	0x08009881
 8008724:	20000020 	.word	0x20000020

08008728 <cleanup_stdio>:
 8008728:	6841      	ldr	r1, [r0, #4]
 800872a:	4b0c      	ldr	r3, [pc, #48]	@ (800875c <cleanup_stdio+0x34>)
 800872c:	4299      	cmp	r1, r3
 800872e:	b510      	push	{r4, lr}
 8008730:	4604      	mov	r4, r0
 8008732:	d001      	beq.n	8008738 <cleanup_stdio+0x10>
 8008734:	f001 f8a4 	bl	8009880 <_fflush_r>
 8008738:	68a1      	ldr	r1, [r4, #8]
 800873a:	4b09      	ldr	r3, [pc, #36]	@ (8008760 <cleanup_stdio+0x38>)
 800873c:	4299      	cmp	r1, r3
 800873e:	d002      	beq.n	8008746 <cleanup_stdio+0x1e>
 8008740:	4620      	mov	r0, r4
 8008742:	f001 f89d 	bl	8009880 <_fflush_r>
 8008746:	68e1      	ldr	r1, [r4, #12]
 8008748:	4b06      	ldr	r3, [pc, #24]	@ (8008764 <cleanup_stdio+0x3c>)
 800874a:	4299      	cmp	r1, r3
 800874c:	d004      	beq.n	8008758 <cleanup_stdio+0x30>
 800874e:	4620      	mov	r0, r4
 8008750:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008754:	f001 b894 	b.w	8009880 <_fflush_r>
 8008758:	bd10      	pop	{r4, pc}
 800875a:	bf00      	nop
 800875c:	20001344 	.word	0x20001344
 8008760:	200013ac 	.word	0x200013ac
 8008764:	20001414 	.word	0x20001414

08008768 <global_stdio_init.part.0>:
 8008768:	b510      	push	{r4, lr}
 800876a:	4b0b      	ldr	r3, [pc, #44]	@ (8008798 <global_stdio_init.part.0+0x30>)
 800876c:	4c0b      	ldr	r4, [pc, #44]	@ (800879c <global_stdio_init.part.0+0x34>)
 800876e:	4a0c      	ldr	r2, [pc, #48]	@ (80087a0 <global_stdio_init.part.0+0x38>)
 8008770:	601a      	str	r2, [r3, #0]
 8008772:	4620      	mov	r0, r4
 8008774:	2200      	movs	r2, #0
 8008776:	2104      	movs	r1, #4
 8008778:	f7ff ff94 	bl	80086a4 <std>
 800877c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008780:	2201      	movs	r2, #1
 8008782:	2109      	movs	r1, #9
 8008784:	f7ff ff8e 	bl	80086a4 <std>
 8008788:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800878c:	2202      	movs	r2, #2
 800878e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008792:	2112      	movs	r1, #18
 8008794:	f7ff bf86 	b.w	80086a4 <std>
 8008798:	2000147c 	.word	0x2000147c
 800879c:	20001344 	.word	0x20001344
 80087a0:	08008711 	.word	0x08008711

080087a4 <__sfp_lock_acquire>:
 80087a4:	4801      	ldr	r0, [pc, #4]	@ (80087ac <__sfp_lock_acquire+0x8>)
 80087a6:	f000 ba90 	b.w	8008cca <__retarget_lock_acquire_recursive>
 80087aa:	bf00      	nop
 80087ac:	20001485 	.word	0x20001485

080087b0 <__sfp_lock_release>:
 80087b0:	4801      	ldr	r0, [pc, #4]	@ (80087b8 <__sfp_lock_release+0x8>)
 80087b2:	f000 ba8b 	b.w	8008ccc <__retarget_lock_release_recursive>
 80087b6:	bf00      	nop
 80087b8:	20001485 	.word	0x20001485

080087bc <__sinit>:
 80087bc:	b510      	push	{r4, lr}
 80087be:	4604      	mov	r4, r0
 80087c0:	f7ff fff0 	bl	80087a4 <__sfp_lock_acquire>
 80087c4:	6a23      	ldr	r3, [r4, #32]
 80087c6:	b11b      	cbz	r3, 80087d0 <__sinit+0x14>
 80087c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80087cc:	f7ff bff0 	b.w	80087b0 <__sfp_lock_release>
 80087d0:	4b04      	ldr	r3, [pc, #16]	@ (80087e4 <__sinit+0x28>)
 80087d2:	6223      	str	r3, [r4, #32]
 80087d4:	4b04      	ldr	r3, [pc, #16]	@ (80087e8 <__sinit+0x2c>)
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d1f5      	bne.n	80087c8 <__sinit+0xc>
 80087dc:	f7ff ffc4 	bl	8008768 <global_stdio_init.part.0>
 80087e0:	e7f2      	b.n	80087c8 <__sinit+0xc>
 80087e2:	bf00      	nop
 80087e4:	08008729 	.word	0x08008729
 80087e8:	2000147c 	.word	0x2000147c

080087ec <_fwalk_sglue>:
 80087ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80087f0:	4607      	mov	r7, r0
 80087f2:	4688      	mov	r8, r1
 80087f4:	4614      	mov	r4, r2
 80087f6:	2600      	movs	r6, #0
 80087f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80087fc:	f1b9 0901 	subs.w	r9, r9, #1
 8008800:	d505      	bpl.n	800880e <_fwalk_sglue+0x22>
 8008802:	6824      	ldr	r4, [r4, #0]
 8008804:	2c00      	cmp	r4, #0
 8008806:	d1f7      	bne.n	80087f8 <_fwalk_sglue+0xc>
 8008808:	4630      	mov	r0, r6
 800880a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800880e:	89ab      	ldrh	r3, [r5, #12]
 8008810:	2b01      	cmp	r3, #1
 8008812:	d907      	bls.n	8008824 <_fwalk_sglue+0x38>
 8008814:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008818:	3301      	adds	r3, #1
 800881a:	d003      	beq.n	8008824 <_fwalk_sglue+0x38>
 800881c:	4629      	mov	r1, r5
 800881e:	4638      	mov	r0, r7
 8008820:	47c0      	blx	r8
 8008822:	4306      	orrs	r6, r0
 8008824:	3568      	adds	r5, #104	@ 0x68
 8008826:	e7e9      	b.n	80087fc <_fwalk_sglue+0x10>

08008828 <iprintf>:
 8008828:	b40f      	push	{r0, r1, r2, r3}
 800882a:	b507      	push	{r0, r1, r2, lr}
 800882c:	4906      	ldr	r1, [pc, #24]	@ (8008848 <iprintf+0x20>)
 800882e:	ab04      	add	r3, sp, #16
 8008830:	6808      	ldr	r0, [r1, #0]
 8008832:	f853 2b04 	ldr.w	r2, [r3], #4
 8008836:	6881      	ldr	r1, [r0, #8]
 8008838:	9301      	str	r3, [sp, #4]
 800883a:	f000 fcf7 	bl	800922c <_vfiprintf_r>
 800883e:	b003      	add	sp, #12
 8008840:	f85d eb04 	ldr.w	lr, [sp], #4
 8008844:	b004      	add	sp, #16
 8008846:	4770      	bx	lr
 8008848:	2000001c 	.word	0x2000001c

0800884c <_puts_r>:
 800884c:	6a03      	ldr	r3, [r0, #32]
 800884e:	b570      	push	{r4, r5, r6, lr}
 8008850:	6884      	ldr	r4, [r0, #8]
 8008852:	4605      	mov	r5, r0
 8008854:	460e      	mov	r6, r1
 8008856:	b90b      	cbnz	r3, 800885c <_puts_r+0x10>
 8008858:	f7ff ffb0 	bl	80087bc <__sinit>
 800885c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800885e:	07db      	lsls	r3, r3, #31
 8008860:	d405      	bmi.n	800886e <_puts_r+0x22>
 8008862:	89a3      	ldrh	r3, [r4, #12]
 8008864:	0598      	lsls	r0, r3, #22
 8008866:	d402      	bmi.n	800886e <_puts_r+0x22>
 8008868:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800886a:	f000 fa2e 	bl	8008cca <__retarget_lock_acquire_recursive>
 800886e:	89a3      	ldrh	r3, [r4, #12]
 8008870:	0719      	lsls	r1, r3, #28
 8008872:	d502      	bpl.n	800887a <_puts_r+0x2e>
 8008874:	6923      	ldr	r3, [r4, #16]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d135      	bne.n	80088e6 <_puts_r+0x9a>
 800887a:	4621      	mov	r1, r4
 800887c:	4628      	mov	r0, r5
 800887e:	f000 f8f9 	bl	8008a74 <__swsetup_r>
 8008882:	b380      	cbz	r0, 80088e6 <_puts_r+0x9a>
 8008884:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8008888:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800888a:	07da      	lsls	r2, r3, #31
 800888c:	d405      	bmi.n	800889a <_puts_r+0x4e>
 800888e:	89a3      	ldrh	r3, [r4, #12]
 8008890:	059b      	lsls	r3, r3, #22
 8008892:	d402      	bmi.n	800889a <_puts_r+0x4e>
 8008894:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008896:	f000 fa19 	bl	8008ccc <__retarget_lock_release_recursive>
 800889a:	4628      	mov	r0, r5
 800889c:	bd70      	pop	{r4, r5, r6, pc}
 800889e:	2b00      	cmp	r3, #0
 80088a0:	da04      	bge.n	80088ac <_puts_r+0x60>
 80088a2:	69a2      	ldr	r2, [r4, #24]
 80088a4:	429a      	cmp	r2, r3
 80088a6:	dc17      	bgt.n	80088d8 <_puts_r+0x8c>
 80088a8:	290a      	cmp	r1, #10
 80088aa:	d015      	beq.n	80088d8 <_puts_r+0x8c>
 80088ac:	6823      	ldr	r3, [r4, #0]
 80088ae:	1c5a      	adds	r2, r3, #1
 80088b0:	6022      	str	r2, [r4, #0]
 80088b2:	7019      	strb	r1, [r3, #0]
 80088b4:	68a3      	ldr	r3, [r4, #8]
 80088b6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80088ba:	3b01      	subs	r3, #1
 80088bc:	60a3      	str	r3, [r4, #8]
 80088be:	2900      	cmp	r1, #0
 80088c0:	d1ed      	bne.n	800889e <_puts_r+0x52>
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	da11      	bge.n	80088ea <_puts_r+0x9e>
 80088c6:	4622      	mov	r2, r4
 80088c8:	210a      	movs	r1, #10
 80088ca:	4628      	mov	r0, r5
 80088cc:	f000 f893 	bl	80089f6 <__swbuf_r>
 80088d0:	3001      	adds	r0, #1
 80088d2:	d0d7      	beq.n	8008884 <_puts_r+0x38>
 80088d4:	250a      	movs	r5, #10
 80088d6:	e7d7      	b.n	8008888 <_puts_r+0x3c>
 80088d8:	4622      	mov	r2, r4
 80088da:	4628      	mov	r0, r5
 80088dc:	f000 f88b 	bl	80089f6 <__swbuf_r>
 80088e0:	3001      	adds	r0, #1
 80088e2:	d1e7      	bne.n	80088b4 <_puts_r+0x68>
 80088e4:	e7ce      	b.n	8008884 <_puts_r+0x38>
 80088e6:	3e01      	subs	r6, #1
 80088e8:	e7e4      	b.n	80088b4 <_puts_r+0x68>
 80088ea:	6823      	ldr	r3, [r4, #0]
 80088ec:	1c5a      	adds	r2, r3, #1
 80088ee:	6022      	str	r2, [r4, #0]
 80088f0:	220a      	movs	r2, #10
 80088f2:	701a      	strb	r2, [r3, #0]
 80088f4:	e7ee      	b.n	80088d4 <_puts_r+0x88>
	...

080088f8 <puts>:
 80088f8:	4b02      	ldr	r3, [pc, #8]	@ (8008904 <puts+0xc>)
 80088fa:	4601      	mov	r1, r0
 80088fc:	6818      	ldr	r0, [r3, #0]
 80088fe:	f7ff bfa5 	b.w	800884c <_puts_r>
 8008902:	bf00      	nop
 8008904:	2000001c 	.word	0x2000001c

08008908 <sniprintf>:
 8008908:	b40c      	push	{r2, r3}
 800890a:	b530      	push	{r4, r5, lr}
 800890c:	4b17      	ldr	r3, [pc, #92]	@ (800896c <sniprintf+0x64>)
 800890e:	1e0c      	subs	r4, r1, #0
 8008910:	681d      	ldr	r5, [r3, #0]
 8008912:	b09d      	sub	sp, #116	@ 0x74
 8008914:	da08      	bge.n	8008928 <sniprintf+0x20>
 8008916:	238b      	movs	r3, #139	@ 0x8b
 8008918:	602b      	str	r3, [r5, #0]
 800891a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800891e:	b01d      	add	sp, #116	@ 0x74
 8008920:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008924:	b002      	add	sp, #8
 8008926:	4770      	bx	lr
 8008928:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800892c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008930:	bf14      	ite	ne
 8008932:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8008936:	4623      	moveq	r3, r4
 8008938:	9304      	str	r3, [sp, #16]
 800893a:	9307      	str	r3, [sp, #28]
 800893c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008940:	9002      	str	r0, [sp, #8]
 8008942:	9006      	str	r0, [sp, #24]
 8008944:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008948:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800894a:	ab21      	add	r3, sp, #132	@ 0x84
 800894c:	a902      	add	r1, sp, #8
 800894e:	4628      	mov	r0, r5
 8008950:	9301      	str	r3, [sp, #4]
 8008952:	f000 fb45 	bl	8008fe0 <_svfiprintf_r>
 8008956:	1c43      	adds	r3, r0, #1
 8008958:	bfbc      	itt	lt
 800895a:	238b      	movlt	r3, #139	@ 0x8b
 800895c:	602b      	strlt	r3, [r5, #0]
 800895e:	2c00      	cmp	r4, #0
 8008960:	d0dd      	beq.n	800891e <sniprintf+0x16>
 8008962:	9b02      	ldr	r3, [sp, #8]
 8008964:	2200      	movs	r2, #0
 8008966:	701a      	strb	r2, [r3, #0]
 8008968:	e7d9      	b.n	800891e <sniprintf+0x16>
 800896a:	bf00      	nop
 800896c:	2000001c 	.word	0x2000001c

08008970 <__sread>:
 8008970:	b510      	push	{r4, lr}
 8008972:	460c      	mov	r4, r1
 8008974:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008978:	f000 f958 	bl	8008c2c <_read_r>
 800897c:	2800      	cmp	r0, #0
 800897e:	bfab      	itete	ge
 8008980:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008982:	89a3      	ldrhlt	r3, [r4, #12]
 8008984:	181b      	addge	r3, r3, r0
 8008986:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800898a:	bfac      	ite	ge
 800898c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800898e:	81a3      	strhlt	r3, [r4, #12]
 8008990:	bd10      	pop	{r4, pc}

08008992 <__swrite>:
 8008992:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008996:	461f      	mov	r7, r3
 8008998:	898b      	ldrh	r3, [r1, #12]
 800899a:	05db      	lsls	r3, r3, #23
 800899c:	4605      	mov	r5, r0
 800899e:	460c      	mov	r4, r1
 80089a0:	4616      	mov	r6, r2
 80089a2:	d505      	bpl.n	80089b0 <__swrite+0x1e>
 80089a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089a8:	2302      	movs	r3, #2
 80089aa:	2200      	movs	r2, #0
 80089ac:	f000 f92c 	bl	8008c08 <_lseek_r>
 80089b0:	89a3      	ldrh	r3, [r4, #12]
 80089b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80089b6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80089ba:	81a3      	strh	r3, [r4, #12]
 80089bc:	4632      	mov	r2, r6
 80089be:	463b      	mov	r3, r7
 80089c0:	4628      	mov	r0, r5
 80089c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80089c6:	f000 b943 	b.w	8008c50 <_write_r>

080089ca <__sseek>:
 80089ca:	b510      	push	{r4, lr}
 80089cc:	460c      	mov	r4, r1
 80089ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089d2:	f000 f919 	bl	8008c08 <_lseek_r>
 80089d6:	1c43      	adds	r3, r0, #1
 80089d8:	89a3      	ldrh	r3, [r4, #12]
 80089da:	bf15      	itete	ne
 80089dc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80089de:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80089e2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80089e6:	81a3      	strheq	r3, [r4, #12]
 80089e8:	bf18      	it	ne
 80089ea:	81a3      	strhne	r3, [r4, #12]
 80089ec:	bd10      	pop	{r4, pc}

080089ee <__sclose>:
 80089ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089f2:	f000 b8f9 	b.w	8008be8 <_close_r>

080089f6 <__swbuf_r>:
 80089f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089f8:	460e      	mov	r6, r1
 80089fa:	4614      	mov	r4, r2
 80089fc:	4605      	mov	r5, r0
 80089fe:	b118      	cbz	r0, 8008a08 <__swbuf_r+0x12>
 8008a00:	6a03      	ldr	r3, [r0, #32]
 8008a02:	b90b      	cbnz	r3, 8008a08 <__swbuf_r+0x12>
 8008a04:	f7ff feda 	bl	80087bc <__sinit>
 8008a08:	69a3      	ldr	r3, [r4, #24]
 8008a0a:	60a3      	str	r3, [r4, #8]
 8008a0c:	89a3      	ldrh	r3, [r4, #12]
 8008a0e:	071a      	lsls	r2, r3, #28
 8008a10:	d501      	bpl.n	8008a16 <__swbuf_r+0x20>
 8008a12:	6923      	ldr	r3, [r4, #16]
 8008a14:	b943      	cbnz	r3, 8008a28 <__swbuf_r+0x32>
 8008a16:	4621      	mov	r1, r4
 8008a18:	4628      	mov	r0, r5
 8008a1a:	f000 f82b 	bl	8008a74 <__swsetup_r>
 8008a1e:	b118      	cbz	r0, 8008a28 <__swbuf_r+0x32>
 8008a20:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8008a24:	4638      	mov	r0, r7
 8008a26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a28:	6823      	ldr	r3, [r4, #0]
 8008a2a:	6922      	ldr	r2, [r4, #16]
 8008a2c:	1a98      	subs	r0, r3, r2
 8008a2e:	6963      	ldr	r3, [r4, #20]
 8008a30:	b2f6      	uxtb	r6, r6
 8008a32:	4283      	cmp	r3, r0
 8008a34:	4637      	mov	r7, r6
 8008a36:	dc05      	bgt.n	8008a44 <__swbuf_r+0x4e>
 8008a38:	4621      	mov	r1, r4
 8008a3a:	4628      	mov	r0, r5
 8008a3c:	f000 ff20 	bl	8009880 <_fflush_r>
 8008a40:	2800      	cmp	r0, #0
 8008a42:	d1ed      	bne.n	8008a20 <__swbuf_r+0x2a>
 8008a44:	68a3      	ldr	r3, [r4, #8]
 8008a46:	3b01      	subs	r3, #1
 8008a48:	60a3      	str	r3, [r4, #8]
 8008a4a:	6823      	ldr	r3, [r4, #0]
 8008a4c:	1c5a      	adds	r2, r3, #1
 8008a4e:	6022      	str	r2, [r4, #0]
 8008a50:	701e      	strb	r6, [r3, #0]
 8008a52:	6962      	ldr	r2, [r4, #20]
 8008a54:	1c43      	adds	r3, r0, #1
 8008a56:	429a      	cmp	r2, r3
 8008a58:	d004      	beq.n	8008a64 <__swbuf_r+0x6e>
 8008a5a:	89a3      	ldrh	r3, [r4, #12]
 8008a5c:	07db      	lsls	r3, r3, #31
 8008a5e:	d5e1      	bpl.n	8008a24 <__swbuf_r+0x2e>
 8008a60:	2e0a      	cmp	r6, #10
 8008a62:	d1df      	bne.n	8008a24 <__swbuf_r+0x2e>
 8008a64:	4621      	mov	r1, r4
 8008a66:	4628      	mov	r0, r5
 8008a68:	f000 ff0a 	bl	8009880 <_fflush_r>
 8008a6c:	2800      	cmp	r0, #0
 8008a6e:	d0d9      	beq.n	8008a24 <__swbuf_r+0x2e>
 8008a70:	e7d6      	b.n	8008a20 <__swbuf_r+0x2a>
	...

08008a74 <__swsetup_r>:
 8008a74:	b538      	push	{r3, r4, r5, lr}
 8008a76:	4b29      	ldr	r3, [pc, #164]	@ (8008b1c <__swsetup_r+0xa8>)
 8008a78:	4605      	mov	r5, r0
 8008a7a:	6818      	ldr	r0, [r3, #0]
 8008a7c:	460c      	mov	r4, r1
 8008a7e:	b118      	cbz	r0, 8008a88 <__swsetup_r+0x14>
 8008a80:	6a03      	ldr	r3, [r0, #32]
 8008a82:	b90b      	cbnz	r3, 8008a88 <__swsetup_r+0x14>
 8008a84:	f7ff fe9a 	bl	80087bc <__sinit>
 8008a88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a8c:	0719      	lsls	r1, r3, #28
 8008a8e:	d422      	bmi.n	8008ad6 <__swsetup_r+0x62>
 8008a90:	06da      	lsls	r2, r3, #27
 8008a92:	d407      	bmi.n	8008aa4 <__swsetup_r+0x30>
 8008a94:	2209      	movs	r2, #9
 8008a96:	602a      	str	r2, [r5, #0]
 8008a98:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a9c:	81a3      	strh	r3, [r4, #12]
 8008a9e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008aa2:	e033      	b.n	8008b0c <__swsetup_r+0x98>
 8008aa4:	0758      	lsls	r0, r3, #29
 8008aa6:	d512      	bpl.n	8008ace <__swsetup_r+0x5a>
 8008aa8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008aaa:	b141      	cbz	r1, 8008abe <__swsetup_r+0x4a>
 8008aac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008ab0:	4299      	cmp	r1, r3
 8008ab2:	d002      	beq.n	8008aba <__swsetup_r+0x46>
 8008ab4:	4628      	mov	r0, r5
 8008ab6:	f000 f937 	bl	8008d28 <_free_r>
 8008aba:	2300      	movs	r3, #0
 8008abc:	6363      	str	r3, [r4, #52]	@ 0x34
 8008abe:	89a3      	ldrh	r3, [r4, #12]
 8008ac0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008ac4:	81a3      	strh	r3, [r4, #12]
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	6063      	str	r3, [r4, #4]
 8008aca:	6923      	ldr	r3, [r4, #16]
 8008acc:	6023      	str	r3, [r4, #0]
 8008ace:	89a3      	ldrh	r3, [r4, #12]
 8008ad0:	f043 0308 	orr.w	r3, r3, #8
 8008ad4:	81a3      	strh	r3, [r4, #12]
 8008ad6:	6923      	ldr	r3, [r4, #16]
 8008ad8:	b94b      	cbnz	r3, 8008aee <__swsetup_r+0x7a>
 8008ada:	89a3      	ldrh	r3, [r4, #12]
 8008adc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008ae0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ae4:	d003      	beq.n	8008aee <__swsetup_r+0x7a>
 8008ae6:	4621      	mov	r1, r4
 8008ae8:	4628      	mov	r0, r5
 8008aea:	f000 ff29 	bl	8009940 <__smakebuf_r>
 8008aee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008af2:	f013 0201 	ands.w	r2, r3, #1
 8008af6:	d00a      	beq.n	8008b0e <__swsetup_r+0x9a>
 8008af8:	2200      	movs	r2, #0
 8008afa:	60a2      	str	r2, [r4, #8]
 8008afc:	6962      	ldr	r2, [r4, #20]
 8008afe:	4252      	negs	r2, r2
 8008b00:	61a2      	str	r2, [r4, #24]
 8008b02:	6922      	ldr	r2, [r4, #16]
 8008b04:	b942      	cbnz	r2, 8008b18 <__swsetup_r+0xa4>
 8008b06:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008b0a:	d1c5      	bne.n	8008a98 <__swsetup_r+0x24>
 8008b0c:	bd38      	pop	{r3, r4, r5, pc}
 8008b0e:	0799      	lsls	r1, r3, #30
 8008b10:	bf58      	it	pl
 8008b12:	6962      	ldrpl	r2, [r4, #20]
 8008b14:	60a2      	str	r2, [r4, #8]
 8008b16:	e7f4      	b.n	8008b02 <__swsetup_r+0x8e>
 8008b18:	2000      	movs	r0, #0
 8008b1a:	e7f7      	b.n	8008b0c <__swsetup_r+0x98>
 8008b1c:	2000001c 	.word	0x2000001c

08008b20 <memset>:
 8008b20:	4402      	add	r2, r0
 8008b22:	4603      	mov	r3, r0
 8008b24:	4293      	cmp	r3, r2
 8008b26:	d100      	bne.n	8008b2a <memset+0xa>
 8008b28:	4770      	bx	lr
 8008b2a:	f803 1b01 	strb.w	r1, [r3], #1
 8008b2e:	e7f9      	b.n	8008b24 <memset+0x4>

08008b30 <strtok>:
 8008b30:	4b16      	ldr	r3, [pc, #88]	@ (8008b8c <strtok+0x5c>)
 8008b32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b36:	681f      	ldr	r7, [r3, #0]
 8008b38:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8008b3a:	4605      	mov	r5, r0
 8008b3c:	460e      	mov	r6, r1
 8008b3e:	b9ec      	cbnz	r4, 8008b7c <strtok+0x4c>
 8008b40:	2050      	movs	r0, #80	@ 0x50
 8008b42:	f000 f93b 	bl	8008dbc <malloc>
 8008b46:	4602      	mov	r2, r0
 8008b48:	6478      	str	r0, [r7, #68]	@ 0x44
 8008b4a:	b920      	cbnz	r0, 8008b56 <strtok+0x26>
 8008b4c:	4b10      	ldr	r3, [pc, #64]	@ (8008b90 <strtok+0x60>)
 8008b4e:	4811      	ldr	r0, [pc, #68]	@ (8008b94 <strtok+0x64>)
 8008b50:	215b      	movs	r1, #91	@ 0x5b
 8008b52:	f000 f8cb 	bl	8008cec <__assert_func>
 8008b56:	e9c0 4400 	strd	r4, r4, [r0]
 8008b5a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8008b5e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8008b62:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8008b66:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8008b6a:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8008b6e:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8008b72:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8008b76:	6184      	str	r4, [r0, #24]
 8008b78:	7704      	strb	r4, [r0, #28]
 8008b7a:	6244      	str	r4, [r0, #36]	@ 0x24
 8008b7c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008b7e:	4631      	mov	r1, r6
 8008b80:	4628      	mov	r0, r5
 8008b82:	2301      	movs	r3, #1
 8008b84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b88:	f000 b806 	b.w	8008b98 <__strtok_r>
 8008b8c:	2000001c 	.word	0x2000001c
 8008b90:	08009da8 	.word	0x08009da8
 8008b94:	08009dbf 	.word	0x08009dbf

08008b98 <__strtok_r>:
 8008b98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b9a:	4604      	mov	r4, r0
 8008b9c:	b908      	cbnz	r0, 8008ba2 <__strtok_r+0xa>
 8008b9e:	6814      	ldr	r4, [r2, #0]
 8008ba0:	b144      	cbz	r4, 8008bb4 <__strtok_r+0x1c>
 8008ba2:	4620      	mov	r0, r4
 8008ba4:	f814 5b01 	ldrb.w	r5, [r4], #1
 8008ba8:	460f      	mov	r7, r1
 8008baa:	f817 6b01 	ldrb.w	r6, [r7], #1
 8008bae:	b91e      	cbnz	r6, 8008bb8 <__strtok_r+0x20>
 8008bb0:	b965      	cbnz	r5, 8008bcc <__strtok_r+0x34>
 8008bb2:	6015      	str	r5, [r2, #0]
 8008bb4:	2000      	movs	r0, #0
 8008bb6:	e005      	b.n	8008bc4 <__strtok_r+0x2c>
 8008bb8:	42b5      	cmp	r5, r6
 8008bba:	d1f6      	bne.n	8008baa <__strtok_r+0x12>
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d1f0      	bne.n	8008ba2 <__strtok_r+0xa>
 8008bc0:	6014      	str	r4, [r2, #0]
 8008bc2:	7003      	strb	r3, [r0, #0]
 8008bc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008bc6:	461c      	mov	r4, r3
 8008bc8:	e00c      	b.n	8008be4 <__strtok_r+0x4c>
 8008bca:	b915      	cbnz	r5, 8008bd2 <__strtok_r+0x3a>
 8008bcc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008bd0:	460e      	mov	r6, r1
 8008bd2:	f816 5b01 	ldrb.w	r5, [r6], #1
 8008bd6:	42ab      	cmp	r3, r5
 8008bd8:	d1f7      	bne.n	8008bca <__strtok_r+0x32>
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d0f3      	beq.n	8008bc6 <__strtok_r+0x2e>
 8008bde:	2300      	movs	r3, #0
 8008be0:	f804 3c01 	strb.w	r3, [r4, #-1]
 8008be4:	6014      	str	r4, [r2, #0]
 8008be6:	e7ed      	b.n	8008bc4 <__strtok_r+0x2c>

08008be8 <_close_r>:
 8008be8:	b538      	push	{r3, r4, r5, lr}
 8008bea:	4d06      	ldr	r5, [pc, #24]	@ (8008c04 <_close_r+0x1c>)
 8008bec:	2300      	movs	r3, #0
 8008bee:	4604      	mov	r4, r0
 8008bf0:	4608      	mov	r0, r1
 8008bf2:	602b      	str	r3, [r5, #0]
 8008bf4:	f7f8 fd64 	bl	80016c0 <_close>
 8008bf8:	1c43      	adds	r3, r0, #1
 8008bfa:	d102      	bne.n	8008c02 <_close_r+0x1a>
 8008bfc:	682b      	ldr	r3, [r5, #0]
 8008bfe:	b103      	cbz	r3, 8008c02 <_close_r+0x1a>
 8008c00:	6023      	str	r3, [r4, #0]
 8008c02:	bd38      	pop	{r3, r4, r5, pc}
 8008c04:	20001480 	.word	0x20001480

08008c08 <_lseek_r>:
 8008c08:	b538      	push	{r3, r4, r5, lr}
 8008c0a:	4d07      	ldr	r5, [pc, #28]	@ (8008c28 <_lseek_r+0x20>)
 8008c0c:	4604      	mov	r4, r0
 8008c0e:	4608      	mov	r0, r1
 8008c10:	4611      	mov	r1, r2
 8008c12:	2200      	movs	r2, #0
 8008c14:	602a      	str	r2, [r5, #0]
 8008c16:	461a      	mov	r2, r3
 8008c18:	f7f8 fd79 	bl	800170e <_lseek>
 8008c1c:	1c43      	adds	r3, r0, #1
 8008c1e:	d102      	bne.n	8008c26 <_lseek_r+0x1e>
 8008c20:	682b      	ldr	r3, [r5, #0]
 8008c22:	b103      	cbz	r3, 8008c26 <_lseek_r+0x1e>
 8008c24:	6023      	str	r3, [r4, #0]
 8008c26:	bd38      	pop	{r3, r4, r5, pc}
 8008c28:	20001480 	.word	0x20001480

08008c2c <_read_r>:
 8008c2c:	b538      	push	{r3, r4, r5, lr}
 8008c2e:	4d07      	ldr	r5, [pc, #28]	@ (8008c4c <_read_r+0x20>)
 8008c30:	4604      	mov	r4, r0
 8008c32:	4608      	mov	r0, r1
 8008c34:	4611      	mov	r1, r2
 8008c36:	2200      	movs	r2, #0
 8008c38:	602a      	str	r2, [r5, #0]
 8008c3a:	461a      	mov	r2, r3
 8008c3c:	f7f8 fd07 	bl	800164e <_read>
 8008c40:	1c43      	adds	r3, r0, #1
 8008c42:	d102      	bne.n	8008c4a <_read_r+0x1e>
 8008c44:	682b      	ldr	r3, [r5, #0]
 8008c46:	b103      	cbz	r3, 8008c4a <_read_r+0x1e>
 8008c48:	6023      	str	r3, [r4, #0]
 8008c4a:	bd38      	pop	{r3, r4, r5, pc}
 8008c4c:	20001480 	.word	0x20001480

08008c50 <_write_r>:
 8008c50:	b538      	push	{r3, r4, r5, lr}
 8008c52:	4d07      	ldr	r5, [pc, #28]	@ (8008c70 <_write_r+0x20>)
 8008c54:	4604      	mov	r4, r0
 8008c56:	4608      	mov	r0, r1
 8008c58:	4611      	mov	r1, r2
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	602a      	str	r2, [r5, #0]
 8008c5e:	461a      	mov	r2, r3
 8008c60:	f7f8 fd12 	bl	8001688 <_write>
 8008c64:	1c43      	adds	r3, r0, #1
 8008c66:	d102      	bne.n	8008c6e <_write_r+0x1e>
 8008c68:	682b      	ldr	r3, [r5, #0]
 8008c6a:	b103      	cbz	r3, 8008c6e <_write_r+0x1e>
 8008c6c:	6023      	str	r3, [r4, #0]
 8008c6e:	bd38      	pop	{r3, r4, r5, pc}
 8008c70:	20001480 	.word	0x20001480

08008c74 <__errno>:
 8008c74:	4b01      	ldr	r3, [pc, #4]	@ (8008c7c <__errno+0x8>)
 8008c76:	6818      	ldr	r0, [r3, #0]
 8008c78:	4770      	bx	lr
 8008c7a:	bf00      	nop
 8008c7c:	2000001c 	.word	0x2000001c

08008c80 <__libc_init_array>:
 8008c80:	b570      	push	{r4, r5, r6, lr}
 8008c82:	4d0d      	ldr	r5, [pc, #52]	@ (8008cb8 <__libc_init_array+0x38>)
 8008c84:	4c0d      	ldr	r4, [pc, #52]	@ (8008cbc <__libc_init_array+0x3c>)
 8008c86:	1b64      	subs	r4, r4, r5
 8008c88:	10a4      	asrs	r4, r4, #2
 8008c8a:	2600      	movs	r6, #0
 8008c8c:	42a6      	cmp	r6, r4
 8008c8e:	d109      	bne.n	8008ca4 <__libc_init_array+0x24>
 8008c90:	4d0b      	ldr	r5, [pc, #44]	@ (8008cc0 <__libc_init_array+0x40>)
 8008c92:	4c0c      	ldr	r4, [pc, #48]	@ (8008cc4 <__libc_init_array+0x44>)
 8008c94:	f000 ff5e 	bl	8009b54 <_init>
 8008c98:	1b64      	subs	r4, r4, r5
 8008c9a:	10a4      	asrs	r4, r4, #2
 8008c9c:	2600      	movs	r6, #0
 8008c9e:	42a6      	cmp	r6, r4
 8008ca0:	d105      	bne.n	8008cae <__libc_init_array+0x2e>
 8008ca2:	bd70      	pop	{r4, r5, r6, pc}
 8008ca4:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ca8:	4798      	blx	r3
 8008caa:	3601      	adds	r6, #1
 8008cac:	e7ee      	b.n	8008c8c <__libc_init_array+0xc>
 8008cae:	f855 3b04 	ldr.w	r3, [r5], #4
 8008cb2:	4798      	blx	r3
 8008cb4:	3601      	adds	r6, #1
 8008cb6:	e7f2      	b.n	8008c9e <__libc_init_array+0x1e>
 8008cb8:	08009e90 	.word	0x08009e90
 8008cbc:	08009e90 	.word	0x08009e90
 8008cc0:	08009e90 	.word	0x08009e90
 8008cc4:	08009e94 	.word	0x08009e94

08008cc8 <__retarget_lock_init_recursive>:
 8008cc8:	4770      	bx	lr

08008cca <__retarget_lock_acquire_recursive>:
 8008cca:	4770      	bx	lr

08008ccc <__retarget_lock_release_recursive>:
 8008ccc:	4770      	bx	lr

08008cce <memcpy>:
 8008cce:	440a      	add	r2, r1
 8008cd0:	4291      	cmp	r1, r2
 8008cd2:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008cd6:	d100      	bne.n	8008cda <memcpy+0xc>
 8008cd8:	4770      	bx	lr
 8008cda:	b510      	push	{r4, lr}
 8008cdc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ce0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008ce4:	4291      	cmp	r1, r2
 8008ce6:	d1f9      	bne.n	8008cdc <memcpy+0xe>
 8008ce8:	bd10      	pop	{r4, pc}
	...

08008cec <__assert_func>:
 8008cec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008cee:	4614      	mov	r4, r2
 8008cf0:	461a      	mov	r2, r3
 8008cf2:	4b09      	ldr	r3, [pc, #36]	@ (8008d18 <__assert_func+0x2c>)
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	4605      	mov	r5, r0
 8008cf8:	68d8      	ldr	r0, [r3, #12]
 8008cfa:	b954      	cbnz	r4, 8008d12 <__assert_func+0x26>
 8008cfc:	4b07      	ldr	r3, [pc, #28]	@ (8008d1c <__assert_func+0x30>)
 8008cfe:	461c      	mov	r4, r3
 8008d00:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008d04:	9100      	str	r1, [sp, #0]
 8008d06:	462b      	mov	r3, r5
 8008d08:	4905      	ldr	r1, [pc, #20]	@ (8008d20 <__assert_func+0x34>)
 8008d0a:	f000 fde1 	bl	80098d0 <fiprintf>
 8008d0e:	f000 fe9f 	bl	8009a50 <abort>
 8008d12:	4b04      	ldr	r3, [pc, #16]	@ (8008d24 <__assert_func+0x38>)
 8008d14:	e7f4      	b.n	8008d00 <__assert_func+0x14>
 8008d16:	bf00      	nop
 8008d18:	2000001c 	.word	0x2000001c
 8008d1c:	08009e54 	.word	0x08009e54
 8008d20:	08009e26 	.word	0x08009e26
 8008d24:	08009e19 	.word	0x08009e19

08008d28 <_free_r>:
 8008d28:	b538      	push	{r3, r4, r5, lr}
 8008d2a:	4605      	mov	r5, r0
 8008d2c:	2900      	cmp	r1, #0
 8008d2e:	d041      	beq.n	8008db4 <_free_r+0x8c>
 8008d30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d34:	1f0c      	subs	r4, r1, #4
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	bfb8      	it	lt
 8008d3a:	18e4      	addlt	r4, r4, r3
 8008d3c:	f000 f8e8 	bl	8008f10 <__malloc_lock>
 8008d40:	4a1d      	ldr	r2, [pc, #116]	@ (8008db8 <_free_r+0x90>)
 8008d42:	6813      	ldr	r3, [r2, #0]
 8008d44:	b933      	cbnz	r3, 8008d54 <_free_r+0x2c>
 8008d46:	6063      	str	r3, [r4, #4]
 8008d48:	6014      	str	r4, [r2, #0]
 8008d4a:	4628      	mov	r0, r5
 8008d4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d50:	f000 b8e4 	b.w	8008f1c <__malloc_unlock>
 8008d54:	42a3      	cmp	r3, r4
 8008d56:	d908      	bls.n	8008d6a <_free_r+0x42>
 8008d58:	6820      	ldr	r0, [r4, #0]
 8008d5a:	1821      	adds	r1, r4, r0
 8008d5c:	428b      	cmp	r3, r1
 8008d5e:	bf01      	itttt	eq
 8008d60:	6819      	ldreq	r1, [r3, #0]
 8008d62:	685b      	ldreq	r3, [r3, #4]
 8008d64:	1809      	addeq	r1, r1, r0
 8008d66:	6021      	streq	r1, [r4, #0]
 8008d68:	e7ed      	b.n	8008d46 <_free_r+0x1e>
 8008d6a:	461a      	mov	r2, r3
 8008d6c:	685b      	ldr	r3, [r3, #4]
 8008d6e:	b10b      	cbz	r3, 8008d74 <_free_r+0x4c>
 8008d70:	42a3      	cmp	r3, r4
 8008d72:	d9fa      	bls.n	8008d6a <_free_r+0x42>
 8008d74:	6811      	ldr	r1, [r2, #0]
 8008d76:	1850      	adds	r0, r2, r1
 8008d78:	42a0      	cmp	r0, r4
 8008d7a:	d10b      	bne.n	8008d94 <_free_r+0x6c>
 8008d7c:	6820      	ldr	r0, [r4, #0]
 8008d7e:	4401      	add	r1, r0
 8008d80:	1850      	adds	r0, r2, r1
 8008d82:	4283      	cmp	r3, r0
 8008d84:	6011      	str	r1, [r2, #0]
 8008d86:	d1e0      	bne.n	8008d4a <_free_r+0x22>
 8008d88:	6818      	ldr	r0, [r3, #0]
 8008d8a:	685b      	ldr	r3, [r3, #4]
 8008d8c:	6053      	str	r3, [r2, #4]
 8008d8e:	4408      	add	r0, r1
 8008d90:	6010      	str	r0, [r2, #0]
 8008d92:	e7da      	b.n	8008d4a <_free_r+0x22>
 8008d94:	d902      	bls.n	8008d9c <_free_r+0x74>
 8008d96:	230c      	movs	r3, #12
 8008d98:	602b      	str	r3, [r5, #0]
 8008d9a:	e7d6      	b.n	8008d4a <_free_r+0x22>
 8008d9c:	6820      	ldr	r0, [r4, #0]
 8008d9e:	1821      	adds	r1, r4, r0
 8008da0:	428b      	cmp	r3, r1
 8008da2:	bf04      	itt	eq
 8008da4:	6819      	ldreq	r1, [r3, #0]
 8008da6:	685b      	ldreq	r3, [r3, #4]
 8008da8:	6063      	str	r3, [r4, #4]
 8008daa:	bf04      	itt	eq
 8008dac:	1809      	addeq	r1, r1, r0
 8008dae:	6021      	streq	r1, [r4, #0]
 8008db0:	6054      	str	r4, [r2, #4]
 8008db2:	e7ca      	b.n	8008d4a <_free_r+0x22>
 8008db4:	bd38      	pop	{r3, r4, r5, pc}
 8008db6:	bf00      	nop
 8008db8:	2000148c 	.word	0x2000148c

08008dbc <malloc>:
 8008dbc:	4b02      	ldr	r3, [pc, #8]	@ (8008dc8 <malloc+0xc>)
 8008dbe:	4601      	mov	r1, r0
 8008dc0:	6818      	ldr	r0, [r3, #0]
 8008dc2:	f000 b825 	b.w	8008e10 <_malloc_r>
 8008dc6:	bf00      	nop
 8008dc8:	2000001c 	.word	0x2000001c

08008dcc <sbrk_aligned>:
 8008dcc:	b570      	push	{r4, r5, r6, lr}
 8008dce:	4e0f      	ldr	r6, [pc, #60]	@ (8008e0c <sbrk_aligned+0x40>)
 8008dd0:	460c      	mov	r4, r1
 8008dd2:	6831      	ldr	r1, [r6, #0]
 8008dd4:	4605      	mov	r5, r0
 8008dd6:	b911      	cbnz	r1, 8008dde <sbrk_aligned+0x12>
 8008dd8:	f000 fe2a 	bl	8009a30 <_sbrk_r>
 8008ddc:	6030      	str	r0, [r6, #0]
 8008dde:	4621      	mov	r1, r4
 8008de0:	4628      	mov	r0, r5
 8008de2:	f000 fe25 	bl	8009a30 <_sbrk_r>
 8008de6:	1c43      	adds	r3, r0, #1
 8008de8:	d103      	bne.n	8008df2 <sbrk_aligned+0x26>
 8008dea:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8008dee:	4620      	mov	r0, r4
 8008df0:	bd70      	pop	{r4, r5, r6, pc}
 8008df2:	1cc4      	adds	r4, r0, #3
 8008df4:	f024 0403 	bic.w	r4, r4, #3
 8008df8:	42a0      	cmp	r0, r4
 8008dfa:	d0f8      	beq.n	8008dee <sbrk_aligned+0x22>
 8008dfc:	1a21      	subs	r1, r4, r0
 8008dfe:	4628      	mov	r0, r5
 8008e00:	f000 fe16 	bl	8009a30 <_sbrk_r>
 8008e04:	3001      	adds	r0, #1
 8008e06:	d1f2      	bne.n	8008dee <sbrk_aligned+0x22>
 8008e08:	e7ef      	b.n	8008dea <sbrk_aligned+0x1e>
 8008e0a:	bf00      	nop
 8008e0c:	20001488 	.word	0x20001488

08008e10 <_malloc_r>:
 8008e10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e14:	1ccd      	adds	r5, r1, #3
 8008e16:	f025 0503 	bic.w	r5, r5, #3
 8008e1a:	3508      	adds	r5, #8
 8008e1c:	2d0c      	cmp	r5, #12
 8008e1e:	bf38      	it	cc
 8008e20:	250c      	movcc	r5, #12
 8008e22:	2d00      	cmp	r5, #0
 8008e24:	4606      	mov	r6, r0
 8008e26:	db01      	blt.n	8008e2c <_malloc_r+0x1c>
 8008e28:	42a9      	cmp	r1, r5
 8008e2a:	d904      	bls.n	8008e36 <_malloc_r+0x26>
 8008e2c:	230c      	movs	r3, #12
 8008e2e:	6033      	str	r3, [r6, #0]
 8008e30:	2000      	movs	r0, #0
 8008e32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e36:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008f0c <_malloc_r+0xfc>
 8008e3a:	f000 f869 	bl	8008f10 <__malloc_lock>
 8008e3e:	f8d8 3000 	ldr.w	r3, [r8]
 8008e42:	461c      	mov	r4, r3
 8008e44:	bb44      	cbnz	r4, 8008e98 <_malloc_r+0x88>
 8008e46:	4629      	mov	r1, r5
 8008e48:	4630      	mov	r0, r6
 8008e4a:	f7ff ffbf 	bl	8008dcc <sbrk_aligned>
 8008e4e:	1c43      	adds	r3, r0, #1
 8008e50:	4604      	mov	r4, r0
 8008e52:	d158      	bne.n	8008f06 <_malloc_r+0xf6>
 8008e54:	f8d8 4000 	ldr.w	r4, [r8]
 8008e58:	4627      	mov	r7, r4
 8008e5a:	2f00      	cmp	r7, #0
 8008e5c:	d143      	bne.n	8008ee6 <_malloc_r+0xd6>
 8008e5e:	2c00      	cmp	r4, #0
 8008e60:	d04b      	beq.n	8008efa <_malloc_r+0xea>
 8008e62:	6823      	ldr	r3, [r4, #0]
 8008e64:	4639      	mov	r1, r7
 8008e66:	4630      	mov	r0, r6
 8008e68:	eb04 0903 	add.w	r9, r4, r3
 8008e6c:	f000 fde0 	bl	8009a30 <_sbrk_r>
 8008e70:	4581      	cmp	r9, r0
 8008e72:	d142      	bne.n	8008efa <_malloc_r+0xea>
 8008e74:	6821      	ldr	r1, [r4, #0]
 8008e76:	1a6d      	subs	r5, r5, r1
 8008e78:	4629      	mov	r1, r5
 8008e7a:	4630      	mov	r0, r6
 8008e7c:	f7ff ffa6 	bl	8008dcc <sbrk_aligned>
 8008e80:	3001      	adds	r0, #1
 8008e82:	d03a      	beq.n	8008efa <_malloc_r+0xea>
 8008e84:	6823      	ldr	r3, [r4, #0]
 8008e86:	442b      	add	r3, r5
 8008e88:	6023      	str	r3, [r4, #0]
 8008e8a:	f8d8 3000 	ldr.w	r3, [r8]
 8008e8e:	685a      	ldr	r2, [r3, #4]
 8008e90:	bb62      	cbnz	r2, 8008eec <_malloc_r+0xdc>
 8008e92:	f8c8 7000 	str.w	r7, [r8]
 8008e96:	e00f      	b.n	8008eb8 <_malloc_r+0xa8>
 8008e98:	6822      	ldr	r2, [r4, #0]
 8008e9a:	1b52      	subs	r2, r2, r5
 8008e9c:	d420      	bmi.n	8008ee0 <_malloc_r+0xd0>
 8008e9e:	2a0b      	cmp	r2, #11
 8008ea0:	d917      	bls.n	8008ed2 <_malloc_r+0xc2>
 8008ea2:	1961      	adds	r1, r4, r5
 8008ea4:	42a3      	cmp	r3, r4
 8008ea6:	6025      	str	r5, [r4, #0]
 8008ea8:	bf18      	it	ne
 8008eaa:	6059      	strne	r1, [r3, #4]
 8008eac:	6863      	ldr	r3, [r4, #4]
 8008eae:	bf08      	it	eq
 8008eb0:	f8c8 1000 	streq.w	r1, [r8]
 8008eb4:	5162      	str	r2, [r4, r5]
 8008eb6:	604b      	str	r3, [r1, #4]
 8008eb8:	4630      	mov	r0, r6
 8008eba:	f000 f82f 	bl	8008f1c <__malloc_unlock>
 8008ebe:	f104 000b 	add.w	r0, r4, #11
 8008ec2:	1d23      	adds	r3, r4, #4
 8008ec4:	f020 0007 	bic.w	r0, r0, #7
 8008ec8:	1ac2      	subs	r2, r0, r3
 8008eca:	bf1c      	itt	ne
 8008ecc:	1a1b      	subne	r3, r3, r0
 8008ece:	50a3      	strne	r3, [r4, r2]
 8008ed0:	e7af      	b.n	8008e32 <_malloc_r+0x22>
 8008ed2:	6862      	ldr	r2, [r4, #4]
 8008ed4:	42a3      	cmp	r3, r4
 8008ed6:	bf0c      	ite	eq
 8008ed8:	f8c8 2000 	streq.w	r2, [r8]
 8008edc:	605a      	strne	r2, [r3, #4]
 8008ede:	e7eb      	b.n	8008eb8 <_malloc_r+0xa8>
 8008ee0:	4623      	mov	r3, r4
 8008ee2:	6864      	ldr	r4, [r4, #4]
 8008ee4:	e7ae      	b.n	8008e44 <_malloc_r+0x34>
 8008ee6:	463c      	mov	r4, r7
 8008ee8:	687f      	ldr	r7, [r7, #4]
 8008eea:	e7b6      	b.n	8008e5a <_malloc_r+0x4a>
 8008eec:	461a      	mov	r2, r3
 8008eee:	685b      	ldr	r3, [r3, #4]
 8008ef0:	42a3      	cmp	r3, r4
 8008ef2:	d1fb      	bne.n	8008eec <_malloc_r+0xdc>
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	6053      	str	r3, [r2, #4]
 8008ef8:	e7de      	b.n	8008eb8 <_malloc_r+0xa8>
 8008efa:	230c      	movs	r3, #12
 8008efc:	6033      	str	r3, [r6, #0]
 8008efe:	4630      	mov	r0, r6
 8008f00:	f000 f80c 	bl	8008f1c <__malloc_unlock>
 8008f04:	e794      	b.n	8008e30 <_malloc_r+0x20>
 8008f06:	6005      	str	r5, [r0, #0]
 8008f08:	e7d6      	b.n	8008eb8 <_malloc_r+0xa8>
 8008f0a:	bf00      	nop
 8008f0c:	2000148c 	.word	0x2000148c

08008f10 <__malloc_lock>:
 8008f10:	4801      	ldr	r0, [pc, #4]	@ (8008f18 <__malloc_lock+0x8>)
 8008f12:	f7ff beda 	b.w	8008cca <__retarget_lock_acquire_recursive>
 8008f16:	bf00      	nop
 8008f18:	20001484 	.word	0x20001484

08008f1c <__malloc_unlock>:
 8008f1c:	4801      	ldr	r0, [pc, #4]	@ (8008f24 <__malloc_unlock+0x8>)
 8008f1e:	f7ff bed5 	b.w	8008ccc <__retarget_lock_release_recursive>
 8008f22:	bf00      	nop
 8008f24:	20001484 	.word	0x20001484

08008f28 <__ssputs_r>:
 8008f28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f2c:	688e      	ldr	r6, [r1, #8]
 8008f2e:	461f      	mov	r7, r3
 8008f30:	42be      	cmp	r6, r7
 8008f32:	680b      	ldr	r3, [r1, #0]
 8008f34:	4682      	mov	sl, r0
 8008f36:	460c      	mov	r4, r1
 8008f38:	4690      	mov	r8, r2
 8008f3a:	d82d      	bhi.n	8008f98 <__ssputs_r+0x70>
 8008f3c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008f40:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008f44:	d026      	beq.n	8008f94 <__ssputs_r+0x6c>
 8008f46:	6965      	ldr	r5, [r4, #20]
 8008f48:	6909      	ldr	r1, [r1, #16]
 8008f4a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008f4e:	eba3 0901 	sub.w	r9, r3, r1
 8008f52:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008f56:	1c7b      	adds	r3, r7, #1
 8008f58:	444b      	add	r3, r9
 8008f5a:	106d      	asrs	r5, r5, #1
 8008f5c:	429d      	cmp	r5, r3
 8008f5e:	bf38      	it	cc
 8008f60:	461d      	movcc	r5, r3
 8008f62:	0553      	lsls	r3, r2, #21
 8008f64:	d527      	bpl.n	8008fb6 <__ssputs_r+0x8e>
 8008f66:	4629      	mov	r1, r5
 8008f68:	f7ff ff52 	bl	8008e10 <_malloc_r>
 8008f6c:	4606      	mov	r6, r0
 8008f6e:	b360      	cbz	r0, 8008fca <__ssputs_r+0xa2>
 8008f70:	6921      	ldr	r1, [r4, #16]
 8008f72:	464a      	mov	r2, r9
 8008f74:	f7ff feab 	bl	8008cce <memcpy>
 8008f78:	89a3      	ldrh	r3, [r4, #12]
 8008f7a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008f7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f82:	81a3      	strh	r3, [r4, #12]
 8008f84:	6126      	str	r6, [r4, #16]
 8008f86:	6165      	str	r5, [r4, #20]
 8008f88:	444e      	add	r6, r9
 8008f8a:	eba5 0509 	sub.w	r5, r5, r9
 8008f8e:	6026      	str	r6, [r4, #0]
 8008f90:	60a5      	str	r5, [r4, #8]
 8008f92:	463e      	mov	r6, r7
 8008f94:	42be      	cmp	r6, r7
 8008f96:	d900      	bls.n	8008f9a <__ssputs_r+0x72>
 8008f98:	463e      	mov	r6, r7
 8008f9a:	6820      	ldr	r0, [r4, #0]
 8008f9c:	4632      	mov	r2, r6
 8008f9e:	4641      	mov	r1, r8
 8008fa0:	f000 fd0a 	bl	80099b8 <memmove>
 8008fa4:	68a3      	ldr	r3, [r4, #8]
 8008fa6:	1b9b      	subs	r3, r3, r6
 8008fa8:	60a3      	str	r3, [r4, #8]
 8008faa:	6823      	ldr	r3, [r4, #0]
 8008fac:	4433      	add	r3, r6
 8008fae:	6023      	str	r3, [r4, #0]
 8008fb0:	2000      	movs	r0, #0
 8008fb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fb6:	462a      	mov	r2, r5
 8008fb8:	f000 fd51 	bl	8009a5e <_realloc_r>
 8008fbc:	4606      	mov	r6, r0
 8008fbe:	2800      	cmp	r0, #0
 8008fc0:	d1e0      	bne.n	8008f84 <__ssputs_r+0x5c>
 8008fc2:	6921      	ldr	r1, [r4, #16]
 8008fc4:	4650      	mov	r0, sl
 8008fc6:	f7ff feaf 	bl	8008d28 <_free_r>
 8008fca:	230c      	movs	r3, #12
 8008fcc:	f8ca 3000 	str.w	r3, [sl]
 8008fd0:	89a3      	ldrh	r3, [r4, #12]
 8008fd2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008fd6:	81a3      	strh	r3, [r4, #12]
 8008fd8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008fdc:	e7e9      	b.n	8008fb2 <__ssputs_r+0x8a>
	...

08008fe0 <_svfiprintf_r>:
 8008fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fe4:	4698      	mov	r8, r3
 8008fe6:	898b      	ldrh	r3, [r1, #12]
 8008fe8:	061b      	lsls	r3, r3, #24
 8008fea:	b09d      	sub	sp, #116	@ 0x74
 8008fec:	4607      	mov	r7, r0
 8008fee:	460d      	mov	r5, r1
 8008ff0:	4614      	mov	r4, r2
 8008ff2:	d510      	bpl.n	8009016 <_svfiprintf_r+0x36>
 8008ff4:	690b      	ldr	r3, [r1, #16]
 8008ff6:	b973      	cbnz	r3, 8009016 <_svfiprintf_r+0x36>
 8008ff8:	2140      	movs	r1, #64	@ 0x40
 8008ffa:	f7ff ff09 	bl	8008e10 <_malloc_r>
 8008ffe:	6028      	str	r0, [r5, #0]
 8009000:	6128      	str	r0, [r5, #16]
 8009002:	b930      	cbnz	r0, 8009012 <_svfiprintf_r+0x32>
 8009004:	230c      	movs	r3, #12
 8009006:	603b      	str	r3, [r7, #0]
 8009008:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800900c:	b01d      	add	sp, #116	@ 0x74
 800900e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009012:	2340      	movs	r3, #64	@ 0x40
 8009014:	616b      	str	r3, [r5, #20]
 8009016:	2300      	movs	r3, #0
 8009018:	9309      	str	r3, [sp, #36]	@ 0x24
 800901a:	2320      	movs	r3, #32
 800901c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009020:	f8cd 800c 	str.w	r8, [sp, #12]
 8009024:	2330      	movs	r3, #48	@ 0x30
 8009026:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80091c4 <_svfiprintf_r+0x1e4>
 800902a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800902e:	f04f 0901 	mov.w	r9, #1
 8009032:	4623      	mov	r3, r4
 8009034:	469a      	mov	sl, r3
 8009036:	f813 2b01 	ldrb.w	r2, [r3], #1
 800903a:	b10a      	cbz	r2, 8009040 <_svfiprintf_r+0x60>
 800903c:	2a25      	cmp	r2, #37	@ 0x25
 800903e:	d1f9      	bne.n	8009034 <_svfiprintf_r+0x54>
 8009040:	ebba 0b04 	subs.w	fp, sl, r4
 8009044:	d00b      	beq.n	800905e <_svfiprintf_r+0x7e>
 8009046:	465b      	mov	r3, fp
 8009048:	4622      	mov	r2, r4
 800904a:	4629      	mov	r1, r5
 800904c:	4638      	mov	r0, r7
 800904e:	f7ff ff6b 	bl	8008f28 <__ssputs_r>
 8009052:	3001      	adds	r0, #1
 8009054:	f000 80a7 	beq.w	80091a6 <_svfiprintf_r+0x1c6>
 8009058:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800905a:	445a      	add	r2, fp
 800905c:	9209      	str	r2, [sp, #36]	@ 0x24
 800905e:	f89a 3000 	ldrb.w	r3, [sl]
 8009062:	2b00      	cmp	r3, #0
 8009064:	f000 809f 	beq.w	80091a6 <_svfiprintf_r+0x1c6>
 8009068:	2300      	movs	r3, #0
 800906a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800906e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009072:	f10a 0a01 	add.w	sl, sl, #1
 8009076:	9304      	str	r3, [sp, #16]
 8009078:	9307      	str	r3, [sp, #28]
 800907a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800907e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009080:	4654      	mov	r4, sl
 8009082:	2205      	movs	r2, #5
 8009084:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009088:	484e      	ldr	r0, [pc, #312]	@ (80091c4 <_svfiprintf_r+0x1e4>)
 800908a:	f7f7 f8b1 	bl	80001f0 <memchr>
 800908e:	9a04      	ldr	r2, [sp, #16]
 8009090:	b9d8      	cbnz	r0, 80090ca <_svfiprintf_r+0xea>
 8009092:	06d0      	lsls	r0, r2, #27
 8009094:	bf44      	itt	mi
 8009096:	2320      	movmi	r3, #32
 8009098:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800909c:	0711      	lsls	r1, r2, #28
 800909e:	bf44      	itt	mi
 80090a0:	232b      	movmi	r3, #43	@ 0x2b
 80090a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80090a6:	f89a 3000 	ldrb.w	r3, [sl]
 80090aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80090ac:	d015      	beq.n	80090da <_svfiprintf_r+0xfa>
 80090ae:	9a07      	ldr	r2, [sp, #28]
 80090b0:	4654      	mov	r4, sl
 80090b2:	2000      	movs	r0, #0
 80090b4:	f04f 0c0a 	mov.w	ip, #10
 80090b8:	4621      	mov	r1, r4
 80090ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80090be:	3b30      	subs	r3, #48	@ 0x30
 80090c0:	2b09      	cmp	r3, #9
 80090c2:	d94b      	bls.n	800915c <_svfiprintf_r+0x17c>
 80090c4:	b1b0      	cbz	r0, 80090f4 <_svfiprintf_r+0x114>
 80090c6:	9207      	str	r2, [sp, #28]
 80090c8:	e014      	b.n	80090f4 <_svfiprintf_r+0x114>
 80090ca:	eba0 0308 	sub.w	r3, r0, r8
 80090ce:	fa09 f303 	lsl.w	r3, r9, r3
 80090d2:	4313      	orrs	r3, r2
 80090d4:	9304      	str	r3, [sp, #16]
 80090d6:	46a2      	mov	sl, r4
 80090d8:	e7d2      	b.n	8009080 <_svfiprintf_r+0xa0>
 80090da:	9b03      	ldr	r3, [sp, #12]
 80090dc:	1d19      	adds	r1, r3, #4
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	9103      	str	r1, [sp, #12]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	bfbb      	ittet	lt
 80090e6:	425b      	neglt	r3, r3
 80090e8:	f042 0202 	orrlt.w	r2, r2, #2
 80090ec:	9307      	strge	r3, [sp, #28]
 80090ee:	9307      	strlt	r3, [sp, #28]
 80090f0:	bfb8      	it	lt
 80090f2:	9204      	strlt	r2, [sp, #16]
 80090f4:	7823      	ldrb	r3, [r4, #0]
 80090f6:	2b2e      	cmp	r3, #46	@ 0x2e
 80090f8:	d10a      	bne.n	8009110 <_svfiprintf_r+0x130>
 80090fa:	7863      	ldrb	r3, [r4, #1]
 80090fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80090fe:	d132      	bne.n	8009166 <_svfiprintf_r+0x186>
 8009100:	9b03      	ldr	r3, [sp, #12]
 8009102:	1d1a      	adds	r2, r3, #4
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	9203      	str	r2, [sp, #12]
 8009108:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800910c:	3402      	adds	r4, #2
 800910e:	9305      	str	r3, [sp, #20]
 8009110:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80091d4 <_svfiprintf_r+0x1f4>
 8009114:	7821      	ldrb	r1, [r4, #0]
 8009116:	2203      	movs	r2, #3
 8009118:	4650      	mov	r0, sl
 800911a:	f7f7 f869 	bl	80001f0 <memchr>
 800911e:	b138      	cbz	r0, 8009130 <_svfiprintf_r+0x150>
 8009120:	9b04      	ldr	r3, [sp, #16]
 8009122:	eba0 000a 	sub.w	r0, r0, sl
 8009126:	2240      	movs	r2, #64	@ 0x40
 8009128:	4082      	lsls	r2, r0
 800912a:	4313      	orrs	r3, r2
 800912c:	3401      	adds	r4, #1
 800912e:	9304      	str	r3, [sp, #16]
 8009130:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009134:	4824      	ldr	r0, [pc, #144]	@ (80091c8 <_svfiprintf_r+0x1e8>)
 8009136:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800913a:	2206      	movs	r2, #6
 800913c:	f7f7 f858 	bl	80001f0 <memchr>
 8009140:	2800      	cmp	r0, #0
 8009142:	d036      	beq.n	80091b2 <_svfiprintf_r+0x1d2>
 8009144:	4b21      	ldr	r3, [pc, #132]	@ (80091cc <_svfiprintf_r+0x1ec>)
 8009146:	bb1b      	cbnz	r3, 8009190 <_svfiprintf_r+0x1b0>
 8009148:	9b03      	ldr	r3, [sp, #12]
 800914a:	3307      	adds	r3, #7
 800914c:	f023 0307 	bic.w	r3, r3, #7
 8009150:	3308      	adds	r3, #8
 8009152:	9303      	str	r3, [sp, #12]
 8009154:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009156:	4433      	add	r3, r6
 8009158:	9309      	str	r3, [sp, #36]	@ 0x24
 800915a:	e76a      	b.n	8009032 <_svfiprintf_r+0x52>
 800915c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009160:	460c      	mov	r4, r1
 8009162:	2001      	movs	r0, #1
 8009164:	e7a8      	b.n	80090b8 <_svfiprintf_r+0xd8>
 8009166:	2300      	movs	r3, #0
 8009168:	3401      	adds	r4, #1
 800916a:	9305      	str	r3, [sp, #20]
 800916c:	4619      	mov	r1, r3
 800916e:	f04f 0c0a 	mov.w	ip, #10
 8009172:	4620      	mov	r0, r4
 8009174:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009178:	3a30      	subs	r2, #48	@ 0x30
 800917a:	2a09      	cmp	r2, #9
 800917c:	d903      	bls.n	8009186 <_svfiprintf_r+0x1a6>
 800917e:	2b00      	cmp	r3, #0
 8009180:	d0c6      	beq.n	8009110 <_svfiprintf_r+0x130>
 8009182:	9105      	str	r1, [sp, #20]
 8009184:	e7c4      	b.n	8009110 <_svfiprintf_r+0x130>
 8009186:	fb0c 2101 	mla	r1, ip, r1, r2
 800918a:	4604      	mov	r4, r0
 800918c:	2301      	movs	r3, #1
 800918e:	e7f0      	b.n	8009172 <_svfiprintf_r+0x192>
 8009190:	ab03      	add	r3, sp, #12
 8009192:	9300      	str	r3, [sp, #0]
 8009194:	462a      	mov	r2, r5
 8009196:	4b0e      	ldr	r3, [pc, #56]	@ (80091d0 <_svfiprintf_r+0x1f0>)
 8009198:	a904      	add	r1, sp, #16
 800919a:	4638      	mov	r0, r7
 800919c:	f3af 8000 	nop.w
 80091a0:	1c42      	adds	r2, r0, #1
 80091a2:	4606      	mov	r6, r0
 80091a4:	d1d6      	bne.n	8009154 <_svfiprintf_r+0x174>
 80091a6:	89ab      	ldrh	r3, [r5, #12]
 80091a8:	065b      	lsls	r3, r3, #25
 80091aa:	f53f af2d 	bmi.w	8009008 <_svfiprintf_r+0x28>
 80091ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80091b0:	e72c      	b.n	800900c <_svfiprintf_r+0x2c>
 80091b2:	ab03      	add	r3, sp, #12
 80091b4:	9300      	str	r3, [sp, #0]
 80091b6:	462a      	mov	r2, r5
 80091b8:	4b05      	ldr	r3, [pc, #20]	@ (80091d0 <_svfiprintf_r+0x1f0>)
 80091ba:	a904      	add	r1, sp, #16
 80091bc:	4638      	mov	r0, r7
 80091be:	f000 f9bb 	bl	8009538 <_printf_i>
 80091c2:	e7ed      	b.n	80091a0 <_svfiprintf_r+0x1c0>
 80091c4:	08009e55 	.word	0x08009e55
 80091c8:	08009e5f 	.word	0x08009e5f
 80091cc:	00000000 	.word	0x00000000
 80091d0:	08008f29 	.word	0x08008f29
 80091d4:	08009e5b 	.word	0x08009e5b

080091d8 <__sfputc_r>:
 80091d8:	6893      	ldr	r3, [r2, #8]
 80091da:	3b01      	subs	r3, #1
 80091dc:	2b00      	cmp	r3, #0
 80091de:	b410      	push	{r4}
 80091e0:	6093      	str	r3, [r2, #8]
 80091e2:	da08      	bge.n	80091f6 <__sfputc_r+0x1e>
 80091e4:	6994      	ldr	r4, [r2, #24]
 80091e6:	42a3      	cmp	r3, r4
 80091e8:	db01      	blt.n	80091ee <__sfputc_r+0x16>
 80091ea:	290a      	cmp	r1, #10
 80091ec:	d103      	bne.n	80091f6 <__sfputc_r+0x1e>
 80091ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80091f2:	f7ff bc00 	b.w	80089f6 <__swbuf_r>
 80091f6:	6813      	ldr	r3, [r2, #0]
 80091f8:	1c58      	adds	r0, r3, #1
 80091fa:	6010      	str	r0, [r2, #0]
 80091fc:	7019      	strb	r1, [r3, #0]
 80091fe:	4608      	mov	r0, r1
 8009200:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009204:	4770      	bx	lr

08009206 <__sfputs_r>:
 8009206:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009208:	4606      	mov	r6, r0
 800920a:	460f      	mov	r7, r1
 800920c:	4614      	mov	r4, r2
 800920e:	18d5      	adds	r5, r2, r3
 8009210:	42ac      	cmp	r4, r5
 8009212:	d101      	bne.n	8009218 <__sfputs_r+0x12>
 8009214:	2000      	movs	r0, #0
 8009216:	e007      	b.n	8009228 <__sfputs_r+0x22>
 8009218:	f814 1b01 	ldrb.w	r1, [r4], #1
 800921c:	463a      	mov	r2, r7
 800921e:	4630      	mov	r0, r6
 8009220:	f7ff ffda 	bl	80091d8 <__sfputc_r>
 8009224:	1c43      	adds	r3, r0, #1
 8009226:	d1f3      	bne.n	8009210 <__sfputs_r+0xa>
 8009228:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800922c <_vfiprintf_r>:
 800922c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009230:	460d      	mov	r5, r1
 8009232:	b09d      	sub	sp, #116	@ 0x74
 8009234:	4614      	mov	r4, r2
 8009236:	4698      	mov	r8, r3
 8009238:	4606      	mov	r6, r0
 800923a:	b118      	cbz	r0, 8009244 <_vfiprintf_r+0x18>
 800923c:	6a03      	ldr	r3, [r0, #32]
 800923e:	b90b      	cbnz	r3, 8009244 <_vfiprintf_r+0x18>
 8009240:	f7ff fabc 	bl	80087bc <__sinit>
 8009244:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009246:	07d9      	lsls	r1, r3, #31
 8009248:	d405      	bmi.n	8009256 <_vfiprintf_r+0x2a>
 800924a:	89ab      	ldrh	r3, [r5, #12]
 800924c:	059a      	lsls	r2, r3, #22
 800924e:	d402      	bmi.n	8009256 <_vfiprintf_r+0x2a>
 8009250:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009252:	f7ff fd3a 	bl	8008cca <__retarget_lock_acquire_recursive>
 8009256:	89ab      	ldrh	r3, [r5, #12]
 8009258:	071b      	lsls	r3, r3, #28
 800925a:	d501      	bpl.n	8009260 <_vfiprintf_r+0x34>
 800925c:	692b      	ldr	r3, [r5, #16]
 800925e:	b99b      	cbnz	r3, 8009288 <_vfiprintf_r+0x5c>
 8009260:	4629      	mov	r1, r5
 8009262:	4630      	mov	r0, r6
 8009264:	f7ff fc06 	bl	8008a74 <__swsetup_r>
 8009268:	b170      	cbz	r0, 8009288 <_vfiprintf_r+0x5c>
 800926a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800926c:	07dc      	lsls	r4, r3, #31
 800926e:	d504      	bpl.n	800927a <_vfiprintf_r+0x4e>
 8009270:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009274:	b01d      	add	sp, #116	@ 0x74
 8009276:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800927a:	89ab      	ldrh	r3, [r5, #12]
 800927c:	0598      	lsls	r0, r3, #22
 800927e:	d4f7      	bmi.n	8009270 <_vfiprintf_r+0x44>
 8009280:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009282:	f7ff fd23 	bl	8008ccc <__retarget_lock_release_recursive>
 8009286:	e7f3      	b.n	8009270 <_vfiprintf_r+0x44>
 8009288:	2300      	movs	r3, #0
 800928a:	9309      	str	r3, [sp, #36]	@ 0x24
 800928c:	2320      	movs	r3, #32
 800928e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009292:	f8cd 800c 	str.w	r8, [sp, #12]
 8009296:	2330      	movs	r3, #48	@ 0x30
 8009298:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009448 <_vfiprintf_r+0x21c>
 800929c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80092a0:	f04f 0901 	mov.w	r9, #1
 80092a4:	4623      	mov	r3, r4
 80092a6:	469a      	mov	sl, r3
 80092a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80092ac:	b10a      	cbz	r2, 80092b2 <_vfiprintf_r+0x86>
 80092ae:	2a25      	cmp	r2, #37	@ 0x25
 80092b0:	d1f9      	bne.n	80092a6 <_vfiprintf_r+0x7a>
 80092b2:	ebba 0b04 	subs.w	fp, sl, r4
 80092b6:	d00b      	beq.n	80092d0 <_vfiprintf_r+0xa4>
 80092b8:	465b      	mov	r3, fp
 80092ba:	4622      	mov	r2, r4
 80092bc:	4629      	mov	r1, r5
 80092be:	4630      	mov	r0, r6
 80092c0:	f7ff ffa1 	bl	8009206 <__sfputs_r>
 80092c4:	3001      	adds	r0, #1
 80092c6:	f000 80a7 	beq.w	8009418 <_vfiprintf_r+0x1ec>
 80092ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80092cc:	445a      	add	r2, fp
 80092ce:	9209      	str	r2, [sp, #36]	@ 0x24
 80092d0:	f89a 3000 	ldrb.w	r3, [sl]
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	f000 809f 	beq.w	8009418 <_vfiprintf_r+0x1ec>
 80092da:	2300      	movs	r3, #0
 80092dc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80092e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80092e4:	f10a 0a01 	add.w	sl, sl, #1
 80092e8:	9304      	str	r3, [sp, #16]
 80092ea:	9307      	str	r3, [sp, #28]
 80092ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80092f0:	931a      	str	r3, [sp, #104]	@ 0x68
 80092f2:	4654      	mov	r4, sl
 80092f4:	2205      	movs	r2, #5
 80092f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092fa:	4853      	ldr	r0, [pc, #332]	@ (8009448 <_vfiprintf_r+0x21c>)
 80092fc:	f7f6 ff78 	bl	80001f0 <memchr>
 8009300:	9a04      	ldr	r2, [sp, #16]
 8009302:	b9d8      	cbnz	r0, 800933c <_vfiprintf_r+0x110>
 8009304:	06d1      	lsls	r1, r2, #27
 8009306:	bf44      	itt	mi
 8009308:	2320      	movmi	r3, #32
 800930a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800930e:	0713      	lsls	r3, r2, #28
 8009310:	bf44      	itt	mi
 8009312:	232b      	movmi	r3, #43	@ 0x2b
 8009314:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009318:	f89a 3000 	ldrb.w	r3, [sl]
 800931c:	2b2a      	cmp	r3, #42	@ 0x2a
 800931e:	d015      	beq.n	800934c <_vfiprintf_r+0x120>
 8009320:	9a07      	ldr	r2, [sp, #28]
 8009322:	4654      	mov	r4, sl
 8009324:	2000      	movs	r0, #0
 8009326:	f04f 0c0a 	mov.w	ip, #10
 800932a:	4621      	mov	r1, r4
 800932c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009330:	3b30      	subs	r3, #48	@ 0x30
 8009332:	2b09      	cmp	r3, #9
 8009334:	d94b      	bls.n	80093ce <_vfiprintf_r+0x1a2>
 8009336:	b1b0      	cbz	r0, 8009366 <_vfiprintf_r+0x13a>
 8009338:	9207      	str	r2, [sp, #28]
 800933a:	e014      	b.n	8009366 <_vfiprintf_r+0x13a>
 800933c:	eba0 0308 	sub.w	r3, r0, r8
 8009340:	fa09 f303 	lsl.w	r3, r9, r3
 8009344:	4313      	orrs	r3, r2
 8009346:	9304      	str	r3, [sp, #16]
 8009348:	46a2      	mov	sl, r4
 800934a:	e7d2      	b.n	80092f2 <_vfiprintf_r+0xc6>
 800934c:	9b03      	ldr	r3, [sp, #12]
 800934e:	1d19      	adds	r1, r3, #4
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	9103      	str	r1, [sp, #12]
 8009354:	2b00      	cmp	r3, #0
 8009356:	bfbb      	ittet	lt
 8009358:	425b      	neglt	r3, r3
 800935a:	f042 0202 	orrlt.w	r2, r2, #2
 800935e:	9307      	strge	r3, [sp, #28]
 8009360:	9307      	strlt	r3, [sp, #28]
 8009362:	bfb8      	it	lt
 8009364:	9204      	strlt	r2, [sp, #16]
 8009366:	7823      	ldrb	r3, [r4, #0]
 8009368:	2b2e      	cmp	r3, #46	@ 0x2e
 800936a:	d10a      	bne.n	8009382 <_vfiprintf_r+0x156>
 800936c:	7863      	ldrb	r3, [r4, #1]
 800936e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009370:	d132      	bne.n	80093d8 <_vfiprintf_r+0x1ac>
 8009372:	9b03      	ldr	r3, [sp, #12]
 8009374:	1d1a      	adds	r2, r3, #4
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	9203      	str	r2, [sp, #12]
 800937a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800937e:	3402      	adds	r4, #2
 8009380:	9305      	str	r3, [sp, #20]
 8009382:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009458 <_vfiprintf_r+0x22c>
 8009386:	7821      	ldrb	r1, [r4, #0]
 8009388:	2203      	movs	r2, #3
 800938a:	4650      	mov	r0, sl
 800938c:	f7f6 ff30 	bl	80001f0 <memchr>
 8009390:	b138      	cbz	r0, 80093a2 <_vfiprintf_r+0x176>
 8009392:	9b04      	ldr	r3, [sp, #16]
 8009394:	eba0 000a 	sub.w	r0, r0, sl
 8009398:	2240      	movs	r2, #64	@ 0x40
 800939a:	4082      	lsls	r2, r0
 800939c:	4313      	orrs	r3, r2
 800939e:	3401      	adds	r4, #1
 80093a0:	9304      	str	r3, [sp, #16]
 80093a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093a6:	4829      	ldr	r0, [pc, #164]	@ (800944c <_vfiprintf_r+0x220>)
 80093a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80093ac:	2206      	movs	r2, #6
 80093ae:	f7f6 ff1f 	bl	80001f0 <memchr>
 80093b2:	2800      	cmp	r0, #0
 80093b4:	d03f      	beq.n	8009436 <_vfiprintf_r+0x20a>
 80093b6:	4b26      	ldr	r3, [pc, #152]	@ (8009450 <_vfiprintf_r+0x224>)
 80093b8:	bb1b      	cbnz	r3, 8009402 <_vfiprintf_r+0x1d6>
 80093ba:	9b03      	ldr	r3, [sp, #12]
 80093bc:	3307      	adds	r3, #7
 80093be:	f023 0307 	bic.w	r3, r3, #7
 80093c2:	3308      	adds	r3, #8
 80093c4:	9303      	str	r3, [sp, #12]
 80093c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093c8:	443b      	add	r3, r7
 80093ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80093cc:	e76a      	b.n	80092a4 <_vfiprintf_r+0x78>
 80093ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80093d2:	460c      	mov	r4, r1
 80093d4:	2001      	movs	r0, #1
 80093d6:	e7a8      	b.n	800932a <_vfiprintf_r+0xfe>
 80093d8:	2300      	movs	r3, #0
 80093da:	3401      	adds	r4, #1
 80093dc:	9305      	str	r3, [sp, #20]
 80093de:	4619      	mov	r1, r3
 80093e0:	f04f 0c0a 	mov.w	ip, #10
 80093e4:	4620      	mov	r0, r4
 80093e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80093ea:	3a30      	subs	r2, #48	@ 0x30
 80093ec:	2a09      	cmp	r2, #9
 80093ee:	d903      	bls.n	80093f8 <_vfiprintf_r+0x1cc>
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d0c6      	beq.n	8009382 <_vfiprintf_r+0x156>
 80093f4:	9105      	str	r1, [sp, #20]
 80093f6:	e7c4      	b.n	8009382 <_vfiprintf_r+0x156>
 80093f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80093fc:	4604      	mov	r4, r0
 80093fe:	2301      	movs	r3, #1
 8009400:	e7f0      	b.n	80093e4 <_vfiprintf_r+0x1b8>
 8009402:	ab03      	add	r3, sp, #12
 8009404:	9300      	str	r3, [sp, #0]
 8009406:	462a      	mov	r2, r5
 8009408:	4b12      	ldr	r3, [pc, #72]	@ (8009454 <_vfiprintf_r+0x228>)
 800940a:	a904      	add	r1, sp, #16
 800940c:	4630      	mov	r0, r6
 800940e:	f3af 8000 	nop.w
 8009412:	4607      	mov	r7, r0
 8009414:	1c78      	adds	r0, r7, #1
 8009416:	d1d6      	bne.n	80093c6 <_vfiprintf_r+0x19a>
 8009418:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800941a:	07d9      	lsls	r1, r3, #31
 800941c:	d405      	bmi.n	800942a <_vfiprintf_r+0x1fe>
 800941e:	89ab      	ldrh	r3, [r5, #12]
 8009420:	059a      	lsls	r2, r3, #22
 8009422:	d402      	bmi.n	800942a <_vfiprintf_r+0x1fe>
 8009424:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009426:	f7ff fc51 	bl	8008ccc <__retarget_lock_release_recursive>
 800942a:	89ab      	ldrh	r3, [r5, #12]
 800942c:	065b      	lsls	r3, r3, #25
 800942e:	f53f af1f 	bmi.w	8009270 <_vfiprintf_r+0x44>
 8009432:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009434:	e71e      	b.n	8009274 <_vfiprintf_r+0x48>
 8009436:	ab03      	add	r3, sp, #12
 8009438:	9300      	str	r3, [sp, #0]
 800943a:	462a      	mov	r2, r5
 800943c:	4b05      	ldr	r3, [pc, #20]	@ (8009454 <_vfiprintf_r+0x228>)
 800943e:	a904      	add	r1, sp, #16
 8009440:	4630      	mov	r0, r6
 8009442:	f000 f879 	bl	8009538 <_printf_i>
 8009446:	e7e4      	b.n	8009412 <_vfiprintf_r+0x1e6>
 8009448:	08009e55 	.word	0x08009e55
 800944c:	08009e5f 	.word	0x08009e5f
 8009450:	00000000 	.word	0x00000000
 8009454:	08009207 	.word	0x08009207
 8009458:	08009e5b 	.word	0x08009e5b

0800945c <_printf_common>:
 800945c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009460:	4616      	mov	r6, r2
 8009462:	4698      	mov	r8, r3
 8009464:	688a      	ldr	r2, [r1, #8]
 8009466:	690b      	ldr	r3, [r1, #16]
 8009468:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800946c:	4293      	cmp	r3, r2
 800946e:	bfb8      	it	lt
 8009470:	4613      	movlt	r3, r2
 8009472:	6033      	str	r3, [r6, #0]
 8009474:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009478:	4607      	mov	r7, r0
 800947a:	460c      	mov	r4, r1
 800947c:	b10a      	cbz	r2, 8009482 <_printf_common+0x26>
 800947e:	3301      	adds	r3, #1
 8009480:	6033      	str	r3, [r6, #0]
 8009482:	6823      	ldr	r3, [r4, #0]
 8009484:	0699      	lsls	r1, r3, #26
 8009486:	bf42      	ittt	mi
 8009488:	6833      	ldrmi	r3, [r6, #0]
 800948a:	3302      	addmi	r3, #2
 800948c:	6033      	strmi	r3, [r6, #0]
 800948e:	6825      	ldr	r5, [r4, #0]
 8009490:	f015 0506 	ands.w	r5, r5, #6
 8009494:	d106      	bne.n	80094a4 <_printf_common+0x48>
 8009496:	f104 0a19 	add.w	sl, r4, #25
 800949a:	68e3      	ldr	r3, [r4, #12]
 800949c:	6832      	ldr	r2, [r6, #0]
 800949e:	1a9b      	subs	r3, r3, r2
 80094a0:	42ab      	cmp	r3, r5
 80094a2:	dc26      	bgt.n	80094f2 <_printf_common+0x96>
 80094a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80094a8:	6822      	ldr	r2, [r4, #0]
 80094aa:	3b00      	subs	r3, #0
 80094ac:	bf18      	it	ne
 80094ae:	2301      	movne	r3, #1
 80094b0:	0692      	lsls	r2, r2, #26
 80094b2:	d42b      	bmi.n	800950c <_printf_common+0xb0>
 80094b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80094b8:	4641      	mov	r1, r8
 80094ba:	4638      	mov	r0, r7
 80094bc:	47c8      	blx	r9
 80094be:	3001      	adds	r0, #1
 80094c0:	d01e      	beq.n	8009500 <_printf_common+0xa4>
 80094c2:	6823      	ldr	r3, [r4, #0]
 80094c4:	6922      	ldr	r2, [r4, #16]
 80094c6:	f003 0306 	and.w	r3, r3, #6
 80094ca:	2b04      	cmp	r3, #4
 80094cc:	bf02      	ittt	eq
 80094ce:	68e5      	ldreq	r5, [r4, #12]
 80094d0:	6833      	ldreq	r3, [r6, #0]
 80094d2:	1aed      	subeq	r5, r5, r3
 80094d4:	68a3      	ldr	r3, [r4, #8]
 80094d6:	bf0c      	ite	eq
 80094d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80094dc:	2500      	movne	r5, #0
 80094de:	4293      	cmp	r3, r2
 80094e0:	bfc4      	itt	gt
 80094e2:	1a9b      	subgt	r3, r3, r2
 80094e4:	18ed      	addgt	r5, r5, r3
 80094e6:	2600      	movs	r6, #0
 80094e8:	341a      	adds	r4, #26
 80094ea:	42b5      	cmp	r5, r6
 80094ec:	d11a      	bne.n	8009524 <_printf_common+0xc8>
 80094ee:	2000      	movs	r0, #0
 80094f0:	e008      	b.n	8009504 <_printf_common+0xa8>
 80094f2:	2301      	movs	r3, #1
 80094f4:	4652      	mov	r2, sl
 80094f6:	4641      	mov	r1, r8
 80094f8:	4638      	mov	r0, r7
 80094fa:	47c8      	blx	r9
 80094fc:	3001      	adds	r0, #1
 80094fe:	d103      	bne.n	8009508 <_printf_common+0xac>
 8009500:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009504:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009508:	3501      	adds	r5, #1
 800950a:	e7c6      	b.n	800949a <_printf_common+0x3e>
 800950c:	18e1      	adds	r1, r4, r3
 800950e:	1c5a      	adds	r2, r3, #1
 8009510:	2030      	movs	r0, #48	@ 0x30
 8009512:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009516:	4422      	add	r2, r4
 8009518:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800951c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009520:	3302      	adds	r3, #2
 8009522:	e7c7      	b.n	80094b4 <_printf_common+0x58>
 8009524:	2301      	movs	r3, #1
 8009526:	4622      	mov	r2, r4
 8009528:	4641      	mov	r1, r8
 800952a:	4638      	mov	r0, r7
 800952c:	47c8      	blx	r9
 800952e:	3001      	adds	r0, #1
 8009530:	d0e6      	beq.n	8009500 <_printf_common+0xa4>
 8009532:	3601      	adds	r6, #1
 8009534:	e7d9      	b.n	80094ea <_printf_common+0x8e>
	...

08009538 <_printf_i>:
 8009538:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800953c:	7e0f      	ldrb	r7, [r1, #24]
 800953e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009540:	2f78      	cmp	r7, #120	@ 0x78
 8009542:	4691      	mov	r9, r2
 8009544:	4680      	mov	r8, r0
 8009546:	460c      	mov	r4, r1
 8009548:	469a      	mov	sl, r3
 800954a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800954e:	d807      	bhi.n	8009560 <_printf_i+0x28>
 8009550:	2f62      	cmp	r7, #98	@ 0x62
 8009552:	d80a      	bhi.n	800956a <_printf_i+0x32>
 8009554:	2f00      	cmp	r7, #0
 8009556:	f000 80d2 	beq.w	80096fe <_printf_i+0x1c6>
 800955a:	2f58      	cmp	r7, #88	@ 0x58
 800955c:	f000 80b9 	beq.w	80096d2 <_printf_i+0x19a>
 8009560:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009564:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009568:	e03a      	b.n	80095e0 <_printf_i+0xa8>
 800956a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800956e:	2b15      	cmp	r3, #21
 8009570:	d8f6      	bhi.n	8009560 <_printf_i+0x28>
 8009572:	a101      	add	r1, pc, #4	@ (adr r1, 8009578 <_printf_i+0x40>)
 8009574:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009578:	080095d1 	.word	0x080095d1
 800957c:	080095e5 	.word	0x080095e5
 8009580:	08009561 	.word	0x08009561
 8009584:	08009561 	.word	0x08009561
 8009588:	08009561 	.word	0x08009561
 800958c:	08009561 	.word	0x08009561
 8009590:	080095e5 	.word	0x080095e5
 8009594:	08009561 	.word	0x08009561
 8009598:	08009561 	.word	0x08009561
 800959c:	08009561 	.word	0x08009561
 80095a0:	08009561 	.word	0x08009561
 80095a4:	080096e5 	.word	0x080096e5
 80095a8:	0800960f 	.word	0x0800960f
 80095ac:	0800969f 	.word	0x0800969f
 80095b0:	08009561 	.word	0x08009561
 80095b4:	08009561 	.word	0x08009561
 80095b8:	08009707 	.word	0x08009707
 80095bc:	08009561 	.word	0x08009561
 80095c0:	0800960f 	.word	0x0800960f
 80095c4:	08009561 	.word	0x08009561
 80095c8:	08009561 	.word	0x08009561
 80095cc:	080096a7 	.word	0x080096a7
 80095d0:	6833      	ldr	r3, [r6, #0]
 80095d2:	1d1a      	adds	r2, r3, #4
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	6032      	str	r2, [r6, #0]
 80095d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80095dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80095e0:	2301      	movs	r3, #1
 80095e2:	e09d      	b.n	8009720 <_printf_i+0x1e8>
 80095e4:	6833      	ldr	r3, [r6, #0]
 80095e6:	6820      	ldr	r0, [r4, #0]
 80095e8:	1d19      	adds	r1, r3, #4
 80095ea:	6031      	str	r1, [r6, #0]
 80095ec:	0606      	lsls	r6, r0, #24
 80095ee:	d501      	bpl.n	80095f4 <_printf_i+0xbc>
 80095f0:	681d      	ldr	r5, [r3, #0]
 80095f2:	e003      	b.n	80095fc <_printf_i+0xc4>
 80095f4:	0645      	lsls	r5, r0, #25
 80095f6:	d5fb      	bpl.n	80095f0 <_printf_i+0xb8>
 80095f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80095fc:	2d00      	cmp	r5, #0
 80095fe:	da03      	bge.n	8009608 <_printf_i+0xd0>
 8009600:	232d      	movs	r3, #45	@ 0x2d
 8009602:	426d      	negs	r5, r5
 8009604:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009608:	4859      	ldr	r0, [pc, #356]	@ (8009770 <_printf_i+0x238>)
 800960a:	230a      	movs	r3, #10
 800960c:	e011      	b.n	8009632 <_printf_i+0xfa>
 800960e:	6821      	ldr	r1, [r4, #0]
 8009610:	6833      	ldr	r3, [r6, #0]
 8009612:	0608      	lsls	r0, r1, #24
 8009614:	f853 5b04 	ldr.w	r5, [r3], #4
 8009618:	d402      	bmi.n	8009620 <_printf_i+0xe8>
 800961a:	0649      	lsls	r1, r1, #25
 800961c:	bf48      	it	mi
 800961e:	b2ad      	uxthmi	r5, r5
 8009620:	2f6f      	cmp	r7, #111	@ 0x6f
 8009622:	4853      	ldr	r0, [pc, #332]	@ (8009770 <_printf_i+0x238>)
 8009624:	6033      	str	r3, [r6, #0]
 8009626:	bf14      	ite	ne
 8009628:	230a      	movne	r3, #10
 800962a:	2308      	moveq	r3, #8
 800962c:	2100      	movs	r1, #0
 800962e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009632:	6866      	ldr	r6, [r4, #4]
 8009634:	60a6      	str	r6, [r4, #8]
 8009636:	2e00      	cmp	r6, #0
 8009638:	bfa2      	ittt	ge
 800963a:	6821      	ldrge	r1, [r4, #0]
 800963c:	f021 0104 	bicge.w	r1, r1, #4
 8009640:	6021      	strge	r1, [r4, #0]
 8009642:	b90d      	cbnz	r5, 8009648 <_printf_i+0x110>
 8009644:	2e00      	cmp	r6, #0
 8009646:	d04b      	beq.n	80096e0 <_printf_i+0x1a8>
 8009648:	4616      	mov	r6, r2
 800964a:	fbb5 f1f3 	udiv	r1, r5, r3
 800964e:	fb03 5711 	mls	r7, r3, r1, r5
 8009652:	5dc7      	ldrb	r7, [r0, r7]
 8009654:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009658:	462f      	mov	r7, r5
 800965a:	42bb      	cmp	r3, r7
 800965c:	460d      	mov	r5, r1
 800965e:	d9f4      	bls.n	800964a <_printf_i+0x112>
 8009660:	2b08      	cmp	r3, #8
 8009662:	d10b      	bne.n	800967c <_printf_i+0x144>
 8009664:	6823      	ldr	r3, [r4, #0]
 8009666:	07df      	lsls	r7, r3, #31
 8009668:	d508      	bpl.n	800967c <_printf_i+0x144>
 800966a:	6923      	ldr	r3, [r4, #16]
 800966c:	6861      	ldr	r1, [r4, #4]
 800966e:	4299      	cmp	r1, r3
 8009670:	bfde      	ittt	le
 8009672:	2330      	movle	r3, #48	@ 0x30
 8009674:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009678:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800967c:	1b92      	subs	r2, r2, r6
 800967e:	6122      	str	r2, [r4, #16]
 8009680:	f8cd a000 	str.w	sl, [sp]
 8009684:	464b      	mov	r3, r9
 8009686:	aa03      	add	r2, sp, #12
 8009688:	4621      	mov	r1, r4
 800968a:	4640      	mov	r0, r8
 800968c:	f7ff fee6 	bl	800945c <_printf_common>
 8009690:	3001      	adds	r0, #1
 8009692:	d14a      	bne.n	800972a <_printf_i+0x1f2>
 8009694:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009698:	b004      	add	sp, #16
 800969a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800969e:	6823      	ldr	r3, [r4, #0]
 80096a0:	f043 0320 	orr.w	r3, r3, #32
 80096a4:	6023      	str	r3, [r4, #0]
 80096a6:	4833      	ldr	r0, [pc, #204]	@ (8009774 <_printf_i+0x23c>)
 80096a8:	2778      	movs	r7, #120	@ 0x78
 80096aa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80096ae:	6823      	ldr	r3, [r4, #0]
 80096b0:	6831      	ldr	r1, [r6, #0]
 80096b2:	061f      	lsls	r7, r3, #24
 80096b4:	f851 5b04 	ldr.w	r5, [r1], #4
 80096b8:	d402      	bmi.n	80096c0 <_printf_i+0x188>
 80096ba:	065f      	lsls	r7, r3, #25
 80096bc:	bf48      	it	mi
 80096be:	b2ad      	uxthmi	r5, r5
 80096c0:	6031      	str	r1, [r6, #0]
 80096c2:	07d9      	lsls	r1, r3, #31
 80096c4:	bf44      	itt	mi
 80096c6:	f043 0320 	orrmi.w	r3, r3, #32
 80096ca:	6023      	strmi	r3, [r4, #0]
 80096cc:	b11d      	cbz	r5, 80096d6 <_printf_i+0x19e>
 80096ce:	2310      	movs	r3, #16
 80096d0:	e7ac      	b.n	800962c <_printf_i+0xf4>
 80096d2:	4827      	ldr	r0, [pc, #156]	@ (8009770 <_printf_i+0x238>)
 80096d4:	e7e9      	b.n	80096aa <_printf_i+0x172>
 80096d6:	6823      	ldr	r3, [r4, #0]
 80096d8:	f023 0320 	bic.w	r3, r3, #32
 80096dc:	6023      	str	r3, [r4, #0]
 80096de:	e7f6      	b.n	80096ce <_printf_i+0x196>
 80096e0:	4616      	mov	r6, r2
 80096e2:	e7bd      	b.n	8009660 <_printf_i+0x128>
 80096e4:	6833      	ldr	r3, [r6, #0]
 80096e6:	6825      	ldr	r5, [r4, #0]
 80096e8:	6961      	ldr	r1, [r4, #20]
 80096ea:	1d18      	adds	r0, r3, #4
 80096ec:	6030      	str	r0, [r6, #0]
 80096ee:	062e      	lsls	r6, r5, #24
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	d501      	bpl.n	80096f8 <_printf_i+0x1c0>
 80096f4:	6019      	str	r1, [r3, #0]
 80096f6:	e002      	b.n	80096fe <_printf_i+0x1c6>
 80096f8:	0668      	lsls	r0, r5, #25
 80096fa:	d5fb      	bpl.n	80096f4 <_printf_i+0x1bc>
 80096fc:	8019      	strh	r1, [r3, #0]
 80096fe:	2300      	movs	r3, #0
 8009700:	6123      	str	r3, [r4, #16]
 8009702:	4616      	mov	r6, r2
 8009704:	e7bc      	b.n	8009680 <_printf_i+0x148>
 8009706:	6833      	ldr	r3, [r6, #0]
 8009708:	1d1a      	adds	r2, r3, #4
 800970a:	6032      	str	r2, [r6, #0]
 800970c:	681e      	ldr	r6, [r3, #0]
 800970e:	6862      	ldr	r2, [r4, #4]
 8009710:	2100      	movs	r1, #0
 8009712:	4630      	mov	r0, r6
 8009714:	f7f6 fd6c 	bl	80001f0 <memchr>
 8009718:	b108      	cbz	r0, 800971e <_printf_i+0x1e6>
 800971a:	1b80      	subs	r0, r0, r6
 800971c:	6060      	str	r0, [r4, #4]
 800971e:	6863      	ldr	r3, [r4, #4]
 8009720:	6123      	str	r3, [r4, #16]
 8009722:	2300      	movs	r3, #0
 8009724:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009728:	e7aa      	b.n	8009680 <_printf_i+0x148>
 800972a:	6923      	ldr	r3, [r4, #16]
 800972c:	4632      	mov	r2, r6
 800972e:	4649      	mov	r1, r9
 8009730:	4640      	mov	r0, r8
 8009732:	47d0      	blx	sl
 8009734:	3001      	adds	r0, #1
 8009736:	d0ad      	beq.n	8009694 <_printf_i+0x15c>
 8009738:	6823      	ldr	r3, [r4, #0]
 800973a:	079b      	lsls	r3, r3, #30
 800973c:	d413      	bmi.n	8009766 <_printf_i+0x22e>
 800973e:	68e0      	ldr	r0, [r4, #12]
 8009740:	9b03      	ldr	r3, [sp, #12]
 8009742:	4298      	cmp	r0, r3
 8009744:	bfb8      	it	lt
 8009746:	4618      	movlt	r0, r3
 8009748:	e7a6      	b.n	8009698 <_printf_i+0x160>
 800974a:	2301      	movs	r3, #1
 800974c:	4632      	mov	r2, r6
 800974e:	4649      	mov	r1, r9
 8009750:	4640      	mov	r0, r8
 8009752:	47d0      	blx	sl
 8009754:	3001      	adds	r0, #1
 8009756:	d09d      	beq.n	8009694 <_printf_i+0x15c>
 8009758:	3501      	adds	r5, #1
 800975a:	68e3      	ldr	r3, [r4, #12]
 800975c:	9903      	ldr	r1, [sp, #12]
 800975e:	1a5b      	subs	r3, r3, r1
 8009760:	42ab      	cmp	r3, r5
 8009762:	dcf2      	bgt.n	800974a <_printf_i+0x212>
 8009764:	e7eb      	b.n	800973e <_printf_i+0x206>
 8009766:	2500      	movs	r5, #0
 8009768:	f104 0619 	add.w	r6, r4, #25
 800976c:	e7f5      	b.n	800975a <_printf_i+0x222>
 800976e:	bf00      	nop
 8009770:	08009e66 	.word	0x08009e66
 8009774:	08009e77 	.word	0x08009e77

08009778 <__sflush_r>:
 8009778:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800977c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009780:	0716      	lsls	r6, r2, #28
 8009782:	4605      	mov	r5, r0
 8009784:	460c      	mov	r4, r1
 8009786:	d454      	bmi.n	8009832 <__sflush_r+0xba>
 8009788:	684b      	ldr	r3, [r1, #4]
 800978a:	2b00      	cmp	r3, #0
 800978c:	dc02      	bgt.n	8009794 <__sflush_r+0x1c>
 800978e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009790:	2b00      	cmp	r3, #0
 8009792:	dd48      	ble.n	8009826 <__sflush_r+0xae>
 8009794:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009796:	2e00      	cmp	r6, #0
 8009798:	d045      	beq.n	8009826 <__sflush_r+0xae>
 800979a:	2300      	movs	r3, #0
 800979c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80097a0:	682f      	ldr	r7, [r5, #0]
 80097a2:	6a21      	ldr	r1, [r4, #32]
 80097a4:	602b      	str	r3, [r5, #0]
 80097a6:	d030      	beq.n	800980a <__sflush_r+0x92>
 80097a8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80097aa:	89a3      	ldrh	r3, [r4, #12]
 80097ac:	0759      	lsls	r1, r3, #29
 80097ae:	d505      	bpl.n	80097bc <__sflush_r+0x44>
 80097b0:	6863      	ldr	r3, [r4, #4]
 80097b2:	1ad2      	subs	r2, r2, r3
 80097b4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80097b6:	b10b      	cbz	r3, 80097bc <__sflush_r+0x44>
 80097b8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80097ba:	1ad2      	subs	r2, r2, r3
 80097bc:	2300      	movs	r3, #0
 80097be:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80097c0:	6a21      	ldr	r1, [r4, #32]
 80097c2:	4628      	mov	r0, r5
 80097c4:	47b0      	blx	r6
 80097c6:	1c43      	adds	r3, r0, #1
 80097c8:	89a3      	ldrh	r3, [r4, #12]
 80097ca:	d106      	bne.n	80097da <__sflush_r+0x62>
 80097cc:	6829      	ldr	r1, [r5, #0]
 80097ce:	291d      	cmp	r1, #29
 80097d0:	d82b      	bhi.n	800982a <__sflush_r+0xb2>
 80097d2:	4a2a      	ldr	r2, [pc, #168]	@ (800987c <__sflush_r+0x104>)
 80097d4:	410a      	asrs	r2, r1
 80097d6:	07d6      	lsls	r6, r2, #31
 80097d8:	d427      	bmi.n	800982a <__sflush_r+0xb2>
 80097da:	2200      	movs	r2, #0
 80097dc:	6062      	str	r2, [r4, #4]
 80097de:	04d9      	lsls	r1, r3, #19
 80097e0:	6922      	ldr	r2, [r4, #16]
 80097e2:	6022      	str	r2, [r4, #0]
 80097e4:	d504      	bpl.n	80097f0 <__sflush_r+0x78>
 80097e6:	1c42      	adds	r2, r0, #1
 80097e8:	d101      	bne.n	80097ee <__sflush_r+0x76>
 80097ea:	682b      	ldr	r3, [r5, #0]
 80097ec:	b903      	cbnz	r3, 80097f0 <__sflush_r+0x78>
 80097ee:	6560      	str	r0, [r4, #84]	@ 0x54
 80097f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80097f2:	602f      	str	r7, [r5, #0]
 80097f4:	b1b9      	cbz	r1, 8009826 <__sflush_r+0xae>
 80097f6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80097fa:	4299      	cmp	r1, r3
 80097fc:	d002      	beq.n	8009804 <__sflush_r+0x8c>
 80097fe:	4628      	mov	r0, r5
 8009800:	f7ff fa92 	bl	8008d28 <_free_r>
 8009804:	2300      	movs	r3, #0
 8009806:	6363      	str	r3, [r4, #52]	@ 0x34
 8009808:	e00d      	b.n	8009826 <__sflush_r+0xae>
 800980a:	2301      	movs	r3, #1
 800980c:	4628      	mov	r0, r5
 800980e:	47b0      	blx	r6
 8009810:	4602      	mov	r2, r0
 8009812:	1c50      	adds	r0, r2, #1
 8009814:	d1c9      	bne.n	80097aa <__sflush_r+0x32>
 8009816:	682b      	ldr	r3, [r5, #0]
 8009818:	2b00      	cmp	r3, #0
 800981a:	d0c6      	beq.n	80097aa <__sflush_r+0x32>
 800981c:	2b1d      	cmp	r3, #29
 800981e:	d001      	beq.n	8009824 <__sflush_r+0xac>
 8009820:	2b16      	cmp	r3, #22
 8009822:	d11e      	bne.n	8009862 <__sflush_r+0xea>
 8009824:	602f      	str	r7, [r5, #0]
 8009826:	2000      	movs	r0, #0
 8009828:	e022      	b.n	8009870 <__sflush_r+0xf8>
 800982a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800982e:	b21b      	sxth	r3, r3
 8009830:	e01b      	b.n	800986a <__sflush_r+0xf2>
 8009832:	690f      	ldr	r7, [r1, #16]
 8009834:	2f00      	cmp	r7, #0
 8009836:	d0f6      	beq.n	8009826 <__sflush_r+0xae>
 8009838:	0793      	lsls	r3, r2, #30
 800983a:	680e      	ldr	r6, [r1, #0]
 800983c:	bf08      	it	eq
 800983e:	694b      	ldreq	r3, [r1, #20]
 8009840:	600f      	str	r7, [r1, #0]
 8009842:	bf18      	it	ne
 8009844:	2300      	movne	r3, #0
 8009846:	eba6 0807 	sub.w	r8, r6, r7
 800984a:	608b      	str	r3, [r1, #8]
 800984c:	f1b8 0f00 	cmp.w	r8, #0
 8009850:	dde9      	ble.n	8009826 <__sflush_r+0xae>
 8009852:	6a21      	ldr	r1, [r4, #32]
 8009854:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009856:	4643      	mov	r3, r8
 8009858:	463a      	mov	r2, r7
 800985a:	4628      	mov	r0, r5
 800985c:	47b0      	blx	r6
 800985e:	2800      	cmp	r0, #0
 8009860:	dc08      	bgt.n	8009874 <__sflush_r+0xfc>
 8009862:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009866:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800986a:	81a3      	strh	r3, [r4, #12]
 800986c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009870:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009874:	4407      	add	r7, r0
 8009876:	eba8 0800 	sub.w	r8, r8, r0
 800987a:	e7e7      	b.n	800984c <__sflush_r+0xd4>
 800987c:	dfbffffe 	.word	0xdfbffffe

08009880 <_fflush_r>:
 8009880:	b538      	push	{r3, r4, r5, lr}
 8009882:	690b      	ldr	r3, [r1, #16]
 8009884:	4605      	mov	r5, r0
 8009886:	460c      	mov	r4, r1
 8009888:	b913      	cbnz	r3, 8009890 <_fflush_r+0x10>
 800988a:	2500      	movs	r5, #0
 800988c:	4628      	mov	r0, r5
 800988e:	bd38      	pop	{r3, r4, r5, pc}
 8009890:	b118      	cbz	r0, 800989a <_fflush_r+0x1a>
 8009892:	6a03      	ldr	r3, [r0, #32]
 8009894:	b90b      	cbnz	r3, 800989a <_fflush_r+0x1a>
 8009896:	f7fe ff91 	bl	80087bc <__sinit>
 800989a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d0f3      	beq.n	800988a <_fflush_r+0xa>
 80098a2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80098a4:	07d0      	lsls	r0, r2, #31
 80098a6:	d404      	bmi.n	80098b2 <_fflush_r+0x32>
 80098a8:	0599      	lsls	r1, r3, #22
 80098aa:	d402      	bmi.n	80098b2 <_fflush_r+0x32>
 80098ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80098ae:	f7ff fa0c 	bl	8008cca <__retarget_lock_acquire_recursive>
 80098b2:	4628      	mov	r0, r5
 80098b4:	4621      	mov	r1, r4
 80098b6:	f7ff ff5f 	bl	8009778 <__sflush_r>
 80098ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80098bc:	07da      	lsls	r2, r3, #31
 80098be:	4605      	mov	r5, r0
 80098c0:	d4e4      	bmi.n	800988c <_fflush_r+0xc>
 80098c2:	89a3      	ldrh	r3, [r4, #12]
 80098c4:	059b      	lsls	r3, r3, #22
 80098c6:	d4e1      	bmi.n	800988c <_fflush_r+0xc>
 80098c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80098ca:	f7ff f9ff 	bl	8008ccc <__retarget_lock_release_recursive>
 80098ce:	e7dd      	b.n	800988c <_fflush_r+0xc>

080098d0 <fiprintf>:
 80098d0:	b40e      	push	{r1, r2, r3}
 80098d2:	b503      	push	{r0, r1, lr}
 80098d4:	4601      	mov	r1, r0
 80098d6:	ab03      	add	r3, sp, #12
 80098d8:	4805      	ldr	r0, [pc, #20]	@ (80098f0 <fiprintf+0x20>)
 80098da:	f853 2b04 	ldr.w	r2, [r3], #4
 80098de:	6800      	ldr	r0, [r0, #0]
 80098e0:	9301      	str	r3, [sp, #4]
 80098e2:	f7ff fca3 	bl	800922c <_vfiprintf_r>
 80098e6:	b002      	add	sp, #8
 80098e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80098ec:	b003      	add	sp, #12
 80098ee:	4770      	bx	lr
 80098f0:	2000001c 	.word	0x2000001c

080098f4 <__swhatbuf_r>:
 80098f4:	b570      	push	{r4, r5, r6, lr}
 80098f6:	460c      	mov	r4, r1
 80098f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098fc:	2900      	cmp	r1, #0
 80098fe:	b096      	sub	sp, #88	@ 0x58
 8009900:	4615      	mov	r5, r2
 8009902:	461e      	mov	r6, r3
 8009904:	da0d      	bge.n	8009922 <__swhatbuf_r+0x2e>
 8009906:	89a3      	ldrh	r3, [r4, #12]
 8009908:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800990c:	f04f 0100 	mov.w	r1, #0
 8009910:	bf14      	ite	ne
 8009912:	2340      	movne	r3, #64	@ 0x40
 8009914:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009918:	2000      	movs	r0, #0
 800991a:	6031      	str	r1, [r6, #0]
 800991c:	602b      	str	r3, [r5, #0]
 800991e:	b016      	add	sp, #88	@ 0x58
 8009920:	bd70      	pop	{r4, r5, r6, pc}
 8009922:	466a      	mov	r2, sp
 8009924:	f000 f862 	bl	80099ec <_fstat_r>
 8009928:	2800      	cmp	r0, #0
 800992a:	dbec      	blt.n	8009906 <__swhatbuf_r+0x12>
 800992c:	9901      	ldr	r1, [sp, #4]
 800992e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009932:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009936:	4259      	negs	r1, r3
 8009938:	4159      	adcs	r1, r3
 800993a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800993e:	e7eb      	b.n	8009918 <__swhatbuf_r+0x24>

08009940 <__smakebuf_r>:
 8009940:	898b      	ldrh	r3, [r1, #12]
 8009942:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009944:	079d      	lsls	r5, r3, #30
 8009946:	4606      	mov	r6, r0
 8009948:	460c      	mov	r4, r1
 800994a:	d507      	bpl.n	800995c <__smakebuf_r+0x1c>
 800994c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009950:	6023      	str	r3, [r4, #0]
 8009952:	6123      	str	r3, [r4, #16]
 8009954:	2301      	movs	r3, #1
 8009956:	6163      	str	r3, [r4, #20]
 8009958:	b003      	add	sp, #12
 800995a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800995c:	ab01      	add	r3, sp, #4
 800995e:	466a      	mov	r2, sp
 8009960:	f7ff ffc8 	bl	80098f4 <__swhatbuf_r>
 8009964:	9f00      	ldr	r7, [sp, #0]
 8009966:	4605      	mov	r5, r0
 8009968:	4639      	mov	r1, r7
 800996a:	4630      	mov	r0, r6
 800996c:	f7ff fa50 	bl	8008e10 <_malloc_r>
 8009970:	b948      	cbnz	r0, 8009986 <__smakebuf_r+0x46>
 8009972:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009976:	059a      	lsls	r2, r3, #22
 8009978:	d4ee      	bmi.n	8009958 <__smakebuf_r+0x18>
 800997a:	f023 0303 	bic.w	r3, r3, #3
 800997e:	f043 0302 	orr.w	r3, r3, #2
 8009982:	81a3      	strh	r3, [r4, #12]
 8009984:	e7e2      	b.n	800994c <__smakebuf_r+0xc>
 8009986:	89a3      	ldrh	r3, [r4, #12]
 8009988:	6020      	str	r0, [r4, #0]
 800998a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800998e:	81a3      	strh	r3, [r4, #12]
 8009990:	9b01      	ldr	r3, [sp, #4]
 8009992:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009996:	b15b      	cbz	r3, 80099b0 <__smakebuf_r+0x70>
 8009998:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800999c:	4630      	mov	r0, r6
 800999e:	f000 f837 	bl	8009a10 <_isatty_r>
 80099a2:	b128      	cbz	r0, 80099b0 <__smakebuf_r+0x70>
 80099a4:	89a3      	ldrh	r3, [r4, #12]
 80099a6:	f023 0303 	bic.w	r3, r3, #3
 80099aa:	f043 0301 	orr.w	r3, r3, #1
 80099ae:	81a3      	strh	r3, [r4, #12]
 80099b0:	89a3      	ldrh	r3, [r4, #12]
 80099b2:	431d      	orrs	r5, r3
 80099b4:	81a5      	strh	r5, [r4, #12]
 80099b6:	e7cf      	b.n	8009958 <__smakebuf_r+0x18>

080099b8 <memmove>:
 80099b8:	4288      	cmp	r0, r1
 80099ba:	b510      	push	{r4, lr}
 80099bc:	eb01 0402 	add.w	r4, r1, r2
 80099c0:	d902      	bls.n	80099c8 <memmove+0x10>
 80099c2:	4284      	cmp	r4, r0
 80099c4:	4623      	mov	r3, r4
 80099c6:	d807      	bhi.n	80099d8 <memmove+0x20>
 80099c8:	1e43      	subs	r3, r0, #1
 80099ca:	42a1      	cmp	r1, r4
 80099cc:	d008      	beq.n	80099e0 <memmove+0x28>
 80099ce:	f811 2b01 	ldrb.w	r2, [r1], #1
 80099d2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80099d6:	e7f8      	b.n	80099ca <memmove+0x12>
 80099d8:	4402      	add	r2, r0
 80099da:	4601      	mov	r1, r0
 80099dc:	428a      	cmp	r2, r1
 80099de:	d100      	bne.n	80099e2 <memmove+0x2a>
 80099e0:	bd10      	pop	{r4, pc}
 80099e2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80099e6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80099ea:	e7f7      	b.n	80099dc <memmove+0x24>

080099ec <_fstat_r>:
 80099ec:	b538      	push	{r3, r4, r5, lr}
 80099ee:	4d07      	ldr	r5, [pc, #28]	@ (8009a0c <_fstat_r+0x20>)
 80099f0:	2300      	movs	r3, #0
 80099f2:	4604      	mov	r4, r0
 80099f4:	4608      	mov	r0, r1
 80099f6:	4611      	mov	r1, r2
 80099f8:	602b      	str	r3, [r5, #0]
 80099fa:	f7f7 fe6d 	bl	80016d8 <_fstat>
 80099fe:	1c43      	adds	r3, r0, #1
 8009a00:	d102      	bne.n	8009a08 <_fstat_r+0x1c>
 8009a02:	682b      	ldr	r3, [r5, #0]
 8009a04:	b103      	cbz	r3, 8009a08 <_fstat_r+0x1c>
 8009a06:	6023      	str	r3, [r4, #0]
 8009a08:	bd38      	pop	{r3, r4, r5, pc}
 8009a0a:	bf00      	nop
 8009a0c:	20001480 	.word	0x20001480

08009a10 <_isatty_r>:
 8009a10:	b538      	push	{r3, r4, r5, lr}
 8009a12:	4d06      	ldr	r5, [pc, #24]	@ (8009a2c <_isatty_r+0x1c>)
 8009a14:	2300      	movs	r3, #0
 8009a16:	4604      	mov	r4, r0
 8009a18:	4608      	mov	r0, r1
 8009a1a:	602b      	str	r3, [r5, #0]
 8009a1c:	f7f7 fe6c 	bl	80016f8 <_isatty>
 8009a20:	1c43      	adds	r3, r0, #1
 8009a22:	d102      	bne.n	8009a2a <_isatty_r+0x1a>
 8009a24:	682b      	ldr	r3, [r5, #0]
 8009a26:	b103      	cbz	r3, 8009a2a <_isatty_r+0x1a>
 8009a28:	6023      	str	r3, [r4, #0]
 8009a2a:	bd38      	pop	{r3, r4, r5, pc}
 8009a2c:	20001480 	.word	0x20001480

08009a30 <_sbrk_r>:
 8009a30:	b538      	push	{r3, r4, r5, lr}
 8009a32:	4d06      	ldr	r5, [pc, #24]	@ (8009a4c <_sbrk_r+0x1c>)
 8009a34:	2300      	movs	r3, #0
 8009a36:	4604      	mov	r4, r0
 8009a38:	4608      	mov	r0, r1
 8009a3a:	602b      	str	r3, [r5, #0]
 8009a3c:	f7f7 fe74 	bl	8001728 <_sbrk>
 8009a40:	1c43      	adds	r3, r0, #1
 8009a42:	d102      	bne.n	8009a4a <_sbrk_r+0x1a>
 8009a44:	682b      	ldr	r3, [r5, #0]
 8009a46:	b103      	cbz	r3, 8009a4a <_sbrk_r+0x1a>
 8009a48:	6023      	str	r3, [r4, #0]
 8009a4a:	bd38      	pop	{r3, r4, r5, pc}
 8009a4c:	20001480 	.word	0x20001480

08009a50 <abort>:
 8009a50:	b508      	push	{r3, lr}
 8009a52:	2006      	movs	r0, #6
 8009a54:	f000 f85a 	bl	8009b0c <raise>
 8009a58:	2001      	movs	r0, #1
 8009a5a:	f7f7 fded 	bl	8001638 <_exit>

08009a5e <_realloc_r>:
 8009a5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a62:	4680      	mov	r8, r0
 8009a64:	4615      	mov	r5, r2
 8009a66:	460c      	mov	r4, r1
 8009a68:	b921      	cbnz	r1, 8009a74 <_realloc_r+0x16>
 8009a6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009a6e:	4611      	mov	r1, r2
 8009a70:	f7ff b9ce 	b.w	8008e10 <_malloc_r>
 8009a74:	b92a      	cbnz	r2, 8009a82 <_realloc_r+0x24>
 8009a76:	f7ff f957 	bl	8008d28 <_free_r>
 8009a7a:	2400      	movs	r4, #0
 8009a7c:	4620      	mov	r0, r4
 8009a7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a82:	f000 f85f 	bl	8009b44 <_malloc_usable_size_r>
 8009a86:	4285      	cmp	r5, r0
 8009a88:	4606      	mov	r6, r0
 8009a8a:	d802      	bhi.n	8009a92 <_realloc_r+0x34>
 8009a8c:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009a90:	d8f4      	bhi.n	8009a7c <_realloc_r+0x1e>
 8009a92:	4629      	mov	r1, r5
 8009a94:	4640      	mov	r0, r8
 8009a96:	f7ff f9bb 	bl	8008e10 <_malloc_r>
 8009a9a:	4607      	mov	r7, r0
 8009a9c:	2800      	cmp	r0, #0
 8009a9e:	d0ec      	beq.n	8009a7a <_realloc_r+0x1c>
 8009aa0:	42b5      	cmp	r5, r6
 8009aa2:	462a      	mov	r2, r5
 8009aa4:	4621      	mov	r1, r4
 8009aa6:	bf28      	it	cs
 8009aa8:	4632      	movcs	r2, r6
 8009aaa:	f7ff f910 	bl	8008cce <memcpy>
 8009aae:	4621      	mov	r1, r4
 8009ab0:	4640      	mov	r0, r8
 8009ab2:	f7ff f939 	bl	8008d28 <_free_r>
 8009ab6:	463c      	mov	r4, r7
 8009ab8:	e7e0      	b.n	8009a7c <_realloc_r+0x1e>

08009aba <_raise_r>:
 8009aba:	291f      	cmp	r1, #31
 8009abc:	b538      	push	{r3, r4, r5, lr}
 8009abe:	4605      	mov	r5, r0
 8009ac0:	460c      	mov	r4, r1
 8009ac2:	d904      	bls.n	8009ace <_raise_r+0x14>
 8009ac4:	2316      	movs	r3, #22
 8009ac6:	6003      	str	r3, [r0, #0]
 8009ac8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009acc:	bd38      	pop	{r3, r4, r5, pc}
 8009ace:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009ad0:	b112      	cbz	r2, 8009ad8 <_raise_r+0x1e>
 8009ad2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009ad6:	b94b      	cbnz	r3, 8009aec <_raise_r+0x32>
 8009ad8:	4628      	mov	r0, r5
 8009ada:	f000 f831 	bl	8009b40 <_getpid_r>
 8009ade:	4622      	mov	r2, r4
 8009ae0:	4601      	mov	r1, r0
 8009ae2:	4628      	mov	r0, r5
 8009ae4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009ae8:	f000 b818 	b.w	8009b1c <_kill_r>
 8009aec:	2b01      	cmp	r3, #1
 8009aee:	d00a      	beq.n	8009b06 <_raise_r+0x4c>
 8009af0:	1c59      	adds	r1, r3, #1
 8009af2:	d103      	bne.n	8009afc <_raise_r+0x42>
 8009af4:	2316      	movs	r3, #22
 8009af6:	6003      	str	r3, [r0, #0]
 8009af8:	2001      	movs	r0, #1
 8009afa:	e7e7      	b.n	8009acc <_raise_r+0x12>
 8009afc:	2100      	movs	r1, #0
 8009afe:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009b02:	4620      	mov	r0, r4
 8009b04:	4798      	blx	r3
 8009b06:	2000      	movs	r0, #0
 8009b08:	e7e0      	b.n	8009acc <_raise_r+0x12>
	...

08009b0c <raise>:
 8009b0c:	4b02      	ldr	r3, [pc, #8]	@ (8009b18 <raise+0xc>)
 8009b0e:	4601      	mov	r1, r0
 8009b10:	6818      	ldr	r0, [r3, #0]
 8009b12:	f7ff bfd2 	b.w	8009aba <_raise_r>
 8009b16:	bf00      	nop
 8009b18:	2000001c 	.word	0x2000001c

08009b1c <_kill_r>:
 8009b1c:	b538      	push	{r3, r4, r5, lr}
 8009b1e:	4d07      	ldr	r5, [pc, #28]	@ (8009b3c <_kill_r+0x20>)
 8009b20:	2300      	movs	r3, #0
 8009b22:	4604      	mov	r4, r0
 8009b24:	4608      	mov	r0, r1
 8009b26:	4611      	mov	r1, r2
 8009b28:	602b      	str	r3, [r5, #0]
 8009b2a:	f7f7 fd75 	bl	8001618 <_kill>
 8009b2e:	1c43      	adds	r3, r0, #1
 8009b30:	d102      	bne.n	8009b38 <_kill_r+0x1c>
 8009b32:	682b      	ldr	r3, [r5, #0]
 8009b34:	b103      	cbz	r3, 8009b38 <_kill_r+0x1c>
 8009b36:	6023      	str	r3, [r4, #0]
 8009b38:	bd38      	pop	{r3, r4, r5, pc}
 8009b3a:	bf00      	nop
 8009b3c:	20001480 	.word	0x20001480

08009b40 <_getpid_r>:
 8009b40:	f7f7 bd62 	b.w	8001608 <_getpid>

08009b44 <_malloc_usable_size_r>:
 8009b44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b48:	1f18      	subs	r0, r3, #4
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	bfbc      	itt	lt
 8009b4e:	580b      	ldrlt	r3, [r1, r0]
 8009b50:	18c0      	addlt	r0, r0, r3
 8009b52:	4770      	bx	lr

08009b54 <_init>:
 8009b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b56:	bf00      	nop
 8009b58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b5a:	bc08      	pop	{r3}
 8009b5c:	469e      	mov	lr, r3
 8009b5e:	4770      	bx	lr

08009b60 <_fini>:
 8009b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b62:	bf00      	nop
 8009b64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b66:	bc08      	pop	{r3}
 8009b68:	469e      	mov	lr, r3
 8009b6a:	4770      	bx	lr
