$comment
	File created using the following command:
		vcd file FourWayEightBitMultiplexer.msim.vcd -direction
$end
$date
	Fri Oct 07 21:42:56 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module FourWayEightBitMultiplexer_vlg_vec_tst $end
$var reg 8 ! A [0:7] $end
$var reg 8 " B [0:7] $end
$var reg 8 # C [0:7] $end
$var reg 8 $ D [0:7] $end
$var reg 2 % S [0:1] $end
$var wire 1 & F [0] $end
$var wire 1 ' F [1] $end
$var wire 1 ( F [2] $end
$var wire 1 ) F [3] $end
$var wire 1 * F [4] $end
$var wire 1 + F [5] $end
$var wire 1 , F [6] $end
$var wire 1 - F [7] $end

$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 F[0]~output_o $end
$var wire 1 5 F[1]~output_o $end
$var wire 1 6 F[2]~output_o $end
$var wire 1 7 F[3]~output_o $end
$var wire 1 8 F[4]~output_o $end
$var wire 1 9 F[5]~output_o $end
$var wire 1 : F[6]~output_o $end
$var wire 1 ; F[7]~output_o $end
$var wire 1 < A[0]~input_o $end
$var wire 1 = B[0]~input_o $end
$var wire 1 > C[0]~input_o $end
$var wire 1 ? D[0]~input_o $end
$var wire 1 @ S[1]~input_o $end
$var wire 1 A S[0]~input_o $end
$var wire 1 B inst2|inst3|inst4~0_combout $end
$var wire 1 C A[1]~input_o $end
$var wire 1 D B[1]~input_o $end
$var wire 1 E C[1]~input_o $end
$var wire 1 F D[1]~input_o $end
$var wire 1 G inst2|inst2|inst4~0_combout $end
$var wire 1 H A[2]~input_o $end
$var wire 1 I B[2]~input_o $end
$var wire 1 J C[2]~input_o $end
$var wire 1 K D[2]~input_o $end
$var wire 1 L inst2|inst|inst4~0_combout $end
$var wire 1 M A[3]~input_o $end
$var wire 1 N B[3]~input_o $end
$var wire 1 O C[3]~input_o $end
$var wire 1 P D[3]~input_o $end
$var wire 1 Q inst2|inst1|inst4~0_combout $end
$var wire 1 R A[4]~input_o $end
$var wire 1 S B[4]~input_o $end
$var wire 1 T C[4]~input_o $end
$var wire 1 U D[4]~input_o $end
$var wire 1 V inst|inst3|inst4~0_combout $end
$var wire 1 W A[5]~input_o $end
$var wire 1 X B[5]~input_o $end
$var wire 1 Y C[5]~input_o $end
$var wire 1 Z D[5]~input_o $end
$var wire 1 [ inst|inst2|inst4~0_combout $end
$var wire 1 \ A[6]~input_o $end
$var wire 1 ] B[6]~input_o $end
$var wire 1 ^ C[6]~input_o $end
$var wire 1 _ D[6]~input_o $end
$var wire 1 ` inst|inst|inst4~0_combout $end
$var wire 1 a A[7]~input_o $end
$var wire 1 b B[7]~input_o $end
$var wire 1 c C[7]~input_o $end
$var wire 1 d D[7]~input_o $end
$var wire 1 e inst|inst1|inst4~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000000 !
b1000000 "
b100000 #
b10000 $
b0 %
0-
0,
0+
0*
0)
0(
0'
1&
0.
1/
x0
11
12
13
14
05
06
07
08
09
0:
0;
1<
0=
0>
0?
0@
0A
1B
0C
1D
0E
0F
0G
0H
0I
1J
0K
0L
0M
0N
0O
1P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
$end
#250000
b1 %
1@
1G
0B
04
15
1'
0&
#500000
b11 %
b10 %
0@
1A
1L
0G
05
16
1(
0'
#750000
b11 %
1@
1Q
0L
06
17
1)
0(
#1000000
