{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1482987292967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1482987292968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 29 12:54:52 2016 " "Processing started: Thu Dec 29 12:54:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1482987292968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1482987292968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1482987292969 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Quartus II" 0 -1 1482987293810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482987294025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482987294025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc.v 1 1 " "Found 1 design units, including 1 entities, in source file enc.v" { { "Info" "ISGN_ENTITY_NAME" "1 enc " "Found entity 1: enc" {  } { { "enc.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/enc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482987294034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482987294034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/speed_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482987294045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482987294045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx " "Found entity 1: my_uart_rx" {  } { { "uart_rx.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482987294054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482987294054 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_tx.v(85) " "Verilog HDL warning at uart_tx.v(85): extended using \"x\" or \"z\"" {  } { { "uart_tx.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/uart_tx.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1482987294061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "uart_tx.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482987294062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482987294062 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "capture_rst top.v(176) " "Verilog HDL Implicit Net warning at top.v(176): created implicit net for \"capture_rst\"" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 176 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482987294062 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_start top.v(178) " "Verilog HDL Implicit Net warning at top.v(178): created implicit net for \"tx_start\"" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 178 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482987294062 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_data top.v(179) " "Verilog HDL Implicit Net warning at top.v(179): created implicit net for \"tx_data\"" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 179 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482987294062 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rs232_tx top.v(182) " "Verilog HDL Implicit Net warning at top.v(182): created implicit net for \"rs232_tx\"" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482987294062 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1482987294179 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "linkBIM top.v(102) " "Verilog HDL or VHDL warning at top.v(102): object \"linkBIM\" assigned a value but never read" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1482987294183 "|top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top.v(211) " "Verilog HDL Case Statement information at top.v(211): all case item expressions in this case statement are onehot" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 211 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1482987294183 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 top.v(258) " "Verilog HDL assignment warning at top.v(258): truncated value with size 32 to match size of target (24)" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482987294183 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enc enc:enc " "Elaborating entity \"enc\" for hierarchy \"enc:enc\"" {  } { { "top.v" "enc" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482987294185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select speed_select:speed_select " "Elaborating entity \"speed_select\" for hierarchy \"speed_select:speed_select\"" {  } { { "top.v" "speed_select" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482987294189 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(40) " "Verilog HDL assignment warning at speed_select.v(40): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/speed_select.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482987294191 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(41) " "Verilog HDL assignment warning at speed_select.v(41): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/speed_select.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482987294191 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(44) " "Verilog HDL assignment warning at speed_select.v(44): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/speed_select.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482987294191 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(45) " "Verilog HDL assignment warning at speed_select.v(45): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/speed_select.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482987294191 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(48) " "Verilog HDL assignment warning at speed_select.v(48): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/speed_select.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482987294191 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(49) " "Verilog HDL assignment warning at speed_select.v(49): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/speed_select.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482987294191 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(52) " "Verilog HDL assignment warning at speed_select.v(52): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/speed_select.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482987294191 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(53) " "Verilog HDL assignment warning at speed_select.v(53): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/speed_select.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482987294191 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(56) " "Verilog HDL assignment warning at speed_select.v(56): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/speed_select.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482987294192 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(57) " "Verilog HDL assignment warning at speed_select.v(57): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/speed_select.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482987294192 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(60) " "Verilog HDL assignment warning at speed_select.v(60): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/speed_select.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482987294192 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(61) " "Verilog HDL assignment warning at speed_select.v(61): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/speed_select.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482987294192 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "uart_ctrl speed_select.v(31) " "Verilog HDL Always Construct warning at speed_select.v(31): inferring latch(es) for variable \"uart_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/speed_select.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1482987294192 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.101 speed_select.v(31) " "Inferred latch for \"uart_ctrl.101\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482987294192 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.100 speed_select.v(31) " "Inferred latch for \"uart_ctrl.100\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482987294192 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.011 speed_select.v(31) " "Inferred latch for \"uart_ctrl.011\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482987294192 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.010 speed_select.v(31) " "Inferred latch for \"uart_ctrl.010\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482987294192 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.001 speed_select.v(31) " "Inferred latch for \"uart_ctrl.001\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482987294192 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.000 speed_select.v(31) " "Inferred latch for \"uart_ctrl.000\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482987294192 "|top|speed_select:speed_select"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx my_uart_rx:my_uart_rx " "Elaborating entity \"my_uart_rx\" for hierarchy \"my_uart_rx:my_uart_rx\"" {  } { { "top.v" "my_uart_rx" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482987294194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx my_uart_tx:my_uart_tx " "Elaborating entity \"my_uart_tx\" for hierarchy \"my_uart_tx:my_uart_tx\"" {  } { { "top.v" "my_uart_tx" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482987294197 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "error uart_tx.v(10) " "Output port \"error\" at uart_tx.v(10) has no driver" {  } { { "uart_tx.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/uart_tx.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482987294200 "|top|my_uart_tx:my_uart_tx"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1482987294821 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[2\] " "Bidir \"BusA\[2\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482987294843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[6\] " "Bidir \"BusA\[6\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482987294843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[14\] " "Bidir \"BusA\[14\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482987294843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[16\] " "Bidir \"BusA\[16\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482987294843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[29\] " "Bidir \"BusB\[29\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482987294843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[71\] " "Bidir \"BusC\[71\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482987294843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[5\] " "Bidir \"BusA\[5\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482987294843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[9\] " "Bidir \"BusA\[9\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482987294843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[10\] " "Bidir \"BusA\[10\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482987294843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[11\] " "Bidir \"BusA\[11\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482987294843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[12\] " "Bidir \"BusA\[12\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482987294843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[13\] " "Bidir \"BusA\[13\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482987294843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[63\] " "Bidir \"BusC\[63\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482987294843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[64\] " "Bidir \"BusC\[64\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482987294843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[65\] " "Bidir \"BusC\[65\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482987294843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[66\] " "Bidir \"BusC\[66\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482987294843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[67\] " "Bidir \"BusC\[67\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482987294843 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[69\] " "Bidir \"BusC\[69\]\" has no driver" {  } { { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1482987294843 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1482987294843 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_rx.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/uart_rx.v" 42 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1482987295127 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "294 " "Implemented 294 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1482987295419 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1482987295419 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "28 " "Implemented 28 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1482987295419 ""} { "Info" "ICUT_CUT_TM_LCELLS" "262 " "Implemented 262 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1482987295419 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1482987295419 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.map.smsg " "Generated suppressed messages file C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1482987295515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "500 " "Peak virtual memory: 500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1482987295609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 29 12:54:55 2016 " "Processing ended: Thu Dec 29 12:54:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1482987295609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1482987295609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1482987295609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1482987295609 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1482987300151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1482987300155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 29 12:54:58 2016 " "Processing started: Thu Dec 29 12:54:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1482987300155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1482987300155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1482987300156 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1482987300633 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1482987300635 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1482987300635 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Fitter" 0 -1 1482987301026 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EPM570T100C5 " "Selected device EPM570T100C5 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1482987301034 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1482987301197 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1482987301197 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1482987301349 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1482987301366 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Device EPM240T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1482987301547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1482987301547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1482987301547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1482987301547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1482987301547 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1482987301547 ""}
{ "Error" "EFIOMGR_ATOM_DESTINATION_ALREADY_USED" "BusA\[7\] 7 led " "Cannot place node BusA\[7\] in location 7 because location already occupied by node led" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { led } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led" } } } } { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 19 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/" { { 0 { 0 ""} 0 431 9684 10422 0}  }  } }  } 0 169014 "Cannot place node %1!s! in location %2!s! because location already occupied by node %3!s!" 0 0 "Fitter" 0 -1 1482987301575 ""}
{ "Error" "EFIOMGR_ATOM_DESTINATION_ALREADY_USED" "rs232_rx 6 BusA\[6\] " "Cannot place node rs232_rx in location 6 because location already occupied by node BusA\[6\]" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusA[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BusA\[6\]" } } } } { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/" { { 0 { 0 ""} 0 357 9684 10422 0}  }  } }  } 0 169014 "Cannot place node %1!s! in location %2!s! because location already occupied by node %3!s!" 0 0 "Fitter" 0 -1 1482987301576 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 32 " "No exact pin location assignment(s) for 12 pins of 32 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1482987301577 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1482987301583 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1482987301740 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "18 " "Following 18 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[5\] a permanently disabled " "Pin BusA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusA[5] } } } { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/" { { 0 { 0 ""} 0 356 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1482987301747 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[9\] a permanently disabled " "Pin BusA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusA[9] } } } { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/" { { 0 { 0 ""} 0 358 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1482987301747 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[10\] a permanently disabled " "Pin BusA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusA[10] } } } { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/" { { 0 { 0 ""} 0 359 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1482987301747 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[11\] a permanently disabled " "Pin BusA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusA[11] } } } { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/" { { 0 { 0 ""} 0 360 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1482987301747 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[12\] a permanently disabled " "Pin BusA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusA[12] } } } { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/" { { 0 { 0 ""} 0 361 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1482987301747 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[13\] a permanently disabled " "Pin BusA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusA[13] } } } { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/" { { 0 { 0 ""} 0 362 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1482987301747 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[63\] a permanently disabled " "Pin BusC\[63\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[63] } } } { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 15 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[63] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/" { { 0 { 0 ""} 0 366 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1482987301747 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[64\] a permanently disabled " "Pin BusC\[64\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[64] } } } { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 15 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[64] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/" { { 0 { 0 ""} 0 367 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1482987301747 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[65\] a permanently disabled " "Pin BusC\[65\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[65] } } } { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 15 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[65] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/" { { 0 { 0 ""} 0 368 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1482987301747 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[66\] a permanently disabled " "Pin BusC\[66\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[66] } } } { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 15 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[66] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/" { { 0 { 0 ""} 0 369 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1482987301747 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[67\] a permanently disabled " "Pin BusC\[67\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[67] } } } { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 15 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[67] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/" { { 0 { 0 ""} 0 370 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1482987301747 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[69\] a permanently disabled " "Pin BusC\[69\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[69] } } } { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 15 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[69] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/" { { 0 { 0 ""} 0 371 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1482987301747 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[2\] a permanently disabled " "Pin BusA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusA[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BusA\[2\]" } } } } { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/" { { 0 { 0 ""} 0 355 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1482987301747 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[6\] a permanently disabled " "Pin BusA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusA[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BusA\[6\]" } } } } { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/" { { 0 { 0 ""} 0 357 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1482987301747 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[14\] a permanently disabled " "Pin BusA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusA[14] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BusA\[14\]" } } } } { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/" { { 0 { 0 ""} 0 363 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1482987301747 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[16\] a permanently disabled " "Pin BusA\[16\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusA[16] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BusA\[16\]" } } } } { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusA[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/" { { 0 { 0 ""} 0 364 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1482987301747 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusB\[29\] a permanently disabled " "Pin BusB\[29\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusB[29] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BusB\[29\]" } } } } { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 14 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusB[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/" { { 0 { 0 ""} 0 365 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1482987301747 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[71\] a permanently disabled " "Pin BusC\[71\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[71] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BusC\[71\]" } } } } { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 15 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[71] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/" { { 0 { 0 ""} 0 372 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1482987301747 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1482987301747 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "12 " "Following 12 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BusA\[5\] VCC " "Pin BusA\[5\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusA[5] } } } { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/" { { 0 { 0 ""} 0 356 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1482987301752 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BusA\[9\] VCC " "Pin BusA\[9\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusA[9] } } } { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/" { { 0 { 0 ""} 0 358 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1482987301752 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BusA\[10\] VCC " "Pin BusA\[10\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusA[10] } } } { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/" { { 0 { 0 ""} 0 359 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1482987301752 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BusA\[11\] VCC " "Pin BusA\[11\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusA[11] } } } { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/" { { 0 { 0 ""} 0 360 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1482987301752 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BusA\[12\] VCC " "Pin BusA\[12\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusA[12] } } } { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/" { { 0 { 0 ""} 0 361 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1482987301752 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BusA\[13\] VCC " "Pin BusA\[13\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusA[13] } } } { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/" { { 0 { 0 ""} 0 362 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1482987301752 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BusC\[63\] VCC " "Pin BusC\[63\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[63] } } } { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 15 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[63] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/" { { 0 { 0 ""} 0 366 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1482987301752 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BusC\[64\] VCC " "Pin BusC\[64\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[64] } } } { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 15 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[64] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/" { { 0 { 0 ""} 0 367 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1482987301752 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BusC\[65\] VCC " "Pin BusC\[65\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[65] } } } { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 15 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[65] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/" { { 0 { 0 ""} 0 368 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1482987301752 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BusC\[66\] VCC " "Pin BusC\[66\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[66] } } } { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 15 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[66] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/" { { 0 { 0 ""} 0 369 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1482987301752 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BusC\[67\] VCC " "Pin BusC\[67\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[67] } } } { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 15 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[67] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/" { { 0 { 0 ""} 0 370 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1482987301752 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BusC\[69\] VCC " "Pin BusC\[69\] has VCC driving its datain port" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { BusC[69] } } } { "top.v" "" { Text "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/top.v" 15 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusC[69] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/mcu_cpld_prd/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_twrkv31f/" { { 0 { 0 ""} 0 371 9684 10422 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1482987301752 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1482987301752 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "602 " "Peak virtual memory: 602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1482987302014 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 29 12:55:02 2016 " "Processing ended: Thu Dec 29 12:55:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1482987302014 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1482987302014 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1482987302014 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1482987302014 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 44 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 44 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1482987302839 ""}
