
---------- Begin Simulation Statistics ----------
final_tick                               1138855780089                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 118795                       # Simulator instruction rate (inst/s)
host_mem_usage                              134382472                       # Number of bytes of host memory used
host_op_rate                                   139394                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20162.02                       # Real time elapsed on the host
host_tick_rate                                7974495                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2395143598                       # Number of instructions simulated
sim_ops                                    2810454843                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.160782                       # Number of seconds simulated
sim_ticks                                160781921886                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       857074                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1714148                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     46.263153                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits        32174278                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     69546229                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        85114                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     62109484                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1829015                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1935415                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       106400                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        79882458                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         6758571                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           44                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         135665343                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        127756701                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        84987                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           78818520                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      28799133                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls      4018794                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      2153124                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    395143597                       # Number of instructions committed
system.switch_cpus.commit.committedOps      467054455                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    385254541                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.212327                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.376605                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    266813576     69.26%     69.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     30602291      7.94%     77.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     24241251      6.29%     83.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      7050147      1.83%     85.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     15444548      4.01%     89.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      3644046      0.95%     90.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      4189108      1.09%     91.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      4470441      1.16%     92.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     28799133      7.48%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    385254541                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      6712178                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         421392766                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              93791948                       # Number of loads committed
system.switch_cpus.commit.membars             4465310                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    280671871     60.09%     60.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     16523626      3.54%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        27908      0.01%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     93791948     20.08%     83.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     76039102     16.28%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    467054455                       # Class of committed instruction
system.switch_cpus.commit.refs              169831050                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts          15001075                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           395143597                       # Number of Instructions Simulated
system.switch_cpus.committedOps             467054455                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.975767                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.975767                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     285160775                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           144                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved     32088312                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      470414700                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         27164382                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          59192098                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          91216                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           489                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      13959243                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches            79882458                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          53044444                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             332370905                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         15747                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              399651867                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          182686                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.207181                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     53105460                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     40761864                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.036527                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    385567720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.224707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.512506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        292100562     75.76%     75.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         12518706      3.25%     79.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          6300225      1.63%     80.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         13760820      3.57%     84.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          9260763      2.40%     86.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          7276998      1.89%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          9266309      2.40%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          3886756      1.01%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         31196581      8.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    385567720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     438                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       113546                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         78945191                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.236854                       # Inst execution rate
system.switch_cpus.iew.exec_refs            178938545                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           76194332                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          222236                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      94214546                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts      4032776                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         4496                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     76391760                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    469206389                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     102744213                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       105899                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     476891347                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          73497                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      48410762                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          91216                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      48484051                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     15987062                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          232                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         8083                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      8748668                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       422571                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       352647                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         8083                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        30160                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        83386                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         443935652                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             468038091                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.587821                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         260954510                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.213892                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              468069720                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        583659667                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       332678515                       # number of integer regfile writes
system.switch_cpus.ipc                       1.024835                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.024835                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     281438668     59.00%     59.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     16532229      3.47%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            4      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        27910      0.01%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    102777508     21.55%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     76220928     15.98%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      476997247                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            12486812                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.026178                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1460183     11.69%     11.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         894796      7.17%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     18.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        5268149     42.19%     61.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       4863684     38.95%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      465104729                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1305542578                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    453024959                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    456290222                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          465173612                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         476997247                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded      4032777                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2151801                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         2483                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        13983                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1828373                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    385567720                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.237130                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.004219                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    235605303     61.11%     61.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     42429142     11.00%     72.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     28413544      7.37%     79.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     19903024      5.16%     84.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     17842978      4.63%     89.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     18962052      4.92%     94.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     10724871      2.78%     96.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      5993901      1.55%     98.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      5692905      1.48%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    385567720                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.237128                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       24379330                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     46508930                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses     15013132                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes     15075745                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads      7628171                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      4576198                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     94214546                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     76391760                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       572995007                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       16075152                       # number of misc regfile writes
system.switch_cpus.numCycles                385568158                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        52923973                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     472389672                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        9192433                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         33240692                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       18913606                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         81078                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     756232441                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      469913049                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    475434890                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          66283567                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       82188761                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          91216                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     118253592                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3045049                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    577025499                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    114774674                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts      4939835                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          83313484                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts      4032780                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups     10030772                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads            825662909                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           938728593                       # The number of ROB writes
system.switch_cpus.timesIdled                       6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         10013274                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes         5013939                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       882791                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       882789                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1765582                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         882790                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1138855780089                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             857068                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       677246                       # Transaction distribution
system.membus.trans_dist::CleanEvict           179828                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        857068                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1291555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1279667                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2571222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2571222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     98312192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     98080768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    196392960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               196392960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            857074                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  857074    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              857074                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3943485170                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3948595916                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8009463641                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 1138855780089                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1138855780089                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1138855780089                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1138855780089                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1138855780089                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1138855780089                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            882785                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1380208                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           29                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1062619                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               6                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            29                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       882756                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           87                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2648286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2648373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         7424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    202972672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              202980096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1560065                       # Total snoops (count)
system.tol2bus.snoopTraffic                  86687488                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2442856                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.361377                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.480400                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1560065     63.86%     63.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 882790     36.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2442856                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1908836682                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1840558770                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             60465                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1138855780089                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     55104512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          55106176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     43206016                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       43206016                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       430504                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             430517                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       337547                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            337547                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst        10349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    342728283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            342738632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst        10349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           10349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     268724341                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           268724341                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     268724341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst        10349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    342728283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           611462973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    675094.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        26.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    852391.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000160583338                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        38080                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        38080                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1643889                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            637581                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     430517                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    337547                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   861034                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  675094                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  8617                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            98658                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            47138                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            94855                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           159894                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           165996                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           121852                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               10                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            1744                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            8744                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           55848                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           97668                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            56682                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            47136                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            73252                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           131692                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           142150                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           102058                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1744                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            8744                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           55808                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           55799                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.76                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 12764579706                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                4262085000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            28747398456                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    14974.57                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               33724.57                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  700358                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 624843                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                82.16                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               92.56                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               861034                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              675094                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 425893                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 425842                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    340                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    341                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 30708                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 31144                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 37759                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 37763                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 38149                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 38123                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 38448                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 38913                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 38573                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 38162                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 39078                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 39148                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 38209                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 38118                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 38118                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 38081                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 38080                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 38080                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   418                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       202275                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   483.281552                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   378.112512                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   311.617711                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         1590      0.79%      0.79% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        45166     22.33%     23.12% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        32365     16.00%     39.12% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        32076     15.86%     54.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        23534     11.63%     66.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        16143      7.98%     74.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        12017      5.94%     80.53% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        10160      5.02%     85.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        29224     14.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       202275                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        38080                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     22.384270                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    21.674524                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     5.512749                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-9            400      1.05%      1.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10-11           30      0.08%      1.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-13          726      1.91%      3.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14-15         1697      4.46%      7.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17         2970      7.80%     15.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19         4413     11.59%     26.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21         6422     16.86%     43.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23         6198     16.28%     60.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25         3734      9.81%     69.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27         3196      8.39%     78.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29         2966      7.79%     86.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31         2481      6.52%     92.52% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33         1821      4.78%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35          527      1.38%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-37          391      1.03%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::38-39           79      0.21%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-41           27      0.07%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::42-43            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        38080                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        38080                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.727547                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.702204                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.939073                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            7050     18.51%     18.51% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             309      0.81%     19.33% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           28583     75.06%     94.39% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             278      0.73%     95.12% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1824      4.79%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              36      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        38080                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              54554688                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 551488                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               43204160                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               55106176                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            43206016                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      339.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      268.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   342.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   268.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.75                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.65                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   2.10                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 160781816802                       # Total gap between requests
system.mem_ctrls0.avgGap                    209333.88                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         1664                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     54553024                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     43204160                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 10349.422251463286                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 339298245.474886178970                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 268712797.391694724560                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           26                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       861008                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       675094                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst       942488                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  28746455968                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 3727308066944                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     36249.54                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     33386.98                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   5521169.00                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   86.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy           237733440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           126358320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         1171031400                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         637335900                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    12691701360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     32853632070                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     34074020640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy       81791813130                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       508.712747                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  88201833634                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   5368740000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  67211348252                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          1206552900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           641275305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         4915225980                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2886503400                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    12691701360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     66144886200                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy      6039165600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy       94525310745                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       587.910069                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  15137272001                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   5368740000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 140275909885                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1138855780089                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     54597376                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          54599296                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     43481472                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       43481472                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       426542                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             426557                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       339699                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            339699                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst        11942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    339574097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            339586039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst        11942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           11942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     270437568                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           270437568                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     270437568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst        11942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    339574097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           610023607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    679398.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    839823.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000235558698                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        38375                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        38375                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1628468                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            641838                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     426557                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    339699                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   853114                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  679398                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 13261                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            98614                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            47132                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            85348                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           152225                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           180864                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           114276                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               10                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               16                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            7848                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           55842                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           97670                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            55808                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            46242                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            71514                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           139535                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           156110                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            90700                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            7848                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           55808                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           55808                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.28                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 12407886872                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                4199265000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            28155130622                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    14773.88                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               33523.88                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  682381                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 629546                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                81.25                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               92.66                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               853114                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              679398                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 418277                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 418044                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   1764                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   1764                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 30961                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 31313                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 38388                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 38351                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 38615                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 38622                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 38809                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 39106                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 38683                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 38392                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 38773                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 38762                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 38380                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 38378                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 38376                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 38375                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 38375                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 38375                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   332                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    17                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       207294                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   469.030768                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   362.852652                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   311.554915                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         2334      1.13%      1.13% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        50517     24.37%     25.50% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        33570     16.19%     41.69% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        31925     15.40%     57.09% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        21449     10.35%     67.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        17756      8.57%     76.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        12274      5.92%     81.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         9160      4.42%     86.34% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        28309     13.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       207294                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        38375                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     21.885107                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    21.261170                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     5.003856                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-9            310      0.81%      0.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10-11          551      1.44%      2.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13         1267      3.30%      5.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15          985      2.57%      8.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17          826      2.15%     10.26% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19         6490     16.91%     27.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21         6789     17.69%     44.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23         5384     14.03%     58.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25         7095     18.49%     77.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27         2812      7.33%     84.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29         3395      8.85%     93.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31          662      1.73%     95.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33         1072      2.79%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35          405      1.06%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37          331      0.86%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::58-59            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        38375                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        38375                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.703531                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.680434                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.892924                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            7011     18.27%     18.27% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             314      0.82%     19.09% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           29414     76.65%     95.74% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             315      0.82%     96.56% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1320      3.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        38375                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              53750592                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 848704                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               43479872                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               54599296                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            43481472                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      334.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      270.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   339.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   270.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.72                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.61                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   2.11                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 160781735487                       # Total gap between requests
system.mem_ctrls1.avgGap                    209827.70                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     53748672                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     43479872                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 11941.641059380714                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 334295493.980409622192                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 270427617.047821760178                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       853084                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       679398                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1104966                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  28154025656                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 3723920378951                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     36832.20                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     33002.64                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   5481205.98                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   86.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy           233256660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           123978855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         1152238920                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         623602080                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    12691701360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     33336788010                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     33666269760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy       81827835645                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       508.936793                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  87153650448                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   5368740000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  68259531438                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          1246858200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           662701875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         4844311500                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2922724980                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    12691701360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     65857418100                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy      6281362080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy       94507078095                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       587.796669                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  15763261404                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   5368740000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 139649920482                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1138855780089                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        25716                       # number of demand (read+write) hits
system.l2.demand_hits::total                    25717                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        25716                       # number of overall hits
system.l2.overall_hits::total                   25717                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       857046                       # number of demand (read+write) misses
system.l2.demand_misses::total                 857074                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           28                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       857046                       # number of overall misses
system.l2.overall_misses::total                857074                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2499081                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  72282839631                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      72285338712                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2499081                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  72282839631                       # number of overall miss cycles
system.l2.overall_miss_latency::total     72285338712                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       882762                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               882791                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       882762                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              882791                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.965517                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.970869                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.970869                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.965517                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.970869                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.970869                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89252.892857                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84339.509934                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84339.670451                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89252.892857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84339.509934                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84339.670451                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              677246                       # number of writebacks
system.l2.writebacks::total                    677246                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       857046                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            857074                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       857046                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           857074                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2259132                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  64966928239                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  64969187371                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2259132                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  64966928239                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  64969187371                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.965517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.970869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.970869                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.965517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.970869                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.970869                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 80683.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75803.315387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75803.474812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 80683.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75803.315387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75803.474812                       # average overall mshr miss latency
system.l2.replacements                        1560065                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       702962                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           702962                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       702962                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       702962                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           29                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               29                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           29                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           29                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       179799                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        179799                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       429510                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        429510                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        71585                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        71585                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       378659                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       378659                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 63109.833333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63109.833333                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           28                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               28                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2499081                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2499081                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           29                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             29                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.965517                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.965517                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89252.892857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89252.892857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           28                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           28                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2259132                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2259132                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.965517                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.965517                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 80683.285714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80683.285714                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        25716                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             25716                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       857040                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          857040                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  72282410121                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  72282410121                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       882756                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        882756                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.970869                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.970869                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84339.599226                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84339.599226                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       857040                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       857040                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  64966549580                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  64966549580                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.970869                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.970869                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75803.404252                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75803.404252                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1138855780089                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                     1585846                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1560129                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.016484                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.956678                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.001097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    34.041765                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.468073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.531903                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  29809361                       # Number of tag accesses
system.l2.tags.data_accesses                 29809361                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    978073858203                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   160781921886                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1138855780089                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099689                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     53044401                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2055144090                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099689                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     53044401                       # number of overall hits
system.cpu.icache.overall_hits::total      2055144090                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          784                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           43                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            827                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          784                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           43                       # number of overall misses
system.cpu.icache.overall_misses::total           827                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3562014                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3562014                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3562014                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3562014                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100473                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     53044444                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2055144917                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100473                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     53044444                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2055144917                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 82837.534884                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4307.151149                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 82837.534884                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4307.151149                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           57                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          189                       # number of writebacks
system.cpu.icache.writebacks::total               189                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           29                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2546619                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2546619                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2546619                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2546619                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 87814.448276                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87814.448276                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 87814.448276                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87814.448276                       # average overall mshr miss latency
system.cpu.icache.replacements                    189                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099689                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     53044401                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2055144090                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          784                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           43                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           827                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3562014                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3562014                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100473                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     53044444                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2055144917                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 82837.534884                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4307.151149                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2546619                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2546619                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 87814.448276                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87814.448276                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1138855780089                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.655300                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2055144903                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               813                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2527853.509225                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   619.921186                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.734114                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993463                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.005984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999448                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       80150652576                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      80150652576                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1138855780089                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1138855780089                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1138855780089                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1138855780089                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1138855780089                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    777031768                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    141649815                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        918681583                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    777031768                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    141649815                       # number of overall hits
system.cpu.dcache.overall_hits::total       918681583                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7218427                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      4886966                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12105393                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7218427                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      4886966                       # number of overall misses
system.cpu.dcache.overall_misses::total      12105393                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 414404404350                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 414404404350                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 414404404350                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 414404404350                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    784250195                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    146536781                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    930786976                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    784250195                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    146536781                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    930786976                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009204                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.033350                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013006                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009204                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.033350                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013006                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 84797.889805                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34233.040129                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 84797.889805                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34233.040129                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          262                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    87.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      7137300                       # number of writebacks
system.cpu.dcache.writebacks::total           7137300                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      4004210                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4004210                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      4004210                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4004210                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       882756                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       882756                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       882756                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       882756                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  73648052595                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  73648052595                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  73648052595                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  73648052595                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006024                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000948                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006024                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000948                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 83429.682262                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83429.682262                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 83429.682262                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83429.682262                       # average overall mshr miss latency
system.cpu.dcache.replacements                8100977                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    419537383                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     69629514                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       489166897                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3684528                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      4886954                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8571482                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 414403535739                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 414403535739                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    423221911                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     74516468                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    497738379                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008706                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.065582                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017221                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 84797.920287                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48346.777808                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      4004204                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4004204                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       882750                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       882750                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  73647615579                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  73647615579                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011846                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001774                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 83429.754267                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83429.754267                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    357494385                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     72020301                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      429514686                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3533899                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3533911                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data       868611                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       868611                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    361028284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     72020313                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    433048597                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009788                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008161                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 72384.250000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     0.245793                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data            6                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data       437016                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       437016                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data        72836                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        72836                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18663077                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      4018793                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     22681870                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           44                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           10                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           54                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       802725                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       802725                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18663121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      4018803                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     22681924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 80272.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14865.277778                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data            6                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       441603                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       441603                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 73600.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73600.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18663121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      4018788                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     22681909                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18663121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      4018788                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     22681909                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1138855780089                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998794                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           972146595                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8101233                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            119.999832                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   228.330983                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    27.667811                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.891918                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.108077                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       31244927121                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      31244927121                       # Number of data accesses

---------- End Simulation Statistics   ----------
