<dec f='llvm/llvm/lib/CodeGen/AsmPrinter/DwarfExpression.h' l='248' type='bool llvm::DwarfExpression::addMachineReg(const llvm::TargetRegisterInfo &amp; TRI, llvm::Register MachineReg, unsigned int MaxSize = ~1U)'/>
<doc f='llvm/llvm/lib/CodeGen/AsmPrinter/DwarfExpression.h' l='233'>/// Emit a partial DWARF register operation.
  ///
  /// \param MachineReg           The register number.
  /// \param MaxSize              If the register must be composed from
  ///                             sub-registers this is an upper bound
  ///                             for how many bits the emitted DW_OP_piece
  ///                             may cover.
  ///
  /// If size and offset is zero an operation for the entire register is
  /// emitted: Some targets do not provide a DWARF register number for every
  /// register.  If this is the case, this function will attempt to emit a DWARF
  /// register by emitting a fragment of a super-register or by piecing together
  /// multiple subregisters that alias the register.
  ///
  /// \return false if no DWARF register exists for MachineReg.</doc>
<def f='llvm/llvm/lib/CodeGen/AsmPrinter/DwarfExpression.cpp' l='99' ll='183' type='bool llvm::DwarfExpression::addMachineReg(const llvm::TargetRegisterInfo &amp; TRI, llvm::Register MachineReg, unsigned int MaxSize = ~1U)'/>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/DwarfExpression.cpp' l='255' u='c' c='_ZN4llvm15DwarfExpression23addMachineRegExpressionERKNS_18TargetRegisterInfoERNS_18DIExpressionCursorENS_8RegisterEj'/>
