\section{parse.h File Reference}
\label{parse_8h}\index{parse.h@{parse.h}}
Contains functions for parsing Verilog modules. 


{\tt \#include \char`\"{}defines.h\char`\"{}}\par
\subsection*{Functions}
\begin{CompactItemize}
\item 
{\bf bool} {\bf parse\_\-design} (char $\ast$top, char $\ast${\bf output\_\-db})
\begin{CompactList}\small\item\em Parses the specified design and generates scoring modules.\item\end{CompactList}\item 
{\bf bool} {\bf parse\_\-and\_\-score\_\-dumpfile} (char $\ast$db, char $\ast$vcd)
\begin{CompactList}\small\item\em Parses VCD dumpfile and scores design.\item\end{CompactList}\end{CompactItemize}


\subsection{Detailed Description}
Contains functions for parsing Verilog modules.

\begin{Desc}
\item[Author:]Trevor Williams ({\tt trevorw@charter.net}) \end{Desc}
\begin{Desc}
\item[Date:]11/27/2001 \end{Desc}


\subsection{Function Documentation}
\index{parse.h@{parse.h}!parse_and_score_dumpfile@{parse\_\-and\_\-score\_\-dumpfile}}
\index{parse_and_score_dumpfile@{parse\_\-and\_\-score\_\-dumpfile}!parse.h@{parse.h}}
\subsubsection{\setlength{\rightskip}{0pt plus 5cm}{\bf bool} parse\_\-and\_\-score\_\-dumpfile (char $\ast$ {\em db}, char $\ast$ {\em vcd})}\label{parse_8h_a1}


Parses VCD dumpfile and scores design.

\begin{Desc}
\item[Parameters:]
\begin{description}
\item[{\em db}]Name of output database file to generate. \item[{\em vcd}]Name of VCD file to parse for scoring. \end{description}
\end{Desc}
\begin{Desc}
\item[Returns:]Returns TRUE if VCD parsing and scoring is successful; otherwise, returns FALSE. \end{Desc}
\index{parse.h@{parse.h}!parse_design@{parse\_\-design}}
\index{parse_design@{parse\_\-design}!parse.h@{parse.h}}
\subsubsection{\setlength{\rightskip}{0pt plus 5cm}{\bf bool} parse\_\-design (char $\ast$ {\em top}, char $\ast$ {\em output\_\-db})}\label{parse_8h_a0}


Parses the specified design and generates scoring modules.

\begin{Desc}
\item[Parameters:]
\begin{description}
\item[{\em top}]Name of top-level module to score \item[{\em output\_\-db}]Name of output directory for generated scored files.\end{description}
\end{Desc}
\begin{Desc}
\item[Returns:]Returns TRUE if parsing is successful; otherwise, returns FALSE.\end{Desc}
Resets the lexer and parses all Verilog files specified in use\_\-files list. After all design files are parsed, their information will be appropriately stored in the associated lists. 