PROJECT:
    dt:                 0.1e-6
CPU_TARGET:
    sim:
        tstop:          10e-6
FPGA_TARGET:
    fpga:
        fpga_sim_ctrl:  'vivado_vio'
        tstop:          10e-6
