#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000880dc0 .scope module, "mipsTester" "mipsTester" 2 3;
 .timescale 0 0;
v000000000090cfa0_0 .var "clk", 0 0;
v000000000090e300_0 .net "outW", 31 0, L_000000000088a2b0;  1 drivers
v000000000090e3a0_0 .var "reset", 0 0;
S_0000000000880f40 .scope module, "mips" "MipsProcessor" 2 15, 3 1 0, S_0000000000880dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clock"
L_000000000088a2b0 .functor BUFZ 32, v0000000000906ee0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000000889a60 .functor BUFZ 32, v0000000000906ee0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000908600_0 .net "ALUsrc", 0 0, L_000000000090e4e0;  1 drivers
v0000000000908740_0 .net "AluOp0", 0 0, L_000000000090dd60;  1 drivers
v0000000000908a60_0 .net "AluOp1", 0 0, L_000000000090dfe0;  1 drivers
v00000000009089c0_0 .net "AluOp2", 0 0, L_000000000090dae0;  1 drivers
v000000000090e9e0_0 .net "AluOut", 31 0, v0000000000908c40_0;  1 drivers
v000000000090d040_0 .net "Branch", 0 0, L_0000000002821800;  1 drivers
v000000000090e940_0 .net "C", 0 0, v0000000000908100_0;  1 drivers
v000000000090e120_0 .net "CUInput", 5 0, L_0000000002820720;  1 drivers
v000000000090e580_0 .net "CUOut", 13 0, v00000000008c5e60_0;  1 drivers
v000000000090de00_0 .net "DataOut", 31 0, L_000000000088a2b0;  alias, 1 drivers
v000000000090d360_0 .net "IR15_11", 4 0, L_0000000002821b20;  1 drivers
v000000000090e620_0 .net "IR20_16", 4 0, L_0000000002820400;  1 drivers
v000000000090e6c0_0 .net "Jump", 0 0, L_0000000002820540;  1 drivers
v000000000090ed00_0 .net "MARLd", 0 0, L_000000000090d680;  1 drivers
v000000000090d400_0 .net "MAROutput", 8 0, v0000000000908380_0;  1 drivers
v000000000090e760_0 .net "MDRLd", 0 0, L_000000000090e440;  1 drivers
v000000000090d7c0_0 .net "MDROuput", 31 0, v00000000009075c0_0;  1 drivers
v000000000090d180_0 .net "MOC", 0 0, v0000000000906e40_0;  1 drivers
v000000000090dea0_0 .net "MOV", 0 0, L_000000000090d9a0;  1 drivers
v000000000090ea80_0 .net "MemRead", 0 0, L_0000000002821a80;  1 drivers
v000000000090d860_0 .net "MemToReg", 0 0, L_000000000090e080;  1 drivers
v000000000090df40_0 .net "MemWrite", 0 0, L_000000000090da40;  1 drivers
v000000000090cf00_0 .net "MemtoRegMuxOut", 31 0, v00000000008c6860_0;  1 drivers
v000000000090d720_0 .net "OutRF_InAluA", 31 0, v0000000000908240_0;  1 drivers
v000000000090dc20_0 .net "OutRF_InAluSrcB", 31 0, v0000000000907a20_0;  1 drivers
v000000000090d4a0_0 .var "PC", 8 0;
v000000000090e800_0 .net "RAMDataOut", 31 0, v0000000000906ee0_0;  1 drivers
v000000000090e260_0 .net "RegDst", 0 0, L_0000000002821c60;  1 drivers
v000000000090eb20_0 .net "V", 0 0, v0000000000907340_0;  1 drivers
v000000000090d0e0_0 .net "clock", 0 0, v000000000090cfa0_0;  1 drivers
v000000000090e8a0_0 .net "dataIn", 15 0, L_0000000002820220;  1 drivers
v000000000090d220_0 .net "destination", 4 0, v0000000000907480_0;  1 drivers
o00000000027f0148 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v000000000090d2c0_0 .net "funct", 5 0, o00000000027f0148;  0 drivers
v000000000090d540_0 .net "instruction", 31 0, L_0000000000889a60;  1 drivers
v000000000090dcc0_0 .net "operation", 5 0, v00000000008c7080_0;  1 drivers
v000000000090db80_0 .net "outAluSrc_InAlu", 31 0, v00000000008c6680_0;  1 drivers
v000000000090e1c0_0 .net "outputSelectorA", 4 0, L_00000000028207c0;  1 drivers
v000000000090ebc0_0 .net "outputSelectorB", 4 0, L_0000000002820180;  1 drivers
v000000000090d5e0_0 .net "regWrite", 0 0, L_000000000090d900;  1 drivers
v000000000090ec60_0 .net "reset", 0 0, v000000000090e3a0_0;  1 drivers
v000000000090ce60_0 .net "singExtended", 31 0, L_0000000002820ae0;  1 drivers
L_000000000090e440 .part v00000000008c5e60_0, 0, 1;
L_000000000090d680 .part v00000000008c5e60_0, 1, 1;
L_000000000090d9a0 .part v00000000008c5e60_0, 2, 1;
L_000000000090d900 .part v00000000008c5e60_0, 3, 1;
L_000000000090e4e0 .part v00000000008c5e60_0, 4, 1;
L_000000000090da40 .part v00000000008c5e60_0, 5, 1;
L_000000000090dae0 .part v00000000008c5e60_0, 6, 1;
L_000000000090dfe0 .part v00000000008c5e60_0, 7, 1;
L_000000000090dd60 .part v00000000008c5e60_0, 8, 1;
L_000000000090e080 .part v00000000008c5e60_0, 9, 1;
L_0000000002821a80 .part v00000000008c5e60_0, 10, 1;
L_0000000002821800 .part v00000000008c5e60_0, 11, 1;
L_0000000002820540 .part v00000000008c5e60_0, 12, 1;
L_0000000002821c60 .part v00000000008c5e60_0, 13, 1;
L_0000000002820720 .part L_0000000000889a60, 26, 6;
L_00000000028207c0 .part L_0000000000889a60, 21, 5;
L_0000000002820180 .part L_0000000000889a60, 16, 5;
L_0000000002820400 .part L_0000000000889a60, 16, 5;
L_0000000002821b20 .part L_0000000000889a60, 11, 5;
L_0000000002820220 .part L_0000000000889a60, 0, 16;
S_00000000008a73c0 .scope module, "ALUControl" "ALUControl" 3 86, 3 365 0, S_0000000000880f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "operation"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /INPUT 1 "ALUOP2"
    .port_info 3 /INPUT 1 "ALUOP1"
    .port_info 4 /INPUT 1 "ALUOP0"
v00000000008c5d20_0 .net "ALUOP0", 0 0, L_000000000090dd60;  alias, 1 drivers
v00000000008c79e0_0 .net "ALUOP1", 0 0, L_000000000090dfe0;  alias, 1 drivers
v00000000008c6540_0 .net "ALUOP2", 0 0, L_000000000090dae0;  alias, 1 drivers
v00000000008c5dc0_0 .var "aluop", 2 0;
v00000000008c5f00_0 .net "funct", 5 0, o00000000027f0148;  alias, 0 drivers
v00000000008c7080_0 .var "operation", 5 0;
S_00000000008a7540 .scope module, "ALUsrcMux1" "ALUSrcMux" 3 78, 3 161 0, S_0000000000880f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "data"
    .port_info 1 /INPUT 32 "regData"
    .port_info 2 /INPUT 32 "extended"
    .port_info 3 /INPUT 1 "ALUSrc"
v00000000008c6720_0 .net "ALUSrc", 0 0, L_000000000090e4e0;  alias, 1 drivers
v00000000008c6680_0 .var "data", 31 0;
v00000000008c76c0_0 .net "extended", 31 0, L_0000000002820ae0;  alias, 1 drivers
v00000000008c7580_0 .net "regData", 31 0, v0000000000907a20_0;  alias, 1 drivers
E_00000000008e0f40 .event edge, v00000000008c6720_0;
S_000000000088d650 .scope module, "CU" "ControlUnit" 3 87, 3 600 0, S_0000000000880f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 14 "signals"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "clock"
    .port_info 4 /INPUT 1 "MOC"
v00000000008c71c0_0 .net "MOC", 0 0, v0000000000906e40_0;  alias, 1 drivers
v00000000008c7260_0 .net "clock", 0 0, v000000000090cfa0_0;  alias, 1 drivers
v00000000008c6040_0 .net "next", 4 0, v00000000008c6f40_0;  1 drivers
v00000000008c65e0_0 .net "opcode", 5 0, L_0000000002820720;  alias, 1 drivers
v00000000008c73a0_0 .net "reset", 0 0, v000000000090e3a0_0;  alias, 1 drivers
v00000000008c6180_0 .net "signals", 13 0, v00000000008c5e60_0;  alias, 1 drivers
v00000000008c7440_0 .net "state", 4 0, v00000000008c7b20_0;  1 drivers
S_000000000088d7d0 .scope module, "CSE" "ControlSignalEncoder" 3 603, 3 412 0, S_000000000088d650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 14 "signals"
    .port_info 1 /INPUT 5 "state"
v00000000008c5e60_0 .var "signals", 13 0;
v00000000008c7620_0 .net "state", 4 0, v00000000008c7b20_0;  alias, 1 drivers
E_00000000008e1840 .event edge, v00000000008c7620_0;
S_0000000000863e80 .scope module, "NSD" "NextStateDecoder" 3 604, 3 481 0, S_000000000088d650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "next"
    .port_info 1 /INPUT 5 "prev"
    .port_info 2 /INPUT 6 "opcode"
    .port_info 3 /INPUT 1 "MOC"
    .port_info 4 /INPUT 1 "reset"
v00000000008c6e00_0 .net "MOC", 0 0, v0000000000906e40_0;  alias, 1 drivers
v00000000008c6f40_0 .var "next", 4 0;
v00000000008c67c0_0 .net "opcode", 5 0, L_0000000002820720;  alias, 1 drivers
v00000000008c7a80_0 .net "prev", 4 0, v00000000008c7b20_0;  alias, 1 drivers
v00000000008c62c0_0 .net "reset", 0 0, v000000000090e3a0_0;  alias, 1 drivers
E_00000000008e0e00/0 .event edge, v00000000008c6f40_0, v00000000008c62c0_0, v00000000008c6e00_0, v00000000008c67c0_0;
E_00000000008e0e00/1 .event edge, v00000000008c7620_0;
E_00000000008e0e00 .event/or E_00000000008e0e00/0, E_00000000008e0e00/1;
S_0000000000864000 .scope module, "SR" "StateRegister" 3 602, 3 391 0, S_000000000088d650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "next"
    .port_info 1 /INPUT 5 "prev"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 1 "clear"
v00000000008c74e0_0 .net "clear", 0 0, v000000000090e3a0_0;  alias, 1 drivers
v00000000008c6360_0 .net "clock", 0 0, v000000000090cfa0_0;  alias, 1 drivers
v00000000008c7b20_0 .var "next", 4 0;
v00000000008c7120_0 .net "prev", 4 0, v00000000008c6f40_0;  alias, 1 drivers
v00000000008c5fa0_0 .var "state", 4 0;
E_00000000008e1440 .event posedge, v00000000008c6360_0;
S_000000000086cff0 .scope module, "MemToRegMux1" "MemToRegMux" 3 84, 3 351 0, S_0000000000880f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "data"
    .port_info 1 /INPUT 32 "readData"
    .port_info 2 /INPUT 32 "aluResult"
    .port_info 3 /INPUT 1 "memToReg"
v00000000008c6400_0 .net "aluResult", 31 0, v0000000000908c40_0;  alias, 1 drivers
v00000000008c6860_0 .var "data", 31 0;
v00000000008c6a40_0 .net "memToReg", 0 0, L_000000000090e080;  alias, 1 drivers
v00000000008c64a0_0 .net "readData", 31 0, v0000000000906ee0_0;  alias, 1 drivers
E_00000000008e1d80 .event edge, v00000000008c6a40_0;
S_000000000086d170 .scope module, "RAM" "ram512x8" 3 83, 3 301 0, S_0000000000880f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut"
    .port_info 1 /OUTPUT 1 "MOC"
    .port_info 2 /INPUT 1 "MOV"
    .port_info 3 /INPUT 1 "MemRead"
    .port_info 4 /INPUT 1 "MemWrite"
    .port_info 5 /INPUT 9 "Address"
    .port_info 6 /INPUT 32 "DataIn"
v00000000008c6b80_0 .net "Address", 8 0, v0000000000908380_0;  alias, 1 drivers
v00000000009077a0_0 .net "DataIn", 31 0, v00000000009075c0_0;  alias, 1 drivers
v0000000000906ee0_0 .var "DataOut", 31 0;
v0000000000906e40_0 .var "MOC", 0 0;
v0000000000907d40_0 .net "MOV", 0 0, L_000000000090d9a0;  alias, 1 drivers
v00000000009087e0 .array "Mem", 511 0, 7 0;
v0000000000906f80_0 .net "MemRead", 0 0, L_0000000002821a80;  alias, 1 drivers
v0000000000908b00_0 .net "MemWrite", 0 0, L_000000000090da40;  alias, 1 drivers
v00000000009081a0_0 .var/i "code", 31 0;
v0000000000908880_0 .var "data", 31 0;
v0000000000907980_0 .var/i "fileIn", 31 0;
v0000000000907ca0_0 .var "loadPC", 8 0;
v0000000000907de0_0 .var "test_ram_out", 7 0;
E_00000000008e0dc0 .event posedge, v0000000000907d40_0;
S_0000000000898770 .scope module, "RegDstMux1" "RegDstMux" 3 79, 3 170 0, S_0000000000880f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "destination"
    .port_info 1 /INPUT 5 "IR20_16"
    .port_info 2 /INPUT 5 "IR15_11"
    .port_info 3 /INPUT 1 "RegDst"
v0000000000908420_0 .net "IR15_11", 4 0, L_0000000002821b20;  alias, 1 drivers
v0000000000908920_0 .net "IR20_16", 4 0, L_0000000002820400;  alias, 1 drivers
v00000000009072a0_0 .net "RegDst", 0 0, L_0000000002821c60;  alias, 1 drivers
v0000000000907480_0 .var "destination", 4 0;
E_00000000008e0e40 .event edge, v00000000009072a0_0;
S_00000000008988f0 .scope module, "RegF" "RegisterFile" 3 77, 3 129 0, S_0000000000880f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "OA"
    .port_info 1 /OUTPUT 32 "OB"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 5 "destination"
    .port_info 4 /INPUT 5 "regAddressA"
    .port_info 5 /INPUT 5 "regAddressB"
    .port_info 6 /INPUT 1 "write"
    .port_info 7 /INPUT 1 "clock"
v0000000000908240_0 .var "OA", 31 0;
v0000000000907a20_0 .var "OB", 31 0;
v0000000000907660_0 .net "clock", 0 0, v000000000090cfa0_0;  alias, 1 drivers
v0000000000908ba0_0 .net "dataIn", 31 0, v00000000008c6860_0;  alias, 1 drivers
v0000000000907e80_0 .net "destination", 4 0, v0000000000907480_0;  alias, 1 drivers
v0000000000907f20_0 .net "regAddressA", 4 0, L_00000000028207c0;  alias, 1 drivers
v0000000000907700_0 .net "regAddressB", 4 0, L_0000000002820180;  alias, 1 drivers
v0000000000907160 .array "registerFile", 0 31, 31 0;
v0000000000908560_0 .net "write", 0 0, L_000000000090d900;  alias, 1 drivers
S_0000000000887210 .scope module, "alu1" "Alu_32bits" 3 80, 3 179 0, S_0000000000880f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Y"
    .port_info 1 /OUTPUT 1 "C"
    .port_info 2 /OUTPUT 1 "V"
    .port_info 3 /INPUT 6 "s"
    .port_info 4 /INPUT 32 "A"
    .port_info 5 /INPUT 32 "B"
v0000000000908ce0_0 .net "A", 31 0, v0000000000908240_0;  alias, 1 drivers
v0000000000907840_0 .net "B", 31 0, v00000000008c6680_0;  alias, 1 drivers
v0000000000908100_0 .var "C", 0 0;
v0000000000907340_0 .var "V", 0 0;
v0000000000908c40_0 .var "Y", 31 0;
v0000000000907020_0 .var/i "c", 31 0;
v0000000000907fc0_0 .var/i "c2", 31 0;
v0000000000908060_0 .var/i "flag", 31 0;
v00000000009082e0_0 .var/i "i", 31 0;
v00000000009078e0_0 .net "s", 5 0, v00000000008c7080_0;  alias, 1 drivers
E_00000000008e0e80 .event edge, v00000000008c6680_0, v0000000000908240_0, v00000000008c7080_0;
S_0000000000887390 .scope module, "mar1" "MAR" 3 81, 3 91 0, S_0000000000880f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 9 "Qs"
    .port_info 1 /INPUT 32 "Ds"
    .port_info 2 /INPUT 1 "Ld"
    .port_info 3 /INPUT 1 "CLK"
v00000000009070c0_0 .net "CLK", 0 0, v000000000090cfa0_0;  alias, 1 drivers
v0000000000907ac0_0 .net "Ds", 31 0, v0000000000908c40_0;  alias, 1 drivers
v0000000000907520_0 .net "Ld", 0 0, L_000000000090d680;  alias, 1 drivers
v0000000000908380_0 .var "Qs", 8 0;
S_0000000000862b80 .scope module, "mdr1" "MDR" 3 82, 3 111 0, S_0000000000880f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Qs"
    .port_info 1 /INPUT 32 "Ds"
    .port_info 2 /INPUT 1 "Ld"
    .port_info 3 /INPUT 1 "CLK"
v0000000000907200_0 .net "CLK", 0 0, v000000000090cfa0_0;  alias, 1 drivers
v00000000009073e0_0 .net "Ds", 31 0, v0000000000907a20_0;  alias, 1 drivers
v00000000009084c0_0 .net "Ld", 0 0, L_000000000090e440;  alias, 1 drivers
v00000000009075c0_0 .var "Qs", 31 0;
S_0000000000862d00 .scope module, "singExtender" "Extender" 3 85, 3 360 0, S_0000000000880f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "dataOut"
    .port_info 1 /INPUT 16 "dataIn"
L_00000000028220a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000907b60_0 .net/2u *"_s0", 15 0, L_00000000028220a8;  1 drivers
v0000000000907c00_0 .net "dataIn", 15 0, L_0000000002820220;  alias, 1 drivers
v00000000009086a0_0 .net "dataOut", 31 0, L_0000000002820ae0;  alias, 1 drivers
L_0000000002820ae0 .concat [ 16 16 0 0], L_0000000002820220, L_00000000028220a8;
    .scope S_00000000008988f0;
T_0 ;
    %pushi/vec4 604045356, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907160, 4, 0;
    %pushi/vec4 2418147328, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907160, 4, 0;
    %pushi/vec4 2418212866, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907160, 4, 0;
    %pushi/vec4 10273, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907160, 4, 0;
    %pushi/vec4 10627105, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907160, 4, 0;
    %pushi/vec4 610533375, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907160, 4, 0;
    %pushi/vec4 476119037, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907160, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907160, 4, 0;
    %pushi/vec4 2686779393, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907160, 4, 0;
    %pushi/vec4 268435458, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907160, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907160, 4, 0;
    %pushi/vec4 419759876, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907160, 4, 0;
    %pushi/vec4 268500991, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907160, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000907160, 4, 0;
    %end;
    .thread T_0;
    .scope S_00000000008988f0;
T_1 ;
    %wait E_00000000008e1440;
    %load/vec4 v0000000000908560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000000000908ba0_0;
    %load/vec4 v0000000000907e80_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000907160, 4, 0;
    %load/vec4 v0000000000907e80_0;
    %inv;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000000907e80_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000907160, 4, 0;
T_1.2 ;
T_1.0 ;
    %load/vec4 v0000000000907f20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000000907160, 4;
    %store/vec4 v0000000000908240_0, 0, 32;
    %load/vec4 v0000000000907700_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000000907160, 4;
    %store/vec4 v0000000000907a20_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000008a7540;
T_2 ;
    %wait E_00000000008e0f40;
    %load/vec4 v00000000008c6720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000000008c76c0_0;
    %store/vec4 v00000000008c6680_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000008c7580_0;
    %store/vec4 v00000000008c6680_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000898770;
T_3 ;
    %wait E_00000000008e0e40;
    %load/vec4 v00000000009072a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000000000908420_0;
    %store/vec4 v0000000000907480_0, 0, 5;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000000908920_0;
    %store/vec4 v0000000000907480_0, 0, 5;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000887210;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000907020_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0000000000887210;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000907fc0_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0000000000887210;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000908060_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0000000000887210;
T_7 ;
    %wait E_00000000008e0e80;
    %load/vec4 v00000000009078e0_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000907340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000908100_0, 0, 1;
    %load/vec4 v0000000000908ce0_0;
    %load/vec4 v0000000000907840_0;
    %and;
    %store/vec4 v0000000000908c40_0, 0, 32;
    %jmp T_7.13;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000907340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000908100_0, 0, 1;
    %load/vec4 v0000000000908ce0_0;
    %load/vec4 v0000000000907840_0;
    %or;
    %store/vec4 v0000000000908c40_0, 0, 32;
    %jmp T_7.13;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000907340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000908100_0, 0, 1;
    %load/vec4 v0000000000908ce0_0;
    %load/vec4 v0000000000907840_0;
    %or;
    %inv;
    %store/vec4 v0000000000908c40_0, 0, 32;
    %jmp T_7.13;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000907340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000908100_0, 0, 1;
    %load/vec4 v0000000000908ce0_0;
    %load/vec4 v0000000000907840_0;
    %xor;
    %store/vec4 v0000000000908c40_0, 0, 32;
    %jmp T_7.13;
T_7.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000908060_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000907020_0, 0, 32;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000009082e0_0, 0, 32;
T_7.14 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000009082e0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_7.15, 5;
    %load/vec4 v0000000000908ce0_0;
    %load/vec4 v00000000009082e0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.16, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000908060_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000009082e0_0, 0, 32;
T_7.16 ;
    %load/vec4 v0000000000908060_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.18, 4;
    %load/vec4 v0000000000907020_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000907020_0, 0, 32;
T_7.18 ;
    %load/vec4 v00000000009082e0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000009082e0_0, 0, 32;
    %jmp T_7.14;
T_7.15 ;
    %load/vec4 v0000000000907020_0;
    %cassign/vec4 v0000000000908c40_0;
    %cassign/link v0000000000908c40_0, v0000000000907020_0;
    %jmp T_7.13;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000907340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000908100_0, 0, 1;
    %load/vec4 v0000000000908ce0_0;
    %load/vec4 v0000000000907840_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0000000000908c40_0, 0, 32;
    %jmp T_7.13;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000907340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000908100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000000908100_0;
    %load/vec4 v0000000000908ce0_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000907840_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0000000000908ce0_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000907840_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.20, 9;
    %load/vec4 v0000000000907840_0;
    %load/vec4 v0000000000908ce0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0000000000908c40_0, 0, 32;
    %jmp T_7.21;
T_7.20 ;
    %load/vec4 v0000000000908ce0_0;
    %load/vec4 v0000000000907840_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0000000000908c40_0, 0, 32;
T_7.21 ;
    %jmp T_7.13;
T_7.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000907340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000908100_0, 0, 1;
    %load/vec4 v0000000000908ce0_0;
    %pad/u 33;
    %load/vec4 v0000000000907840_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0000000000908c40_0, 0, 32;
    %store/vec4 v0000000000908100_0, 0, 1;
    %load/vec4 v0000000000908ce0_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000907840_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000908c40_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.22, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000907340_0, 0, 1;
    %jmp T_7.23;
T_7.22 ;
    %load/vec4 v0000000000908ce0_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000907840_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000908c40_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.24, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000907340_0, 0, 1;
T_7.24 ;
T_7.23 ;
    %jmp T_7.13;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000907340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000000908100_0;
    %load/vec4 v0000000000907840_0;
    %inv;
    %store/vec4 v0000000000908c40_0, 0, 32;
    %load/vec4 v0000000000908ce0_0;
    %pad/u 33;
    %load/vec4 v0000000000908c40_0;
    %pad/u 33;
    %add;
    %addi 1, 0, 33;
    %split/vec4 32;
    %store/vec4 v0000000000908c40_0, 0, 32;
    %store/vec4 v0000000000908100_0, 0, 1;
    %load/vec4 v0000000000908ce0_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000907840_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000908c40_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.26, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000907340_0, 0, 1;
    %jmp T_7.27;
T_7.26 ;
    %load/vec4 v0000000000908ce0_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000907840_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000908c40_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.28, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000907340_0, 0, 1;
T_7.28 ;
T_7.27 ;
    %jmp T_7.13;
T_7.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000907340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000000908100_0;
    %load/vec4 v0000000000908ce0_0;
    %pad/u 33;
    %ix/getv 4, v0000000000907840_0;
    %shiftl 4;
    %split/vec4 32;
    %store/vec4 v0000000000908c40_0, 0, 32;
    %store/vec4 v0000000000908100_0, 0, 1;
    %jmp T_7.13;
T_7.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000907340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000908100_0, 0, 1;
    %load/vec4 v0000000000908ce0_0;
    %pad/u 33;
    %ix/getv 4, v0000000000907840_0;
    %shiftr 4;
    %split/vec4 32;
    %store/vec4 v0000000000908c40_0, 0, 32;
    %store/vec4 v0000000000908100_0, 0, 1;
    %jmp T_7.13;
T_7.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000907340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000908100_0, 0, 1;
    %load/vec4 v0000000000908ce0_0;
    %ix/getv 4, v0000000000907840_0;
    %shiftr 4;
    %store/vec4 v0000000000908c40_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000907340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000908100_0, 0, 1;
    %load/vec4 v0000000000907840_0;
    %pad/u 33;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %split/vec4 32;
    %store/vec4 v0000000000908c40_0, 0, 32;
    %store/vec4 v0000000000908100_0, 0, 1;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000887390;
T_8 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000000000908380_0, 0, 9;
    %end;
    .thread T_8;
    .scope S_0000000000887390;
T_9 ;
    %wait E_00000000008e1440;
    %load/vec4 v0000000000907520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000000000907ac0_0;
    %pad/u 9;
    %assign/vec4 v0000000000908380_0, 0;
    %vpi_call 3 105 "$display", "MAR =========================>  %b", v0000000000908380_0 {0 0 0};
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000000862b80;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000009075c0_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0000000000862b80;
T_11 ;
    %wait E_00000000008e1440;
    %load/vec4 v00000000009084c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v00000000009073e0_0;
    %assign/vec4 v00000000009075c0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000000000086d170;
T_12 ;
    %vpi_func 3 308 "$fopen" 32, "testcode.txt", "r" {0 0 0};
    %store/vec4 v0000000000907980_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000000000907ca0_0, 0, 9;
T_12.0 ;
    %vpi_func 3 311 "$feof" 32, v0000000000907980_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_12.1, 8;
    %vpi_func 3 312 "$fscanf" 32, v0000000000907980_0, "%b", v0000000000908880_0 {0 0 0};
    %store/vec4 v00000000009081a0_0, 0, 32;
    %load/vec4 v0000000000908880_0;
    %pad/u 8;
    %load/vec4 v0000000000907ca0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v00000000009087e0, 4, 0;
    %load/vec4 v0000000000907ca0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v00000000009087e0, 4;
    %store/vec4 v0000000000907de0_0, 0, 8;
    %vpi_call 3 316 "$display", "space=%d, memory_data=%b", v0000000000907ca0_0, v0000000000907de0_0 {0 0 0};
    %load/vec4 v0000000000907ca0_0;
    %addi 1, 0, 9;
    %store/vec4 v0000000000907ca0_0, 0, 9;
    %jmp T_12.0;
T_12.1 ;
    %vpi_call 3 319 "$fclose", v0000000000907980_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000906e40_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_000000000086d170;
T_13 ;
    %wait E_00000000008e0dc0;
    %load/vec4 v0000000000907d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000000000906f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v00000000008c6b80_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v00000000009087e0, 4;
    %load/vec4 v00000000008c6b80_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000009087e0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000008c6b80_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000009087e0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000008c6b80_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000009087e0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000906ee0_0, 0, 32;
    %vpi_call 3 332 "$display", "instruction =========================>  %b", v0000000000906ee0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000906e40_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000906e40_0, 0, 1;
T_13.2 ;
    %load/vec4 v0000000000908b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v00000000009077a0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v00000000008c6b80_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v00000000009087e0, 4, 0;
    %load/vec4 v00000000009077a0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000000008c6b80_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000009087e0, 4, 0;
    %load/vec4 v00000000009077a0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000000008c6b80_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000009087e0, 4, 0;
    %load/vec4 v00000000009077a0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000000008c6b80_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000009087e0, 4, 0;
    %delay 1, 0;
    %load/vec4 v00000000008c6b80_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v00000000009087e0, 4;
    %pad/u 32;
    %store/vec4 v0000000000906ee0_0, 0, 32;
    %load/vec4 v0000000000907d40_0;
    %store/vec4 v0000000000906e40_0, 0, 1;
T_13.4 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000000000086cff0;
T_14 ;
    %wait E_00000000008e1d80;
    %load/vec4 v00000000008c6a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v00000000008c64a0_0;
    %store/vec4 v00000000008c6860_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000000008c6400_0;
    %store/vec4 v00000000008c6860_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000000008a73c0;
T_15 ;
    %load/vec4 v00000000008c6540_0;
    %load/vec4 v00000000008c79e0_0;
    %load/vec4 v00000000008c5d20_0;
    %concat/vec4; draw_concat_vec4
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000008c5dc0_0, 0, 3;
    %load/vec4 v00000000008c5dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %jmp T_15.8;
T_15.0 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v00000000008c7080_0, 0, 6;
    %jmp T_15.8;
T_15.1 ;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v00000000008c7080_0, 0, 6;
    %jmp T_15.8;
T_15.2 ;
    %load/vec4 v00000000008c5f00_0;
    %store/vec4 v00000000008c7080_0, 0, 6;
    %jmp T_15.8;
T_15.3 ;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v00000000008c7080_0, 0, 6;
    %jmp T_15.8;
T_15.4 ;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v00000000008c7080_0, 0, 6;
    %jmp T_15.8;
T_15.5 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v00000000008c7080_0, 0, 6;
    %jmp T_15.8;
T_15.6 ;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v00000000008c7080_0, 0, 6;
    %jmp T_15.8;
T_15.7 ;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v00000000008c7080_0, 0, 6;
    %jmp T_15.8;
T_15.8 ;
    %pop/vec4 1;
    %end;
    .thread T_15;
    .scope S_0000000000864000;
T_16 ;
    %wait E_00000000008e1440;
    %load/vec4 v00000000008c74e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v00000000008c6360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000008c5fa0_0, 0, 5;
T_16.2 ;
    %load/vec4 v00000000008c5fa0_0;
    %store/vec4 v00000000008c7b20_0, 0, 5;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000000008c6360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v00000000008c7120_0;
    %store/vec4 v00000000008c5fa0_0, 0, 5;
T_16.4 ;
    %load/vec4 v00000000008c5fa0_0;
    %store/vec4 v00000000008c7b20_0, 0, 5;
    %vpi_call 3 406 "$display", "state =========================>  %b", v00000000008c5fa0_0 {0 0 0};
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000000000088d7d0;
T_17 ;
    %wait E_00000000008e1840;
    %load/vec4 v00000000008c7620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_17.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_17.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_17.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_17.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_17.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_17.21, 6;
    %pushi/vec4 16383, 0, 14;
    %store/vec4 v00000000008c5e60_0, 0, 14;
    %jmp T_17.23;
T_17.0 ;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v00000000008c5e60_0, 0, 14;
    %jmp T_17.23;
T_17.1 ;
    %pushi/vec4 66, 0, 14;
    %store/vec4 v00000000008c5e60_0, 0, 14;
    %jmp T_17.23;
T_17.2 ;
    %pushi/vec4 8812, 0, 14;
    %store/vec4 v00000000008c5e60_0, 0, 14;
    %jmp T_17.23;
T_17.3 ;
    %pushi/vec4 1132, 0, 14;
    %store/vec4 v00000000008c5e60_0, 0, 14;
    %jmp T_17.23;
T_17.4 ;
    %pushi/vec4 1028, 0, 14;
    %store/vec4 v00000000008c5e60_0, 0, 14;
    %jmp T_17.23;
T_17.5 ;
    %pushi/vec4 8456, 0, 14;
    %store/vec4 v00000000008c5e60_0, 0, 14;
    %jmp T_17.23;
T_17.6 ;
    %pushi/vec4 344, 0, 14;
    %store/vec4 v00000000008c5e60_0, 0, 14;
    %jmp T_17.23;
T_17.7 ;
    %pushi/vec4 408, 0, 14;
    %store/vec4 v00000000008c5e60_0, 0, 14;
    %jmp T_17.23;
T_17.8 ;
    %pushi/vec4 8664, 0, 14;
    %store/vec4 v00000000008c5e60_0, 0, 14;
    %jmp T_17.23;
T_17.9 ;
    %pushi/vec4 24, 0, 14;
    %store/vec4 v00000000008c5e60_0, 0, 14;
    %jmp T_17.23;
T_17.10 ;
    %pushi/vec4 88, 0, 14;
    %store/vec4 v00000000008c5e60_0, 0, 14;
    %jmp T_17.23;
T_17.11 ;
    %pushi/vec4 216, 0, 14;
    %store/vec4 v00000000008c5e60_0, 0, 14;
    %jmp T_17.23;
T_17.12 ;
    %pushi/vec4 2176, 0, 14;
    %store/vec4 v00000000008c5e60_0, 0, 14;
    %jmp T_17.23;
T_17.13 ;
    %pushi/vec4 4096, 0, 14;
    %store/vec4 v00000000008c5e60_0, 0, 14;
    %jmp T_17.23;
T_17.14 ;
    %pushi/vec4 338, 0, 14;
    %store/vec4 v00000000008c5e60_0, 0, 14;
    %jmp T_17.23;
T_17.15 ;
    %pushi/vec4 1348, 0, 14;
    %store/vec4 v00000000008c5e60_0, 0, 14;
    %jmp T_17.23;
T_17.16 ;
    %pushi/vec4 1350, 0, 14;
    %store/vec4 v00000000008c5e60_0, 0, 14;
    %jmp T_17.23;
T_17.17 ;
    %pushi/vec4 840, 0, 14;
    %store/vec4 v00000000008c5e60_0, 0, 14;
    %jmp T_17.23;
T_17.18 ;
    %pushi/vec4 339, 0, 14;
    %store/vec4 v00000000008c5e60_0, 0, 14;
    %jmp T_17.23;
T_17.19 ;
    %pushi/vec4 356, 0, 14;
    %store/vec4 v00000000008c5e60_0, 0, 14;
    %jmp T_17.23;
T_17.20 ;
    %pushi/vec4 375, 0, 14;
    %store/vec4 v00000000008c5e60_0, 0, 14;
    %jmp T_17.23;
T_17.21 ;
    %pushi/vec4 320, 0, 14;
    %store/vec4 v00000000008c5e60_0, 0, 14;
    %jmp T_17.23;
T_17.23 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000000000863e80;
T_18 ;
    %wait E_00000000008e0e00;
    %load/vec4 v00000000008c62c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.1;
T_18.0 ;
    %vpi_call 3 487 "$display", "OpCode =========================>  %b", v00000000008c67c0_0 {0 0 0};
    %load/vec4 v00000000008c7a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_18.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_18.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_18.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_18.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_18.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_18.17, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_18.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_18.19, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_18.20, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_18.21, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_18.22, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_18.23, 6;
    %jmp T_18.24;
T_18.2 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.24;
T_18.3 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.24;
T_18.4 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.24;
T_18.5 ;
    %load/vec4 v00000000008c6e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.25, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.26;
T_18.25 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
T_18.26 ;
    %jmp T_18.24;
T_18.6 ;
    %load/vec4 v00000000008c67c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_18.27, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_18.28, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_18.29, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_18.30, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_18.31, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_18.32, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_18.33, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_18.34, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_18.35, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_18.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_18.37, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_18.38, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_18.39, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_18.40, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_18.41, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_18.42, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_18.43, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_18.44, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_18.45, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_18.46, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_18.47, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_18.48, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_18.49, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_18.50, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_18.51, 6;
    %jmp T_18.52;
T_18.27 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.52;
T_18.28 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.52;
T_18.29 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.52;
T_18.30 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.52;
T_18.31 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.52;
T_18.32 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.52;
T_18.33 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.52;
T_18.34 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.52;
T_18.35 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.52;
T_18.36 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.52;
T_18.37 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.52;
T_18.38 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.52;
T_18.39 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.52;
T_18.40 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.52;
T_18.41 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.52;
T_18.42 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.52;
T_18.43 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.52;
T_18.44 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.52;
T_18.45 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.52;
T_18.46 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.52;
T_18.47 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.52;
T_18.48 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.52;
T_18.49 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.52;
T_18.50 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.52;
T_18.51 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.52;
T_18.52 ;
    %pop/vec4 1;
    %jmp T_18.24;
T_18.7 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.24;
T_18.8 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.24;
T_18.9 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.24;
T_18.10 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.24;
T_18.11 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.24;
T_18.12 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.24;
T_18.13 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.24;
T_18.14 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.24;
T_18.15 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.24;
T_18.16 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.24;
T_18.17 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.24;
T_18.18 ;
    %load/vec4 v00000000008c6e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.53, 8;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.54;
T_18.53 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
T_18.54 ;
    %jmp T_18.24;
T_18.19 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.24;
T_18.20 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.24;
T_18.21 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.24;
T_18.22 ;
    %load/vec4 v00000000008c6e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.55, 8;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.56;
T_18.55 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
T_18.56 ;
    %jmp T_18.24;
T_18.23 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000008c6f40_0, 0, 5;
    %jmp T_18.24;
T_18.24 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000000000880f40;
T_19 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000000000090d4a0_0, 0, 9;
    %end;
    .thread T_19;
    .scope S_0000000000880dc0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090cfa0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0000000000880dc0;
T_21 ;
    %delay 10, 0;
    %load/vec4 v000000000090cfa0_0;
    %inv;
    %store/vec4 v000000000090cfa0_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000880dc0;
T_22 ;
    %delay 500, 0;
    %vpi_call 2 13 "$stop" {0 0 0};
    %end;
    .thread T_22;
    .scope S_0000000000880dc0;
T_23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090e3a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000090e3a0_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0000000000880dc0;
T_24 ;
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "mipsTester.v";
    "./mips.v";
