#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar  5 17:46:02 2021
# Process ID: 3688
# Current directory: C:/Users/Dj/Desktop/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3560 C:\Users\Dj\Desktop\vivado\miz_sys.xpr
# Log file: C:/Users/Dj/Desktop/vivado/vivado.log
# Journal file: C:/Users/Dj/Desktop/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Dj/Desktop/vivado/miz_sys.xpr
INFO: [Project 1-313] Project file moved from 'L:/REV2019/MZ7XAB/04_example_HLS_IMAGE/04_example_HLS_IMAGE/CH11_fastcorner/prj/vivado_project/fast_corners/miz_sys' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Dj/Desktop/vivado/user_src'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'miz_sys.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
miz_sys_axi_vdma_0_0
miz_sys_auto_pc_0
miz_sys_axi_mem_intercon_0
miz_sys_processing_system7_0_axi_periph_0
miz_sys_v_axi4s_vid_out_0_0
miz_sys_rst_processing_system7_0_50M_0
miz_sys_v_tc_0_0
miz_sys_axi_vdma_1_0
miz_sys_clk_wiz_0_0
miz_sys_xbar_0
miz_sys_xbar_1
miz_sys_auto_pc_1

INFO: [Project 1-230] Project 'miz_sys.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 716.496 ; gain = 129.730
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd}
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
ERROR: [#UNDEF] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
INFO: [BD 41-1808] Open Block Design has been cancelled.
INFO: [Common 17-344] 'open_bd_design' was cancelled
upgrade_ip [get_ips  {miz_sys_v_axi4s_vid_out_0_0 miz_sys_v_tc_0_0 miz_sys_axi_mem_intercon_0 miz_sys_axi_vdma_0_0 miz_sys_clk_wiz_0_0 miz_sys_rst_processing_system7_0_50M_0 miz_sys_processing_system7_0_axi_periph_0 miz_sys_axi_vdma_1_0}] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_1
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:user:HDMI_FPGA_ML:1.0 - HDMI_FPGA_ML_0
Adding cell -- osrc.cn:hls:hls_fast_corner:1.0 - hls_fast_corner_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /HDMI_FPGA_ML_0/PXLCLK_I(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/vid_io_out_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /HDMI_FPGA_ML_0/RST_N(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /HDMI_FPGA_ML_0/PXLCLK_5X_I(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /HDMI_CLK_P(clk) and /HDMI_FPGA_ML_0/HDMI_CLK_P(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /HDMI_CLK_N(clk) and /HDMI_FPGA_ML_0/HDMI_CLK_N(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <miz_sys> from BD file <C:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd>
Upgrading 'C:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd'
INFO: [IP_Flow 19-3422] Upgraded miz_sys_axi_mem_intercon_0 (AXI Interconnect 2.1) from revision 16 to revision 19
INFO: [IP_Flow 19-3422] Upgraded miz_sys_axi_vdma_0_0 (AXI Video Direct Memory Access 6.3) from revision 3 to revision 6
INFO: [IP_Flow 19-3422] Upgraded miz_sys_axi_vdma_1_0 (AXI Video Direct Memory Access 6.3) from revision 3 to revision 6
INFO: [IP_Flow 19-1972] Upgraded miz_sys_clk_wiz_0_0 from Clocking Wizard 5.4 to Clocking Wizard 6.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /HDMI_FPGA_ML_0/PXLCLK_I(undef) and /clk_wiz_0_upgraded_ipi/clk_out1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /HDMI_FPGA_ML_0/PXLCLK_5X_I(undef) and /clk_wiz_0_upgraded_ipi/clk_out2(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/aclken(ce) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/aresetn(rst) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/vid_io_out_ce(ce) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_tc_0/clken(ce) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_tc_0/resetn(rst) and /clk_wiz_0_upgraded_ipi/locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /HDMI_FPGA_ML_0/RST_N(rst) and /clk_wiz_0_upgraded_ipi/locked(undef)
INFO: [IP_Flow 19-3422] Upgraded miz_sys_processing_system7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 16 to revision 19
INFO: [IP_Flow 19-3422] Upgraded miz_sys_rst_processing_system7_0_50M_0 (Processor System Reset 5.0) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded miz_sys_v_axi4s_vid_out_0_0 (AXI4-Stream to Video Out 4.0) from revision 8 to revision 10
WARNING: [IP_Flow 19-4698] Upgrade has added port 'fifo_read_level'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'miz_sys_v_axi4s_vid_out_0_0'. These changes may impact your design.
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0_upgraded_ipi/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0_upgraded_ipi/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0_upgraded_ipi/vid_io_out_ce(ce)
INFO: [IP_Flow 19-3422] Upgraded miz_sys_v_tc_0_0 (Video Timing Controller 6.1) from revision 12 to revision 13
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0_upgraded_ipi/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0_upgraded_ipi/resetn(rst)
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'miz_sys_v_axi4s_vid_out_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/Dj/Desktop/vivado/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\Dj\Desktop\vivado\miz_sys.srcs\sources_1\bd\miz_sys\miz_sys.bd> 
INFO: [BD 41-2124] The block design file <C:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd> has changed from an XML format to a JSON format. All flows are expected to work as in prior versions of Vivado. Please contact your Xilinx Support representative, in case of any issues.
Wrote  : <C:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ui/bd_c8dce80c.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Dj/Desktop/vivado/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1024.934 ; gain = 113.547
export_ip_user_files -of_objects [get_ips {miz_sys_v_axi4s_vid_out_0_0 miz_sys_v_tc_0_0 miz_sys_axi_mem_intercon_0 miz_sys_axi_vdma_0_0 miz_sys_clk_wiz_0_0 miz_sys_rst_processing_system7_0_50M_0 miz_sys_processing_system7_0_axi_periph_0 miz_sys_axi_vdma_1_0}] -no_script -sync -force -quiet
set_property synth_checkpoint_mode Hierarchical [get_files  C:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd]
generate_target all [get_files  C:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /v_axi4s_vid_out_0/video_in(3) and /axi_vdma_0/M_AXIS_MM2S(4)
Wrote  : <C:\Users\Dj\Desktop\vivado\miz_sys.srcs\sources_1\bd\miz_sys\miz_sys.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/v_axi4s_vid_out_0/s_axis_video_tdata'(24) to net 'axi_vdma_0_M_AXIS_MM2S_TDATA'(32) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/synth/miz_sys.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/v_axi4s_vid_out_0/s_axis_video_tdata'(24) to net 'axi_vdma_0_M_AXIS_MM2S_TDATA'(32) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/sim/miz_sys.v
VHDL Output written to : C:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/hdl/miz_sys_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_FPGA_ML_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_fast_corner_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ip/miz_sys_auto_pc_0/miz_sys_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/ip/miz_sys_auto_pc_1/miz_sys_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/hw_handoff/miz_sys.hwh
Generated Block Design Tcl file C:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/hw_handoff/miz_sys_bd.tcl
Generated Hardware Definition File C:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/synth/miz_sys.hwdef
generate_target: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1207.719 ; gain = 164.758
export_ip_user_files -of_objects [get_files C:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd]
launch_runs -jobs 4 {miz_sys_processing_system7_0_0_synth_1 miz_sys_axi_vdma_0_0_synth_1 miz_sys_rst_processing_system7_0_50M_0_synth_1 miz_sys_axi_vdma_1_0_synth_1 miz_sys_v_tc_0_0_synth_1 miz_sys_v_axi4s_vid_out_0_0_synth_1 miz_sys_clk_wiz_0_0_synth_1 miz_sys_HDMI_FPGA_ML_0_0_synth_1 miz_sys_util_vector_logic_0_0_synth_1 miz_sys_hls_fast_corner_0_1_synth_1 miz_sys_xbar_1_synth_1 miz_sys_xbar_0_synth_1 miz_sys_auto_pc_0_synth_1 miz_sys_auto_pc_1_synth_1}
[Fri Mar  5 17:49:55 2021] Launched miz_sys_processing_system7_0_0_synth_1, miz_sys_axi_vdma_0_0_synth_1, miz_sys_rst_processing_system7_0_50M_0_synth_1, miz_sys_axi_vdma_1_0_synth_1, miz_sys_v_tc_0_0_synth_1, miz_sys_v_axi4s_vid_out_0_0_synth_1, miz_sys_clk_wiz_0_0_synth_1, miz_sys_HDMI_FPGA_ML_0_0_synth_1, miz_sys_util_vector_logic_0_0_synth_1, miz_sys_hls_fast_corner_0_1_synth_1, miz_sys_xbar_1_synth_1, miz_sys_xbar_0_synth_1, miz_sys_auto_pc_0_synth_1, miz_sys_auto_pc_1_synth_1...
Run output will be captured here:
miz_sys_processing_system7_0_0_synth_1: C:/Users/Dj/Desktop/vivado/miz_sys.runs/miz_sys_processing_system7_0_0_synth_1/runme.log
miz_sys_axi_vdma_0_0_synth_1: C:/Users/Dj/Desktop/vivado/miz_sys.runs/miz_sys_axi_vdma_0_0_synth_1/runme.log
miz_sys_rst_processing_system7_0_50M_0_synth_1: C:/Users/Dj/Desktop/vivado/miz_sys.runs/miz_sys_rst_processing_system7_0_50M_0_synth_1/runme.log
miz_sys_axi_vdma_1_0_synth_1: C:/Users/Dj/Desktop/vivado/miz_sys.runs/miz_sys_axi_vdma_1_0_synth_1/runme.log
miz_sys_v_tc_0_0_synth_1: C:/Users/Dj/Desktop/vivado/miz_sys.runs/miz_sys_v_tc_0_0_synth_1/runme.log
miz_sys_v_axi4s_vid_out_0_0_synth_1: C:/Users/Dj/Desktop/vivado/miz_sys.runs/miz_sys_v_axi4s_vid_out_0_0_synth_1/runme.log
miz_sys_clk_wiz_0_0_synth_1: C:/Users/Dj/Desktop/vivado/miz_sys.runs/miz_sys_clk_wiz_0_0_synth_1/runme.log
miz_sys_HDMI_FPGA_ML_0_0_synth_1: C:/Users/Dj/Desktop/vivado/miz_sys.runs/miz_sys_HDMI_FPGA_ML_0_0_synth_1/runme.log
miz_sys_util_vector_logic_0_0_synth_1: C:/Users/Dj/Desktop/vivado/miz_sys.runs/miz_sys_util_vector_logic_0_0_synth_1/runme.log
miz_sys_hls_fast_corner_0_1_synth_1: C:/Users/Dj/Desktop/vivado/miz_sys.runs/miz_sys_hls_fast_corner_0_1_synth_1/runme.log
miz_sys_xbar_1_synth_1: C:/Users/Dj/Desktop/vivado/miz_sys.runs/miz_sys_xbar_1_synth_1/runme.log
miz_sys_xbar_0_synth_1: C:/Users/Dj/Desktop/vivado/miz_sys.runs/miz_sys_xbar_0_synth_1/runme.log
miz_sys_auto_pc_0_synth_1: C:/Users/Dj/Desktop/vivado/miz_sys.runs/miz_sys_auto_pc_0_synth_1/runme.log
miz_sys_auto_pc_1_synth_1: C:/Users/Dj/Desktop/vivado/miz_sys.runs/miz_sys_auto_pc_1_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1245.703 ; gain = 29.852
export_simulation -of_objects [get_files C:/Users/Dj/Desktop/vivado/miz_sys.srcs/sources_1/bd/miz_sys/miz_sys.bd] -directory C:/Users/Dj/Desktop/vivado/miz_sys.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Dj/Desktop/vivado/miz_sys.ip_user_files -ipstatic_source_dir C:/Users/Dj/Desktop/vivado/miz_sys.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Dj/Desktop/vivado/miz_sys.cache/compile_simlib/modelsim} {questa=C:/Users/Dj/Desktop/vivado/miz_sys.cache/compile_simlib/questa} {riviera=C:/Users/Dj/Desktop/vivado/miz_sys.cache/compile_simlib/riviera} {activehdl=C:/Users/Dj/Desktop/vivado/miz_sys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run miz_sys_xbar_1_synth_1
reset_run miz_sys_xbar_0_synth_1
reset_run miz_sys_auto_pc_0_synth_1
reset_run miz_sys_auto_pc_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1278.246 ; gain = 0.000
reset_run miz_sys_axi_vdma_0_0_synth_1
reset_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1278.246 ; gain = 0.000
reset_run miz_sys_axi_vdma_1_0_synth_1
reset_run miz_sys_util_vector_logic_0_0_synth_1
reset_run miz_sys_hls_fast_corner_0_1_synth_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Dj/Desktop/vivado/miz_sys.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar  5 18:00:25 2021] Launched miz_sys_axi_vdma_0_0_synth_1, miz_sys_axi_vdma_1_0_synth_1, miz_sys_util_vector_logic_0_0_synth_1, miz_sys_hls_fast_corner_0_1_synth_1, miz_sys_xbar_1_synth_1, miz_sys_xbar_0_synth_1, miz_sys_auto_pc_0_synth_1, miz_sys_auto_pc_1_synth_1, synth_1...
Run output will be captured here:
miz_sys_axi_vdma_0_0_synth_1: C:/Users/Dj/Desktop/vivado/miz_sys.runs/miz_sys_axi_vdma_0_0_synth_1/runme.log
miz_sys_axi_vdma_1_0_synth_1: C:/Users/Dj/Desktop/vivado/miz_sys.runs/miz_sys_axi_vdma_1_0_synth_1/runme.log
miz_sys_util_vector_logic_0_0_synth_1: C:/Users/Dj/Desktop/vivado/miz_sys.runs/miz_sys_util_vector_logic_0_0_synth_1/runme.log
miz_sys_hls_fast_corner_0_1_synth_1: C:/Users/Dj/Desktop/vivado/miz_sys.runs/miz_sys_hls_fast_corner_0_1_synth_1/runme.log
miz_sys_xbar_1_synth_1: C:/Users/Dj/Desktop/vivado/miz_sys.runs/miz_sys_xbar_1_synth_1/runme.log
miz_sys_xbar_0_synth_1: C:/Users/Dj/Desktop/vivado/miz_sys.runs/miz_sys_xbar_0_synth_1/runme.log
miz_sys_auto_pc_0_synth_1: C:/Users/Dj/Desktop/vivado/miz_sys.runs/miz_sys_auto_pc_0_synth_1/runme.log
miz_sys_auto_pc_1_synth_1: C:/Users/Dj/Desktop/vivado/miz_sys.runs/miz_sys_auto_pc_1_synth_1/runme.log
synth_1: C:/Users/Dj/Desktop/vivado/miz_sys.runs/synth_1/runme.log
[Fri Mar  5 18:00:26 2021] Launched impl_1...
Run output will be captured here: C:/Users/Dj/Desktop/vivado/miz_sys.runs/impl_1/runme.log
file copy -force C:/Users/Dj/Desktop/vivado/miz_sys.runs/impl_1/miz_sys_wrapper.sysdef C:/Users/Dj/Desktop/vivado/miz_sys.sdk/miz_sys_wrapper.hdf

launch_sdk -workspace C:/Users/Dj/Desktop/vivado/miz_sys.sdk -hwspec C:/Users/Dj/Desktop/vivado/miz_sys.sdk/miz_sys_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Dj/Desktop/vivado/miz_sys.sdk -hwspec C:/Users/Dj/Desktop/vivado/miz_sys.sdk/miz_sys_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/Users/Dj/Desktop/vivado/miz_sys.runs/impl_1/miz_sys_wrapper.sysdef C:/Users/Dj/Desktop/vivado/miz_sys.sdk/miz_sys_wrapper.hdf

launch_sdk -workspace C:/Users/Dj/Desktop/vivado/miz_sys.sdk -hwspec C:/Users/Dj/Desktop/vivado/miz_sys.sdk/miz_sys_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Dj/Desktop/vivado/miz_sys.sdk -hwspec C:/Users/Dj/Desktop/vivado/miz_sys.sdk/miz_sys_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar  5 18:17:55 2021...
