Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Thu Apr  3 20:51:43 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/sha_stream_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/C_3_fu_136_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.246ns (7.584%)  route 2.998ns (92.416%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_clk
    SLICE_X70Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y68         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/Q
                         net (fo=44, routed)          0.892     1.002    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_state10
    SLICE_X58Y41         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     1.099 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/i_3_fu_132[5]_i_1__0/O
                         net (fo=170, routed)         1.441     2.540    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_NS_fsm11_out
    SLICE_X68Y68         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.068     2.608 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/D_2_fu_140[31]_i_1__0/O
                         net (fo=96, routed)          0.665     3.273    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144
    SLICE_X65Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/C_3_fu_136_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_clk
    SLICE_X65Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/C_3_fu_136_reg[5]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X65Y60         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061     7.925    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/C_3_fu_136_reg[5]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -3.273    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.246ns (7.584%)  route 2.998ns (92.416%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_clk
    SLICE_X70Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y68         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/Q
                         net (fo=44, routed)          0.892     1.002    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_state10
    SLICE_X58Y41         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     1.099 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/i_3_fu_132[5]_i_1__0/O
                         net (fo=170, routed)         1.441     2.540    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_NS_fsm11_out
    SLICE_X68Y68         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.068     2.608 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/D_2_fu_140[31]_i_1__0/O
                         net (fo=96, routed)          0.665     3.273    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144
    SLICE_X65Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_clk
    SLICE_X65Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[3]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X65Y60         FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061     7.925    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[3]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -3.273    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.246ns (7.584%)  route 2.998ns (92.416%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_clk
    SLICE_X70Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y68         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/Q
                         net (fo=44, routed)          0.892     1.002    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_state10
    SLICE_X58Y41         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     1.099 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/i_3_fu_132[5]_i_1__0/O
                         net (fo=170, routed)         1.441     2.540    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_NS_fsm11_out
    SLICE_X68Y68         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.068     2.608 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/D_2_fu_140[31]_i_1__0/O
                         net (fo=96, routed)          0.665     3.273    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144
    SLICE_X65Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_clk
    SLICE_X65Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[7]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X65Y60         FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061     7.925    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[7]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -3.273    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/C_3_fu_136_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.246ns (7.588%)  route 2.996ns (92.412%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_clk
    SLICE_X70Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y68         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/Q
                         net (fo=44, routed)          0.892     1.002    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_state10
    SLICE_X58Y41         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     1.099 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/i_3_fu_132[5]_i_1__0/O
                         net (fo=170, routed)         1.441     2.540    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_NS_fsm11_out
    SLICE_X68Y68         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.068     2.608 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/D_2_fu_140[31]_i_1__0/O
                         net (fo=96, routed)          0.663     3.271    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144
    SLICE_X65Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/C_3_fu_136_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_clk
    SLICE_X65Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/C_3_fu_136_reg[4]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X65Y60         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     7.925    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/C_3_fu_136_reg[4]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                  4.654    

Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.246ns (7.588%)  route 2.996ns (92.412%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_clk
    SLICE_X70Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y68         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/Q
                         net (fo=44, routed)          0.892     1.002    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_state10
    SLICE_X58Y41         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     1.099 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/i_3_fu_132[5]_i_1__0/O
                         net (fo=170, routed)         1.441     2.540    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_NS_fsm11_out
    SLICE_X68Y68         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.068     2.608 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/D_2_fu_140[31]_i_1__0/O
                         net (fo=96, routed)          0.663     3.271    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144
    SLICE_X65Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_clk
    SLICE_X65Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[2]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X65Y60         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     7.925    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[2]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                  4.654    

Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.246ns (7.588%)  route 2.996ns (92.412%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_clk
    SLICE_X70Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y68         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/Q
                         net (fo=44, routed)          0.892     1.002    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_state10
    SLICE_X58Y41         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     1.099 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/i_3_fu_132[5]_i_1__0/O
                         net (fo=170, routed)         1.441     2.540    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_NS_fsm11_out
    SLICE_X68Y68         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.068     2.608 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/D_2_fu_140[31]_i_1__0/O
                         net (fo=96, routed)          0.663     3.271    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144
    SLICE_X65Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_clk
    SLICE_X65Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[6]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X65Y60         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     7.925    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[6]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                  4.654    

Slack (MET) :             4.694ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/B_11_reg_317_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 1.611ns (49.728%)  route 1.629ns (50.272%))
  Logic Levels:           7  (CARRY8=4 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X4Y8          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.972     1.048 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=6, routed)           0.750     1.798    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/DOUTADOUT[0]
    SLICE_X67Y63         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.100     1.898 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317[7]_i_9__0/O
                         net (fo=2, routed)           0.353     2.251    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317[7]_i_9__0_n_14
    SLICE_X67Y63         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     2.349 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317[7]_i_16__0/O
                         net (fo=1, routed)           0.009     2.358    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317[7]_i_16__0_n_14
    SLICE_X67Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.544 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[7]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.570    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[7]_i_2__0_n_14
    SLICE_X67Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.585 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[15]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.611    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[15]_i_2__0_n_14
    SLICE_X67Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.626 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[23]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.652    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[23]_i_2__0_n_14
    SLICE_X67Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     2.719 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[31]_i_3__0/O[2]
                         net (fo=1, routed)           0.423     3.142    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/A_10_fu_809_p2[26]
    SLICE_X67Y69         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     3.300 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317[26]_i_1__0/O
                         net (fo=1, routed)           0.016     3.316    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U_n_147
    SLICE_X67Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/B_11_reg_317_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_clk
    SLICE_X67Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/B_11_reg_317_reg[26]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X67Y69         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/B_11_reg_317_reg[26]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.316    
  -------------------------------------------------------------------
                         slack                                  4.694    

Slack (MET) :             4.696ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/B_11_reg_317_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 1.572ns (48.555%)  route 1.666ns (51.445%))
  Logic Levels:           7  (CARRY8=4 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X4Y8          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.972     1.048 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=6, routed)           0.750     1.798    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/DOUTADOUT[0]
    SLICE_X67Y63         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.100     1.898 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317[7]_i_9__0/O
                         net (fo=2, routed)           0.353     2.251    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317[7]_i_9__0_n_14
    SLICE_X67Y63         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     2.349 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317[7]_i_16__0/O
                         net (fo=1, routed)           0.009     2.358    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317[7]_i_16__0_n_14
    SLICE_X67Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.544 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[7]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.570    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[7]_i_2__0_n_14
    SLICE_X67Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.585 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[15]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.611    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[15]_i_2__0_n_14
    SLICE_X67Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.626 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[23]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.652    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[23]_i_2__0_n_14
    SLICE_X67Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     2.728 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[31]_i_3__0/O[1]
                         net (fo=1, routed)           0.460     3.188    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/A_10_fu_809_p2[25]
    SLICE_X67Y71         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110     3.298 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_11_reg_317[25]_i_1__0/O
                         net (fo=1, routed)           0.016     3.314    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U_n_148
    SLICE_X67Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/B_11_reg_317_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_clk
    SLICE_X67Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/B_11_reg_317_reg[25]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X67Y71         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/B_11_reg_317_reg[25]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.314    
  -------------------------------------------------------------------
                         slack                                  4.696    

Slack (MET) :             4.703ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/B_12_reg_340_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.564ns (48.404%)  route 1.667ns (51.596%))
  Logic Levels:           7  (CARRY8=4 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X4Y8          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.890     0.966 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTBDOUT[4]
                         net (fo=6, routed)           1.059     2.025    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/DOUTBDOUT[4]
    SLICE_X69Y63         LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.101     2.126 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_12_reg_340[7]_i_5__0/O
                         net (fo=2, routed)           0.169     2.295    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_12_reg_340[7]_i_5__0_n_14
    SLICE_X69Y63         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     2.418 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_12_reg_340[7]_i_12__0/O
                         net (fo=1, routed)           0.011     2.429    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_12_reg_340[7]_i_12__0_n_14
    SLICE_X69Y63         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.584 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_12_reg_340_reg[7]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.610    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_12_reg_340_reg[7]_i_2__0_n_14
    SLICE_X69Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.625 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_12_reg_340_reg[15]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.651    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_12_reg_340_reg[15]_i_2__0_n_14
    SLICE_X69Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.666 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_12_reg_340_reg[23]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.692    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_12_reg_340_reg[23]_i_2__0_n_14
    SLICE_X69Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.808 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_12_reg_340_reg[31]_i_3__0/O[5]
                         net (fo=1, routed)           0.302     3.110    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/A_11_fu_979_p2[29]
    SLICE_X68Y69         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149     3.259 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_12_reg_340[29]_i_1__0/O
                         net (fo=1, routed)           0.048     3.307    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U_n_80
    SLICE_X68Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/B_12_reg_340_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_clk
    SLICE_X68Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/B_12_reg_340_reg[29]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X68Y69         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/B_12_reg_340_reg[29]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.307    
  -------------------------------------------------------------------
                         slack                                  4.703    

Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/B_10_reg_296_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 1.531ns (47.543%)  route 1.689ns (52.457%))
  Logic Levels:           7  (CARRY8=4 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X4Y8          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.908     0.984 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTBDOUT[3]
                         net (fo=6, routed)           0.862     1.846    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/DOUTBDOUT[3]
    SLICE_X65Y64         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     1.956 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_10_reg_296[7]_i_6__0/O
                         net (fo=2, routed)           0.194     2.150    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_10_reg_296[7]_i_6__0_n_14
    SLICE_X65Y64         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     2.274 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_10_reg_296[7]_i_13__0/O
                         net (fo=1, routed)           0.014     2.288    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_10_reg_296[7]_i_13__0_n_14
    SLICE_X65Y64         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     2.444 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_10_reg_296_reg[7]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.470    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_10_reg_296_reg[7]_i_2__0_n_14
    SLICE_X65Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.485 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_10_reg_296_reg[15]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.511    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_10_reg_296_reg[15]_i_2__0_n_14
    SLICE_X65Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.526 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_10_reg_296_reg[23]_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     2.552    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_10_reg_296_reg[23]_i_2__0_n_14
    SLICE_X65Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     2.619 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_10_reg_296_reg[31]_i_2__0/O[2]
                         net (fo=1, routed)           0.525     3.144    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/A_9_fu_661_p2[26]
    SLICE_X68Y67         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     3.280 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U/B_10_reg_296[26]_i_1__0/O
                         net (fo=1, routed)           0.016     3.296    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U_n_180
    SLICE_X68Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/B_10_reg_296_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2665, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_clk
    SLICE_X68Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/B_10_reg_296_reg[26]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X68Y67         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/B_10_reg_296_reg[26]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.296    
  -------------------------------------------------------------------
                         slack                                  4.713    




