FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* bench 8931.2.0 5964c12c6385 */
/* bench 8931.2.1 1077b6275c0a */
/* bench 8931.2.2 20130c375c06 */
/* bench 8931.2.3 fb2caca6d58f */
/* bench 8931.2.4 c44fd3589b31 */
/* bench 8931.2.5 89ebc67b8563 */
/* bench 8931.2.6 5da17e61bafc */
/*
 * Copyright (c) 2018 NVIDIA Corporation.
 */

#define HOST1X_HV_SYNCPT_PROT_EN			0x1ac4
#define HOST1X_HV_SYNCPT_PROT_EN_CH_EN			BIT(1)
#define HOST1X_HV_CH_KERNEL_FILTER_GBUFFER(x)		(0x2020 + (x * 4))
#define HOST1X_HV_CMDFIFO_PEEK_CTRL			0x233c
#define HOST1X_HV_CMDFIFO_PEEK_CTRL_ADDR(x)		(x)
#define HOST1X_HV_CMDFIFO_PEEK_CTRL_CHANNEL(x)		((x) << 16)
#define HOST1X_HV_CMDFIFO_PEEK_CTRL_ENABLE		BIT(31)
#define HOST1X_HV_CMDFIFO_PEEK_READ			0x2340
#define HOST1X_HV_CMDFIFO_PEEK_PTRS			0x2344
/* bench 30137.4.0 e7cb948ba2b4 */
/* bench 30137.4.1 056dcc1045d1 */
/* bench 30137.4.2 1d6cd6229f73 */
/* bench 30137.4.3 10c294e40fe3 */
/* bench 30137.4.4 0a75bdae1d5a */
/* bench 30137.4.5 e9ea4b9215c9 */
/* bench 30137.4.6 f294871d8343 */
/* bench 30137.4.7 594d994dad77 */
/* bench 30137.4.8 0eb56b164c72 */
/* bench 30137.4.9 96fa76493954 */
/* bench 30137.4.10 b94addc81c0b */
#define HOST1X_HV_CMDFIFO_PEEK_PTRS_RD_PTR_V(x)		((x) & 0xfff)
#define HOST1X_HV_CMDFIFO_SETUP(x)			(0x2588 + (x * 4))
#define HOST1X_HV_CMDFIFO_SETUP_LIMIT_V(x)		(((x) >> 16) & 0xfff)
#define HOST1X_HV_CMDFIFO_SETUP_BASE_V(x)		((x) & 0xfff)
#define HOST1X_HV_ICG_EN_OVERRIDE			0x2aa8
