INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/thoma/OneDrive/Desktop/logic-analyzer/logic-analyzer.srcs/sim_1/top_level_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_level_tb'
