#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jan 27 20:19:05 2024
# Process ID: 3264
# Current directory: C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.runs/synth_1
# Command line: vivado.exe -log board_cronometro.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source board_cronometro.tcl
# Log file: C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.runs/synth_1/board_cronometro.vds
# Journal file: C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.runs/synth_1\vivado.jou
# Running On: MSI, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16870 MB
#-----------------------------------------------------------
source board_cronometro.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 474.625 ; gain = 200.301
Command: read_checkpoint -auto_incremental -incremental {C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/utils_1/imports/synth_1/board_cronometro.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/utils_1/imports/synth_1/board_cronometro.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top board_cronometro -part xc7a12ticsg325-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22172
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1275.680 ; gain = 411.438
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:82]
INFO: [Synth 8-638] synthesizing module 'board_cronometro' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/new/board_cronometro.vhd:19]
INFO: [Synth 8-3491] module 'cronometro' declared at 'C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/new/cronometro.vhd:9' bound to instance 'crono' of component 'cronometro' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/new/board_cronometro.vhd:50]
INFO: [Synth 8-638] synthesizing module 'cronometro' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/new/cronometro.vhd:23]
INFO: [Synth 8-3491] module 'mux_2_1' declared at 'C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/3_MUX16_1/mux_2_1.vhd:11' bound to instance 'mux_minuti' of component 'mux_2_1' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/new/cronometro.vhd:58]
INFO: [Synth 8-638] synthesizing module 'mux_2_1_dataflow' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/3_MUX16_1/mux_2_1.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'mux_2_1_dataflow' (0#1) [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/3_MUX16_1/mux_2_1.vhd:70]
INFO: [Synth 8-3491] module 'mux_2_1' declared at 'C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/3_MUX16_1/mux_2_1.vhd:11' bound to instance 'mux_ore' of component 'mux_2_1' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/new/cronometro.vhd:66]
INFO: [Synth 8-3491] module 'mux_2_1' declared at 'C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/3_MUX16_1/mux_2_1.vhd:11' bound to instance 'rst_secondi' of component 'mux_2_1' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/new/cronometro.vhd:74]
INFO: [Synth 8-3491] module 'mux_2_1' declared at 'C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/3_MUX16_1/mux_2_1.vhd:11' bound to instance 'rst_minuti' of component 'mux_2_1' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/new/cronometro.vhd:82]
INFO: [Synth 8-3491] module 'mux_2_1' declared at 'C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/3_MUX16_1/mux_2_1.vhd:11' bound to instance 'rst_ore' of component 'mux_2_1' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/new/cronometro.vhd:90]
	Parameter n bound to: 6 - type: integer 
	Parameter max bound to: 59 - type: integer 
INFO: [Synth 8-3491] module 'contatore_modn' declared at 'C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/10_SISTEMA/contatore_modn.vhd:5' bound to instance 'contatore_secondi' of component 'contatore_modn' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/new/cronometro.vhd:98]
INFO: [Synth 8-638] synthesizing module 'contatore_modn' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/10_SISTEMA/contatore_modn.vhd:21]
	Parameter n bound to: 6 - type: integer 
	Parameter max bound to: 59 - type: integer 
WARNING: [Synth 8-614] signal 'load' is read in the process but is not in the sensitivity list [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/10_SISTEMA/contatore_modn.vhd:27]
WARNING: [Synth 8-614] signal 'init' is read in the process but is not in the sensitivity list [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/10_SISTEMA/contatore_modn.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'contatore_modn' (0#1) [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/10_SISTEMA/contatore_modn.vhd:21]
	Parameter n bound to: 6 - type: integer 
	Parameter max bound to: 59 - type: integer 
INFO: [Synth 8-3491] module 'contatore_modn' declared at 'C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/10_SISTEMA/contatore_modn.vhd:5' bound to instance 'contatore_minuti' of component 'contatore_modn' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/new/cronometro.vhd:113]
	Parameter n bound to: 5 - type: integer 
	Parameter max bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'contatore_modn' declared at 'C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/10_SISTEMA/contatore_modn.vhd:5' bound to instance 'contatore_ore' of component 'contatore_modn' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/new/cronometro.vhd:128]
INFO: [Synth 8-638] synthesizing module 'contatore_modn__parameterized2' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/10_SISTEMA/contatore_modn.vhd:21]
	Parameter n bound to: 5 - type: integer 
	Parameter max bound to: 23 - type: integer 
WARNING: [Synth 8-614] signal 'load' is read in the process but is not in the sensitivity list [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/10_SISTEMA/contatore_modn.vhd:27]
WARNING: [Synth 8-614] signal 'init' is read in the process but is not in the sensitivity list [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/10_SISTEMA/contatore_modn.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'contatore_modn__parameterized2' (0#1) [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/10_SISTEMA/contatore_modn.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'cronometro' (0#1) [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/new/cronometro.vhd:23]
INFO: [Synth 8-3491] module 'cathodes_manager' declared at 'C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:24' bound to instance 'cat0' of component 'cathodes_manager' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/new/board_cronometro.vhd:64]
INFO: [Synth 8-638] synthesizing module 'cathodes_manager' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:30]
INFO: [Synth 8-226] default block is never used [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'cathodes_manager' (0#1) [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:30]
INFO: [Synth 8-3491] module 'cathodes_manager' declared at 'C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:24' bound to instance 'cat1' of component 'cathodes_manager' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/new/board_cronometro.vhd:69]
INFO: [Synth 8-3491] module 'cathodes_manager' declared at 'C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:24' bound to instance 'cat2' of component 'cathodes_manager' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/new/board_cronometro.vhd:75]
INFO: [Synth 8-3491] module 'cathodes_manager' declared at 'C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:24' bound to instance 'cat3' of component 'cathodes_manager' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/new/board_cronometro.vhd:80]
INFO: [Synth 8-3491] module 'cathodes_manager' declared at 'C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:24' bound to instance 'cat4' of component 'cathodes_manager' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/new/board_cronometro.vhd:86]
INFO: [Synth 8-3491] module 'cathodes_manager' declared at 'C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:24' bound to instance 'cat5' of component 'cathodes_manager' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/new/board_cronometro.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'board_cronometro' (0#1) [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/new/board_cronometro.vhd:19]
WARNING: [Synth 8-3917] design board_cronometro has port anodi[7] driven by constant 0
WARNING: [Synth 8-3917] design board_cronometro has port anodi[6] driven by constant 0
WARNING: [Synth 8-3917] design board_cronometro has port anodi[5] driven by constant 0
WARNING: [Synth 8-3917] design board_cronometro has port anodi[4] driven by constant 0
WARNING: [Synth 8-3917] design board_cronometro has port anodi[3] driven by constant 0
WARNING: [Synth 8-3917] design board_cronometro has port anodi[2] driven by constant 0
WARNING: [Synth 8-3917] design board_cronometro has port anodi[1] driven by constant 0
WARNING: [Synth 8-3917] design board_cronometro has port anodi[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1365.867 ; gain = 501.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1365.867 ; gain = 501.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1365.867 ; gain = 501.625
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1365.867 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/board_cronometro_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/board_cronometro_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1460.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1460.770 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1460.770 ; gain = 596.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12ticsg325-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1460.770 ; gain = 596.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1460.770 ; gain = 596.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1460.770 ; gain = 596.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design board_cronometro has port anodi[7] driven by constant 0
WARNING: [Synth 8-3917] design board_cronometro has port anodi[6] driven by constant 0
WARNING: [Synth 8-3917] design board_cronometro has port anodi[5] driven by constant 0
WARNING: [Synth 8-3917] design board_cronometro has port anodi[4] driven by constant 0
WARNING: [Synth 8-3917] design board_cronometro has port anodi[3] driven by constant 0
WARNING: [Synth 8-3917] design board_cronometro has port anodi[2] driven by constant 0
WARNING: [Synth 8-3917] design board_cronometro has port anodi[1] driven by constant 0
WARNING: [Synth 8-3917] design board_cronometro has port anodi[0] driven by constant 0
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[1] with 1st driver pin 'i_0/cat0/i_14/Z' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[1] with 2nd driver pin 'GND' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[1] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O with 1st driver pin 'i_0/cat0/i_16/Z' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O with 2nd driver pin 'GND' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O with 1st driver pin 'i_0/cat0/i_24/Z' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O with 2nd driver pin 'VCC' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O with 1st driver pin 'i_0/cat1/i_41/O' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O with 2nd driver pin 'VCC' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O with 1st driver pin 'i_0/cat1/i_45/O' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O with 2nd driver pin 'GND' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[1] with 1st driver pin 'i_0/cat2/i_49/Z' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[1] with 2nd driver pin 'GND' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[1] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O with 1st driver pin 'i_0/cat2/i_51/Z' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O with 2nd driver pin 'GND' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O with 1st driver pin 'i_0/cat2/i_59/Z' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O with 2nd driver pin 'VCC' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O with 1st driver pin 'i_0/cat3/i_76/O' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O with 2nd driver pin 'VCC' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O with 1st driver pin 'i_0/cat3/i_80/O' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O with 2nd driver pin 'GND' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[1] with 1st driver pin 'i_0/cat4/i_84/Z' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out0[1] with 2nd driver pin 'GND' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6858] multi-driven net out0[1] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O with 1st driver pin 'i_0/cat4/i_86/Z' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O with 2nd driver pin 'GND' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O with 1st driver pin 'i_0/cat4/i_94/Z' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O with 2nd driver pin 'VCC' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1460.770 ; gain = 596.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1460.770 ; gain = 596.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_0/\cat3/cathodes__0 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_0/\cat1/cathodes__0 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_0/\cat3/cathodes /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_0/\cat1/cathodes /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_0/\cat3/cathodes /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_0/\cat1/cathodes /O'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1460.770 ; gain = 596.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: i_60/O (LUT3)
      [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
     1: i_60/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/new/board_cronometro.vhd:6]
Found timing loop:
     0: i_60/O (LUT3)
      [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
     1: i_60/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/new/board_cronometro.vhd:6]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1460.770 ; gain = 596.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1460.770 ; gain = 596.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1460.770 ; gain = 596.527
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin catodi_OBUF[0] with 1st driver pin 'catodi_OBUF[5]_inst_i_1/O' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin catodi_OBUF[0] with 2nd driver pin 'catodi_OBUF[5]_inst_i_2/O' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin catodi_OBUF[0] with 3rd driver pin 'catodi_OBUF[5]_inst_i_3/O' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin catodi_OBUF[0] with 4th driver pin 'catodi_OBUF[5]_inst_i_4/O' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin catodi_OBUF[0] with 5th driver pin 'catodi_OBUF[5]_inst_i_5/O' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin catodi_OBUF[0] with 6th driver pin 'catodi_OBUF[5]_inst_i_6/O' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin catodi_OBUF[0] with 7th driver pin 'catodi_OBUF[5]_inst_i_7/O' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin catodi_OBUF[0] with 8th driver pin 'catodi_OBUF[5]_inst_i_8/O' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin catodi_OBUF[0] with 9th driver pin 'catodi_OBUF[5]_inst_i_9/O' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin catodi_OBUF[0] with 10th driver pin 'catodi_OBUF[5]_inst_i_10/O' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin catodi_OBUF[0] with 11th driver pin 'catodi_OBUF[5]_inst_i_11/O' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin catodi_OBUF[0] with 12th driver pin 'catodi_OBUF[5]_inst_i_12/O' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin catodi_OBUF[0] with 13th driver pin 'catodi_OBUF[5]_inst_i_13/O' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin catodi_OBUF[0] with 14th driver pin 'catodi_OBUF[5]_inst_i_14/O' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin catodi_OBUF[0] with 15th driver pin 'crono/contatore_secondi/cont_reg[4]/Q' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/10_SISTEMA/contatore_modn.vhd:30]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin catodi_OBUF[0] with 16th driver pin 'crono/contatore_ore/cont_reg[4]/Q' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/10_SISTEMA/contatore_modn.vhd:30]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin catodi_OBUF[0] with 17th driver pin 'crono/contatore_minuti/cont_reg[4]/Q' [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/10_SISTEMA/contatore_modn.vhd:30]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Found timing loop:
     0: \catodi_OBUF[5]_inst_i_1 /O (LUT4)
      [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
     1: \catodi_OBUF[5]_inst_i_1 /O (LUT4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/new/board_cronometro.vhd:6]
Found timing loop:
     0: \catodi_OBUF[5]_inst_i_1 /O (LUT4)
      [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/imports/new/cathodes_manager.vhd:63]
     1: \catodi_OBUF[5]_inst_i_1 /O (LUT4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.srcs/sources_1/new/board_cronometro.vhd:6]
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1460.770 ; gain = 596.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1460.770 ; gain = 596.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1460.770 ; gain = 596.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1460.770 ; gain = 596.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     8|
|3     |LUT3 |     3|
|4     |LUT4 |    17|
|5     |LUT5 |     6|
|6     |LUT6 |     8|
|7     |FDRE |    17|
|8     |IBUF |    20|
|9     |OBUF |    16|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1460.770 ; gain = 596.527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 60 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1460.770 ; gain = 501.625
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1460.770 ; gain = 596.527
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1460.770 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1460.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c51b0ce1
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 28 Warnings, 60 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1460.770 ; gain = 961.281
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/alber/OneDrive/PC/UNI/MAGISTRALE/Lezioni/Architettura di Sistemi Digitali/Programmi/COMPLETATI TESI/11_CRONOMETRO/11_CRONOMETRO.runs/synth_1/board_cronometro.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file board_cronometro_utilization_synth.rpt -pb board_cronometro_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 27 20:19:31 2024...
