SpyGlass run started at 01:08:38 PM on Dec 20 2017 

SpyGlass Predictive Analyzer(R) - Version 5.6.0
Last compiled on Dec 15 2015

All Rights Reserved. Use, disclosure or duplication
without prior written permission of Synopsys Inc. is prohibited.
Technical support: email spyglass_support@synopsys.com.


Running SpyGlass 64-bit Executable: /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/obj/check.Linux4

RULE-CHECKING IN MIXED MODE
Loading Policy: spyglass (Version: 5.6.0) from path: /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/policies/spyglass
Loading Shared library libspyglassrules-Linux4.spyso from /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/lib/libspyglassrules-Linux4.spyso 
Loading Shared library libsdcInitRules-Linux4.spyso from /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/lib/libsdcInitRules-Linux4.spyso 
Loading Shared library librmerules-Linux4.spyso from /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/lib/librmerules-Linux4.spyso 
Loading perl file for 'lint' policy from path: /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/policies/lint/lint-policy.pl
Version of Policy 'lint': 5.6.0
Loading Shared library libCoreRules-Linux4.spyso from /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/lib/libCoreRules-Linux4.spyso 
Loading Shared library libVeLint-Linux4.spyso from /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/lib/libVeLint-Linux4.spyso 
Loading Shared library libVhLint-Linux4.spyso from /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/lib/libVhLint-Linux4.spyso 
##build_id : 5.6.0
##system   : Linux cimeld19 3.2.0-4-amd64 #1 SMP Debian 3.2.68-1+deb7u3 x86_64
##cwd      : /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/spyglass
##lang     : Verilog+VHDL
##args     : -mSpyGlass::Compatibility::v2_7_3 \
             -mSpyGlass::Compatibility::v2_7_3 \
             -mSpyGlass::Compatibility::v2_7_3 \
             -I '/softslin/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_PHYSICAL_HOME/common/sgphysical/policies/physical' \
             -nl \
             -wdir './spyglass-1/lint/lint_abstract' \
             -lib LIB_CORE ./LIB_CORE \
             -lib LIB_CORE ./LIB_CORE \
             -lib WORK ./spyglass-1/WORK \
             -dbdir './spyglass-1/.SG_SaveRestoreDB' \
             -mixed \
             -batch \
             -rules='LINT_abstract01' \
             -policy='lint' \
             --goal_info 'lint/lint_abstract@' \
             -projectwdir './spyglass-1' \
             -hdllibdu \
             -templatedir '/softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff' \
             --template_info 'lint/lint_abstract' \
             -enable_save_restore \
             -enable_save_restore_builtin 'true' \
             -64bit  \
             ../vhd/alu.vhd \
             ../vhd/core.vhd \
             ../vhd/counter_calculation.vhd \
             ../vhd/decode.vhd \
             ../vhd/execute.vhd \
             ../vhd/fetch.vhd \
             ../vhd/memory_access.vhd \
             ../vhd/registerfile.vhd \
             ../vhd/RISCV_CORE_CONFIG.vhd \
             ../vhd/writeback.vhd
\
             -libhdlfiles LIB_CORE '/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/alu.vhd /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/core.vhd /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/decode.vhd /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/execute.vhd /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd'
##verbosity level   : 2
##exact cmdline arg : -batch -project spyglass-1.prj -goal lint/lint_abstract -64bit
##spyglass_run.csh begins :
;	cd /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/spyglass
;	setenv ATRENTA_LICENSE_FILE 1721@cimekey1
;	setenv SPYGLASS_LD_PRELOAD /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/lib/libsgjemalloc-Linux4.so
;	setenv SPYGLASS_DW_PATH /softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/dw_support
;	/softl3/spyglass5_6_0/SpyGlass-5.6.0/SPYGLASS_HOME/bin/spyglass  -batch -project spyglass-1.prj -goal lint/lint_abstract -64bit
##spyglass_run.csh ends
##files    : ../vhd/alu.vhd \
             ../vhd/core.vhd \
             ../vhd/counter_calculation.vhd \
             ../vhd/decode.vhd \
             ../vhd/execute.vhd \
             ../vhd/fetch.vhd \
             ../vhd/memory_access.vhd \
             ../vhd/registerfile.vhd \
             ../vhd/RISCV_CORE_CONFIG.vhd \
             ../vhd/writeback.vhd


INFO [76]    Using `./spyglass-1/WORK/64' as the Work Directory for 64bit precompiled dump.
Checking Rule PrecompileLibCheck01 (Rule 1 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck02 (Rule 2 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck03 (Rule 3 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck04 (Rule 4 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ElabSummary (Rule 5 of total 116)##FILEDEBUG[sgOpenFile]: Opening File './spyglass-1/lint/lint_abstract/spyglass_reports/SpyGlass/elab_summary.rpt' in "w" mode ...
 .... done (Time = 0.00s, Memory = 28.2K)
Checking Rule SGDC_assume_path01 (Rule 6 of total 116) .... done (Time = 0.00s, Memory = -8.0K)
Checking Rule SGDC_sdcschema02 (Rule 7 of total 116) .... done (Time = 0.01s, Memory = -0.4K)
Checking Rule SGDC_clock05 (Rule 8 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock09 (Rule 9 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_force_ta05 (Rule 10 of total 116) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_require_path03 (Rule 11 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_value03 (Rule 12 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain05 (Rule 13 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain06 (Rule 14 of total 116) .... done (Time = 0.00s, Memory = -22.4K)
Checking Rule SGDC_voltagedomain07 (Rule 15 of total 116) .... done (Time = 0.00s, Memory = 15.0K)
Checking Rule SGDC_powerdomainoutputs02 (Rule 16 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_supply01 (Rule 17 of total 116) .... done (Time = 0.00s, Memory = 16.0K)
Checking Rule SGDC_waive01 (Rule 18 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive02 (Rule 19 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive03 (Rule 20 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive04 (Rule 21 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive05 (Rule 22 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive06 (Rule 23 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive07 (Rule 24 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive08 (Rule 25 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive09 (Rule 26 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive10 (Rule 27 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive11 (Rule 28 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive12 (Rule 29 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive13 (Rule 30 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive21 (Rule 31 of total 116) .... done (Time = 0.00s, Memory = -8.0K)
Checking Rule SGDC_waive22 (Rule 32 of total 116) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule SGDC_waive30 (Rule 33 of total 116) .... done (Time = 0.00s, Memory = 1.3K)
Checking Rule SGDC_waive32 (Rule 34 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive33 (Rule 35 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive36 (Rule 36 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive38 (Rule 37 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fifo01 (Rule 38 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup01 (Rule 39 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup02 (Rule 40 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup04 (Rule 41 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_data01 (Rule 42 of total 116) .... done (Time = 0.00s, Memory = 14.0K)
Checking Rule SGDC_ungroup01 (Rule 43 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port06 (Rule 44 of total 116) .... done (Time = 0.00s, Memory = 14.8K)
Checking Rule SGDC_abstract_port14 (Rule 45 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port15 (Rule 46 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port18 (Rule 47 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule sdc_init_rule (Rule 48 of total 116) .... done (Time = 0.00s, Memory = 0.6K)
Checking Rule CMD_ignorelibs01 (Rule 49 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportRuleNotRun (Rule 50 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
 Reading waiver file "./spyglass-1/lint/lint_abstract/spyglass_spysch/waiver/pragma2Waiver.swl" ...
 Reading included SGDC file "./spyglass-1/lint/lint_abstract/spyglass_spysch/waiver/pragma2Waiver_varfile.swl" ....
Checking Rule ReportStopSummary (Rule 51 of total 116) .... done (Time = 0.00s, Memory = 3.9K)
Checking Rule ReportIgnoreSummary (Rule 52 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: Restoring NOM started: 3 sec, 556039 KB, 2141900 KB
##SGDEBUG [BENCHMARK_INCR]: Restoring NOM started: 3 sec, 556039 KB, 2141900 KB

INFO [235]    Restoring design database from directory './spyglass-1/.SG_SaveRestoreDB/autogenerated__default_snapshot' ...
              done

##SGDEBUG [BENCHMARK_ABSOLUTE]: Restoring NOM completed: 3 sec, 589111 KB, 2174668 KB
##SGDEBUG [BENCHMARK_INCR]: Restoring NOM completed: 0 sec, 33072 KB, 32768 KB
     (Memory Used = 33071.9K(incr), 589111.2K(tot), Cpu Time = 0.06s(incr))
Checking Rule InferBlackBox (Rule 53 of total 116) .... done (Time = 0.00s, Memory = 1.9K)
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Modules = 17
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Instances = 7046
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Nets = 14133
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Terminals = 62901
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Instances per Module (max and avg) = 1251, 414
##SGDEBUG [BENCHMARK_ABSOLUTE]: Restoring SDE Data started: 3 sec, 592837 KB, 2177996 KB
##SGDEBUG [BENCHMARK_INCR]: Restoring SDE Data started: 0 sec, 3726 KB, 3328 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Restoring SDE Data completed: 3 sec, 593047 KB, 2177996 KB
##SGDEBUG [BENCHMARK_INCR]: Restoring SDE Data completed: 0 sec, 210 KB, 0 KB
     (Memory Used = 166.6K(incr), 593047.2K(tot), Cpu Time = 0.00s(incr))
Checking Rule SGDC_waive37 (Rule 54 of total 116) .... done (Time = 0.00s, Memory = 48.0K)
Checking Rule SGDC_waive24 (Rule 55 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive25 (Rule 56 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive31 (Rule 57 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive35 (Rule 58 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule DetectTopDesignUnits (Rule 59 of total 116) Detected 8 top level design units: 
     core.core_arch
     counter_calculation.counter_calculation_arch
     decode.decode_arch
     execute.execute_arch
     fetch.fetch_arch
     memory_access.memory_access_arch
     registerfile.registerfile_arch
     writeback.writeback_arch
 .... done (Time = 0.01s, Memory = 52.2K)
Checking Rule GenerateConfMap (Rule 60 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Performing semantic checks on SGDC contents
..... SGDC semantic checks completed. (Time = 0.00s, Memory = 52.1K)
Checking Rule SGDC_testmode03 (Rule 61 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule CheckCelldefine (Rule 62 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_01 (Rule 63 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_03 (Rule 64 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_08 (Rule 65 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_memorywritepin04 (Rule 66 of total 116) .... done (Time = 0.00s, Memory = 15.0K)
Checking Rule SGDC_reset02 (Rule 67 of total 116) .... done (Time = 0.00s, Memory = 15.0K)
Checking Rule SGDC_reset03 (Rule 68 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive23 (Rule 69 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive26 (Rule 70 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive27 (Rule 71 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive29 (Rule 72 of total 116) .... done (Time = 0.00s, Memory = -32.0K)
Checking Rule SGDC_libgroup03 (Rule 73 of total 116) .... done (Time = 0.00s, Memory = 0.8K)
Checking Rule SGDC_ungroup02 (Rule 74 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _abstractPortSGDC (Rule 75 of total 116) .... done (Time = 0.00s, Memory = -2.5K)
Checking Rule SGDC_abstract_port03 (Rule 76 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port04 (Rule 77 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port05 (Rule 78 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port07 (Rule 79 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port08 (Rule 80 of total 116) .... done (Time = 0.00s, Memory = 0.6K)
Checking Rule SGDC_abstract_port10 (Rule 81 of total 116) .... done (Time = 0.00s, Memory = 8.4K)
Checking Rule SGDC_abstract_port11 (Rule 82 of total 116) .... done (Time = 0.00s, Memory = 0.2K)
Checking Rule SGDC_abstract_port12 (Rule 83 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port13 (Rule 84 of total 116) .... done (Time = 0.00s, Memory = -8.0K)
Checking Rule ReportUngroup (Rule 85 of total 116) .... done (Time = 0.00s, Memory = 0.6K)
Checking Rule LINT_portReten (Rule 86 of total 116) .... done (Time = 0.00s, Memory = 1.9K)
Checking Rule SGDC_abstract_port21 (Rule 87 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: VS rule checking finished...: 3 sec, 593531 KB, 2177996 KB
##SGDEBUG [BENCHMARK_INCR]: VS rule checking finished...: 0 sec, 484 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening started: 3 sec, 594452 KB, 2178764 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening started: 0 sec, 921 KB, 768 KB
 Flattening core (.lib instances separately flattened) ....
     (Memory Used = 3196.6K(incr), 597649.0K(tot), Cpu Time = 0.05s(incr))
 Flattening completed
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Instances = 3601
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Nets = 5786
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Terms = 29700
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Paths = 9
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Ports = 171
##SGDEBUG [BENCHMARK_DATA]: Number of Black-Box Instances = 0
##SGDEBUG [BENCHMARK_DATA]: Number of Lib Instances = 0
##SGDEBUG [BENCHMARK_DATA]: Number of ILM Instances = 0
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening finished: 3 sec, 597649 KB, 2181580 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening finished: 0 sec, 3197 KB, 2816 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening started: 3 sec, 597649 KB, 2181580 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening started: 0 sec, 0 KB, 0 KB
 Flattening counter_calculation (.lib instances separately flattened) ....
     (Memory Used = -54.4K(incr), 597594.6K(tot), Cpu Time = 0.02s(incr))
 Flattening completed
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Instances = 99
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Nets = 168
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Terms = 423
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Paths = 1
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Ports = 70
##SGDEBUG [BENCHMARK_DATA]: Number of Black-Box Instances = 0
##SGDEBUG [BENCHMARK_DATA]: Number of Lib Instances = 0
##SGDEBUG [BENCHMARK_DATA]: Number of ILM Instances = 0
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening finished: 3 sec, 597594 KB, 2181580 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening finished: 0 sec, -55 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening started: 3 sec, 597594 KB, 2181580 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening started: 0 sec, 0 KB, 0 KB
 Flattening decode (.lib instances separately flattened) ....
     (Memory Used = 114.0K(incr), 597700.6K(tot), Cpu Time = 0.01s(incr))
 Flattening completed
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Instances = 314
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Nets = 448
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Terms = 1135
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Paths = 1
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Ports = 290
##SGDEBUG [BENCHMARK_DATA]: Number of Black-Box Instances = 0
##SGDEBUG [BENCHMARK_DATA]: Number of Lib Instances = 0
##SGDEBUG [BENCHMARK_DATA]: Number of ILM Instances = 0
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening finished: 3 sec, 597708 KB, 2181580 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening finished: 0 sec, 114 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening started: 3 sec, 597708 KB, 2181580 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening started: 0 sec, 0 KB, 0 KB
 Flattening execute (.lib instances separately flattened) ....
     (Memory Used = 1037.0K(incr), 598738.2K(tot), Cpu Time = 0.04s(incr))
 Flattening completed
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Instances = 1270
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Nets = 3554
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Terms = 17946
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Paths = 2
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Ports = 379
##SGDEBUG [BENCHMARK_DATA]: Number of Black-Box Instances = 0
##SGDEBUG [BENCHMARK_DATA]: Number of Lib Instances = 0
##SGDEBUG [BENCHMARK_DATA]: Number of ILM Instances = 0
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening finished: 3 sec, 598738 KB, 2182348 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening finished: 0 sec, 1030 KB, 768 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening started: 3 sec, 598738 KB, 2182348 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening started: 0 sec, 0 KB, 0 KB
 Flattening fetch (.lib instances separately flattened) ....
     (Memory Used = -41.6K(incr), 598696.6K(tot), Cpu Time = 0.02s(incr))
 Flattening completed
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Instances = 101
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Nets = 169
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Terms = 333
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Paths = 1
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Ports = 170
##SGDEBUG [BENCHMARK_DATA]: Number of Black-Box Instances = 0
##SGDEBUG [BENCHMARK_DATA]: Number of Lib Instances = 0
##SGDEBUG [BENCHMARK_DATA]: Number of ILM Instances = 0
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening finished: 3 sec, 598696 KB, 2182348 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening finished: 0 sec, -42 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening started: 3 sec, 598696 KB, 2182348 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening started: 0 sec, 0 KB, 0 KB
 Flattening memory_access (.lib instances separately flattened) ....
     (Memory Used = 112.3K(incr), 598800.9K(tot), Cpu Time = 0.01s(incr))
 Flattening completed
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Instances = 283
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Nets = 448
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Terms = 1121
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Paths = 1
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Ports = 338
##SGDEBUG [BENCHMARK_DATA]: Number of Black-Box Instances = 0
##SGDEBUG [BENCHMARK_DATA]: Number of Lib Instances = 0
##SGDEBUG [BENCHMARK_DATA]: Number of ILM Instances = 0
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening finished: 3 sec, 598808 KB, 2182348 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening finished: 0 sec, 112 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening started: 3 sec, 598799 KB, 2182348 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening started: 0 sec, -9 KB, 0 KB
 Flattening registerfile (.lib instances separately flattened) ....
     (Memory Used = 395.1K(incr), 599194.3K(tot), Cpu Time = 0.03s(incr))
 Flattening completed
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Instances = 1251
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Nets = 1302
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Terms = 8003
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Paths = 1
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Ports = 120
##SGDEBUG [BENCHMARK_DATA]: Number of Black-Box Instances = 0
##SGDEBUG [BENCHMARK_DATA]: Number of Lib Instances = 0
##SGDEBUG [BENCHMARK_DATA]: Number of ILM Instances = 0
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening finished: 3 sec, 599194 KB, 2182348 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening finished: 0 sec, 395 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening started: 3 sec, 599194 KB, 2182348 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening started: 0 sec, 0 KB, 0 KB
 Flattening writeback (.lib instances separately flattened) ....
     (Memory Used = 7.9K(incr), 599202.3K(tot), Cpu Time = 0.01s(incr))
 Flattening completed
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Instances = 118
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Nets = 218
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Terms = 409
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Paths = 1
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Ports = 176
##SGDEBUG [BENCHMARK_DATA]: Number of Black-Box Instances = 0
##SGDEBUG [BENCHMARK_DATA]: Number of Lib Instances = 0
##SGDEBUG [BENCHMARK_DATA]: Number of ILM Instances = 0
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening finished: 3 sec, 599202 KB, 2182348 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening finished: 0 sec, 8 KB, 0 KB
Checking Rule SGDC_set_case_analysis_LC (Rule 88 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LINT_abstract01 (Rule 89 of total 116) .... done (Time = 0.07s, Memory = 2255.7K)
Checking Rule SGDC_set_case_analysis_LC (Rule 88 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LINT_abstract01 (Rule 89 of total 116) .... done (Time = 0.01s, Memory = 877.8K)
Checking Rule SGDC_set_case_analysis_LC (Rule 88 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LINT_abstract01 (Rule 89 of total 116) .... done (Time = 0.01s, Memory = 1118.8K)
Checking Rule SGDC_set_case_analysis_LC (Rule 88 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LINT_abstract01 (Rule 89 of total 116) .... done (Time = 15.41s, Memory = 1275.6K)
Checking Rule SGDC_set_case_analysis_LC (Rule 88 of total 116) .... done (Time = 0.00s, Memory = 6.2K)
Checking Rule LINT_abstract01 (Rule 89 of total 116) .... done (Time = 0.01s, Memory = 978.8K)
Checking Rule SGDC_set_case_analysis_LC (Rule 88 of total 116) .... done (Time = 0.00s, Memory = 3.9K)
Checking Rule LINT_abstract01 (Rule 89 of total 116) .... done (Time = 0.02s, Memory = 1079.1K)
Checking Rule SGDC_set_case_analysis_LC (Rule 88 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LINT_abstract01 (Rule 89 of total 116) .... done (Time = 0.06s, Memory = 1383.5K)
Checking Rule SGDC_set_case_analysis_LC (Rule 88 of total 116) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule LINT_abstract01 (Rule 89 of total 116) .... done (Time = 0.01s, Memory = 1002.0K)
Checking Rule AnalyzeBBox (Rule 90 of total 116) .... done (Time = 0.00s, Memory = 0.9K)
Checking Rule ReportCheckDataSummary (Rule 91 of total 116) .... done (Time = 0.00s, Memory = 32.0K)

Applying user specified and internally generated waivers on violation database .... done (Time = 0.04s)

Generating data for Console...
##SGDEBUG [PEAK_MEMORY]: 2191052 KB for entire run at 'LINT_abstract01' stage
##SGDEBUG [VMPEAK_MEMORY]: 2532720 KB for entire run
##SGDEBUG [BENCHMARK_ABSOLUTE]: Rule checking finished: 19 sec, 599529 KB, 2176204 KB
##SGDEBUG [BENCHMARK_INCR]: Rule checking finished: 16 sec, 327 KB, -6144 KB


=====================================================================================
							Rule Parameter Table
=====================================================================================

	PARAMETER-NAME                                     VALUE
-------------------------------------------------------------------------------------
	-allow_clock_on_output_port                        no
	-check_clock_group_violations                      no
	-debug_proc                                        no
	-force_genclk_for_txv                              no
	-library_gen_clock_naming                          no
	-netlist_clock_polarity                            yes
	-preserve_path                                     no
	-pt                                                no
	-show_all_sdc_violations                           no
	-show_sdc_progress                                 no
	-suppress_sdc_violation_in_abstract                no
	-truncate_through                                  yes
	-write_sdc                                         no
=====================================================================================



=====================================================================================
                               Rule Status Table

 RULE-NAME                      POLICY-NAME     ENABLED VIOL-CNT RULE-TYPE   ERROR-MSG         
=====================================================================================
 LINT_blksgdc01                 lint            No             - FLATDU2_PRD_WL   -               
 W120                 (VHDL   ) lint            No             - ELABDU         -               
 W120                 (Verilog) lint            No             - ELABDU         -               
 LINT_sca_validation            lint            No             - FLATDU2_ABSTRACT_WL   -               
 W448                           lint            No             - FLATDU2_WL     -               
 W401                           lint            No             - FLATDU2_WL     -               
 W395                 (Verilog) lint            No             - ELABDU         -               
 W395                 (VHDL   ) lint            No             - RTLDULIST      -               
 W391                           lint            No             - FLATDU2_WL     -               
 W415                           lint            No             - FLATDU2_WL     -               
 W18                            lint            No             - VSDU           -               
 W392                           lint            No             - FLATDU2_WL     -               
 W528                 (VHDL   ) lint            No             - ELABDU         -               
 W528                 (Verilog) lint            No             - ELABDU         -               
 W505                 (VHDL   ) lint            No             - ELABDU         -               
 W505                 (Verilog) lint            No             - ELABDU         -               
 W495                 (VHDL   ) lint            No             - ELABDU         -               
 W495                 (Verilog) lint            No             - ELABDU         -               
 W494                 (VHDL   ) lint            No             - ELABDU         -               
 W494                 (Verilog) lint            No             - ELABDU         -               
 W490                 (VHDL   ) lint            No             - RTLDULIST      -               
 W490                 (Verilog) lint            No             - ELABDU         -               
 W467                 (VHDL   ) lint            No             - RTLDULIST      -               
 W467                 (Verilog) lint            No             - ELABDU         -               
 W444                 (VHDL   ) lint            No             - RTLDULIST      -               
 W444                 (Verilog) lint            No             - ELABDU         -               
 W443                 (VHDL   ) lint            No             - RTLDULIST      -               
 W443                 (Verilog) lint            No             - ELABDU         -               
 W425                 (VHDL   ) lint            No             - RTLDULIST      -               
 W425                 (Verilog) lint            No             - ELABDU         -               
 W424                 (VHDL   ) lint            No             - RTLDULIST      -               
 W424                 (Verilog) lint            No             - ELABDU         -               
 W421                 (VHDL   ) lint            No             - SETUP          -               
 W421                 (Verilog) lint            No             - RTLDULIST      -               
 W398                 (VHDL   ) lint            No             - RTLDULIST      -               
 W398                 (Verilog) lint            No             - ELABDU         -               
 W351                 (VHDL   ) lint            No             - RTLDULIST      -               
 W351                 (Verilog) lint            No             - RTLDULIST      -               
 W345                 (VHDL   ) lint            No             - SETUP          -               
 W345                 (Verilog) lint            No             - RTLDULIST      -               
 W293                 (VHDL   ) lint            No             - RTLDULIST      -               
 W293                 (Verilog) lint            No             - ELABDU         -               
 W287c                (VHDL   ) lint            No             - VSDU           -               
 W287c                (Verilog) lint            No             - ELABDU         -               
 W287b                (VHDL   ) lint            No             - VSDU           -               
 W287b                (Verilog) lint            No             - RTLDULIST      -               
 W287a                (VHDL   ) lint            No             - VSDU           -               
 W287a                (Verilog) lint            No             - ELABDU         -               
 W257                 (VHDL   ) lint            No             - SETUP          -               
 W257                 (Verilog) lint            No             - RTLDULIST      -               
 W241                 (VHDL   ) lint            No             - ELABDU         -               
 W241                 (Verilog) lint            No             - ELABDU         -               
 W240                 (VHDL   ) lint            No             - ELABDU         -               
 W240                 (Verilog) lint            No             - ELABDU         -               
 W210                 (VHDL   ) lint            No             - ELABDU         -               
 W210                 (Verilog) lint            No             - RTLDULIST      -               
 W191                 (VHDL   ) lint            No             - RTLDULIST      -               
 W191                 (Verilog) lint            No             - ELABDU         -               
 W190                 (VHDL   ) lint            No             - RTLDULIST      -               
 W190                 (Verilog) lint            No             - ELABDU         -               
 W187                 (VHDL   ) lint            No             - SETUP          -               
 W187                 (Verilog) lint            No             - ELABDU         -               
 W175                 (VHDL   ) lint            No             - RTLDULIST      -               
 W175                 (Verilog) lint            No             - RTLDULIST      -               
 W167                 (VHDL   ) lint            No             - RTLDULIST      -               
 W167                 (Verilog) lint            No             - RTLDULIST      -               
 W164b                (VHDL   ) lint            No             - ELABDU         -               
 W164b                (Verilog) lint            No             - ELABDU         -               
 W164a                (VHDL   ) lint            No             - ELABDU         -               
 W164a                (Verilog) lint            No             - ELABDU         -               
 W146                 (VHDL   ) lint            No             - SETUP          -               
 W146                 (Verilog) lint            No             - RTLDULIST      -               
 W128                 (VHDL   ) lint            No             - SETUP          -               
 W128                 (Verilog) lint            No             - RTLDULIST      -               
 W111                 (VHDL   ) lint            No             - ELABDU         -               
 W111                 (Verilog) lint            No             - ELABDU         -               
 W71                  (VHDL   ) lint            No             - RTLDULIST      -               
 W71                  (Verilog) lint            No             - ELABDU         -               
 W493                 (VHDL   ) lint            No             - RTLDULIST      -               
 W493                 (Verilog) lint            No             - SETUP          -               
 W17                  (VHDL   ) lint            No             - ELABDU         -               
 W17                  (Verilog) lint            No             - ELABDU         -               
 W110a                (VHDL   ) lint            No             - RTLDU          -               
 mixedsenselist       (VHDL   ) lint            No             - RTLDU          -               
 W402                 (VHDL   ) lint            No             - FLATDU2_WL     -               
 PhysicalTypes        (VHDL   ) lint            No             - SETUP          -               
 W416                 (VHDL   ) lint            No             - RTLDU          -               
 W86                  (VHDL   ) lint            No             - ELABDU         -               
 W526                 (VHDL   ) lint            No             - RTLDULIST      -               
 W501                 (VHDL   ) lint            No             - ELABDU         -               
 W500                 (VHDL   ) lint            No             - ELABDU         -               
 W494b                (VHDL   ) lint            No             - ELABDU         -               
 W494a                (VHDL   ) lint            No             - ELABDU         -               
 W488                 (VHDL   ) lint            No             - ELABDU         -               
 W464                 (VHDL   ) lint            No             - RTLDULIST      -               
 W456a                (VHDL   ) lint            No             - ELABDU         -               
 W456                 (VHDL   ) lint            No             - ELABDU         -               
 W43                  (VHDL   ) lint            No             - RTLDULIST      -               
 W396                 (VHDL   ) lint            No             - VSDU           -               
 W292                 (VHDL   ) lint            No             - RTLDULIST      -               
 W259                 (VHDL   ) lint            No             - ELABDU         -               
 W226                 (VHDL   ) lint            No             - RTLDULIST      -               
 W156                 (VHDL   ) lint            No             - RTLDULIST      -               
 W123                 (VHDL   ) lint            No             - ELABDU         -               
 W122                 (VHDL   ) lint            No             - ELABDU         -               
 W116                 (VHDL   ) lint            No             - ELABDU         -               
 ClockStyle           (VHDL   ) lint            No             - RTLDULIST      -               
 W489                 (VHDL   ) lint            No             - RTLDULIST      -               
 W242                 (VHDL   ) lint            No             - RTLDULIST      -               
 SynthIfStmt          (VHDL   ) lint            No             - RTLDULIST      -               
 InitPorts            (VHDL   ) lint            No             - RTLDULIST      -               
 NoTimeOut            (VHDL   ) lint            No             - SETUP          -               
 MultipleWait         (VHDL   ) lint            No             - RTLDULIST      -               
 ArrayEnumIndex       (VHDL   ) lint            No             - SETUP          -               
 PortType             (VHDL   ) lint            No             - SETUP          -               
 ResFunction          (VHDL   ) lint            No             - SETUP          -               
 PreDefAttr           (VHDL   ) lint            No             - SETUP          -               
 UserDefAttr          (VHDL   ) lint            No             - SETUP          -               
 AllocExpr            (VHDL   ) lint            No             - SETUP          -               
 LinkagePort          (VHDL   ) lint            No             - SETUP          -               
 DisconnSpec          (VHDL   ) lint            No             - SETUP          -               
 IncompleteType       (VHDL   ) lint            No             - SETUP          -               
 LoopBound            (VHDL   ) lint            No             - SETUP          -               
 BothPhase            (VHDL   ) lint            No             - RTLDULIST      -               
 ForLoopWait          (VHDL   ) lint            No             - SETUP          -               
 BlockHeader          (VHDL   ) lint            No             - SETUP          -               
 WhileInSubProg       (VHDL   ) lint            No             - RTLDULIST      -               
 IntGeneric           (VHDL   ) lint            No             - SETUP          -               
 SigVarInit           (VHDL   ) lint            No             - RTLDULIST      -               
 AssertStmt           (VHDL   ) lint            No             - SETUP          -               
 EntityStmt           (VHDL   ) lint            No             - SETUP          -               
 W422                 (VHDL   ) lint            No             - RTLDULIST      -               
 W397                 (VHDL   ) lint            No             - SETUP          -               
 W164c                (Verilog) lint            No             - ELABDU         -               
 W402b                (Verilog) lint            No             - FLATDU2_WL     -               
 W402a                (Verilog) lint            No             - RTLDU          -               
 W323                 (Verilog) lint            No             - FLATDU2_WL     -               
 W541                 (Verilog) lint            No             - VSDU           -               
 W438                 (Verilog) lint            No             - VSDU           -               
 W428                 (Verilog) lint            No             - VSDU           -               
 W414                 (Verilog) lint            No             - VSDU           -               
 W336                 (Verilog) lint            No             - VSDU           -               
 W701                 (Verilog) lint            No             - RTLDULIST      -               
 W576                 (Verilog) lint            No             - ELABDU         -               
 W575                 (Verilog) lint            No             - ELABDU         -               
 W563                 (Verilog) lint            No             - ELABDU         -               
 W551                 (Verilog) lint            No             - ELABDU         -               
 W529                 (Verilog) lint            No             - RTLDULIST      -               
 W527                 (Verilog) lint            No             - RTLDULIST      -               
 W526                 (Verilog) lint            No             - RTLDULIST      -               
 W208                 (Verilog) lint            No             - SETUP          -               
 W189                 (Verilog) lint            No             - RTLDULIST      -               
 W504                 (Verilog) lint            No             - ELABDU         -               
 W503                 (Verilog) lint            No             - RTLDULIST      -               
 W502                 (Verilog) lint            No             - ELABDU         -               
 W499                 (Verilog) lint            No             - ELABDU         -               
 W498                 (Verilog) lint            No             - ELABDU         -               
 W497                 (Verilog) lint            No             - ELABDU         -               
 W491                 (Verilog) lint            No             - ELABDU         -               
 W489                 (Verilog) lint            No             - ELABDU         -               
 W486                 (Verilog) lint            No             - ELABDU         -               
 W484                 (Verilog) lint            No             - ELABDU         -               
 W481b                (Verilog) lint            No             - RTLDULIST      -               
 W481a                (Verilog) lint            No             - RTLDULIST      -               
 W480                 (Verilog) lint            No             - RTLDULIST      -               
 W479                 (Verilog) lint            No             - RTLDULIST      -               
 W477                 (Verilog) lint            No             - RTLDULIST      -               
 W476                 (Verilog) lint            No             - RTLDULIST      -               
 W475                 (Verilog) lint            No             - RTLDULIST      -               
 W474                 (Verilog) lint            No             - RTLDULIST      -               
 W468                 (Verilog) lint            No             - ELABDU         -               
 W464                 (Verilog) lint            No             - RTLDULIST      -               
 W446                 (Verilog) lint            No             - ELABDU         -               
 W433                 (Verilog) lint            No             - RTLDULIST      -               
 W430                 (Verilog) lint            No             - RTLDULIST      -               
 W427                 (Verilog) lint            No             - RTLDULIST      -               
 W426                 (Verilog) lint            No             - RTLDULIST      -               
 W423                 (Verilog) lint            No             - ELABDU         -               
 W422                 (Verilog) lint            No             - RTLDULIST      -               
 W415a                (Verilog) lint            No             - ELABDU         -               
 W373                 (Verilog) lint            No             - RTLDULIST      -               
 W372                 (Verilog) lint            No             - RTLDULIST      -               
 W362                 (Verilog) lint            No             - ELABDU         -               
 W352                 (Verilog) lint            No             - ELABDU         -               
 W350                 (Verilog) lint            No             - RTLDULIST      -               
 W346                 (Verilog) lint            No             - RTLDULIST      -               
 W343                 (Verilog) lint            No             - ELABDU         -               
 W342                 (Verilog) lint            No             - ELABDU         -               
 W341                 (Verilog) lint            No             - ELABDU         -               
 W337                 (Verilog) lint            No             - ELABDU         -               
 W333                 (Verilog) lint            No             - RTLDULIST      -               
 W332                 (Verilog) lint            No             - ELABDU         -               
 W317                 (Verilog) lint            No             - RTLDULIST      -               
 W316                 (Verilog) lint            No             - ELABDU         -               
 W314                 (Verilog) lint            No             - ELABDU         -               
 W313                 (Verilog) lint            No             - RTLDULIST      -               
 W312                 (Verilog) lint            No             - RTLDULIST      -               
 W311                 (Verilog) lint            No             - RTLDULIST      -               
 W310                 (Verilog) lint            No             - RTLDULIST      -               
 W309                 (Verilog) lint            No             - RTLDULIST      -               
 W308                 (Verilog) lint            No             - RTLDULIST      -               
 W307                 (Verilog) lint            No             - RTLDULIST      -               
 W306                 (Verilog) lint            No             - RTLDULIST      -               
 W289                 (Verilog) lint            No             - ELABDU         -               
 W280                 (Verilog) lint            No             - RTLDULIST      -               
 W263                 (Verilog) lint            No             - ELABDU         -               
 W256                 (Verilog) lint            No             - RTLDULIST      -               
 W254                 (Verilog) lint            No             - RTLDULIST      -               
 W253                 (Verilog) lint            No             - RTLDULIST      -               
 W250                 (Verilog) lint            No             - RTLDULIST      -               
 W245                 (Verilog) lint            No             - ELABDU         -               
 W243                 (Verilog) lint            No             - RTLDULIST      -               
 W238                 (Verilog) lint            No             - ELABDU         -               
 W226                 (Verilog) lint            No             - ELABDU         -               
 W224                 (Verilog) lint            No             - ELABDU         -               
 W218                 (Verilog) lint            No             - ELABDU         -               
 W216                 (Verilog) lint            No             - ELABDU         -               
 W215                 (Verilog) lint            No             - ELABDU         -               
 W213                 (Verilog) lint            No             - RTLDULIST      -               
 W193                 (Verilog) lint            No             - RTLDULIST      -               
 W192                 (Verilog) lint            No             - RTLDULIST      -               
 W188                 (Verilog) lint            No             - RTLDULIST      -               
 W171                 (Verilog) lint            No             - ELABDU         -               
 W162                 (Verilog) lint            No             - ELABDU         -               
 W159                 (Verilog) lint            No             - ELABDU         -               
 W156                 (Verilog) lint            No             - ELABDU         -               
 W154                 (Verilog) lint            No             - RTLDULIST      -               
 W129                 (Verilog) lint            No             - RTLDULIST      -               
 W127                 (Verilog) lint            No             - RTLDULIST      -               
 W126                 (Verilog) lint            No             - RTLDULIST      -               
 W123                 (Verilog) lint            No             - ELABDU         -               
 W121                 (Verilog) lint            No             - RTLDULIST      -               
 W116                 (Verilog) lint            No             - ELABDU         -               
 W107                 (Verilog) lint            No             - ELABDU         -               
 W88                  (Verilog) lint            No             - ELABDU         -               
 W69                  (Verilog) lint            No             - ELABDU         -               
 W66                  (Verilog) lint            No             - ELABDU         -               
 W19                  (Verilog) lint            No             - ELABDU         -               
 W496b                (Verilog) lint            No             - RTLDULIST      -               
 W496a                (Verilog) lint            No             - ELABDU         -               
 W553                 (Verilog) lint            No             - ELABDU         -               
 W552                 (Verilog) lint            No             - ELABDU         -               
 W488                 (Verilog) lint            No             - ELABDU         -               
 W456a                (Verilog) lint            No             - ELABDU         -               
 W456                 (Verilog) lint            No             - ELABDU         -               
 W429                 (Verilog) lint            No             - ELABDU         -               
 W328                 (Verilog) lint            No             - ELABDU         -               
 W294                 (Verilog) lint            No             - RTLDULIST      -               
 W163                 (Verilog) lint            No             - ELABDU         -               
 W122                 (Verilog) lint            No             - ELABDU         -               
 W110                 (Verilog) lint            No             - ELABDU         -               
 W34                  (Verilog) lint            No             - RTLDULIST      -               
 W239                 (Verilog) lint            No             - ELABDU         -               
 infiniteloop         (Verilog) lint            No             - SETUP          -               
 readclock            (Verilog) lint            No             - SETUP          -               
 bothedges            (Verilog) lint            No             - SETUP          -               
 badimplicitSM4       (Verilog) lint            No             - SETUP          -               
 badimplicitSM2       (Verilog) lint            No             - SETUP          -               
 badimplicitSM1       (Verilog) lint            No             - SETUP          -               
 mixedsenselist       (Verilog) lint            No             - SETUP          -               
 W561                 (Verilog) lint            No             - SETUP          -               
 W546                 (Verilog) lint            No             - SETUP          -               
 W453                 (Verilog) lint            No             - ELABDU         -               
 W182n                (Verilog) lint            No             - SETUP          -               
 W182k                (Verilog) lint            No             - SETUP          -               
 W182h                (Verilog) lint            No             - SETUP          -               
 W182g                (Verilog) lint            No             - SETUP          -               
 W182c                (Verilog) lint            No             - RTLDULIST      -               
 W442f                (Verilog) lint            No             - SETUP          -               
 W442c                (Verilog) lint            No             - SETUP          -               
 W442b                (Verilog) lint            No             - SETUP          -               
 W442a                (Verilog) lint            No             - SETUP          -               
 W348                 (Verilog) lint            No             - SETUP          -               
 W339a                (Verilog) lint            No             - RTLDU          -               
 W326                 (Verilog) lint            No             - SETUP          -               
 W295                 (Verilog) lint            No             - RTLDULIST      -               
 W143                 (Verilog) lint            No             - SETUP          -               
 VerilintPragma       (Verilog) lint            No             - RTLDULIST      -               
 Prereqs_RTLSchematic (Verilog) lint            Yes            0 SETUP          -               
 LINT_portReten                 lint            Yes            0 SETUP          -               
 Postreqs_CheckFuncTask(Verilog) lint            Yes            0 ELABDU         -               
 Prereqs_Usage        (Verilog) lint            Yes            0 ELABDU         -               
 LINT_abstract01                lint            Yes            8 FLATDU2_WL     -               
 ElabSummary                    SpyGlass        Yes            1 SETUP          -               
 DetectTopDesignUnits           SpyGlass        Yes            8 SETUP          -               
-------------------------------------------------------------------------------------
Note: VSDU type of rules (as seen in the above table) are not run on
      unsynthesized modules reported by 'ErrorAnalyzeBBox/InfoAnalyzeBBox' messages
      (Please see messages starting with keyword 'UnsynthesizedDU')

##status : SpyGlass Rule Checking Complete.

---------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------
   Goal Run           :      lint/lint_abstract
   Command-line read  :      0 error,      0 warning,      0 information message 
   Design Read        :      0 error,      0 warning,      9 information messages
      Found 8 top modules:
         core.core_arch                                 (file: ../vhd/core.vhd)
         counter_calculation.counter_calculation_arch   (file: ../vhd/counter_calculation.vhd)
         decode.decode_arch                             (file: ../vhd/decode.vhd)
         execute.execute_arch                           (file: ../vhd/execute.vhd)
         fetch.fetch_arch                               (file: ../vhd/fetch.vhd)
         memory_access.memory_access_arch               (file: ../vhd/memory_access.vhd)
         registerfile.registerfile_arch                 (file: ../vhd/registerfile.vhd)
         writeback.writeback_arch                       (file: ../vhd/writeback.vhd)

   Blackbox Resolution:      0 error,      0 warning,      0 information message 
   SGDC Checks        :      0 error,      0 warning,      0 information message 
   Policy lint        :      0 error,      0 warning,      8 information messages
   -------------------------------------------------------------------------------------
   Total              :      0 error,      0 warning,     17 information messages

  Total Number of Generated Messages     :        17 (0 error, 0 warning, 17 Infos)
  Number of Reported Messages            :        17 (0 error, 0 warning, 17 Infos)

---------------------------------------------------------------------------------------------



SpyGlass Rule Checking Complete.

        ********** LICENSE EXPIRY NOTIFICATION **********
        Some or all of the license features at following license server(s)
        are about to expire.

        License Server: 1721@cimekey1 (HostID: 90b11c1aea4e)
            Example: Feature "oemunlock 2015.12 (or > 2015.12)" expires in next 11 days.

        You can use command "lmstat -a -c <License Server>" to get
        details about the given license.

        Please contact Atrenta Support or your CAD administrator
        to renew your licenses.
        ********** END OF LICENSE EXPIRY NOTIFICATION **********


Generating moresimple report from './spyglass-1/lint/lint_abstract/spyglass.vdb' to './spyglass-1/lint/lint_abstract/spyglass_reports/moresimple.rpt' ....

Generating runsummary report from './spyglass-1/lint/lint_abstract/spyglass.vdb' ....

Generating no_msg_reporting_rules report from './spyglass-1/lint/lint_abstract/spyglass.vdb' to './spyglass-1/lint/lint_abstract/spyglass_reports/no_msg_reporting_rules.rpt' ....

Policy specific data (reports) are present in the directory './spyglass-1/lint/lint_abstract/spyglass_reports'.

SpyGlass critical reports for the current run are present in directory './spyglass-1/consolidated_reports/lint_lint_abstract/'.


---------------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------------
   Goal Run           :      lint/lint_abstract
   Top Module         :      Found 8 top modules
                             (core counter_calculation decode execute fetch memory_access registerfile writeback)
---------------------------------------------------------------------------------------------------
   Reports Directory: 
   /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/spyglass/spyglass-1/consolidated_reports/lint_lint_abstract/ 

   SpyGlass LogFile: 
    /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/spyglass/spyglass-1/lint/lint_abstract/spyglass.log 

   Standard Reports: 
     moresimple.rpt          no_msg_reporting_rules.rpt       

   HTML report:
    /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/spyglass/spyglass-1/html_reports/goals_summary.html
  

   Technology Reports:  
     <Not Available>
   
   
---------------------------------------------------------------------------------------------------
   Goal Violation Summary:
       Waived   Messages:                      0 Errors,      0 Warnings,      0 Infos
       Reported Messages:         0 Fatals,    0 Errors,      0 Warnings,     17 Infos
---------------------------------------------------------------------------------------------------
   
---------------------------------------------------------------------------------------------------
 
SpyGlass Exit Code 0 (Rule-checking completed without errors or warnings)
SpyGlass total run-time is 0:0:20 (20 secs)
SpyGlass run completed at 01:09:43 PM on Dec 20 2017
