[dumpfile] "sp6_pll.vcd"
[timestart] 0
[size] 1020 541
[pos] -1 -1
*-20.000000 1237000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[sst_width] 229
[signals_width] 294
[sst_expanded] 1
[sst_vpaned_height] 110
@22
sp6_pll_tb.TP[15:0]
@28
sp6_pll_tb.bitslip
@420
sp6_pll_tb.cc
@22
sp6_pll_tb.clk_data_out[7:0]
sp6_pll_tb.data_outs[7:0]
@28
sp6_pll_tb.dco_clk_p
sp6_pll_tb.fr_clk
sp6_pll_tb.out_a_p
sp6_pll_tb.out_b_p
@420
sp6_pll_tb.pass
@28
sp6_pll_tb.reset
sp6_pll_tb.sample_clk
sp6_pll_tb.sys_clk
@22
sp6_pll_tb.temp[15:0]
sp6_pll_tb.tp_a[7:0]
sp6_pll_tb.tp_b[7:0]
[pattern_trace] 1
[pattern_trace] 0
