

Total time for 'obs_clean' ...   
 [0.00 sec.]

4.317. Executing SPLITNETS pass (splitting up multi-bit signals).

4.318. Executing HIERARCHY pass (managing design hierarchy).

4.318.1. Analyzing design hierarchy..
Top module:  \dragonball_wbmaster_top

4.318.2. Analyzing design hierarchy..
Top module:  \dragonball_wbmaster_top
Removed 0 unused modules.
Warning: Resizing cell port dragonball_wbmaster_top.$o_buft_$auto_126.O from 16 bits to 1 bits.
Warning: Resizing cell port dragonball_wbmaster_top.$o_buft_$auto_127.O from 16 bits to 1 bits.
Warning: Resizing cell port dragonball_wbmaster_top.$o_buft_$auto_128.O from 16 bits to 1 bits.
Warning: Resizing cell port dragonball_wbmaster_top.$o_buft_$auto_129.O from 16 bits to 1 bits.
Warning: Resizing cell port dragonball_wbmaster_top.$o_buft_$auto_130.O from 16 bits to 1 bits.
Warning: Resizing cell port dragonball_wbmaster_top.$o_buft_$auto_131.O from 16 bits to 1 bits.
Warning: Resizing cell port dragonball_wbmaster_top.$o_buft_$auto_132.O from 16 bits to 1 bits.
Warning: Resizing cell port dragonball_wbmaster_top.$o_buft_$auto_133.O from 16 bits to 1 bits.
Warning: Resizing cell port dragonball_wbmaster_top.$o_buft_$auto_134.O from 16 bits to 1 bits.
Warning: Resizing cell port dragonball_wbmaster_top.$o_buft_$auto_135.O from 16 bits to 1 bits.
Warning: Resizing cell port dragonball_wbmaster_top.$o_buft_$auto_136.O from 16 bits to 1 bits.
Warning: Resizing cell port dragonball_wbmaster_top.$o_buft_$auto_137.O from 16 bits to 1 bits.
Warning: Resizing cell port dragonball_wbmaster_top.$o_buft_$auto_138.O from 16 bits to 1 bits.
Warning: Resizing cell port dragonball_wbmaster_top.$o_buft_$auto_139.O from 16 bits to 1 bits.
Warning: Resizing cell port dragonball_wbmaster_top.$o_buft_$auto_140.O from 16 bits to 1 bits.
Warning: Resizing cell port dragonball_wbmaster_top.$o_buft_$auto_141.O from 16 bits to 1 bits.

Dumping port properties into 'netlist_info.json' file.


Inserting I_FAB/O_FAB cells ...


Inserting I_FAB/O_FAB cells done.

4.319. Printing statistics.

=== dragonball_wbmaster_top ===

   Number of wires:                124
   Number of wire bits:            186
   Number of public wires:          38
   Number of public wire bits:     100
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                137
     CLK_BUF                         1
     DFFRE                          30
     I_BUF                          49
     LUT1                            1
     LUT2                            5
     LUT4                            1
     O_BUFT                         34
     O_FAB                          16

   Number of LUTs:                   7
   Number of REGs:                  30
   Number of CARRY ADDERs:           0

4.320. Executing Verilog backend.
Dumping module `\dragonball_wbmaster_top'.

# -------------------- 
# Core Synthesis done 
# -------------------- 

4.321. Executing Verilog backend.
Dumping module `\dragonball_wbmaster_top'.

4.321.1. Executing BLIF backend.

-- Running command `write_rtlil design.rtlil' --

4.321.2. Executing RTLIL backend.
Output filename: design.rtlil

4.321.3. Executing SPLITNETS pass (splitting up multi-bit signals).

4.321.4. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_dragonball_wbmaster_top.
<suppressed ~1 debug messages>

4.321.5. Executing Verilog backend.
Dumping module `\dragonball_wbmaster_top'.

4.321.5.1. Executing BLIF backend.
Run Script

4.321.5.2. Executing Verilog backend.
Dumping module `\dragonball_wbmaster_top'.

4.321.5.2.1. Executing BLIF backend.
ERROR: Netlist is illegal, check netlist_checker.log for more details.
ERROR: SYN: Design dragonball_wbmaster_top Synthesis failed
