##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for CyMASTER_CLK
		4.4::Critical Path Report for LabVIEW_UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. LabVIEW_UART_IntClock:R)
		5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.5::Critical Path Report for (LabVIEW_UART_IntClock:R vs. Clock_1:R)
		5.6::Critical Path Report for (LabVIEW_UART_IntClock:R vs. LabVIEW_UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: Clock_1                | Frequency: 26.07 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK              | Frequency: 34.60 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                  | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                  | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK           | Frequency: 26.07 MHz  | Target: 24.00 MHz  | 
Clock: CyPLL_OUT              | N/A                   | Target: 24.00 MHz  | 
Clock: LabVIEW_UART_IntClock  | Frequency: 26.07 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1                Clock_1                83333.3          67946       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_1                41666.7          12764       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              CyBUS_CLK              41666.7          25865       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              LabVIEW_UART_IntClock  41666.7          25088       N/A              N/A         N/A              N/A         N/A              N/A         
LabVIEW_UART_IntClock  Clock_1                41666.7          3309        N/A              N/A         N/A              N/A         N/A              N/A         
LabVIEW_UART_IntClock  LabVIEW_UART_IntClock  1.08333e+006     1054693     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name              Clock to Out  Clock Name:Phase         
---------------------  ------------  -----------------------  
LED(0)_PAD             25143         CyBUS_CLK:R              
MotorDirection(0)_PAD  25517         CyBUS_CLK:R              
MotorOut(0)_PAD        25154         CyBUS_CLK:R              
Tx_1(0)_PAD            31909         LabVIEW_UART_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 26.07 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 3309p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between LabVIEW_UART_IntClock Clock_1)   41667
- Setup time                                                                             -6190
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32167
-------------------------------------   ----- 
End-of-path arrival time (ps)           32167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell16     1250   1250   3309  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   3205   4455   3309  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   8110  12565   3309  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2252  14817   3309  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350  18167   3309  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2249  20416   3309  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  22876   3309  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     3633  26508   3309  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  29858   3309  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2309  32167   3309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 34.60 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 12764p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -6190
----------------------------------------------   ----- 
End-of-path required time (ps)                   35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22712
-------------------------------------   ----- 
End-of-path arrival time (ps)           22712
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/busclk                datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   3110   3110  12764  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2252   5362  12764  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350   8712  12764  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2249  10961  12764  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  13421  12764  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     3633  17053  12764  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  20403  12764  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2309  22712  12764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyMASTER_CLK
******************************************
Clock: CyMASTER_CLK
Frequency: 26.07 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 3309p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between LabVIEW_UART_IntClock Clock_1)   41667
- Setup time                                                                             -6190
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32167
-------------------------------------   ----- 
End-of-path arrival time (ps)           32167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell16     1250   1250   3309  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   3205   4455   3309  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   8110  12565   3309  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2252  14817   3309  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350  18167   3309  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2249  20416   3309  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  22876   3309  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     3633  26508   3309  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  29858   3309  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2309  32167   3309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for LabVIEW_UART_IntClock
***************************************************
Clock: LabVIEW_UART_IntClock
Frequency: 26.07 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 3309p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between LabVIEW_UART_IntClock Clock_1)   41667
- Setup time                                                                             -6190
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32167
-------------------------------------   ----- 
End-of-path arrival time (ps)           32167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell16     1250   1250   3309  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   3205   4455   3309  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   8110  12565   3309  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2252  14817   3309  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350  18167   3309  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2249  20416   3309  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  22876   3309  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     3633  26508   3309  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  29858   3309  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2309  32167   3309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MotorDrive:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \MotorDrive:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25865p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11572
-------------------------------------   ----- 
End-of-path arrival time (ps)           11572
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  25865  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  25865  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  25865  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2942   6442  25865  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11572  25865  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11572  25865  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell6       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 12764p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -6190
----------------------------------------------   ----- 
End-of-path required time (ps)                   35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22712
-------------------------------------   ----- 
End-of-path arrival time (ps)           22712
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/busclk                datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   3110   3110  12764  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2252   5362  12764  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350   8712  12764  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2249  10961  12764  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  13421  12764  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     3633  17053  12764  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  20403  12764  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2309  22712  12764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. LabVIEW_UART_IntClock:R)
***********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25088p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13109
-------------------------------------   ----- 
End-of-path arrival time (ps)           13109
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                      iocell1         2009   2009  25088  RISE       1
\LabVIEW_UART:BUART:rx_postpoll\/main_1         macrocell6      5490   7499  25088  RISE       1
\LabVIEW_UART:BUART:rx_postpoll\/q              macrocell6      3350  10849  25088  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2261  13109  25088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:count_stored_i\/q
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 67946p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 77143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9197
-------------------------------------   ---- 
End-of-path arrival time (ps)           9197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:count_stored_i\/clock_0            macrocell37         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:count_stored_i\/q            macrocell37     1250   1250  67946  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_2         macrocell12     2288   3538  67946  RISE       1
\ByteCounter:CounterUDB:count_enable\/q              macrocell12     3350   6888  67946  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell4   2309   9197  67946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


5.5::Critical Path Report for (LabVIEW_UART_IntClock:R vs. Clock_1:R)
*********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 3309p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between LabVIEW_UART_IntClock Clock_1)   41667
- Setup time                                                                             -6190
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32167
-------------------------------------   ----- 
End-of-path arrival time (ps)           32167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell16     1250   1250   3309  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   3205   4455   3309  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   8110  12565   3309  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2252  14817   3309  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350  18167   3309  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2249  20416   3309  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  22876   3309  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     3633  26508   3309  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  29858   3309  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2309  32167   3309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


5.6::Critical Path Report for (LabVIEW_UART_IntClock:R vs. LabVIEW_UART_IntClock:R)
***********************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1054693p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6190
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22450
-------------------------------------   ----- 
End-of-path arrival time (ps)           22450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                       macrocell16     1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset      datapathcell2   6944   8194  1054693  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2   5190  13384  1054693  RISE       1
\LabVIEW_UART:BUART:counter_load_not\/main_2           macrocell2      3399  16784  1054693  RISE       1
\LabVIEW_UART:BUART:counter_load_not\/q                macrocell2      3350  20134  1054693  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2317  22450  1054693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 3309p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between LabVIEW_UART_IntClock Clock_1)   41667
- Setup time                                                                             -6190
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32167
-------------------------------------   ----- 
End-of-path arrival time (ps)           32167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell16     1250   1250   3309  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   3205   4455   3309  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   8110  12565   3309  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2252  14817   3309  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350  18167   3309  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2249  20416   3309  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  22876   3309  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     3633  26508   3309  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  29858   3309  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2309  32167   3309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \ByteCounter:CounterUDB:count_stored_i\/clock_0
Path slack     : 11598p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between LabVIEW_UART_IntClock Clock_1)   41667
- Setup time                                                                             -3510
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26559
-------------------------------------   ----- 
End-of-path arrival time (ps)           26559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell16     1250   1250   3309  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   3205   4455   3309  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   8110  12565   3309  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2252  14817   3309  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350  18167   3309  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2249  20416   3309  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  22876   3309  RISE       1
\ByteCounter:CounterUDB:count_stored_i\/main_0          macrocell37     3683  26559  11598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:count_stored_i\/clock_0            macrocell37         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCountReset:Sync:ctrl_reg\/control_0
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 24130p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -6190
----------------------------------------------   ----- 
End-of-path required time (ps)                   35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11347
-------------------------------------   ----- 
End-of-path arrival time (ps)           11347
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteCountReset:Sync:ctrl_reg\/busclk                       controlcell4        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCountReset:Sync:ctrl_reg\/control_0             controlcell4    2050   2050  24130  RISE       1
\ByteCounter:CounterUDB:reload\/main_0               macrocell9      3654   5704  24130  RISE       1
\ByteCounter:CounterUDB:reload\/q                    macrocell9      3350   9054  24130  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell4   2293  11347  24130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25088p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13109
-------------------------------------   ----- 
End-of-path arrival time (ps)           13109
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                      iocell1         2009   2009  25088  RISE       1
\LabVIEW_UART:BUART:rx_postpoll\/main_1         macrocell6      5490   7499  25088  RISE       1
\LabVIEW_UART:BUART:rx_postpoll\/q              macrocell6      3350  10849  25088  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2261  13109  25088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MotorDrive:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \MotorDrive:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25865p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11572
-------------------------------------   ----- 
End-of-path arrival time (ps)           11572
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  25865  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  25865  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  25865  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2942   6442  25865  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11572  25865  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11572  25865  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell6       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MotorDrive:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \MotorDrive:PWMUDB:genblk8:stsreg\/clock
Path slack     : 28940p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12226
-------------------------------------   ----- 
End-of-path arrival time (ps)           12226
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  25865  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  25865  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  25865  RISE       1
\MotorDrive:PWMUDB:status_2\/main_1          macrocell13     3064   6564  28940  RISE       1
\MotorDrive:PWMUDB:status_2\/q               macrocell13     3350   9914  28940  RISE       1
\MotorDrive:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2312  12226  28940  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:genblk8:stsreg\/clock                    statusicell4        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MotorDrive:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \MotorDrive:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29048p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6559
-------------------------------------   ---- 
End-of-path arrival time (ps)           6559
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  25865  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  25865  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  25865  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell6   3059   6559  29048  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell6       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MotorDrive:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \MotorDrive:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 29165p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6442
-------------------------------------   ---- 
End-of-path arrival time (ps)           6442
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  25865  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  25865  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  25865  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2942   6442  29165  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:pollcount_1\/main_4
Capture Clock  : \LabVIEW_UART:BUART:pollcount_1\/clock_0
Path slack     : 29827p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8329
-------------------------------------   ---- 
End-of-path arrival time (ps)           8329
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell1       2009   2009  25088  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/main_4  macrocell30   6320   8329  29827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:pollcount_0\/main_3
Capture Clock  : \LabVIEW_UART:BUART:pollcount_0\/clock_0
Path slack     : 29827p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8329
-------------------------------------   ---- 
End-of-path arrival time (ps)           8329
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell1       2009   2009  25088  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/main_3  macrocell31   6320   8329  29827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_7
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 29827p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8329
-------------------------------------   ---- 
End-of-path arrival time (ps)           8329
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell1       2009   2009  25088  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_7  macrocell32   6320   8329  29827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell32         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_10
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 29941p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8216
-------------------------------------   ---- 
End-of-path arrival time (ps)           8216
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell1       2009   2009  25088  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_10  macrocell24   6207   8216  29941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_9
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 30677p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7479
-------------------------------------   ---- 
End-of-path arrival time (ps)           7479
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1       2009   2009  25088  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_9  macrocell27   5470   7479  30677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:rx_last\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_last\/clock_0
Path slack     : 30677p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7479
-------------------------------------   ---- 
End-of-path arrival time (ps)           7479
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell1       2009   2009  25088  RISE       1
\LabVIEW_UART:BUART:rx_last\/main_1  macrocell34   5470   7479  30677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_last\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:runmode_enable\/q
Path End       : \MotorDrive:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \MotorDrive:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 31075p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4532
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:runmode_enable\/clock_0                  macrocell39         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:runmode_enable\/q         macrocell39     1250   1250  27775  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell5   3282   4532  31075  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:runmode_enable\/q
Path End       : \MotorDrive:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \MotorDrive:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 31098p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:runmode_enable\/clock_0                  macrocell39         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:runmode_enable\/q         macrocell39     1250   1250  27775  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell6   3259   4509  31098  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell6       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorKill:Sync:ctrl_reg\/control_0
Path End       : \MotorDrive:PWMUDB:min_kill_reg\/main_1
Capture Clock  : \MotorDrive:PWMUDB:min_kill_reg\/clock_0
Path slack     : 31245p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6912
-------------------------------------   ---- 
End-of-path arrival time (ps)           6912
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorKill:Sync:ctrl_reg\/busclk                            controlcell7        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\MotorKill:Sync:ctrl_reg\/control_0      controlcell7   2050   2050  31245  RISE       1
\MotorDrive:PWMUDB:min_kill_reg\/main_1  macrocell38    4862   6912  31245  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:min_kill_reg\/clock_0                    macrocell38         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorKill:Sync:ctrl_reg\/control_0
Path End       : Net_84/main_1
Capture Clock  : Net_84/clock_0
Path slack     : 31245p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6912
-------------------------------------   ---- 
End-of-path arrival time (ps)           6912
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorKill:Sync:ctrl_reg\/busclk                            controlcell7        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\MotorKill:Sync:ctrl_reg\/control_0  controlcell7   2050   2050  31245  RISE       1
Net_84/main_1                        macrocell45    4862   6912  31245  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_84/clock_0                                              macrocell45         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MotorDrive:PWMUDB:sc_kill_tmp\/main_1
Capture Clock  : \MotorDrive:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 31592p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6564
-------------------------------------   ---- 
End-of-path arrival time (ps)           6564
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell5    760    760  25865  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell6      0    760  25865  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell6   2740   3500  25865  RISE       1
\MotorDrive:PWMUDB:sc_kill_tmp\/main_1     macrocell40     3064   6564  31592  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sc_kill_tmp\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_84/main_3
Capture Clock  : Net_84/clock_0
Path slack     : 31794p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6362
-------------------------------------   ---- 
End-of-path arrival time (ps)           6362
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  31794  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  31794  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  31794  RISE       1
Net_84/main_3                               macrocell45     2612   6362  31794  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_84/clock_0                                              macrocell45         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorKill:Sync:ctrl_reg\/control_0
Path End       : \MotorDrive:PWMUDB:ltch_kill_reg\/main_0
Capture Clock  : \MotorDrive:PWMUDB:ltch_kill_reg\/clock_0
Path slack     : 31797p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6359
-------------------------------------   ---- 
End-of-path arrival time (ps)           6359
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorKill:Sync:ctrl_reg\/busclk                            controlcell7        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\MotorKill:Sync:ctrl_reg\/control_0       controlcell7   2050   2050  31245  RISE       1
\MotorDrive:PWMUDB:ltch_kill_reg\/main_0  macrocell41    4309   6359  31797  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:ltch_kill_reg\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \MotorDrive:PWMUDB:prevCompare1\/main_2
Capture Clock  : \MotorDrive:PWMUDB:prevCompare1\/clock_0
Path slack     : 31806p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  31794  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  31794  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  31794  RISE       1
\MotorDrive:PWMUDB:prevCompare1\/main_2     macrocell42     2601   6351  31806  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:prevCompare1\/clock_0                    macrocell42         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \MotorDrive:PWMUDB:status_0\/main_3
Capture Clock  : \MotorDrive:PWMUDB:status_0\/clock_0
Path slack     : 31806p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  31794  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  31794  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  31794  RISE       1
\MotorDrive:PWMUDB:status_0\/main_3         macrocell43     2601   6351  31806  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:status_0\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_84/main_2
Capture Clock  : Net_84/clock_0
Path slack     : 32022p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6135
-------------------------------------   ---- 
End-of-path arrival time (ps)           6135
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell5   1240   1240  32022  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell6      0   1240  32022  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell6   2270   3510  32022  RISE       1
Net_84/main_2                               macrocell45     2625   6135  32022  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_84/clock_0                                              macrocell45         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \MotorDrive:PWMUDB:prevCompare1\/main_1
Capture Clock  : \MotorDrive:PWMUDB:prevCompare1\/clock_0
Path slack     : 32029p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6127
-------------------------------------   ---- 
End-of-path arrival time (ps)           6127
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell5   1240   1240  32022  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell6      0   1240  32022  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell6   2270   3510  32022  RISE       1
\MotorDrive:PWMUDB:prevCompare1\/main_1     macrocell42     2617   6127  32029  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:prevCompare1\/clock_0                    macrocell42         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \MotorDrive:PWMUDB:status_0\/main_2
Capture Clock  : \MotorDrive:PWMUDB:status_0\/clock_0
Path slack     : 32029p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6127
-------------------------------------   ---- 
End-of-path arrival time (ps)           6127
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell5   1240   1240  32022  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell6      0   1240  32022  RISE       1
\MotorDrive:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell6   2270   3510  32022  RISE       1
\MotorDrive:PWMUDB:status_0\/main_2         macrocell43     2617   6127  32029  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:status_0\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorKill:Sync:ctrl_reg\/control_0
Path End       : \MotorDrive:PWMUDB:sc_kill_tmp\/main_2
Capture Clock  : \MotorDrive:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 32217p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5940
-------------------------------------   ---- 
End-of-path arrival time (ps)           5940
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorKill:Sync:ctrl_reg\/busclk                            controlcell7        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\MotorKill:Sync:ctrl_reg\/control_0     controlcell7   2050   2050  31245  RISE       1
\MotorDrive:PWMUDB:sc_kill_tmp\/main_2  macrocell40    3890   5940  32217  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sc_kill_tmp\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorKill:Sync:ctrl_reg\/control_0
Path End       : \MotorDrive:PWMUDB:prevCompare1\/main_0
Capture Clock  : \MotorDrive:PWMUDB:prevCompare1\/clock_0
Path slack     : 32217p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5940
-------------------------------------   ---- 
End-of-path arrival time (ps)           5940
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorKill:Sync:ctrl_reg\/busclk                            controlcell7        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\MotorKill:Sync:ctrl_reg\/control_0      controlcell7   2050   2050  31245  RISE       1
\MotorDrive:PWMUDB:prevCompare1\/main_0  macrocell42    3890   5940  32217  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:prevCompare1\/clock_0                    macrocell42         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorKill:Sync:ctrl_reg\/control_0
Path End       : \MotorDrive:PWMUDB:status_0\/main_0
Capture Clock  : \MotorDrive:PWMUDB:status_0\/clock_0
Path slack     : 32217p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5940
-------------------------------------   ---- 
End-of-path arrival time (ps)           5940
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorKill:Sync:ctrl_reg\/busclk                            controlcell7        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\MotorKill:Sync:ctrl_reg\/control_0  controlcell7   2050   2050  31245  RISE       1
\MotorDrive:PWMUDB:status_0\/main_0  macrocell43    3890   5940  32217  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:status_0\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorKill:Sync:ctrl_reg\/control_0
Path End       : \MotorDrive:PWMUDB:status_5\/main_0
Capture Clock  : \MotorDrive:PWMUDB:status_5\/clock_0
Path slack     : 32850p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5307
-------------------------------------   ---- 
End-of-path arrival time (ps)           5307
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorKill:Sync:ctrl_reg\/busclk                            controlcell7        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\MotorKill:Sync:ctrl_reg\/control_0  controlcell7   2050   2050  31245  RISE       1
\MotorDrive:PWMUDB:status_5\/main_0  macrocell44    3257   5307  32850  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:status_5\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:runmode_enable\/q
Path End       : Net_84/main_0
Capture Clock  : Net_84/clock_0
Path slack     : 33657p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:runmode_enable\/clock_0                  macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:runmode_enable\/q  macrocell39   1250   1250  27775  RISE       1
Net_84/main_0                         macrocell45   3250   4500  33657  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_84/clock_0                                              macrocell45         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTReset:Sync:ctrl_reg\/control_0
Path End       : \LabVIEW_UART:BUART:reset_reg\/main_0
Capture Clock  : \LabVIEW_UART:BUART:reset_reg\/clock_0
Path slack     : 33845p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4312
-------------------------------------   ---- 
End-of-path arrival time (ps)           4312
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UARTReset:Sync:ctrl_reg\/busclk                            controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\UARTReset:Sync:ctrl_reg\/control_0    controlcell1   2050   2050  33845  RISE       1
\LabVIEW_UART:BUART:reset_reg\/main_0  macrocell16    2262   4312  33845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:min_kill_reg\/q
Path End       : \MotorDrive:PWMUDB:min_kill_reg\/main_0
Capture Clock  : \MotorDrive:PWMUDB:min_kill_reg\/clock_0
Path slack     : 34597p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:min_kill_reg\/clock_0                    macrocell38         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:min_kill_reg\/q       macrocell38   1250   1250  34597  RISE       1
\MotorDrive:PWMUDB:min_kill_reg\/main_0  macrocell38   2310   3560  34597  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:min_kill_reg\/clock_0                    macrocell38         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:sc_kill_tmp\/q
Path End       : \MotorDrive:PWMUDB:sc_kill_tmp\/main_0
Capture Clock  : \MotorDrive:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 34611p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sc_kill_tmp\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:sc_kill_tmp\/q       macrocell40   1250   1250  34611  RISE       1
\MotorDrive:PWMUDB:sc_kill_tmp\/main_0  macrocell40   2296   3546  34611  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:sc_kill_tmp\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:prevCompare1\/q
Path End       : \MotorDrive:PWMUDB:status_0\/main_1
Capture Clock  : \MotorDrive:PWMUDB:status_0\/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:prevCompare1\/clock_0                    macrocell42         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:prevCompare1\/q   macrocell42   1250   1250  34612  RISE       1
\MotorDrive:PWMUDB:status_0\/main_1  macrocell43   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:status_0\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:ltch_kill_reg\/q
Path End       : \MotorDrive:PWMUDB:ltch_kill_reg\/main_1
Capture Clock  : \MotorDrive:PWMUDB:ltch_kill_reg\/clock_0
Path slack     : 34615p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:ltch_kill_reg\/clock_0                   macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:ltch_kill_reg\/q       macrocell41   1250   1250  34615  RISE       1
\MotorDrive:PWMUDB:ltch_kill_reg\/main_1  macrocell41   2291   3541  34615  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:ltch_kill_reg\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \MotorDrive:PWMUDB:runmode_enable\/main_0
Capture Clock  : \MotorDrive:PWMUDB:runmode_enable\/clock_0
Path slack     : 34624p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3533
-------------------------------------   ---- 
End-of-path arrival time (ps)           3533
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:genblk1:ctrlreg\/clock                   controlcell5        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  34624  RISE       1
\MotorDrive:PWMUDB:runmode_enable\/main_0      macrocell39    2323   3533  34624  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:runmode_enable\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCountReset:Sync:ctrl_reg\/control_0
Path End       : \ByteCounter:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \ByteCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 35395p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Recovery time                                      0
----------------------------------------------   ----- 
End-of-path required time (ps)                   41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6271
-------------------------------------   ---- 
End-of-path arrival time (ps)           6271
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteCountReset:Sync:ctrl_reg\/busclk                       controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\ByteCountReset:Sync:ctrl_reg\/control_0       controlcell4   2050   2050  24130  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   4221   6271  35395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:status_5\/q
Path End       : \MotorDrive:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \MotorDrive:PWMUDB:genblk8:stsreg\/clock
Path slack     : 36245p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4922
-------------------------------------   ---- 
End-of-path arrival time (ps)           4922
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:status_5\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:status_5\/q               macrocell44    1250   1250  36245  RISE       1
\MotorDrive:PWMUDB:genblk8:stsreg\/status_5  statusicell4   3672   4922  36245  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:genblk8:stsreg\/clock                    statusicell4        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorDrive:PWMUDB:status_0\/q
Path End       : \MotorDrive:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \MotorDrive:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37621p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:status_0\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\MotorDrive:PWMUDB:status_0\/q               macrocell43    1250   1250  37621  RISE       1
\MotorDrive:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2296   3546  37621  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MotorDrive:PWMUDB:genblk8:stsreg\/clock                    statusicell4        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \ByteCounter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \ByteCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70522p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12312
-------------------------------------   ----- 
End-of-path arrival time (ps)           12312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell4   2300   2300  70522  RISE       1
\ByteCounter:CounterUDB:status_2\/main_0            macrocell11     3791   6091  70522  RISE       1
\ByteCounter:CounterUDB:status_2\/q                 macrocell11     3350   9441  70522  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2870  12312  70522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \ByteCounter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \ByteCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 72437p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10396
-------------------------------------   ----- 
End-of-path arrival time (ps)           10396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell4   2430   2430  72437  RISE       1
\ByteCounter:CounterUDB:status_0\/main_0            macrocell10     2292   4722  72437  RISE       1
\ByteCounter:CounterUDB:status_0\/q                 macrocell10     3350   8072  72437  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/status_0    statusicell3    2324  10396  72437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \ByteCounter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \ByteCounter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 73200p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6623
-------------------------------------   ---- 
End-of-path arrival time (ps)           6623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell4   2300   2300  70522  RISE       1
\ByteCounter:CounterUDB:overflow_reg_i\/main_0      macrocell35     4323   6623  73200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:overflow_reg_i\/clock_0            macrocell35         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \ByteCounter:CounterUDB:prevCompare\/main_0
Capture Clock  : \ByteCounter:CounterUDB:prevCompare\/clock_0
Path slack     : 75102p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell4   2430   2430  72437  RISE       1
\ByteCounter:CounterUDB:prevCompare\/main_0         macrocell36     2292   4722  75102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:prevCompare\/clock_0               macrocell36         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \ByteCounter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \ByteCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 76385p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6448
-------------------------------------   ---- 
End-of-path arrival time (ps)           6448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell4   2290   2290  76385  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/status_1   statusicell3    4158   6448  76385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1054693p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6190
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22450
-------------------------------------   ----- 
End-of-path arrival time (ps)           22450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                       macrocell16     1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset      datapathcell2   6944   8194  1054693  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2   5190  13384  1054693  RISE       1
\LabVIEW_UART:BUART:counter_load_not\/main_2           macrocell2      3399  16784  1054693  RISE       1
\LabVIEW_UART:BUART:counter_load_not\/q                macrocell2      3350  20134  1054693  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2317  22450  1054693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \LabVIEW_UART:BUART:sTX:TxSts\/clock
Path slack     : 1055731p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27102
-------------------------------------   ----- 
End-of-path arrival time (ps)           27102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell16     1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/reset             datapathcell1   7933   9183  1055731  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   8580  17763  1055731  RISE       1
\LabVIEW_UART:BUART:tx_status_0\/main_3                 macrocell3      3664  21426  1055731  RISE       1
\LabVIEW_UART:BUART:tx_status_0\/q                      macrocell3      3350  24776  1055731  RISE       1
\LabVIEW_UART:BUART:sTX:TxSts\/status_0                 statusicell1    2326  27102  1055731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:TxSts\/clock                       statusicell1        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxSts\/clock
Path slack     : 1058344p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24489
-------------------------------------   ----- 
End-of-path arrival time (ps)           24489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell16     1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   3205   4455  1058344  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   8580  13035  1058344  RISE       1
\LabVIEW_UART:BUART:rx_status_4\/main_1                 macrocell7      2237  15272  1058344  RISE       1
\LabVIEW_UART:BUART:rx_status_4\/q                      macrocell7      3350  18622  1058344  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_4                 statusicell2    5867  24489  1058344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/clock                       statusicell2        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_4
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1058397p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21426
-------------------------------------   ----- 
End-of-path arrival time (ps)           21426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell16     1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/reset             datapathcell1   7933   9183  1055731  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   8580  17763  1055731  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_4                  macrocell19     3664  21426  1058397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_4
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1058972p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20851
-------------------------------------   ----- 
End-of-path arrival time (ps)           20851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q               macrocell16     1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/reset    datapathcell1   7933   9183  1055731  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   9370  18553  1058972  RISE       1
\LabVIEW_UART:BUART:txn\/main_4                macrocell17     2299  20851  1058972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1060553p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16770
-------------------------------------   ----- 
End-of-path arrival time (ps)           16770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell16     1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   6944   8194  1054693  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  13384  1054693  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3386  16770  1060553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_3\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063003p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -5360
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14970
-------------------------------------   ----- 
End-of-path arrival time (ps)           14970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_3\/q            macrocell26   1250   1250  1063003  RISE       1
\LabVIEW_UART:BUART:rx_counter_load\/main_2  macrocell5    6683   7933  1063003  RISE       1
\LabVIEW_UART:BUART:rx_counter_load\/q       macrocell5    3350  11283  1063003  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/load   count7cell    3687  14970  1063003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_3
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1063040p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16784
-------------------------------------   ----- 
End-of-path arrival time (ps)           16784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell16     1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   6944   8194  1054693  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  13384  1054693  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_3               macrocell20     3399  16784  1063040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_3
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1063051p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16772
-------------------------------------   ----- 
End-of-path arrival time (ps)           16772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell16     1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   6944   8194  1054693  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  13384  1054693  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_3               macrocell18     3388  16772  1063051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \LabVIEW_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1063051p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16772
-------------------------------------   ----- 
End-of-path arrival time (ps)           16772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell16     1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   6944   8194  1054693  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  13384  1054693  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/main_2                macrocell21     3388  16772  1063051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_3
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1063308p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16515
-------------------------------------   ----- 
End-of-path arrival time (ps)           16515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell16     1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   6944   8194  1054693  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  13384  1054693  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_3               macrocell19     3131  16515  1063308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_5
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1063530p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16293
-------------------------------------   ----- 
End-of-path arrival time (ps)           16293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell16     1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   6944   8194  1054693  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   5190  13384  1063530  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_5               macrocell20     2909  16293  1063530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_6
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1063540p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16284
-------------------------------------   ----- 
End-of-path arrival time (ps)           16284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell16     1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   6944   8194  1054693  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   5190  13384  1063530  RISE       1
\LabVIEW_UART:BUART:txn\/main_6                      macrocell17     2899  16284  1063540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_5
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1063542p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16282
-------------------------------------   ----- 
End-of-path arrival time (ps)           16282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell16     1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   6944   8194  1054693  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   5190  13384  1063530  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_5               macrocell18     2897  16282  1063542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/reset
Capture Clock  : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1065531p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -8620
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1074713

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9183
-------------------------------------   ---- 
End-of-path arrival time (ps)           9183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q             macrocell16     1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/reset  datapathcell1   7933   9183  1065531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset
Capture Clock  : \LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066269p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -8870
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1074463

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8194
-------------------------------------   ---- 
End-of-path arrival time (ps)           8194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                   macrocell16     1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset  datapathcell2   6944   8194  1066269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:pollcount_1\/main_0
Capture Clock  : \LabVIEW_UART:BUART:pollcount_1\/clock_0
Path slack     : 1068141p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11682
-------------------------------------   ----- 
End-of-path arrival time (ps)           11682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q         macrocell16   1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/main_0  macrocell30  10432  11682  1068141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:pollcount_0\/main_0
Capture Clock  : \LabVIEW_UART:BUART:pollcount_0\/clock_0
Path slack     : 1068141p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11682
-------------------------------------   ----- 
End-of-path arrival time (ps)           11682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q         macrocell16   1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/main_0  macrocell31  10432  11682  1068141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1068141p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11682
-------------------------------------   ----- 
End-of-path arrival time (ps)           11682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q         macrocell16   1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_0  macrocell32  10432  11682  1068141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell32         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_state_1\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_state_1\/clock_0
Path slack     : 1068719p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11105
-------------------------------------   ----- 
End-of-path arrival time (ps)           11105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell16   1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/main_0  macrocell23   9855  11105  1068719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1068719p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11105
-------------------------------------   ----- 
End-of-path arrival time (ps)           11105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell16   1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_0  macrocell24   9855  11105  1068719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070058p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -8820
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1074513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q             macrocell16     1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset  datapathcell3   3205   4455  1070058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_0
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1070573p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9250
-------------------------------------   ---- 
End-of-path arrival time (ps)           9250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell16   1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_0  macrocell20   8000   9250  1070573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_0
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1070582p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9242
-------------------------------------   ---- 
End-of-path arrival time (ps)           9242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q  macrocell16   1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:txn\/main_0   macrocell17   7992   9242  1070582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_0
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1070585p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9239
-------------------------------------   ---- 
End-of-path arrival time (ps)           9239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell16   1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_0  macrocell18   7989   9239  1070585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070667p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6656
-------------------------------------   ---- 
End-of-path arrival time (ps)           6656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q                macrocell23     1250   1250  1063027  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5406   6656  1070667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1071338p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8486
-------------------------------------   ---- 
End-of-path arrival time (ps)           8486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q        macrocell23   1250   1250  1063027  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_1  macrocell32   7236   8486  1071338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell32         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_bitclk_enable\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071533p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5790
-------------------------------------   ---- 
End-of-path arrival time (ps)           5790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell28         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_bitclk_enable\/q          macrocell28     1250   1250  1071533  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4540   5790  1071533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_mark\/main_0
Capture Clock  : \LabVIEW_UART:BUART:tx_mark\/clock_0
Path slack     : 1071552p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8271
-------------------------------------   ---- 
End-of-path arrival time (ps)           8271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q     macrocell16   1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:tx_mark\/main_0  macrocell22   7021   8271  1071552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_mark\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_3\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_4
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1071890p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7933
-------------------------------------   ---- 
End-of-path arrival time (ps)           7933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_3\/q       macrocell26   1250   1250  1063003  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_4  macrocell24   6683   7933  1071890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_3\/q
Path End       : \LabVIEW_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071890p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7933
-------------------------------------   ---- 
End-of-path arrival time (ps)           7933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_3\/q               macrocell26   1250   1250  1063003  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/main_2  macrocell29   6683   7933  1071890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0            macrocell29         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_state_1\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_state_1\/clock_0
Path slack     : 1071914p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7910
-------------------------------------   ---- 
End-of-path arrival time (ps)           7910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q       macrocell23   1250   1250  1063027  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/main_1  macrocell23   6660   7910  1071914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1071914p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7910
-------------------------------------   ---- 
End-of-path arrival time (ps)           7910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q       macrocell23   1250   1250  1063027  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_1  macrocell24   6660   7910  1071914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071914p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7910
-------------------------------------   ---- 
End-of-path arrival time (ps)           7910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q               macrocell23   1250   1250  1063027  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/main_0  macrocell29   6660   7910  1071914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0            macrocell29         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_7
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1071923p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7900
-------------------------------------   ---- 
End-of-path arrival time (ps)           7900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1071923  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_7         macrocell27   5960   7900  1071923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_6
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1071926p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7897
-------------------------------------   ---- 
End-of-path arrival time (ps)           7897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1071926  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_6         macrocell27   5957   7897  1071926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_1\/q
Path End       : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072000p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5323
-------------------------------------   ---- 
End-of-path arrival time (ps)           5323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_1\/q                macrocell18     1250   1250  1066338  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4073   5323  1072000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072051p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5273
-------------------------------------   ---- 
End-of-path arrival time (ps)           5273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q                macrocell24     1250   1250  1066581  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4023   5273  1072051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_0\/q
Path End       : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072200p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5124
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_0\/q                macrocell19     1250   1250  1066628  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3874   5124  1072200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1072466p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7358
-------------------------------------   ---- 
End-of-path arrival time (ps)           7358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1071923  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_7       macrocell25   5418   7358  1072466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell25         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_7
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1072466p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7358
-------------------------------------   ---- 
End-of-path arrival time (ps)           7358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1071923  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_7         macrocell26   5418   7358  1072466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1072469p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7355
-------------------------------------   ---- 
End-of-path arrival time (ps)           7355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1071926  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_6       macrocell25   5415   7355  1072469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell25         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_6
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1072469p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7355
-------------------------------------   ---- 
End-of-path arrival time (ps)           7355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1071926  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_6         macrocell26   5415   7355  1072469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_0
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1072601p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7222
-------------------------------------   ---- 
End-of-path arrival time (ps)           7222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell16   1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_0  macrocell19   5972   7222  1072601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1072641p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7182
-------------------------------------   ---- 
End-of-path arrival time (ps)           7182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q         macrocell23   1250   1250  1063027  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_1  macrocell25   5932   7182  1072641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell25         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1072641p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7182
-------------------------------------   ---- 
End-of-path arrival time (ps)           7182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q       macrocell23   1250   1250  1063027  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_1  macrocell26   5932   7182  1072641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_8
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1073145p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6678
-------------------------------------   ---- 
End-of-path arrival time (ps)           6678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073145  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_8         macrocell27   4738   6678  1073145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_8
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073153p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6671
-------------------------------------   ---- 
End-of-path arrival time (ps)           6671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073145  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_8       macrocell25   4731   6671  1073153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell25         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_8
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1073153p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6671
-------------------------------------   ---- 
End-of-path arrival time (ps)           6671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073145  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_8         macrocell26   4731   6671  1073153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxBitCounter\/reset
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1073224p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Recovery time                                                                  0
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1083333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10110
-------------------------------------   ----- 
End-of-path arrival time (ps)           10110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q             macrocell16   1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/reset  count7cell    8860  10110  1073224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_bitclk_enable\/q
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073510p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6313
-------------------------------------   ---- 
End-of-path arrival time (ps)           6313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_bitclk_enable\/q   macrocell28   1250   1250  1071533  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_3  macrocell25   5063   6313  1073510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell25         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_bitclk_enable\/q
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_3
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1073510p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6313
-------------------------------------   ---- 
End-of-path arrival time (ps)           6313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  1071533  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_3   macrocell26   5063   6313  1073510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1073544p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6279
-------------------------------------   ---- 
End-of-path arrival time (ps)           6279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q       macrocell23   1250   1250  1063027  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_1  macrocell27   5029   6279  1073544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_2\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_5
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1073608p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6215
-------------------------------------   ---- 
End-of-path arrival time (ps)           6215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_2\/q        macrocell27   1250   1250  1065273  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_5  macrocell32   4965   6215  1073608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell32         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_3\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_4
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1073716p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6107
-------------------------------------   ---- 
End-of-path arrival time (ps)           6107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_3\/q        macrocell26   1250   1250  1063003  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_4  macrocell32   4857   6107  1073716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell32         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:TxSts\/reset
Capture Clock  : \LabVIEW_UART:BUART:sTX:TxSts\/clock
Path slack     : 1074151p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Recovery time                                                                  0
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1083333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9183
-------------------------------------   ---- 
End-of-path arrival time (ps)           9183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q      macrocell16    1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:sTX:TxSts\/reset  statusicell1   7933   9183  1074151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:TxSts\/clock                       statusicell1        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_2\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_5
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074160p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5663
-------------------------------------   ---- 
End-of-path arrival time (ps)           5663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_2\/q       macrocell27   1250   1250  1065273  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_5  macrocell24   4413   5663  1074160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_2\/q
Path End       : \LabVIEW_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074160p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5663
-------------------------------------   ---- 
End-of-path arrival time (ps)           5663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_2\/q               macrocell27   1250   1250  1065273  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/main_3  macrocell29   4413   5663  1074160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0            macrocell29         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \LabVIEW_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074201p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5622
-------------------------------------   ---- 
End-of-path arrival time (ps)           5622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074201  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/main_2   macrocell28   3682   5622  1074201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell28         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \LabVIEW_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074202p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5622
-------------------------------------   ---- 
End-of-path arrival time (ps)           5622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074202  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/main_1   macrocell28   3682   5622  1074202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell28         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \LabVIEW_UART:BUART:pollcount_1\/main_2
Capture Clock  : \LabVIEW_UART:BUART:pollcount_1\/clock_0
Path slack     : 1074202p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5622
-------------------------------------   ---- 
End-of-path arrival time (ps)           5622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074202  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/main_2        macrocell30   3682   5622  1074202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \LabVIEW_UART:BUART:pollcount_0\/main_2
Capture Clock  : \LabVIEW_UART:BUART:pollcount_0\/clock_0
Path slack     : 1074202p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5622
-------------------------------------   ---- 
End-of-path arrival time (ps)           5622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074202  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/main_2        macrocell31   3682   5622  1074202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \LabVIEW_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074206p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5617
-------------------------------------   ---- 
End-of-path arrival time (ps)           5617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074206  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/main_0   macrocell28   3677   5617  1074206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell28         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \LabVIEW_UART:BUART:pollcount_1\/main_1
Capture Clock  : \LabVIEW_UART:BUART:pollcount_1\/clock_0
Path slack     : 1074206p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5617
-------------------------------------   ---- 
End-of-path arrival time (ps)           5617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074206  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/main_1        macrocell30   3677   5617  1074206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \LabVIEW_UART:BUART:pollcount_0\/main_1
Capture Clock  : \LabVIEW_UART:BUART:pollcount_0\/clock_0
Path slack     : 1074206p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5617
-------------------------------------   ---- 
End-of-path arrival time (ps)           5617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074206  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/main_1        macrocell31   3677   5617  1074206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_8
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074212p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5612
-------------------------------------   ---- 
End-of-path arrival time (ps)           5612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073145  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_8         macrocell24   3672   5612  1074212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_7
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074216p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5607
-------------------------------------   ---- 
End-of-path arrival time (ps)           5607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1071923  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_7         macrocell24   3667   5607  1074216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_6
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074218p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5605
-------------------------------------   ---- 
End-of-path arrival time (ps)           5605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1071926  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_6         macrocell24   3665   5605  1074218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_bitclk_enable\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_3
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074416p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5407
-------------------------------------   ---- 
End-of-path arrival time (ps)           5407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  1071533  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_3   macrocell27   4157   5407  1074416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_1\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_1
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1074504p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5320
-------------------------------------   ---- 
End-of-path arrival time (ps)           5320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_1\/q       macrocell18   1250   1250  1066338  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_1  macrocell19   4070   5320  1074504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074537p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5286
-------------------------------------   ---- 
End-of-path arrival time (ps)           5286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q       macrocell24   1250   1250  1066581  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_2  macrocell27   4036   5286  1074537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074597p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5226
-------------------------------------   ---- 
End-of-path arrival time (ps)           5226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q         macrocell24   1250   1250  1066581  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_2  macrocell25   3976   5226  1074597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell25         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074597p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5226
-------------------------------------   ---- 
End-of-path arrival time (ps)           5226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q       macrocell24   1250   1250  1066581  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_2  macrocell26   3976   5226  1074597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_3\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_4
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074600p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_3\/q       macrocell26   1250   1250  1063003  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_4  macrocell27   3973   5223  1074600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_3\/q
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074615p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5208
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_3\/q         macrocell26   1250   1250  1063003  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_4  macrocell25   3958   5208  1074615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell25         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_3\/q
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_4
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074615p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5208
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_3\/q       macrocell26   1250   1250  1063003  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_4  macrocell26   3958   5208  1074615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_1\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_1
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1074658p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5165
-------------------------------------   ---- 
End-of-path arrival time (ps)           5165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_1\/q       macrocell18   1250   1250  1066338  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_1  macrocell18   3915   5165  1074658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_1\/q
Path End       : \LabVIEW_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \LabVIEW_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074658p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5165
-------------------------------------   ---- 
End-of-path arrival time (ps)           5165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_1\/q      macrocell18   1250   1250  1066338  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/main_0  macrocell21   3915   5165  1074658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_1\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_2
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1074660p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5164
-------------------------------------   ---- 
End-of-path arrival time (ps)           5164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_1\/q  macrocell18   1250   1250  1066338  RISE       1
\LabVIEW_UART:BUART:txn\/main_2    macrocell17   3914   5164  1074660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_1\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_1
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1074685p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5138
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_1\/q       macrocell18   1250   1250  1066338  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_1  macrocell20   3888   5138  1074685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_0\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_2
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1074706p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_0\/q       macrocell19   1250   1250  1066628  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_2  macrocell18   3867   5117  1074706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_0\/q
Path End       : \LabVIEW_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \LabVIEW_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074706p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_0\/q      macrocell19   1250   1250  1066628  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/main_1  macrocell21   3867   5117  1074706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_0\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_3
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1074708p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5115
-------------------------------------   ---- 
End-of-path arrival time (ps)           5115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_0\/q  macrocell19   1250   1250  1066628  RISE       1
\LabVIEW_UART:BUART:txn\/main_3    macrocell17   3865   5115  1074708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_0\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_2
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1074975p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_0\/q       macrocell19   1250   1250  1066628  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_2  macrocell20   3598   4848  1074975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_2\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_5
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1075008p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_2\/q  macrocell20   1250   1250  1066808  RISE       1
\LabVIEW_UART:BUART:txn\/main_5    macrocell17   3565   4815  1075008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_0\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_2
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075014p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_0\/q       macrocell19   1250   1250  1066628  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_2  macrocell19   3559   4809  1075014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_2\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_4
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075019p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_2\/q       macrocell20   1250   1250  1066808  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_4  macrocell18   3555   4805  1075019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_2\/q
Path End       : \LabVIEW_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \LabVIEW_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075019p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_2\/q      macrocell20   1250   1250  1066808  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/main_3  macrocell21   3555   4805  1075019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_2\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_5
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075138p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4686
-------------------------------------   ---- 
End-of-path arrival time (ps)           4686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_2\/q       macrocell20   1250   1250  1066808  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_5  macrocell19   3436   4686  1075138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_2\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_4
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075154p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_2\/q       macrocell20   1250   1250  1066808  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_4  macrocell20   3419   4669  1075154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075393p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q          macrocell16   1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_0  macrocell25   3181   4431  1075393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell25         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075393p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell16   1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_0  macrocell26   3181   4431  1075393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_address_detected\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_address_detected\/clock_0
Path slack     : 1075393p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                 macrocell16   1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:rx_address_detected\/main_0  macrocell33   3181   4431  1075393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_address_detected\/clock_0           macrocell33         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_bitclk\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_6
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075395p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_bitclk\/q        macrocell21   1250   1250  1075395  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_6  macrocell19   3179   4429  1075395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_bitclk\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_6
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075399p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_bitclk\/q        macrocell21   1250   1250  1075395  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_6  macrocell20   3174   4424  1075399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075401p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell16   1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_0  macrocell27   3172   4422  1075401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_last\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_last\/clock_0
Path slack     : 1075401p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q     macrocell16   1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:rx_last\/main_0  macrocell34   3172   4422  1075401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_last\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_bitclk\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_7
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1075406p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_bitclk\/q  macrocell21   1250   1250  1075395  RISE       1
\LabVIEW_UART:BUART:txn\/main_7   macrocell17   3168   4418  1075406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_bitclk\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_6
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075409p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4414
-------------------------------------   ---- 
End-of-path arrival time (ps)           4414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_bitclk\/q        macrocell21   1250   1250  1075395  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_6  macrocell18   3164   4414  1075409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075440p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q        macrocell24   1250   1250  1066581  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_2  macrocell32   3133   4383  1075440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell32         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075468p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q       macrocell24   1250   1250  1066581  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_2  macrocell24   3106   4356  1075468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075468p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q               macrocell24   1250   1250  1066581  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/main_1  macrocell29   3106   4356  1075468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0            macrocell29         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_1\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_9
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075623p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_1\/q      macrocell30   1250   1250  1069450  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_9  macrocell24   2950   4200  1075623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_1\/q
Path End       : \LabVIEW_UART:BUART:pollcount_1\/main_3
Capture Clock  : \LabVIEW_UART:BUART:pollcount_1\/clock_0
Path slack     : 1075631p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_1\/q       macrocell30   1250   1250  1069450  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/main_3  macrocell30   2943   4193  1075631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_1\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_6
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075631p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_1\/q       macrocell30   1250   1250  1069450  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_6  macrocell32   2943   4193  1075631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell32         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_0\/q
Path End       : \LabVIEW_UART:BUART:pollcount_1\/main_5
Capture Clock  : \LabVIEW_UART:BUART:pollcount_1\/clock_0
Path slack     : 1075784p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_0\/q       macrocell31   1250   1250  1069324  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/main_5  macrocell30   2789   4039  1075784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_0\/q
Path End       : \LabVIEW_UART:BUART:pollcount_0\/main_4
Capture Clock  : \LabVIEW_UART:BUART:pollcount_0\/clock_0
Path slack     : 1075784p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_0\/q       macrocell31   1250   1250  1069324  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/main_4  macrocell31   2789   4039  1075784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_0\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_8
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075784p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_0\/q       macrocell31   1250   1250  1069324  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_8  macrocell32   2789   4039  1075784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell32         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_0\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_11
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075786p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_0\/q       macrocell31   1250   1250  1069324  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_11  macrocell24   2788   4038  1075786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_bitclk_enable\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_3
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075954p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  1071533  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_3   macrocell24   2620   3870  1075954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_bitclk_enable\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_3
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075959p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  1071533  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_3  macrocell32   2615   3865  1075959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell32         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_2\/q
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1076013p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3810
-------------------------------------   ---- 
End-of-path arrival time (ps)           3810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_2\/q         macrocell27   1250   1250  1065273  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_5  macrocell25   2560   3810  1076013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell25         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_2\/q
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_5
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1076013p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3810
-------------------------------------   ---- 
End-of-path arrival time (ps)           3810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_2\/q       macrocell27   1250   1250  1065273  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_5  macrocell26   2560   3810  1076013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_2\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_5
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1076013p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3810
-------------------------------------   ---- 
End-of-path arrival time (ps)           3810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_2\/q       macrocell27   1250   1250  1065273  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_5  macrocell27   2560   3810  1076013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:txn\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_1
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1076279p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:txn\/q       macrocell17   1250   1250  1076279  RISE       1
\LabVIEW_UART:BUART:txn\/main_1  macrocell17   2295   3545  1076279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_mark\/q
Path End       : \LabVIEW_UART:BUART:tx_mark\/main_1
Capture Clock  : \LabVIEW_UART:BUART:tx_mark\/clock_0
Path slack     : 1076286p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_mark\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_mark\/q       macrocell22   1250   1250  1076286  RISE       1
\LabVIEW_UART:BUART:tx_mark\/main_1  macrocell22   2288   3538  1076286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_mark\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_address_detected\/q
Path End       : \LabVIEW_UART:BUART:rx_address_detected\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_address_detected\/clock_0
Path slack     : 1076330p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_address_detected\/clock_0           macrocell33         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_address_detected\/q       macrocell33   1250   1250  1076330  RISE       1
\LabVIEW_UART:BUART:rx_address_detected\/main_1  macrocell33   2243   3493  1076330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_address_detected\/clock_0           macrocell33         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_last\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_10
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1076347p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_last\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_last\/q           macrocell34   1250   1250  1076347  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_10  macrocell27   2226   3476  1076347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_load_fifo\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076406p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3130
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3797
-------------------------------------   ---- 
End-of-path arrival time (ps)           3797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell25         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_load_fifo\/q            macrocell25     1250   1250  1069822  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2547   3797  1076406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_status_3\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxSts\/clock
Path slack     : 1078717p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           4117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_status_3\/q       macrocell32    1250   1250  1078717  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_3  statusicell2   2867   4117  1078717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/clock                       statusicell2        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxSts\/reset
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxSts\/clock
Path slack     : 1078884p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Recovery time                                                                  0
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1083333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q      macrocell16    1250   1250  1054693  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/reset  statusicell2   3200   4450  1078884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/clock                       statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

