/// Auto-generated bit field definitions for USART1
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::usart1 {

using namespace alloy::hal::bitfields;

// ============================================================================
// USART1 Bit Field Definitions
// ============================================================================

/// CR - Control Register
namespace cr {
    /// Reset Receiver
    /// Position: 2, Width: 1
    /// Access: write-only
    using RSTRX = BitField<2, 1>;
    constexpr uint32_t RSTRX_Pos = 2;
    constexpr uint32_t RSTRX_Msk = RSTRX::mask;

    /// Reset Transmitter
    /// Position: 3, Width: 1
    /// Access: write-only
    using RSTTX = BitField<3, 1>;
    constexpr uint32_t RSTTX_Pos = 3;
    constexpr uint32_t RSTTX_Msk = RSTTX::mask;

    /// Receiver Enable
    /// Position: 4, Width: 1
    /// Access: write-only
    using RXEN = BitField<4, 1>;
    constexpr uint32_t RXEN_Pos = 4;
    constexpr uint32_t RXEN_Msk = RXEN::mask;

    /// Receiver Disable
    /// Position: 5, Width: 1
    /// Access: write-only
    using RXDIS = BitField<5, 1>;
    constexpr uint32_t RXDIS_Pos = 5;
    constexpr uint32_t RXDIS_Msk = RXDIS::mask;

    /// Transmitter Enable
    /// Position: 6, Width: 1
    /// Access: write-only
    using TXEN = BitField<6, 1>;
    constexpr uint32_t TXEN_Pos = 6;
    constexpr uint32_t TXEN_Msk = TXEN::mask;

    /// Transmitter Disable
    /// Position: 7, Width: 1
    /// Access: write-only
    using TXDIS = BitField<7, 1>;
    constexpr uint32_t TXDIS_Pos = 7;
    constexpr uint32_t TXDIS_Msk = TXDIS::mask;

    /// Reset Status Bits
    /// Position: 8, Width: 1
    /// Access: write-only
    using RSTSTA = BitField<8, 1>;
    constexpr uint32_t RSTSTA_Pos = 8;
    constexpr uint32_t RSTSTA_Msk = RSTSTA::mask;

    /// Start Break
    /// Position: 9, Width: 1
    /// Access: write-only
    using STTBRK = BitField<9, 1>;
    constexpr uint32_t STTBRK_Pos = 9;
    constexpr uint32_t STTBRK_Msk = STTBRK::mask;

    /// Stop Break
    /// Position: 10, Width: 1
    /// Access: write-only
    using STPBRK = BitField<10, 1>;
    constexpr uint32_t STPBRK_Pos = 10;
    constexpr uint32_t STPBRK_Msk = STPBRK::mask;

    /// Start Time-out
    /// Position: 11, Width: 1
    /// Access: write-only
    using STTTO = BitField<11, 1>;
    constexpr uint32_t STTTO_Pos = 11;
    constexpr uint32_t STTTO_Msk = STTTO::mask;

    /// Send Address
    /// Position: 12, Width: 1
    /// Access: write-only
    using SENDA = BitField<12, 1>;
    constexpr uint32_t SENDA_Pos = 12;
    constexpr uint32_t SENDA_Msk = SENDA::mask;

    /// Reset Iterations
    /// Position: 13, Width: 1
    /// Access: write-only
    using RSTIT = BitField<13, 1>;
    constexpr uint32_t RSTIT_Pos = 13;
    constexpr uint32_t RSTIT_Msk = RSTIT::mask;

    /// Reset Non Acknowledge
    /// Position: 14, Width: 1
    /// Access: write-only
    using RSTNACK = BitField<14, 1>;
    constexpr uint32_t RSTNACK_Pos = 14;
    constexpr uint32_t RSTNACK_Msk = RSTNACK::mask;

    /// Rearm Time-out
    /// Position: 15, Width: 1
    /// Access: write-only
    using RETTO = BitField<15, 1>;
    constexpr uint32_t RETTO_Pos = 15;
    constexpr uint32_t RETTO_Msk = RETTO::mask;

    /// Request to Send Enable
    /// Position: 18, Width: 1
    /// Access: write-only
    using RTSEN = BitField<18, 1>;
    constexpr uint32_t RTSEN_Pos = 18;
    constexpr uint32_t RTSEN_Msk = RTSEN::mask;

    /// Request to Send Disable
    /// Position: 19, Width: 1
    /// Access: write-only
    using RTSDIS = BitField<19, 1>;
    constexpr uint32_t RTSDIS_Pos = 19;
    constexpr uint32_t RTSDIS_Msk = RTSDIS::mask;

    /// Abort LIN Transmission
    /// Position: 20, Width: 1
    /// Access: write-only
    using LINABT = BitField<20, 1>;
    constexpr uint32_t LINABT_Pos = 20;
    constexpr uint32_t LINABT_Msk = LINABT::mask;

    /// Send LIN Wakeup Signal
    /// Position: 21, Width: 1
    /// Access: write-only
    using LINWKUP = BitField<21, 1>;
    constexpr uint32_t LINWKUP_Pos = 21;
    constexpr uint32_t LINWKUP_Msk = LINWKUP::mask;

}  // namespace cr

/// CR_SPI_MODE - Control Register
namespace cr_spi_mode {
    /// Reset Receiver
    /// Position: 2, Width: 1
    /// Access: write-only
    using RSTRX = BitField<2, 1>;
    constexpr uint32_t RSTRX_Pos = 2;
    constexpr uint32_t RSTRX_Msk = RSTRX::mask;

    /// Reset Transmitter
    /// Position: 3, Width: 1
    /// Access: write-only
    using RSTTX = BitField<3, 1>;
    constexpr uint32_t RSTTX_Pos = 3;
    constexpr uint32_t RSTTX_Msk = RSTTX::mask;

    /// Receiver Enable
    /// Position: 4, Width: 1
    /// Access: write-only
    using RXEN = BitField<4, 1>;
    constexpr uint32_t RXEN_Pos = 4;
    constexpr uint32_t RXEN_Msk = RXEN::mask;

    /// Receiver Disable
    /// Position: 5, Width: 1
    /// Access: write-only
    using RXDIS = BitField<5, 1>;
    constexpr uint32_t RXDIS_Pos = 5;
    constexpr uint32_t RXDIS_Msk = RXDIS::mask;

    /// Transmitter Enable
    /// Position: 6, Width: 1
    /// Access: write-only
    using TXEN = BitField<6, 1>;
    constexpr uint32_t TXEN_Pos = 6;
    constexpr uint32_t TXEN_Msk = TXEN::mask;

    /// Transmitter Disable
    /// Position: 7, Width: 1
    /// Access: write-only
    using TXDIS = BitField<7, 1>;
    constexpr uint32_t TXDIS_Pos = 7;
    constexpr uint32_t TXDIS_Msk = TXDIS::mask;

    /// Reset Status Bits
    /// Position: 8, Width: 1
    /// Access: write-only
    using RSTSTA = BitField<8, 1>;
    constexpr uint32_t RSTSTA_Pos = 8;
    constexpr uint32_t RSTSTA_Msk = RSTSTA::mask;

    /// Force SPI Chip Select
    /// Position: 18, Width: 1
    /// Access: write-only
    using FCS = BitField<18, 1>;
    constexpr uint32_t FCS_Pos = 18;
    constexpr uint32_t FCS_Msk = FCS::mask;

    /// Release SPI Chip Select
    /// Position: 19, Width: 1
    /// Access: write-only
    using RCS = BitField<19, 1>;
    constexpr uint32_t RCS_Pos = 19;
    constexpr uint32_t RCS_Msk = RCS::mask;

}  // namespace cr_spi_mode

/// MR - Mode Register
namespace mr {
    /// USART Mode of Operation
    /// Position: 0, Width: 4
    /// Access: read-write
    using USART_MODE = BitField<0, 4>;
    constexpr uint32_t USART_MODE_Pos = 0;
    constexpr uint32_t USART_MODE_Msk = USART_MODE::mask;
    /// Enumerated values for USART_MODE
    namespace usart_mode {
        constexpr uint32_t NORMAL = 0;
        constexpr uint32_t RS485 = 1;
        constexpr uint32_t HW_HANDSHAKING = 2;
        constexpr uint32_t IS07816_T_0 = 4;
        constexpr uint32_t IS07816_T_1 = 6;
        constexpr uint32_t IRDA = 8;
        constexpr uint32_t LIN_MASTER = 10;
        constexpr uint32_t LIN_SLAVE = 11;
        constexpr uint32_t SPI_MASTER = 14;
        constexpr uint32_t SPI_SLAVE = 15;
    }

    /// Clock Selection
    /// Position: 4, Width: 2
    /// Access: read-write
    using USCLKS = BitField<4, 2>;
    constexpr uint32_t USCLKS_Pos = 4;
    constexpr uint32_t USCLKS_Msk = USCLKS::mask;
    /// Enumerated values for USCLKS
    namespace usclks {
        constexpr uint32_t MCK = 0;
        constexpr uint32_t DIV = 1;
        constexpr uint32_t SCK = 3;
    }

    /// Character Length
    /// Position: 6, Width: 2
    /// Access: read-write
    using CHRL = BitField<6, 2>;
    constexpr uint32_t CHRL_Pos = 6;
    constexpr uint32_t CHRL_Msk = CHRL::mask;
    /// Enumerated values for CHRL
    namespace chrl {
        constexpr uint32_t 5_BIT = 0;
        constexpr uint32_t 6_BIT = 1;
        constexpr uint32_t 7_BIT = 2;
        constexpr uint32_t 8_BIT = 3;
    }

    /// Synchronous Mode Select
    /// Position: 8, Width: 1
    /// Access: read-write
    using SYNC = BitField<8, 1>;
    constexpr uint32_t SYNC_Pos = 8;
    constexpr uint32_t SYNC_Msk = SYNC::mask;

    /// Parity Type
    /// Position: 9, Width: 3
    /// Access: read-write
    using PAR = BitField<9, 3>;
    constexpr uint32_t PAR_Pos = 9;
    constexpr uint32_t PAR_Msk = PAR::mask;
    /// Enumerated values for PAR
    namespace par {
        constexpr uint32_t EVEN = 0;
        constexpr uint32_t ODD = 1;
        constexpr uint32_t SPACE = 2;
        constexpr uint32_t MARK = 3;
        constexpr uint32_t NO = 4;
        constexpr uint32_t MULTIDROP = 6;
    }

    /// Number of Stop Bits
    /// Position: 12, Width: 2
    /// Access: read-write
    using NBSTOP = BitField<12, 2>;
    constexpr uint32_t NBSTOP_Pos = 12;
    constexpr uint32_t NBSTOP_Msk = NBSTOP::mask;
    /// Enumerated values for NBSTOP
    namespace nbstop {
        constexpr uint32_t 1_BIT = 0;
        constexpr uint32_t 1_5_BIT = 1;
        constexpr uint32_t 2_BIT = 2;
    }

    /// Channel Mode
    /// Position: 14, Width: 2
    /// Access: read-write
    using CHMODE = BitField<14, 2>;
    constexpr uint32_t CHMODE_Pos = 14;
    constexpr uint32_t CHMODE_Msk = CHMODE::mask;
    /// Enumerated values for CHMODE
    namespace chmode {
        constexpr uint32_t NORMAL = 0;
        constexpr uint32_t AUTOMATIC = 1;
        constexpr uint32_t LOCAL_LOOPBACK = 2;
        constexpr uint32_t REMOTE_LOOPBACK = 3;
    }

    /// Bit Order
    /// Position: 16, Width: 1
    /// Access: read-write
    using MSBF = BitField<16, 1>;
    constexpr uint32_t MSBF_Pos = 16;
    constexpr uint32_t MSBF_Msk = MSBF::mask;

    /// 9-bit Character Length
    /// Position: 17, Width: 1
    /// Access: read-write
    using MODE9 = BitField<17, 1>;
    constexpr uint32_t MODE9_Pos = 17;
    constexpr uint32_t MODE9_Msk = MODE9::mask;

    /// Clock Output Select
    /// Position: 18, Width: 1
    /// Access: read-write
    using CLKO = BitField<18, 1>;
    constexpr uint32_t CLKO_Pos = 18;
    constexpr uint32_t CLKO_Msk = CLKO::mask;

    /// Oversampling Mode
    /// Position: 19, Width: 1
    /// Access: read-write
    using OVER = BitField<19, 1>;
    constexpr uint32_t OVER_Pos = 19;
    constexpr uint32_t OVER_Msk = OVER::mask;

    /// Inhibit Non Acknowledge
    /// Position: 20, Width: 1
    /// Access: read-write
    using INACK = BitField<20, 1>;
    constexpr uint32_t INACK_Pos = 20;
    constexpr uint32_t INACK_Msk = INACK::mask;

    /// Disable Successive NACK
    /// Position: 21, Width: 1
    /// Access: read-write
    using DSNACK = BitField<21, 1>;
    constexpr uint32_t DSNACK_Pos = 21;
    constexpr uint32_t DSNACK_Msk = DSNACK::mask;

    /// Variable Synchronization of Command/Data Sync Start Frame Delimiter
    /// Position: 22, Width: 1
    /// Access: read-write
    using VAR_SYNC = BitField<22, 1>;
    constexpr uint32_t VAR_SYNC_Pos = 22;
    constexpr uint32_t VAR_SYNC_Msk = VAR_SYNC::mask;

    /// Inverted Data
    /// Position: 23, Width: 1
    /// Access: read-write
    using INVDATA = BitField<23, 1>;
    constexpr uint32_t INVDATA_Pos = 23;
    constexpr uint32_t INVDATA_Msk = INVDATA::mask;

    /// Maximum Number of Automatic Iteration
    /// Position: 24, Width: 3
    /// Access: read-write
    using MAX_ITERATION = BitField<24, 3>;
    constexpr uint32_t MAX_ITERATION_Pos = 24;
    constexpr uint32_t MAX_ITERATION_Msk = MAX_ITERATION::mask;

    /// Infrared Receive Line Filter
    /// Position: 28, Width: 1
    /// Access: read-write
    using FILTER = BitField<28, 1>;
    constexpr uint32_t FILTER_Pos = 28;
    constexpr uint32_t FILTER_Msk = FILTER::mask;

    /// Manchester Encoder/Decoder Enable
    /// Position: 29, Width: 1
    /// Access: read-write
    using MAN = BitField<29, 1>;
    constexpr uint32_t MAN_Pos = 29;
    constexpr uint32_t MAN_Msk = MAN::mask;

    /// Manchester Synchronization Mode
    /// Position: 30, Width: 1
    /// Access: read-write
    using MODSYNC = BitField<30, 1>;
    constexpr uint32_t MODSYNC_Pos = 30;
    constexpr uint32_t MODSYNC_Msk = MODSYNC::mask;

    /// Start Frame Delimiter Selector
    /// Position: 31, Width: 1
    /// Access: read-write
    using ONEBIT = BitField<31, 1>;
    constexpr uint32_t ONEBIT_Pos = 31;
    constexpr uint32_t ONEBIT_Msk = ONEBIT::mask;

}  // namespace mr

/// MR_SPI_MODE - Mode Register
namespace mr_spi_mode {
    /// USART Mode of Operation
    /// Position: 0, Width: 4
    /// Access: read-write
    using USART_MODE = BitField<0, 4>;
    constexpr uint32_t USART_MODE_Pos = 0;
    constexpr uint32_t USART_MODE_Msk = USART_MODE::mask;
    /// Enumerated values for USART_MODE
    namespace usart_mode {
        constexpr uint32_t SPI_MASTER = 14;
        constexpr uint32_t SPI_SLAVE = 15;
    }

    /// Clock Selection
    /// Position: 4, Width: 2
    /// Access: read-write
    using USCLKS = BitField<4, 2>;
    constexpr uint32_t USCLKS_Pos = 4;
    constexpr uint32_t USCLKS_Msk = USCLKS::mask;
    /// Enumerated values for USCLKS
    namespace usclks {
        constexpr uint32_t MCK = 0;
        constexpr uint32_t DIV = 1;
        constexpr uint32_t SCK = 3;
    }

    /// Character Length
    /// Position: 6, Width: 2
    /// Access: read-write
    using CHRL = BitField<6, 2>;
    constexpr uint32_t CHRL_Pos = 6;
    constexpr uint32_t CHRL_Msk = CHRL::mask;
    /// Enumerated values for CHRL
    namespace chrl {
        constexpr uint32_t 8_BIT = 3;
    }

    /// SPI Clock Phase
    /// Position: 8, Width: 1
    /// Access: read-write
    using CPHA = BitField<8, 1>;
    constexpr uint32_t CPHA_Pos = 8;
    constexpr uint32_t CPHA_Msk = CPHA::mask;

    /// SPI Clock Polarity
    /// Position: 16, Width: 1
    /// Access: read-write
    using CPOL = BitField<16, 1>;
    constexpr uint32_t CPOL_Pos = 16;
    constexpr uint32_t CPOL_Msk = CPOL::mask;

    /// Wait Read Data Before Transfer
    /// Position: 20, Width: 1
    /// Access: read-write
    using WRDBT = BitField<20, 1>;
    constexpr uint32_t WRDBT_Pos = 20;
    constexpr uint32_t WRDBT_Msk = WRDBT::mask;

}  // namespace mr_spi_mode

/// IER - Interrupt Enable Register
namespace ier {
    /// RXRDY Interrupt Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// TXRDY Interrupt Enable
    /// Position: 1, Width: 1
    /// Access: write-only
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Receiver Break Interrupt Enable
    /// Position: 2, Width: 1
    /// Access: write-only
    using RXBRK = BitField<2, 1>;
    constexpr uint32_t RXBRK_Pos = 2;
    constexpr uint32_t RXBRK_Msk = RXBRK::mask;

    /// End of Receive Transfer Interrupt Enable (available in all USART modes of operation)
    /// Position: 3, Width: 1
    /// Access: write-only
    using ENDRX = BitField<3, 1>;
    constexpr uint32_t ENDRX_Pos = 3;
    constexpr uint32_t ENDRX_Msk = ENDRX::mask;

    /// End of Transmit Interrupt Enable (available in all USART modes of operation)
    /// Position: 4, Width: 1
    /// Access: write-only
    using ENDTX = BitField<4, 1>;
    constexpr uint32_t ENDTX_Pos = 4;
    constexpr uint32_t ENDTX_Msk = ENDTX::mask;

    /// Overrun Error Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: write-only
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Framing Error Interrupt Enable
    /// Position: 6, Width: 1
    /// Access: write-only
    using FRAME = BitField<6, 1>;
    constexpr uint32_t FRAME_Pos = 6;
    constexpr uint32_t FRAME_Msk = FRAME::mask;

    /// Parity Error Interrupt Enable
    /// Position: 7, Width: 1
    /// Access: write-only
    using PARE = BitField<7, 1>;
    constexpr uint32_t PARE_Pos = 7;
    constexpr uint32_t PARE_Msk = PARE::mask;

    /// Time-out Interrupt Enable
    /// Position: 8, Width: 1
    /// Access: write-only
    using TIMEOUT = BitField<8, 1>;
    constexpr uint32_t TIMEOUT_Pos = 8;
    constexpr uint32_t TIMEOUT_Msk = TIMEOUT::mask;

    /// TXEMPTY Interrupt Enable
    /// Position: 9, Width: 1
    /// Access: write-only
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Max number of Repetitions Reached Interrupt Enable
    /// Position: 10, Width: 1
    /// Access: write-only
    using ITER = BitField<10, 1>;
    constexpr uint32_t ITER_Pos = 10;
    constexpr uint32_t ITER_Msk = ITER::mask;

    /// Buffer Empty Interrupt Enable (available in all USART modes of operation)
    /// Position: 11, Width: 1
    /// Access: write-only
    using TXBUFE = BitField<11, 1>;
    constexpr uint32_t TXBUFE_Pos = 11;
    constexpr uint32_t TXBUFE_Msk = TXBUFE::mask;

    /// Buffer Full Interrupt Enable (available in all USART modes of operation)
    /// Position: 12, Width: 1
    /// Access: write-only
    using RXBUFF = BitField<12, 1>;
    constexpr uint32_t RXBUFF_Pos = 12;
    constexpr uint32_t RXBUFF_Msk = RXBUFF::mask;

    /// Non Acknowledge Interrupt Enable
    /// Position: 13, Width: 1
    /// Access: write-only
    using NACK = BitField<13, 1>;
    constexpr uint32_t NACK_Pos = 13;
    constexpr uint32_t NACK_Msk = NACK::mask;

    /// Clear to Send Input Change Interrupt Enable
    /// Position: 19, Width: 1
    /// Access: write-only
    using CTSIC = BitField<19, 1>;
    constexpr uint32_t CTSIC_Pos = 19;
    constexpr uint32_t CTSIC_Msk = CTSIC::mask;

    /// Manchester Error Interrupt Enable
    /// Position: 24, Width: 1
    /// Access: write-only
    using MANE = BitField<24, 1>;
    constexpr uint32_t MANE_Pos = 24;
    constexpr uint32_t MANE_Msk = MANE::mask;

}  // namespace ier

/// IER_SPI_MODE - Interrupt Enable Register
namespace ier_spi_mode {
    /// RXRDY Interrupt Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// TXRDY Interrupt Enable
    /// Position: 1, Width: 1
    /// Access: write-only
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Position: 3, Width: 1
    /// Access: write-only
    using ENDRX = BitField<3, 1>;
    constexpr uint32_t ENDRX_Pos = 3;
    constexpr uint32_t ENDRX_Msk = ENDRX::mask;

    /// Position: 4, Width: 1
    /// Access: write-only
    using ENDTX = BitField<4, 1>;
    constexpr uint32_t ENDTX_Pos = 4;
    constexpr uint32_t ENDTX_Msk = ENDTX::mask;

    /// Overrun Error Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: write-only
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// TXEMPTY Interrupt Enable
    /// Position: 9, Width: 1
    /// Access: write-only
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// SPI Underrun Error Interrupt Enable
    /// Position: 10, Width: 1
    /// Access: write-only
    using UNRE = BitField<10, 1>;
    constexpr uint32_t UNRE_Pos = 10;
    constexpr uint32_t UNRE_Msk = UNRE::mask;

    /// Position: 11, Width: 1
    /// Access: write-only
    using TXBUFE = BitField<11, 1>;
    constexpr uint32_t TXBUFE_Pos = 11;
    constexpr uint32_t TXBUFE_Msk = TXBUFE::mask;

    /// Position: 12, Width: 1
    /// Access: write-only
    using RXBUFF = BitField<12, 1>;
    constexpr uint32_t RXBUFF_Pos = 12;
    constexpr uint32_t RXBUFF_Msk = RXBUFF::mask;

}  // namespace ier_spi_mode

/// IER_LIN_MODE - Interrupt Enable Register
namespace ier_lin_mode {
    /// RXRDY Interrupt Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// TXRDY Interrupt Enable
    /// Position: 1, Width: 1
    /// Access: write-only
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Position: 3, Width: 1
    /// Access: write-only
    using ENDRX = BitField<3, 1>;
    constexpr uint32_t ENDRX_Pos = 3;
    constexpr uint32_t ENDRX_Msk = ENDRX::mask;

    /// Position: 4, Width: 1
    /// Access: write-only
    using ENDTX = BitField<4, 1>;
    constexpr uint32_t ENDTX_Pos = 4;
    constexpr uint32_t ENDTX_Msk = ENDTX::mask;

    /// Overrun Error Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: write-only
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Framing Error Interrupt Enable
    /// Position: 6, Width: 1
    /// Access: write-only
    using FRAME = BitField<6, 1>;
    constexpr uint32_t FRAME_Pos = 6;
    constexpr uint32_t FRAME_Msk = FRAME::mask;

    /// Parity Error Interrupt Enable
    /// Position: 7, Width: 1
    /// Access: write-only
    using PARE = BitField<7, 1>;
    constexpr uint32_t PARE_Pos = 7;
    constexpr uint32_t PARE_Msk = PARE::mask;

    /// Time-out Interrupt Enable
    /// Position: 8, Width: 1
    /// Access: write-only
    using TIMEOUT = BitField<8, 1>;
    constexpr uint32_t TIMEOUT_Pos = 8;
    constexpr uint32_t TIMEOUT_Msk = TIMEOUT::mask;

    /// TXEMPTY Interrupt Enable
    /// Position: 9, Width: 1
    /// Access: write-only
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Position: 11, Width: 1
    /// Access: write-only
    using TXBUFE = BitField<11, 1>;
    constexpr uint32_t TXBUFE_Pos = 11;
    constexpr uint32_t TXBUFE_Msk = TXBUFE::mask;

    /// Position: 12, Width: 1
    /// Access: write-only
    using RXBUFF = BitField<12, 1>;
    constexpr uint32_t RXBUFF_Pos = 12;
    constexpr uint32_t RXBUFF_Msk = RXBUFF::mask;

    /// LIN Break Sent or LIN Break Received Interrupt Enable
    /// Position: 13, Width: 1
    /// Access: write-only
    using LINBK = BitField<13, 1>;
    constexpr uint32_t LINBK_Pos = 13;
    constexpr uint32_t LINBK_Msk = LINBK::mask;

    /// LIN Identifier Sent or LIN Identifier Received Interrupt Enable
    /// Position: 14, Width: 1
    /// Access: write-only
    using LINID = BitField<14, 1>;
    constexpr uint32_t LINID_Pos = 14;
    constexpr uint32_t LINID_Msk = LINID::mask;

    /// LIN Transfer Completed Interrupt Enable
    /// Position: 15, Width: 1
    /// Access: write-only
    using LINTC = BitField<15, 1>;
    constexpr uint32_t LINTC_Pos = 15;
    constexpr uint32_t LINTC_Msk = LINTC::mask;

    /// LIN Bus Error Interrupt Enable
    /// Position: 25, Width: 1
    /// Access: write-only
    using LINBE = BitField<25, 1>;
    constexpr uint32_t LINBE_Pos = 25;
    constexpr uint32_t LINBE_Msk = LINBE::mask;

    /// LIN Inconsistent Synch Field Error Interrupt Enable
    /// Position: 26, Width: 1
    /// Access: write-only
    using LINISFE = BitField<26, 1>;
    constexpr uint32_t LINISFE_Pos = 26;
    constexpr uint32_t LINISFE_Msk = LINISFE::mask;

    /// LIN Identifier Parity Interrupt Enable
    /// Position: 27, Width: 1
    /// Access: write-only
    using LINIPE = BitField<27, 1>;
    constexpr uint32_t LINIPE_Pos = 27;
    constexpr uint32_t LINIPE_Msk = LINIPE::mask;

    /// LIN Checksum Error Interrupt Enable
    /// Position: 28, Width: 1
    /// Access: write-only
    using LINCE = BitField<28, 1>;
    constexpr uint32_t LINCE_Pos = 28;
    constexpr uint32_t LINCE_Msk = LINCE::mask;

    /// LIN Slave Not Responding Error Interrupt Enable
    /// Position: 29, Width: 1
    /// Access: write-only
    using LINSNRE = BitField<29, 1>;
    constexpr uint32_t LINSNRE_Pos = 29;
    constexpr uint32_t LINSNRE_Msk = LINSNRE::mask;

}  // namespace ier_lin_mode

/// IDR - Interrupt Disable Register
namespace idr {
    /// RXRDY Interrupt Disable
    /// Position: 0, Width: 1
    /// Access: write-only
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// TXRDY Interrupt Disable
    /// Position: 1, Width: 1
    /// Access: write-only
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Receiver Break Interrupt Disable
    /// Position: 2, Width: 1
    /// Access: write-only
    using RXBRK = BitField<2, 1>;
    constexpr uint32_t RXBRK_Pos = 2;
    constexpr uint32_t RXBRK_Msk = RXBRK::mask;

    /// End of Receive Transfer Interrupt Disable (available in all USART modes of operation)
    /// Position: 3, Width: 1
    /// Access: write-only
    using ENDRX = BitField<3, 1>;
    constexpr uint32_t ENDRX_Pos = 3;
    constexpr uint32_t ENDRX_Msk = ENDRX::mask;

    /// End of Transmit Interrupt Disable (available in all USART modes of operation)
    /// Position: 4, Width: 1
    /// Access: write-only
    using ENDTX = BitField<4, 1>;
    constexpr uint32_t ENDTX_Pos = 4;
    constexpr uint32_t ENDTX_Msk = ENDTX::mask;

    /// Overrun Error Interrupt Enable
    /// Position: 5, Width: 1
    /// Access: write-only
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Framing Error Interrupt Disable
    /// Position: 6, Width: 1
    /// Access: write-only
    using FRAME = BitField<6, 1>;
    constexpr uint32_t FRAME_Pos = 6;
    constexpr uint32_t FRAME_Msk = FRAME::mask;

    /// Parity Error Interrupt Disable
    /// Position: 7, Width: 1
    /// Access: write-only
    using PARE = BitField<7, 1>;
    constexpr uint32_t PARE_Pos = 7;
    constexpr uint32_t PARE_Msk = PARE::mask;

    /// Time-out Interrupt Disable
    /// Position: 8, Width: 1
    /// Access: write-only
    using TIMEOUT = BitField<8, 1>;
    constexpr uint32_t TIMEOUT_Pos = 8;
    constexpr uint32_t TIMEOUT_Msk = TIMEOUT::mask;

    /// TXEMPTY Interrupt Disable
    /// Position: 9, Width: 1
    /// Access: write-only
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Max Number of Repetitions Reached Interrupt Disable
    /// Position: 10, Width: 1
    /// Access: write-only
    using ITER = BitField<10, 1>;
    constexpr uint32_t ITER_Pos = 10;
    constexpr uint32_t ITER_Msk = ITER::mask;

    /// Buffer Empty Interrupt Disable (available in all USART modes of operation)
    /// Position: 11, Width: 1
    /// Access: write-only
    using TXBUFE = BitField<11, 1>;
    constexpr uint32_t TXBUFE_Pos = 11;
    constexpr uint32_t TXBUFE_Msk = TXBUFE::mask;

    /// Buffer Full Interrupt Disable (available in all USART modes of operation)
    /// Position: 12, Width: 1
    /// Access: write-only
    using RXBUFF = BitField<12, 1>;
    constexpr uint32_t RXBUFF_Pos = 12;
    constexpr uint32_t RXBUFF_Msk = RXBUFF::mask;

    /// Non Acknowledge Interrupt Disable
    /// Position: 13, Width: 1
    /// Access: write-only
    using NACK = BitField<13, 1>;
    constexpr uint32_t NACK_Pos = 13;
    constexpr uint32_t NACK_Msk = NACK::mask;

    /// Clear to Send Input Change Interrupt Disable
    /// Position: 19, Width: 1
    /// Access: write-only
    using CTSIC = BitField<19, 1>;
    constexpr uint32_t CTSIC_Pos = 19;
    constexpr uint32_t CTSIC_Msk = CTSIC::mask;

    /// Manchester Error Interrupt Disable
    /// Position: 24, Width: 1
    /// Access: write-only
    using MANE = BitField<24, 1>;
    constexpr uint32_t MANE_Pos = 24;
    constexpr uint32_t MANE_Msk = MANE::mask;

}  // namespace idr

/// IDR_SPI_MODE - Interrupt Disable Register
namespace idr_spi_mode {
    /// RXRDY Interrupt Disable
    /// Position: 0, Width: 1
    /// Access: write-only
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// TXRDY Interrupt Disable
    /// Position: 1, Width: 1
    /// Access: write-only
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Position: 3, Width: 1
    /// Access: write-only
    using ENDRX = BitField<3, 1>;
    constexpr uint32_t ENDRX_Pos = 3;
    constexpr uint32_t ENDRX_Msk = ENDRX::mask;

    /// Position: 4, Width: 1
    /// Access: write-only
    using ENDTX = BitField<4, 1>;
    constexpr uint32_t ENDTX_Pos = 4;
    constexpr uint32_t ENDTX_Msk = ENDTX::mask;

    /// Overrun Error Interrupt Disable
    /// Position: 5, Width: 1
    /// Access: write-only
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// TXEMPTY Interrupt Disable
    /// Position: 9, Width: 1
    /// Access: write-only
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// SPI Underrun Error Interrupt Disable
    /// Position: 10, Width: 1
    /// Access: write-only
    using UNRE = BitField<10, 1>;
    constexpr uint32_t UNRE_Pos = 10;
    constexpr uint32_t UNRE_Msk = UNRE::mask;

    /// Position: 11, Width: 1
    /// Access: write-only
    using TXBUFE = BitField<11, 1>;
    constexpr uint32_t TXBUFE_Pos = 11;
    constexpr uint32_t TXBUFE_Msk = TXBUFE::mask;

    /// Position: 12, Width: 1
    /// Access: write-only
    using RXBUFF = BitField<12, 1>;
    constexpr uint32_t RXBUFF_Pos = 12;
    constexpr uint32_t RXBUFF_Msk = RXBUFF::mask;

}  // namespace idr_spi_mode

/// IDR_LIN_MODE - Interrupt Disable Register
namespace idr_lin_mode {
    /// RXRDY Interrupt Disable
    /// Position: 0, Width: 1
    /// Access: write-only
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// TXRDY Interrupt Disable
    /// Position: 1, Width: 1
    /// Access: write-only
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Position: 3, Width: 1
    /// Access: write-only
    using ENDRX = BitField<3, 1>;
    constexpr uint32_t ENDRX_Pos = 3;
    constexpr uint32_t ENDRX_Msk = ENDRX::mask;

    /// Position: 4, Width: 1
    /// Access: write-only
    using ENDTX = BitField<4, 1>;
    constexpr uint32_t ENDTX_Pos = 4;
    constexpr uint32_t ENDTX_Msk = ENDTX::mask;

    /// Overrun Error Interrupt Disable
    /// Position: 5, Width: 1
    /// Access: write-only
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Framing Error Interrupt Disable
    /// Position: 6, Width: 1
    /// Access: write-only
    using FRAME = BitField<6, 1>;
    constexpr uint32_t FRAME_Pos = 6;
    constexpr uint32_t FRAME_Msk = FRAME::mask;

    /// Parity Error Interrupt Disable
    /// Position: 7, Width: 1
    /// Access: write-only
    using PARE = BitField<7, 1>;
    constexpr uint32_t PARE_Pos = 7;
    constexpr uint32_t PARE_Msk = PARE::mask;

    /// Time-out Interrupt Disable
    /// Position: 8, Width: 1
    /// Access: write-only
    using TIMEOUT = BitField<8, 1>;
    constexpr uint32_t TIMEOUT_Pos = 8;
    constexpr uint32_t TIMEOUT_Msk = TIMEOUT::mask;

    /// TXEMPTY Interrupt Disable
    /// Position: 9, Width: 1
    /// Access: write-only
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Position: 11, Width: 1
    /// Access: write-only
    using TXBUFE = BitField<11, 1>;
    constexpr uint32_t TXBUFE_Pos = 11;
    constexpr uint32_t TXBUFE_Msk = TXBUFE::mask;

    /// Position: 12, Width: 1
    /// Access: write-only
    using RXBUFF = BitField<12, 1>;
    constexpr uint32_t RXBUFF_Pos = 12;
    constexpr uint32_t RXBUFF_Msk = RXBUFF::mask;

    /// LIN Break Sent or LIN Break Received Interrupt Disable
    /// Position: 13, Width: 1
    /// Access: write-only
    using LINBK = BitField<13, 1>;
    constexpr uint32_t LINBK_Pos = 13;
    constexpr uint32_t LINBK_Msk = LINBK::mask;

    /// LIN Identifier Sent or LIN Identifier Received Interrupt Disable
    /// Position: 14, Width: 1
    /// Access: write-only
    using LINID = BitField<14, 1>;
    constexpr uint32_t LINID_Pos = 14;
    constexpr uint32_t LINID_Msk = LINID::mask;

    /// LIN Transfer Completed Interrupt Disable
    /// Position: 15, Width: 1
    /// Access: write-only
    using LINTC = BitField<15, 1>;
    constexpr uint32_t LINTC_Pos = 15;
    constexpr uint32_t LINTC_Msk = LINTC::mask;

    /// LIN Bus Error Interrupt Disable
    /// Position: 25, Width: 1
    /// Access: write-only
    using LINBE = BitField<25, 1>;
    constexpr uint32_t LINBE_Pos = 25;
    constexpr uint32_t LINBE_Msk = LINBE::mask;

    /// LIN Inconsistent Synch Field Error Interrupt Disable
    /// Position: 26, Width: 1
    /// Access: write-only
    using LINISFE = BitField<26, 1>;
    constexpr uint32_t LINISFE_Pos = 26;
    constexpr uint32_t LINISFE_Msk = LINISFE::mask;

    /// LIN Identifier Parity Interrupt Disable
    /// Position: 27, Width: 1
    /// Access: write-only
    using LINIPE = BitField<27, 1>;
    constexpr uint32_t LINIPE_Pos = 27;
    constexpr uint32_t LINIPE_Msk = LINIPE::mask;

    /// LIN Checksum Error Interrupt Disable
    /// Position: 28, Width: 1
    /// Access: write-only
    using LINCE = BitField<28, 1>;
    constexpr uint32_t LINCE_Pos = 28;
    constexpr uint32_t LINCE_Msk = LINCE::mask;

    /// LIN Slave Not Responding Error Interrupt Disable
    /// Position: 29, Width: 1
    /// Access: write-only
    using LINSNRE = BitField<29, 1>;
    constexpr uint32_t LINSNRE_Pos = 29;
    constexpr uint32_t LINSNRE_Msk = LINSNRE::mask;

}  // namespace idr_lin_mode

/// IMR - Interrupt Mask Register
namespace imr {
    /// RXRDY Interrupt Mask
    /// Position: 0, Width: 1
    /// Access: read-only
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// TXRDY Interrupt Mask
    /// Position: 1, Width: 1
    /// Access: read-only
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Receiver Break Interrupt Mask
    /// Position: 2, Width: 1
    /// Access: read-only
    using RXBRK = BitField<2, 1>;
    constexpr uint32_t RXBRK_Pos = 2;
    constexpr uint32_t RXBRK_Msk = RXBRK::mask;

    /// End of Receive Transfer Interrupt Mask (available in all USART modes of operation)
    /// Position: 3, Width: 1
    /// Access: read-only
    using ENDRX = BitField<3, 1>;
    constexpr uint32_t ENDRX_Pos = 3;
    constexpr uint32_t ENDRX_Msk = ENDRX::mask;

    /// End of Transmit Interrupt Mask (available in all USART modes of operation)
    /// Position: 4, Width: 1
    /// Access: read-only
    using ENDTX = BitField<4, 1>;
    constexpr uint32_t ENDTX_Pos = 4;
    constexpr uint32_t ENDTX_Msk = ENDTX::mask;

    /// Overrun Error Interrupt Mask
    /// Position: 5, Width: 1
    /// Access: read-only
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Framing Error Interrupt Mask
    /// Position: 6, Width: 1
    /// Access: read-only
    using FRAME = BitField<6, 1>;
    constexpr uint32_t FRAME_Pos = 6;
    constexpr uint32_t FRAME_Msk = FRAME::mask;

    /// Parity Error Interrupt Mask
    /// Position: 7, Width: 1
    /// Access: read-only
    using PARE = BitField<7, 1>;
    constexpr uint32_t PARE_Pos = 7;
    constexpr uint32_t PARE_Msk = PARE::mask;

    /// Time-out Interrupt Mask
    /// Position: 8, Width: 1
    /// Access: read-only
    using TIMEOUT = BitField<8, 1>;
    constexpr uint32_t TIMEOUT_Pos = 8;
    constexpr uint32_t TIMEOUT_Msk = TIMEOUT::mask;

    /// TXEMPTY Interrupt Mask
    /// Position: 9, Width: 1
    /// Access: read-only
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Max Number of Repetitions Reached Interrupt Mask
    /// Position: 10, Width: 1
    /// Access: read-only
    using ITER = BitField<10, 1>;
    constexpr uint32_t ITER_Pos = 10;
    constexpr uint32_t ITER_Msk = ITER::mask;

    /// Buffer Empty Interrupt Mask (available in all USART modes of operation)
    /// Position: 11, Width: 1
    /// Access: read-only
    using TXBUFE = BitField<11, 1>;
    constexpr uint32_t TXBUFE_Pos = 11;
    constexpr uint32_t TXBUFE_Msk = TXBUFE::mask;

    /// Buffer Full Interrupt Mask (available in all USART modes of operation)
    /// Position: 12, Width: 1
    /// Access: read-only
    using RXBUFF = BitField<12, 1>;
    constexpr uint32_t RXBUFF_Pos = 12;
    constexpr uint32_t RXBUFF_Msk = RXBUFF::mask;

    /// Non Acknowledge Interrupt Mask
    /// Position: 13, Width: 1
    /// Access: read-only
    using NACK = BitField<13, 1>;
    constexpr uint32_t NACK_Pos = 13;
    constexpr uint32_t NACK_Msk = NACK::mask;

    /// Clear to Send Input Change Interrupt Mask
    /// Position: 19, Width: 1
    /// Access: read-only
    using CTSIC = BitField<19, 1>;
    constexpr uint32_t CTSIC_Pos = 19;
    constexpr uint32_t CTSIC_Msk = CTSIC::mask;

    /// Manchester Error Interrupt Mask
    /// Position: 24, Width: 1
    /// Access: read-only
    using MANE = BitField<24, 1>;
    constexpr uint32_t MANE_Pos = 24;
    constexpr uint32_t MANE_Msk = MANE::mask;

}  // namespace imr

/// IMR_SPI_MODE - Interrupt Mask Register
namespace imr_spi_mode {
    /// RXRDY Interrupt Mask
    /// Position: 0, Width: 1
    /// Access: read-only
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// TXRDY Interrupt Mask
    /// Position: 1, Width: 1
    /// Access: read-only
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Position: 3, Width: 1
    /// Access: read-only
    using ENDRX = BitField<3, 1>;
    constexpr uint32_t ENDRX_Pos = 3;
    constexpr uint32_t ENDRX_Msk = ENDRX::mask;

    /// Position: 4, Width: 1
    /// Access: read-only
    using ENDTX = BitField<4, 1>;
    constexpr uint32_t ENDTX_Pos = 4;
    constexpr uint32_t ENDTX_Msk = ENDTX::mask;

    /// Overrun Error Interrupt Mask
    /// Position: 5, Width: 1
    /// Access: read-only
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// TXEMPTY Interrupt Mask
    /// Position: 9, Width: 1
    /// Access: read-only
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// SPI Underrun Error Interrupt Mask
    /// Position: 10, Width: 1
    /// Access: read-only
    using UNRE = BitField<10, 1>;
    constexpr uint32_t UNRE_Pos = 10;
    constexpr uint32_t UNRE_Msk = UNRE::mask;

    /// Position: 11, Width: 1
    /// Access: read-only
    using TXBUFE = BitField<11, 1>;
    constexpr uint32_t TXBUFE_Pos = 11;
    constexpr uint32_t TXBUFE_Msk = TXBUFE::mask;

    /// Position: 12, Width: 1
    /// Access: read-only
    using RXBUFF = BitField<12, 1>;
    constexpr uint32_t RXBUFF_Pos = 12;
    constexpr uint32_t RXBUFF_Msk = RXBUFF::mask;

}  // namespace imr_spi_mode

/// IMR_LIN_MODE - Interrupt Mask Register
namespace imr_lin_mode {
    /// RXRDY Interrupt Mask
    /// Position: 0, Width: 1
    /// Access: read-only
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// TXRDY Interrupt Mask
    /// Position: 1, Width: 1
    /// Access: read-only
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Position: 3, Width: 1
    /// Access: read-only
    using ENDRX = BitField<3, 1>;
    constexpr uint32_t ENDRX_Pos = 3;
    constexpr uint32_t ENDRX_Msk = ENDRX::mask;

    /// Position: 4, Width: 1
    /// Access: read-only
    using ENDTX = BitField<4, 1>;
    constexpr uint32_t ENDTX_Pos = 4;
    constexpr uint32_t ENDTX_Msk = ENDTX::mask;

    /// Overrun Error Interrupt Mask
    /// Position: 5, Width: 1
    /// Access: read-only
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Framing Error Interrupt Mask
    /// Position: 6, Width: 1
    /// Access: read-only
    using FRAME = BitField<6, 1>;
    constexpr uint32_t FRAME_Pos = 6;
    constexpr uint32_t FRAME_Msk = FRAME::mask;

    /// Parity Error Interrupt Mask
    /// Position: 7, Width: 1
    /// Access: read-only
    using PARE = BitField<7, 1>;
    constexpr uint32_t PARE_Pos = 7;
    constexpr uint32_t PARE_Msk = PARE::mask;

    /// Time-out Interrupt Mask
    /// Position: 8, Width: 1
    /// Access: read-only
    using TIMEOUT = BitField<8, 1>;
    constexpr uint32_t TIMEOUT_Pos = 8;
    constexpr uint32_t TIMEOUT_Msk = TIMEOUT::mask;

    /// TXEMPTY Interrupt Mask
    /// Position: 9, Width: 1
    /// Access: read-only
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Position: 11, Width: 1
    /// Access: read-only
    using TXBUFE = BitField<11, 1>;
    constexpr uint32_t TXBUFE_Pos = 11;
    constexpr uint32_t TXBUFE_Msk = TXBUFE::mask;

    /// Position: 12, Width: 1
    /// Access: read-only
    using RXBUFF = BitField<12, 1>;
    constexpr uint32_t RXBUFF_Pos = 12;
    constexpr uint32_t RXBUFF_Msk = RXBUFF::mask;

    /// LIN Break Sent or LIN Break Received Interrupt Mask
    /// Position: 13, Width: 1
    /// Access: read-only
    using LINBK = BitField<13, 1>;
    constexpr uint32_t LINBK_Pos = 13;
    constexpr uint32_t LINBK_Msk = LINBK::mask;

    /// LIN Identifier Sent or LIN Identifier Received Interrupt Mask
    /// Position: 14, Width: 1
    /// Access: read-only
    using LINID = BitField<14, 1>;
    constexpr uint32_t LINID_Pos = 14;
    constexpr uint32_t LINID_Msk = LINID::mask;

    /// LIN Transfer Completed Interrupt Mask
    /// Position: 15, Width: 1
    /// Access: read-only
    using LINTC = BitField<15, 1>;
    constexpr uint32_t LINTC_Pos = 15;
    constexpr uint32_t LINTC_Msk = LINTC::mask;

    /// LIN Bus Error Interrupt Mask
    /// Position: 25, Width: 1
    /// Access: read-only
    using LINBE = BitField<25, 1>;
    constexpr uint32_t LINBE_Pos = 25;
    constexpr uint32_t LINBE_Msk = LINBE::mask;

    /// LIN Inconsistent Synch Field Error Interrupt Mask
    /// Position: 26, Width: 1
    /// Access: read-only
    using LINISFE = BitField<26, 1>;
    constexpr uint32_t LINISFE_Pos = 26;
    constexpr uint32_t LINISFE_Msk = LINISFE::mask;

    /// LIN Identifier Parity Interrupt Mask
    /// Position: 27, Width: 1
    /// Access: read-only
    using LINIPE = BitField<27, 1>;
    constexpr uint32_t LINIPE_Pos = 27;
    constexpr uint32_t LINIPE_Msk = LINIPE::mask;

    /// LIN Checksum Error Interrupt Mask
    /// Position: 28, Width: 1
    /// Access: read-only
    using LINCE = BitField<28, 1>;
    constexpr uint32_t LINCE_Pos = 28;
    constexpr uint32_t LINCE_Msk = LINCE::mask;

    /// LIN Slave Not Responding Error Interrupt Mask
    /// Position: 29, Width: 1
    /// Access: read-only
    using LINSNRE = BitField<29, 1>;
    constexpr uint32_t LINSNRE_Pos = 29;
    constexpr uint32_t LINSNRE_Msk = LINSNRE::mask;

}  // namespace imr_lin_mode

/// CSR - Channel Status Register
namespace csr {
    /// Receiver Ready
    /// Position: 0, Width: 1
    /// Access: read-only
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// Transmitter Ready
    /// Position: 1, Width: 1
    /// Access: read-only
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Break Received/End of Break
    /// Position: 2, Width: 1
    /// Access: read-only
    using RXBRK = BitField<2, 1>;
    constexpr uint32_t RXBRK_Pos = 2;
    constexpr uint32_t RXBRK_Msk = RXBRK::mask;

    /// End of Receiver Transfer
    /// Position: 3, Width: 1
    /// Access: read-only
    using ENDRX = BitField<3, 1>;
    constexpr uint32_t ENDRX_Pos = 3;
    constexpr uint32_t ENDRX_Msk = ENDRX::mask;

    /// End of Transmitter Transfer
    /// Position: 4, Width: 1
    /// Access: read-only
    using ENDTX = BitField<4, 1>;
    constexpr uint32_t ENDTX_Pos = 4;
    constexpr uint32_t ENDTX_Msk = ENDTX::mask;

    /// Overrun Error
    /// Position: 5, Width: 1
    /// Access: read-only
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Framing Error
    /// Position: 6, Width: 1
    /// Access: read-only
    using FRAME = BitField<6, 1>;
    constexpr uint32_t FRAME_Pos = 6;
    constexpr uint32_t FRAME_Msk = FRAME::mask;

    /// Parity Error
    /// Position: 7, Width: 1
    /// Access: read-only
    using PARE = BitField<7, 1>;
    constexpr uint32_t PARE_Pos = 7;
    constexpr uint32_t PARE_Msk = PARE::mask;

    /// Receiver Time-out
    /// Position: 8, Width: 1
    /// Access: read-only
    using TIMEOUT = BitField<8, 1>;
    constexpr uint32_t TIMEOUT_Pos = 8;
    constexpr uint32_t TIMEOUT_Msk = TIMEOUT::mask;

    /// Transmitter Empty
    /// Position: 9, Width: 1
    /// Access: read-only
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Max Number of Repetitions Reached
    /// Position: 10, Width: 1
    /// Access: read-only
    using ITER = BitField<10, 1>;
    constexpr uint32_t ITER_Pos = 10;
    constexpr uint32_t ITER_Msk = ITER::mask;

    /// Transmission Buffer Empty
    /// Position: 11, Width: 1
    /// Access: read-only
    using TXBUFE = BitField<11, 1>;
    constexpr uint32_t TXBUFE_Pos = 11;
    constexpr uint32_t TXBUFE_Msk = TXBUFE::mask;

    /// Reception Buffer Full
    /// Position: 12, Width: 1
    /// Access: read-only
    using RXBUFF = BitField<12, 1>;
    constexpr uint32_t RXBUFF_Pos = 12;
    constexpr uint32_t RXBUFF_Msk = RXBUFF::mask;

    /// Non Acknowledge Interrupt
    /// Position: 13, Width: 1
    /// Access: read-only
    using NACK = BitField<13, 1>;
    constexpr uint32_t NACK_Pos = 13;
    constexpr uint32_t NACK_Msk = NACK::mask;

    /// Clear to Send Input Change Flag
    /// Position: 19, Width: 1
    /// Access: read-only
    using CTSIC = BitField<19, 1>;
    constexpr uint32_t CTSIC_Pos = 19;
    constexpr uint32_t CTSIC_Msk = CTSIC::mask;

    /// Image of CTS Input
    /// Position: 23, Width: 1
    /// Access: read-only
    using CTS = BitField<23, 1>;
    constexpr uint32_t CTS_Pos = 23;
    constexpr uint32_t CTS_Msk = CTS::mask;

    /// Manchester Error
    /// Position: 24, Width: 1
    /// Access: read-only
    using MANERR = BitField<24, 1>;
    constexpr uint32_t MANERR_Pos = 24;
    constexpr uint32_t MANERR_Msk = MANERR::mask;

}  // namespace csr

/// CSR_SPI_MODE - Channel Status Register
namespace csr_spi_mode {
    /// Receiver Ready
    /// Position: 0, Width: 1
    /// Access: read-only
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// Transmitter Ready
    /// Position: 1, Width: 1
    /// Access: read-only
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Position: 3, Width: 1
    /// Access: read-only
    using ENDRX = BitField<3, 1>;
    constexpr uint32_t ENDRX_Pos = 3;
    constexpr uint32_t ENDRX_Msk = ENDRX::mask;

    /// Position: 4, Width: 1
    /// Access: read-only
    using ENDTX = BitField<4, 1>;
    constexpr uint32_t ENDTX_Pos = 4;
    constexpr uint32_t ENDTX_Msk = ENDTX::mask;

    /// Overrun Error
    /// Position: 5, Width: 1
    /// Access: read-only
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Transmitter Empty
    /// Position: 9, Width: 1
    /// Access: read-only
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Underrun Error
    /// Position: 10, Width: 1
    /// Access: read-only
    using UNRE = BitField<10, 1>;
    constexpr uint32_t UNRE_Pos = 10;
    constexpr uint32_t UNRE_Msk = UNRE::mask;

    /// Position: 11, Width: 1
    /// Access: read-only
    using TXBUFE = BitField<11, 1>;
    constexpr uint32_t TXBUFE_Pos = 11;
    constexpr uint32_t TXBUFE_Msk = TXBUFE::mask;

    /// Position: 12, Width: 1
    /// Access: read-only
    using RXBUFF = BitField<12, 1>;
    constexpr uint32_t RXBUFF_Pos = 12;
    constexpr uint32_t RXBUFF_Msk = RXBUFF::mask;

}  // namespace csr_spi_mode

/// CSR_LIN_MODE - Channel Status Register
namespace csr_lin_mode {
    /// Receiver Ready
    /// Position: 0, Width: 1
    /// Access: read-only
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// Transmitter Ready
    /// Position: 1, Width: 1
    /// Access: read-only
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Position: 3, Width: 1
    /// Access: read-only
    using ENDRX = BitField<3, 1>;
    constexpr uint32_t ENDRX_Pos = 3;
    constexpr uint32_t ENDRX_Msk = ENDRX::mask;

    /// Position: 4, Width: 1
    /// Access: read-only
    using ENDTX = BitField<4, 1>;
    constexpr uint32_t ENDTX_Pos = 4;
    constexpr uint32_t ENDTX_Msk = ENDTX::mask;

    /// Overrun Error
    /// Position: 5, Width: 1
    /// Access: read-only
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Framing Error
    /// Position: 6, Width: 1
    /// Access: read-only
    using FRAME = BitField<6, 1>;
    constexpr uint32_t FRAME_Pos = 6;
    constexpr uint32_t FRAME_Msk = FRAME::mask;

    /// Parity Error
    /// Position: 7, Width: 1
    /// Access: read-only
    using PARE = BitField<7, 1>;
    constexpr uint32_t PARE_Pos = 7;
    constexpr uint32_t PARE_Msk = PARE::mask;

    /// Receiver Time-out
    /// Position: 8, Width: 1
    /// Access: read-only
    using TIMEOUT = BitField<8, 1>;
    constexpr uint32_t TIMEOUT_Pos = 8;
    constexpr uint32_t TIMEOUT_Msk = TIMEOUT::mask;

    /// Transmitter Empty
    /// Position: 9, Width: 1
    /// Access: read-only
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Position: 11, Width: 1
    /// Access: read-only
    using TXBUFE = BitField<11, 1>;
    constexpr uint32_t TXBUFE_Pos = 11;
    constexpr uint32_t TXBUFE_Msk = TXBUFE::mask;

    /// Position: 12, Width: 1
    /// Access: read-only
    using RXBUFF = BitField<12, 1>;
    constexpr uint32_t RXBUFF_Pos = 12;
    constexpr uint32_t RXBUFF_Msk = RXBUFF::mask;

    /// LIN Break Sent or LIN Break Received
    /// Position: 13, Width: 1
    /// Access: read-only
    using LINBK = BitField<13, 1>;
    constexpr uint32_t LINBK_Pos = 13;
    constexpr uint32_t LINBK_Msk = LINBK::mask;

    /// LIN Identifier Sent or LIN Identifier Received
    /// Position: 14, Width: 1
    /// Access: read-only
    using LINID = BitField<14, 1>;
    constexpr uint32_t LINID_Pos = 14;
    constexpr uint32_t LINID_Msk = LINID::mask;

    /// LIN Transfer Completed
    /// Position: 15, Width: 1
    /// Access: read-only
    using LINTC = BitField<15, 1>;
    constexpr uint32_t LINTC_Pos = 15;
    constexpr uint32_t LINTC_Msk = LINTC::mask;

    /// LIN Bus Line Status
    /// Position: 23, Width: 1
    /// Access: read-only
    using LINBLS = BitField<23, 1>;
    constexpr uint32_t LINBLS_Pos = 23;
    constexpr uint32_t LINBLS_Msk = LINBLS::mask;

    /// LIN Bit Error
    /// Position: 25, Width: 1
    /// Access: read-only
    using LINBE = BitField<25, 1>;
    constexpr uint32_t LINBE_Pos = 25;
    constexpr uint32_t LINBE_Msk = LINBE::mask;

    /// LIN Inconsistent Synch Field Error
    /// Position: 26, Width: 1
    /// Access: read-only
    using LINISFE = BitField<26, 1>;
    constexpr uint32_t LINISFE_Pos = 26;
    constexpr uint32_t LINISFE_Msk = LINISFE::mask;

    /// LIN Identifier Parity Error
    /// Position: 27, Width: 1
    /// Access: read-only
    using LINIPE = BitField<27, 1>;
    constexpr uint32_t LINIPE_Pos = 27;
    constexpr uint32_t LINIPE_Msk = LINIPE::mask;

    /// LIN Checksum Error
    /// Position: 28, Width: 1
    /// Access: read-only
    using LINCE = BitField<28, 1>;
    constexpr uint32_t LINCE_Pos = 28;
    constexpr uint32_t LINCE_Msk = LINCE::mask;

    /// LIN Slave Not Responding Error
    /// Position: 29, Width: 1
    /// Access: read-only
    using LINSNRE = BitField<29, 1>;
    constexpr uint32_t LINSNRE_Pos = 29;
    constexpr uint32_t LINSNRE_Msk = LINSNRE::mask;

}  // namespace csr_lin_mode

/// RHR - Receive Holding Register
namespace rhr {
    /// Received Character
    /// Position: 0, Width: 9
    /// Access: read-only
    using RXCHR = BitField<0, 9>;
    constexpr uint32_t RXCHR_Pos = 0;
    constexpr uint32_t RXCHR_Msk = RXCHR::mask;

    /// Received Sync
    /// Position: 15, Width: 1
    /// Access: read-only
    using RXSYNH = BitField<15, 1>;
    constexpr uint32_t RXSYNH_Pos = 15;
    constexpr uint32_t RXSYNH_Msk = RXSYNH::mask;

}  // namespace rhr

/// THR - Transmit Holding Register
namespace thr {
    /// Character to be Transmitted
    /// Position: 0, Width: 9
    /// Access: write-only
    using TXCHR = BitField<0, 9>;
    constexpr uint32_t TXCHR_Pos = 0;
    constexpr uint32_t TXCHR_Msk = TXCHR::mask;

    /// Sync Field to be Transmitted
    /// Position: 15, Width: 1
    /// Access: write-only
    using TXSYNH = BitField<15, 1>;
    constexpr uint32_t TXSYNH_Pos = 15;
    constexpr uint32_t TXSYNH_Msk = TXSYNH::mask;

}  // namespace thr

/// BRGR - Baud Rate Generator Register
namespace brgr {
    /// Clock Divider
    /// Position: 0, Width: 16
    /// Access: read-write
    using CD = BitField<0, 16>;
    constexpr uint32_t CD_Pos = 0;
    constexpr uint32_t CD_Msk = CD::mask;

    /// Fractional Part
    /// Position: 16, Width: 3
    /// Access: read-write
    using FP = BitField<16, 3>;
    constexpr uint32_t FP_Pos = 16;
    constexpr uint32_t FP_Msk = FP::mask;

}  // namespace brgr

/// RTOR - Receiver Time-out Register
namespace rtor {
    /// Time-out Value
    /// Position: 0, Width: 17
    /// Access: read-write
    using TO = BitField<0, 17>;
    constexpr uint32_t TO_Pos = 0;
    constexpr uint32_t TO_Msk = TO::mask;

}  // namespace rtor

/// TTGR - Transmitter Timeguard Register
namespace ttgr {
    /// Timeguard Value
    /// Position: 0, Width: 8
    /// Access: read-write
    using TG = BitField<0, 8>;
    constexpr uint32_t TG_Pos = 0;
    constexpr uint32_t TG_Msk = TG::mask;

}  // namespace ttgr

/// FIDI - FI DI Ratio Register
namespace fidi {
    /// FI Over DI Ratio Value
    /// Position: 0, Width: 11
    /// Access: read-write
    using FI_DI_RATIO = BitField<0, 11>;
    constexpr uint32_t FI_DI_RATIO_Pos = 0;
    constexpr uint32_t FI_DI_RATIO_Msk = FI_DI_RATIO::mask;

}  // namespace fidi

/// NER - Number of Errors Register
namespace ner {
    /// Number of Errors
    /// Position: 0, Width: 8
    /// Access: read-only
    using NB_ERRORS = BitField<0, 8>;
    constexpr uint32_t NB_ERRORS_Pos = 0;
    constexpr uint32_t NB_ERRORS_Msk = NB_ERRORS::mask;

}  // namespace ner

/// IF - IrDA Filter Register
namespace if {
    /// IrDA Filter
    /// Position: 0, Width: 8
    /// Access: read-write
    using IRDA_FILTER = BitField<0, 8>;
    constexpr uint32_t IRDA_FILTER_Pos = 0;
    constexpr uint32_t IRDA_FILTER_Msk = IRDA_FILTER::mask;

}  // namespace if

/// MAN - Manchester Configuration Register
namespace man {
    /// Transmitter Preamble Length
    /// Position: 0, Width: 4
    /// Access: read-write
    using TX_PL = BitField<0, 4>;
    constexpr uint32_t TX_PL_Pos = 0;
    constexpr uint32_t TX_PL_Msk = TX_PL::mask;

    /// Transmitter Preamble Pattern
    /// Position: 8, Width: 2
    /// Access: read-write
    using TX_PP = BitField<8, 2>;
    constexpr uint32_t TX_PP_Pos = 8;
    constexpr uint32_t TX_PP_Msk = TX_PP::mask;
    /// Enumerated values for TX_PP
    namespace tx_pp {
        constexpr uint32_t ALL_ONE = 0;
        constexpr uint32_t ALL_ZERO = 1;
        constexpr uint32_t ZERO_ONE = 2;
        constexpr uint32_t ONE_ZERO = 3;
    }

    /// Transmitter Manchester Polarity
    /// Position: 12, Width: 1
    /// Access: read-write
    using TX_MPOL = BitField<12, 1>;
    constexpr uint32_t TX_MPOL_Pos = 12;
    constexpr uint32_t TX_MPOL_Msk = TX_MPOL::mask;

    /// Receiver Preamble Length
    /// Position: 16, Width: 4
    /// Access: read-write
    using RX_PL = BitField<16, 4>;
    constexpr uint32_t RX_PL_Pos = 16;
    constexpr uint32_t RX_PL_Msk = RX_PL::mask;

    /// Receiver Preamble Pattern detected
    /// Position: 24, Width: 2
    /// Access: read-write
    using RX_PP = BitField<24, 2>;
    constexpr uint32_t RX_PP_Pos = 24;
    constexpr uint32_t RX_PP_Msk = RX_PP::mask;
    /// Enumerated values for RX_PP
    namespace rx_pp {
        constexpr uint32_t ALL_ONE = 0;
        constexpr uint32_t ALL_ZERO = 1;
        constexpr uint32_t ZERO_ONE = 2;
        constexpr uint32_t ONE_ZERO = 3;
    }

    /// Receiver Manchester Polarity
    /// Position: 28, Width: 1
    /// Access: read-write
    using RX_MPOL = BitField<28, 1>;
    constexpr uint32_t RX_MPOL_Pos = 28;
    constexpr uint32_t RX_MPOL_Msk = RX_MPOL::mask;

    /// Must Be Set to 1
    /// Position: 29, Width: 1
    /// Access: read-write
    using ONE = BitField<29, 1>;
    constexpr uint32_t ONE_Pos = 29;
    constexpr uint32_t ONE_Msk = ONE::mask;

    /// Drift Compensation
    /// Position: 30, Width: 1
    /// Access: read-write
    using DRIFT = BitField<30, 1>;
    constexpr uint32_t DRIFT_Pos = 30;
    constexpr uint32_t DRIFT_Msk = DRIFT::mask;

}  // namespace man

/// LINMR - LIN Mode Register
namespace linmr {
    /// LIN Node Action
    /// Position: 0, Width: 2
    /// Access: read-write
    using NACT = BitField<0, 2>;
    constexpr uint32_t NACT_Pos = 0;
    constexpr uint32_t NACT_Msk = NACT::mask;
    /// Enumerated values for NACT
    namespace nact {
        constexpr uint32_t PUBLISH = 0;
        constexpr uint32_t SUBSCRIBE = 1;
        constexpr uint32_t IGNORE = 2;
    }

    /// Parity Disable
    /// Position: 2, Width: 1
    /// Access: read-write
    using PARDIS = BitField<2, 1>;
    constexpr uint32_t PARDIS_Pos = 2;
    constexpr uint32_t PARDIS_Msk = PARDIS::mask;

    /// Checksum Disable
    /// Position: 3, Width: 1
    /// Access: read-write
    using CHKDIS = BitField<3, 1>;
    constexpr uint32_t CHKDIS_Pos = 3;
    constexpr uint32_t CHKDIS_Msk = CHKDIS::mask;

    /// Checksum Type
    /// Position: 4, Width: 1
    /// Access: read-write
    using CHKTYP = BitField<4, 1>;
    constexpr uint32_t CHKTYP_Pos = 4;
    constexpr uint32_t CHKTYP_Msk = CHKTYP::mask;

    /// Data Length Mode
    /// Position: 5, Width: 1
    /// Access: read-write
    using DLM = BitField<5, 1>;
    constexpr uint32_t DLM_Pos = 5;
    constexpr uint32_t DLM_Msk = DLM::mask;

    /// Frame Slot Mode Disable
    /// Position: 6, Width: 1
    /// Access: read-write
    using FSDIS = BitField<6, 1>;
    constexpr uint32_t FSDIS_Pos = 6;
    constexpr uint32_t FSDIS_Msk = FSDIS::mask;

    /// Wakeup Signal Type
    /// Position: 7, Width: 1
    /// Access: read-write
    using WKUPTYP = BitField<7, 1>;
    constexpr uint32_t WKUPTYP_Pos = 7;
    constexpr uint32_t WKUPTYP_Msk = WKUPTYP::mask;

    /// Data Length Control
    /// Position: 8, Width: 8
    /// Access: read-write
    using DLC = BitField<8, 8>;
    constexpr uint32_t DLC_Pos = 8;
    constexpr uint32_t DLC_Msk = DLC::mask;

    /// PDC Mode
    /// Position: 16, Width: 1
    /// Access: read-write
    using PDCM = BitField<16, 1>;
    constexpr uint32_t PDCM_Pos = 16;
    constexpr uint32_t PDCM_Msk = PDCM::mask;

}  // namespace linmr

/// LINIR - LIN Identifier Register
namespace linir {
    /// Identifier Character
    /// Position: 0, Width: 8
    /// Access: read-write
    using IDCHR = BitField<0, 8>;
    constexpr uint32_t IDCHR_Pos = 0;
    constexpr uint32_t IDCHR_Msk = IDCHR::mask;

}  // namespace linir

/// LINBRR - LIN Baud Rate Register
namespace linbrr {
    /// Clock Divider after Synchronization
    /// Position: 0, Width: 16
    /// Access: read-only
    using LINCD = BitField<0, 16>;
    constexpr uint32_t LINCD_Pos = 0;
    constexpr uint32_t LINCD_Msk = LINCD::mask;

    /// Fractional Part after Synchronization
    /// Position: 16, Width: 3
    /// Access: read-only
    using LINFP = BitField<16, 3>;
    constexpr uint32_t LINFP_Pos = 16;
    constexpr uint32_t LINFP_Msk = LINFP::mask;

}  // namespace linbrr

/// WPMR - Write Protection Mode Register
namespace wpmr {
    /// Write Protection Enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using WPEN = BitField<0, 1>;
    constexpr uint32_t WPEN_Pos = 0;
    constexpr uint32_t WPEN_Msk = WPEN::mask;

    /// Write Protection Key
    /// Position: 8, Width: 24
    /// Access: read-write
    using WPKEY = BitField<8, 24>;
    constexpr uint32_t WPKEY_Pos = 8;
    constexpr uint32_t WPKEY_Msk = WPKEY::mask;
    /// Enumerated values for WPKEY
    namespace wpkey {
        constexpr uint32_t PASSWD = 5591873;
    }

}  // namespace wpmr

/// WPSR - Write Protection Status Register
namespace wpsr {
    /// Write Protection Violation Status
    /// Position: 0, Width: 1
    /// Access: read-only
    using WPVS = BitField<0, 1>;
    constexpr uint32_t WPVS_Pos = 0;
    constexpr uint32_t WPVS_Msk = WPVS::mask;

    /// Write Protection Violation Source
    /// Position: 8, Width: 16
    /// Access: read-only
    using WPVSRC = BitField<8, 16>;
    constexpr uint32_t WPVSRC_Pos = 8;
    constexpr uint32_t WPVSRC_Msk = WPVSRC::mask;

}  // namespace wpsr

/// RPR - Receive Pointer Register
namespace rpr {
    /// Receive Pointer Register
    /// Position: 0, Width: 32
    /// Access: read-write
    using RXPTR = BitField<0, 32>;
    constexpr uint32_t RXPTR_Pos = 0;
    constexpr uint32_t RXPTR_Msk = RXPTR::mask;

}  // namespace rpr

/// RCR - Receive Counter Register
namespace rcr {
    /// Receive Counter Register
    /// Position: 0, Width: 16
    /// Access: read-write
    using RXCTR = BitField<0, 16>;
    constexpr uint32_t RXCTR_Pos = 0;
    constexpr uint32_t RXCTR_Msk = RXCTR::mask;

}  // namespace rcr

/// TPR - Transmit Pointer Register
namespace tpr {
    /// Transmit Counter Register
    /// Position: 0, Width: 32
    /// Access: read-write
    using TXPTR = BitField<0, 32>;
    constexpr uint32_t TXPTR_Pos = 0;
    constexpr uint32_t TXPTR_Msk = TXPTR::mask;

}  // namespace tpr

/// TCR - Transmit Counter Register
namespace tcr {
    /// Transmit Counter Register
    /// Position: 0, Width: 16
    /// Access: read-write
    using TXCTR = BitField<0, 16>;
    constexpr uint32_t TXCTR_Pos = 0;
    constexpr uint32_t TXCTR_Msk = TXCTR::mask;

}  // namespace tcr

/// RNPR - Receive Next Pointer Register
namespace rnpr {
    /// Receive Next Pointer
    /// Position: 0, Width: 32
    /// Access: read-write
    using RXNPTR = BitField<0, 32>;
    constexpr uint32_t RXNPTR_Pos = 0;
    constexpr uint32_t RXNPTR_Msk = RXNPTR::mask;

}  // namespace rnpr

/// RNCR - Receive Next Counter Register
namespace rncr {
    /// Receive Next Counter
    /// Position: 0, Width: 16
    /// Access: read-write
    using RXNCTR = BitField<0, 16>;
    constexpr uint32_t RXNCTR_Pos = 0;
    constexpr uint32_t RXNCTR_Msk = RXNCTR::mask;

}  // namespace rncr

/// TNPR - Transmit Next Pointer Register
namespace tnpr {
    /// Transmit Next Pointer
    /// Position: 0, Width: 32
    /// Access: read-write
    using TXNPTR = BitField<0, 32>;
    constexpr uint32_t TXNPTR_Pos = 0;
    constexpr uint32_t TXNPTR_Msk = TXNPTR::mask;

}  // namespace tnpr

/// TNCR - Transmit Next Counter Register
namespace tncr {
    /// Transmit Counter Next
    /// Position: 0, Width: 16
    /// Access: read-write
    using TXNCTR = BitField<0, 16>;
    constexpr uint32_t TXNCTR_Pos = 0;
    constexpr uint32_t TXNCTR_Msk = TXNCTR::mask;

}  // namespace tncr

/// PTCR - Transfer Control Register
namespace ptcr {
    /// Receiver Transfer Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using RXTEN = BitField<0, 1>;
    constexpr uint32_t RXTEN_Pos = 0;
    constexpr uint32_t RXTEN_Msk = RXTEN::mask;

    /// Receiver Transfer Disable
    /// Position: 1, Width: 1
    /// Access: write-only
    using RXTDIS = BitField<1, 1>;
    constexpr uint32_t RXTDIS_Pos = 1;
    constexpr uint32_t RXTDIS_Msk = RXTDIS::mask;

    /// Transmitter Transfer Enable
    /// Position: 8, Width: 1
    /// Access: write-only
    using TXTEN = BitField<8, 1>;
    constexpr uint32_t TXTEN_Pos = 8;
    constexpr uint32_t TXTEN_Msk = TXTEN::mask;

    /// Transmitter Transfer Disable
    /// Position: 9, Width: 1
    /// Access: write-only
    using TXTDIS = BitField<9, 1>;
    constexpr uint32_t TXTDIS_Pos = 9;
    constexpr uint32_t TXTDIS_Msk = TXTDIS::mask;

}  // namespace ptcr

/// PTSR - Transfer Status Register
namespace ptsr {
    /// Receiver Transfer Enable
    /// Position: 0, Width: 1
    /// Access: read-only
    using RXTEN = BitField<0, 1>;
    constexpr uint32_t RXTEN_Pos = 0;
    constexpr uint32_t RXTEN_Msk = RXTEN::mask;

    /// Transmitter Transfer Enable
    /// Position: 8, Width: 1
    /// Access: read-only
    using TXTEN = BitField<8, 1>;
    constexpr uint32_t TXTEN_Pos = 8;
    constexpr uint32_t TXTEN_Msk = TXTEN::mask;

}  // namespace ptsr

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::usart1
