

================================================================
== Vitis HLS Report for 'merge_sort_batch1_103'
================================================================
* Date:           Sun Apr 23 22:16:28 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.355 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    62502|    62502|  0.625 ms|  0.625 ms|  62502|  62502|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_90_1  |    62500|    62500|         2|          1|          1|  62500|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.55>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 6 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.45ns)   --->   "%store_ln90 = store i32 0, i32 %j" [sort_seperate_bucket/multi_radix_hex_kmerge.c:90]   --->   Operation 8 'store' 'store_ln90' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 9 [1/1] (0.41ns)   --->   "%store_ln90 = store i32 0, i32 %k" [sort_seperate_bucket/multi_radix_hex_kmerge.c:90]   --->   Operation 9 'store' 'store_ln90' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln90 = store i16 0, i16 %i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:90]   --->   Operation 10 'store' 'store_ln90' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln90 = br void %for.body.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:90]   --->   Operation 11 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_155 = load i16 %i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:90]   --->   Operation 12 'load' 'i_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k_143 = load i32 %k" [sort_seperate_bucket/multi_radix_hex_kmerge.c:105]   --->   Operation 13 'load' 'k_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j_145 = load i32 %j" [sort_seperate_bucket/multi_radix_hex_kmerge.c:109]   --->   Operation 14 'load' 'j_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.67ns)   --->   "%icmp_ln90 = icmp_eq  i16 %i_155, i16 62500" [sort_seperate_bucket/multi_radix_hex_kmerge.c:90]   --->   Operation 15 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 62500, i64 62500, i64 62500"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.78ns)   --->   "%add_ln90 = add i16 %i_155, i16 1" [sort_seperate_bucket/multi_radix_hex_kmerge.c:90]   --->   Operation 17 'add' 'add_ln90' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %for.body.split.i, void %merge_sort_batch1.103.exit" [sort_seperate_bucket/multi_radix_hex_kmerge.c:90]   --->   Operation 18 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i16 %i_155" [sort_seperate_bucket/multi_radix_hex_kmerge.c:90]   --->   Operation 19 'zext' 'zext_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln91 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_25" [sort_seperate_bucket/multi_radix_hex_kmerge.c:91]   --->   Operation 20 'specpipeline' 'specpipeline_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_73" [sort_seperate_bucket/multi_radix_hex_kmerge.c:88]   --->   Operation 21 'specloopname' 'specloopname_ln88' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.85ns)   --->   "%icmp_ln92 = icmp_slt  i32 %j_145, i32 31250" [sort_seperate_bucket/multi_radix_hex_kmerge.c:92]   --->   Operation 22 'icmp' 'icmp_ln92' <Predicate = (!icmp_ln90)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.85ns)   --->   "%icmp_ln92_12 = icmp_slt  i32 %k_143, i32 31250" [sort_seperate_bucket/multi_radix_hex_kmerge.c:92]   --->   Operation 23 'icmp' 'icmp_ln92_12' <Predicate = (!icmp_ln90)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.12ns)   --->   "%and_ln92 = and i1 %icmp_ln92, i1 %icmp_ln92_12" [sort_seperate_bucket/multi_radix_hex_kmerge.c:92]   --->   Operation 24 'and' 'and_ln92' <Predicate = (!icmp_ln90)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%multi_radix_hex_kmerge_temp2_8_addr = getelementptr i32 %multi_radix_hex_kmerge_temp2_8, i64 0, i64 %zext_ln90" [sort_seperate_bucket/multi_radix_hex_kmerge.c:108]   --->   Operation 25 'getelementptr' 'multi_radix_hex_kmerge_temp2_8_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %and_ln92, void %if.else16.i, void %if.then.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:92]   --->   Operation 26 'br' 'br_ln92' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.85ns)   --->   "%icmp_ln103 = icmp_eq  i32 %j_145, i32 31250" [sort_seperate_bucket/multi_radix_hex_kmerge.c:103]   --->   Operation 27 'icmp' 'icmp_ln103' <Predicate = (!icmp_ln90 & !and_ln92)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.12ns)   --->   "%and_ln103 = and i1 %icmp_ln103, i1 %icmp_ln92_12" [sort_seperate_bucket/multi_radix_hex_kmerge.c:103]   --->   Operation 28 'and' 'and_ln103' <Predicate = (!icmp_ln90 & !and_ln92)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %and_ln103, void %if.else26.i, void %if.then20.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:103]   --->   Operation 29 'br' 'br_ln103' <Predicate = (!icmp_ln90 & !and_ln92)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i32 %j_145" [sort_seperate_bucket/multi_radix_hex_kmerge.c:108]   --->   Operation 30 'zext' 'zext_ln108' <Predicate = (!icmp_ln90 & !and_ln92 & !and_ln103)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%multi_radix_hex_kmerge_temp1_16_addr_1 = getelementptr i32 %multi_radix_hex_kmerge_temp1_16, i64 0, i64 %zext_ln108" [sort_seperate_bucket/multi_radix_hex_kmerge.c:108]   --->   Operation 31 'getelementptr' 'multi_radix_hex_kmerge_temp1_16_addr_1' <Predicate = (!icmp_ln90 & !and_ln92 & !and_ln103)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.24ns)   --->   "%multi_radix_hex_kmerge_temp1_16_load_1 = load i15 %multi_radix_hex_kmerge_temp1_16_addr_1" [sort_seperate_bucket/multi_radix_hex_kmerge.c:108]   --->   Operation 32 'load' 'multi_radix_hex_kmerge_temp1_16_load_1' <Predicate = (!icmp_ln90 & !and_ln92 & !and_ln103)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_1 : Operation 33 [1/1] (0.88ns)   --->   "%j_147 = add i32 %j_145, i32 1" [sort_seperate_bucket/multi_radix_hex_kmerge.c:109]   --->   Operation 33 'add' 'j_147' <Predicate = (!icmp_ln90 & !and_ln92 & !and_ln103)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.45ns)   --->   "%store_ln109 = store i32 %j_147, i32 %j" [sort_seperate_bucket/multi_radix_hex_kmerge.c:109]   --->   Operation 34 'store' 'store_ln109' <Predicate = (!icmp_ln90 & !and_ln92 & !and_ln103)> <Delay = 0.45>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i32 %k_143" [sort_seperate_bucket/multi_radix_hex_kmerge.c:104]   --->   Operation 35 'zext' 'zext_ln104' <Predicate = (!icmp_ln90 & !and_ln92 & and_ln103)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%multi_radix_hex_kmerge_temp1_17_addr_1 = getelementptr i32 %multi_radix_hex_kmerge_temp1_17, i64 0, i64 %zext_ln104" [sort_seperate_bucket/multi_radix_hex_kmerge.c:104]   --->   Operation 36 'getelementptr' 'multi_radix_hex_kmerge_temp1_17_addr_1' <Predicate = (!icmp_ln90 & !and_ln92 & and_ln103)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.24ns)   --->   "%multi_radix_hex_kmerge_temp1_17_load_1 = load i15 %multi_radix_hex_kmerge_temp1_17_addr_1" [sort_seperate_bucket/multi_radix_hex_kmerge.c:104]   --->   Operation 37 'load' 'multi_radix_hex_kmerge_temp1_17_load_1' <Predicate = (!icmp_ln90 & !and_ln92 & and_ln103)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_1 : Operation 38 [1/1] (0.88ns)   --->   "%k_145 = add i32 %k_143, i32 1" [sort_seperate_bucket/multi_radix_hex_kmerge.c:105]   --->   Operation 38 'add' 'k_145' <Predicate = (!icmp_ln90 & !and_ln92 & and_ln103)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.45ns)   --->   "%store_ln106 = store i32 31250, i32 %j" [sort_seperate_bucket/multi_radix_hex_kmerge.c:106]   --->   Operation 39 'store' 'store_ln106' <Predicate = (!icmp_ln90 & !and_ln92 & and_ln103)> <Delay = 0.45>
ST_1 : Operation 40 [1/1] (0.41ns)   --->   "%store_ln106 = store i32 %k_145, i32 %k" [sort_seperate_bucket/multi_radix_hex_kmerge.c:106]   --->   Operation 40 'store' 'store_ln106' <Predicate = (!icmp_ln90 & !and_ln92 & and_ln103)> <Delay = 0.41>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i32 %j_145" [sort_seperate_bucket/multi_radix_hex_kmerge.c:93]   --->   Operation 41 'zext' 'zext_ln93' <Predicate = (!icmp_ln90 & and_ln92)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%multi_radix_hex_kmerge_temp1_16_addr = getelementptr i32 %multi_radix_hex_kmerge_temp1_16, i64 0, i64 %zext_ln93" [sort_seperate_bucket/multi_radix_hex_kmerge.c:93]   --->   Operation 42 'getelementptr' 'multi_radix_hex_kmerge_temp1_16_addr' <Predicate = (!icmp_ln90 & and_ln92)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.24ns)   --->   "%multi_radix_hex_kmerge_temp1_16_load = load i15 %multi_radix_hex_kmerge_temp1_16_addr" [sort_seperate_bucket/multi_radix_hex_kmerge.c:93]   --->   Operation 43 'load' 'multi_radix_hex_kmerge_temp1_16_load' <Predicate = (!icmp_ln90 & and_ln92)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln93_12 = zext i32 %k_143" [sort_seperate_bucket/multi_radix_hex_kmerge.c:93]   --->   Operation 44 'zext' 'zext_ln93_12' <Predicate = (!icmp_ln90 & and_ln92)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%multi_radix_hex_kmerge_temp1_17_addr = getelementptr i32 %multi_radix_hex_kmerge_temp1_17, i64 0, i64 %zext_ln93_12" [sort_seperate_bucket/multi_radix_hex_kmerge.c:93]   --->   Operation 45 'getelementptr' 'multi_radix_hex_kmerge_temp1_17_addr' <Predicate = (!icmp_ln90 & and_ln92)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (1.24ns)   --->   "%multi_radix_hex_kmerge_temp1_17_load = load i15 %multi_radix_hex_kmerge_temp1_17_addr" [sort_seperate_bucket/multi_radix_hex_kmerge.c:93]   --->   Operation 46 'load' 'multi_radix_hex_kmerge_temp1_17_load' <Predicate = (!icmp_ln90 & and_ln92)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_1 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln90 = store i16 %add_ln90, i16 %i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:90]   --->   Operation 47 'store' 'store_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.38>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln90 = br void %for.body.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:90]   --->   Operation 48 'br' 'br_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln90 = ret" [sort_seperate_bucket/multi_radix_hex_kmerge.c:90]   --->   Operation 67 'ret' 'ret_ln90' <Predicate = (icmp_ln90)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.35>
ST_2 : Operation 49 [1/2] (1.24ns)   --->   "%multi_radix_hex_kmerge_temp1_16_load_1 = load i15 %multi_radix_hex_kmerge_temp1_16_addr_1" [sort_seperate_bucket/multi_radix_hex_kmerge.c:108]   --->   Operation 49 'load' 'multi_radix_hex_kmerge_temp1_16_load_1' <Predicate = (!and_ln92 & !and_ln103)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_2 : Operation 50 [1/1] (1.24ns)   --->   "%store_ln108 = store i32 %multi_radix_hex_kmerge_temp1_16_load_1, i16 %multi_radix_hex_kmerge_temp2_8_addr" [sort_seperate_bucket/multi_radix_hex_kmerge.c:108]   --->   Operation 50 'store' 'store_ln108' <Predicate = (!and_ln92 & !and_ln103)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 62500> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 51 'br' 'br_ln0' <Predicate = (!and_ln92 & !and_ln103)> <Delay = 0.00>
ST_2 : Operation 52 [1/2] (1.24ns)   --->   "%multi_radix_hex_kmerge_temp1_17_load_1 = load i15 %multi_radix_hex_kmerge_temp1_17_addr_1" [sort_seperate_bucket/multi_radix_hex_kmerge.c:104]   --->   Operation 52 'load' 'multi_radix_hex_kmerge_temp1_17_load_1' <Predicate = (!and_ln92 & and_ln103)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_2 : Operation 53 [1/1] (1.24ns)   --->   "%store_ln104 = store i32 %multi_radix_hex_kmerge_temp1_17_load_1, i16 %multi_radix_hex_kmerge_temp2_8_addr" [sort_seperate_bucket/multi_radix_hex_kmerge.c:104]   --->   Operation 53 'store' 'store_ln104' <Predicate = (!and_ln92 & and_ln103)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 62500> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln106 = br void %for.inc.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:106]   --->   Operation 54 'br' 'br_ln106' <Predicate = (!and_ln92 & and_ln103)> <Delay = 0.00>
ST_2 : Operation 55 [1/2] (1.24ns)   --->   "%multi_radix_hex_kmerge_temp1_16_load = load i15 %multi_radix_hex_kmerge_temp1_16_addr" [sort_seperate_bucket/multi_radix_hex_kmerge.c:93]   --->   Operation 55 'load' 'multi_radix_hex_kmerge_temp1_16_load' <Predicate = (and_ln92)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_2 : Operation 56 [1/2] (1.24ns)   --->   "%multi_radix_hex_kmerge_temp1_17_load = load i15 %multi_radix_hex_kmerge_temp1_17_addr" [sort_seperate_bucket/multi_radix_hex_kmerge.c:93]   --->   Operation 56 'load' 'multi_radix_hex_kmerge_temp1_17_load' <Predicate = (and_ln92)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_2 : Operation 57 [1/1] (0.85ns)   --->   "%icmp_ln93 = icmp_slt  i32 %multi_radix_hex_kmerge_temp1_16_load, i32 %multi_radix_hex_kmerge_temp1_17_load" [sort_seperate_bucket/multi_radix_hex_kmerge.c:93]   --->   Operation 57 'icmp' 'icmp_ln93' <Predicate = (and_ln92)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %if.else.i, void %if.then6.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:93]   --->   Operation 58 'br' 'br_ln93' <Predicate = (and_ln92)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.24ns)   --->   "%store_ln98 = store i32 %multi_radix_hex_kmerge_temp1_17_load, i16 %multi_radix_hex_kmerge_temp2_8_addr" [sort_seperate_bucket/multi_radix_hex_kmerge.c:98]   --->   Operation 59 'store' 'store_ln98' <Predicate = (and_ln92 & !icmp_ln93)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 62500> <RAM>
ST_2 : Operation 60 [1/1] (0.88ns)   --->   "%k_144 = add i32 %k_143, i32 1" [sort_seperate_bucket/multi_radix_hex_kmerge.c:99]   --->   Operation 60 'add' 'k_144' <Predicate = (and_ln92 & !icmp_ln93)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.41ns)   --->   "%store_ln99 = store i32 %k_144, i32 %k" [sort_seperate_bucket/multi_radix_hex_kmerge.c:99]   --->   Operation 61 'store' 'store_ln99' <Predicate = (and_ln92 & !icmp_ln93)> <Delay = 0.41>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 62 'br' 'br_ln0' <Predicate = (and_ln92 & !icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.24ns)   --->   "%store_ln94 = store i32 %multi_radix_hex_kmerge_temp1_16_load, i16 %multi_radix_hex_kmerge_temp2_8_addr" [sort_seperate_bucket/multi_radix_hex_kmerge.c:94]   --->   Operation 63 'store' 'store_ln94' <Predicate = (and_ln92 & icmp_ln93)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 62500> <RAM>
ST_2 : Operation 64 [1/1] (0.88ns)   --->   "%j_146 = add i32 %j_145, i32 1" [sort_seperate_bucket/multi_radix_hex_kmerge.c:95]   --->   Operation 64 'add' 'j_146' <Predicate = (and_ln92 & icmp_ln93)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.45ns)   --->   "%store_ln96 = store i32 %j_146, i32 %j" [sort_seperate_bucket/multi_radix_hex_kmerge.c:96]   --->   Operation 65 'store' 'store_ln96' <Predicate = (and_ln92 & icmp_ln93)> <Delay = 0.45>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln96 = br void %for.inc.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:96]   --->   Operation 66 'br' 'br_ln96' <Predicate = (and_ln92 & icmp_ln93)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.56ns
The critical path consists of the following:
	'alloca' operation ('j') [6]  (0 ns)
	'load' operation ('j', sort_seperate_bucket/multi_radix_hex_kmerge.c:109) on local variable 'j' [14]  (0 ns)
	'add' operation ('j', sort_seperate_bucket/multi_radix_hex_kmerge.c:109) [37]  (0.88 ns)
	'store' operation ('store_ln109', sort_seperate_bucket/multi_radix_hex_kmerge.c:109) of variable 'j', sort_seperate_bucket/multi_radix_hex_kmerge.c:109 on local variable 'j' [38]  (0.453 ns)
	blocking operation 0.223 ns on control path)

 <State 2>: 3.36ns
The critical path consists of the following:
	'load' operation ('multi_radix_hex_kmerge_temp1_16_load', sort_seperate_bucket/multi_radix_hex_kmerge.c:93) on array 'multi_radix_hex_kmerge_temp1_16' [52]  (1.25 ns)
	'store' operation ('store_ln94', sort_seperate_bucket/multi_radix_hex_kmerge.c:94) of variable 'multi_radix_hex_kmerge_temp1_16_load', sort_seperate_bucket/multi_radix_hex_kmerge.c:93 on array 'multi_radix_hex_kmerge_temp2_8' [64]  (1.25 ns)
	blocking operation 0.859 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
