// Seed: 1543348711
module module_0 (
    input wor  id_0,
    input wire id_1
);
  assign id_3 = id_1 - 'b0;
  assign id_3 = 1 ? id_3++ : id_0;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    output uwire id_2,
    input wire id_3,
    input wor id_4,
    output supply0 id_5,
    input logic id_6,
    input supply1 id_7,
    input uwire id_8,
    output wor id_9,
    input wor id_10,
    output uwire id_11,
    input uwire id_12,
    output uwire id_13,
    output supply0 id_14,
    input logic id_15,
    output tri id_16,
    input tri id_17,
    input wand id_18,
    input supply1 id_19,
    output logic id_20,
    output supply0 id_21,
    input supply1 id_22
);
  wire id_24;
  integer id_25, id_26;
  assign id_20 = id_15;
  always id_20 = #id_27{id_6, 1 ** {id_4, id_0, (1), 1'b0, !id_26, 1}};
  xor (
      id_11,
      id_0,
      id_4,
      id_7,
      id_27,
      id_12,
      id_17,
      id_18,
      id_22,
      id_10,
      id_3,
      id_26,
      id_24,
      id_19,
      id_1,
      id_25,
      id_8,
      id_6,
      id_15
  );
  module_0(
      id_0, id_0
  );
  wire id_28;
endmodule
