/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [4:0] _02_;
  wire [16:0] _03_;
  wire [3:0] _04_;
  reg [3:0] _05_;
  wire [10:0] _06_;
  wire [18:0] _07_;
  wire [11:0] _08_;
  wire [5:0] celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire [16:0] celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [15:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [18:0] celloutsig_0_20z;
  wire [21:0] celloutsig_0_21z;
  wire [15:0] celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [22:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_37z;
  wire [4:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_48z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire [11:0] celloutsig_0_70z;
  wire celloutsig_0_71z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [16:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_27z = celloutsig_0_21z[18] | celloutsig_0_21z[20];
  assign celloutsig_0_37z = ~(celloutsig_0_3z ^ celloutsig_0_17z[1]);
  assign celloutsig_0_48z = ~(celloutsig_0_40z ^ celloutsig_0_27z);
  assign celloutsig_0_6z = ~(celloutsig_0_3z ^ in_data[11]);
  assign celloutsig_0_62z = ~(_01_ ^ celloutsig_0_13z[4]);
  assign celloutsig_0_71z = ~(celloutsig_0_0z[1] ^ celloutsig_0_20z[0]);
  assign celloutsig_1_18z = ~(celloutsig_1_5z ^ celloutsig_1_15z);
  assign celloutsig_0_14z = ~(celloutsig_0_12z[9] ^ in_data[74]);
  assign celloutsig_1_17z = { in_data[147:146], celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_5z, _03_[11:7], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_14z } + { _03_[9:7], celloutsig_1_14z, _03_[11:7], celloutsig_1_16z, celloutsig_1_15z, _03_[11:7], celloutsig_1_4z };
  assign celloutsig_0_10z = in_data[38:23] + in_data[59:44];
  assign celloutsig_0_11z = { in_data[20:9], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_9z } + { celloutsig_0_10z[11:0], celloutsig_0_5z };
  assign celloutsig_0_12z = celloutsig_0_10z[14:5] + { celloutsig_0_10z[14:6], celloutsig_0_9z };
  assign celloutsig_0_31z = { celloutsig_0_10z[6:5], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_13z } + { celloutsig_0_20z[6:0], celloutsig_0_22z };
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _05_ <= 4'h0;
    else _05_ <= _04_;
  reg [10:0] _23_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[96])
    if (!clkin_data[96]) _23_ <= 11'h000;
    else _23_ <= { celloutsig_0_13z[5:1], celloutsig_0_6z, celloutsig_0_5z };
  assign { _06_[10:3], _01_, _06_[1:0] } = _23_;
  reg [4:0] _24_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _24_ <= 5'h00;
    else _24_ <= { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_3z };
  assign _03_[11:7] = _24_;
  reg [18:0] _25_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _25_ <= 19'h00000;
    else _25_ <= { in_data[40:26], celloutsig_0_14z, celloutsig_0_17z };
  assign { _07_[18:4], _00_, _07_[2:0] } = _25_;
  reg [11:0] _26_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _26_ <= 12'h000;
    else _26_ <= celloutsig_0_21z[15:4];
  assign { _08_[11], _02_[4:1], _08_[6:4], _04_ } = _26_;
  assign celloutsig_0_40z = { celloutsig_0_15z[5:0], celloutsig_0_25z, celloutsig_0_39z, celloutsig_0_33z, celloutsig_0_27z, celloutsig_0_37z, celloutsig_0_16z, celloutsig_0_37z } === { celloutsig_0_31z[21:6], celloutsig_0_18z };
  assign celloutsig_1_0z = in_data[146:139] === in_data[105:98];
  assign celloutsig_1_3z = in_data[141:135] === in_data[135:129];
  assign celloutsig_1_7z = { in_data[152:146], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z } === { in_data[139], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_14z = { celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_7z } === { in_data[142:138], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_25z = { _07_[6:4], _00_, _07_[2:1], celloutsig_0_0z } === { celloutsig_0_5z[3], celloutsig_0_2z, celloutsig_0_12z };
  assign celloutsig_1_4z = { celloutsig_1_1z[2:1], celloutsig_1_2z } > { in_data[110:109], celloutsig_1_2z };
  assign celloutsig_1_8z = in_data[172:164] > { in_data[106:99], celloutsig_1_4z };
  assign celloutsig_0_1z = in_data[55:41] > in_data[85:71];
  assign celloutsig_0_18z = { celloutsig_0_13z[5], celloutsig_0_8z } > { celloutsig_0_16z, celloutsig_0_8z };
  assign celloutsig_0_28z = { celloutsig_0_5z[3:1], celloutsig_0_1z, celloutsig_0_18z } > celloutsig_0_22z[6:2];
  assign celloutsig_0_3z = in_data[12:6] > { in_data[71:66], celloutsig_0_1z };
  assign celloutsig_0_16z = { celloutsig_0_11z[16:6], celloutsig_0_9z } && celloutsig_0_11z[13:2];
  assign celloutsig_0_2z = ! { in_data[58], celloutsig_0_0z };
  assign celloutsig_1_5z = celloutsig_1_4z & ~(celloutsig_1_4z);
  assign celloutsig_1_16z = celloutsig_1_10z & ~(celloutsig_1_14z);
  assign celloutsig_0_0z = in_data[80:75] % { 1'h1, in_data[79:76], in_data[0] };
  assign celloutsig_1_1z = { in_data[147:145], celloutsig_1_0z } % { 1'h1, in_data[182:181], in_data[96] };
  assign celloutsig_0_17z = in_data[75:73] % { 1'h1, celloutsig_0_0z[1:0] };
  assign celloutsig_0_20z = { celloutsig_0_15z[6:5], celloutsig_0_9z, celloutsig_0_10z } % { 1'h1, celloutsig_0_12z[8:0], celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_13z };
  assign celloutsig_0_39z = { celloutsig_0_12z[4], celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_27z, celloutsig_0_28z } * celloutsig_0_0z[5:1];
  assign celloutsig_0_8z = celloutsig_0_5z[3:1] * celloutsig_0_5z[3:1];
  assign celloutsig_1_11z = { celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_4z } * { _03_[11:7], celloutsig_1_3z };
  assign celloutsig_0_15z = in_data[44:29] * celloutsig_0_10z;
  assign celloutsig_0_22z = celloutsig_0_10z * { celloutsig_0_21z[1], celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_12z };
  assign celloutsig_0_33z = celloutsig_0_21z[1] & celloutsig_0_25z;
  assign celloutsig_1_12z = celloutsig_1_2z & celloutsig_1_4z;
  assign celloutsig_1_15z = celloutsig_1_0z & celloutsig_1_4z;
  assign celloutsig_0_9z = celloutsig_0_0z[1] & in_data[40];
  assign celloutsig_1_2z = ~^ { celloutsig_1_1z[3:2], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_6z = ~^ { in_data[106:104], celloutsig_1_1z };
  assign celloutsig_1_10z = ~^ { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_17z[5:1], celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_0_5z = { celloutsig_0_0z[1], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z } >> celloutsig_0_0z[4:0];
  assign celloutsig_0_70z = { celloutsig_0_21z[10:0], celloutsig_0_62z } <<< { _06_[10:5], _05_, celloutsig_0_16z, celloutsig_0_48z };
  assign celloutsig_0_21z = { celloutsig_0_15z[7:5], celloutsig_0_17z, celloutsig_0_10z } <<< { celloutsig_0_11z[15:0], celloutsig_0_16z, celloutsig_0_5z };
  assign celloutsig_0_13z = { celloutsig_0_5z[2], celloutsig_0_0z } ^ in_data[16:10];
  assign _02_[0] = celloutsig_0_2z;
  assign { _03_[16:12], _03_[6:0] } = { in_data[147:146], celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_14z };
  assign _06_[2] = _01_;
  assign _07_[3] = _00_;
  assign { _08_[10:7], _08_[3:0] } = { _02_[4:1], _04_ };
  assign { out_data[128], out_data[96], out_data[43:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_70z, celloutsig_0_71z };
endmodule
