

================================================================
== Vitis HLS Report for 'udpTxEngine'
================================================================
* Date:           Fri Sep  8 14:09:01 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        UDP_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.50 ns|  1.881 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.88>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %agmdDataOut, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %agmdDataOut, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %agmdDataOut, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdpayloadLenOut, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdpayloadLenOut, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdpayloadLenOut, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txthMetaData, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txthMetaData, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txthMetaData, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %txUdpDataOut_V_data_V, i64 %txUdpDataOut_V_keep_V, i64 %txUdpDataOut_V_strb_V, i1 0, i1 %txUdpDataOut_V_last_V, i1 0, i1 0, void @empty_11"   --->   Operation 13 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %agmdpayloadLenOut, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %agmdDataOut, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txthMetaData, void @empty_58, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %txUdpDataOut_V_last_V, i64 %txUdpDataOut_V_strb_V, i64 %txUdpDataOut_V_keep_V, i512 %txUdpDataOut_V_data_V, void @empty_0, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_42"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ute_state_load = load i3 %ute_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:304]   --->   Operation 19 'load' 'ute_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%prevWord_data_load = load i512 %prevWord_data" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:341]   --->   Operation 20 'load' 'prevWord_data_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%prevWord_keep_load = load i64 %prevWord_keep" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:342]   --->   Operation 21 'load' 'prevWord_keep_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.67ns)   --->   "%switch_ln304 = switch i3 %ute_state_load, void %sw.bb.i, i3 4, void %sw.bb170.i, i3 1, void %sw.bb19.i, i3 2, void %sw.bb114.i, i3 3, void %sw.bb159.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:304]   --->   Operation 22 'switch' 'switch_ln304' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sendWord_data = trunc i512 %prevWord_data_load" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:389]   --->   Operation 23 'trunc' 'sendWord_data' <Predicate = (ute_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sendWord_keep = trunc i64 %prevWord_keep_load" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:390]   --->   Operation 24 'trunc' 'sendWord_keep' <Predicate = (ute_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.45ns)   --->   "%store_ln393 = store i3 0, i3 %ute_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:393]   --->   Operation 25 'store' 'store_ln393' <Predicate = (ute_state_load == 3)> <Delay = 0.45>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %agmdDataOut, i32 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:362]   --->   Operation 26 'nbreadreq' 'tmp_2_i' <Predicate = (ute_state_load == 2)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln362 = br i1 %tmp_2_i, void %if.end158.i, void %if.then116.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:362]   --->   Operation 27 'br' 'br_ln362' <Predicate = (ute_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.15ns)   --->   "%agmdDataOut_read_2 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %agmdDataOut" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:363]   --->   Operation 28 'read' 'agmdDataOut_read_2' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%currWord_last_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i1024, i1024 %agmdDataOut_read_2, i1024 576" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:363]   --->   Operation 29 'bitselect' 'currWord_last_2' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln366 = trunc i512 %prevWord_data_load" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:366]   --->   Operation 30 'trunc' 'trunc_ln366' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln367 = trunc i64 %prevWord_keep_load" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:367]   --->   Operation 31 'trunc' 'trunc_ln367' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i1024 %agmdDataOut_read_2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:368]   --->   Operation 32 'trunc' 'trunc_ln368' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_31_i = partselect i36 @_ssdm_op_PartSelect.i36.i1024.i32.i32, i1024 %agmdDataOut_read_2, i32 512, i32 547" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:369]   --->   Operation 33 'partselect' 'tmp_31_i' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_32_i = partselect i224 @_ssdm_op_PartSelect.i224.i1024.i32.i32, i1024 %agmdDataOut_read_2, i32 288, i32 511" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:372]   --->   Operation 34 'partselect' 'tmp_32_i' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_33_i = partset i512 @_ssdm_op_PartSet.i512.i512.i224.i32.i32, i512 %prevWord_data_load, i224 %tmp_32_i, i32 0, i32 223" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:372]   --->   Operation 35 'partset' 'tmp_33_i' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln372 = store i512 %tmp_33_i, i512 %prevWord_data" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:372]   --->   Operation 36 'store' 'store_ln372' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_34_i = partselect i28 @_ssdm_op_PartSelect.i28.i1024.i32.i32, i1024 %agmdDataOut_read_2, i32 548, i32 575" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:373]   --->   Operation 37 'partselect' 'tmp_34_i' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_35_i = partset i64 @_ssdm_op_PartSet.i64.i64.i28.i32.i32, i64 %prevWord_keep_load, i28 %tmp_34_i, i32 0, i32 27" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:373]   --->   Operation 38 'partset' 'tmp_35_i' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln373 = store i64 %tmp_35_i, i64 %prevWord_keep" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:373]   --->   Operation 39 'store' 'store_ln373' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln376 = br i1 %currWord_last_2, void %if.end157.i, void %if.then148.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:376]   --->   Operation 40 'br' 'br_ln376' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %agmdDataOut_read_2, i32 548" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:377]   --->   Operation 41 'bitselect' 'tmp_2' <Predicate = (ute_state_load == 2 & tmp_2_i & currWord_last_2)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln377 = br i1 %tmp_2, void %if.else153.i, void %if.then152.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:377]   --->   Operation 42 'br' 'br_ln377' <Predicate = (ute_state_load == 2 & tmp_2_i & currWord_last_2)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.45ns)   --->   "%store_ln381 = store i3 0, i3 %ute_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:381]   --->   Operation 43 'store' 'store_ln381' <Predicate = (ute_state_load == 2 & tmp_2_i & currWord_last_2 & !tmp_2)> <Delay = 0.45>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%br_ln0 = br void %if.end157.i"   --->   Operation 44 'br' 'br_ln0' <Predicate = (ute_state_load == 2 & tmp_2_i & currWord_last_2 & !tmp_2)> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.45ns)   --->   "%store_ln378 = store i3 3, i3 %ute_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:378]   --->   Operation 45 'store' 'store_ln378' <Predicate = (ute_state_load == 2 & tmp_2_i & currWord_last_2 & tmp_2)> <Delay = 0.45>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%br_ln378 = br void %if.end157.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:378]   --->   Operation 46 'br' 'br_ln378' <Predicate = (ute_state_load == 2 & tmp_2_i & currWord_last_2 & tmp_2)> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln386 = br void %udpTxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:386]   --->   Operation 47 'br' 'br_ln386' <Predicate = (ute_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %agmdDataOut, i32 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:316]   --->   Operation 48 'nbreadreq' 'tmp_1_i' <Predicate = (ute_state_load == 1)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln316 = br i1 %tmp_1_i, void %if.end113.i, void %if.then21.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:316]   --->   Operation 49 'br' 'br_ln316' <Predicate = (ute_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.15ns)   --->   "%agmdDataOut_read_1 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %agmdDataOut" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:317]   --->   Operation 50 'read' 'agmdDataOut_read_1' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%currWord_last_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i1024, i1024 %agmdDataOut_read_1, i1024 576" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:317]   --->   Operation 51 'bitselect' 'currWord_last_1' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln338 = trunc i1024 %agmdDataOut_read_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:338]   --->   Operation 52 'trunc' 'trunc_ln338' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_23_i = partselect i36 @_ssdm_op_PartSelect.i36.i1024.i32.i32, i1024 %agmdDataOut_read_1, i32 512, i32 547" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:339]   --->   Operation 53 'partselect' 'tmp_23_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_24_i = partselect i224 @_ssdm_op_PartSelect.i224.i1024.i32.i32, i1024 %agmdDataOut_read_1, i32 288, i32 511" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:341]   --->   Operation 54 'partselect' 'tmp_24_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_25_i = partset i512 @_ssdm_op_PartSet.i512.i512.i224.i32.i32, i512 %prevWord_data_load, i224 %tmp_24_i, i32 0, i32 223" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:341]   --->   Operation 55 'partset' 'tmp_25_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln341 = store i512 %tmp_25_i, i512 %prevWord_data" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:341]   --->   Operation 56 'store' 'store_ln341' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.38>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_26_i = partselect i28 @_ssdm_op_PartSelect.i28.i1024.i32.i32, i1024 %agmdDataOut_read_1, i32 548, i32 575" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:342]   --->   Operation 57 'partselect' 'tmp_26_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_27_i = partset i64 @_ssdm_op_PartSet.i64.i64.i28.i32.i32, i64 %prevWord_keep_load, i28 %tmp_26_i, i32 0, i32 27" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:342]   --->   Operation 58 'partset' 'tmp_27_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln342 = store i64 %tmp_27_i, i64 %prevWord_keep" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:342]   --->   Operation 59 'store' 'store_ln342' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.38>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln346 = br i1 %currWord_last_1, void %if.else111.i, void %if.then103.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:346]   --->   Operation 60 'br' 'br_ln346' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.45ns)   --->   "%store_ln355 = store i3 2, i3 %ute_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:355]   --->   Operation 61 'store' 'store_ln355' <Predicate = (ute_state_load == 1 & tmp_1_i & !currWord_last_1)> <Delay = 0.45>
ST_1 : Operation 62 [1/1] (0.38ns)   --->   "%br_ln0 = br void %if.end112.i"   --->   Operation 62 'br' 'br_ln0' <Predicate = (ute_state_load == 1 & tmp_1_i & !currWord_last_1)> <Delay = 0.38>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %agmdDataOut_read_1, i32 548" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:347]   --->   Operation 63 'bitselect' 'tmp_1' <Predicate = (ute_state_load == 1 & tmp_1_i & currWord_last_1)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln347 = br i1 %tmp_1, void %if.else.i, void %if.then107.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:347]   --->   Operation 64 'br' 'br_ln347' <Predicate = (ute_state_load == 1 & tmp_1_i & currWord_last_1)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.45ns)   --->   "%store_ln351 = store i3 0, i3 %ute_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:351]   --->   Operation 65 'store' 'store_ln351' <Predicate = (ute_state_load == 1 & tmp_1_i & currWord_last_1 & !tmp_1)> <Delay = 0.45>
ST_1 : Operation 66 [1/1] (0.38ns)   --->   "%br_ln0 = br void %if.end112.i"   --->   Operation 66 'br' 'br_ln0' <Predicate = (ute_state_load == 1 & tmp_1_i & currWord_last_1 & !tmp_1)> <Delay = 0.38>
ST_1 : Operation 67 [1/1] (0.45ns)   --->   "%store_ln348 = store i3 3, i3 %ute_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:348]   --->   Operation 67 'store' 'store_ln348' <Predicate = (ute_state_load == 1 & tmp_1_i & currWord_last_1 & tmp_1)> <Delay = 0.45>
ST_1 : Operation 68 [1/1] (0.38ns)   --->   "%br_ln348 = br void %if.end112.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:348]   --->   Operation 68 'br' 'br_ln348' <Predicate = (ute_state_load == 1 & tmp_1_i & currWord_last_1 & tmp_1)> <Delay = 0.38>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln360 = br void %udpTxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:360]   --->   Operation 69 'br' 'br_ln360' <Predicate = (ute_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_5_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %agmdDataOut, i32 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:396]   --->   Operation 70 'nbreadreq' 'tmp_5_i' <Predicate = (ute_state_load == 4)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln396 = br i1 %tmp_5_i, void %if.end178.i, void %if.then172.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:396]   --->   Operation 71 'br' 'br_ln396' <Predicate = (ute_state_load == 4)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.15ns)   --->   "%agmdDataOut_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %agmdDataOut" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:397]   --->   Operation 72 'read' 'agmdDataOut_read' <Predicate = (ute_state_load == 4 & tmp_5_i)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 256> <FIFO>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%currWord_last = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i1024, i1024 %agmdDataOut_read, i1024 576" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:397]   --->   Operation 73 'bitselect' 'currWord_last' <Predicate = (ute_state_load == 4 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln398 = br i1 %currWord_last, void %if.end177.i, void %if.then176.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:398]   --->   Operation 74 'br' 'br_ln398' <Predicate = (ute_state_load == 4 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.45ns)   --->   "%store_ln399 = store i3 0, i3 %ute_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:399]   --->   Operation 75 'store' 'store_ln399' <Predicate = (ute_state_load == 4 & tmp_5_i & currWord_last)> <Delay = 0.45>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln399 = br void %if.end177.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:399]   --->   Operation 76 'br' 'br_ln399' <Predicate = (ute_state_load == 4 & tmp_5_i & currWord_last)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln400 = br void %if.end178.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:400]   --->   Operation 77 'br' 'br_ln400' <Predicate = (ute_state_load == 4 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln401 = br void %udpTxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:401]   --->   Operation 78 'br' 'br_ln401' <Predicate = (ute_state_load == 4)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %txthMetaData, i32 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:306]   --->   Operation 79 'nbreadreq' 'tmp_i' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln306 = br i1 %tmp_i, void %if.end.i, void %land.lhs.true.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:306]   --->   Operation 80 'br' 'br_ln306' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_6_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %agmdpayloadLenOut, i32 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:306]   --->   Operation 81 'nbreadreq' 'tmp_6_i' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln306 = br i1 %tmp_6_i, void %if.end.i, void %if.then.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:306]   --->   Operation 82 'br' 'br_ln306' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.15ns)   --->   "%txthMetaData_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %txthMetaData" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:307]   --->   Operation 83 'read' 'txthMetaData_read' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln307 = trunc i128 %txthMetaData_read" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:307]   --->   Operation 84 'trunc' 'trunc_ln307' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln307 = store i32 %trunc_ln307, i32 %currMetaData_theirIP" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:307]   --->   Operation 85 'store' 'store_ln307' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_36_i = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %txthMetaData_read, i32 32, i32 63" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:307]   --->   Operation 86 'partselect' 'tmp_36_i' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln307 = store i32 %tmp_36_i, i32 %currMetaData_myIP" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:307]   --->   Operation 87 'store' 'store_ln307' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_37_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %txthMetaData_read, i32 64, i32 79" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:307]   --->   Operation 88 'partselect' 'tmp_37_i' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln307 = store i16 %tmp_37_i, i16 %currMetaData_theirPort" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:307]   --->   Operation 89 'store' 'store_ln307' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_38_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %txthMetaData_read, i32 80, i32 95" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:307]   --->   Operation 90 'partselect' 'tmp_38_i' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln307 = store i16 %tmp_38_i, i16 %currMetaData_myPort" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:307]   --->   Operation 91 'store' 'store_ln307' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %txthMetaData_read, i128 96" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:307]   --->   Operation 92 'bitselect' 'tmp' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.15ns)   --->   "%currLen = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %agmdpayloadLenOut" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:308]   --->   Operation 93 'read' 'currLen' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 1.15> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 94 [1/1] (0.27ns)   --->   "%select_ln312 = select i1 %tmp, i3 1, i3 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:312]   --->   Operation 94 'select' 'select_ln312' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.45ns)   --->   "%store_ln312 = store i3 %select_ln312, i3 %ute_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:312]   --->   Operation 95 'store' 'store_ln312' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.45>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln314 = br void %udpTxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:314]   --->   Operation 96 'br' 'br_ln314' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.78>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln389 = zext i224 %sendWord_data" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:389]   --->   Operation 97 'zext' 'zext_ln389' <Predicate = (ute_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln390 = zext i28 %sendWord_keep" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:390]   --->   Operation 98 'zext' 'zext_ln390' <Predicate = (ute_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 99 [2/2] (0.00ns)   --->   "%write_ln392 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %txUdpDataOut_V_data_V, i64 %txUdpDataOut_V_keep_V, i64 %txUdpDataOut_V_strb_V, i1 %txUdpDataOut_V_last_V, i512 %zext_ln389, i64 %zext_ln390, i64 0, i1 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:392]   --->   Operation 99 'write' 'write_ln392' <Predicate = (ute_state_load == 3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%sendWord_data_2 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i288.i224, i288 %trunc_ln368, i224 %trunc_ln366" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:368]   --->   Operation 100 'bitconcatenate' 'sendWord_data_2' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%sendWord_keep_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %tmp_31_i, i28 %trunc_ln367" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:369]   --->   Operation 101 'bitconcatenate' 'sendWord_keep_2' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%sendWord_last_1 = phi i1 0, void %if.then152.i, i1 1, void %if.else153.i, i1 0, void %if.then116.i"   --->   Operation 102 'phi' 'sendWord_last_1' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 103 [2/2] (0.00ns)   --->   "%write_ln384 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %txUdpDataOut_V_data_V, i64 %txUdpDataOut_V_keep_V, i64 %txUdpDataOut_V_strb_V, i1 %txUdpDataOut_V_last_V, i512 %sendWord_data_2, i64 %sendWord_keep_2, i64 0, i1 %sendWord_last_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:384]   --->   Operation 103 'write' 'write_ln384' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%inputVector = load i16 %ip_len" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:321]   --->   Operation 104 'load' 'inputVector' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_9_i = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %inputVector, i32 8, i32 15" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:321]   --->   Operation 105 'partselect' 'tmp_9_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i16 %inputVector" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:321]   --->   Operation 106 'trunc' 'trunc_ln106' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%inputVector_1 = load i32 %currMetaData_myIP" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:328]   --->   Operation 107 'load' 'inputVector_1' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_7_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inputVector_1, i32 24, i32 31" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:328]   --->   Operation 108 'partselect' 'tmp_7_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_8_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inputVector_1, i32 16, i32 23" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:328]   --->   Operation 109 'partselect' 'tmp_8_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_10_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inputVector_1, i32 8, i32 15" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:328]   --->   Operation 110 'partselect' 'tmp_10_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln106_1 = trunc i32 %inputVector_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:328]   --->   Operation 111 'trunc' 'trunc_ln106_1' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%inputVector_2 = load i32 %currMetaData_theirIP" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:329]   --->   Operation 112 'load' 'inputVector_2' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_12_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inputVector_2, i32 24, i32 31" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:329]   --->   Operation 113 'partselect' 'tmp_12_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_13_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inputVector_2, i32 16, i32 23" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:329]   --->   Operation 114 'partselect' 'tmp_13_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_14_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inputVector_2, i32 8, i32 15" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:329]   --->   Operation 115 'partselect' 'tmp_14_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln106_2 = trunc i32 %inputVector_2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:329]   --->   Operation 116 'trunc' 'trunc_ln106_2' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%inputVector_3 = load i16 %currMetaData_myPort" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:331]   --->   Operation 117 'load' 'inputVector_3' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_16_i = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %inputVector_3, i32 8, i32 15" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:331]   --->   Operation 118 'partselect' 'tmp_16_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln106_3 = trunc i16 %inputVector_3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:331]   --->   Operation 119 'trunc' 'trunc_ln106_3' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%inputVector_4 = load i16 %currMetaData_theirPort" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:332]   --->   Operation 120 'load' 'inputVector_4' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_18_i = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %inputVector_4, i32 8, i32 15" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:332]   --->   Operation 121 'partselect' 'tmp_18_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln106_4 = trunc i16 %inputVector_4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:332]   --->   Operation 122 'trunc' 'trunc_ln106_4' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%inputVector_5 = load i16 %udp_len" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:333]   --->   Operation 123 'load' 'inputVector_5' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_20_i = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %inputVector_5, i32 8, i32 15" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:333]   --->   Operation 124 'partselect' 'tmp_20_i' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln106_5 = trunc i16 %inputVector_5" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:106->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:333]   --->   Operation 125 'trunc' 'trunc_ln106_5' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%sendWord_data_1 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i288.i16.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i64.i8.i8.i16, i288 %trunc_ln338, i16 0, i8 %trunc_ln106_5, i8 %tmp_20_i, i8 %trunc_ln106_4, i8 %tmp_18_i, i8 %trunc_ln106_3, i8 %tmp_16_i, i8 %trunc_ln106_2, i8 %tmp_14_i, i8 %tmp_13_i, i8 %tmp_12_i, i8 %trunc_ln106_1, i8 %tmp_10_i, i8 %tmp_8_i, i8 %tmp_7_i, i64 18966575579136, i8 %trunc_ln106, i8 %tmp_9_i, i16 69" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:338]   --->   Operation 126 'bitconcatenate' 'sendWord_data_1' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%sendWord_keep_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %tmp_23_i, i28 268435455" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:339]   --->   Operation 127 'bitconcatenate' 'sendWord_keep_1' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%sendWord_last = phi i1 0, void %if.else111.i, i1 0, void %if.then107.i, i1 1, void %if.else.i"   --->   Operation 128 'phi' 'sendWord_last' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 129 [2/2] (0.00ns)   --->   "%write_ln358 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %txUdpDataOut_V_data_V, i64 %txUdpDataOut_V_keep_V, i64 %txUdpDataOut_V_strb_V, i1 %txUdpDataOut_V_last_V, i512 %sendWord_data_1, i64 %sendWord_keep_1, i64 0, i1 %sendWord_last" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:358]   --->   Operation 129 'write' 'write_ln358' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 130 [1/1] (0.78ns)   --->   "%add_ln310 = add i16 %currLen, i16 28" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:310]   --->   Operation 130 'add' 'add_ln310' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln310 = store i16 %add_ln310, i16 %ip_len" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:310]   --->   Operation 131 'store' 'store_ln310' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.78ns)   --->   "%add_ln311 = add i16 %currLen, i16 8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:311]   --->   Operation 132 'add' 'add_ln311' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln311 = store i16 %add_ln311, i16 %udp_len" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:311]   --->   Operation 133 'store' 'store_ln311' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln313 = br void %if.end.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:313]   --->   Operation 134 'br' 'br_ln313' <Predicate = (ute_state_load != 4 & ute_state_load != 1 & ute_state_load != 2 & ute_state_load != 3 & tmp_i & tmp_6_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 135 [1/2] (0.00ns)   --->   "%write_ln392 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %txUdpDataOut_V_data_V, i64 %txUdpDataOut_V_keep_V, i64 %txUdpDataOut_V_strb_V, i1 %txUdpDataOut_V_last_V, i512 %zext_ln389, i64 %zext_ln390, i64 0, i1 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:392]   --->   Operation 135 'write' 'write_ln392' <Predicate = (ute_state_load == 3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln394 = br void %udpTxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:394]   --->   Operation 136 'br' 'br_ln394' <Predicate = (ute_state_load == 3)> <Delay = 0.00>
ST_3 : Operation 137 [1/2] (0.00ns)   --->   "%write_ln384 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %txUdpDataOut_V_data_V, i64 %txUdpDataOut_V_keep_V, i64 %txUdpDataOut_V_strb_V, i1 %txUdpDataOut_V_last_V, i512 %sendWord_data_2, i64 %sendWord_keep_2, i64 0, i1 %sendWord_last_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:384]   --->   Operation 137 'write' 'write_ln384' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln385 = br void %if.end158.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:385]   --->   Operation 138 'br' 'br_ln385' <Predicate = (ute_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_3 : Operation 139 [1/2] (0.00ns)   --->   "%write_ln358 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %txUdpDataOut_V_data_V, i64 %txUdpDataOut_V_keep_V, i64 %txUdpDataOut_V_strb_V, i1 %txUdpDataOut_V_last_V, i512 %sendWord_data_1, i64 %sendWord_keep_1, i64 0, i1 %sendWord_last" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:358]   --->   Operation 139 'write' 'write_ln358' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln359 = br void %if.end113.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:359]   --->   Operation 140 'br' 'br_ln359' <Predicate = (ute_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 141 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.500ns, clock uncertainty: 0.200ns.

 <State 1>: 1.881ns
The critical path consists of the following:
	fifo read operation ('txthMetaData_read', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:307) on port 'txthMetaData' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:307) [156]  (1.150 ns)
	'select' operation ('select_ln312', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:312) [171]  (0.278 ns)
	'store' operation ('store_ln312', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:312) of variable 'select_ln312', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:312 on static variable 'ute_state' [172]  (0.453 ns)

 <State 2>: 0.785ns
The critical path consists of the following:
	'add' operation ('add_ln310', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:310) [167]  (0.785 ns)

 <State 3>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
