zed: |
  type port=uint16
  type rec={p:port}
  is(r,<rec>)

input: |
  {r:{p:80(port=uint16)}(=rec)}
  {s:"hello"}

output: |
  {r:{p:80(port=uint16)}(=rec)}
