{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634157974183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634157974184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 13 17:46:14 2021 " "Processing started: Wed Oct 13 17:46:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634157974184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634157974184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto -c Projeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto -c Projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634157974184 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634157974755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arquitetura " "Found design unit 1: CPU-arquitetura" {  } { { "CPU.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/CPU.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984912 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634157984912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984914 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634157984914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984915 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634157984915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984917 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/registradorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634157984917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorFlipFlop-comportamento " "Found design unit 1: registradorFlipFlop-comportamento" {  } { { "registradorFlipFlop.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/registradorFlipFlop.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984919 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorFlipFlop " "Found entity 1: registradorFlipFlop" {  } { { "registradorFlipFlop.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/registradorFlipFlop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634157984919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico3x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico3x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico3x1-comportamento " "Found design unit 1: muxGenerico3x1-comportamento" {  } { { "muxGenerico3x1.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/muxGenerico3x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984921 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico3x1 " "Found entity 1: muxGenerico3x1" {  } { { "muxGenerico3x1.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/muxGenerico3x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634157984921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/muxGenerico2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984923 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/muxGenerico2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634157984923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/memoriaROM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984926 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634157984926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984927 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634157984927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicadesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicadesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaDesvio-arch_name " "Found design unit 1: logicaDesvio-arch_name" {  } { { "logicaDesvio.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/logicaDesvio.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984931 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaDesvio " "Found entity 1: logicaDesvio" {  } { { "logicaDesvio.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/logicaDesvio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634157984931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984933 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984933 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634157984933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-arch_name " "Found design unit 1: decodificador-arch_name" {  } { { "decodificador.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/decodificador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984935 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/decodificador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634157984935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Projeto-arch_name " "Found design unit 1: Projeto-arch_name" {  } { { "Projeto.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/Projeto.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984937 ""} { "Info" "ISGN_ENTITY_NAME" "1 Projeto " "Found entity 1: Projeto" {  } { { "Projeto.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/Projeto.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634157984937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador3x8-arch_name " "Found design unit 1: decodificador3x8-arch_name" {  } { { "decodificador3x8.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/decodificador3x8.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984939 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador3x8 " "Found entity 1: decodificador3x8" {  } { { "decodificador3x8.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/decodificador3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634157984939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorflipflopand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorflipflopand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorFlipFlopAnd-comportamento " "Found design unit 1: registradorFlipFlopAnd-comportamento" {  } { { "registradorFlipFlopAnd.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/registradorFlipFlopAnd.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984940 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorFlipFlopAnd " "Found entity 1: registradorFlipFlopAnd" {  } { { "registradorFlipFlopAnd.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/registradorFlipFlopAnd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634157984940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenericoand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenericoand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenericoAnd-comportamento " "Found design unit 1: registradorGenericoAnd-comportamento" {  } { { "registradorGenericoAnd.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/registradorGenericoAnd.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984943 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenericoAnd " "Found entity 1: registradorGenericoAnd" {  } { { "registradorGenericoAnd.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/registradorGenericoAnd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634157984943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenericohex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenericohex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenericoHex-comportamento " "Found design unit 1: registradorGenericoHex-comportamento" {  } { { "registradorGenericoHex.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/registradorGenericoHex.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984945 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenericoHex " "Found entity 1: registradorGenericoHex" {  } { { "registradorGenericoHex.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/registradorGenericoHex.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634157984945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984947 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634157984947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triState-rtl " "Found design unit 1: triState-rtl" {  } { { "triState.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/triState.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984949 ""} { "Info" "ISGN_ENTITY_NAME" "1 triState " "Found entity 1: triState" {  } { { "triState.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/triState.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634157984949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristatevector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristatevector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triStateVector-rtl " "Found design unit 1: triStateVector-rtl" {  } { { "triStateVector.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/triStateVector.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984950 ""} { "Info" "ISGN_ENTITY_NAME" "1 triStateVector " "Found entity 1: triStateVector" {  } { { "triStateVector.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/triStateVector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634157984950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradormemoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradormemoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorMemoria-comportamento " "Found design unit 1: registradorMemoria-comportamento" {  } { { "registradorMemoria.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/registradorMemoria.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984952 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorMemoria " "Found entity 1: registradorMemoria" {  } { { "registradorMemoria.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/registradorMemoria.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634157984952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634157984952 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projeto " "Elaborating entity \"Projeto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634157985021 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "saida_Ram_Key1 Projeto.vhd(25) " "VHDL Signal Declaration warning at Projeto.vhd(25): used implicit default value for signal \"saida_Ram_Key1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Projeto.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/Projeto.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634157985023 "|Projeto"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida1_dec Projeto.vhd(57) " "Verilog HDL or VHDL warning at Projeto.vhd(57): object \"saida1_dec\" assigned a value but never read" {  } { { "Projeto.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/Projeto.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634157985023 "|Projeto"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida2_dec Projeto.vhd(58) " "Verilog HDL or VHDL warning at Projeto.vhd(58): object \"saida2_dec\" assigned a value but never read" {  } { { "Projeto.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/Projeto.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634157985023 "|Projeto"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida3_dec Projeto.vhd(59) " "Verilog HDL or VHDL warning at Projeto.vhd(59): object \"saida3_dec\" assigned a value but never read" {  } { { "Projeto.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/Projeto.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634157985024 "|Projeto"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida6_dec Projeto.vhd(62) " "Verilog HDL or VHDL warning at Projeto.vhd(62): object \"saida6_dec\" assigned a value but never read" {  } { { "Projeto.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/Projeto.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634157985024 "|Projeto"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida7_dec Projeto.vhd(63) " "Verilog HDL or VHDL warning at Projeto.vhd(63): object \"saida7_dec\" assigned a value but never read" {  } { { "Projeto.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/Projeto.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634157985024 "|Projeto"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida6_dec2 Projeto.vhd(72) " "Verilog HDL or VHDL warning at Projeto.vhd(72): object \"saida6_dec2\" assigned a value but never read" {  } { { "Projeto.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/Projeto.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634157985024 "|Projeto"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida7_dec2 Projeto.vhd(73) " "Verilog HDL or VHDL warning at Projeto.vhd(73): object \"saida7_dec2\" assigned a value but never read" {  } { { "Projeto.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/Projeto.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634157985024 "|Projeto"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:\\gravar:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:\\gravar:detectorSub0\"" {  } { { "Projeto.vhd" "\\gravar:detectorSub0" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/Projeto.vhd" 100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634157985050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU\"" {  } { { "Projeto.vhd" "CPU" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/Projeto.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634157985051 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "End_Reg CPU.vhd(66) " "Verilog HDL or VHDL warning at CPU.vhd(66): object \"End_Reg\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/CPU.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634157985052 "|Projeto|CPU:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 CPU:CPU\|muxGenerico2x1:MUX1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"CPU:CPU\|muxGenerico2x1:MUX1\"" {  } { { "CPU.vhd" "MUX1" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/CPU.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634157985053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:CPU\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:CPU\|registradorGenerico:PC\"" {  } { { "CPU.vhd" "PC" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/CPU.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634157985054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante CPU:CPU\|somaConstante:SOMADOR " "Elaborating entity \"somaConstante\" for hierarchy \"CPU:CPU\|somaConstante:SOMADOR\"" {  } { { "CPU.vhd" "SOMADOR" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/CPU.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634157985057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub CPU:CPU\|ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"CPU:CPU\|ULASomaSub:ULA1\"" {  } { { "CPU.vhd" "ULA1" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/CPU.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634157985061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador CPU:CPU\|decodificador:DEC " "Elaborating entity \"decodificador\" for hierarchy \"CPU:CPU\|decodificador:DEC\"" {  } { { "CPU.vhd" "DEC" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/CPU.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634157985063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico3x1 CPU:CPU\|muxGenerico3x1:MUX2 " "Elaborating entity \"muxGenerico3x1\" for hierarchy \"CPU:CPU\|muxGenerico3x1:MUX2\"" {  } { { "CPU.vhd" "MUX2" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/CPU.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634157985066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorFlipFlop CPU:CPU\|registradorFlipFlop:REG_FLAG " "Elaborating entity \"registradorFlipFlop\" for hierarchy \"CPU:CPU\|registradorFlipFlop:REG_FLAG\"" {  } { { "CPU.vhd" "REG_FLAG" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/CPU.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634157985071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaDesvio CPU:CPU\|logicaDesvio:LOG_DES " "Elaborating entity \"logicaDesvio\" for hierarchy \"CPU:CPU\|logicaDesvio:LOG_DES\"" {  } { { "CPU.vhd" "LOG_DES" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/CPU.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634157985075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorMemoria CPU:CPU\|registradorMemoria:BANCO_REG " "Elaborating entity \"registradorMemoria\" for hierarchy \"CPU:CPU\|registradorMemoria:BANCO_REG\"" {  } { { "CPU.vhd" "BANCO_REG" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/CPU.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634157985077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador3x8 decodificador3x8:DECODIFICADOR3X8_BLOCO " "Elaborating entity \"decodificador3x8\" for hierarchy \"decodificador3x8:DECODIFICADOR3X8_BLOCO\"" {  } { { "Projeto.vhd" "DECODIFICADOR3X8_BLOCO" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/Projeto.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634157985080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorFlipFlopAnd registradorFlipFlopAnd:FF1 " "Elaborating entity \"registradorFlipFlopAnd\" for hierarchy \"registradorFlipFlopAnd:FF1\"" {  } { { "Projeto.vhd" "FF1" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/Projeto.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634157985087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenericoAnd registradorGenericoAnd:REG_LEDR " "Elaborating entity \"registradorGenericoAnd\" for hierarchy \"registradorGenericoAnd:REG_LEDR\"" {  } { { "Projeto.vhd" "REG_LEDR" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/Projeto.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634157985088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenericoHex registradorGenericoHex:REG_HEX0 " "Elaborating entity \"registradorGenericoHex\" for hierarchy \"registradorGenericoHex:REG_HEX0\"" {  } { { "Projeto.vhd" "REG_HEX0" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/Projeto.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634157985089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:HEX0_OUT " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:HEX0_OUT\"" {  } { { "Projeto.vhd" "HEX0_OUT" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/Projeto.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634157985092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM1 " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM1\"" {  } { { "Projeto.vhd" "ROM1" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/Projeto.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634157985094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM1 " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM1\"" {  } { { "Projeto.vhd" "RAM1" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/Projeto.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634157985098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triState triState:TRISTATE_KEY0 " "Elaborating entity \"triState\" for hierarchy \"triState:TRISTATE_KEY0\"" {  } { { "Projeto.vhd" "TRISTATE_KEY0" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/Projeto.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634157985100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triStateVector triStateVector:TRISTATE_SW0_SW7 " "Elaborating entity \"triStateVector\" for hierarchy \"triStateVector:TRISTATE_SW0_SW7\"" {  } { { "Projeto.vhd" "TRISTATE_SW0_SW7" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/Projeto.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634157985102 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM1\|ram " "RAM logic \"memoriaRAM:RAM1\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1634157985464 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "CPU:CPU\|registradorMemoria:BANCO_REG\|registrador " "RAM logic \"CPU:CPU\|registradorMemoria:BANCO_REG\|registrador\" is uninferred due to inappropriate RAM size" {  } { { "registradorMemoria.vhd" "registrador" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/registradorMemoria.vhd" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1634157985464 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1634157985464 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RAM_CPU\[7\]\" " "Converted tri-state node \"RAM_CPU\[7\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/muxGenerico2x1.vhd" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634157985471 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RAM_CPU\[6\]\" " "Converted tri-state node \"RAM_CPU\[6\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/muxGenerico2x1.vhd" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634157985471 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RAM_CPU\[5\]\" " "Converted tri-state node \"RAM_CPU\[5\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/muxGenerico2x1.vhd" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634157985471 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RAM_CPU\[4\]\" " "Converted tri-state node \"RAM_CPU\[4\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/muxGenerico2x1.vhd" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634157985471 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RAM_CPU\[3\]\" " "Converted tri-state node \"RAM_CPU\[3\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/muxGenerico2x1.vhd" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634157985471 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RAM_CPU\[2\]\" " "Converted tri-state node \"RAM_CPU\[2\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/muxGenerico2x1.vhd" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634157985471 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RAM_CPU\[1\]\" " "Converted tri-state node \"RAM_CPU\[1\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/muxGenerico2x1.vhd" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634157985471 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RAM_CPU\[0\]\" " "Converted tri-state node \"RAM_CPU\[0\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/muxGenerico2x1.vhd" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634157985471 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1634157985471 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "saida_Ram_Key1 GND " "Pin \"saida_Ram_Key1\" is stuck at GND" {  } { { "Projeto.vhd" "" { Text "C:/Users/matfs/Documentos/sexto/DesComp/Projeto1-DesComp/ProjetoFinalInterm_restored/Projeto.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634157986913 "|Projeto|saida_Ram_Key1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1634157986913 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634157987042 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634157988356 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634157988356 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1193 " "Implemented 1193 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634157988467 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634157988467 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1094 " "Implemented 1094 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634157988467 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634157988467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634157988492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 13 17:46:28 2021 " "Processing ended: Wed Oct 13 17:46:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634157988492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634157988492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634157988492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634157988492 ""}
