Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Mar 31 16:30:31 2024
| Host         : LAPTOP-81E1PH83 running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu9eg-ffvb1156-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 11280 |     0 |          0 |    274080 |  4.12 |
|   LUT as Logic             |  8387 |     0 |          0 |    274080 |  3.06 |
|   LUT as Memory            |  2893 |     0 |          0 |    144000 |  2.01 |
|     LUT as Distributed RAM |   148 |     0 |            |           |       |
|     LUT as Shift Register  |  2745 |     0 |            |           |       |
| CLB Registers              | 16131 |     0 |          0 |    548160 |  2.94 |
|   Register as Flip Flop    | 16131 |     0 |          0 |    548160 |  2.94 |
|   Register as Latch        |     0 |     0 |          0 |    548160 |  0.00 |
| CARRY8                     |   380 |     0 |          0 |     34260 |  1.11 |
| F7 Muxes                   |  1080 |     0 |          0 |    137040 |  0.79 |
| F8 Muxes                   |     4 |     0 |          0 |     68520 | <0.01 |
| F9 Muxes                   |     0 |     0 |          0 |     34260 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 41    |          Yes |           - |          Set |
| 190   |          Yes |           - |        Reset |
| 43    |          Yes |         Set |            - |
| 15857 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  2713 |     0 |          0 |     34260 |  7.92 |
|   CLBL                                     |  1435 |     0 |            |           |       |
|   CLBM                                     |  1278 |     0 |            |           |       |
| LUT as Logic                               |  8387 |     0 |          0 |    274080 |  3.06 |
|   using O5 output only                     |   162 |       |            |           |       |
|   using O6 output only                     |  6685 |       |            |           |       |
|   using O5 and O6                          |  1540 |       |            |           |       |
| LUT as Memory                              |  2893 |     0 |          0 |    144000 |  2.01 |
|   LUT as Distributed RAM                   |   148 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   112 |       |            |           |       |
|     using O5 and O6                        |    36 |       |            |           |       |
|   LUT as Shift Register                    |  2745 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   193 |       |            |           |       |
|     using O5 and O6                        |  2552 |       |            |           |       |
| CLB Registers                              | 16131 |     0 |          0 |    548160 |  2.94 |
|   Register driven from within the CLB      |  7192 |       |            |           |       |
|   Register driven from outside the CLB     |  8939 |       |            |           |       |
|     LUT in front of the register is unused |  6992 |       |            |           |       |
|     LUT in front of the register is used   |  1947 |       |            |           |       |
| Unique Control Sets                        |   447 |       |          0 |     68520 |  0.65 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  647 |     0 |          0 |       912 | 70.94 |
|   RAMB36/FIFO*    |  647 |     0 |          0 |       912 | 70.94 |
|     FIFO36E2 only |   40 |       |            |           |       |
|     RAMB36E2 only |  607 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |      1824 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      2520 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+--------+
|     Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+------------------+------+-------+------------+-----------+--------+
| Bonded IOB       |  256 |   256 |          0 |       328 |  78.05 |
| HPIOB_M          |   96 |    96 |          0 |        96 | 100.00 |
|   INPUT          |    0 |       |            |           |        |
|   OUTPUT         |   96 |       |            |           |        |
|   BIDIR          |    0 |       |            |           |        |
| HPIOB_S          |   96 |    96 |          0 |        96 | 100.00 |
|   INPUT          |    0 |       |            |           |        |
|   OUTPUT         |   96 |       |            |           |        |
|   BIDIR          |    0 |       |            |           |        |
| HDIOB_M          |   24 |    24 |          0 |        60 |  40.00 |
|   INPUT          |    0 |       |            |           |        |
|   OUTPUT         |   24 |       |            |           |        |
|   BIDIR          |    0 |       |            |           |        |
| HDIOB_S          |   24 |    24 |          0 |        60 |  40.00 |
|   INPUT          |    0 |       |            |           |        |
|   OUTPUT         |   24 |       |            |           |        |
|   BIDIR          |    0 |       |            |           |        |
| HPIOB_SNGL       |   16 |    16 |          0 |        16 | 100.00 |
|   INPUT          |    0 |       |            |           |        |
|   OUTPUT         |   16 |       |            |           |        |
|   BIDIR          |    0 |       |            |           |        |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        96 |   0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |   0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        60 |   0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |   0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |   0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |   0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |   0.00 |
+------------------+------+-------+------------+-----------+--------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |          0 |       404 |  0.50 |
|   BUFGCE             |    1 |     0 |          0 |       116 |  0.86 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       168 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         4 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        24 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         6 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        12 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 15857 |            Register |
| LUT6     |  5506 |                 CLB |
| SRL16E   |  3013 |                 CLB |
| SRLC32E  |  2280 |                 CLB |
| LUT4     |  1517 |                 CLB |
| LUT2     |  1250 |                 CLB |
| MUXF7    |  1080 |                 CLB |
| LUT3     |   770 |                 CLB |
| LUT5     |   707 |                 CLB |
| RAMB36E2 |   607 |            BLOCKRAM |
| CARRY8   |   380 |                 CLB |
| OBUF     |   256 |                 I/O |
| FDCE     |   190 |            Register |
| LUT1     |   177 |                 CLB |
| RAMD64E  |   112 |                 CLB |
| FDSE     |    43 |            Register |
| FDPE     |    41 |            Register |
| FIFO36E2 |    40 |            BLOCKRAM |
| RAMS32   |    36 |                 CLB |
| RAMD32   |    36 |                 CLB |
| SRLC16E  |     4 |                 CLB |
| MUXF8    |     4 |                 CLB |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
| BUFGCE   |     1 |               Clock |
| BSCANE2  |     1 |       Configuration |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------------+------+
|              Ref Name             | Used |
+-----------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0      |    1 |
| design_1_util_vector_logic_2_0    |    1 |
| design_1_util_vector_logic_1_0    |    1 |
| design_1_util_vector_logic_0_1    |    1 |
| design_1_util_vector_logic_0_0    |    1 |
| design_1_util_reduced_logic_0_0   |    1 |
| design_1_system_ila_1_1           |    1 |
| design_1_system_ila_0_1           |    1 |
| design_1_rst_ps8_0_99M_0          |    1 |
| design_1_master_custom_v1_0_M_0_0 |    1 |
| design_1_fifo_generator_0_1       |    1 |
| design_1_fifo_generator_0_0       |    1 |
| design_1_custom_slave_v1_0_S0_0_0 |    1 |
| design_1_c_counter_binary_0_0     |    1 |
| design_1_axi_vip_0_0              |    1 |
| dbg_hub                           |    1 |
+-----------------------------------+------+


