{"sha": "f192030dd1d610fd91f12e83085132a1b87864d1", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZjE5MjAzMGRkMWQ2MTBmZDkxZjEyZTgzMDg1MTMyYTFiODc4NjRkMQ==", "commit": {"author": {"name": "Julian Brown", "email": "julian@codesourcery.com", "date": "2017-02-06T02:23:07Z"}, "committer": {"name": "Naveen H.S", "email": "naveenh@gcc.gnu.org", "date": "2017-02-06T02:23:07Z"}, "message": "aarch64-cores.def: Change the scheduler to Thunderx2t99.\n\n2017-02-06  Julian Brown  <julian@codesourcery.com>\n\t    Naveen H.S  <Naveen.Hurugalawadi@cavium.com>\n\t    Virendra Pathak  <virendra.pathak@broadcom.com>\n\n\t* config/aarch64/aarch64-cores.def: Change the scheduler\n\tto Thunderx2t99.\n\t* config/aarch64/aarch64.md: Include thunderx2t99.md.\n\t* config/aarch64/thunderx2t99.md: New file.\n\n\nCo-Authored-By: Naveen H.S <Naveen.Hurugalawadi@cavium.com>\nCo-Authored-By: Virendra Pathak <virendra.pathak@broadcom.com>\n\nFrom-SVN: r245203", "tree": {"sha": "20bc4a3f6f8738741a1a2dad6b08e048df9212ec", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/20bc4a3f6f8738741a1a2dad6b08e048df9212ec"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/f192030dd1d610fd91f12e83085132a1b87864d1", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f192030dd1d610fd91f12e83085132a1b87864d1", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f192030dd1d610fd91f12e83085132a1b87864d1", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f192030dd1d610fd91f12e83085132a1b87864d1/comments", "author": {"login": "jtb20", "id": 6094880, "node_id": "MDQ6VXNlcjYwOTQ4ODA=", "avatar_url": "https://avatars.githubusercontent.com/u/6094880?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jtb20", "html_url": "https://github.com/jtb20", "followers_url": "https://api.github.com/users/jtb20/followers", "following_url": "https://api.github.com/users/jtb20/following{/other_user}", "gists_url": "https://api.github.com/users/jtb20/gists{/gist_id}", "starred_url": "https://api.github.com/users/jtb20/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jtb20/subscriptions", "organizations_url": "https://api.github.com/users/jtb20/orgs", "repos_url": "https://api.github.com/users/jtb20/repos", "events_url": "https://api.github.com/users/jtb20/events{/privacy}", "received_events_url": "https://api.github.com/users/jtb20/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "3b34618408bc6f3af7e73392850ba8fcab515c57", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3b34618408bc6f3af7e73392850ba8fcab515c57", "html_url": "https://github.com/Rust-GCC/gccrs/commit/3b34618408bc6f3af7e73392850ba8fcab515c57"}], "stats": {"total": 457, "additions": 455, "deletions": 2}, "files": [{"sha": "5e4c756cd1c06fc9754e2525a9d22e80f928d3b1", "filename": "gcc/ChangeLog", "status": "modified", "additions": 9, "deletions": 0, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f192030dd1d610fd91f12e83085132a1b87864d1/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f192030dd1d610fd91f12e83085132a1b87864d1/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=f192030dd1d610fd91f12e83085132a1b87864d1", "patch": "@@ -1,3 +1,12 @@\n+2017-02-06  Julian Brown  <julian@codesourcery.com>\n+\t    Naveen H.S  <Naveen.Hurugalawadi@cavium.com>\n+\t    Virendra Pathak  <virendra.pathak@broadcom.com>\n+\n+\t* config/aarch64/aarch64-cores.def: Change the scheduler\n+\tto Thunderx2t99.\n+\t* config/aarch64/aarch64.md: Include thunderx2t99.md.\n+\t* config/aarch64/thunderx2t99.md: New file.\n+\n 2017-02-05  Gerald Pfeifer  <gerald@pfeifer.com>\n \n \t* doc/standards.texi (Go Language): Update link to language"}, {"sha": "1b958e3ec4782bcac7a3a5cd506af470fb6a32ab", "filename": "gcc/config/aarch64/aarch64-cores.def", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f192030dd1d610fd91f12e83085132a1b87864d1/gcc%2Fconfig%2Faarch64%2Faarch64-cores.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f192030dd1d610fd91f12e83085132a1b87864d1/gcc%2Fconfig%2Faarch64%2Faarch64-cores.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-cores.def?ref=f192030dd1d610fd91f12e83085132a1b87864d1", "patch": "@@ -74,8 +74,8 @@ AARCH64_CORE(\"xgene1\",      xgene1,    xgene1,    8A,  AARCH64_FL_FOR_ARCH8, xge\n /* V8.1 Architecture Processors.  */\n \n /* Broadcom ('B') cores. */\n-AARCH64_CORE(\"thunderx2t99\",  thunderx2t99, cortexa57, 8_1A,  AARCH64_FL_FOR_ARCH8_1 | AARCH64_FL_CRYPTO, thunderx2t99, 0x42, 0x516, -1)\n-AARCH64_CORE(\"vulcan\",  vulcan, cortexa57, 8_1A,  AARCH64_FL_FOR_ARCH8_1 | AARCH64_FL_CRYPTO, thunderx2t99, 0x42, 0x516, -1)\n+AARCH64_CORE(\"thunderx2t99\",  thunderx2t99, thunderx2t99, 8_1A,  AARCH64_FL_FOR_ARCH8_1 | AARCH64_FL_CRYPTO, thunderx2t99, 0x42, 0x516, -1)\n+AARCH64_CORE(\"vulcan\",  vulcan, thunderx2t99, 8_1A,  AARCH64_FL_FOR_ARCH8_1 | AARCH64_FL_CRYPTO, thunderx2t99, 0x42, 0x516, -1)\n \n /* V8 big.LITTLE implementations.  */\n "}, {"sha": "7550c3e7c2bb370681e52bce580c5105c877b298", "filename": "gcc/config/aarch64/aarch64.md", "status": "modified", "additions": 1, "deletions": 0, "changes": 1, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f192030dd1d610fd91f12e83085132a1b87864d1/gcc%2Fconfig%2Faarch64%2Faarch64.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f192030dd1d610fd91f12e83085132a1b87864d1/gcc%2Fconfig%2Faarch64%2Faarch64.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64.md?ref=f192030dd1d610fd91f12e83085132a1b87864d1", "patch": "@@ -225,6 +225,7 @@\n (include \"../arm/exynos-m1.md\")\n (include \"thunderx.md\")\n (include \"../arm/xgene1.md\")\n+(include \"thunderx2t99.md\")\n \n ;; -------------------------------------------------------------------\n ;; Jumps and other miscellaneous insns"}, {"sha": "0dd719910dca1e407e21d9d563315fa9e6e1f89d", "filename": "gcc/config/aarch64/thunderx2t99.md", "status": "added", "additions": 443, "deletions": 0, "changes": 443, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f192030dd1d610fd91f12e83085132a1b87864d1/gcc%2Fconfig%2Faarch64%2Fthunderx2t99.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f192030dd1d610fd91f12e83085132a1b87864d1/gcc%2Fconfig%2Faarch64%2Fthunderx2t99.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Fthunderx2t99.md?ref=f192030dd1d610fd91f12e83085132a1b87864d1", "patch": "@@ -0,0 +1,443 @@\n+;; Cavium ThunderX 2 CN99xx pipeline description\n+;; Copyright (C) 2016-2017 Free Software Foundation, Inc.\n+;;\n+;; Contributed by Cavium, Broadcom and Mentor Embedded.\n+\n+;; This file is part of GCC.\n+\n+;; GCC is free software; you can redistribute it and/or modify\n+;; it under the terms of the GNU General Public License as published by\n+;; the Free Software Foundation; either version 3, or (at your option)\n+;; any later version.\n+\n+;; GCC is distributed in the hope that it will be useful,\n+;; but WITHOUT ANY WARRANTY; without even the implied warranty of\n+;; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\n+;; GNU General Public License for more details.\n+\n+;; You should have received a copy of the GNU General Public License\n+;; along with GCC; see the file COPYING3.  If not see\n+;; <http://www.gnu.org/licenses/>.\n+\n+(define_automaton \"thunderx2t99, thunderx2t99_advsimd, thunderx2t99_ldst\")\n+(define_automaton \"thunderx2t99_mult\")\n+\n+(define_cpu_unit \"thunderx2t99_i0\" \"thunderx2t99\")\n+(define_cpu_unit \"thunderx2t99_i1\" \"thunderx2t99\")\n+(define_cpu_unit \"thunderx2t99_i2\" \"thunderx2t99\")\n+\n+(define_cpu_unit \"thunderx2t99_ls0\" \"thunderx2t99_ldst\")\n+(define_cpu_unit \"thunderx2t99_ls1\" \"thunderx2t99_ldst\")\n+(define_cpu_unit \"thunderx2t99_sd\" \"thunderx2t99_ldst\")\n+\n+; Pseudo-units for multiply pipeline.\n+\n+(define_cpu_unit \"thunderx2t99_i1m1\" \"thunderx2t99_mult\")\n+(define_cpu_unit \"thunderx2t99_i1m2\" \"thunderx2t99_mult\")\n+(define_cpu_unit \"thunderx2t99_i1m3\" \"thunderx2t99_mult\")\n+\n+; Pseudo-units for load delay (assuming dcache hit).\n+\n+(define_cpu_unit \"thunderx2t99_ls0d1\" \"thunderx2t99_ldst\")\n+(define_cpu_unit \"thunderx2t99_ls0d2\" \"thunderx2t99_ldst\")\n+(define_cpu_unit \"thunderx2t99_ls0d3\" \"thunderx2t99_ldst\")\n+\n+(define_cpu_unit \"thunderx2t99_ls1d1\" \"thunderx2t99_ldst\")\n+(define_cpu_unit \"thunderx2t99_ls1d2\" \"thunderx2t99_ldst\")\n+(define_cpu_unit \"thunderx2t99_ls1d3\" \"thunderx2t99_ldst\")\n+\n+; Make some aliases for f0/f1.\n+(define_cpu_unit \"thunderx2t99_f0\" \"thunderx2t99_advsimd\")\n+(define_cpu_unit \"thunderx2t99_f1\" \"thunderx2t99_advsimd\")\n+\n+(define_reservation \"thunderx2t99_i012\" \"thunderx2t99_i0|thunderx2t99_i1|thunderx2t99_i2\")\n+(define_reservation \"thunderx2t99_ls01\" \"thunderx2t99_ls0|thunderx2t99_ls1\")\n+(define_reservation \"thunderx2t99_f01\" \"thunderx2t99_f0|thunderx2t99_f1\")\n+\n+(define_reservation \"thunderx2t99_ls_both\" \"thunderx2t99_ls0+thunderx2t99_ls1\")\n+\n+; A load with delay in the ls0/ls1 pipes.\n+(define_reservation \"thunderx2t99_l0delay\" \"thunderx2t99_ls0,\\\n+\t\t\t\t      thunderx2t99_ls0d1,thunderx2t99_ls0d2,\\\n+\t\t\t\t      thunderx2t99_ls0d3\")\n+(define_reservation \"thunderx2t99_l1delay\" \"thunderx2t99_ls1,\\\n+\t\t\t\t      thunderx2t99_ls1d1,thunderx2t99_ls1d2,\\\n+\t\t\t\t      thunderx2t99_ls1d3\")\n+(define_reservation \"thunderx2t99_l01delay\" \"thunderx2t99_l0delay|thunderx2t99_l1delay\")\n+\n+;; Branch and call instructions.\n+\n+(define_insn_reservation \"thunderx2t99_branch\" 1\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"call,branch\"))\n+  \"thunderx2t99_i2\")\n+\n+;; Integer arithmetic/logic instructions.\n+\n+; Plain register moves are handled by renaming, and don't create any uops.\n+\n+(define_insn_reservation \"thunderx2t99_regmove\" 0\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"mov_reg\"))\n+  \"nothing\")\n+\n+(define_insn_reservation \"thunderx2t99_alu_basic\" 1\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"alu_imm,alu_sreg,alus_imm,alus_sreg,\\\n+\t\t\tadc_reg,adc_imm,adcs_reg,adcs_imm,\\\n+\t\t\tlogic_reg,logic_imm,logics_reg,logics_imm,\\\n+\t\t\tcsel,adr,mov_imm,shift_reg,shift_imm,bfm,\\\n+\t\t\trbit,rev,extend,rotate_imm\"))\n+  \"thunderx2t99_i012\")\n+\n+(define_insn_reservation \"thunderx2t99_alu_shift\" 2\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"alu_shift_imm,alu_ext,alu_shift_reg,\\\n+\t\t\talus_shift_imm,alus_ext,alus_shift_reg,\\\n+\t\t\tlogic_shift_imm,logics_shift_reg\"))\n+  \"thunderx2t99_i012,thunderx2t99_i012\")\n+\n+(define_insn_reservation \"thunderx2t99_div\" 13\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"sdiv,udiv\"))\n+  \"thunderx2t99_i1*3\")\n+\n+(define_insn_reservation \"thunderx2t99_madd\" 5\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"mla,smlal,umlal\"))\n+  \"thunderx2t99_i1,thunderx2t99_i1m1,thunderx2t99_i1m2,thunderx2t99_i1m3,\\\n+   thunderx2t99_i012\")\n+\n+; NOTE: smull, umull are used for \"high part\" multiplies too.\n+(define_insn_reservation \"thunderx2t99_mul\" 4\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"mul,smull,umull\"))\n+  \"thunderx2t99_i1,thunderx2t99_i1m1,thunderx2t99_i1m2,thunderx2t99_i1m3\")\n+\n+(define_insn_reservation \"thunderx2t99_countbits\" 3\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"clz\"))\n+  \"thunderx2t99_i1\")\n+\n+;; Integer loads and stores.\n+\n+(define_insn_reservation \"thunderx2t99_load_basic\" 4\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"load1\"))\n+  \"thunderx2t99_ls01\")\n+\n+(define_insn_reservation \"thunderx2t99_loadpair\" 5\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"load2\"))\n+  \"thunderx2t99_i012,thunderx2t99_ls01\")\n+\n+(define_insn_reservation \"thunderx2t99_store_basic\" 1\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"store1\"))\n+  \"thunderx2t99_ls01,thunderx2t99_sd\")\n+\n+(define_insn_reservation \"thunderx2t99_storepair_basic\" 1\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"store2\"))\n+  \"thunderx2t99_ls01,thunderx2t99_sd\")\n+\n+;; FP data processing instructions.\n+\n+(define_insn_reservation \"thunderx2t99_fp_simple\" 5\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"ffariths,ffarithd,f_minmaxs,f_minmaxd\"))\n+  \"thunderx2t99_f01\")\n+\n+(define_insn_reservation \"thunderx2t99_fp_addsub\" 6\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"fadds,faddd\"))\n+  \"thunderx2t99_f01\")\n+\n+(define_insn_reservation \"thunderx2t99_fp_cmp\" 5\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"fcmps,fcmpd\"))\n+  \"thunderx2t99_f01\")\n+\n+(define_insn_reservation \"thunderx2t99_fp_divsqrt_s\" 16\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"fdivs,fsqrts\"))\n+  \"thunderx2t99_f0*3|thunderx2t99_f1*3\")\n+\n+(define_insn_reservation \"thunderx2t99_fp_divsqrt_d\" 23\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"fdivd,fsqrtd\"))\n+  \"thunderx2t99_f0*5|thunderx2t99_f1*5\")\n+\n+(define_insn_reservation \"thunderx2t99_fp_mul_mac\" 6\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"fmuls,fmuld,fmacs,fmacd\"))\n+  \"thunderx2t99_f01\")\n+\n+(define_insn_reservation \"thunderx2t99_frint\" 7\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"f_rints,f_rintd\"))\n+  \"thunderx2t99_f01\")\n+\n+(define_insn_reservation \"thunderx2t99_fcsel\" 4\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"fcsel\"))\n+  \"thunderx2t99_f01\")\n+\n+;; FP miscellaneous instructions.\n+\n+(define_insn_reservation \"thunderx2t99_fp_cvt\" 7\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"f_cvtf2i,f_cvt,f_cvti2f\"))\n+  \"thunderx2t99_f01\")\n+\n+(define_insn_reservation \"thunderx2t99_fp_mov\" 4\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"fconsts,fconstd,fmov,f_mrc\"))\n+  \"thunderx2t99_f01\")\n+\n+(define_insn_reservation \"thunderx2t99_fp_mov_to_gen\" 5\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"f_mcr\"))\n+  \"thunderx2t99_f01\")\n+\n+;; FP loads and stores.\n+\n+(define_insn_reservation \"thunderx2t99_fp_load_basic\" 4\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"f_loads,f_loadd\"))\n+  \"thunderx2t99_ls01\")\n+\n+(define_insn_reservation \"thunderx2t99_fp_loadpair_basic\" 4\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"neon_load1_2reg\"))\n+  \"thunderx2t99_ls01*2\")\n+\n+(define_insn_reservation \"thunderx2t99_fp_store_basic\" 1\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"f_stores,f_stored\"))\n+  \"thunderx2t99_ls01,thunderx2t99_sd\")\n+\n+(define_insn_reservation \"thunderx2t99_fp_storepair_basic\" 1\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"neon_store1_2reg\"))\n+  \"thunderx2t99_ls01,(thunderx2t99_ls01+thunderx2t99_sd),thunderx2t99_sd\")\n+\n+;; ASIMD integer instructions.\n+\n+(define_insn_reservation \"thunderx2t99_asimd_int\" 7\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"neon_abd,neon_abd_q,\\\n+\t\t\tneon_arith_acc,neon_arith_acc_q,\\\n+\t\t\tneon_abs,neon_abs_q,\\\n+\t\t\tneon_add,neon_add_q,\\\n+\t\t\tneon_neg,neon_neg_q,\\\n+\t\t\tneon_add_long,neon_add_widen,\\\n+\t\t\tneon_add_halve,neon_add_halve_q,\\\n+\t\t\tneon_sub_long,neon_sub_widen,\\\n+\t\t\tneon_sub_halve,neon_sub_halve_q,\\\n+\t\t\tneon_add_halve_narrow_q,neon_sub_halve_narrow_q,\\\n+\t\t\tneon_qabs,neon_qabs_q,\\\n+\t\t\tneon_qadd,neon_qadd_q,\\\n+\t\t\tneon_qneg,neon_qneg_q,\\\n+\t\t\tneon_qsub,neon_qsub_q,\\\n+\t\t\tneon_minmax,neon_minmax_q,\\\n+\t\t\tneon_reduc_minmax,neon_reduc_minmax_q,\\\n+\t\t\tneon_mul_b,neon_mul_h,neon_mul_s,\\\n+\t\t\tneon_mul_b_q,neon_mul_h_q,neon_mul_s_q,\\\n+\t\t\tneon_sat_mul_b,neon_sat_mul_h,neon_sat_mul_s,\\\n+\t\t\tneon_sat_mul_b_q,neon_sat_mul_h_q,neon_sat_mul_s_q,\\\n+\t\t\tneon_mla_b,neon_mla_h,neon_mla_s,\\\n+\t\t\tneon_mla_b_q,neon_mla_h_q,neon_mla_s_q,\\\n+\t\t\tneon_mul_b_long,neon_mul_h_long,\\\n+\t\t\tneon_mul_s_long,neon_mul_d_long,\\\n+\t\t\tneon_sat_mul_b_long,neon_sat_mul_h_long,\\\n+\t\t\tneon_sat_mul_s_long,\\\n+\t\t\tneon_mla_b_long,neon_mla_h_long,neon_mla_s_long,\\\n+\t\t\tneon_sat_mla_b_long,neon_sat_mla_h_long,\\\n+\t\t\tneon_sat_mla_s_long,\\\n+\t\t\tneon_shift_acc,neon_shift_acc_q,\\\n+\t\t\tneon_shift_imm,neon_shift_imm_q,\\\n+\t\t\tneon_shift_reg,neon_shift_reg_q,\\\n+\t\t\tneon_shift_imm_long,neon_shift_imm_narrow_q,\\\n+\t\t\tneon_sat_shift_imm,neon_sat_shift_imm_q,\\\n+\t\t\tneon_sat_shift_reg,neon_sat_shift_reg_q,\\\n+\t\t\tneon_sat_shift_imm_narrow_q\"))\n+  \"thunderx2t99_f01\")\n+\n+(define_insn_reservation \"thunderx2t99_asimd_reduc_add\" 5\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"neon_reduc_add,neon_reduc_add_q\"))\n+  \"thunderx2t99_f01\")\n+\n+(define_insn_reservation \"thunderx2t99_asimd_cmp\" 7\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"neon_compare,neon_compare_q,neon_compare_zero,\\\n+\t\t\tneon_tst,neon_tst_q\"))\n+  \"thunderx2t99_f01\")\n+\n+(define_insn_reservation \"thunderx2t99_asimd_logic\" 5\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"neon_logic,neon_logic_q\"))\n+  \"thunderx2t99_f01\")\n+\n+(define_insn_reservation \"thunderx2t99_asimd_polynomial\" 5\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"neon_mul_d_long\"))\n+  \"thunderx2t99_f01\")\n+\n+;; ASIMD floating-point instructions.\n+\n+(define_insn_reservation \"thunderx2t99_asimd_fp_simple\" 5\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"neon_fp_abs_s,neon_fp_abs_d,\\\n+\t\t\tneon_fp_abs_s_q,neon_fp_abs_d_q,\\\n+\t\t\tneon_fp_compare_s,neon_fp_compare_d,\\\n+\t\t\tneon_fp_compare_s_q,neon_fp_compare_d_q,\\\n+\t\t\tneon_fp_minmax_s,neon_fp_minmax_d,\\\n+\t\t\tneon_fp_minmax_s_q,neon_fp_minmax_d_q,\\\n+\t\t\tneon_fp_reduc_minmax_s,neon_fp_reduc_minmax_d,\\\n+\t\t\tneon_fp_reduc_minmax_s_q,neon_fp_reduc_minmax_d_q,\\\n+\t\t\tneon_fp_neg_s,neon_fp_neg_d,\\\n+\t\t\tneon_fp_neg_s_q,neon_fp_neg_d_q\"))\n+  \"thunderx2t99_f01\")\n+\n+(define_insn_reservation \"thunderx2t99_asimd_fp_arith\" 6\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"neon_fp_abd_s,neon_fp_abd_d,\\\n+\t\t\tneon_fp_abd_s_q,neon_fp_abd_d_q,\\\n+\t\t\tneon_fp_addsub_s,neon_fp_addsub_d,\\\n+\t\t\tneon_fp_addsub_s_q,neon_fp_addsub_d_q,\\\n+\t\t\tneon_fp_reduc_add_s,neon_fp_reduc_add_d,\\\n+\t\t\tneon_fp_reduc_add_s_q,neon_fp_reduc_add_d_q,\\\n+\t\t\tneon_fp_mul_s,neon_fp_mul_d,\\\n+\t\t\tneon_fp_mul_s_q,neon_fp_mul_d_q,\\\n+\t\t\tneon_fp_mla_s,neon_fp_mla_d,\\\n+\t\t\tneon_fp_mla_s_q,neon_fp_mla_d_q\"))\n+  \"thunderx2t99_f01\")\n+\n+(define_insn_reservation \"thunderx2t99_asimd_fp_conv\" 7\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"neon_fp_cvt_widen_s,neon_fp_cvt_narrow_d_q,\\\n+\t\t\tneon_fp_to_int_s,neon_fp_to_int_d,\\\n+\t\t\tneon_fp_to_int_s_q,neon_fp_to_int_d_q,\\\n+\t\t\tneon_fp_round_s,neon_fp_round_d,\\\n+\t\t\tneon_fp_round_s_q,neon_fp_round_d_q\"))\n+  \"thunderx2t99_f01\")\n+\n+(define_insn_reservation \"thunderx2t99_asimd_fp_div_s\" 16\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"neon_fp_div_s,neon_fp_div_s_q\"))\n+  \"thunderx2t99_f01\")\n+\n+(define_insn_reservation \"thunderx2t99_asimd_fp_div_d\" 23\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"neon_fp_div_d,neon_fp_div_d_q\"))\n+  \"thunderx2t99_f01\")\n+\n+;; ASIMD miscellaneous instructions.\n+\n+(define_insn_reservation \"thunderx2t99_asimd_misc\" 5\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"neon_rbit,\\\n+\t\t\tneon_bsl,neon_bsl_q,\\\n+\t\t\tneon_cls,neon_cls_q,\\\n+\t\t\tneon_cnt,neon_cnt_q,\\\n+\t\t\tneon_from_gp,neon_from_gp_q,\\\n+\t\t\tneon_dup,neon_dup_q,\\\n+\t\t\tneon_ext,neon_ext_q,\\\n+\t\t\tneon_ins,neon_ins_q,\\\n+\t\t\tneon_move,neon_move_q,\\\n+\t\t\tneon_fp_recpe_s,neon_fp_recpe_d,\\\n+\t\t\tneon_fp_recpe_s_q,neon_fp_recpe_d_q,\\\n+\t\t\tneon_fp_recpx_s,neon_fp_recpx_d,\\\n+\t\t\tneon_fp_recpx_s_q,neon_fp_recpx_d_q,\\\n+\t\t\tneon_rev,neon_rev_q,\\\n+\t\t\tneon_dup,neon_dup_q,\\\n+\t\t\tneon_permute,neon_permute_q\"))\n+  \"thunderx2t99_f01\")\n+\n+(define_insn_reservation \"thunderx2t99_asimd_recip_step\" 6\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"neon_fp_recps_s,neon_fp_recps_s_q,\\\n+\t\t\tneon_fp_recps_d,neon_fp_recps_d_q,\\\n+\t\t\tneon_fp_rsqrts_s, neon_fp_rsqrts_s_q,\\\n+\t\t\tneon_fp_rsqrts_d, neon_fp_rsqrts_d_q\"))\n+  \"thunderx2t99_f01\")\n+\n+(define_insn_reservation \"thunderx2t99_asimd_lut\" 8\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"neon_tbl1,neon_tbl1_q,neon_tbl2_q\"))\n+  \"thunderx2t99_f01\")\n+\n+(define_insn_reservation \"thunderx2t99_asimd_elt_to_gr\" 6\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"neon_to_gp,neon_to_gp_q\"))\n+  \"thunderx2t99_f01\")\n+\n+(define_insn_reservation \"thunderx2t99_asimd_ext\" 7\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"neon_shift_imm_narrow_q,neon_sat_shift_imm_narrow_q\"))\n+  \"thunderx2t99_f01\")\n+\n+;; ASIMD load instructions.\n+\n+; NOTE: These reservations attempt to model latency and throughput correctly,\n+; but the cycle timing of unit allocation is not necessarily accurate (because\n+; insns are split into uops, and those may be issued out-of-order).\n+\n+(define_insn_reservation \"thunderx2t99_asimd_load1_1_mult\" 4\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"neon_load1_1reg,neon_load1_1reg_q\"))\n+  \"thunderx2t99_ls01\")\n+\n+(define_insn_reservation \"thunderx2t99_asimd_load1_2_mult\" 4\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"neon_load1_2reg,neon_load1_2reg_q\"))\n+  \"thunderx2t99_ls_both\")\n+\n+(define_insn_reservation \"thunderx2t99_asimd_load1_onelane\" 5\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"neon_load1_one_lane,neon_load1_one_lane_q\"))\n+  \"thunderx2t99_l01delay,thunderx2t99_f01\")\n+\n+(define_insn_reservation \"thunderx2t99_asimd_load1_all\" 5\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"neon_load1_all_lanes,neon_load1_all_lanes_q\"))\n+  \"thunderx2t99_l01delay,thunderx2t99_f01\")\n+\n+(define_insn_reservation \"thunderx2t99_asimd_load2\" 5\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"neon_load2_2reg,neon_load2_2reg_q,\\\n+\t\t\tneon_load2_one_lane,neon_load2_one_lane_q,\\\n+\t\t\tneon_load2_all_lanes,neon_load2_all_lanes_q\"))\n+  \"(thunderx2t99_l0delay,thunderx2t99_f01)|(thunderx2t99_l1delay,\\\n+    thunderx2t99_f01)\")\n+\n+;; ASIMD store instructions.\n+\n+; Same note applies as for ASIMD load instructions.\n+\n+(define_insn_reservation \"thunderx2t99_asimd_store1_1_mult\" 1\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"neon_store1_1reg,neon_store1_1reg_q\"))\n+  \"thunderx2t99_ls01\")\n+\n+(define_insn_reservation \"thunderx2t99_asimd_store1_2_mult\" 1\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"neon_store1_2reg,neon_store1_2reg_q\"))\n+  \"thunderx2t99_ls_both\")\n+\n+(define_insn_reservation \"thunderx2t99_asimd_store1_onelane\" 1\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"neon_store1_one_lane,neon_store1_one_lane_q\"))\n+  \"thunderx2t99_ls01,thunderx2t99_f01\")\n+\n+(define_insn_reservation \"thunderx2t99_asimd_store2_mult\" 1\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"neon_store2_2reg,neon_store2_2reg_q\"))\n+  \"thunderx2t99_ls_both,thunderx2t99_f01\")\n+\n+(define_insn_reservation \"thunderx2t99_asimd_store2_onelane\" 1\n+  (and (eq_attr \"tune\" \"thunderx2t99\")\n+       (eq_attr \"type\" \"neon_store2_one_lane,neon_store2_one_lane_q\"))\n+  \"thunderx2t99_ls01,thunderx2t99_f01\")"}]}