library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

use work.DM9000A_lib.all;

entity DM9000A_rx is
    port (
        clk       : in std_logic;
        clk_count : in std_logic_vector(31 downto 0);
        rst_event : in std_logic_vector(31 downto 0);
        rst_flag  : inout std_logic;            
        rx_flag   : inout std_logic;
        tx_flag   : out std_logic;
        
        ENET_RD_N  : out   std_logic;
        ENET_WR_N  : out   std_logic;
        ENET_CS_N  : out   std_logic;
        ENET_CMD   : out   std_logic;
        ENET_DATA  : inout std_logic_vector(15 downto 0);
        ENET_DATAo : out std_logic_vector(15 downto 0);
        ENET_tri   : out std_logic
    );
end DM9000A_rx;

architecture rtl of DM9000A_rx is
    signal data_int  : std_logic_vector(15 downto 0)  := (others => '0');
    signal rx_status : std_logic_vector(15 downto 0) := (others => '0');
    signal rx_length : std_logic_vector(15 downto 0) := (others => '0');
    signal rx_int    : std_logic_vector(15 downto 0)    := (others => '0');
begin
    process(clk)
    begin
        if rising_edge(clk) then
            if rx_flag = '1' then
                --check interrupt status in ISR
                IO_READ_DATA(ISR, rx_int, rx_event + cmd_delay * 1, clk_count, ENET_WR_N, ENET_RD_N, ENET_CMD, ENET_tri, ENET_DATAo, ENET_DATA);
                    
                -- if Packet Received bit set then check written data
    -- TODO probably not useful (check and delete if it is)
                    if rx_int(0) = '1' then 
                        -- dummy read MRCMDX
                        IO_READ_DATA(MRCMDX, read_data, rx_event + cmd_delay * 2, clk_count, ENET_WR_N, ENET_RD_N, ENET_CMD, ENET_tri, ENET_DATAo, ENET_DATA);
                        -- Get the latest updated data from data bus
                        IO_READ(data_int,  rx_event + cmd_delay * 3, clk_count, ENET_RD_N, ENET_CMD, ENET_tri, ENET_DATA);
    -- TODO check and update if needed
                        -- this byte msut be 01 or 00 (01 - packet received, 00 - no packet in RX SRAM, others - software reset needed)
                        if data_int(1 downto 0) = 2b"01" then
                            --reading
                            IO_SET_INDEX(X"F2", rx_event + cmd_delay * 4, clk_count, ENET_WR_N, ENET_CMD, ENET_tri, ENET_DATAo);
                            IO_READ(rx_status,  rx_event + cmd_delay * 5, clk_count, ENET_RD_N, ENET_CMD, ENET_tri, ENET_DATA);
                            IO_READ(rx_length,  rx_event + cmd_delay * 6, clk_count, ENET_RD_N, ENET_CMD, ENET_tri, ENET_DATA);
                            rx_len_int <= to_integer(unsigned(rx_length));

                            for i in 50 downto 0 loop
    -- check this
                                IO_READ(rx_buf(i),  rx_event + (rx_len_int - i + 6) * cmd_delay, clk_count, ENET_RD_N, ENET_CMD, ENET_tri, ENET_DATA);
                                --rx_buf(i) <= DATA_BUF(7 downto 0) & DATA_BUF(15 downto 8);
                            end loop;
                        elsif data_int(1 downto 0) /= 2b"00" then
                            -- reset interrupt
                            IO_WRITE_DATA(IMR, 16X"80", rx_event + cmd_delay * 4, clk_count, ENET_WR_N, ENET_CMD, ENET_tri, ENET_DATAo);
                            -- reset ISR
                            IO_WRITE_DATA(ISR, 16X"0F", rx_event + cmd_delay * 5, clk_count, ENET_WR_N, ENET_CMD, ENET_tri, ENET_DATAo);
                            -- stop RX
                            IO_WRITE_DATA(RCR, 16X"00", rx_event + cmd_delay * 6, clk_count, ENET_WR_N, ENET_CMD, ENET_tri, ENET_DATAo);
                            
                            -- raise reset flag
                            if clk_count >= rx_event + cmd_delay * 7 then
                                rx_flag <= '0';
                                rst_flag <= '1';
                            end if;
                        end if; 
                        
                        IO_WRITE_DATA(ISR, 16X"01", rx_event + (rx_len_int + 6) * cmd_delay + 1, clk_count, ENET_WR_N, ENET_CMD, ENET_tri, ENET_DATAo);
      -- COULD BE WRONG TIMING 
                        if clk_count >= rx_event + (rx_len_int + 6) * cmd_delay + 2 then
                            rx_flag <= '0';
                            tx_flag <= '1';
                        end if;
                    end if;
            end if;
        end if;
    end process;
end architecture;