Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2025.1.0.39.0

Wed Nov  5 10:02:08 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2025 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt test_impl_1.twr test_impl_1.udb -gui -msgset C:/Users/mayut/source/e155/e155-lab3-2/promote.xml

-----------------------------------------
Design:          lab3_mt
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clock/clk_48mhz} -period 20.8333 [get_pins {clock/hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 49.6552%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 2 End Points          |           Type           
-------------------------------------------------------------------
clock/clk_divided_100hz/SR              |           No arrival time
clock/clk_divided_10khz/SR              |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         2
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
async_col[0]                            |                     input
async_col[1]                            |                     input
async_col[2]                            |                     input
async_col[3]                            |                     input
reset                                   |                     input
seg_right_en                            |                    output
seg_left_en                             |                    output
seg[0]                                  |                    output
seg[3]                                  |                    output
seg[4]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        12
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 2 Net(s)            |        Source pin        
-------------------------------------------------------------------
clk_100hz                               | clock/clk_divided_100hz/Q
clk_10khz                               | clock/clk_divided_10khz/Q
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         2
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clock/clk_48mhz"
=======================
create_clock -name {clock/clk_48mhz} -period 20.8333 [get_pins {clock/hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock clock/clk_48mhz          |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clock/clk_48mhz                   |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
clock/hf_osc/CLKHF (MPW)                |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
clock/counter_100hz_300__i32/D           |    5.215 ns 
clock/counter_10khz_302__i32/D           |    5.215 ns 
clock/counter_10khz_302__i31/D           |    6.047 ns 
clock/counter_100hz_300__i31/D           |    6.047 ns 
clock/counter_10khz_302__i30/D           |    6.324 ns 
clock/counter_100hz_300__i30/D           |    6.324 ns 
clock/counter_10khz_302__i29/D           |    6.601 ns 
clock/counter_100hz_300__i29/D           |    6.601 ns 
clock/counter_10khz_302__i28/D           |    6.878 ns 
clock/counter_100hz_300__i28/D           |    6.878 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : clock/counter_100hz_300__i1/Q  (SLICE_R22C3A)
Path End         : clock/counter_100hz_300__i32/D  (SLICE_R22C7A)
Source Clock     : clock/clk_48mhz (R)
Destination Clock: clock/clk_48mhz (R)
Logic Level      : 33
Delay Ratio      : 31.8% (route), 68.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 5.215 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  37      
clock/clk_48mhz                                              NET DELAY               5.499                  5.499  37      
clock/counter_100hz_300__i1/CK                               CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clock/counter_100hz_300__i1/CK->clock/counter_100hz_300__i1/Q
                                          SLICE_R22C3A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
clock/n32_adj_116                                            NET DELAY               2.022                  8.909  1       
clock/counter_100hz_300_add_4_1/C1->clock/counter_100hz_300_add_4_1/CO1
                                          SLICE_R22C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
clock/n963                                                   NET DELAY               0.000                  9.252  2       
clock/counter_100hz_300_add_4_3/CI0->clock/counter_100hz_300_add_4_3/CO0
                                          SLICE_R22C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
clock/n2432                                                  NET DELAY               0.000                  9.529  2       
clock/counter_100hz_300_add_4_3/CI1->clock/counter_100hz_300_add_4_3/CO1
                                          SLICE_R22C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
clock/n965                                                   NET DELAY               0.000                  9.806  2       
clock/counter_100hz_300_add_4_5/CI0->clock/counter_100hz_300_add_4_5/CO0
                                          SLICE_R22C3C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
clock/n2435                                                  NET DELAY               0.000                 10.083  2       
clock/counter_100hz_300_add_4_5/CI1->clock/counter_100hz_300_add_4_5/CO1
                                          SLICE_R22C3C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
clock/n967                                                   NET DELAY               0.000                 10.360  2       
clock/counter_100hz_300_add_4_7/CI0->clock/counter_100hz_300_add_4_7/CO0
                                          SLICE_R22C3D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
clock/n2438                                                  NET DELAY               0.000                 10.637  2       
clock/counter_100hz_300_add_4_7/CI1->clock/counter_100hz_300_add_4_7/CO1
                                          SLICE_R22C3D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
clock/n969                                                   NET DELAY               0.555                 11.469  2       
clock/counter_100hz_300_add_4_9/CI0->clock/counter_100hz_300_add_4_9/CO0
                                          SLICE_R22C4A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
clock/n2441                                                  NET DELAY               0.000                 11.746  2       
clock/counter_100hz_300_add_4_9/CI1->clock/counter_100hz_300_add_4_9/CO1
                                          SLICE_R22C4A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
clock/n971                                                   NET DELAY               0.000                 12.023  2       
clock/counter_100hz_300_add_4_11/CI0->clock/counter_100hz_300_add_4_11/CO0
                                          SLICE_R22C4B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
clock/n2444                                                  NET DELAY               0.000                 12.300  2       
clock/counter_100hz_300_add_4_11/CI1->clock/counter_100hz_300_add_4_11/CO1
                                          SLICE_R22C4B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
clock/n973                                                   NET DELAY               0.000                 12.577  2       
clock/counter_100hz_300_add_4_13/CI0->clock/counter_100hz_300_add_4_13/CO0
                                          SLICE_R22C4C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
clock/n2447                                                  NET DELAY               0.000                 12.854  2       
clock/counter_100hz_300_add_4_13/CI1->clock/counter_100hz_300_add_4_13/CO1
                                          SLICE_R22C4C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
clock/n975                                                   NET DELAY               0.000                 13.131  2       
clock/counter_100hz_300_add_4_15/CI0->clock/counter_100hz_300_add_4_15/CO0
                                          SLICE_R22C4D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
clock/n2450                                                  NET DELAY               0.000                 13.408  2       
clock/counter_100hz_300_add_4_15/CI1->clock/counter_100hz_300_add_4_15/CO1
                                          SLICE_R22C4D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
clock/n977                                                   NET DELAY               0.555                 14.240  2       
clock/counter_100hz_300_add_4_17/CI0->clock/counter_100hz_300_add_4_17/CO0
                                          SLICE_R22C5A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
clock/n2453                                                  NET DELAY               0.000                 14.517  2       
clock/counter_100hz_300_add_4_17/CI1->clock/counter_100hz_300_add_4_17/CO1
                                          SLICE_R22C5A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
clock/n979                                                   NET DELAY               0.000                 14.794  2       
clock/counter_100hz_300_add_4_19/CI0->clock/counter_100hz_300_add_4_19/CO0
                                          SLICE_R22C5B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
clock/n2456                                                  NET DELAY               0.000                 15.071  2       
clock/counter_100hz_300_add_4_19/CI1->clock/counter_100hz_300_add_4_19/CO1
                                          SLICE_R22C5B       CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
clock/n981                                                   NET DELAY               0.000                 15.348  2       
clock/counter_100hz_300_add_4_21/CI0->clock/counter_100hz_300_add_4_21/CO0
                                          SLICE_R22C5C       CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
clock/n2459                                                  NET DELAY               0.000                 15.625  2       
clock/counter_100hz_300_add_4_21/CI1->clock/counter_100hz_300_add_4_21/CO1
                                          SLICE_R22C5C       CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
clock/n983                                                   NET DELAY               0.000                 15.902  2       
clock/counter_100hz_300_add_4_23/CI0->clock/counter_100hz_300_add_4_23/CO0
                                          SLICE_R22C5D       CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
clock/n2462                                                  NET DELAY               0.000                 16.179  2       
clock/counter_100hz_300_add_4_23/CI1->clock/counter_100hz_300_add_4_23/CO1
                                          SLICE_R22C5D       CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
clock/n985                                                   NET DELAY               0.555                 17.011  2       
clock/counter_100hz_300_add_4_25/CI0->clock/counter_100hz_300_add_4_25/CO0
                                          SLICE_R22C6A       CIN0_TO_COUT0_DELAY     0.277                 17.288  2       
clock/n2465                                                  NET DELAY               0.000                 17.288  2       
clock/counter_100hz_300_add_4_25/CI1->clock/counter_100hz_300_add_4_25/CO1
                                          SLICE_R22C6A       CIN1_TO_COUT1_DELAY     0.277                 17.565  2       
clock/n987                                                   NET DELAY               0.000                 17.565  2       
clock/counter_100hz_300_add_4_27/CI0->clock/counter_100hz_300_add_4_27/CO0
                                          SLICE_R22C6B       CIN0_TO_COUT0_DELAY     0.277                 17.842  2       
clock/n2468                                                  NET DELAY               0.000                 17.842  2       
clock/counter_100hz_300_add_4_27/CI1->clock/counter_100hz_300_add_4_27/CO1
                                          SLICE_R22C6B       CIN1_TO_COUT1_DELAY     0.277                 18.119  2       
clock/n989                                                   NET DELAY               0.000                 18.119  2       
clock/counter_100hz_300_add_4_29/CI0->clock/counter_100hz_300_add_4_29/CO0
                                          SLICE_R22C6C       CIN0_TO_COUT0_DELAY     0.277                 18.396  2       
clock/n2471                                                  NET DELAY               0.000                 18.396  2       
clock/counter_100hz_300_add_4_29/CI1->clock/counter_100hz_300_add_4_29/CO1
                                          SLICE_R22C6C       CIN1_TO_COUT1_DELAY     0.277                 18.673  2       
clock/n991                                                   NET DELAY               0.000                 18.673  2       
clock/counter_100hz_300_add_4_31/CI0->clock/counter_100hz_300_add_4_31/CO0
                                          SLICE_R22C6D       CIN0_TO_COUT0_DELAY     0.277                 18.950  2       
clock/n2474                                                  NET DELAY               0.000                 18.950  2       
clock/counter_100hz_300_add_4_31/CI1->clock/counter_100hz_300_add_4_31/CO1
                                          SLICE_R22C6D       CIN1_TO_COUT1_DELAY     0.277                 19.227  2       
clock/n993                                                   NET DELAY               1.216                 20.443  2       
clock/counter_100hz_300_add_4_33/D0->clock/counter_100hz_300_add_4_33/S0
                                          SLICE_R22C7A       D0_TO_F0_DELAY          0.476                 20.919  1       
clock/n133[31]                                               NET DELAY               0.000                 20.919  1       
clock/counter_100hz_300__i32/D                               ENDPOINT                0.000                 20.919  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  37      
clock/clk_48mhz                                              NET DELAY               5.499                 26.332  37      
clock/counter_100hz_300__i32/CK                              CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(20.918)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        5.215  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clock/counter_10khz_302__i1/Q  (SLICE_R13C8A)
Path End         : clock/counter_10khz_302__i32/D  (SLICE_R13C12A)
Source Clock     : clock/clk_48mhz (R)
Destination Clock: clock/clk_48mhz (R)
Logic Level      : 33
Delay Ratio      : 31.8% (route), 68.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 5.215 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  37      
clock/clk_48mhz                                              NET DELAY               5.499                  5.499  37      
clock/counter_10khz_302__i1/CK                               CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clock/counter_10khz_302__i1/CK->clock/counter_10khz_302__i1/Q
                                          SLICE_R13C8A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
clock/n32_adj_118                                            NET DELAY               2.022                  8.909  1       
clock/counter_10khz_302_add_4_1/C1->clock/counter_10khz_302_add_4_1/CO1
                                          SLICE_R13C8A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
clock/n996                                                   NET DELAY               0.000                  9.252  2       
clock/counter_10khz_302_add_4_3/CI0->clock/counter_10khz_302_add_4_3/CO0
                                          SLICE_R13C8B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
clock/n2384                                                  NET DELAY               0.000                  9.529  2       
clock/counter_10khz_302_add_4_3/CI1->clock/counter_10khz_302_add_4_3/CO1
                                          SLICE_R13C8B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
clock/n998                                                   NET DELAY               0.000                  9.806  2       
clock/counter_10khz_302_add_4_5/CI0->clock/counter_10khz_302_add_4_5/CO0
                                          SLICE_R13C8C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
clock/n2387                                                  NET DELAY               0.000                 10.083  2       
clock/counter_10khz_302_add_4_5/CI1->clock/counter_10khz_302_add_4_5/CO1
                                          SLICE_R13C8C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
clock/n1000                                                  NET DELAY               0.000                 10.360  2       
clock/counter_10khz_302_add_4_7/CI0->clock/counter_10khz_302_add_4_7/CO0
                                          SLICE_R13C8D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
clock/n2390                                                  NET DELAY               0.000                 10.637  2       
clock/counter_10khz_302_add_4_7/CI1->clock/counter_10khz_302_add_4_7/CO1
                                          SLICE_R13C8D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
clock/n1002                                                  NET DELAY               0.555                 11.469  2       
clock/counter_10khz_302_add_4_9/CI0->clock/counter_10khz_302_add_4_9/CO0
                                          SLICE_R13C9A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
clock/n2393                                                  NET DELAY               0.000                 11.746  2       
clock/counter_10khz_302_add_4_9/CI1->clock/counter_10khz_302_add_4_9/CO1
                                          SLICE_R13C9A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
clock/n1004                                                  NET DELAY               0.000                 12.023  2       
clock/counter_10khz_302_add_4_11/CI0->clock/counter_10khz_302_add_4_11/CO0
                                          SLICE_R13C9B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
clock/n2396                                                  NET DELAY               0.000                 12.300  2       
clock/counter_10khz_302_add_4_11/CI1->clock/counter_10khz_302_add_4_11/CO1
                                          SLICE_R13C9B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
clock/n1006                                                  NET DELAY               0.000                 12.577  2       
clock/counter_10khz_302_add_4_13/CI0->clock/counter_10khz_302_add_4_13/CO0
                                          SLICE_R13C9C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
clock/n2399                                                  NET DELAY               0.000                 12.854  2       
clock/counter_10khz_302_add_4_13/CI1->clock/counter_10khz_302_add_4_13/CO1
                                          SLICE_R13C9C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
clock/n1008                                                  NET DELAY               0.000                 13.131  2       
clock/counter_10khz_302_add_4_15/CI0->clock/counter_10khz_302_add_4_15/CO0
                                          SLICE_R13C9D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
clock/n2402                                                  NET DELAY               0.000                 13.408  2       
clock/counter_10khz_302_add_4_15/CI1->clock/counter_10khz_302_add_4_15/CO1
                                          SLICE_R13C9D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
clock/n1010                                                  NET DELAY               0.555                 14.240  2       
clock/counter_10khz_302_add_4_17/CI0->clock/counter_10khz_302_add_4_17/CO0
                                          SLICE_R13C10A      CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
clock/n2405                                                  NET DELAY               0.000                 14.517  2       
clock/counter_10khz_302_add_4_17/CI1->clock/counter_10khz_302_add_4_17/CO1
                                          SLICE_R13C10A      CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
clock/n1012                                                  NET DELAY               0.000                 14.794  2       
clock/counter_10khz_302_add_4_19/CI0->clock/counter_10khz_302_add_4_19/CO0
                                          SLICE_R13C10B      CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
clock/n2408                                                  NET DELAY               0.000                 15.071  2       
clock/counter_10khz_302_add_4_19/CI1->clock/counter_10khz_302_add_4_19/CO1
                                          SLICE_R13C10B      CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
clock/n1014                                                  NET DELAY               0.000                 15.348  2       
clock/counter_10khz_302_add_4_21/CI0->clock/counter_10khz_302_add_4_21/CO0
                                          SLICE_R13C10C      CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
clock/n2411                                                  NET DELAY               0.000                 15.625  2       
clock/counter_10khz_302_add_4_21/CI1->clock/counter_10khz_302_add_4_21/CO1
                                          SLICE_R13C10C      CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
clock/n1016                                                  NET DELAY               0.000                 15.902  2       
clock/counter_10khz_302_add_4_23/CI0->clock/counter_10khz_302_add_4_23/CO0
                                          SLICE_R13C10D      CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
clock/n2414                                                  NET DELAY               0.000                 16.179  2       
clock/counter_10khz_302_add_4_23/CI1->clock/counter_10khz_302_add_4_23/CO1
                                          SLICE_R13C10D      CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
clock/n1018                                                  NET DELAY               0.555                 17.011  2       
clock/counter_10khz_302_add_4_25/CI0->clock/counter_10khz_302_add_4_25/CO0
                                          SLICE_R13C11A      CIN0_TO_COUT0_DELAY     0.277                 17.288  2       
clock/n2417                                                  NET DELAY               0.000                 17.288  2       
clock/counter_10khz_302_add_4_25/CI1->clock/counter_10khz_302_add_4_25/CO1
                                          SLICE_R13C11A      CIN1_TO_COUT1_DELAY     0.277                 17.565  2       
clock/n1020                                                  NET DELAY               0.000                 17.565  2       
clock/counter_10khz_302_add_4_27/CI0->clock/counter_10khz_302_add_4_27/CO0
                                          SLICE_R13C11B      CIN0_TO_COUT0_DELAY     0.277                 17.842  2       
clock/n2420                                                  NET DELAY               0.000                 17.842  2       
clock/counter_10khz_302_add_4_27/CI1->clock/counter_10khz_302_add_4_27/CO1
                                          SLICE_R13C11B      CIN1_TO_COUT1_DELAY     0.277                 18.119  2       
clock/n1022                                                  NET DELAY               0.000                 18.119  2       
clock/counter_10khz_302_add_4_29/CI0->clock/counter_10khz_302_add_4_29/CO0
                                          SLICE_R13C11C      CIN0_TO_COUT0_DELAY     0.277                 18.396  2       
clock/n2423                                                  NET DELAY               0.000                 18.396  2       
clock/counter_10khz_302_add_4_29/CI1->clock/counter_10khz_302_add_4_29/CO1
                                          SLICE_R13C11C      CIN1_TO_COUT1_DELAY     0.277                 18.673  2       
clock/n1024                                                  NET DELAY               0.000                 18.673  2       
clock/counter_10khz_302_add_4_31/CI0->clock/counter_10khz_302_add_4_31/CO0
                                          SLICE_R13C11D      CIN0_TO_COUT0_DELAY     0.277                 18.950  2       
clock/n2426                                                  NET DELAY               0.000                 18.950  2       
clock/counter_10khz_302_add_4_31/CI1->clock/counter_10khz_302_add_4_31/CO1
                                          SLICE_R13C11D      CIN1_TO_COUT1_DELAY     0.277                 19.227  2       
clock/n1026                                                  NET DELAY               1.216                 20.443  2       
clock/counter_10khz_302_add_4_33/D0->clock/counter_10khz_302_add_4_33/S0
                                          SLICE_R13C12A      D0_TO_F0_DELAY          0.476                 20.919  1       
clock/n133_adj_154[31]                                       NET DELAY               0.000                 20.919  1       
clock/counter_10khz_302__i32/D                               ENDPOINT                0.000                 20.919  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  37      
clock/clk_48mhz                                              NET DELAY               5.499                 26.332  37      
clock/counter_10khz_302__i32/CK                              CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(20.918)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        5.215  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clock/counter_10khz_302__i1/Q  (SLICE_R13C8A)
Path End         : clock/counter_10khz_302__i31/D  (SLICE_R13C11D)
Source Clock     : clock/clk_48mhz (R)
Destination Clock: clock/clk_48mhz (R)
Logic Level      : 32
Delay Ratio      : 29.8% (route), 70.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.047 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  37      
clock/clk_48mhz                                              NET DELAY               5.499                  5.499  37      
clock/counter_10khz_302__i1/CK                               CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clock/counter_10khz_302__i1/CK->clock/counter_10khz_302__i1/Q
                                          SLICE_R13C8A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
clock/n32_adj_118                                            NET DELAY               2.022                  8.909  1       
clock/counter_10khz_302_add_4_1/C1->clock/counter_10khz_302_add_4_1/CO1
                                          SLICE_R13C8A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
clock/n996                                                   NET DELAY               0.000                  9.252  2       
clock/counter_10khz_302_add_4_3/CI0->clock/counter_10khz_302_add_4_3/CO0
                                          SLICE_R13C8B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
clock/n2384                                                  NET DELAY               0.000                  9.529  2       
clock/counter_10khz_302_add_4_3/CI1->clock/counter_10khz_302_add_4_3/CO1
                                          SLICE_R13C8B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
clock/n998                                                   NET DELAY               0.000                  9.806  2       
clock/counter_10khz_302_add_4_5/CI0->clock/counter_10khz_302_add_4_5/CO0
                                          SLICE_R13C8C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
clock/n2387                                                  NET DELAY               0.000                 10.083  2       
clock/counter_10khz_302_add_4_5/CI1->clock/counter_10khz_302_add_4_5/CO1
                                          SLICE_R13C8C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
clock/n1000                                                  NET DELAY               0.000                 10.360  2       
clock/counter_10khz_302_add_4_7/CI0->clock/counter_10khz_302_add_4_7/CO0
                                          SLICE_R13C8D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
clock/n2390                                                  NET DELAY               0.000                 10.637  2       
clock/counter_10khz_302_add_4_7/CI1->clock/counter_10khz_302_add_4_7/CO1
                                          SLICE_R13C8D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
clock/n1002                                                  NET DELAY               0.555                 11.469  2       
clock/counter_10khz_302_add_4_9/CI0->clock/counter_10khz_302_add_4_9/CO0
                                          SLICE_R13C9A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
clock/n2393                                                  NET DELAY               0.000                 11.746  2       
clock/counter_10khz_302_add_4_9/CI1->clock/counter_10khz_302_add_4_9/CO1
                                          SLICE_R13C9A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
clock/n1004                                                  NET DELAY               0.000                 12.023  2       
clock/counter_10khz_302_add_4_11/CI0->clock/counter_10khz_302_add_4_11/CO0
                                          SLICE_R13C9B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
clock/n2396                                                  NET DELAY               0.000                 12.300  2       
clock/counter_10khz_302_add_4_11/CI1->clock/counter_10khz_302_add_4_11/CO1
                                          SLICE_R13C9B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
clock/n1006                                                  NET DELAY               0.000                 12.577  2       
clock/counter_10khz_302_add_4_13/CI0->clock/counter_10khz_302_add_4_13/CO0
                                          SLICE_R13C9C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
clock/n2399                                                  NET DELAY               0.000                 12.854  2       
clock/counter_10khz_302_add_4_13/CI1->clock/counter_10khz_302_add_4_13/CO1
                                          SLICE_R13C9C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
clock/n1008                                                  NET DELAY               0.000                 13.131  2       
clock/counter_10khz_302_add_4_15/CI0->clock/counter_10khz_302_add_4_15/CO0
                                          SLICE_R13C9D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
clock/n2402                                                  NET DELAY               0.000                 13.408  2       
clock/counter_10khz_302_add_4_15/CI1->clock/counter_10khz_302_add_4_15/CO1
                                          SLICE_R13C9D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
clock/n1010                                                  NET DELAY               0.555                 14.240  2       
clock/counter_10khz_302_add_4_17/CI0->clock/counter_10khz_302_add_4_17/CO0
                                          SLICE_R13C10A      CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
clock/n2405                                                  NET DELAY               0.000                 14.517  2       
clock/counter_10khz_302_add_4_17/CI1->clock/counter_10khz_302_add_4_17/CO1
                                          SLICE_R13C10A      CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
clock/n1012                                                  NET DELAY               0.000                 14.794  2       
clock/counter_10khz_302_add_4_19/CI0->clock/counter_10khz_302_add_4_19/CO0
                                          SLICE_R13C10B      CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
clock/n2408                                                  NET DELAY               0.000                 15.071  2       
clock/counter_10khz_302_add_4_19/CI1->clock/counter_10khz_302_add_4_19/CO1
                                          SLICE_R13C10B      CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
clock/n1014                                                  NET DELAY               0.000                 15.348  2       
clock/counter_10khz_302_add_4_21/CI0->clock/counter_10khz_302_add_4_21/CO0
                                          SLICE_R13C10C      CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
clock/n2411                                                  NET DELAY               0.000                 15.625  2       
clock/counter_10khz_302_add_4_21/CI1->clock/counter_10khz_302_add_4_21/CO1
                                          SLICE_R13C10C      CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
clock/n1016                                                  NET DELAY               0.000                 15.902  2       
clock/counter_10khz_302_add_4_23/CI0->clock/counter_10khz_302_add_4_23/CO0
                                          SLICE_R13C10D      CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
clock/n2414                                                  NET DELAY               0.000                 16.179  2       
clock/counter_10khz_302_add_4_23/CI1->clock/counter_10khz_302_add_4_23/CO1
                                          SLICE_R13C10D      CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
clock/n1018                                                  NET DELAY               0.555                 17.011  2       
clock/counter_10khz_302_add_4_25/CI0->clock/counter_10khz_302_add_4_25/CO0
                                          SLICE_R13C11A      CIN0_TO_COUT0_DELAY     0.277                 17.288  2       
clock/n2417                                                  NET DELAY               0.000                 17.288  2       
clock/counter_10khz_302_add_4_25/CI1->clock/counter_10khz_302_add_4_25/CO1
                                          SLICE_R13C11A      CIN1_TO_COUT1_DELAY     0.277                 17.565  2       
clock/n1020                                                  NET DELAY               0.000                 17.565  2       
clock/counter_10khz_302_add_4_27/CI0->clock/counter_10khz_302_add_4_27/CO0
                                          SLICE_R13C11B      CIN0_TO_COUT0_DELAY     0.277                 17.842  2       
clock/n2420                                                  NET DELAY               0.000                 17.842  2       
clock/counter_10khz_302_add_4_27/CI1->clock/counter_10khz_302_add_4_27/CO1
                                          SLICE_R13C11B      CIN1_TO_COUT1_DELAY     0.277                 18.119  2       
clock/n1022                                                  NET DELAY               0.000                 18.119  2       
clock/counter_10khz_302_add_4_29/CI0->clock/counter_10khz_302_add_4_29/CO0
                                          SLICE_R13C11C      CIN0_TO_COUT0_DELAY     0.277                 18.396  2       
clock/n2423                                                  NET DELAY               0.000                 18.396  2       
clock/counter_10khz_302_add_4_29/CI1->clock/counter_10khz_302_add_4_29/CO1
                                          SLICE_R13C11C      CIN1_TO_COUT1_DELAY     0.277                 18.673  2       
clock/n1024                                                  NET DELAY               0.000                 18.673  2       
clock/counter_10khz_302_add_4_31/CI0->clock/counter_10khz_302_add_4_31/CO0
                                          SLICE_R13C11D      CIN0_TO_COUT0_DELAY     0.277                 18.950  2       
clock/n2426                                                  NET DELAY               0.661                 19.611  2       
clock/counter_10khz_302_add_4_31/D1->clock/counter_10khz_302_add_4_31/S1
                                          SLICE_R13C11D      D1_TO_F1_DELAY          0.476                 20.087  1       
clock/n133_adj_154[30]                                       NET DELAY               0.000                 20.087  1       
clock/counter_10khz_302__i31/D                               ENDPOINT                0.000                 20.087  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  37      
clock/clk_48mhz                                              NET DELAY               5.499                 26.332  37      
{clock/counter_10khz_302__i30/CK   clock/counter_10khz_302__i31/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(20.086)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        6.047  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clock/counter_100hz_300__i1/Q  (SLICE_R22C3A)
Path End         : clock/counter_100hz_300__i31/D  (SLICE_R22C6D)
Source Clock     : clock/clk_48mhz (R)
Destination Clock: clock/clk_48mhz (R)
Logic Level      : 32
Delay Ratio      : 29.8% (route), 70.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.047 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  37      
clock/clk_48mhz                                              NET DELAY               5.499                  5.499  37      
clock/counter_100hz_300__i1/CK                               CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clock/counter_100hz_300__i1/CK->clock/counter_100hz_300__i1/Q
                                          SLICE_R22C3A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
clock/n32_adj_116                                            NET DELAY               2.022                  8.909  1       
clock/counter_100hz_300_add_4_1/C1->clock/counter_100hz_300_add_4_1/CO1
                                          SLICE_R22C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
clock/n963                                                   NET DELAY               0.000                  9.252  2       
clock/counter_100hz_300_add_4_3/CI0->clock/counter_100hz_300_add_4_3/CO0
                                          SLICE_R22C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
clock/n2432                                                  NET DELAY               0.000                  9.529  2       
clock/counter_100hz_300_add_4_3/CI1->clock/counter_100hz_300_add_4_3/CO1
                                          SLICE_R22C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
clock/n965                                                   NET DELAY               0.000                  9.806  2       
clock/counter_100hz_300_add_4_5/CI0->clock/counter_100hz_300_add_4_5/CO0
                                          SLICE_R22C3C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
clock/n2435                                                  NET DELAY               0.000                 10.083  2       
clock/counter_100hz_300_add_4_5/CI1->clock/counter_100hz_300_add_4_5/CO1
                                          SLICE_R22C3C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
clock/n967                                                   NET DELAY               0.000                 10.360  2       
clock/counter_100hz_300_add_4_7/CI0->clock/counter_100hz_300_add_4_7/CO0
                                          SLICE_R22C3D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
clock/n2438                                                  NET DELAY               0.000                 10.637  2       
clock/counter_100hz_300_add_4_7/CI1->clock/counter_100hz_300_add_4_7/CO1
                                          SLICE_R22C3D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
clock/n969                                                   NET DELAY               0.555                 11.469  2       
clock/counter_100hz_300_add_4_9/CI0->clock/counter_100hz_300_add_4_9/CO0
                                          SLICE_R22C4A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
clock/n2441                                                  NET DELAY               0.000                 11.746  2       
clock/counter_100hz_300_add_4_9/CI1->clock/counter_100hz_300_add_4_9/CO1
                                          SLICE_R22C4A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
clock/n971                                                   NET DELAY               0.000                 12.023  2       
clock/counter_100hz_300_add_4_11/CI0->clock/counter_100hz_300_add_4_11/CO0
                                          SLICE_R22C4B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
clock/n2444                                                  NET DELAY               0.000                 12.300  2       
clock/counter_100hz_300_add_4_11/CI1->clock/counter_100hz_300_add_4_11/CO1
                                          SLICE_R22C4B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
clock/n973                                                   NET DELAY               0.000                 12.577  2       
clock/counter_100hz_300_add_4_13/CI0->clock/counter_100hz_300_add_4_13/CO0
                                          SLICE_R22C4C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
clock/n2447                                                  NET DELAY               0.000                 12.854  2       
clock/counter_100hz_300_add_4_13/CI1->clock/counter_100hz_300_add_4_13/CO1
                                          SLICE_R22C4C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
clock/n975                                                   NET DELAY               0.000                 13.131  2       
clock/counter_100hz_300_add_4_15/CI0->clock/counter_100hz_300_add_4_15/CO0
                                          SLICE_R22C4D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
clock/n2450                                                  NET DELAY               0.000                 13.408  2       
clock/counter_100hz_300_add_4_15/CI1->clock/counter_100hz_300_add_4_15/CO1
                                          SLICE_R22C4D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
clock/n977                                                   NET DELAY               0.555                 14.240  2       
clock/counter_100hz_300_add_4_17/CI0->clock/counter_100hz_300_add_4_17/CO0
                                          SLICE_R22C5A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
clock/n2453                                                  NET DELAY               0.000                 14.517  2       
clock/counter_100hz_300_add_4_17/CI1->clock/counter_100hz_300_add_4_17/CO1
                                          SLICE_R22C5A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
clock/n979                                                   NET DELAY               0.000                 14.794  2       
clock/counter_100hz_300_add_4_19/CI0->clock/counter_100hz_300_add_4_19/CO0
                                          SLICE_R22C5B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
clock/n2456                                                  NET DELAY               0.000                 15.071  2       
clock/counter_100hz_300_add_4_19/CI1->clock/counter_100hz_300_add_4_19/CO1
                                          SLICE_R22C5B       CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
clock/n981                                                   NET DELAY               0.000                 15.348  2       
clock/counter_100hz_300_add_4_21/CI0->clock/counter_100hz_300_add_4_21/CO0
                                          SLICE_R22C5C       CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
clock/n2459                                                  NET DELAY               0.000                 15.625  2       
clock/counter_100hz_300_add_4_21/CI1->clock/counter_100hz_300_add_4_21/CO1
                                          SLICE_R22C5C       CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
clock/n983                                                   NET DELAY               0.000                 15.902  2       
clock/counter_100hz_300_add_4_23/CI0->clock/counter_100hz_300_add_4_23/CO0
                                          SLICE_R22C5D       CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
clock/n2462                                                  NET DELAY               0.000                 16.179  2       
clock/counter_100hz_300_add_4_23/CI1->clock/counter_100hz_300_add_4_23/CO1
                                          SLICE_R22C5D       CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
clock/n985                                                   NET DELAY               0.555                 17.011  2       
clock/counter_100hz_300_add_4_25/CI0->clock/counter_100hz_300_add_4_25/CO0
                                          SLICE_R22C6A       CIN0_TO_COUT0_DELAY     0.277                 17.288  2       
clock/n2465                                                  NET DELAY               0.000                 17.288  2       
clock/counter_100hz_300_add_4_25/CI1->clock/counter_100hz_300_add_4_25/CO1
                                          SLICE_R22C6A       CIN1_TO_COUT1_DELAY     0.277                 17.565  2       
clock/n987                                                   NET DELAY               0.000                 17.565  2       
clock/counter_100hz_300_add_4_27/CI0->clock/counter_100hz_300_add_4_27/CO0
                                          SLICE_R22C6B       CIN0_TO_COUT0_DELAY     0.277                 17.842  2       
clock/n2468                                                  NET DELAY               0.000                 17.842  2       
clock/counter_100hz_300_add_4_27/CI1->clock/counter_100hz_300_add_4_27/CO1
                                          SLICE_R22C6B       CIN1_TO_COUT1_DELAY     0.277                 18.119  2       
clock/n989                                                   NET DELAY               0.000                 18.119  2       
clock/counter_100hz_300_add_4_29/CI0->clock/counter_100hz_300_add_4_29/CO0
                                          SLICE_R22C6C       CIN0_TO_COUT0_DELAY     0.277                 18.396  2       
clock/n2471                                                  NET DELAY               0.000                 18.396  2       
clock/counter_100hz_300_add_4_29/CI1->clock/counter_100hz_300_add_4_29/CO1
                                          SLICE_R22C6C       CIN1_TO_COUT1_DELAY     0.277                 18.673  2       
clock/n991                                                   NET DELAY               0.000                 18.673  2       
clock/counter_100hz_300_add_4_31/CI0->clock/counter_100hz_300_add_4_31/CO0
                                          SLICE_R22C6D       CIN0_TO_COUT0_DELAY     0.277                 18.950  2       
clock/n2474                                                  NET DELAY               0.661                 19.611  2       
clock/counter_100hz_300_add_4_31/D1->clock/counter_100hz_300_add_4_31/S1
                                          SLICE_R22C6D       D1_TO_F1_DELAY          0.476                 20.087  1       
clock/n133[30]                                               NET DELAY               0.000                 20.087  1       
clock/counter_100hz_300__i31/D                               ENDPOINT                0.000                 20.087  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  37      
clock/clk_48mhz                                              NET DELAY               5.499                 26.332  37      
{clock/counter_100hz_300__i30/CK   clock/counter_100hz_300__i31/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(20.086)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        6.047  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clock/counter_10khz_302__i1/Q  (SLICE_R13C8A)
Path End         : clock/counter_10khz_302__i30/D  (SLICE_R13C11D)
Source Clock     : clock/clk_48mhz (R)
Destination Clock: clock/clk_48mhz (R)
Logic Level      : 31
Delay Ratio      : 30.4% (route), 69.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.324 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  37      
clock/clk_48mhz                                              NET DELAY               5.499                  5.499  37      
clock/counter_10khz_302__i1/CK                               CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clock/counter_10khz_302__i1/CK->clock/counter_10khz_302__i1/Q
                                          SLICE_R13C8A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
clock/n32_adj_118                                            NET DELAY               2.022                  8.909  1       
clock/counter_10khz_302_add_4_1/C1->clock/counter_10khz_302_add_4_1/CO1
                                          SLICE_R13C8A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
clock/n996                                                   NET DELAY               0.000                  9.252  2       
clock/counter_10khz_302_add_4_3/CI0->clock/counter_10khz_302_add_4_3/CO0
                                          SLICE_R13C8B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
clock/n2384                                                  NET DELAY               0.000                  9.529  2       
clock/counter_10khz_302_add_4_3/CI1->clock/counter_10khz_302_add_4_3/CO1
                                          SLICE_R13C8B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
clock/n998                                                   NET DELAY               0.000                  9.806  2       
clock/counter_10khz_302_add_4_5/CI0->clock/counter_10khz_302_add_4_5/CO0
                                          SLICE_R13C8C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
clock/n2387                                                  NET DELAY               0.000                 10.083  2       
clock/counter_10khz_302_add_4_5/CI1->clock/counter_10khz_302_add_4_5/CO1
                                          SLICE_R13C8C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
clock/n1000                                                  NET DELAY               0.000                 10.360  2       
clock/counter_10khz_302_add_4_7/CI0->clock/counter_10khz_302_add_4_7/CO0
                                          SLICE_R13C8D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
clock/n2390                                                  NET DELAY               0.000                 10.637  2       
clock/counter_10khz_302_add_4_7/CI1->clock/counter_10khz_302_add_4_7/CO1
                                          SLICE_R13C8D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
clock/n1002                                                  NET DELAY               0.555                 11.469  2       
clock/counter_10khz_302_add_4_9/CI0->clock/counter_10khz_302_add_4_9/CO0
                                          SLICE_R13C9A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
clock/n2393                                                  NET DELAY               0.000                 11.746  2       
clock/counter_10khz_302_add_4_9/CI1->clock/counter_10khz_302_add_4_9/CO1
                                          SLICE_R13C9A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
clock/n1004                                                  NET DELAY               0.000                 12.023  2       
clock/counter_10khz_302_add_4_11/CI0->clock/counter_10khz_302_add_4_11/CO0
                                          SLICE_R13C9B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
clock/n2396                                                  NET DELAY               0.000                 12.300  2       
clock/counter_10khz_302_add_4_11/CI1->clock/counter_10khz_302_add_4_11/CO1
                                          SLICE_R13C9B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
clock/n1006                                                  NET DELAY               0.000                 12.577  2       
clock/counter_10khz_302_add_4_13/CI0->clock/counter_10khz_302_add_4_13/CO0
                                          SLICE_R13C9C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
clock/n2399                                                  NET DELAY               0.000                 12.854  2       
clock/counter_10khz_302_add_4_13/CI1->clock/counter_10khz_302_add_4_13/CO1
                                          SLICE_R13C9C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
clock/n1008                                                  NET DELAY               0.000                 13.131  2       
clock/counter_10khz_302_add_4_15/CI0->clock/counter_10khz_302_add_4_15/CO0
                                          SLICE_R13C9D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
clock/n2402                                                  NET DELAY               0.000                 13.408  2       
clock/counter_10khz_302_add_4_15/CI1->clock/counter_10khz_302_add_4_15/CO1
                                          SLICE_R13C9D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
clock/n1010                                                  NET DELAY               0.555                 14.240  2       
clock/counter_10khz_302_add_4_17/CI0->clock/counter_10khz_302_add_4_17/CO0
                                          SLICE_R13C10A      CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
clock/n2405                                                  NET DELAY               0.000                 14.517  2       
clock/counter_10khz_302_add_4_17/CI1->clock/counter_10khz_302_add_4_17/CO1
                                          SLICE_R13C10A      CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
clock/n1012                                                  NET DELAY               0.000                 14.794  2       
clock/counter_10khz_302_add_4_19/CI0->clock/counter_10khz_302_add_4_19/CO0
                                          SLICE_R13C10B      CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
clock/n2408                                                  NET DELAY               0.000                 15.071  2       
clock/counter_10khz_302_add_4_19/CI1->clock/counter_10khz_302_add_4_19/CO1
                                          SLICE_R13C10B      CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
clock/n1014                                                  NET DELAY               0.000                 15.348  2       
clock/counter_10khz_302_add_4_21/CI0->clock/counter_10khz_302_add_4_21/CO0
                                          SLICE_R13C10C      CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
clock/n2411                                                  NET DELAY               0.000                 15.625  2       
clock/counter_10khz_302_add_4_21/CI1->clock/counter_10khz_302_add_4_21/CO1
                                          SLICE_R13C10C      CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
clock/n1016                                                  NET DELAY               0.000                 15.902  2       
clock/counter_10khz_302_add_4_23/CI0->clock/counter_10khz_302_add_4_23/CO0
                                          SLICE_R13C10D      CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
clock/n2414                                                  NET DELAY               0.000                 16.179  2       
clock/counter_10khz_302_add_4_23/CI1->clock/counter_10khz_302_add_4_23/CO1
                                          SLICE_R13C10D      CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
clock/n1018                                                  NET DELAY               0.555                 17.011  2       
clock/counter_10khz_302_add_4_25/CI0->clock/counter_10khz_302_add_4_25/CO0
                                          SLICE_R13C11A      CIN0_TO_COUT0_DELAY     0.277                 17.288  2       
clock/n2417                                                  NET DELAY               0.000                 17.288  2       
clock/counter_10khz_302_add_4_25/CI1->clock/counter_10khz_302_add_4_25/CO1
                                          SLICE_R13C11A      CIN1_TO_COUT1_DELAY     0.277                 17.565  2       
clock/n1020                                                  NET DELAY               0.000                 17.565  2       
clock/counter_10khz_302_add_4_27/CI0->clock/counter_10khz_302_add_4_27/CO0
                                          SLICE_R13C11B      CIN0_TO_COUT0_DELAY     0.277                 17.842  2       
clock/n2420                                                  NET DELAY               0.000                 17.842  2       
clock/counter_10khz_302_add_4_27/CI1->clock/counter_10khz_302_add_4_27/CO1
                                          SLICE_R13C11B      CIN1_TO_COUT1_DELAY     0.277                 18.119  2       
clock/n1022                                                  NET DELAY               0.000                 18.119  2       
clock/counter_10khz_302_add_4_29/CI0->clock/counter_10khz_302_add_4_29/CO0
                                          SLICE_R13C11C      CIN0_TO_COUT0_DELAY     0.277                 18.396  2       
clock/n2423                                                  NET DELAY               0.000                 18.396  2       
clock/counter_10khz_302_add_4_29/CI1->clock/counter_10khz_302_add_4_29/CO1
                                          SLICE_R13C11C      CIN1_TO_COUT1_DELAY     0.277                 18.673  2       
clock/n1024                                                  NET DELAY               0.661                 19.334  2       
clock/counter_10khz_302_add_4_31/D0->clock/counter_10khz_302_add_4_31/S0
                                          SLICE_R13C11D      D0_TO_F0_DELAY          0.476                 19.810  1       
clock/n133_adj_154[29]                                       NET DELAY               0.000                 19.810  1       
clock/counter_10khz_302__i30/D                               ENDPOINT                0.000                 19.810  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  37      
clock/clk_48mhz                                              NET DELAY               5.499                 26.332  37      
{clock/counter_10khz_302__i30/CK   clock/counter_10khz_302__i31/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(19.809)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        6.324  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clock/counter_100hz_300__i1/Q  (SLICE_R22C3A)
Path End         : clock/counter_100hz_300__i30/D  (SLICE_R22C6D)
Source Clock     : clock/clk_48mhz (R)
Destination Clock: clock/clk_48mhz (R)
Logic Level      : 31
Delay Ratio      : 30.4% (route), 69.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.324 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  37      
clock/clk_48mhz                                              NET DELAY               5.499                  5.499  37      
clock/counter_100hz_300__i1/CK                               CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clock/counter_100hz_300__i1/CK->clock/counter_100hz_300__i1/Q
                                          SLICE_R22C3A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
clock/n32_adj_116                                            NET DELAY               2.022                  8.909  1       
clock/counter_100hz_300_add_4_1/C1->clock/counter_100hz_300_add_4_1/CO1
                                          SLICE_R22C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
clock/n963                                                   NET DELAY               0.000                  9.252  2       
clock/counter_100hz_300_add_4_3/CI0->clock/counter_100hz_300_add_4_3/CO0
                                          SLICE_R22C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
clock/n2432                                                  NET DELAY               0.000                  9.529  2       
clock/counter_100hz_300_add_4_3/CI1->clock/counter_100hz_300_add_4_3/CO1
                                          SLICE_R22C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
clock/n965                                                   NET DELAY               0.000                  9.806  2       
clock/counter_100hz_300_add_4_5/CI0->clock/counter_100hz_300_add_4_5/CO0
                                          SLICE_R22C3C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
clock/n2435                                                  NET DELAY               0.000                 10.083  2       
clock/counter_100hz_300_add_4_5/CI1->clock/counter_100hz_300_add_4_5/CO1
                                          SLICE_R22C3C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
clock/n967                                                   NET DELAY               0.000                 10.360  2       
clock/counter_100hz_300_add_4_7/CI0->clock/counter_100hz_300_add_4_7/CO0
                                          SLICE_R22C3D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
clock/n2438                                                  NET DELAY               0.000                 10.637  2       
clock/counter_100hz_300_add_4_7/CI1->clock/counter_100hz_300_add_4_7/CO1
                                          SLICE_R22C3D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
clock/n969                                                   NET DELAY               0.555                 11.469  2       
clock/counter_100hz_300_add_4_9/CI0->clock/counter_100hz_300_add_4_9/CO0
                                          SLICE_R22C4A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
clock/n2441                                                  NET DELAY               0.000                 11.746  2       
clock/counter_100hz_300_add_4_9/CI1->clock/counter_100hz_300_add_4_9/CO1
                                          SLICE_R22C4A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
clock/n971                                                   NET DELAY               0.000                 12.023  2       
clock/counter_100hz_300_add_4_11/CI0->clock/counter_100hz_300_add_4_11/CO0
                                          SLICE_R22C4B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
clock/n2444                                                  NET DELAY               0.000                 12.300  2       
clock/counter_100hz_300_add_4_11/CI1->clock/counter_100hz_300_add_4_11/CO1
                                          SLICE_R22C4B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
clock/n973                                                   NET DELAY               0.000                 12.577  2       
clock/counter_100hz_300_add_4_13/CI0->clock/counter_100hz_300_add_4_13/CO0
                                          SLICE_R22C4C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
clock/n2447                                                  NET DELAY               0.000                 12.854  2       
clock/counter_100hz_300_add_4_13/CI1->clock/counter_100hz_300_add_4_13/CO1
                                          SLICE_R22C4C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
clock/n975                                                   NET DELAY               0.000                 13.131  2       
clock/counter_100hz_300_add_4_15/CI0->clock/counter_100hz_300_add_4_15/CO0
                                          SLICE_R22C4D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
clock/n2450                                                  NET DELAY               0.000                 13.408  2       
clock/counter_100hz_300_add_4_15/CI1->clock/counter_100hz_300_add_4_15/CO1
                                          SLICE_R22C4D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
clock/n977                                                   NET DELAY               0.555                 14.240  2       
clock/counter_100hz_300_add_4_17/CI0->clock/counter_100hz_300_add_4_17/CO0
                                          SLICE_R22C5A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
clock/n2453                                                  NET DELAY               0.000                 14.517  2       
clock/counter_100hz_300_add_4_17/CI1->clock/counter_100hz_300_add_4_17/CO1
                                          SLICE_R22C5A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
clock/n979                                                   NET DELAY               0.000                 14.794  2       
clock/counter_100hz_300_add_4_19/CI0->clock/counter_100hz_300_add_4_19/CO0
                                          SLICE_R22C5B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
clock/n2456                                                  NET DELAY               0.000                 15.071  2       
clock/counter_100hz_300_add_4_19/CI1->clock/counter_100hz_300_add_4_19/CO1
                                          SLICE_R22C5B       CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
clock/n981                                                   NET DELAY               0.000                 15.348  2       
clock/counter_100hz_300_add_4_21/CI0->clock/counter_100hz_300_add_4_21/CO0
                                          SLICE_R22C5C       CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
clock/n2459                                                  NET DELAY               0.000                 15.625  2       
clock/counter_100hz_300_add_4_21/CI1->clock/counter_100hz_300_add_4_21/CO1
                                          SLICE_R22C5C       CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
clock/n983                                                   NET DELAY               0.000                 15.902  2       
clock/counter_100hz_300_add_4_23/CI0->clock/counter_100hz_300_add_4_23/CO0
                                          SLICE_R22C5D       CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
clock/n2462                                                  NET DELAY               0.000                 16.179  2       
clock/counter_100hz_300_add_4_23/CI1->clock/counter_100hz_300_add_4_23/CO1
                                          SLICE_R22C5D       CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
clock/n985                                                   NET DELAY               0.555                 17.011  2       
clock/counter_100hz_300_add_4_25/CI0->clock/counter_100hz_300_add_4_25/CO0
                                          SLICE_R22C6A       CIN0_TO_COUT0_DELAY     0.277                 17.288  2       
clock/n2465                                                  NET DELAY               0.000                 17.288  2       
clock/counter_100hz_300_add_4_25/CI1->clock/counter_100hz_300_add_4_25/CO1
                                          SLICE_R22C6A       CIN1_TO_COUT1_DELAY     0.277                 17.565  2       
clock/n987                                                   NET DELAY               0.000                 17.565  2       
clock/counter_100hz_300_add_4_27/CI0->clock/counter_100hz_300_add_4_27/CO0
                                          SLICE_R22C6B       CIN0_TO_COUT0_DELAY     0.277                 17.842  2       
clock/n2468                                                  NET DELAY               0.000                 17.842  2       
clock/counter_100hz_300_add_4_27/CI1->clock/counter_100hz_300_add_4_27/CO1
                                          SLICE_R22C6B       CIN1_TO_COUT1_DELAY     0.277                 18.119  2       
clock/n989                                                   NET DELAY               0.000                 18.119  2       
clock/counter_100hz_300_add_4_29/CI0->clock/counter_100hz_300_add_4_29/CO0
                                          SLICE_R22C6C       CIN0_TO_COUT0_DELAY     0.277                 18.396  2       
clock/n2471                                                  NET DELAY               0.000                 18.396  2       
clock/counter_100hz_300_add_4_29/CI1->clock/counter_100hz_300_add_4_29/CO1
                                          SLICE_R22C6C       CIN1_TO_COUT1_DELAY     0.277                 18.673  2       
clock/n991                                                   NET DELAY               0.661                 19.334  2       
clock/counter_100hz_300_add_4_31/D0->clock/counter_100hz_300_add_4_31/S0
                                          SLICE_R22C6D       D0_TO_F0_DELAY          0.476                 19.810  1       
clock/n133[29]                                               NET DELAY               0.000                 19.810  1       
clock/counter_100hz_300__i30/D                               ENDPOINT                0.000                 19.810  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  37      
clock/clk_48mhz                                              NET DELAY               5.499                 26.332  37      
{clock/counter_100hz_300__i30/CK   clock/counter_100hz_300__i31/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(19.809)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        6.324  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clock/counter_10khz_302__i1/Q  (SLICE_R13C8A)
Path End         : clock/counter_10khz_302__i29/D  (SLICE_R13C11C)
Source Clock     : clock/clk_48mhz (R)
Destination Clock: clock/clk_48mhz (R)
Logic Level      : 30
Delay Ratio      : 31.0% (route), 69.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.601 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  37      
clock/clk_48mhz                                              NET DELAY               5.499                  5.499  37      
clock/counter_10khz_302__i1/CK                               CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clock/counter_10khz_302__i1/CK->clock/counter_10khz_302__i1/Q
                                          SLICE_R13C8A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
clock/n32_adj_118                                            NET DELAY               2.022                  8.909  1       
clock/counter_10khz_302_add_4_1/C1->clock/counter_10khz_302_add_4_1/CO1
                                          SLICE_R13C8A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
clock/n996                                                   NET DELAY               0.000                  9.252  2       
clock/counter_10khz_302_add_4_3/CI0->clock/counter_10khz_302_add_4_3/CO0
                                          SLICE_R13C8B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
clock/n2384                                                  NET DELAY               0.000                  9.529  2       
clock/counter_10khz_302_add_4_3/CI1->clock/counter_10khz_302_add_4_3/CO1
                                          SLICE_R13C8B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
clock/n998                                                   NET DELAY               0.000                  9.806  2       
clock/counter_10khz_302_add_4_5/CI0->clock/counter_10khz_302_add_4_5/CO0
                                          SLICE_R13C8C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
clock/n2387                                                  NET DELAY               0.000                 10.083  2       
clock/counter_10khz_302_add_4_5/CI1->clock/counter_10khz_302_add_4_5/CO1
                                          SLICE_R13C8C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
clock/n1000                                                  NET DELAY               0.000                 10.360  2       
clock/counter_10khz_302_add_4_7/CI0->clock/counter_10khz_302_add_4_7/CO0
                                          SLICE_R13C8D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
clock/n2390                                                  NET DELAY               0.000                 10.637  2       
clock/counter_10khz_302_add_4_7/CI1->clock/counter_10khz_302_add_4_7/CO1
                                          SLICE_R13C8D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
clock/n1002                                                  NET DELAY               0.555                 11.469  2       
clock/counter_10khz_302_add_4_9/CI0->clock/counter_10khz_302_add_4_9/CO0
                                          SLICE_R13C9A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
clock/n2393                                                  NET DELAY               0.000                 11.746  2       
clock/counter_10khz_302_add_4_9/CI1->clock/counter_10khz_302_add_4_9/CO1
                                          SLICE_R13C9A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
clock/n1004                                                  NET DELAY               0.000                 12.023  2       
clock/counter_10khz_302_add_4_11/CI0->clock/counter_10khz_302_add_4_11/CO0
                                          SLICE_R13C9B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
clock/n2396                                                  NET DELAY               0.000                 12.300  2       
clock/counter_10khz_302_add_4_11/CI1->clock/counter_10khz_302_add_4_11/CO1
                                          SLICE_R13C9B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
clock/n1006                                                  NET DELAY               0.000                 12.577  2       
clock/counter_10khz_302_add_4_13/CI0->clock/counter_10khz_302_add_4_13/CO0
                                          SLICE_R13C9C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
clock/n2399                                                  NET DELAY               0.000                 12.854  2       
clock/counter_10khz_302_add_4_13/CI1->clock/counter_10khz_302_add_4_13/CO1
                                          SLICE_R13C9C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
clock/n1008                                                  NET DELAY               0.000                 13.131  2       
clock/counter_10khz_302_add_4_15/CI0->clock/counter_10khz_302_add_4_15/CO0
                                          SLICE_R13C9D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
clock/n2402                                                  NET DELAY               0.000                 13.408  2       
clock/counter_10khz_302_add_4_15/CI1->clock/counter_10khz_302_add_4_15/CO1
                                          SLICE_R13C9D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
clock/n1010                                                  NET DELAY               0.555                 14.240  2       
clock/counter_10khz_302_add_4_17/CI0->clock/counter_10khz_302_add_4_17/CO0
                                          SLICE_R13C10A      CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
clock/n2405                                                  NET DELAY               0.000                 14.517  2       
clock/counter_10khz_302_add_4_17/CI1->clock/counter_10khz_302_add_4_17/CO1
                                          SLICE_R13C10A      CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
clock/n1012                                                  NET DELAY               0.000                 14.794  2       
clock/counter_10khz_302_add_4_19/CI0->clock/counter_10khz_302_add_4_19/CO0
                                          SLICE_R13C10B      CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
clock/n2408                                                  NET DELAY               0.000                 15.071  2       
clock/counter_10khz_302_add_4_19/CI1->clock/counter_10khz_302_add_4_19/CO1
                                          SLICE_R13C10B      CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
clock/n1014                                                  NET DELAY               0.000                 15.348  2       
clock/counter_10khz_302_add_4_21/CI0->clock/counter_10khz_302_add_4_21/CO0
                                          SLICE_R13C10C      CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
clock/n2411                                                  NET DELAY               0.000                 15.625  2       
clock/counter_10khz_302_add_4_21/CI1->clock/counter_10khz_302_add_4_21/CO1
                                          SLICE_R13C10C      CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
clock/n1016                                                  NET DELAY               0.000                 15.902  2       
clock/counter_10khz_302_add_4_23/CI0->clock/counter_10khz_302_add_4_23/CO0
                                          SLICE_R13C10D      CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
clock/n2414                                                  NET DELAY               0.000                 16.179  2       
clock/counter_10khz_302_add_4_23/CI1->clock/counter_10khz_302_add_4_23/CO1
                                          SLICE_R13C10D      CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
clock/n1018                                                  NET DELAY               0.555                 17.011  2       
clock/counter_10khz_302_add_4_25/CI0->clock/counter_10khz_302_add_4_25/CO0
                                          SLICE_R13C11A      CIN0_TO_COUT0_DELAY     0.277                 17.288  2       
clock/n2417                                                  NET DELAY               0.000                 17.288  2       
clock/counter_10khz_302_add_4_25/CI1->clock/counter_10khz_302_add_4_25/CO1
                                          SLICE_R13C11A      CIN1_TO_COUT1_DELAY     0.277                 17.565  2       
clock/n1020                                                  NET DELAY               0.000                 17.565  2       
clock/counter_10khz_302_add_4_27/CI0->clock/counter_10khz_302_add_4_27/CO0
                                          SLICE_R13C11B      CIN0_TO_COUT0_DELAY     0.277                 17.842  2       
clock/n2420                                                  NET DELAY               0.000                 17.842  2       
clock/counter_10khz_302_add_4_27/CI1->clock/counter_10khz_302_add_4_27/CO1
                                          SLICE_R13C11B      CIN1_TO_COUT1_DELAY     0.277                 18.119  2       
clock/n1022                                                  NET DELAY               0.000                 18.119  2       
clock/counter_10khz_302_add_4_29/CI0->clock/counter_10khz_302_add_4_29/CO0
                                          SLICE_R13C11C      CIN0_TO_COUT0_DELAY     0.277                 18.396  2       
clock/n2423                                                  NET DELAY               0.661                 19.057  2       
clock/counter_10khz_302_add_4_29/D1->clock/counter_10khz_302_add_4_29/S1
                                          SLICE_R13C11C      D1_TO_F1_DELAY          0.476                 19.533  1       
clock/n133_adj_154[28]                                       NET DELAY               0.000                 19.533  1       
clock/counter_10khz_302__i29/D                               ENDPOINT                0.000                 19.533  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  37      
clock/clk_48mhz                                              NET DELAY               5.499                 26.332  37      
{clock/counter_10khz_302__i28/CK   clock/counter_10khz_302__i29/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(19.532)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        6.601  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clock/counter_100hz_300__i1/Q  (SLICE_R22C3A)
Path End         : clock/counter_100hz_300__i29/D  (SLICE_R22C6C)
Source Clock     : clock/clk_48mhz (R)
Destination Clock: clock/clk_48mhz (R)
Logic Level      : 30
Delay Ratio      : 31.0% (route), 69.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.601 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  37      
clock/clk_48mhz                                              NET DELAY               5.499                  5.499  37      
clock/counter_100hz_300__i1/CK                               CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clock/counter_100hz_300__i1/CK->clock/counter_100hz_300__i1/Q
                                          SLICE_R22C3A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
clock/n32_adj_116                                            NET DELAY               2.022                  8.909  1       
clock/counter_100hz_300_add_4_1/C1->clock/counter_100hz_300_add_4_1/CO1
                                          SLICE_R22C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
clock/n963                                                   NET DELAY               0.000                  9.252  2       
clock/counter_100hz_300_add_4_3/CI0->clock/counter_100hz_300_add_4_3/CO0
                                          SLICE_R22C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
clock/n2432                                                  NET DELAY               0.000                  9.529  2       
clock/counter_100hz_300_add_4_3/CI1->clock/counter_100hz_300_add_4_3/CO1
                                          SLICE_R22C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
clock/n965                                                   NET DELAY               0.000                  9.806  2       
clock/counter_100hz_300_add_4_5/CI0->clock/counter_100hz_300_add_4_5/CO0
                                          SLICE_R22C3C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
clock/n2435                                                  NET DELAY               0.000                 10.083  2       
clock/counter_100hz_300_add_4_5/CI1->clock/counter_100hz_300_add_4_5/CO1
                                          SLICE_R22C3C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
clock/n967                                                   NET DELAY               0.000                 10.360  2       
clock/counter_100hz_300_add_4_7/CI0->clock/counter_100hz_300_add_4_7/CO0
                                          SLICE_R22C3D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
clock/n2438                                                  NET DELAY               0.000                 10.637  2       
clock/counter_100hz_300_add_4_7/CI1->clock/counter_100hz_300_add_4_7/CO1
                                          SLICE_R22C3D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
clock/n969                                                   NET DELAY               0.555                 11.469  2       
clock/counter_100hz_300_add_4_9/CI0->clock/counter_100hz_300_add_4_9/CO0
                                          SLICE_R22C4A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
clock/n2441                                                  NET DELAY               0.000                 11.746  2       
clock/counter_100hz_300_add_4_9/CI1->clock/counter_100hz_300_add_4_9/CO1
                                          SLICE_R22C4A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
clock/n971                                                   NET DELAY               0.000                 12.023  2       
clock/counter_100hz_300_add_4_11/CI0->clock/counter_100hz_300_add_4_11/CO0
                                          SLICE_R22C4B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
clock/n2444                                                  NET DELAY               0.000                 12.300  2       
clock/counter_100hz_300_add_4_11/CI1->clock/counter_100hz_300_add_4_11/CO1
                                          SLICE_R22C4B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
clock/n973                                                   NET DELAY               0.000                 12.577  2       
clock/counter_100hz_300_add_4_13/CI0->clock/counter_100hz_300_add_4_13/CO0
                                          SLICE_R22C4C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
clock/n2447                                                  NET DELAY               0.000                 12.854  2       
clock/counter_100hz_300_add_4_13/CI1->clock/counter_100hz_300_add_4_13/CO1
                                          SLICE_R22C4C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
clock/n975                                                   NET DELAY               0.000                 13.131  2       
clock/counter_100hz_300_add_4_15/CI0->clock/counter_100hz_300_add_4_15/CO0
                                          SLICE_R22C4D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
clock/n2450                                                  NET DELAY               0.000                 13.408  2       
clock/counter_100hz_300_add_4_15/CI1->clock/counter_100hz_300_add_4_15/CO1
                                          SLICE_R22C4D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
clock/n977                                                   NET DELAY               0.555                 14.240  2       
clock/counter_100hz_300_add_4_17/CI0->clock/counter_100hz_300_add_4_17/CO0
                                          SLICE_R22C5A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
clock/n2453                                                  NET DELAY               0.000                 14.517  2       
clock/counter_100hz_300_add_4_17/CI1->clock/counter_100hz_300_add_4_17/CO1
                                          SLICE_R22C5A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
clock/n979                                                   NET DELAY               0.000                 14.794  2       
clock/counter_100hz_300_add_4_19/CI0->clock/counter_100hz_300_add_4_19/CO0
                                          SLICE_R22C5B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
clock/n2456                                                  NET DELAY               0.000                 15.071  2       
clock/counter_100hz_300_add_4_19/CI1->clock/counter_100hz_300_add_4_19/CO1
                                          SLICE_R22C5B       CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
clock/n981                                                   NET DELAY               0.000                 15.348  2       
clock/counter_100hz_300_add_4_21/CI0->clock/counter_100hz_300_add_4_21/CO0
                                          SLICE_R22C5C       CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
clock/n2459                                                  NET DELAY               0.000                 15.625  2       
clock/counter_100hz_300_add_4_21/CI1->clock/counter_100hz_300_add_4_21/CO1
                                          SLICE_R22C5C       CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
clock/n983                                                   NET DELAY               0.000                 15.902  2       
clock/counter_100hz_300_add_4_23/CI0->clock/counter_100hz_300_add_4_23/CO0
                                          SLICE_R22C5D       CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
clock/n2462                                                  NET DELAY               0.000                 16.179  2       
clock/counter_100hz_300_add_4_23/CI1->clock/counter_100hz_300_add_4_23/CO1
                                          SLICE_R22C5D       CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
clock/n985                                                   NET DELAY               0.555                 17.011  2       
clock/counter_100hz_300_add_4_25/CI0->clock/counter_100hz_300_add_4_25/CO0
                                          SLICE_R22C6A       CIN0_TO_COUT0_DELAY     0.277                 17.288  2       
clock/n2465                                                  NET DELAY               0.000                 17.288  2       
clock/counter_100hz_300_add_4_25/CI1->clock/counter_100hz_300_add_4_25/CO1
                                          SLICE_R22C6A       CIN1_TO_COUT1_DELAY     0.277                 17.565  2       
clock/n987                                                   NET DELAY               0.000                 17.565  2       
clock/counter_100hz_300_add_4_27/CI0->clock/counter_100hz_300_add_4_27/CO0
                                          SLICE_R22C6B       CIN0_TO_COUT0_DELAY     0.277                 17.842  2       
clock/n2468                                                  NET DELAY               0.000                 17.842  2       
clock/counter_100hz_300_add_4_27/CI1->clock/counter_100hz_300_add_4_27/CO1
                                          SLICE_R22C6B       CIN1_TO_COUT1_DELAY     0.277                 18.119  2       
clock/n989                                                   NET DELAY               0.000                 18.119  2       
clock/counter_100hz_300_add_4_29/CI0->clock/counter_100hz_300_add_4_29/CO0
                                          SLICE_R22C6C       CIN0_TO_COUT0_DELAY     0.277                 18.396  2       
clock/n2471                                                  NET DELAY               0.661                 19.057  2       
clock/counter_100hz_300_add_4_29/D1->clock/counter_100hz_300_add_4_29/S1
                                          SLICE_R22C6C       D1_TO_F1_DELAY          0.476                 19.533  1       
clock/n133[28]                                               NET DELAY               0.000                 19.533  1       
clock/counter_100hz_300__i29/D                               ENDPOINT                0.000                 19.533  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  37      
clock/clk_48mhz                                              NET DELAY               5.499                 26.332  37      
{clock/counter_100hz_300__i28/CK   clock/counter_100hz_300__i29/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(19.532)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        6.601  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clock/counter_10khz_302__i1/Q  (SLICE_R13C8A)
Path End         : clock/counter_10khz_302__i28/D  (SLICE_R13C11C)
Source Clock     : clock/clk_48mhz (R)
Destination Clock: clock/clk_48mhz (R)
Logic Level      : 29
Delay Ratio      : 31.6% (route), 68.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.878 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  37      
clock/clk_48mhz                                              NET DELAY               5.499                  5.499  37      
clock/counter_10khz_302__i1/CK                               CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clock/counter_10khz_302__i1/CK->clock/counter_10khz_302__i1/Q
                                          SLICE_R13C8A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
clock/n32_adj_118                                            NET DELAY               2.022                  8.909  1       
clock/counter_10khz_302_add_4_1/C1->clock/counter_10khz_302_add_4_1/CO1
                                          SLICE_R13C8A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
clock/n996                                                   NET DELAY               0.000                  9.252  2       
clock/counter_10khz_302_add_4_3/CI0->clock/counter_10khz_302_add_4_3/CO0
                                          SLICE_R13C8B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
clock/n2384                                                  NET DELAY               0.000                  9.529  2       
clock/counter_10khz_302_add_4_3/CI1->clock/counter_10khz_302_add_4_3/CO1
                                          SLICE_R13C8B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
clock/n998                                                   NET DELAY               0.000                  9.806  2       
clock/counter_10khz_302_add_4_5/CI0->clock/counter_10khz_302_add_4_5/CO0
                                          SLICE_R13C8C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
clock/n2387                                                  NET DELAY               0.000                 10.083  2       
clock/counter_10khz_302_add_4_5/CI1->clock/counter_10khz_302_add_4_5/CO1
                                          SLICE_R13C8C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
clock/n1000                                                  NET DELAY               0.000                 10.360  2       
clock/counter_10khz_302_add_4_7/CI0->clock/counter_10khz_302_add_4_7/CO0
                                          SLICE_R13C8D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
clock/n2390                                                  NET DELAY               0.000                 10.637  2       
clock/counter_10khz_302_add_4_7/CI1->clock/counter_10khz_302_add_4_7/CO1
                                          SLICE_R13C8D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
clock/n1002                                                  NET DELAY               0.555                 11.469  2       
clock/counter_10khz_302_add_4_9/CI0->clock/counter_10khz_302_add_4_9/CO0
                                          SLICE_R13C9A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
clock/n2393                                                  NET DELAY               0.000                 11.746  2       
clock/counter_10khz_302_add_4_9/CI1->clock/counter_10khz_302_add_4_9/CO1
                                          SLICE_R13C9A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
clock/n1004                                                  NET DELAY               0.000                 12.023  2       
clock/counter_10khz_302_add_4_11/CI0->clock/counter_10khz_302_add_4_11/CO0
                                          SLICE_R13C9B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
clock/n2396                                                  NET DELAY               0.000                 12.300  2       
clock/counter_10khz_302_add_4_11/CI1->clock/counter_10khz_302_add_4_11/CO1
                                          SLICE_R13C9B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
clock/n1006                                                  NET DELAY               0.000                 12.577  2       
clock/counter_10khz_302_add_4_13/CI0->clock/counter_10khz_302_add_4_13/CO0
                                          SLICE_R13C9C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
clock/n2399                                                  NET DELAY               0.000                 12.854  2       
clock/counter_10khz_302_add_4_13/CI1->clock/counter_10khz_302_add_4_13/CO1
                                          SLICE_R13C9C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
clock/n1008                                                  NET DELAY               0.000                 13.131  2       
clock/counter_10khz_302_add_4_15/CI0->clock/counter_10khz_302_add_4_15/CO0
                                          SLICE_R13C9D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
clock/n2402                                                  NET DELAY               0.000                 13.408  2       
clock/counter_10khz_302_add_4_15/CI1->clock/counter_10khz_302_add_4_15/CO1
                                          SLICE_R13C9D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
clock/n1010                                                  NET DELAY               0.555                 14.240  2       
clock/counter_10khz_302_add_4_17/CI0->clock/counter_10khz_302_add_4_17/CO0
                                          SLICE_R13C10A      CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
clock/n2405                                                  NET DELAY               0.000                 14.517  2       
clock/counter_10khz_302_add_4_17/CI1->clock/counter_10khz_302_add_4_17/CO1
                                          SLICE_R13C10A      CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
clock/n1012                                                  NET DELAY               0.000                 14.794  2       
clock/counter_10khz_302_add_4_19/CI0->clock/counter_10khz_302_add_4_19/CO0
                                          SLICE_R13C10B      CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
clock/n2408                                                  NET DELAY               0.000                 15.071  2       
clock/counter_10khz_302_add_4_19/CI1->clock/counter_10khz_302_add_4_19/CO1
                                          SLICE_R13C10B      CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
clock/n1014                                                  NET DELAY               0.000                 15.348  2       
clock/counter_10khz_302_add_4_21/CI0->clock/counter_10khz_302_add_4_21/CO0
                                          SLICE_R13C10C      CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
clock/n2411                                                  NET DELAY               0.000                 15.625  2       
clock/counter_10khz_302_add_4_21/CI1->clock/counter_10khz_302_add_4_21/CO1
                                          SLICE_R13C10C      CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
clock/n1016                                                  NET DELAY               0.000                 15.902  2       
clock/counter_10khz_302_add_4_23/CI0->clock/counter_10khz_302_add_4_23/CO0
                                          SLICE_R13C10D      CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
clock/n2414                                                  NET DELAY               0.000                 16.179  2       
clock/counter_10khz_302_add_4_23/CI1->clock/counter_10khz_302_add_4_23/CO1
                                          SLICE_R13C10D      CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
clock/n1018                                                  NET DELAY               0.555                 17.011  2       
clock/counter_10khz_302_add_4_25/CI0->clock/counter_10khz_302_add_4_25/CO0
                                          SLICE_R13C11A      CIN0_TO_COUT0_DELAY     0.277                 17.288  2       
clock/n2417                                                  NET DELAY               0.000                 17.288  2       
clock/counter_10khz_302_add_4_25/CI1->clock/counter_10khz_302_add_4_25/CO1
                                          SLICE_R13C11A      CIN1_TO_COUT1_DELAY     0.277                 17.565  2       
clock/n1020                                                  NET DELAY               0.000                 17.565  2       
clock/counter_10khz_302_add_4_27/CI0->clock/counter_10khz_302_add_4_27/CO0
                                          SLICE_R13C11B      CIN0_TO_COUT0_DELAY     0.277                 17.842  2       
clock/n2420                                                  NET DELAY               0.000                 17.842  2       
clock/counter_10khz_302_add_4_27/CI1->clock/counter_10khz_302_add_4_27/CO1
                                          SLICE_R13C11B      CIN1_TO_COUT1_DELAY     0.277                 18.119  2       
clock/n1022                                                  NET DELAY               0.661                 18.780  2       
clock/counter_10khz_302_add_4_29/D0->clock/counter_10khz_302_add_4_29/S0
                                          SLICE_R13C11C      D0_TO_F0_DELAY          0.476                 19.256  1       
clock/n133_adj_154[27]                                       NET DELAY               0.000                 19.256  1       
clock/counter_10khz_302__i28/D                               ENDPOINT                0.000                 19.256  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  37      
clock/clk_48mhz                                              NET DELAY               5.499                 26.332  37      
{clock/counter_10khz_302__i28/CK   clock/counter_10khz_302__i29/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(19.255)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        6.878  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clock/counter_100hz_300__i1/Q  (SLICE_R22C3A)
Path End         : clock/counter_100hz_300__i28/D  (SLICE_R22C6C)
Source Clock     : clock/clk_48mhz (R)
Destination Clock: clock/clk_48mhz (R)
Logic Level      : 29
Delay Ratio      : 31.6% (route), 68.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 6.878 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  37      
clock/clk_48mhz                                              NET DELAY               5.499                  5.499  37      
clock/counter_100hz_300__i1/CK                               CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clock/counter_100hz_300__i1/CK->clock/counter_100hz_300__i1/Q
                                          SLICE_R22C3A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
clock/n32_adj_116                                            NET DELAY               2.022                  8.909  1       
clock/counter_100hz_300_add_4_1/C1->clock/counter_100hz_300_add_4_1/CO1
                                          SLICE_R22C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
clock/n963                                                   NET DELAY               0.000                  9.252  2       
clock/counter_100hz_300_add_4_3/CI0->clock/counter_100hz_300_add_4_3/CO0
                                          SLICE_R22C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
clock/n2432                                                  NET DELAY               0.000                  9.529  2       
clock/counter_100hz_300_add_4_3/CI1->clock/counter_100hz_300_add_4_3/CO1
                                          SLICE_R22C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
clock/n965                                                   NET DELAY               0.000                  9.806  2       
clock/counter_100hz_300_add_4_5/CI0->clock/counter_100hz_300_add_4_5/CO0
                                          SLICE_R22C3C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
clock/n2435                                                  NET DELAY               0.000                 10.083  2       
clock/counter_100hz_300_add_4_5/CI1->clock/counter_100hz_300_add_4_5/CO1
                                          SLICE_R22C3C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
clock/n967                                                   NET DELAY               0.000                 10.360  2       
clock/counter_100hz_300_add_4_7/CI0->clock/counter_100hz_300_add_4_7/CO0
                                          SLICE_R22C3D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
clock/n2438                                                  NET DELAY               0.000                 10.637  2       
clock/counter_100hz_300_add_4_7/CI1->clock/counter_100hz_300_add_4_7/CO1
                                          SLICE_R22C3D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
clock/n969                                                   NET DELAY               0.555                 11.469  2       
clock/counter_100hz_300_add_4_9/CI0->clock/counter_100hz_300_add_4_9/CO0
                                          SLICE_R22C4A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
clock/n2441                                                  NET DELAY               0.000                 11.746  2       
clock/counter_100hz_300_add_4_9/CI1->clock/counter_100hz_300_add_4_9/CO1
                                          SLICE_R22C4A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
clock/n971                                                   NET DELAY               0.000                 12.023  2       
clock/counter_100hz_300_add_4_11/CI0->clock/counter_100hz_300_add_4_11/CO0
                                          SLICE_R22C4B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
clock/n2444                                                  NET DELAY               0.000                 12.300  2       
clock/counter_100hz_300_add_4_11/CI1->clock/counter_100hz_300_add_4_11/CO1
                                          SLICE_R22C4B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
clock/n973                                                   NET DELAY               0.000                 12.577  2       
clock/counter_100hz_300_add_4_13/CI0->clock/counter_100hz_300_add_4_13/CO0
                                          SLICE_R22C4C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
clock/n2447                                                  NET DELAY               0.000                 12.854  2       
clock/counter_100hz_300_add_4_13/CI1->clock/counter_100hz_300_add_4_13/CO1
                                          SLICE_R22C4C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
clock/n975                                                   NET DELAY               0.000                 13.131  2       
clock/counter_100hz_300_add_4_15/CI0->clock/counter_100hz_300_add_4_15/CO0
                                          SLICE_R22C4D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
clock/n2450                                                  NET DELAY               0.000                 13.408  2       
clock/counter_100hz_300_add_4_15/CI1->clock/counter_100hz_300_add_4_15/CO1
                                          SLICE_R22C4D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
clock/n977                                                   NET DELAY               0.555                 14.240  2       
clock/counter_100hz_300_add_4_17/CI0->clock/counter_100hz_300_add_4_17/CO0
                                          SLICE_R22C5A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
clock/n2453                                                  NET DELAY               0.000                 14.517  2       
clock/counter_100hz_300_add_4_17/CI1->clock/counter_100hz_300_add_4_17/CO1
                                          SLICE_R22C5A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
clock/n979                                                   NET DELAY               0.000                 14.794  2       
clock/counter_100hz_300_add_4_19/CI0->clock/counter_100hz_300_add_4_19/CO0
                                          SLICE_R22C5B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
clock/n2456                                                  NET DELAY               0.000                 15.071  2       
clock/counter_100hz_300_add_4_19/CI1->clock/counter_100hz_300_add_4_19/CO1
                                          SLICE_R22C5B       CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
clock/n981                                                   NET DELAY               0.000                 15.348  2       
clock/counter_100hz_300_add_4_21/CI0->clock/counter_100hz_300_add_4_21/CO0
                                          SLICE_R22C5C       CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
clock/n2459                                                  NET DELAY               0.000                 15.625  2       
clock/counter_100hz_300_add_4_21/CI1->clock/counter_100hz_300_add_4_21/CO1
                                          SLICE_R22C5C       CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
clock/n983                                                   NET DELAY               0.000                 15.902  2       
clock/counter_100hz_300_add_4_23/CI0->clock/counter_100hz_300_add_4_23/CO0
                                          SLICE_R22C5D       CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
clock/n2462                                                  NET DELAY               0.000                 16.179  2       
clock/counter_100hz_300_add_4_23/CI1->clock/counter_100hz_300_add_4_23/CO1
                                          SLICE_R22C5D       CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
clock/n985                                                   NET DELAY               0.555                 17.011  2       
clock/counter_100hz_300_add_4_25/CI0->clock/counter_100hz_300_add_4_25/CO0
                                          SLICE_R22C6A       CIN0_TO_COUT0_DELAY     0.277                 17.288  2       
clock/n2465                                                  NET DELAY               0.000                 17.288  2       
clock/counter_100hz_300_add_4_25/CI1->clock/counter_100hz_300_add_4_25/CO1
                                          SLICE_R22C6A       CIN1_TO_COUT1_DELAY     0.277                 17.565  2       
clock/n987                                                   NET DELAY               0.000                 17.565  2       
clock/counter_100hz_300_add_4_27/CI0->clock/counter_100hz_300_add_4_27/CO0
                                          SLICE_R22C6B       CIN0_TO_COUT0_DELAY     0.277                 17.842  2       
clock/n2468                                                  NET DELAY               0.000                 17.842  2       
clock/counter_100hz_300_add_4_27/CI1->clock/counter_100hz_300_add_4_27/CO1
                                          SLICE_R22C6B       CIN1_TO_COUT1_DELAY     0.277                 18.119  2       
clock/n989                                                   NET DELAY               0.661                 18.780  2       
clock/counter_100hz_300_add_4_29/D0->clock/counter_100hz_300_add_4_29/S0
                                          SLICE_R22C6C       D0_TO_F0_DELAY          0.476                 19.256  1       
clock/n133[27]                                               NET DELAY               0.000                 19.256  1       
clock/counter_100hz_300__i28/D                               ENDPOINT                0.000                 19.256  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  37      
clock/clk_48mhz                                              NET DELAY               5.499                 26.332  37      
{clock/counter_100hz_300__i28/CK   clock/counter_100hz_300__i29/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(19.255)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        6.878  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
clock/counter_100hz_300__i22/D           |    1.913 ns 
clock/counter_100hz_300__i23/D           |    1.913 ns 
clock/counter_100hz_300__i24/D           |    1.913 ns 
clock/counter_100hz_300__i25/D           |    1.913 ns 
clock/counter_100hz_300__i26/D           |    1.913 ns 
clock/counter_100hz_300__i27/D           |    1.913 ns 
clock/counter_100hz_300__i28/D           |    1.913 ns 
clock/counter_100hz_300__i29/D           |    1.913 ns 
clock/counter_100hz_300__i30/D           |    1.913 ns 
clock/counter_100hz_300__i31/D           |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : clock/counter_100hz_300__i22/Q  (SLICE_R22C5D)
Path End         : clock/counter_100hz_300__i22/D  (SLICE_R22C5D)
Source Clock     : clock/clk_48mhz (R)
Destination Clock: clock/clk_48mhz (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  38      
clock/clk_48mhz                                              NET DELAY        3.084                  3.084  38      
{clock/counter_100hz_300__i22/CK   clock/counter_100hz_300__i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clock/counter_100hz_300__i22/CK->clock/counter_100hz_300__i22/Q
                                          SLICE_R22C5D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
clock/counter_100hz[21]                                      NET DELAY        0.882                  4.745  2       
clock/counter_100hz_300_add_4_23/C0->clock/counter_100hz_300_add_4_23/S0
                                          SLICE_R22C5D       C0_TO_F0_DELAY   0.252                  4.997  1       
clock/n133[21]                                               NET DELAY        0.000                  4.997  1       
clock/counter_100hz_300__i22/D                               ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  38      
clock/clk_48mhz                                              NET DELAY        3.084                  3.084  38      
{clock/counter_100hz_300__i22/CK   clock/counter_100hz_300__i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clock/counter_100hz_300__i23/Q  (SLICE_R22C5D)
Path End         : clock/counter_100hz_300__i23/D  (SLICE_R22C5D)
Source Clock     : clock/clk_48mhz (R)
Destination Clock: clock/clk_48mhz (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  38      
clock/clk_48mhz                                              NET DELAY        3.084                  3.084  38      
{clock/counter_100hz_300__i22/CK   clock/counter_100hz_300__i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clock/counter_100hz_300__i23/CK->clock/counter_100hz_300__i23/Q
                                          SLICE_R22C5D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
clock/counter_100hz[22]                                      NET DELAY        0.882                  4.745  2       
clock/counter_100hz_300_add_4_23/C1->clock/counter_100hz_300_add_4_23/S1
                                          SLICE_R22C5D       C1_TO_F1_DELAY   0.252                  4.997  1       
clock/n133[22]                                               NET DELAY        0.000                  4.997  1       
clock/counter_100hz_300__i23/D                               ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  38      
clock/clk_48mhz                                              NET DELAY        3.084                  3.084  38      
{clock/counter_100hz_300__i22/CK   clock/counter_100hz_300__i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clock/counter_100hz_300__i24/Q  (SLICE_R22C6A)
Path End         : clock/counter_100hz_300__i24/D  (SLICE_R22C6A)
Source Clock     : clock/clk_48mhz (R)
Destination Clock: clock/clk_48mhz (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  38      
clock/clk_48mhz                                              NET DELAY        3.084                  3.084  38      
{clock/counter_100hz_300__i24/CK   clock/counter_100hz_300__i25/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clock/counter_100hz_300__i24/CK->clock/counter_100hz_300__i24/Q
                                          SLICE_R22C6A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
clock/counter_100hz[23]                                      NET DELAY        0.882                  4.745  2       
clock/counter_100hz_300_add_4_25/C0->clock/counter_100hz_300_add_4_25/S0
                                          SLICE_R22C6A       C0_TO_F0_DELAY   0.252                  4.997  1       
clock/n133[23]                                               NET DELAY        0.000                  4.997  1       
clock/counter_100hz_300__i24/D                               ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  38      
clock/clk_48mhz                                              NET DELAY        3.084                  3.084  38      
{clock/counter_100hz_300__i24/CK   clock/counter_100hz_300__i25/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clock/counter_100hz_300__i25/Q  (SLICE_R22C6A)
Path End         : clock/counter_100hz_300__i25/D  (SLICE_R22C6A)
Source Clock     : clock/clk_48mhz (R)
Destination Clock: clock/clk_48mhz (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  38      
clock/clk_48mhz                                              NET DELAY        3.084                  3.084  38      
{clock/counter_100hz_300__i24/CK   clock/counter_100hz_300__i25/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clock/counter_100hz_300__i25/CK->clock/counter_100hz_300__i25/Q
                                          SLICE_R22C6A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
clock/counter_100hz[24]                                      NET DELAY        0.882                  4.745  2       
clock/counter_100hz_300_add_4_25/C1->clock/counter_100hz_300_add_4_25/S1
                                          SLICE_R22C6A       C1_TO_F1_DELAY   0.252                  4.997  1       
clock/n133[24]                                               NET DELAY        0.000                  4.997  1       
clock/counter_100hz_300__i25/D                               ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  38      
clock/clk_48mhz                                              NET DELAY        3.084                  3.084  38      
{clock/counter_100hz_300__i24/CK   clock/counter_100hz_300__i25/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clock/counter_100hz_300__i26/Q  (SLICE_R22C6B)
Path End         : clock/counter_100hz_300__i26/D  (SLICE_R22C6B)
Source Clock     : clock/clk_48mhz (R)
Destination Clock: clock/clk_48mhz (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  38      
clock/clk_48mhz                                              NET DELAY        3.084                  3.084  38      
{clock/counter_100hz_300__i26/CK   clock/counter_100hz_300__i27/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clock/counter_100hz_300__i26/CK->clock/counter_100hz_300__i26/Q
                                          SLICE_R22C6B       CLK_TO_Q0_DELAY  0.779                  3.863  2       
clock/counter_100hz[25]                                      NET DELAY        0.882                  4.745  2       
clock/counter_100hz_300_add_4_27/C0->clock/counter_100hz_300_add_4_27/S0
                                          SLICE_R22C6B       C0_TO_F0_DELAY   0.252                  4.997  1       
clock/n133[25]                                               NET DELAY        0.000                  4.997  1       
clock/counter_100hz_300__i26/D                               ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  38      
clock/clk_48mhz                                              NET DELAY        3.084                  3.084  38      
{clock/counter_100hz_300__i26/CK   clock/counter_100hz_300__i27/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clock/counter_100hz_300__i27/Q  (SLICE_R22C6B)
Path End         : clock/counter_100hz_300__i27/D  (SLICE_R22C6B)
Source Clock     : clock/clk_48mhz (R)
Destination Clock: clock/clk_48mhz (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  38      
clock/clk_48mhz                                              NET DELAY        3.084                  3.084  38      
{clock/counter_100hz_300__i26/CK   clock/counter_100hz_300__i27/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clock/counter_100hz_300__i27/CK->clock/counter_100hz_300__i27/Q
                                          SLICE_R22C6B       CLK_TO_Q1_DELAY  0.779                  3.863  2       
clock/counter_100hz[26]                                      NET DELAY        0.882                  4.745  2       
clock/counter_100hz_300_add_4_27/C1->clock/counter_100hz_300_add_4_27/S1
                                          SLICE_R22C6B       C1_TO_F1_DELAY   0.252                  4.997  1       
clock/n133[26]                                               NET DELAY        0.000                  4.997  1       
clock/counter_100hz_300__i27/D                               ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  38      
clock/clk_48mhz                                              NET DELAY        3.084                  3.084  38      
{clock/counter_100hz_300__i26/CK   clock/counter_100hz_300__i27/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clock/counter_100hz_300__i28/Q  (SLICE_R22C6C)
Path End         : clock/counter_100hz_300__i28/D  (SLICE_R22C6C)
Source Clock     : clock/clk_48mhz (R)
Destination Clock: clock/clk_48mhz (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  38      
clock/clk_48mhz                                              NET DELAY        3.084                  3.084  38      
{clock/counter_100hz_300__i28/CK   clock/counter_100hz_300__i29/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clock/counter_100hz_300__i28/CK->clock/counter_100hz_300__i28/Q
                                          SLICE_R22C6C       CLK_TO_Q0_DELAY  0.779                  3.863  2       
clock/counter_100hz[27]                                      NET DELAY        0.882                  4.745  2       
clock/counter_100hz_300_add_4_29/C0->clock/counter_100hz_300_add_4_29/S0
                                          SLICE_R22C6C       C0_TO_F0_DELAY   0.252                  4.997  1       
clock/n133[27]                                               NET DELAY        0.000                  4.997  1       
clock/counter_100hz_300__i28/D                               ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  38      
clock/clk_48mhz                                              NET DELAY        3.084                  3.084  38      
{clock/counter_100hz_300__i28/CK   clock/counter_100hz_300__i29/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clock/counter_100hz_300__i29/Q  (SLICE_R22C6C)
Path End         : clock/counter_100hz_300__i29/D  (SLICE_R22C6C)
Source Clock     : clock/clk_48mhz (R)
Destination Clock: clock/clk_48mhz (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  38      
clock/clk_48mhz                                              NET DELAY        3.084                  3.084  38      
{clock/counter_100hz_300__i28/CK   clock/counter_100hz_300__i29/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clock/counter_100hz_300__i29/CK->clock/counter_100hz_300__i29/Q
                                          SLICE_R22C6C       CLK_TO_Q1_DELAY  0.779                  3.863  2       
clock/counter_100hz[28]                                      NET DELAY        0.882                  4.745  2       
clock/counter_100hz_300_add_4_29/C1->clock/counter_100hz_300_add_4_29/S1
                                          SLICE_R22C6C       C1_TO_F1_DELAY   0.252                  4.997  1       
clock/n133[28]                                               NET DELAY        0.000                  4.997  1       
clock/counter_100hz_300__i29/D                               ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  38      
clock/clk_48mhz                                              NET DELAY        3.084                  3.084  38      
{clock/counter_100hz_300__i28/CK   clock/counter_100hz_300__i29/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clock/counter_100hz_300__i30/Q  (SLICE_R22C6D)
Path End         : clock/counter_100hz_300__i30/D  (SLICE_R22C6D)
Source Clock     : clock/clk_48mhz (R)
Destination Clock: clock/clk_48mhz (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  38      
clock/clk_48mhz                                              NET DELAY        3.084                  3.084  38      
{clock/counter_100hz_300__i30/CK   clock/counter_100hz_300__i31/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clock/counter_100hz_300__i30/CK->clock/counter_100hz_300__i30/Q
                                          SLICE_R22C6D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
clock/counter_100hz[29]                                      NET DELAY        0.882                  4.745  2       
clock/counter_100hz_300_add_4_31/C0->clock/counter_100hz_300_add_4_31/S0
                                          SLICE_R22C6D       C0_TO_F0_DELAY   0.252                  4.997  1       
clock/n133[29]                                               NET DELAY        0.000                  4.997  1       
clock/counter_100hz_300__i30/D                               ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  38      
clock/clk_48mhz                                              NET DELAY        3.084                  3.084  38      
{clock/counter_100hz_300__i30/CK   clock/counter_100hz_300__i31/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clock/counter_100hz_300__i31/Q  (SLICE_R22C6D)
Path End         : clock/counter_100hz_300__i31/D  (SLICE_R22C6D)
Source Clock     : clock/clk_48mhz (R)
Destination Clock: clock/clk_48mhz (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  38      
clock/clk_48mhz                                              NET DELAY        3.084                  3.084  38      
{clock/counter_100hz_300__i30/CK   clock/counter_100hz_300__i31/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clock/counter_100hz_300__i31/CK->clock/counter_100hz_300__i31/Q
                                          SLICE_R22C6D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
clock/counter_100hz[30]                                      NET DELAY        0.882                  4.745  2       
clock/counter_100hz_300_add_4_31/C1->clock/counter_100hz_300_add_4_31/S1
                                          SLICE_R22C6D       C1_TO_F1_DELAY   0.252                  4.997  1       
clock/n133[30]                                               NET DELAY        0.000                  4.997  1       
clock/counter_100hz_300__i31/D                               ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clock.hf_osc/CLKHF                        HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  38      
clock/clk_48mhz                                              NET DELAY        3.084                  3.084  38      
{clock/counter_100hz_300__i30/CK   clock/counter_100hz_300__i31/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



