/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [19:0] _03_;
  wire [6:0] _04_;
  wire [14:0] _05_;
  wire [14:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [27:0] celloutsig_1_12z;
  wire [18:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire [15:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_2z ? celloutsig_0_2z : in_data[41];
  assign celloutsig_0_6z = celloutsig_0_5z[0] ? celloutsig_0_2z : in_data[84];
  assign celloutsig_1_9z = celloutsig_1_8z ? _00_ : celloutsig_1_8z;
  assign celloutsig_1_16z = ~(in_data[109] & celloutsig_1_2z);
  assign celloutsig_0_15z = !(celloutsig_0_5z[5] ? celloutsig_0_3z : celloutsig_0_3z);
  assign celloutsig_1_1z = !(in_data[181] ? celloutsig_1_0z : in_data[169]);
  assign celloutsig_0_2z = !(_02_ ? _02_ : _01_);
  assign celloutsig_0_11z = ~((celloutsig_0_1z | celloutsig_0_1z) & (_02_ | celloutsig_0_8z));
  assign celloutsig_1_10z = ~((celloutsig_1_5z[1] | celloutsig_1_2z) & (in_data[119] | celloutsig_1_8z));
  reg [6:0] _15_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _15_ <= 7'h00;
    else _15_ <= in_data[51:45];
  assign { _04_[6:3], _01_, _02_, _04_[0] } = _15_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 20'h00000;
    else _03_ <= { celloutsig_1_12z[26:25], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_2z };
  reg [14:0] _17_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _17_ <= 15'h0000;
    else _17_ <= { in_data[144:135], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign { _05_[14:2], _00_, _05_[0] } = _17_;
  assign celloutsig_0_10z = { celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_4z, _04_[6:3], _01_, _02_, _04_[0], celloutsig_0_7z, celloutsig_0_4z } & { in_data[18:5], celloutsig_0_8z };
  assign celloutsig_0_13z = { celloutsig_0_10z[3:2], _04_[6:3], _01_, _02_, _04_[0] } >= { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[90:88] >= { _04_[4:3], _01_ };
  assign celloutsig_0_7z = { in_data[13:7], celloutsig_0_4z, celloutsig_0_6z, _04_[6:3], _01_, _02_, _04_[0], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z } && { in_data[38:21], celloutsig_0_2z };
  assign celloutsig_0_12z = { in_data[15:13], celloutsig_0_2z } && { celloutsig_0_10z[4:2], celloutsig_0_4z };
  assign celloutsig_1_4z = { _05_[4:2], _00_, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } && { in_data[130:125], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_3z = ! { in_data[21:20], celloutsig_0_2z, _04_[6:3], _01_, _02_, _04_[0], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_9z = celloutsig_0_4z & ~(celloutsig_0_4z);
  assign celloutsig_1_19z = { celloutsig_1_14z[3:2], celloutsig_1_17z } % { 1'h1, _03_[15:14] };
  assign celloutsig_0_5z = in_data[14:2] % { 1'h1, _04_[5:3], _01_, _02_, _04_[0], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_5z = _05_[14:8] % { 1'h1, in_data[168:166], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_11z = celloutsig_1_5z[3:1] % { 1'h1, celloutsig_1_1z, celloutsig_1_10z };
  assign celloutsig_0_14z = celloutsig_0_11z ? { celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_3z } : { 1'h0, celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_1_6z = in_data[157] ? { _05_[11:2], _00_, celloutsig_1_4z, celloutsig_1_0z } : { _05_[7:4], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_2z = in_data[123:113] != in_data[182:172];
  assign celloutsig_0_8z = | { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_0z = ^ in_data[142:131];
  assign celloutsig_1_12z = { in_data[149:143], celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, _05_[14:2], _00_, _05_[0], celloutsig_1_1z, celloutsig_1_0z } >> { _05_[11:5], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_1_7z = { _05_[14:2], _00_, _05_[0], celloutsig_1_2z } >> { _05_[13], _05_[14:2], _00_, _05_[0] };
  assign celloutsig_1_14z = { in_data[160:148], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_8z } >>> { _03_[19:14], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_1_17z = ~((celloutsig_1_16z & in_data[101]) | _03_[7]);
  assign celloutsig_1_18z = ~((_03_[2] & celloutsig_1_17z) | celloutsig_1_5z[0]);
  assign celloutsig_1_8z = ~((celloutsig_1_4z & _05_[7]) | (_00_ & celloutsig_1_1z));
  assign _04_[2:1] = { _01_, _02_ };
  assign _05_[1] = _00_;
  assign { out_data[128], out_data[98:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
