##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ConsolePort_1_Clock_1
		4.2::Critical Path Report for ConsolePort_2_Clock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (ConsolePort_2_Clock_1:R vs. ConsolePort_2_Clock_1:R)
		5.2::Critical Path Report for (ConsolePort_1_Clock_1:R vs. ConsolePort_1_Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: ConsolePort_1_Clock_1  | Frequency: 50.45 MHz  | Target: 12.00 MHz  | 
Clock: ConsolePort_2_Clock_1  | Frequency: 50.45 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK              | N/A                   | Target: 60.00 MHz  | 
Clock: CyILO                  | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                  | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK           | N/A                   | Target: 60.00 MHz  | 
Clock: CyPLL_OUT              | N/A                   | Target: 60.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ConsolePort_1_Clock_1  ConsolePort_1_Clock_1  83333.3          63510       N/A              N/A         N/A              N/A         N/A              N/A         
ConsolePort_2_Clock_1  ConsolePort_2_Clock_1  83333.3          63510       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase         
---------------  ------------  -----------------------  
P1_Latch(0)_PAD  16079         ConsolePort_1_Clock_1:R  
P2_Latch(0)_PAD  19030         ConsolePort_2_Clock_1:R  


                       3.2::Clock to Out
                       -----------------

Port Name     Clock to Out  Clock Name:Phase         
------------  ------------  -----------------------  
P1_D0(0)_PAD  33106         ConsolePort_1_Clock_1:R  
P1_D0(1)_PAD  33184         ConsolePort_1_Clock_1:R  
P1_D1(0)_PAD  32612         ConsolePort_1_Clock_1:R  
P1_D1(1)_PAD  33142         ConsolePort_1_Clock_1:R  
P1_D2(0)_PAD  35490         ConsolePort_1_Clock_1:R  
P1_D2(1)_PAD  34913         ConsolePort_1_Clock_1:R  
P2_D0(0)_PAD  33042         ConsolePort_2_Clock_1:R  
P2_D0(1)_PAD  33789         ConsolePort_2_Clock_1:R  
P2_D1(0)_PAD  33889         ConsolePort_2_Clock_1:R  
P2_D1(1)_PAD  33639         ConsolePort_2_Clock_1:R  
P2_D2(0)_PAD  32706         ConsolePort_2_Clock_1:R  
P2_D2(1)_PAD  33010         ConsolePort_2_Clock_1:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ConsolePort_1_Clock_1
***************************************************
Clock: ConsolePort_1_Clock_1
Frequency: 50.45 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 63510p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -4230
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15594
-------------------------------------   ----- 
End-of-path arrival time (ps)           15594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                                      macrocell40      1250   1250  63510  RISE       1
\ConsolePort_1:Net_294\/main_0                                 macrocell12      3061   4311  63510  RISE       1
\ConsolePort_1:Net_294\/q                                      macrocell12      3350   7661  63510  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell19   2802  10464  63510  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell19   5130  15594  63510  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell20      0  15594  63510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock  datapathcell20      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for ConsolePort_2_Clock_1
***************************************************
Clock: ConsolePort_2_Clock_1
Frequency: 50.45 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 63510p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -4230
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15594
-------------------------------------   ----- 
End-of-path arrival time (ps)           15594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                                      macrocell27      1250   1250  63510  RISE       1
\ConsolePort_2:Net_294\/main_0                                 macrocell5       3061   4311  63510  RISE       1
\ConsolePort_2:Net_294\/q                                      macrocell5       3350   7661  63510  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell9    2802  10464  63510  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell9    5130  15594  63510  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell10      0  15594  63510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock  datapathcell10      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (ConsolePort_2_Clock_1:R vs. ConsolePort_2_Clock_1:R)
***********************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 63510p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -4230
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15594
-------------------------------------   ----- 
End-of-path arrival time (ps)           15594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                                      macrocell27      1250   1250  63510  RISE       1
\ConsolePort_2:Net_294\/main_0                                 macrocell5       3061   4311  63510  RISE       1
\ConsolePort_2:Net_294\/q                                      macrocell5       3350   7661  63510  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell9    2802  10464  63510  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell9    5130  15594  63510  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell10      0  15594  63510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock  datapathcell10      0      0  RISE       1


5.2::Critical Path Report for (ConsolePort_1_Clock_1:R vs. ConsolePort_1_Clock_1:R)
***********************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 63510p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -4230
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15594
-------------------------------------   ----- 
End-of-path arrival time (ps)           15594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                                      macrocell40      1250   1250  63510  RISE       1
\ConsolePort_1:Net_294\/main_0                                 macrocell12      3061   4311  63510  RISE       1
\ConsolePort_1:Net_294\/q                                      macrocell12      3350   7661  63510  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell19   2802  10464  63510  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell19   5130  15594  63510  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell20      0  15594  63510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock  datapathcell20      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 63510p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -4230
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15594
-------------------------------------   ----- 
End-of-path arrival time (ps)           15594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                                      macrocell27      1250   1250  63510  RISE       1
\ConsolePort_2:Net_294\/main_0                                 macrocell5       3061   4311  63510  RISE       1
\ConsolePort_2:Net_294\/q                                      macrocell5       3350   7661  63510  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell9    2802  10464  63510  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell9    5130  15594  63510  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell10      0  15594  63510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock  datapathcell10      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 63510p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -4230
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15594
-------------------------------------   ----- 
End-of-path arrival time (ps)           15594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                                      macrocell40      1250   1250  63510  RISE       1
\ConsolePort_1:Net_294\/main_0                                 macrocell12      3061   4311  63510  RISE       1
\ConsolePort_1:Net_294\/q                                      macrocell12      3350   7661  63510  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell19   2802  10464  63510  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell19   5130  15594  63510  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell20      0  15594  63510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock  datapathcell20      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 66810p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10464
-------------------------------------   ----- 
End-of-path arrival time (ps)           10464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                                      macrocell27     1250   1250  63510  RISE       1
\ConsolePort_2:Net_294\/main_0                                 macrocell5      3061   4311  63510  RISE       1
\ConsolePort_2:Net_294\/q                                      macrocell5      3350   7661  63510  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell9   2802  10464  66810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell9       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 66810p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10464
-------------------------------------   ----- 
End-of-path arrival time (ps)           10464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                                      macrocell40      1250   1250  63510  RISE       1
\ConsolePort_1:Net_294\/main_0                                 macrocell12      3061   4311  63510  RISE       1
\ConsolePort_1:Net_294\/q                                      macrocell12      3350   7661  63510  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell19   2802  10464  66810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell19      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 66839p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10434
-------------------------------------   ----- 
End-of-path arrival time (ps)           10434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                                      macrocell27      1250   1250  63510  RISE       1
\ConsolePort_2:Net_294\/main_0                                 macrocell5       3061   4311  63510  RISE       1
\ConsolePort_2:Net_294\/q                                      macrocell5       3350   7661  63510  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell10   2773  10434  66839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock  datapathcell10      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 66839p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10434
-------------------------------------   ----- 
End-of-path arrival time (ps)           10434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                                      macrocell40      1250   1250  63510  RISE       1
\ConsolePort_1:Net_294\/main_0                                 macrocell12      3061   4311  63510  RISE       1
\ConsolePort_1:Net_294\/q                                      macrocell12      3350   7661  63510  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell20   2773  10434  66839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock  datapathcell20      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 67255p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -4230
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11849
-------------------------------------   ----- 
End-of-path arrival time (ps)           11849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760  67255  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760  67255  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500  67255  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell5   3219   6719  67255  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell5   5130  11849  67255  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell6      0  11849  67255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell6       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 67384p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -4230
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11719
-------------------------------------   ----- 
End-of-path arrival time (ps)           11719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell15      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell15    760    760  67384  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell16      0    760  67384  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell16   2740   3500  67384  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell15   3089   6589  67384  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell15   5130  11719  67384  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell16      0  11719  67384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell16      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 69335p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -2100
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             81233

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11898
-------------------------------------   ----- 
End-of-path arrival time (ps)           11898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell27     1250   1250  63510  RISE       1
\ConsolePort_2:Net_68\/main_0                         macrocell2      3061   4311  69335  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell2      3350   7661  69335  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell1   4237  11898  69335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell1       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 69335p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -2100
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             81233

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11898
-------------------------------------   ----- 
End-of-path arrival time (ps)           11898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                         macrocell40    1250   1250  63510  RISE       1
\ConsolePort_1:Net_68\/main_0                     macrocell9     3061   4311  69335  RISE       1
\ConsolePort_1:Net_68\/q                          macrocell9     3350   7661  69335  RISE       1
\ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/clk_en  controlcell6   4237  11898  69335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/clock            controlcell6        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD2:bSR:StsReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD2:bSR:StsReg\/clock
Path slack     : 69335p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -2100
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             81233

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11898
-------------------------------------   ----- 
End-of-path arrival time (ps)           11898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                macrocell40    1250   1250  63510  RISE       1
\ConsolePort_1:Net_68\/main_0            macrocell9     3061   4311  69335  RISE       1
\ConsolePort_1:Net_68\/q                 macrocell9     3350   7661  69335  RISE       1
\ConsolePort_1:RegD2:bSR:StsReg\/clk_en  statusicell6   4237  11898  69335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:StsReg\/clock                     statusicell6        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 69335p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -2100
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             81233

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11898
-------------------------------------   ----- 
End-of-path arrival time (ps)           11898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                             macrocell40      1250   1250  63510  RISE       1
\ConsolePort_1:Net_68\/main_0                         macrocell9       3061   4311  69335  RISE       1
\ConsolePort_1:Net_68\/q                              macrocell9       3350   7661  69335  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell12   4237  11898  69335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell12      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 69338p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -2100
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             81233

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11896
-------------------------------------   ----- 
End-of-path arrival time (ps)           11896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                         macrocell27    1250   1250  63510  RISE       1
\ConsolePort_2:Net_68\/main_0                     macrocell2     3061   4311  69335  RISE       1
\ConsolePort_2:Net_68\/q                          macrocell2     3350   7661  69335  RISE       1
\ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/clk_en  controlcell1   4235  11896  69338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD2:bSR:StsReg\/clk_en
Capture Clock  : \ConsolePort_2:RegD2:bSR:StsReg\/clock
Path slack     : 69338p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -2100
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             81233

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11896
-------------------------------------   ----- 
End-of-path arrival time (ps)           11896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                macrocell27    1250   1250  63510  RISE       1
\ConsolePort_2:Net_68\/main_0            macrocell2     3061   4311  69335  RISE       1
\ConsolePort_2:Net_68\/q                 macrocell2     3350   7661  69335  RISE       1
\ConsolePort_2:RegD2:bSR:StsReg\/clk_en  statusicell1   4235  11896  69338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:StsReg\/clock                     statusicell1        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 69338p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -2100
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             81233

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11896
-------------------------------------   ----- 
End-of-path arrival time (ps)           11896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell27     1250   1250  63510  RISE       1
\ConsolePort_2:Net_68\/main_0                         macrocell2      3061   4311  69335  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell2      3350   7661  69335  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell2   4235  11896  69338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell2       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 69338p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -2100
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             81233

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11896
-------------------------------------   ----- 
End-of-path arrival time (ps)           11896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                             macrocell40      1250   1250  63510  RISE       1
\ConsolePort_1:Net_68\/main_0                         macrocell9       3061   4311  69335  RISE       1
\ConsolePort_1:Net_68\/q                              macrocell9       3350   7661  69335  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell11   4235  11896  69338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell11      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 70095p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                                -500
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12738
-------------------------------------   ----- 
End-of-path arrival time (ps)           12738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell19      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell19    760    760  66919  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell20      0    760  66919  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell20   2740   3500  66919  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:status_tc\/main_1         macrocell13      3574   7074  70095  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:status_tc\/q              macrocell13      3350  10424  70095  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell10    2314  12738  70095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/clock    statusicell10       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 70218p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7055
-------------------------------------   ---- 
End-of-path arrival time (ps)           7055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell19      0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell19    760    760  66919  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell20      0    760  66919  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell20   2740   3500  66919  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell20   3555   7055  70218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock  datapathcell20      0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 70219p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7054
-------------------------------------   ---- 
End-of-path arrival time (ps)           7054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell19      0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell19    760    760  66919  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell20      0    760  66919  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell20   2740   3500  66919  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell19   3554   7054  70219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell19      0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 70421p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                                -500
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12412
-------------------------------------   ----- 
End-of-path arrival time (ps)           12412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell9       0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell9     760    760  67239  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell10      0    760  67239  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell10   2740   3500  67239  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:status_tc\/main_1         macrocell6       3239   6739  70421  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:status_tc\/q              macrocell6       3350  10089  70421  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell5     2323  12412  70421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/clock    statusicell5        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 70443p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -2100
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             81233

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10791
-------------------------------------   ----- 
End-of-path arrival time (ps)           10791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                         macrocell27    1250   1250  63510  RISE       1
\ConsolePort_2:Net_68\/main_0                     macrocell2     3061   4311  69335  RISE       1
\ConsolePort_2:Net_68\/q                          macrocell2     3350   7661  69335  RISE       1
\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/clk_en  controlcell4   3129  10791  70443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/clock            controlcell4        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD1:bSR:StsReg\/clk_en
Capture Clock  : \ConsolePort_2:RegD1:bSR:StsReg\/clock
Path slack     : 70443p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -2100
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             81233

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10791
-------------------------------------   ----- 
End-of-path arrival time (ps)           10791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                macrocell27    1250   1250  63510  RISE       1
\ConsolePort_2:Net_68\/main_0            macrocell2     3061   4311  69335  RISE       1
\ConsolePort_2:Net_68\/q                 macrocell2     3350   7661  69335  RISE       1
\ConsolePort_2:RegD1:bSR:StsReg\/clk_en  statusicell4   3129  10791  70443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:StsReg\/clock                     statusicell4        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 70443p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -2100
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             81233

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10791
-------------------------------------   ----- 
End-of-path arrival time (ps)           10791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell27     1250   1250  63510  RISE       1
\ConsolePort_2:Net_68\/main_0                         macrocell2      3061   4311  69335  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell2      3350   7661  69335  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell8   3129  10791  70443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell8       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 70443p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -2100
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             81233

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10791
-------------------------------------   ----- 
End-of-path arrival time (ps)           10791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                             macrocell40      1250   1250  63510  RISE       1
\ConsolePort_1:Net_68\/main_0                         macrocell9       3061   4311  69335  RISE       1
\ConsolePort_1:Net_68\/q                              macrocell9       3350   7661  69335  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell17   3129  10791  70443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell17      0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 70445p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -2100
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             81233

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10788
-------------------------------------   ----- 
End-of-path arrival time (ps)           10788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell27     1250   1250  63510  RISE       1
\ConsolePort_2:Net_68\/main_0                         macrocell2      3061   4311  69335  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell2      3350   7661  69335  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell7   3127  10788  70445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell7       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 70445p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -2100
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             81233

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10788
-------------------------------------   ----- 
End-of-path arrival time (ps)           10788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                         macrocell40    1250   1250  63510  RISE       1
\ConsolePort_1:Net_68\/main_0                     macrocell9     3061   4311  69335  RISE       1
\ConsolePort_1:Net_68\/q                          macrocell9     3350   7661  69335  RISE       1
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clk_en  controlcell9   3127  10788  70445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clock            controlcell9        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD1:bSR:StsReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD1:bSR:StsReg\/clock
Path slack     : 70445p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -2100
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             81233

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10788
-------------------------------------   ----- 
End-of-path arrival time (ps)           10788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                macrocell40    1250   1250  63510  RISE       1
\ConsolePort_1:Net_68\/main_0            macrocell9     3061   4311  69335  RISE       1
\ConsolePort_1:Net_68\/q                 macrocell9     3350   7661  69335  RISE       1
\ConsolePort_1:RegD1:bSR:StsReg\/clk_en  statusicell9   3127  10788  70445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:StsReg\/clock                     statusicell9        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 70445p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -2100
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             81233

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10788
-------------------------------------   ----- 
End-of-path arrival time (ps)           10788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                             macrocell40      1250   1250  63510  RISE       1
\ConsolePort_1:Net_68\/main_0                         macrocell9       3061   4311  69335  RISE       1
\ConsolePort_1:Net_68\/q                              macrocell9       3350   7661  69335  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell18   3127  10788  70445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell18      0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 70456p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                                -500
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12378
-------------------------------------   ----- 
End-of-path arrival time (ps)           12378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5    760    760  67255  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0    760  67255  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   2740   3500  67255  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:status_tc\/main_1         macrocell4      3220   6720  70456  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:status_tc\/q              macrocell4      3350  10070  70456  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2308  12378  70456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/clock      statusicell3        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD0:bSR:StsReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD0:bSR:StsReg\/clock
Path slack     : 70514p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -2100
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             81233

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10720
-------------------------------------   ----- 
End-of-path arrival time (ps)           10720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                macrocell40    1250   1250  63510  RISE       1
\ConsolePort_1:Net_68\/main_0            macrocell9     3061   4311  69335  RISE       1
\ConsolePort_1:Net_68\/q                 macrocell9     3350   7661  69335  RISE       1
\ConsolePort_1:RegD0:bSR:StsReg\/clk_en  statusicell7   3059  10720  70514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:StsReg\/clock                     statusicell7        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 70514p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -2100
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             81233

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10720
-------------------------------------   ----- 
End-of-path arrival time (ps)           10720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                             macrocell40      1250   1250  63510  RISE       1
\ConsolePort_1:Net_68\/main_0                         macrocell9       3061   4311  69335  RISE       1
\ConsolePort_1:Net_68\/q                              macrocell9       3350   7661  69335  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell14   3059  10720  70514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell14      0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 70517p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -2100
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             81233

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10717
-------------------------------------   ----- 
End-of-path arrival time (ps)           10717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                         macrocell40    1250   1250  63510  RISE       1
\ConsolePort_1:Net_68\/main_0                     macrocell9     3061   4311  69335  RISE       1
\ConsolePort_1:Net_68\/q                          macrocell9     3350   7661  69335  RISE       1
\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/clk_en  controlcell7   3055  10717  70517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/clock            controlcell7        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 70517p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -2100
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             81233

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10717
-------------------------------------   ----- 
End-of-path arrival time (ps)           10717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                             macrocell40      1250   1250  63510  RISE       1
\ConsolePort_1:Net_68\/main_0                         macrocell9       3061   4311  69335  RISE       1
\ConsolePort_1:Net_68\/q                              macrocell9       3350   7661  69335  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell13   3055  10717  70517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell13      0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 70539p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6734
-------------------------------------   ---- 
End-of-path arrival time (ps)           6734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell9       0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell9     760    760  67239  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell10      0    760  67239  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell10   2740   3500  67239  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell9    3234   6734  70539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell9       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 70546p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -2100
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             81233

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10687
-------------------------------------   ----- 
End-of-path arrival time (ps)           10687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell27     1250   1250  63510  RISE       1
\ConsolePort_2:Net_68\/main_0                         macrocell2      3061   4311  69335  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell2      3350   7661  69335  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell3   3026  10687  70546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell3       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 70549p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -2100
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             81233

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10684
-------------------------------------   ----- 
End-of-path arrival time (ps)           10684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                         macrocell27    1250   1250  63510  RISE       1
\ConsolePort_2:Net_68\/main_0                     macrocell2     3061   4311  69335  RISE       1
\ConsolePort_2:Net_68\/q                          macrocell2     3350   7661  69335  RISE       1
\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/clk_en  controlcell2   3023  10684  70549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/clock            controlcell2        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD0:bSR:StsReg\/clk_en
Capture Clock  : \ConsolePort_2:RegD0:bSR:StsReg\/clock
Path slack     : 70549p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -2100
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             81233

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10684
-------------------------------------   ----- 
End-of-path arrival time (ps)           10684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                macrocell27    1250   1250  63510  RISE       1
\ConsolePort_2:Net_68\/main_0            macrocell2     3061   4311  69335  RISE       1
\ConsolePort_2:Net_68\/q                 macrocell2     3350   7661  69335  RISE       1
\ConsolePort_2:RegD0:bSR:StsReg\/clk_en  statusicell2   3023  10684  70549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:StsReg\/clock                     statusicell2        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 70549p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -2100
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             81233

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10684
-------------------------------------   ----- 
End-of-path arrival time (ps)           10684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell27     1250   1250  63510  RISE       1
\ConsolePort_2:Net_68\/main_0                         macrocell2      3061   4311  69335  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell2      3350   7661  69335  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell4   3023  10684  70549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell4       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 70554p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6719
-------------------------------------   ---- 
End-of-path arrival time (ps)           6719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell9       0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell9     760    760  67239  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell10      0    760  67239  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell10   2740   3500  67239  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell10   3219   6719  70554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock  datapathcell10      0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 70555p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6719
-------------------------------------   ---- 
End-of-path arrival time (ps)           6719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760  67255  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760  67255  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500  67255  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell5   3219   6719  70555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 70562p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6711
-------------------------------------   ---- 
End-of-path arrival time (ps)           6711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760  67255  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760  67255  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500  67255  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell6   3211   6711  70562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell6       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 70565p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                                -500
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12268
-------------------------------------   ----- 
End-of-path arrival time (ps)           12268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell15      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell15    760    760  67384  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell16      0    760  67384  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell16   2740   3500  67384  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:status_tc\/main_1         macrocell11      3095   6595  70565  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:status_tc\/q              macrocell11      3350   9945  70565  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell8     2323  12268  70565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/clock      statusicell8        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 70684p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6589
-------------------------------------   ---- 
End-of-path arrival time (ps)           6589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell15      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell15    760    760  67384  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell16      0    760  67384  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell16   2740   3500  67384  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell15   3089   6589  70684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell15      0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 70835p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6438
-------------------------------------   ---- 
End-of-path arrival time (ps)           6438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell15      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell15    760    760  67384  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell16      0    760  67384  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell16   2740   3500  67384  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell16   2938   6438  70835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell16      0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 71098p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6175
-------------------------------------   ---- 
End-of-path arrival time (ps)           6175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell20         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_3493/q                                                   macrocell20     1250   1250  67798  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell5   4925   6175  71098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3417/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 71571p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_3417/q                                                   macrocell33      1250   1250  68271  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell15   4452   5702  71571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell15      0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3417/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 71627p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5646
-------------------------------------   ---- 
End-of-path arrival time (ps)           5646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_3417/q                                                   macrocell33      1250   1250  68271  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell16   4396   5646  71627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell16      0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 72070p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5203
-------------------------------------   ---- 
End-of-path arrival time (ps)           5203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell20         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_3493/q                                                   macrocell20     1250   1250  67798  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell6   3953   5203  72070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell6       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 72719p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4555
-------------------------------------   ---- 
End-of-path arrival time (ps)           4555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell36         0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q             macrocell36      1250   1250  69419  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell19   3305   4555  72719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell19      0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 72738p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4536
-------------------------------------   ---- 
End-of-path arrival time (ps)           4536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell36         0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q             macrocell36      1250   1250  69419  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell20   3286   4536  72738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock  datapathcell20      0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:Net_61\/main_1
Capture Clock  : \ConsolePort_1:Net_61\/clock_0
Path slack     : 72885p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6939
-------------------------------------   ---- 
End-of-path arrival time (ps)           6939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell19      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell19    760    760  66919  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell20      0    760  66919  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell20   2740   3500  66919  RISE       1
\ConsolePort_1:Net_61\/main_1                                macrocell35      3439   6939  72885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_61\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_4
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 72895p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6929
-------------------------------------   ---- 
End-of-path arrival time (ps)           6929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell19      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell19    760    760  66919  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell20      0    760  66919  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell20   2740   3500  66919  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_4      macrocell36      3429   6929  72895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell36         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_3
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 72895p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6929
-------------------------------------   ---- 
End-of-path arrival time (ps)           6929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell19      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell19    760    760  66919  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell20      0    760  66919  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell20   2740   3500  66919  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_3      macrocell37      3429   6929  72895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell37         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 72921p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell16         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q             macrocell16     1250   1250  69747  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell6   3103   4353  72921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell6       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 72936p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell23         0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q             macrocell23      1250   1250  69758  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell10   3088   4338  72936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/clock  datapathcell10      0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 72958p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell29         0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q             macrocell29      1250   1250  69771  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell16   3066   4316  72958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell16      0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 73047p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4227
-------------------------------------   ---- 
End-of-path arrival time (ps)           4227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell16         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q             macrocell16     1250   1250  69747  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell5   2977   4227  73047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 73058p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell23         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q             macrocell23     1250   1250  69758  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell9   2965   4215  73058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell9       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 73071p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell29         0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q             macrocell29      1250   1250  69771  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell15   2952   4202  73071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell15      0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_4
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 73085p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6739
-------------------------------------   ---- 
End-of-path arrival time (ps)           6739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell9       0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell9     760    760  67239  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell10      0    760  67239  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell10   2740   3500  67239  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_4      macrocell23      3239   6739  73085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell23         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_3
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 73085p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6739
-------------------------------------   ---- 
End-of-path arrival time (ps)           6739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell9       0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell9     760    760  67239  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell10      0    760  67239  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell10   2740   3500  67239  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_3      macrocell24      3239   6739  73085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell24         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:Net_61\/main_1
Capture Clock  : \ConsolePort_2:Net_61\/clock_0
Path slack     : 73088p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6736
-------------------------------------   ---- 
End-of-path arrival time (ps)           6736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/clock  datapathcell9       0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell9     760    760  67239  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell10      0    760  67239  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell10   2740   3500  67239  RISE       1
\ConsolePort_2:Net_61\/main_1                                macrocell22      3236   6736  73088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_61\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_3
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 73094p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6730
-------------------------------------   ---- 
End-of-path arrival time (ps)           6730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5    760    760  67255  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0    760  67255  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   2740   3500  67255  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_3      macrocell16     3230   6730  73094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell16         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_2
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 73094p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6730
-------------------------------------   ---- 
End-of-path arrival time (ps)           6730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5    760    760  67255  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0    760  67255  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   2740   3500  67255  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_2      macrocell17     3230   6730  73094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell17         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 73309p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4014
-------------------------------------   ---- 
End-of-path arrival time (ps)           4014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clock            controlcell9        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/control_0      controlcell9     1210   1210  73309  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell17   2804   4014  73309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell17      0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 73319p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4004
-------------------------------------   ---- 
End-of-path arrival time (ps)           4004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/clock            controlcell4        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/control_0      controlcell4    1210   1210  73319  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell7   2794   4004  73319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell7       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 73319p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4004
-------------------------------------   ---- 
End-of-path arrival time (ps)           4004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/clock            controlcell6        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/control_0      controlcell6     1210   1210  73319  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell11   2794   4004  73319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell11      0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 73326p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3998
-------------------------------------   ---- 
End-of-path arrival time (ps)           3998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/clock            controlcell7        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/control_0      controlcell7     1210   1210  73326  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell14   2788   3998  73326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell14      0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 73330p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3993
-------------------------------------   ---- 
End-of-path arrival time (ps)           3993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/clock            controlcell7        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/control_0      controlcell7     1210   1210  73326  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell13   2783   3993  73330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell13      0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 73330p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3993
-------------------------------------   ---- 
End-of-path arrival time (ps)           3993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clock            controlcell9        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/control_0      controlcell9     1210   1210  73309  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell18   2783   3993  73330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell18      0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 73345p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3978
-------------------------------------   ---- 
End-of-path arrival time (ps)           3978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/clock            controlcell4        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/control_0      controlcell4    1210   1210  73319  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell8   2768   3978  73345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell8       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 73345p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3978
-------------------------------------   ---- 
End-of-path arrival time (ps)           3978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/clock            controlcell6        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/control_0      controlcell6     1210   1210  73319  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell12   2768   3978  73345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell12      0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 73404p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3920
-------------------------------------   ---- 
End-of-path arrival time (ps)           3920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210  73404  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell3   2710   3920  73404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell3       0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 73424p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3900
-------------------------------------   ---- 
End-of-path arrival time (ps)           3900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210  73404  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell4   2690   3900  73424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell4       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 73510p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3813
-------------------------------------   ---- 
End-of-path arrival time (ps)           3813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/control_0      controlcell1    1210   1210  73510  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell1   2603   3813  73510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell1       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 73513p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -6010
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             77323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3810
-------------------------------------   ---- 
End-of-path arrival time (ps)           3810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/control_0      controlcell1    1210   1210  73510  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell2   2600   3810  73513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell2       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_4
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 73643p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6180
-------------------------------------   ---- 
End-of-path arrival time (ps)           6180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell20         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3493/q                                             macrocell20   1250   1250  67798  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_4  macrocell16   4930   6180  73643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell16         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_3
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 73643p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6180
-------------------------------------   ---- 
End-of-path arrival time (ps)           6180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell20         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3493/q                                             macrocell20   1250   1250  67798  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_3  macrocell17   4930   6180  73643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell17         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : Net_3493/main_1
Capture Clock  : Net_3493/clock_0
Path slack     : 73643p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6180
-------------------------------------   ---- 
End-of-path arrival time (ps)           6180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell20         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_3493/q       macrocell20   1250   1250  67798  RISE       1
Net_3493/main_1  macrocell20   4930   6180  73643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell20         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_4
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 74019p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5804
-------------------------------------   ---- 
End-of-path arrival time (ps)           5804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell15      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell15    760    760  67384  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell16      0    760  67384  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell16   2740   3500  67384  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_4      macrocell29      2304   5804  74019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell29         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_3
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 74019p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5804
-------------------------------------   ---- 
End-of-path arrival time (ps)           5804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell15      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell15    760    760  67384  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell16      0    760  67384  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell16   2740   3500  67384  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_3      macrocell30      2304   5804  74019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell30         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3417/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_0
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 74186p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3417/q                                             macrocell33   1250   1250  68271  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_0  macrocell29   4388   5638  74186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell29         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3417/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_0
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 74186p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3417/q                                             macrocell33   1250   1250  68271  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_0  macrocell30   4388   5638  74186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell30         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3417/q
Path End       : Net_3417/main_1
Capture Clock  : Net_3417/clock_0
Path slack     : 74186p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_3417/q       macrocell33   1250   1250  68271  RISE       1
Net_3417/main_1  macrocell33   4388   5638  74186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockSync:genblk1[0]:INST\/out
Path End       : \ConsolePort_2:Net_288\/main_0
Capture Clock  : \ConsolePort_2:Net_288\/clock_0
Path slack     : 74950p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockSync:genblk1[0]:INST\/clock            synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockSync:genblk1[0]:INST\/out  synccell      1020   1020  74950  RISE       1
\ConsolePort_2:Net_288\/main_0                 macrocell27   3853   4873  74950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_2
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 75270p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4553
-------------------------------------   ---- 
End-of-path arrival time (ps)           4553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell36         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q       macrocell36   1250   1250  69419  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_2  macrocell36   3303   4553  75270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell36         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_1
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 75270p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4553
-------------------------------------   ---- 
End-of-path arrival time (ps)           4553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell36         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q       macrocell36   1250   1250  69419  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_1  macrocell37   3303   4553  75270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell37         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_3
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 75311p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell34         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/q           macrocell34   1250   1250  72652  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_3  macrocell36   3262   4512  75311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell36         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_2
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 75311p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell34         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/q           macrocell34   1250   1250  72652  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_2  macrocell37   3262   4512  75311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell37         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_1:Net_61\/main_0
Capture Clock  : \ConsolePort_1:Net_61\/clock_0
Path slack     : 75316p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4507
-------------------------------------   ---- 
End-of-path arrival time (ps)           4507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell34         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/q  macrocell34   1250   1250  72652  RISE       1
\ConsolePort_1:Net_61\/main_0                   macrocell35   3257   4507  75316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_61\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/q
Path End       : \ConsolePort_2:Net_288\/main_3
Capture Clock  : \ConsolePort_2:Net_288\/clock_0
Path slack     : 75320p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4504
-------------------------------------   ---- 
End-of-path arrival time (ps)           4504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/clock_0   macrocell26         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/q  macrocell26   1250   1250  75320  RISE       1
\ConsolePort_2:Net_288\/main_3                      macrocell27   3254   4504  75320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/q
Path End       : \ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/main_0
Capture Clock  : \ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/clock_0
Path slack     : 75330p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/clock_0   macrocell26         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/q       macrocell26   1250   1250  75320  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/main_0  macrocell25   3243   4493  75330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/clock_0   macrocell25         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:run_mode\/main_0
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:run_mode\/clock_0
Path slack     : 75406p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4417
-------------------------------------   ---- 
End-of-path arrival time (ps)           4417
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                                model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  75406  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/main_0                     macrocell21    3207   4417  75406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell21         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_2:Net_61\/main_0
Capture Clock  : \ConsolePort_2:Net_61\/clock_0
Path slack     : 75481p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell21         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/q  macrocell21   1250   1250  72831  RISE       1
\ConsolePort_2:Net_61\/main_0                   macrocell22   3093   4343  75481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_61\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_1
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 75481p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell16         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q       macrocell16   1250   1250  69747  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_1  macrocell16   3092   4342  75481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell16         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_0
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 75481p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell16         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q       macrocell16   1250   1250  69747  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_0  macrocell17   3092   4342  75481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell17         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_2
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 75488p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell23         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q       macrocell23   1250   1250  69758  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_2  macrocell23   3085   4335  75488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell23         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_1
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 75488p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell23         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q       macrocell23   1250   1250  69758  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_1  macrocell24   3085   4335  75488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell24         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_3
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 75494p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell21         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/q           macrocell21   1250   1250  72831  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_3  macrocell23   3079   4329  75494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell23         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_2
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 75494p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell21         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/q           macrocell21   1250   1250  72831  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_2  macrocell24   3079   4329  75494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell24         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_0
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 75505p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                                macrocell27   1250   1250  63510  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_0  macrocell23   3068   4318  75505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell23         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_0
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 75505p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                                macrocell27   1250   1250  63510  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_0  macrocell24   3068   4318  75505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell24         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_0
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 75505p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                                macrocell40   1250   1250  63510  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_0  macrocell36   3068   4318  75505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell36         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_0
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 75505p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                                macrocell40   1250   1250  63510  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_0  macrocell37   3068   4318  75505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell37         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:Net_288\/main_1
Capture Clock  : \ConsolePort_2:Net_288\/clock_0
Path slack     : 75512p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4311
-------------------------------------   ---- 
End-of-path arrival time (ps)           4311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q       macrocell27   1250   1250  63510  RISE       1
\ConsolePort_2:Net_288\/main_1  macrocell27   3061   4311  75512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:Net_288\/main_1
Capture Clock  : \ConsolePort_1:Net_288\/clock_0
Path slack     : 75512p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4311
-------------------------------------   ---- 
End-of-path arrival time (ps)           4311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q       macrocell40   1250   1250  63510  RISE       1
\ConsolePort_1:Net_288\/main_1  macrocell40   3061   4311  75512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_2
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 75516p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q       macrocell29   1250   1250  69771  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_2  macrocell29   3058   4308  75516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell29         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_1
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 75516p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q       macrocell29   1250   1250  69771  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_1  macrocell30   3058   4308  75516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell30         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockSync:genblk1[0]:INST\/out
Path End       : \ConsolePort_1:Net_288\/main_0
Capture Clock  : \ConsolePort_1:Net_288\/clock_0
Path slack     : 75682p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockSync:genblk1[0]:INST\/clock            synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockSync:genblk1[0]:INST\/out  synccell      1020   1020  75682  RISE       1
\ConsolePort_1:Net_288\/main_0                 macrocell40   3121   4141  75682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockSync:genblk1[0]:INST\/out
Path End       : \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/main_0
Capture Clock  : \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/clock_0
Path slack     : 75692p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockSync:genblk1[0]:INST\/clock            synccell            0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockSync:genblk1[0]:INST\/out            synccell      1020   1020  75682  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/main_0  macrocell39   3111   4131  75692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/clock_0   macrocell39         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_1
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 75770p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                             clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                              model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8   1210   1210  75770  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_1                 macrocell29    2844   4054  75770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell29         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_1:WinTimer:TimerUDB:run_mode\/main_0
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:run_mode\/clock_0
Path slack     : 75788p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                             clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                              model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8   1210   1210  75770  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:run_mode\/main_0                     macrocell28    2825   4035  75788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:run_mode\/clock_0         macrocell28         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockSync:genblk1[0]:INST\/out
Path End       : \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/main_0
Capture Clock  : \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/clock_0
Path slack     : 75877p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockSync:genblk1[0]:INST\/clock            synccell            0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockSync:genblk1[0]:INST\/out            synccell      1020   1020  74950  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/main_0  macrocell26   2926   3946  75877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/clock_0   macrocell26         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/q
Path End       : \ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/main_0
Capture Clock  : \ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/clock_0
Path slack     : 75969p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/clock_0   macrocell39         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/q       macrocell39   1250   1250  75969  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/main_0  macrocell38   2604   3854  75969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/clock_0   macrocell38         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/q
Path End       : \ConsolePort_1:Net_288\/main_3
Capture Clock  : \ConsolePort_1:Net_288\/clock_0
Path slack     : 75971p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/clock_0   macrocell39         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/q  macrocell39   1250   1250  75969  RISE       1
\ConsolePort_1:Net_288\/main_3                      macrocell40   2602   3852  75971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:run_mode\/main_0
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:run_mode\/clock_0
Path slack     : 75973p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                               clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell10       0      0  RISE       1

Data path
pin name                                                                model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell10   1210   1210  75973  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/main_0                     macrocell34     2640   3850  75973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell34         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_1
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 75975p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                               clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell10       0      0  RISE       1

Data path
pin name                                                                model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell10   1210   1210  75973  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_1                 macrocell36     2638   3848  75975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell36         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_3
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 75982p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:run_mode\/clock_0         macrocell28         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:run_mode\/q           macrocell28   1250   1250  73320  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_3  macrocell29   2592   3842  75982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell29         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_2
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 75982p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:run_mode\/clock_0         macrocell28         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:run_mode\/q           macrocell28   1250   1250  73320  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_2  macrocell30   2592   3842  75982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell30         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_0
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 75985p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                             clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell3        0      0  RISE       1

Data path
pin name                                                              model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  75985  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_0                 macrocell16    2629   3839  75985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell16         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_2
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 75991p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:run_mode\/clock_0         macrocell15         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:run_mode\/q           macrocell15   1250   1250  73346  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_2  macrocell16   2582   3832  75991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell16         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_1
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 75991p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:run_mode\/clock_0         macrocell15         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:run_mode\/q           macrocell15   1250   1250  73346  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_1  macrocell17   2582   3832  75991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell17         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_2:WinTimer:TimerUDB:run_mode\/main_0
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:run_mode\/clock_0
Path slack     : 75996p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3827
-------------------------------------   ---- 
End-of-path arrival time (ps)           3827
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                             clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell3        0      0  RISE       1

Data path
pin name                                                              model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  75985  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:run_mode\/main_0                     macrocell15    2617   3827  75996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:run_mode\/clock_0         macrocell15         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/q
Path End       : Net_3493/main_2
Capture Clock  : Net_3493/clock_0
Path slack     : 76262p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/clock_0   macrocell18         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/q  macrocell18   1250   1250  76262  RISE       1
Net_3493/main_2                                     macrocell20   2312   3562  76262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell20         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/q
Path End       : \ConsolePort_2:Net_288\/main_2
Capture Clock  : \ConsolePort_2:Net_288\/clock_0
Path slack     : 76267p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/clock_0   macrocell25         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/q  macrocell25   1250   1250  76267  RISE       1
\ConsolePort_2:Net_288\/main_2                      macrocell27   2306   3556  76267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/q
Path End       : \ConsolePort_1:Net_288\/main_2
Capture Clock  : \ConsolePort_1:Net_288\/clock_0
Path slack     : 76267p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/clock_0   macrocell38         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/q  macrocell38   1250   1250  76267  RISE       1
\ConsolePort_1:Net_288\/main_2                      macrocell40   2306   3556  76267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/q
Path End       : Net_3417/main_2
Capture Clock  : Net_3417/clock_0
Path slack     : 76269p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/clock_0   macrocell31         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/q  macrocell31   1250   1250  76269  RISE       1
Net_3417/main_2                                     macrocell33   2304   3554  76269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\/q
Path End       : \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/main_0
Capture Clock  : \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/clock_0
Path slack     : 76269p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\/clock_0   macrocell32         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\/q       macrocell32   1250   1250  76269  RISE       1
\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/main_0  macrocell31   2304   3554  76269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/clock_0   macrocell31         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\/q
Path End       : Net_3417/main_3
Capture Clock  : Net_3417/clock_0
Path slack     : 76269p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\/clock_0   macrocell32         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\/q  macrocell32   1250   1250  76269  RISE       1
Net_3417/main_3                                     macrocell33   2304   3554  76269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 76270p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell24         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/q       macrocell24   1250   1250  76270  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_5  macrocell23   2303   3553  76270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell23         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_4
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 76270p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell24         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/q       macrocell24   1250   1250  76270  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_4  macrocell24   2303   3553  76270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell24         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 76270p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell37         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/q       macrocell37   1250   1250  76270  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_5  macrocell36   2303   3553  76270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell36         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_4
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 76270p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell37         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/q       macrocell37   1250   1250  76270  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_4  macrocell37   2303   3553  76270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell37         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 76274p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell17         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/q       macrocell17   1250   1250  76274  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_5  macrocell16   2299   3549  76274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell16         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_4
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 76274p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell17         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/q       macrocell17   1250   1250  76274  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_4  macrocell17   2299   3549  76274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell17         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 76279p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell30         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/q       macrocell30   1250   1250  76279  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_5  macrocell29   2294   3544  76279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell29         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_4
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 76279p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell30         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/q       macrocell30   1250   1250  76279  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_4  macrocell30   2294   3544  76279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell30         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_1
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 76280p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                                model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  75406  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_1                 macrocell23    2333   3543  76280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell23         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\/q
Path End       : \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/main_0
Capture Clock  : \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/clock_0
Path slack     : 76286p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\/clock_0   macrocell19         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\/q       macrocell19   1250   1250  76286  RISE       1
\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/main_0  macrocell18   2287   3537  76286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/clock_0   macrocell18         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\/q
Path End       : Net_3493/main_3
Capture Clock  : Net_3493/clock_0
Path slack     : 76286p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\/clock_0   macrocell19         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\/q  macrocell19   1250   1250  76286  RISE       1
Net_3493/main_3                                     macrocell20   2287   3537  76286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell20         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 77140p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Recovery time                                                                0
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6193
-------------------------------------   ---- 
End-of-path arrival time (ps)           6193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell20         0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_3493/q                                             macrocell20    1250   1250  67798  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/reset  statusicell3   4943   6193  77140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/clock      statusicell3        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3417/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 77613p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Recovery time                                                                0
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5720
-------------------------------------   ---- 
End-of-path arrival time (ps)           5720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_3417/q                                             macrocell33    1250   1250  68271  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/reset  statusicell8   4470   5720  77613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/clock      statusicell8        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 79106p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Recovery time                                                                0
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4227
-------------------------------------   ---- 
End-of-path arrival time (ps)           4227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                                macrocell27    1250   1250  63510  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/reset  statusicell5   2977   4227  79106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/clock    statusicell5        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 79106p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Recovery time                                                                0
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4227
-------------------------------------   ---- 
End-of-path arrival time (ps)           4227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                                macrocell40     1250   1250  63510  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/reset  statusicell10   2977   4227  79106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/clock    statusicell10       0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/sol_msb
Path End       : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/sir
Capture Clock  : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 79793p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3020
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             80313

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/sol_msb  datapathcell1    520    520  79793  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/sir      datapathcell2      0    520  79793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell2       0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/sol_msb
Path End       : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/sir
Capture Clock  : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 79793p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3020
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             80313

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/sol_msb  datapathcell3    520    520  79793  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/sir      datapathcell4      0    520  79793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell4       0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/sol_msb
Path End       : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/sir
Capture Clock  : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 79793p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   83333
- Setup time                                                               -3020
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             80313

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/sol_msb  datapathcell7    520    520  79793  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/sir      datapathcell8      0    520  79793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell8       0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/sol_msb
Path End       : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/sir
Capture Clock  : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 79793p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3020
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             80313

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/sol_msb  datapathcell11    520    520  79793  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/sir      datapathcell12      0    520  79793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell12      0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/sol_msb
Path End       : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/sir
Capture Clock  : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 79793p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3020
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             80313

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell13      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/sol_msb  datapathcell13    520    520  79793  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/sir      datapathcell14      0    520  79793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell14      0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/sol_msb
Path End       : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/sir
Capture Clock  : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 79793p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   83333
- Setup time                                                               -3020
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             80313

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell17      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/sol_msb  datapathcell17    520    520  79793  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/sir      datapathcell18      0    520  79793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell18      0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

