/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [12:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [10:0] celloutsig_0_3z;
  wire [28:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [21:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = celloutsig_0_3z[7] ? celloutsig_0_6z[11] : celloutsig_0_2z;
  assign celloutsig_1_1z = in_data[112] ? in_data[125] : in_data[152];
  assign celloutsig_1_3z = celloutsig_1_0z ? in_data[136] : celloutsig_1_2z;
  assign celloutsig_1_5z = in_data[155] ? in_data[131] : celloutsig_1_0z;
  assign celloutsig_1_7z = celloutsig_1_0z ? celloutsig_1_5z : celloutsig_1_2z;
  assign celloutsig_0_2z = celloutsig_0_0z ? in_data[36] : in_data[68];
  assign celloutsig_1_2z = celloutsig_1_0z ^ in_data[135];
  assign celloutsig_0_6z = in_data[38:10] + { in_data[37:22], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_3z } + { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_3z = celloutsig_0_1z[11:1] & { in_data[80:72], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_10z = celloutsig_1_9z & { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_11z = { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_9z } & { in_data[151:131], celloutsig_1_3z };
  assign celloutsig_1_19z = celloutsig_1_9z & { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_0z = in_data[41:37] == in_data[76:72];
  assign celloutsig_1_6z = { in_data[138:118], celloutsig_1_5z } == { in_data[177:158], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_4z = { in_data[155:148], celloutsig_1_2z } > { in_data[138:131], celloutsig_1_1z };
  assign celloutsig_1_12z = { celloutsig_1_11z[8:6], celloutsig_1_4z } > in_data[153:150];
  assign celloutsig_1_8z = { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_1z } <<< { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_15z = { celloutsig_1_8z, celloutsig_1_12z } <<< celloutsig_1_10z;
  assign celloutsig_1_0z = ~((in_data[121] & in_data[139]) | in_data[148]);
  assign celloutsig_1_18z = ~((celloutsig_1_0z & celloutsig_1_10z[1]) | celloutsig_1_15z[0]);
  always_latch
    if (!clkin_data[0]) celloutsig_0_1z = 13'h0000;
    else if (!celloutsig_1_18z) celloutsig_0_1z = in_data[69:57];
  assign { out_data[128], out_data[99:96], out_data[60:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
