TimeQuest Timing Analyzer report for Processador
Tue May 08 17:37:16 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLK_Div:clk_pm|ax'
 12. Slow Model Setup: 'clk27'
 13. Slow Model Hold: 'clk27'
 14. Slow Model Hold: 'CLK_Div:clk_pm|ax'
 15. Slow Model Recovery: 'CLK_Div:clk_pm|ax'
 16. Slow Model Removal: 'CLK_Div:clk_pm|ax'
 17. Slow Model Minimum Pulse Width: 'CLK_Div:clk_pm|ax'
 18. Slow Model Minimum Pulse Width: 'clk27'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Propagation Delay
 24. Minimum Propagation Delay
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'CLK_Div:clk_pm|ax'
 31. Fast Model Setup: 'clk27'
 32. Fast Model Hold: 'clk27'
 33. Fast Model Hold: 'CLK_Div:clk_pm|ax'
 34. Fast Model Recovery: 'CLK_Div:clk_pm|ax'
 35. Fast Model Removal: 'CLK_Div:clk_pm|ax'
 36. Fast Model Minimum Pulse Width: 'CLK_Div:clk_pm|ax'
 37. Fast Model Minimum Pulse Width: 'clk27'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Propagation Delay
 43. Minimum Propagation Delay
 44. Multicorner Timing Analysis Summary
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Progagation Delay
 50. Minimum Progagation Delay
 51. Setup Transfers
 52. Hold Transfers
 53. Recovery Transfers
 54. Removal Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Processador                                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                               ;
+-------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------+
; Clock Name        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets               ;
+-------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------+
; clk27             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk27 }             ;
; CLK_Div:clk_pm|ax ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_Div:clk_pm|ax } ;
+-------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                          ;
+------------+-----------------+-------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name        ; Note                                                          ;
+------------+-----------------+-------------------+---------------------------------------------------------------+
; 75.31 MHz  ; 75.31 MHz       ; CLK_Div:clk_pm|ax ;                                                               ;
; 422.48 MHz ; 420.17 MHz      ; clk27             ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------+
; Slow Model Setup Summary                    ;
+-------------------+---------+---------------+
; Clock             ; Slack   ; End Point TNS ;
+-------------------+---------+---------------+
; CLK_Div:clk_pm|ax ; -12.278 ; -1087.002     ;
; clk27             ; -1.367  ; -7.316        ;
+-------------------+---------+---------------+


+--------------------------------------------+
; Slow Model Hold Summary                    ;
+-------------------+--------+---------------+
; Clock             ; Slack  ; End Point TNS ;
+-------------------+--------+---------------+
; clk27             ; -2.507 ; -2.507        ;
; CLK_Div:clk_pm|ax ; 0.391  ; 0.000         ;
+-------------------+--------+---------------+


+--------------------------------------------+
; Slow Model Recovery Summary                ;
+-------------------+--------+---------------+
; Clock             ; Slack  ; End Point TNS ;
+-------------------+--------+---------------+
; CLK_Div:clk_pm|ax ; -1.613 ; -18.040       ;
+-------------------+--------+---------------+


+-------------------------------------------+
; Slow Model Removal Summary                ;
+-------------------+-------+---------------+
; Clock             ; Slack ; End Point TNS ;
+-------------------+-------+---------------+
; CLK_Div:clk_pm|ax ; 1.080 ; 0.000         ;
+-------------------+-------+---------------+


+--------------------------------------------+
; Slow Model Minimum Pulse Width Summary     ;
+-------------------+--------+---------------+
; Clock             ; Slack  ; End Point TNS ;
+-------------------+--------+---------------+
; CLK_Div:clk_pm|ax ; -2.000 ; -370.000      ;
; clk27             ; -1.380 ; -9.380        ;
+-------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK_Div:clk_pm|ax'                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                             ; To Node                                                                                                                              ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; -12.278 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.004     ; 13.310     ;
; -12.259 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                               ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.010      ; 13.234     ;
; -12.206 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS                                          ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.010      ; 13.181     ;
; -12.202 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS                               ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.010      ; 13.177     ;
; -12.185 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS                                          ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.010      ; 13.160     ;
; -12.179 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD3|qS                                                  ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 13.207     ;
; -12.173 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.137     ;
; -12.173 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.137     ;
; -12.173 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.137     ;
; -12.173 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.137     ;
; -12.173 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.137     ;
; -12.173 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.137     ;
; -12.173 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.137     ;
; -12.173 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.137     ;
; -12.173 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 13.137     ;
; -12.168 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                               ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.042     ; 13.162     ;
; -12.167 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                               ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.042     ; 13.161     ;
; -12.153 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS                                          ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.010      ; 13.128     ;
; -12.146 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                               ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.004     ; 13.178     ;
; -12.115 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.042     ; 13.109     ;
; -12.114 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.042     ; 13.108     ;
; -12.111 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS                               ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.042     ; 13.105     ;
; -12.110 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS                               ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.042     ; 13.104     ;
; -12.094 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.042     ; 13.088     ;
; -12.093 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD3|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.042     ; 13.087     ;
; -12.093 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD0|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.004     ; 13.125     ;
; -12.089 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD0|qS                               ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.004     ; 13.121     ;
; -12.062 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.042     ; 13.056     ;
; -12.061 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.042     ; 13.055     ;
; -12.049 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD3|qS                                                  ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.031      ; 13.116     ;
; -12.043 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.033     ; 13.046     ;
; -12.043 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.033     ; 13.046     ;
; -12.043 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.033     ; 13.046     ;
; -12.043 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.033     ; 13.046     ;
; -12.043 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.033     ; 13.046     ;
; -12.043 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.033     ; 13.046     ;
; -12.043 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.033     ; 13.046     ;
; -12.043 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.033     ; 13.046     ;
; -12.043 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.033     ; 13.046     ;
; -12.040 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD2|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.004     ; 13.072     ;
; -12.038 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD6|qS                                                  ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 13.066     ;
; -11.983 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD4|qS                                                  ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 13.011     ;
; -11.971 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS                                          ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.010      ; 12.946     ;
; -11.908 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD6|qS                                                  ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.031      ; 12.975     ;
; -11.880 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.042     ; 12.874     ;
; -11.879 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.042     ; 12.873     ;
; -11.858 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD1|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.004     ; 12.890     ;
; -11.853 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD4|qS                                                  ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.031      ; 12.920     ;
; -11.842 ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|Registrador8Bits:reg|FFD:FFD4|qS                                          ; Processador:PROCESSADOR0000|datapath:datapath_pm|ula:ula_pm|FFD:reg_c|qS                                                             ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.019      ; 12.897     ;
; -11.775 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD3|qS                                                  ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 12.803     ;
; -11.769 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                                                  ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 12.797     ;
; -11.769 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 12.733     ;
; -11.769 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 12.733     ;
; -11.769 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 12.733     ;
; -11.769 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 12.733     ;
; -11.769 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 12.733     ;
; -11.769 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 12.733     ;
; -11.769 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 12.733     ;
; -11.769 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 12.733     ;
; -11.769 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 12.733     ;
; -11.748 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD3|qS                                                  ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.038      ; 12.822     ;
; -11.742 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.026     ; 12.752     ;
; -11.742 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.026     ; 12.752     ;
; -11.742 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.026     ; 12.752     ;
; -11.742 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.026     ; 12.752     ;
; -11.742 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.026     ; 12.752     ;
; -11.742 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.026     ; 12.752     ;
; -11.742 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.026     ; 12.752     ;
; -11.742 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.026     ; 12.752     ;
; -11.742 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.026     ; 12.752     ;
; -11.729 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD3|qS                                                  ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.063      ; 12.757     ;
; -11.723 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 12.687     ;
; -11.723 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 12.687     ;
; -11.723 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 12.687     ;
; -11.723 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 12.687     ;
; -11.723 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 12.687     ;
; -11.723 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 12.687     ;
; -11.723 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 12.687     ;
; -11.723 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 12.687     ;
; -11.723 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 12.687     ;
; -11.684 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD3|qS                                                  ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.011      ; 12.731     ;
; -11.683 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD3|qS                                                  ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.011      ; 12.730     ;
; -11.678 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.053     ; 12.661     ;
; -11.678 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.053     ; 12.661     ;
; -11.678 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.053     ; 12.661     ;
; -11.678 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.053     ; 12.661     ;
; -11.678 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.053     ; 12.661     ;
; -11.678 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.053     ; 12.661     ;
; -11.678 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.053     ; 12.661     ;
; -11.678 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.053     ; 12.661     ;
; -11.678 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.053     ; 12.661     ;
; -11.677 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.053     ; 12.660     ;
; -11.677 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.053     ; 12.660     ;
; -11.677 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.053     ; 12.660     ;
; -11.677 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.053     ; 12.660     ;
; -11.677 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.053     ; 12.660     ;
; -11.677 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.053     ; 12.660     ;
; -11.677 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.053     ; 12.660     ;
; -11.677 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.053     ; 12.660     ;
; -11.677 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.053     ; 12.660     ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk27'                                                                                                         ;
+--------+-----------------------+-----------------------+-------------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-------------------+-------------+--------------+------------+------------+
; -1.367 ; CLK_Div:clk_pm|cnt[0] ; CLK_Div:clk_pm|cnt[5] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 2.403      ;
; -1.295 ; CLK_Div:clk_pm|cnt[0] ; CLK_Div:clk_pm|cnt[6] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 2.331      ;
; -1.271 ; CLK_Div:clk_pm|cnt[1] ; CLK_Div:clk_pm|cnt[5] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 2.307      ;
; -1.204 ; CLK_Div:clk_pm|cnt[2] ; CLK_Div:clk_pm|cnt[5] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 2.240      ;
; -1.199 ; CLK_Div:clk_pm|cnt[1] ; CLK_Div:clk_pm|cnt[6] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 2.235      ;
; -1.132 ; CLK_Div:clk_pm|cnt[2] ; CLK_Div:clk_pm|cnt[6] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 2.168      ;
; -1.129 ; CLK_Div:clk_pm|cnt[3] ; CLK_Div:clk_pm|cnt[5] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 2.165      ;
; -1.062 ; CLK_Div:clk_pm|cnt[4] ; CLK_Div:clk_pm|cnt[5] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 2.098      ;
; -1.057 ; CLK_Div:clk_pm|cnt[3] ; CLK_Div:clk_pm|cnt[6] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 2.093      ;
; -0.990 ; CLK_Div:clk_pm|cnt[4] ; CLK_Div:clk_pm|cnt[6] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 2.026      ;
; -0.987 ; CLK_Div:clk_pm|cnt[0] ; CLK_Div:clk_pm|cnt[3] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 2.023      ;
; -0.915 ; CLK_Div:clk_pm|cnt[0] ; CLK_Div:clk_pm|cnt[2] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.951      ;
; -0.891 ; CLK_Div:clk_pm|cnt[1] ; CLK_Div:clk_pm|cnt[3] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.927      ;
; -0.878 ; CLK_Div:clk_pm|cnt[0] ; CLK_Div:clk_pm|cnt[0] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.914      ;
; -0.848 ; CLK_Div:clk_pm|cnt[5] ; CLK_Div:clk_pm|cnt[6] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.884      ;
; -0.824 ; CLK_Div:clk_pm|cnt[2] ; CLK_Div:clk_pm|cnt[3] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.860      ;
; -0.819 ; CLK_Div:clk_pm|cnt[1] ; CLK_Div:clk_pm|cnt[2] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.855      ;
; -0.768 ; CLK_Div:clk_pm|cnt[5] ; CLK_Div:clk_pm|cnt[5] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.804      ;
; -0.765 ; CLK_Div:clk_pm|cnt[5] ; CLK_Div:clk_pm|ax     ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.801      ;
; -0.754 ; CLK_Div:clk_pm|cnt[2] ; CLK_Div:clk_pm|cnt[2] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.790      ;
; -0.747 ; CLK_Div:clk_pm|cnt[2] ; CLK_Div:clk_pm|cnt[0] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.783      ;
; -0.673 ; CLK_Div:clk_pm|cnt[1] ; CLK_Div:clk_pm|cnt[0] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.709      ;
; -0.661 ; CLK_Div:clk_pm|cnt[0] ; CLK_Div:clk_pm|cnt[4] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.697      ;
; -0.639 ; CLK_Div:clk_pm|cnt[0] ; CLK_Div:clk_pm|ax     ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.675      ;
; -0.637 ; CLK_Div:clk_pm|cnt[4] ; CLK_Div:clk_pm|ax     ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.673      ;
; -0.595 ; CLK_Div:clk_pm|cnt[5] ; CLK_Div:clk_pm|cnt[3] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.631      ;
; -0.595 ; CLK_Div:clk_pm|cnt[5] ; CLK_Div:clk_pm|cnt[2] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.631      ;
; -0.590 ; CLK_Div:clk_pm|cnt[5] ; CLK_Div:clk_pm|cnt[0] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.626      ;
; -0.565 ; CLK_Div:clk_pm|cnt[1] ; CLK_Div:clk_pm|cnt[4] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.601      ;
; -0.508 ; CLK_Div:clk_pm|cnt[2] ; CLK_Div:clk_pm|ax     ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.544      ;
; -0.504 ; CLK_Div:clk_pm|cnt[6] ; CLK_Div:clk_pm|cnt[5] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.540      ;
; -0.501 ; CLK_Div:clk_pm|cnt[6] ; CLK_Div:clk_pm|ax     ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.537      ;
; -0.498 ; CLK_Div:clk_pm|cnt[2] ; CLK_Div:clk_pm|cnt[4] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.534      ;
; -0.467 ; CLK_Div:clk_pm|cnt[4] ; CLK_Div:clk_pm|cnt[3] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.503      ;
; -0.467 ; CLK_Div:clk_pm|cnt[4] ; CLK_Div:clk_pm|cnt[2] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.503      ;
; -0.462 ; CLK_Div:clk_pm|cnt[4] ; CLK_Div:clk_pm|cnt[0] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.498      ;
; -0.454 ; CLK_Div:clk_pm|cnt[3] ; CLK_Div:clk_pm|cnt[3] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.490      ;
; -0.454 ; CLK_Div:clk_pm|cnt[3] ; CLK_Div:clk_pm|cnt[2] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.490      ;
; -0.448 ; CLK_Div:clk_pm|cnt[0] ; CLK_Div:clk_pm|cnt[1] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.484      ;
; -0.447 ; CLK_Div:clk_pm|cnt[3] ; CLK_Div:clk_pm|cnt[0] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.483      ;
; -0.434 ; CLK_Div:clk_pm|cnt[1] ; CLK_Div:clk_pm|ax     ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.470      ;
; -0.423 ; CLK_Div:clk_pm|cnt[3] ; CLK_Div:clk_pm|cnt[4] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.459      ;
; -0.331 ; CLK_Div:clk_pm|cnt[6] ; CLK_Div:clk_pm|cnt[3] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.367      ;
; -0.331 ; CLK_Div:clk_pm|cnt[6] ; CLK_Div:clk_pm|cnt[2] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.367      ;
; -0.326 ; CLK_Div:clk_pm|cnt[6] ; CLK_Div:clk_pm|cnt[0] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.362      ;
; -0.324 ; CLK_Div:clk_pm|cnt[6] ; CLK_Div:clk_pm|cnt[6] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.360      ;
; -0.208 ; CLK_Div:clk_pm|cnt[3] ; CLK_Div:clk_pm|ax     ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.244      ;
; -0.040 ; CLK_Div:clk_pm|cnt[4] ; CLK_Div:clk_pm|cnt[4] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.076      ;
; -0.040 ; CLK_Div:clk_pm|cnt[1] ; CLK_Div:clk_pm|cnt[1] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.076      ;
; 2.777  ; CLK_Div:clk_pm|ax     ; CLK_Div:clk_pm|ax     ; CLK_Div:clk_pm|ax ; clk27       ; 0.500        ; 2.648      ; 0.657      ;
; 3.277  ; CLK_Div:clk_pm|ax     ; CLK_Div:clk_pm|ax     ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; 2.648      ; 0.657      ;
+--------+-----------------------+-----------------------+-------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk27'                                                                                                          ;
+--------+-----------------------+-----------------------+-------------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-------------------+-------------+--------------+------------+------------+
; -2.507 ; CLK_Div:clk_pm|ax     ; CLK_Div:clk_pm|ax     ; CLK_Div:clk_pm|ax ; clk27       ; 0.000        ; 2.648      ; 0.657      ;
; -2.007 ; CLK_Div:clk_pm|ax     ; CLK_Div:clk_pm|ax     ; CLK_Div:clk_pm|ax ; clk27       ; -0.500       ; 2.648      ; 0.657      ;
; 0.810  ; CLK_Div:clk_pm|cnt[4] ; CLK_Div:clk_pm|cnt[4] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; CLK_Div:clk_pm|cnt[1] ; CLK_Div:clk_pm|cnt[1] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.076      ;
; 0.938  ; CLK_Div:clk_pm|cnt[6] ; CLK_Div:clk_pm|cnt[6] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.204      ;
; 0.978  ; CLK_Div:clk_pm|cnt[3] ; CLK_Div:clk_pm|cnt[5] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.244      ;
; 0.978  ; CLK_Div:clk_pm|cnt[3] ; CLK_Div:clk_pm|ax     ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.244      ;
; 1.096  ; CLK_Div:clk_pm|cnt[6] ; CLK_Div:clk_pm|cnt[0] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.362      ;
; 1.101  ; CLK_Div:clk_pm|cnt[6] ; CLK_Div:clk_pm|cnt[2] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.367      ;
; 1.101  ; CLK_Div:clk_pm|cnt[6] ; CLK_Div:clk_pm|cnt[3] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.367      ;
; 1.193  ; CLK_Div:clk_pm|cnt[3] ; CLK_Div:clk_pm|cnt[4] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.459      ;
; 1.204  ; CLK_Div:clk_pm|cnt[1] ; CLK_Div:clk_pm|cnt[5] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.470      ;
; 1.204  ; CLK_Div:clk_pm|cnt[1] ; CLK_Div:clk_pm|ax     ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.470      ;
; 1.207  ; CLK_Div:clk_pm|cnt[3] ; CLK_Div:clk_pm|cnt[3] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.473      ;
; 1.210  ; CLK_Div:clk_pm|cnt[2] ; CLK_Div:clk_pm|cnt[2] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.476      ;
; 1.217  ; CLK_Div:clk_pm|cnt[3] ; CLK_Div:clk_pm|cnt[0] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.483      ;
; 1.218  ; CLK_Div:clk_pm|cnt[0] ; CLK_Div:clk_pm|cnt[1] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.484      ;
; 1.218  ; CLK_Div:clk_pm|cnt[3] ; CLK_Div:clk_pm|cnt[6] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.484      ;
; 1.224  ; CLK_Div:clk_pm|cnt[3] ; CLK_Div:clk_pm|cnt[2] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.490      ;
; 1.230  ; CLK_Div:clk_pm|cnt[4] ; CLK_Div:clk_pm|cnt[6] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.496      ;
; 1.232  ; CLK_Div:clk_pm|cnt[4] ; CLK_Div:clk_pm|cnt[0] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.498      ;
; 1.233  ; CLK_Div:clk_pm|cnt[0] ; CLK_Div:clk_pm|cnt[0] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.499      ;
; 1.237  ; CLK_Div:clk_pm|cnt[4] ; CLK_Div:clk_pm|cnt[2] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.503      ;
; 1.237  ; CLK_Div:clk_pm|cnt[4] ; CLK_Div:clk_pm|cnt[3] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.503      ;
; 1.268  ; CLK_Div:clk_pm|cnt[2] ; CLK_Div:clk_pm|cnt[4] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.534      ;
; 1.271  ; CLK_Div:clk_pm|cnt[6] ; CLK_Div:clk_pm|ax     ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.537      ;
; 1.274  ; CLK_Div:clk_pm|cnt[6] ; CLK_Div:clk_pm|cnt[5] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.540      ;
; 1.278  ; CLK_Div:clk_pm|cnt[2] ; CLK_Div:clk_pm|cnt[5] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.544      ;
; 1.278  ; CLK_Div:clk_pm|cnt[2] ; CLK_Div:clk_pm|ax     ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.544      ;
; 1.335  ; CLK_Div:clk_pm|cnt[1] ; CLK_Div:clk_pm|cnt[4] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.601      ;
; 1.358  ; CLK_Div:clk_pm|cnt[5] ; CLK_Div:clk_pm|cnt[6] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.624      ;
; 1.360  ; CLK_Div:clk_pm|cnt[5] ; CLK_Div:clk_pm|cnt[0] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.626      ;
; 1.365  ; CLK_Div:clk_pm|cnt[5] ; CLK_Div:clk_pm|cnt[2] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.631      ;
; 1.365  ; CLK_Div:clk_pm|cnt[5] ; CLK_Div:clk_pm|cnt[3] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.631      ;
; 1.378  ; CLK_Div:clk_pm|cnt[5] ; CLK_Div:clk_pm|cnt[5] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.644      ;
; 1.407  ; CLK_Div:clk_pm|cnt[4] ; CLK_Div:clk_pm|ax     ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.673      ;
; 1.409  ; CLK_Div:clk_pm|cnt[0] ; CLK_Div:clk_pm|cnt[5] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.675      ;
; 1.409  ; CLK_Div:clk_pm|cnt[0] ; CLK_Div:clk_pm|ax     ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.675      ;
; 1.410  ; CLK_Div:clk_pm|cnt[4] ; CLK_Div:clk_pm|cnt[5] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.676      ;
; 1.431  ; CLK_Div:clk_pm|cnt[0] ; CLK_Div:clk_pm|cnt[4] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.697      ;
; 1.443  ; CLK_Div:clk_pm|cnt[1] ; CLK_Div:clk_pm|cnt[0] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.709      ;
; 1.444  ; CLK_Div:clk_pm|cnt[1] ; CLK_Div:clk_pm|cnt[6] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.710      ;
; 1.450  ; CLK_Div:clk_pm|cnt[1] ; CLK_Div:clk_pm|cnt[2] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.716      ;
; 1.450  ; CLK_Div:clk_pm|cnt[1] ; CLK_Div:clk_pm|cnt[3] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.716      ;
; 1.517  ; CLK_Div:clk_pm|cnt[2] ; CLK_Div:clk_pm|cnt[0] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.783      ;
; 1.518  ; CLK_Div:clk_pm|cnt[2] ; CLK_Div:clk_pm|cnt[6] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.784      ;
; 1.524  ; CLK_Div:clk_pm|cnt[2] ; CLK_Div:clk_pm|cnt[3] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.790      ;
; 1.535  ; CLK_Div:clk_pm|cnt[5] ; CLK_Div:clk_pm|ax     ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.801      ;
; 1.649  ; CLK_Div:clk_pm|cnt[0] ; CLK_Div:clk_pm|cnt[6] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.915      ;
; 1.655  ; CLK_Div:clk_pm|cnt[0] ; CLK_Div:clk_pm|cnt[2] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.921      ;
; 1.655  ; CLK_Div:clk_pm|cnt[0] ; CLK_Div:clk_pm|cnt[3] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 1.921      ;
+--------+-----------------------+-----------------------+-------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK_Div:clk_pm|ax'                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                 ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.391 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                  ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                  ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                  ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                  ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                  ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                  ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                  ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD7|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                                        ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                                        ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                                        ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                                        ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                                        ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                                        ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|ctc_mode:CTC00|FFD:TIMEROUT|qS                                                                          ; timer:TIMER0000|ctc_mode:CTC00|FFD:TIMEROUT|qS                                                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; timer:TIMER0000|normal_mode:NORMAL00|FFD:TIMEROUT|qS                                                                    ; timer:TIMER0000|normal_mode:NORMAL00|FFD:TIMEROUT|qS                                                                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.657      ;
; 0.524 ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                                        ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                                        ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.inicio                                        ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.inicio2                                       ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.791      ;
; 0.534 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e6                                            ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e7                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.800      ;
; 0.534 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e8                                            ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e1                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.800      ;
; 0.551 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.817      ;
; 0.551 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.817      ;
; 0.555 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.821      ;
; 0.559 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.825      ;
; 0.578 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.844      ;
; 0.579 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.845      ;
; 0.580 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.846      ;
; 0.631 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e0                                            ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e1                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.897      ;
; 0.662 ; SPI_SD:SPI000000|FFD:FFD2|qS                                                                                            ; SPI_SD:SPI000000|FFD:FFD3|qS                                                                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.928      ;
; 0.665 ; SPI_SD:SPI000000|FFD:FFD0|qS                                                                                            ; SPI_SD:SPI000000|FFD:FFD1|qS                                                                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.931      ;
; 0.766 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                  ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 1.031      ;
; 0.771 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                  ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 1.036      ;
; 0.771 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                  ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 1.036      ;
; 0.778 ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                                        ; SPI_SD:SPI000000|FFD:FFD6|qS                                                                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.044      ;
; 0.780 ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                                        ; SPI_SD:SPI000000|FFD:FFD1|qS                                                                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.046      ;
; 0.781 ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                                        ; SPI_SD:SPI000000|FFD:FFD7|qS                                                                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.047      ;
; 0.782 ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                                        ; SPI_SD:SPI000000|FFD:FFD2|qS                                                                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.048      ;
; 0.799 ; perifericos:PERIFERICOS0000|Registrador8Bits:REGGGG|FFD:FFD1|qS                                                         ; SPI_SD:SPI000000|FFD:FFD1|qS                                                                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.065      ;
; 0.804 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                  ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.070      ;
; 0.805 ; SPI_SD:SPI000000|FFD:FFD1|qS                                                                                            ; SPI_SD:SPI000000|FFD:FFD2|qS                                                                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; perifericos:PERIFERICOS0000|Registrador8Bits:REGGGG|FFD:FFD6|qS                                                         ; SPI_SD:SPI000000|FFD:FFD6|qS                                                                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.072      ;
; 0.807 ; SPI_SD:SPI000000|FFD:FFD6|qS                                                                                            ; SPI_SD:SPI000000|FFD:FFD7|qS                                                                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.073      ;
; 0.815 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.081      ;
; 0.819 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                  ; timer:TIMER0000|normal_mode:NORMAL00|FFD:TIMEROUT|qS                                                                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.085      ;
; 0.820 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.086      ;
; 0.824 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                  ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.090      ;
; 0.825 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                  ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.091      ;
; 0.827 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                  ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.093      ;
; 0.836 ; SPI_SD:SPI000000|FFD:FFD5|qS                                                                                            ; SPI_SD:SPI000000|FFD:FFD6|qS                                                                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.102      ;
; 0.839 ; SPI_SD:SPI000000|FFD:FFD3|qS                                                                                            ; SPI_SD:SPI000000|FFD:FFD4|qS                                                                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.105      ;
; 0.841 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                  ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.107      ;
; 0.843 ; SPI_SD:SPI000000|FFD:FFD4|qS                                                                                            ; SPI_SD:SPI000000|FFD:FFD5|qS                                                                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.109      ;
; 0.847 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.113      ;
; 0.849 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.115      ;
; 0.852 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.118      ;
; 0.855 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.121      ;
; 0.864 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.130      ;
; 0.866 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.132      ;
; 0.875 ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                                        ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                                        ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.141      ;
; 0.882 ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                                        ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                                        ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.148      ;
; 0.935 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.201      ;
; 0.941 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.207      ;
; 0.944 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.210      ;
; 0.946 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.212      ;
; 0.946 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.212      ;
; 0.964 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.230      ;
; 0.965 ; perifericos:PERIFERICOS0000|Registrador8Bits:REGGGG|FFD:FFD3|qS                                                         ; SPI_SD:SPI000000|FFD:FFD3|qS                                                                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 1.239      ;
; 0.979 ; perifericos:PERIFERICOS0000|Registrador8Bits:REGGGG|FFD:FFD0|qS                                                         ; SPI_SD:SPI000000|FFD:FFD0|qS                                                                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 1.253      ;
; 0.979 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.245      ;
; 0.979 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.245      ;
; 0.993 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.259      ;
; 1.005 ; perifericos:PERIFERICOS0000|Registrador8Bits:REGGGG|FFD:FFD5|qS                                                         ; SPI_SD:SPI000000|FFD:FFD5|qS                                                                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 1.279      ;
; 1.007 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e4                                            ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e5                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.009      ; 1.282      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLK_Div:clk_pm|ax'                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; -1.613 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.649      ;
; -1.613 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.649      ;
; -1.613 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.649      ;
; -1.613 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.649      ;
; -1.613 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.649      ;
; -1.613 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.649      ;
; -1.613 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.649      ;
; -1.613 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.649      ;
; -1.524 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.560      ;
; -1.524 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.560      ;
; -1.524 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.560      ;
; -1.524 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.560      ;
; -1.524 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.560      ;
; -1.524 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.560      ;
; -1.524 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.560      ;
; -1.524 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.560      ;
; -1.487 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.523      ;
; -1.487 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.523      ;
; -1.487 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.523      ;
; -1.487 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.523      ;
; -1.487 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.523      ;
; -1.487 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.523      ;
; -1.487 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.523      ;
; -1.487 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.523      ;
; -1.370 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.406      ;
; -1.370 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.406      ;
; -1.370 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.406      ;
; -1.370 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.406      ;
; -1.370 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.406      ;
; -1.370 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.406      ;
; -1.370 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.406      ;
; -1.370 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.406      ;
; -1.354 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.390      ;
; -1.354 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.390      ;
; -1.354 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.390      ;
; -1.354 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.390      ;
; -1.354 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.390      ;
; -1.354 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.390      ;
; -1.354 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.390      ;
; -1.354 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.390      ;
; -1.342 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.378      ;
; -1.342 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.378      ;
; -1.342 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.378      ;
; -1.342 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.378      ;
; -1.342 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.378      ;
; -1.342 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.378      ;
; -1.342 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.378      ;
; -1.342 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.378      ;
; -1.210 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.246      ;
; -1.210 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.246      ;
; -1.210 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.246      ;
; -1.210 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.246      ;
; -1.210 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.246      ;
; -1.210 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.246      ;
; -1.210 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.246      ;
; -1.210 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.246      ;
; -1.120 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.156      ;
; -1.120 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.156      ;
; -1.120 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.156      ;
; -1.120 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.156      ;
; -1.120 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.156      ;
; -1.120 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.156      ;
; -1.120 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.156      ;
; -1.120 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.156      ;
; -0.974 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.010      ;
; -0.974 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.010      ;
; -0.974 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.010      ;
; -0.974 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 2.010      ;
; -0.939 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.975      ;
; -0.939 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.975      ;
; -0.939 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.975      ;
; -0.939 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.975      ;
; -0.809 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.845      ;
; -0.809 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.845      ;
; -0.809 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.845      ;
; -0.809 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.845      ;
; -0.660 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.696      ;
; -0.660 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.696      ;
; -0.660 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.696      ;
; -0.660 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.696      ;
; -0.310 ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS               ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.346      ;
; -0.310 ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS               ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.346      ;
; -0.310 ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS               ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.346      ;
; -0.310 ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS               ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.346      ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLK_Div:clk_pm|ax'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 1.080 ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS               ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.346      ;
; 1.080 ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS               ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.346      ;
; 1.080 ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS               ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.346      ;
; 1.080 ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS               ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.346      ;
; 1.430 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.696      ;
; 1.430 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.696      ;
; 1.430 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.696      ;
; 1.430 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.696      ;
; 1.579 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.845      ;
; 1.579 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.845      ;
; 1.579 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.845      ;
; 1.579 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.845      ;
; 1.709 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.975      ;
; 1.709 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.975      ;
; 1.709 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.975      ;
; 1.709 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.975      ;
; 1.744 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.010      ;
; 1.744 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.010      ;
; 1.744 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.010      ;
; 1.744 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.010      ;
; 1.890 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.156      ;
; 1.890 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.156      ;
; 1.890 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.156      ;
; 1.890 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.156      ;
; 1.890 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.156      ;
; 1.890 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.156      ;
; 1.890 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.156      ;
; 1.890 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.156      ;
; 1.980 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.246      ;
; 1.980 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.246      ;
; 1.980 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.246      ;
; 1.980 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.246      ;
; 1.980 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.246      ;
; 1.980 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.246      ;
; 1.980 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.246      ;
; 1.980 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.246      ;
; 2.112 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.378      ;
; 2.112 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.378      ;
; 2.112 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.378      ;
; 2.112 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.378      ;
; 2.112 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.378      ;
; 2.112 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.378      ;
; 2.112 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.378      ;
; 2.112 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.378      ;
; 2.124 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.390      ;
; 2.124 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.390      ;
; 2.124 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.390      ;
; 2.124 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.390      ;
; 2.124 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.390      ;
; 2.124 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.390      ;
; 2.124 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.390      ;
; 2.124 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.390      ;
; 2.140 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.406      ;
; 2.140 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.406      ;
; 2.140 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.406      ;
; 2.140 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.406      ;
; 2.140 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.406      ;
; 2.140 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.406      ;
; 2.140 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.406      ;
; 2.140 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.406      ;
; 2.257 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.523      ;
; 2.257 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.523      ;
; 2.257 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.523      ;
; 2.257 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.523      ;
; 2.257 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.523      ;
; 2.257 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.523      ;
; 2.257 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.523      ;
; 2.257 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.523      ;
; 2.294 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.560      ;
; 2.294 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.560      ;
; 2.294 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.560      ;
; 2.294 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.560      ;
; 2.294 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.560      ;
; 2.294 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.560      ;
; 2.294 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.560      ;
; 2.294 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.560      ;
; 2.383 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.649      ;
; 2.383 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.649      ;
; 2.383 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.649      ;
; 2.383 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.649      ;
; 2.383 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.649      ;
; 2.383 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.649      ;
; 2.383 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.649      ;
; 2.383 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 2.649      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK_Div:clk_pm|ax'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock             ; Clock Edge ; Target                                                                                                                                ;
+--------+--------------+----------------+------------------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD2|qS                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD2|qS                                                  ;
+--------+--------------+----------------+------------------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk27'                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk27 ; Rise       ; clk27                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|ax      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|ax      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[6]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk27|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk27|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk27~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk27~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk27~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk27~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|ax|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|ax|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[0]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[0]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[1]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[1]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[2]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[2]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[3]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[3]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[4]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[4]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[5]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[5]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[6]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[6]|clk      ;
+--------+--------------+----------------+------------------+-------+------------+------------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+------------+-------------------+-------+-------+------------+-------------------+
; Data Port  ; Clock Port        ; Rise  ; Fall  ; Clock Edge ; Clock Reference   ;
+------------+-------------------+-------+-------+------------+-------------------+
; DAT        ; CLK_Div:clk_pm|ax ; 4.388 ; 4.388 ; Rise       ; CLK_Div:clk_pm|ax ;
; KEY3_0[*]  ; CLK_Div:clk_pm|ax ; 5.670 ; 5.670 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[0] ; CLK_Div:clk_pm|ax ; 5.546 ; 5.546 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[1] ; CLK_Div:clk_pm|ax ; 5.670 ; 5.670 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[2] ; CLK_Div:clk_pm|ax ; 5.643 ; 5.643 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[3] ; CLK_Div:clk_pm|ax ; 5.066 ; 5.066 ; Rise       ; CLK_Div:clk_pm|ax ;
; SW7_0[*]   ; CLK_Div:clk_pm|ax ; 2.678 ; 2.678 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[0]  ; CLK_Div:clk_pm|ax ; 2.217 ; 2.217 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[1]  ; CLK_Div:clk_pm|ax ; 2.274 ; 2.274 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[2]  ; CLK_Div:clk_pm|ax ; 2.030 ; 2.030 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[3]  ; CLK_Div:clk_pm|ax ; 2.490 ; 2.490 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[4]  ; CLK_Div:clk_pm|ax ; 2.035 ; 2.035 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[5]  ; CLK_Div:clk_pm|ax ; 2.447 ; 2.447 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[6]  ; CLK_Div:clk_pm|ax ; 2.082 ; 2.082 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[7]  ; CLK_Div:clk_pm|ax ; 2.678 ; 2.678 ; Rise       ; CLK_Div:clk_pm|ax ;
; SW15_8[*]  ; CLK_Div:clk_pm|ax ; 6.234 ; 6.234 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[0] ; CLK_Div:clk_pm|ax ; 2.666 ; 2.666 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[1] ; CLK_Div:clk_pm|ax ; 2.698 ; 2.698 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[2] ; CLK_Div:clk_pm|ax ; 3.010 ; 3.010 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[3] ; CLK_Div:clk_pm|ax ; 3.226 ; 3.226 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[4] ; CLK_Div:clk_pm|ax ; 2.588 ; 2.588 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[5] ; CLK_Div:clk_pm|ax ; 5.743 ; 5.743 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[6] ; CLK_Div:clk_pm|ax ; 6.234 ; 6.234 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[7] ; CLK_Div:clk_pm|ax ; 6.178 ; 6.178 ; Rise       ; CLK_Div:clk_pm|ax ;
+------------+-------------------+-------+-------+------------+-------------------+


+-----------------------------------------------------------------------------------+
; Hold Times                                                                        ;
+------------+-------------------+--------+--------+------------+-------------------+
; Data Port  ; Clock Port        ; Rise   ; Fall   ; Clock Edge ; Clock Reference   ;
+------------+-------------------+--------+--------+------------+-------------------+
; DAT        ; CLK_Div:clk_pm|ax ; -4.158 ; -4.158 ; Rise       ; CLK_Div:clk_pm|ax ;
; KEY3_0[*]  ; CLK_Div:clk_pm|ax ; -4.797 ; -4.797 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[0] ; CLK_Div:clk_pm|ax ; -5.277 ; -5.277 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[1] ; CLK_Div:clk_pm|ax ; -5.401 ; -5.401 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[2] ; CLK_Div:clk_pm|ax ; -5.374 ; -5.374 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[3] ; CLK_Div:clk_pm|ax ; -4.797 ; -4.797 ; Rise       ; CLK_Div:clk_pm|ax ;
; SW7_0[*]   ; CLK_Div:clk_pm|ax ; -1.761 ; -1.761 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[0]  ; CLK_Div:clk_pm|ax ; -1.948 ; -1.948 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[1]  ; CLK_Div:clk_pm|ax ; -2.005 ; -2.005 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[2]  ; CLK_Div:clk_pm|ax ; -1.761 ; -1.761 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[3]  ; CLK_Div:clk_pm|ax ; -2.221 ; -2.221 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[4]  ; CLK_Div:clk_pm|ax ; -1.766 ; -1.766 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[5]  ; CLK_Div:clk_pm|ax ; -2.178 ; -2.178 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[6]  ; CLK_Div:clk_pm|ax ; -1.813 ; -1.813 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[7]  ; CLK_Div:clk_pm|ax ; -2.409 ; -2.409 ; Rise       ; CLK_Div:clk_pm|ax ;
; SW15_8[*]  ; CLK_Div:clk_pm|ax ; -2.319 ; -2.319 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[0] ; CLK_Div:clk_pm|ax ; -2.397 ; -2.397 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[1] ; CLK_Div:clk_pm|ax ; -2.429 ; -2.429 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[2] ; CLK_Div:clk_pm|ax ; -2.741 ; -2.741 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[3] ; CLK_Div:clk_pm|ax ; -2.957 ; -2.957 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[4] ; CLK_Div:clk_pm|ax ; -2.319 ; -2.319 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[5] ; CLK_Div:clk_pm|ax ; -5.474 ; -5.474 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[6] ; CLK_Div:clk_pm|ax ; -5.965 ; -5.965 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[7] ; CLK_Div:clk_pm|ax ; -5.909 ; -5.909 ; Rise       ; CLK_Div:clk_pm|ax ;
+------------+-------------------+--------+--------+------------+-------------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+--------------+-------------------+--------+--------+------------+-------------------+
; Data Port    ; Clock Port        ; Rise   ; Fall   ; Clock Edge ; Clock Reference   ;
+--------------+-------------------+--------+--------+------------+-------------------+
; CMD          ; CLK_Div:clk_pm|ax ; 7.094  ; 7.094  ; Rise       ; CLK_Div:clk_pm|ax ;
; DAT3         ; CLK_Div:clk_pm|ax ; 7.105  ; 7.105  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX0[*]      ; CLK_Div:clk_pm|ax ; 9.342  ; 9.342  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[0]     ; CLK_Div:clk_pm|ax ; 8.285  ; 8.285  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[1]     ; CLK_Div:clk_pm|ax ; 8.125  ; 8.125  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[2]     ; CLK_Div:clk_pm|ax ; 8.971  ; 8.971  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[3]     ; CLK_Div:clk_pm|ax ; 9.342  ; 9.342  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[4]     ; CLK_Div:clk_pm|ax ; 9.096  ; 9.096  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[5]     ; CLK_Div:clk_pm|ax ; 9.178  ; 9.178  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[6]     ; CLK_Div:clk_pm|ax ; 8.791  ; 8.791  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX1[*]      ; CLK_Div:clk_pm|ax ; 7.978  ; 7.978  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[0]     ; CLK_Div:clk_pm|ax ; 7.978  ; 7.978  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[1]     ; CLK_Div:clk_pm|ax ; 7.936  ; 7.936  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[2]     ; CLK_Div:clk_pm|ax ; 7.807  ; 7.807  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[3]     ; CLK_Div:clk_pm|ax ; 7.830  ; 7.830  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[4]     ; CLK_Div:clk_pm|ax ; 7.833  ; 7.833  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[5]     ; CLK_Div:clk_pm|ax ; 7.600  ; 7.600  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[6]     ; CLK_Div:clk_pm|ax ; 7.554  ; 7.554  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX2[*]      ; CLK_Div:clk_pm|ax ; 7.680  ; 7.680  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[0]     ; CLK_Div:clk_pm|ax ; 7.564  ; 7.564  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[1]     ; CLK_Div:clk_pm|ax ; 7.555  ; 7.555  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[2]     ; CLK_Div:clk_pm|ax ; 7.539  ; 7.539  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[3]     ; CLK_Div:clk_pm|ax ; 7.680  ; 7.680  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[4]     ; CLK_Div:clk_pm|ax ; 7.542  ; 7.542  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[5]     ; CLK_Div:clk_pm|ax ; 7.587  ; 7.587  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[6]     ; CLK_Div:clk_pm|ax ; 7.538  ; 7.538  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX3[*]      ; CLK_Div:clk_pm|ax ; 7.446  ; 7.446  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[0]     ; CLK_Div:clk_pm|ax ; 7.366  ; 7.366  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[1]     ; CLK_Div:clk_pm|ax ; 7.408  ; 7.408  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[2]     ; CLK_Div:clk_pm|ax ; 7.358  ; 7.358  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[3]     ; CLK_Div:clk_pm|ax ; 7.446  ; 7.446  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[4]     ; CLK_Div:clk_pm|ax ; 7.372  ; 7.372  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[5]     ; CLK_Div:clk_pm|ax ; 7.074  ; 7.074  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[6]     ; CLK_Div:clk_pm|ax ; 7.072  ; 7.072  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX4[*]      ; CLK_Div:clk_pm|ax ; 10.352 ; 10.352 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[0]     ; CLK_Div:clk_pm|ax ; 9.743  ; 9.743  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[1]     ; CLK_Div:clk_pm|ax ; 9.996  ; 9.996  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[2]     ; CLK_Div:clk_pm|ax ; 8.277  ; 8.277  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[3]     ; CLK_Div:clk_pm|ax ; 8.568  ; 8.568  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[4]     ; CLK_Div:clk_pm|ax ; 9.934  ; 9.934  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[5]     ; CLK_Div:clk_pm|ax ; 10.352 ; 10.352 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[6]     ; CLK_Div:clk_pm|ax ; 9.572  ; 9.572  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX5[*]      ; CLK_Div:clk_pm|ax ; 10.889 ; 10.889 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[0]     ; CLK_Div:clk_pm|ax ; 10.031 ; 10.031 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[1]     ; CLK_Div:clk_pm|ax ; 9.993  ; 9.993  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[2]     ; CLK_Div:clk_pm|ax ; 10.546 ; 10.546 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[3]     ; CLK_Div:clk_pm|ax ; 10.565 ; 10.565 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[4]     ; CLK_Div:clk_pm|ax ; 10.358 ; 10.358 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[5]     ; CLK_Div:clk_pm|ax ; 8.737  ; 8.737  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[6]     ; CLK_Div:clk_pm|ax ; 10.889 ; 10.889 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX6[*]      ; CLK_Div:clk_pm|ax ; 10.651 ; 10.651 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[0]     ; CLK_Div:clk_pm|ax ; 8.476  ; 8.476  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[1]     ; CLK_Div:clk_pm|ax ; 8.614  ; 8.614  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[2]     ; CLK_Div:clk_pm|ax ; 8.434  ; 8.434  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[3]     ; CLK_Div:clk_pm|ax ; 9.096  ; 9.096  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[4]     ; CLK_Div:clk_pm|ax ; 9.301  ; 9.301  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[5]     ; CLK_Div:clk_pm|ax ; 9.775  ; 9.775  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[6]     ; CLK_Div:clk_pm|ax ; 10.651 ; 10.651 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX7[*]      ; CLK_Div:clk_pm|ax ; 11.839 ; 11.839 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[0]     ; CLK_Div:clk_pm|ax ; 10.109 ; 10.109 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[1]     ; CLK_Div:clk_pm|ax ; 11.839 ; 11.839 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[2]     ; CLK_Div:clk_pm|ax ; 9.590  ; 9.590  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[3]     ; CLK_Div:clk_pm|ax ; 10.215 ; 10.215 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[4]     ; CLK_Div:clk_pm|ax ; 9.961  ; 9.961  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[5]     ; CLK_Div:clk_pm|ax ; 9.793  ; 9.793  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[6]     ; CLK_Div:clk_pm|ax ; 10.763 ; 10.763 ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDG7_0[*]   ; CLK_Div:clk_pm|ax ; 7.102  ; 7.102  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[0]  ; CLK_Div:clk_pm|ax ; 7.060  ; 7.060  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[1]  ; CLK_Div:clk_pm|ax ; 6.831  ; 6.831  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[2]  ; CLK_Div:clk_pm|ax ; 7.048  ; 7.048  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[3]  ; CLK_Div:clk_pm|ax ; 7.037  ; 7.037  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[4]  ; CLK_Div:clk_pm|ax ; 7.063  ; 7.063  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[5]  ; CLK_Div:clk_pm|ax ; 7.102  ; 7.102  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[6]  ; CLK_Div:clk_pm|ax ; 6.579  ; 6.579  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[7]  ; CLK_Div:clk_pm|ax ; 6.788  ; 6.788  ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDR7_0[*]   ; CLK_Div:clk_pm|ax ; 7.501  ; 7.501  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[0]  ; CLK_Div:clk_pm|ax ; 7.252  ; 7.252  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[1]  ; CLK_Div:clk_pm|ax ; 7.501  ; 7.501  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[2]  ; CLK_Div:clk_pm|ax ; 7.222  ; 7.222  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[3]  ; CLK_Div:clk_pm|ax ; 7.231  ; 7.231  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[4]  ; CLK_Div:clk_pm|ax ; 7.023  ; 7.023  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[5]  ; CLK_Div:clk_pm|ax ; 7.007  ; 7.007  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[6]  ; CLK_Div:clk_pm|ax ; 7.031  ; 7.031  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[7]  ; CLK_Div:clk_pm|ax ; 6.995  ; 6.995  ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDR15_8[*]  ; CLK_Div:clk_pm|ax ; 7.703  ; 7.703  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[0] ; CLK_Div:clk_pm|ax ; 7.291  ; 7.291  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[1] ; CLK_Div:clk_pm|ax ; 7.293  ; 7.293  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[2] ; CLK_Div:clk_pm|ax ; 7.364  ; 7.364  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[3] ; CLK_Div:clk_pm|ax ; 7.121  ; 7.121  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[4] ; CLK_Div:clk_pm|ax ; 7.518  ; 7.518  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[5] ; CLK_Div:clk_pm|ax ; 7.499  ; 7.499  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[6] ; CLK_Div:clk_pm|ax ; 7.703  ; 7.703  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[7] ; CLK_Div:clk_pm|ax ; 7.654  ; 7.654  ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDR17       ; CLK_Div:clk_pm|ax ; 12.092 ; 12.092 ; Rise       ; CLK_Div:clk_pm|ax ;
; SCK          ; CLK_Div:clk_pm|ax ; 4.587  ;        ; Rise       ; CLK_Div:clk_pm|ax ;
; opcode[*]    ; CLK_Div:clk_pm|ax ; 7.168  ; 7.168  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[0]   ; CLK_Div:clk_pm|ax ; 6.920  ; 6.920  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[1]   ; CLK_Div:clk_pm|ax ; 6.985  ; 6.985  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[2]   ; CLK_Div:clk_pm|ax ; 6.943  ; 6.943  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[3]   ; CLK_Div:clk_pm|ax ; 7.038  ; 7.038  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[4]   ; CLK_Div:clk_pm|ax ; 6.899  ; 6.899  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[5]   ; CLK_Div:clk_pm|ax ; 7.010  ; 7.010  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[6]   ; CLK_Div:clk_pm|ax ; 7.168  ; 7.168  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[7]   ; CLK_Div:clk_pm|ax ; 7.079  ; 7.079  ; Rise       ; CLK_Div:clk_pm|ax ;
; ram_out[*]   ; CLK_Div:clk_pm|ax ; 10.404 ; 10.404 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[0]  ; CLK_Div:clk_pm|ax ; 9.497  ; 9.497  ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[1]  ; CLK_Div:clk_pm|ax ; 9.708  ; 9.708  ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[2]  ; CLK_Div:clk_pm|ax ; 10.404 ; 10.404 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[3]  ; CLK_Div:clk_pm|ax ; 9.495  ; 9.495  ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[4]  ; CLK_Div:clk_pm|ax ; 9.769  ; 9.769  ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[5]  ; CLK_Div:clk_pm|ax ; 9.789  ; 9.789  ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[6]  ; CLK_Div:clk_pm|ax ; 10.370 ; 10.370 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[7]  ; CLK_Div:clk_pm|ax ; 10.155 ; 10.155 ; Rise       ; CLK_Div:clk_pm|ax ;
; SCK          ; CLK_Div:clk_pm|ax ;        ; 4.587  ; Fall       ; CLK_Div:clk_pm|ax ;
+--------------+-------------------+--------+--------+------------+-------------------+


+-------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                       ;
+--------------+-------------------+--------+--------+------------+-------------------+
; Data Port    ; Clock Port        ; Rise   ; Fall   ; Clock Edge ; Clock Reference   ;
+--------------+-------------------+--------+--------+------------+-------------------+
; CMD          ; CLK_Div:clk_pm|ax ; 7.094  ; 7.094  ; Rise       ; CLK_Div:clk_pm|ax ;
; DAT3         ; CLK_Div:clk_pm|ax ; 7.105  ; 7.105  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX0[*]      ; CLK_Div:clk_pm|ax ; 7.854  ; 7.854  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[0]     ; CLK_Div:clk_pm|ax ; 8.018  ; 8.018  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[1]     ; CLK_Div:clk_pm|ax ; 7.854  ; 7.854  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[2]     ; CLK_Div:clk_pm|ax ; 8.698  ; 8.698  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[3]     ; CLK_Div:clk_pm|ax ; 9.075  ; 9.075  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[4]     ; CLK_Div:clk_pm|ax ; 8.829  ; 8.829  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[5]     ; CLK_Div:clk_pm|ax ; 8.291  ; 8.291  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[6]     ; CLK_Div:clk_pm|ax ; 8.317  ; 8.317  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX1[*]      ; CLK_Div:clk_pm|ax ; 7.007  ; 7.007  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[0]     ; CLK_Div:clk_pm|ax ; 7.442  ; 7.442  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[1]     ; CLK_Div:clk_pm|ax ; 7.402  ; 7.402  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[2]     ; CLK_Div:clk_pm|ax ; 7.273  ; 7.273  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[3]     ; CLK_Div:clk_pm|ax ; 7.283  ; 7.283  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[4]     ; CLK_Div:clk_pm|ax ; 7.279  ; 7.279  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[5]     ; CLK_Div:clk_pm|ax ; 7.055  ; 7.055  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[6]     ; CLK_Div:clk_pm|ax ; 7.007  ; 7.007  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX2[*]      ; CLK_Div:clk_pm|ax ; 7.229  ; 7.229  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[0]     ; CLK_Div:clk_pm|ax ; 7.249  ; 7.249  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[1]     ; CLK_Div:clk_pm|ax ; 7.237  ; 7.237  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[2]     ; CLK_Div:clk_pm|ax ; 7.229  ; 7.229  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[3]     ; CLK_Div:clk_pm|ax ; 7.366  ; 7.366  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[4]     ; CLK_Div:clk_pm|ax ; 7.232  ; 7.232  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[5]     ; CLK_Div:clk_pm|ax ; 7.288  ; 7.288  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[6]     ; CLK_Div:clk_pm|ax ; 7.229  ; 7.229  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX3[*]      ; CLK_Div:clk_pm|ax ; 6.687  ; 6.687  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[0]     ; CLK_Div:clk_pm|ax ; 6.985  ; 6.985  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[1]     ; CLK_Div:clk_pm|ax ; 7.024  ; 7.024  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[2]     ; CLK_Div:clk_pm|ax ; 6.988  ; 6.988  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[3]     ; CLK_Div:clk_pm|ax ; 7.081  ; 7.081  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[4]     ; CLK_Div:clk_pm|ax ; 6.988  ; 6.988  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[5]     ; CLK_Div:clk_pm|ax ; 6.687  ; 6.687  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[6]     ; CLK_Div:clk_pm|ax ; 6.705  ; 6.705  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX4[*]      ; CLK_Div:clk_pm|ax ; 8.006  ; 8.006  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[0]     ; CLK_Div:clk_pm|ax ; 9.270  ; 9.270  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[1]     ; CLK_Div:clk_pm|ax ; 9.706  ; 9.706  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[2]     ; CLK_Div:clk_pm|ax ; 8.006  ; 8.006  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[3]     ; CLK_Div:clk_pm|ax ; 8.282  ; 8.282  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[4]     ; CLK_Div:clk_pm|ax ; 9.648  ; 9.648  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[5]     ; CLK_Div:clk_pm|ax ; 9.879  ; 9.879  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[6]     ; CLK_Div:clk_pm|ax ; 8.951  ; 8.951  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX5[*]      ; CLK_Div:clk_pm|ax ; 8.437  ; 8.437  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[0]     ; CLK_Div:clk_pm|ax ; 9.596  ; 9.596  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[1]     ; CLK_Div:clk_pm|ax ; 9.518  ; 9.518  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[2]     ; CLK_Div:clk_pm|ax ; 9.987  ; 9.987  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[3]     ; CLK_Div:clk_pm|ax ; 10.102 ; 10.102 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[4]     ; CLK_Div:clk_pm|ax ; 10.080 ; 10.080 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[5]     ; CLK_Div:clk_pm|ax ; 8.437  ; 8.437  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[6]     ; CLK_Div:clk_pm|ax ; 10.590 ; 10.590 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX6[*]      ; CLK_Div:clk_pm|ax ; 7.966  ; 7.966  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[0]     ; CLK_Div:clk_pm|ax ; 8.151  ; 8.151  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[1]     ; CLK_Div:clk_pm|ax ; 8.052  ; 8.052  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[2]     ; CLK_Div:clk_pm|ax ; 7.966  ; 7.966  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[3]     ; CLK_Div:clk_pm|ax ; 8.590  ; 8.590  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[4]     ; CLK_Div:clk_pm|ax ; 8.981  ; 8.981  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[5]     ; CLK_Div:clk_pm|ax ; 9.445  ; 9.445  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[6]     ; CLK_Div:clk_pm|ax ; 10.326 ; 10.326 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX7[*]      ; CLK_Div:clk_pm|ax ; 9.093  ; 9.093  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[0]     ; CLK_Div:clk_pm|ax ; 9.220  ; 9.220  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[1]     ; CLK_Div:clk_pm|ax ; 11.114 ; 11.114 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[2]     ; CLK_Div:clk_pm|ax ; 9.131  ; 9.131  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[3]     ; CLK_Div:clk_pm|ax ; 9.724  ; 9.724  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[4]     ; CLK_Div:clk_pm|ax ; 9.462  ; 9.462  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[5]     ; CLK_Div:clk_pm|ax ; 9.093  ; 9.093  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[6]     ; CLK_Div:clk_pm|ax ; 10.042 ; 10.042 ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDG7_0[*]   ; CLK_Div:clk_pm|ax ; 6.579  ; 6.579  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[0]  ; CLK_Div:clk_pm|ax ; 7.060  ; 7.060  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[1]  ; CLK_Div:clk_pm|ax ; 6.831  ; 6.831  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[2]  ; CLK_Div:clk_pm|ax ; 7.048  ; 7.048  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[3]  ; CLK_Div:clk_pm|ax ; 7.037  ; 7.037  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[4]  ; CLK_Div:clk_pm|ax ; 7.063  ; 7.063  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[5]  ; CLK_Div:clk_pm|ax ; 7.102  ; 7.102  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[6]  ; CLK_Div:clk_pm|ax ; 6.579  ; 6.579  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[7]  ; CLK_Div:clk_pm|ax ; 6.788  ; 6.788  ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDR7_0[*]   ; CLK_Div:clk_pm|ax ; 6.995  ; 6.995  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[0]  ; CLK_Div:clk_pm|ax ; 7.252  ; 7.252  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[1]  ; CLK_Div:clk_pm|ax ; 7.501  ; 7.501  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[2]  ; CLK_Div:clk_pm|ax ; 7.222  ; 7.222  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[3]  ; CLK_Div:clk_pm|ax ; 7.231  ; 7.231  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[4]  ; CLK_Div:clk_pm|ax ; 7.023  ; 7.023  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[5]  ; CLK_Div:clk_pm|ax ; 7.007  ; 7.007  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[6]  ; CLK_Div:clk_pm|ax ; 7.031  ; 7.031  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[7]  ; CLK_Div:clk_pm|ax ; 6.995  ; 6.995  ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDR15_8[*]  ; CLK_Div:clk_pm|ax ; 7.121  ; 7.121  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[0] ; CLK_Div:clk_pm|ax ; 7.291  ; 7.291  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[1] ; CLK_Div:clk_pm|ax ; 7.293  ; 7.293  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[2] ; CLK_Div:clk_pm|ax ; 7.364  ; 7.364  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[3] ; CLK_Div:clk_pm|ax ; 7.121  ; 7.121  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[4] ; CLK_Div:clk_pm|ax ; 7.518  ; 7.518  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[5] ; CLK_Div:clk_pm|ax ; 7.499  ; 7.499  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[6] ; CLK_Div:clk_pm|ax ; 7.703  ; 7.703  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[7] ; CLK_Div:clk_pm|ax ; 7.654  ; 7.654  ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDR17       ; CLK_Div:clk_pm|ax ; 9.839  ; 9.839  ; Rise       ; CLK_Div:clk_pm|ax ;
; SCK          ; CLK_Div:clk_pm|ax ; 4.587  ;        ; Rise       ; CLK_Div:clk_pm|ax ;
; opcode[*]    ; CLK_Div:clk_pm|ax ; 6.899  ; 6.899  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[0]   ; CLK_Div:clk_pm|ax ; 6.920  ; 6.920  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[1]   ; CLK_Div:clk_pm|ax ; 6.985  ; 6.985  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[2]   ; CLK_Div:clk_pm|ax ; 6.943  ; 6.943  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[3]   ; CLK_Div:clk_pm|ax ; 7.038  ; 7.038  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[4]   ; CLK_Div:clk_pm|ax ; 6.899  ; 6.899  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[5]   ; CLK_Div:clk_pm|ax ; 7.010  ; 7.010  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[6]   ; CLK_Div:clk_pm|ax ; 7.168  ; 7.168  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[7]   ; CLK_Div:clk_pm|ax ; 7.079  ; 7.079  ; Rise       ; CLK_Div:clk_pm|ax ;
; ram_out[*]   ; CLK_Div:clk_pm|ax ; 9.495  ; 9.495  ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[0]  ; CLK_Div:clk_pm|ax ; 9.497  ; 9.497  ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[1]  ; CLK_Div:clk_pm|ax ; 9.708  ; 9.708  ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[2]  ; CLK_Div:clk_pm|ax ; 10.404 ; 10.404 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[3]  ; CLK_Div:clk_pm|ax ; 9.495  ; 9.495  ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[4]  ; CLK_Div:clk_pm|ax ; 9.769  ; 9.769  ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[5]  ; CLK_Div:clk_pm|ax ; 9.789  ; 9.789  ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[6]  ; CLK_Div:clk_pm|ax ; 10.370 ; 10.370 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[7]  ; CLK_Div:clk_pm|ax ; 10.155 ; 10.155 ; Rise       ; CLK_Div:clk_pm|ax ;
; SCK          ; CLK_Div:clk_pm|ax ;        ; 4.587  ; Fall       ; CLK_Div:clk_pm|ax ;
+--------------+-------------------+--------+--------+------------+-------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW7_0[0]   ; LEDR17      ; 11.091 ; 11.091 ; 11.091 ; 11.091 ;
; SW7_0[1]   ; LEDR17      ; 10.950 ; 10.950 ; 10.950 ; 10.950 ;
; SW7_0[2]   ; LEDR17      ; 11.123 ; 11.123 ; 11.123 ; 11.123 ;
; SW7_0[3]   ; LEDR17      ; 11.105 ; 11.105 ; 11.105 ; 11.105 ;
; SW7_0[4]   ; LEDR17      ; 11.454 ; 11.454 ; 11.454 ; 11.454 ;
; SW7_0[5]   ; LEDR17      ; 11.235 ; 11.235 ; 11.235 ; 11.235 ;
; SW7_0[6]   ; LEDR17      ; 11.196 ; 11.196 ; 11.196 ; 11.196 ;
; SW7_0[7]   ; LEDR17      ; 11.312 ; 11.312 ; 11.312 ; 11.312 ;
; SW15_8[0]  ; LEDR17      ; 10.267 ; 10.267 ; 10.267 ; 10.267 ;
; SW15_8[1]  ; LEDR17      ; 10.258 ; 10.258 ; 10.258 ; 10.258 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW7_0[0]   ; LEDR17      ; 10.736 ; 11.091 ; 11.091 ; 10.736 ;
; SW7_0[1]   ; LEDR17      ; 10.596 ; 10.950 ; 10.950 ; 10.596 ;
; SW7_0[2]   ; LEDR17      ; 10.769 ; 11.123 ; 11.123 ; 10.769 ;
; SW7_0[3]   ; LEDR17      ; 10.744 ; 11.105 ; 11.105 ; 10.744 ;
; SW7_0[4]   ; LEDR17      ; 10.792 ; 11.454 ; 11.454 ; 10.792 ;
; SW7_0[5]   ; LEDR17      ; 10.874 ; 11.235 ; 11.235 ; 10.874 ;
; SW7_0[6]   ; LEDR17      ; 10.839 ; 11.196 ; 11.196 ; 10.839 ;
; SW7_0[7]   ; LEDR17      ; 10.981 ; 11.312 ; 11.312 ; 10.981 ;
; SW15_8[0]  ; LEDR17      ; 10.267 ; 10.267 ; 10.267 ; 10.267 ;
; SW15_8[1]  ; LEDR17      ; 9.453  ; 9.453  ; 9.453  ; 9.453  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------+
; Fast Model Setup Summary                   ;
+-------------------+--------+---------------+
; Clock             ; Slack  ; End Point TNS ;
+-------------------+--------+---------------+
; CLK_Div:clk_pm|ax ; -5.330 ; -459.401      ;
; clk27             ; -0.089 ; -0.129        ;
+-------------------+--------+---------------+


+--------------------------------------------+
; Fast Model Hold Summary                    ;
+-------------------+--------+---------------+
; Clock             ; Slack  ; End Point TNS ;
+-------------------+--------+---------------+
; clk27             ; -1.555 ; -1.555        ;
; CLK_Div:clk_pm|ax ; 0.215  ; 0.000         ;
+-------------------+--------+---------------+


+--------------------------------------------+
; Fast Model Recovery Summary                ;
+-------------------+--------+---------------+
; Clock             ; Slack  ; End Point TNS ;
+-------------------+--------+---------------+
; CLK_Div:clk_pm|ax ; -0.297 ; -2.376        ;
+-------------------+--------+---------------+


+-------------------------------------------+
; Fast Model Removal Summary                ;
+-------------------+-------+---------------+
; Clock             ; Slack ; End Point TNS ;
+-------------------+-------+---------------+
; CLK_Div:clk_pm|ax ; 0.610 ; 0.000         ;
+-------------------+-------+---------------+


+--------------------------------------------+
; Fast Model Minimum Pulse Width Summary     ;
+-------------------+--------+---------------+
; Clock             ; Slack  ; End Point TNS ;
+-------------------+--------+---------------+
; CLK_Div:clk_pm|ax ; -2.000 ; -370.000      ;
; clk27             ; -1.380 ; -9.380        ;
+-------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK_Div:clk_pm|ax'                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                                              ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; -5.330 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.328      ;
; -5.330 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.328      ;
; -5.330 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.328      ;
; -5.330 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.328      ;
; -5.330 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.328      ;
; -5.330 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.328      ;
; -5.330 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.328      ;
; -5.330 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.328      ;
; -5.330 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.328      ;
; -5.310 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.040     ; 6.302      ;
; -5.310 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.040     ; 6.302      ;
; -5.310 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.040     ; 6.302      ;
; -5.310 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.040     ; 6.302      ;
; -5.310 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.040     ; 6.302      ;
; -5.310 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.040     ; 6.302      ;
; -5.310 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.040     ; 6.302      ;
; -5.310 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.040     ; 6.302      ;
; -5.310 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.040     ; 6.302      ;
; -5.172 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD3|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.019     ; 6.185      ;
; -5.172 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD3|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.019     ; 6.185      ;
; -5.172 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD3|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.019     ; 6.185      ;
; -5.172 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD3|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.019     ; 6.185      ;
; -5.172 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD3|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.019     ; 6.185      ;
; -5.172 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD3|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.019     ; 6.185      ;
; -5.172 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD3|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.019     ; 6.185      ;
; -5.172 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD3|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.019     ; 6.185      ;
; -5.172 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD3|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.019     ; 6.185      ;
; -5.168 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.033     ; 6.167      ;
; -5.168 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.033     ; 6.167      ;
; -5.168 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.033     ; 6.167      ;
; -5.168 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.033     ; 6.167      ;
; -5.168 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.033     ; 6.167      ;
; -5.168 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.033     ; 6.167      ;
; -5.168 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.033     ; 6.167      ;
; -5.168 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.033     ; 6.167      ;
; -5.168 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD6|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.033     ; 6.167      ;
; -5.157 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.059     ; 6.130      ;
; -5.157 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.059     ; 6.130      ;
; -5.157 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.059     ; 6.130      ;
; -5.157 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.059     ; 6.130      ;
; -5.157 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.059     ; 6.130      ;
; -5.157 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.059     ; 6.130      ;
; -5.157 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.059     ; 6.130      ;
; -5.157 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.059     ; 6.130      ;
; -5.157 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.059     ; 6.130      ;
; -5.154 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.059     ; 6.127      ;
; -5.154 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.059     ; 6.127      ;
; -5.154 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.059     ; 6.127      ;
; -5.154 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.059     ; 6.127      ;
; -5.154 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.059     ; 6.127      ;
; -5.154 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.059     ; 6.127      ;
; -5.154 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.059     ; 6.127      ;
; -5.154 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.059     ; 6.127      ;
; -5.154 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:C_pm|FFD:FFD7|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.059     ; 6.127      ;
; -5.150 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.148      ;
; -5.150 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.148      ;
; -5.150 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.148      ;
; -5.150 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.148      ;
; -5.150 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.148      ;
; -5.150 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.148      ;
; -5.150 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.148      ;
; -5.150 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.148      ;
; -5.150 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.148      ;
; -5.140 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.138      ;
; -5.140 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.138      ;
; -5.140 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.138      ;
; -5.140 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.138      ;
; -5.140 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.138      ;
; -5.140 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.138      ;
; -5.140 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.138      ;
; -5.140 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.138      ;
; -5.140 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 6.138      ;
; -5.078 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.019     ; 6.091      ;
; -5.078 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.019     ; 6.091      ;
; -5.078 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.019     ; 6.091      ;
; -5.078 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.019     ; 6.091      ;
; -5.078 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.019     ; 6.091      ;
; -5.078 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.019     ; 6.091      ;
; -5.078 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.019     ; 6.091      ;
; -5.078 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.019     ; 6.091      ;
; -5.078 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD1|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.019     ; 6.091      ;
; -5.041 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD3|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.048     ; 6.025      ;
; -5.041 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD3|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.048     ; 6.025      ;
; -5.041 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD3|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.048     ; 6.025      ;
; -5.041 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD3|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.048     ; 6.025      ;
; -5.041 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD3|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.048     ; 6.025      ;
; -5.041 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD3|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.048     ; 6.025      ;
; -5.041 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD3|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.048     ; 6.025      ;
; -5.041 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD3|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.048     ; 6.025      ;
; -5.041 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:B_pm|FFD:FFD3|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.048     ; 6.025      ;
; -5.001 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.019     ; 6.014      ;
; -5.001 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.019     ; 6.014      ;
; -5.001 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.019     ; 6.014      ;
; -5.001 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.019     ; 6.014      ;
; -5.001 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.019     ; 6.014      ;
; -5.001 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.019     ; 6.014      ;
; -5.001 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.019     ; 6.014      ;
; -5.001 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.019     ; 6.014      ;
; -5.001 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ; Processador:PROCESSADOR0000|datapath:datapath_pm|banco_ABCD:b_abcd_pm|Registrador8Bits:A_pm|FFD:FFD2|qS                              ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.019     ; 6.014      ;
; -4.986 ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; -0.001     ; 5.984      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk27'                                                                                                         ;
+--------+-----------------------+-----------------------+-------------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-------------------+-------------+--------------+------------+------------+
; -0.089 ; CLK_Div:clk_pm|cnt[0] ; CLK_Div:clk_pm|cnt[5] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.121      ;
; -0.041 ; CLK_Div:clk_pm|cnt[1] ; CLK_Div:clk_pm|cnt[5] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.073      ;
; -0.040 ; CLK_Div:clk_pm|cnt[0] ; CLK_Div:clk_pm|cnt[6] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.072      ;
; -0.007 ; CLK_Div:clk_pm|cnt[2] ; CLK_Div:clk_pm|cnt[5] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.039      ;
; 0.008  ; CLK_Div:clk_pm|cnt[1] ; CLK_Div:clk_pm|cnt[6] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.024      ;
; 0.027  ; CLK_Div:clk_pm|cnt[3] ; CLK_Div:clk_pm|cnt[5] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 1.005      ;
; 0.042  ; CLK_Div:clk_pm|cnt[2] ; CLK_Div:clk_pm|cnt[6] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.990      ;
; 0.067  ; CLK_Div:clk_pm|cnt[4] ; CLK_Div:clk_pm|cnt[5] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.965      ;
; 0.076  ; CLK_Div:clk_pm|cnt[3] ; CLK_Div:clk_pm|cnt[6] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.956      ;
; 0.116  ; CLK_Div:clk_pm|cnt[4] ; CLK_Div:clk_pm|cnt[6] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.916      ;
; 0.122  ; CLK_Div:clk_pm|cnt[0] ; CLK_Div:clk_pm|cnt[3] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.910      ;
; 0.123  ; CLK_Div:clk_pm|cnt[0] ; CLK_Div:clk_pm|cnt[2] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.909      ;
; 0.127  ; CLK_Div:clk_pm|cnt[0] ; CLK_Div:clk_pm|cnt[0] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.905      ;
; 0.173  ; CLK_Div:clk_pm|cnt[2] ; CLK_Div:clk_pm|cnt[3] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.859      ;
; 0.174  ; CLK_Div:clk_pm|cnt[2] ; CLK_Div:clk_pm|cnt[2] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.858      ;
; 0.176  ; CLK_Div:clk_pm|cnt[1] ; CLK_Div:clk_pm|cnt[3] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.856      ;
; 0.178  ; CLK_Div:clk_pm|cnt[2] ; CLK_Div:clk_pm|cnt[0] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.854      ;
; 0.182  ; CLK_Div:clk_pm|cnt[5] ; CLK_Div:clk_pm|cnt[5] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.850      ;
; 0.185  ; CLK_Div:clk_pm|cnt[5] ; CLK_Div:clk_pm|ax     ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.847      ;
; 0.195  ; CLK_Div:clk_pm|cnt[5] ; CLK_Div:clk_pm|cnt[6] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.837      ;
; 0.203  ; CLK_Div:clk_pm|cnt[1] ; CLK_Div:clk_pm|cnt[2] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.829      ;
; 0.207  ; CLK_Div:clk_pm|cnt[1] ; CLK_Div:clk_pm|cnt[0] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.825      ;
; 0.243  ; CLK_Div:clk_pm|cnt[0] ; CLK_Div:clk_pm|ax     ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.789      ;
; 0.258  ; CLK_Div:clk_pm|cnt[5] ; CLK_Div:clk_pm|cnt[3] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.774      ;
; 0.259  ; CLK_Div:clk_pm|cnt[0] ; CLK_Div:clk_pm|cnt[4] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.773      ;
; 0.259  ; CLK_Div:clk_pm|cnt[5] ; CLK_Div:clk_pm|cnt[2] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.773      ;
; 0.264  ; CLK_Div:clk_pm|cnt[5] ; CLK_Div:clk_pm|cnt[0] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.768      ;
; 0.267  ; CLK_Div:clk_pm|cnt[4] ; CLK_Div:clk_pm|ax     ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.765      ;
; 0.294  ; CLK_Div:clk_pm|cnt[2] ; CLK_Div:clk_pm|ax     ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.738      ;
; 0.307  ; CLK_Div:clk_pm|cnt[1] ; CLK_Div:clk_pm|cnt[4] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.725      ;
; 0.316  ; CLK_Div:clk_pm|cnt[6] ; CLK_Div:clk_pm|cnt[5] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.716      ;
; 0.319  ; CLK_Div:clk_pm|cnt[3] ; CLK_Div:clk_pm|cnt[3] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.713      ;
; 0.319  ; CLK_Div:clk_pm|cnt[6] ; CLK_Div:clk_pm|ax     ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.713      ;
; 0.320  ; CLK_Div:clk_pm|cnt[3] ; CLK_Div:clk_pm|cnt[2] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.712      ;
; 0.323  ; CLK_Div:clk_pm|cnt[1] ; CLK_Div:clk_pm|ax     ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.709      ;
; 0.324  ; CLK_Div:clk_pm|cnt[3] ; CLK_Div:clk_pm|cnt[0] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.708      ;
; 0.340  ; CLK_Div:clk_pm|cnt[4] ; CLK_Div:clk_pm|cnt[3] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.692      ;
; 0.341  ; CLK_Div:clk_pm|cnt[2] ; CLK_Div:clk_pm|cnt[4] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.691      ;
; 0.341  ; CLK_Div:clk_pm|cnt[4] ; CLK_Div:clk_pm|cnt[2] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.691      ;
; 0.346  ; CLK_Div:clk_pm|cnt[4] ; CLK_Div:clk_pm|cnt[0] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.686      ;
; 0.364  ; CLK_Div:clk_pm|cnt[0] ; CLK_Div:clk_pm|cnt[1] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.668      ;
; 0.375  ; CLK_Div:clk_pm|cnt[3] ; CLK_Div:clk_pm|cnt[4] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.657      ;
; 0.392  ; CLK_Div:clk_pm|cnt[6] ; CLK_Div:clk_pm|cnt[3] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.640      ;
; 0.393  ; CLK_Div:clk_pm|cnt[6] ; CLK_Div:clk_pm|cnt[2] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.639      ;
; 0.398  ; CLK_Div:clk_pm|cnt[6] ; CLK_Div:clk_pm|cnt[0] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.634      ;
; 0.399  ; CLK_Div:clk_pm|cnt[6] ; CLK_Div:clk_pm|cnt[6] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.633      ;
; 0.440  ; CLK_Div:clk_pm|cnt[3] ; CLK_Div:clk_pm|ax     ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.592      ;
; 0.514  ; CLK_Div:clk_pm|cnt[4] ; CLK_Div:clk_pm|cnt[4] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.518      ;
; 0.515  ; CLK_Div:clk_pm|cnt[1] ; CLK_Div:clk_pm|cnt[1] ; clk27             ; clk27       ; 1.000        ; 0.000      ; 0.517      ;
; 1.935  ; CLK_Div:clk_pm|ax     ; CLK_Div:clk_pm|ax     ; CLK_Div:clk_pm|ax ; clk27       ; 0.500        ; 1.629      ; 0.367      ;
; 2.435  ; CLK_Div:clk_pm|ax     ; CLK_Div:clk_pm|ax     ; CLK_Div:clk_pm|ax ; clk27       ; 1.000        ; 1.629      ; 0.367      ;
+--------+-----------------------+-----------------------+-------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk27'                                                                                                          ;
+--------+-----------------------+-----------------------+-------------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-------------------+-------------+--------------+------------+------------+
; -1.555 ; CLK_Div:clk_pm|ax     ; CLK_Div:clk_pm|ax     ; CLK_Div:clk_pm|ax ; clk27       ; 0.000        ; 1.629      ; 0.367      ;
; -1.055 ; CLK_Div:clk_pm|ax     ; CLK_Div:clk_pm|ax     ; CLK_Div:clk_pm|ax ; clk27       ; -0.500       ; 1.629      ; 0.367      ;
; 0.365  ; CLK_Div:clk_pm|cnt[1] ; CLK_Div:clk_pm|cnt[1] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; CLK_Div:clk_pm|cnt[4] ; CLK_Div:clk_pm|cnt[4] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.518      ;
; 0.418  ; CLK_Div:clk_pm|cnt[6] ; CLK_Div:clk_pm|cnt[6] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.570      ;
; 0.440  ; CLK_Div:clk_pm|cnt[3] ; CLK_Div:clk_pm|cnt[5] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.592      ;
; 0.440  ; CLK_Div:clk_pm|cnt[3] ; CLK_Div:clk_pm|ax     ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.592      ;
; 0.482  ; CLK_Div:clk_pm|cnt[6] ; CLK_Div:clk_pm|cnt[0] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.634      ;
; 0.487  ; CLK_Div:clk_pm|cnt[6] ; CLK_Div:clk_pm|cnt[2] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.639      ;
; 0.488  ; CLK_Div:clk_pm|cnt[6] ; CLK_Div:clk_pm|cnt[3] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.640      ;
; 0.505  ; CLK_Div:clk_pm|cnt[3] ; CLK_Div:clk_pm|cnt[4] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.657      ;
; 0.516  ; CLK_Div:clk_pm|cnt[0] ; CLK_Div:clk_pm|cnt[1] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.668      ;
; 0.531  ; CLK_Div:clk_pm|cnt[2] ; CLK_Div:clk_pm|cnt[2] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.683      ;
; 0.533  ; CLK_Div:clk_pm|cnt[4] ; CLK_Div:clk_pm|cnt[6] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.685      ;
; 0.533  ; CLK_Div:clk_pm|cnt[3] ; CLK_Div:clk_pm|cnt[3] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.685      ;
; 0.534  ; CLK_Div:clk_pm|cnt[4] ; CLK_Div:clk_pm|cnt[0] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.686      ;
; 0.539  ; CLK_Div:clk_pm|cnt[4] ; CLK_Div:clk_pm|cnt[2] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.691      ;
; 0.539  ; CLK_Div:clk_pm|cnt[2] ; CLK_Div:clk_pm|cnt[4] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.691      ;
; 0.540  ; CLK_Div:clk_pm|cnt[4] ; CLK_Div:clk_pm|cnt[3] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.692      ;
; 0.545  ; CLK_Div:clk_pm|cnt[0] ; CLK_Div:clk_pm|cnt[0] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.697      ;
; 0.556  ; CLK_Div:clk_pm|cnt[3] ; CLK_Div:clk_pm|cnt[0] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.708      ;
; 0.557  ; CLK_Div:clk_pm|cnt[3] ; CLK_Div:clk_pm|cnt[6] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.709      ;
; 0.557  ; CLK_Div:clk_pm|cnt[1] ; CLK_Div:clk_pm|cnt[5] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.709      ;
; 0.557  ; CLK_Div:clk_pm|cnt[1] ; CLK_Div:clk_pm|ax     ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.709      ;
; 0.560  ; CLK_Div:clk_pm|cnt[3] ; CLK_Div:clk_pm|cnt[2] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.712      ;
; 0.561  ; CLK_Div:clk_pm|cnt[6] ; CLK_Div:clk_pm|ax     ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.713      ;
; 0.564  ; CLK_Div:clk_pm|cnt[6] ; CLK_Div:clk_pm|cnt[5] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.716      ;
; 0.573  ; CLK_Div:clk_pm|cnt[1] ; CLK_Div:clk_pm|cnt[4] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.725      ;
; 0.586  ; CLK_Div:clk_pm|cnt[2] ; CLK_Div:clk_pm|cnt[5] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.738      ;
; 0.586  ; CLK_Div:clk_pm|cnt[2] ; CLK_Div:clk_pm|ax     ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.738      ;
; 0.613  ; CLK_Div:clk_pm|cnt[4] ; CLK_Div:clk_pm|ax     ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.765      ;
; 0.615  ; CLK_Div:clk_pm|cnt[5] ; CLK_Div:clk_pm|cnt[6] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.767      ;
; 0.616  ; CLK_Div:clk_pm|cnt[5] ; CLK_Div:clk_pm|cnt[0] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.768      ;
; 0.616  ; CLK_Div:clk_pm|cnt[4] ; CLK_Div:clk_pm|cnt[5] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.768      ;
; 0.621  ; CLK_Div:clk_pm|cnt[5] ; CLK_Div:clk_pm|cnt[2] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.773      ;
; 0.621  ; CLK_Div:clk_pm|cnt[0] ; CLK_Div:clk_pm|cnt[4] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.773      ;
; 0.622  ; CLK_Div:clk_pm|cnt[5] ; CLK_Div:clk_pm|cnt[3] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.774      ;
; 0.631  ; CLK_Div:clk_pm|cnt[5] ; CLK_Div:clk_pm|cnt[5] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.783      ;
; 0.637  ; CLK_Div:clk_pm|cnt[0] ; CLK_Div:clk_pm|cnt[5] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.789      ;
; 0.637  ; CLK_Div:clk_pm|cnt[0] ; CLK_Div:clk_pm|ax     ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.789      ;
; 0.668  ; CLK_Div:clk_pm|cnt[1] ; CLK_Div:clk_pm|cnt[2] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.820      ;
; 0.670  ; CLK_Div:clk_pm|cnt[2] ; CLK_Div:clk_pm|cnt[3] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.822      ;
; 0.673  ; CLK_Div:clk_pm|cnt[1] ; CLK_Div:clk_pm|cnt[0] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.825      ;
; 0.674  ; CLK_Div:clk_pm|cnt[1] ; CLK_Div:clk_pm|cnt[6] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.826      ;
; 0.678  ; CLK_Div:clk_pm|cnt[1] ; CLK_Div:clk_pm|cnt[3] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.830      ;
; 0.695  ; CLK_Div:clk_pm|cnt[5] ; CLK_Div:clk_pm|ax     ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.847      ;
; 0.702  ; CLK_Div:clk_pm|cnt[2] ; CLK_Div:clk_pm|cnt[0] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.854      ;
; 0.703  ; CLK_Div:clk_pm|cnt[2] ; CLK_Div:clk_pm|cnt[6] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.855      ;
; 0.716  ; CLK_Div:clk_pm|cnt[0] ; CLK_Div:clk_pm|cnt[2] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.868      ;
; 0.752  ; CLK_Div:clk_pm|cnt[0] ; CLK_Div:clk_pm|cnt[3] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.904      ;
; 0.754  ; CLK_Div:clk_pm|cnt[0] ; CLK_Div:clk_pm|cnt[6] ; clk27             ; clk27       ; 0.000        ; 0.000      ; 0.906      ;
+--------+-----------------------+-----------------------+-------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK_Div:clk_pm|ax'                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                 ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.215 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                  ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                  ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                  ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                  ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                  ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                  ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                  ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD5|qS                                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD7|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                                        ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                                        ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                                        ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                                        ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                                        ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                                        ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|ctc_mode:CTC00|FFD:TIMEROUT|qS                                                                          ; timer:TIMER0000|ctc_mode:CTC00|FFD:TIMEROUT|qS                                                                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; timer:TIMER0000|normal_mode:NORMAL00|FFD:TIMEROUT|qS                                                                    ; timer:TIMER0000|normal_mode:NORMAL00|FFD:TIMEROUT|qS                                                                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.367      ;
; 0.241 ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                                        ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                                        ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.393      ;
; 0.246 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e6                                            ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e7                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.398      ;
; 0.249 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e8                                            ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e1                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.401      ;
; 0.256 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.408      ;
; 0.257 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.409      ;
; 0.262 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.414      ;
; 0.263 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.inicio                                        ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.inicio2                                       ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.415      ;
; 0.270 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.422      ;
; 0.271 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.423      ;
; 0.271 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.423      ;
; 0.294 ; SPI_SD:SPI000000|FFD:FFD0|qS                                                                                            ; SPI_SD:SPI000000|FFD:FFD1|qS                                                                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.446      ;
; 0.294 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e0                                            ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e1                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.446      ;
; 0.295 ; SPI_SD:SPI000000|FFD:FFD2|qS                                                                                            ; SPI_SD:SPI000000|FFD:FFD3|qS                                                                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.447      ;
; 0.356 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                  ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 0.507      ;
; 0.360 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                  ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 0.511      ;
; 0.361 ; SPI_SD:SPI000000|FFD:FFD1|qS                                                                                            ; SPI_SD:SPI000000|FFD:FFD2|qS                                                                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                  ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; -0.001     ; 0.512      ;
; 0.361 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                  ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                                        ; SPI_SD:SPI000000|FFD:FFD6|qS                                                                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; SPI_SD:SPI000000|FFD:FFD6|qS                                                                                            ; SPI_SD:SPI000000|FFD:FFD7|qS                                                                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; perifericos:PERIFERICOS0000|Registrador8Bits:REGGGG|FFD:FFD1|qS                                                         ; SPI_SD:SPI000000|FFD:FFD1|qS                                                                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.514      ;
; 0.365 ; perifericos:PERIFERICOS0000|Registrador8Bits:REGGGG|FFD:FFD6|qS                                                         ; SPI_SD:SPI000000|FFD:FFD6|qS                                                                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                                        ; SPI_SD:SPI000000|FFD:FFD1|qS                                                                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                                        ; SPI_SD:SPI000000|FFD:FFD7|qS                                                                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                                        ; SPI_SD:SPI000000|FFD:FFD2|qS                                                                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD1|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                  ; timer:TIMER0000|normal_mode:NORMAL00|FFD:TIMEROUT|qS                                                                    ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; SPI_SD:SPI000000|FFD:FFD5|qS                                                                                            ; SPI_SD:SPI000000|FFD:FFD6|qS                                                                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                  ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                  ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                  ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                  ; timer:TIMER0000|fastPWM_mode:FASTPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                  ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.526      ;
; 0.377 ; SPI_SD:SPI000000|FFD:FFD3|qS                                                                                            ; SPI_SD:SPI000000|FFD:FFD4|qS                                                                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; SPI_SD:SPI000000|FFD:FFD4|qS                                                                                            ; SPI_SD:SPI000000|FFD:FFD5|qS                                                                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.529      ;
; 0.383 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.535      ;
; 0.386 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.538      ;
; 0.387 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.539      ;
; 0.389 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD0|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD1|qS                                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.541      ;
; 0.390 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.542      ;
; 0.392 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.544      ;
; 0.396 ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                                        ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS                                        ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.548      ;
; 0.400 ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                                        ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS                                        ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.552      ;
; 0.415 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD3|qS                                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.567      ;
; 0.417 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD7|qS                                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.569      ;
; 0.419 ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD4|qS                                ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:pc_reg|FFD:FFD6|qS                                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.571      ;
; 0.422 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.574      ;
; 0.422 ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS                ; timer:TIMER0000|phasePWM_mode:PHASEPWM00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS                ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.574      ;
; 0.433 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD5|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.585      ;
; 0.437 ; perifericos:PERIFERICOS0000|Registrador8Bits:REGGGG|FFD:FFD0|qS                                                         ; SPI_SD:SPI000000|FFD:FFD0|qS                                                                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 0.597      ;
; 0.441 ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD0|qS ; Processador:PROCESSADOR0000|controller:controller_pm|contador_8bits_up_down:sp_cont_pm|Reg8Bits_pre_clr:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.593      ;
; 0.442 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS                          ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.594      ;
; 0.445 ; perifericos:PERIFERICOS0000|Registrador8Bits:REGGGG|FFD:FFD3|qS                                                         ; SPI_SD:SPI000000|FFD:FFD3|qS                                                                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 0.605      ;
; 0.452 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS                          ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS                          ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.604      ;
; 0.452 ; perifericos:PERIFERICOS0000|Registrador8Bits:REGGGG|FFD:FFD5|qS                                                         ; SPI_SD:SPI000000|FFD:FFD5|qS                                                                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.008      ; 0.612      ;
; 0.455 ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e4                                            ; Processador:PROCESSADOR0000|controller:controller_pm|mde:mde_pm|y_present.e5                                            ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.010      ; 0.617      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLK_Div:clk_pm|ax'                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; -0.297 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.329      ;
; -0.297 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.329      ;
; -0.297 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.329      ;
; -0.297 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.329      ;
; -0.297 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.329      ;
; -0.297 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.329      ;
; -0.297 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.329      ;
; -0.297 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.329      ;
; -0.258 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.290      ;
; -0.258 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.290      ;
; -0.258 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.290      ;
; -0.258 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.290      ;
; -0.258 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.290      ;
; -0.258 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.290      ;
; -0.258 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.290      ;
; -0.258 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.290      ;
; -0.233 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.265      ;
; -0.233 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.265      ;
; -0.233 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.265      ;
; -0.233 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.265      ;
; -0.233 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.265      ;
; -0.233 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.265      ;
; -0.233 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.265      ;
; -0.233 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.265      ;
; -0.195 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.227      ;
; -0.195 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.227      ;
; -0.195 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.227      ;
; -0.195 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.227      ;
; -0.195 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.227      ;
; -0.195 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.227      ;
; -0.195 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.227      ;
; -0.195 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.227      ;
; -0.184 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.216      ;
; -0.184 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.216      ;
; -0.184 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.216      ;
; -0.184 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.216      ;
; -0.184 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.216      ;
; -0.184 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.216      ;
; -0.184 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.216      ;
; -0.184 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.216      ;
; -0.158 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.190      ;
; -0.158 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.190      ;
; -0.158 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.190      ;
; -0.158 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.190      ;
; -0.158 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.190      ;
; -0.158 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.190      ;
; -0.158 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.190      ;
; -0.158 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.190      ;
; -0.129 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.161      ;
; -0.129 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.161      ;
; -0.129 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.161      ;
; -0.129 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.161      ;
; -0.129 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.161      ;
; -0.129 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.161      ;
; -0.129 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.161      ;
; -0.129 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.161      ;
; -0.073 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.105      ;
; -0.073 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.105      ;
; -0.073 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.105      ;
; -0.073 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.105      ;
; -0.073 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.105      ;
; -0.073 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.105      ;
; -0.073 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.105      ;
; -0.073 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.105      ;
; 0.001  ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.031      ;
; 0.001  ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.031      ;
; 0.001  ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.031      ;
; 0.001  ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.031      ;
; 0.008  ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.024      ;
; 0.008  ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.024      ;
; 0.008  ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.024      ;
; 0.008  ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 1.024      ;
; 0.071  ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 0.961      ;
; 0.071  ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 0.961      ;
; 0.071  ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 0.961      ;
; 0.071  ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 0.961      ;
; 0.132  ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 0.900      ;
; 0.132  ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 0.900      ;
; 0.132  ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 0.900      ;
; 0.132  ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 0.900      ;
; 0.270  ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS               ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 0.762      ;
; 0.270  ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS               ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 0.762      ;
; 0.270  ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS               ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 0.762      ;
; 0.270  ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS               ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1.000        ; 0.000      ; 0.762      ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLK_Div:clk_pm|ax'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                        ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.610 ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS               ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.762      ;
; 0.610 ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS               ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.762      ;
; 0.610 ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS               ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.762      ;
; 0.610 ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS               ; SPI_SD:SPI000000|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS               ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.762      ;
; 0.748 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.900      ;
; 0.748 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.900      ;
; 0.748 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.900      ;
; 0.748 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.900      ;
; 0.809 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.961      ;
; 0.809 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.961      ;
; 0.809 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.961      ;
; 0.809 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 0.961      ;
; 0.872 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.024      ;
; 0.872 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.024      ;
; 0.872 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.024      ;
; 0.872 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.024      ;
; 0.879 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.031      ;
; 0.879 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.031      ;
; 0.879 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.031      ;
; 0.879 ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD2|qS ; perifericos:PERIFERICOS0000|cont_8bits_up_down:CONTA_ENDERECO|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.031      ;
; 0.953 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.105      ;
; 0.953 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.105      ;
; 0.953 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.105      ;
; 0.953 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.105      ;
; 0.953 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.105      ;
; 0.953 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.105      ;
; 0.953 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.105      ;
; 0.953 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.105      ;
; 1.009 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.161      ;
; 1.009 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.161      ;
; 1.009 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.161      ;
; 1.009 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.161      ;
; 1.009 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.161      ;
; 1.009 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.161      ;
; 1.009 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.161      ;
; 1.009 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.161      ;
; 1.038 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.190      ;
; 1.038 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.190      ;
; 1.038 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.190      ;
; 1.038 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.190      ;
; 1.038 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.190      ;
; 1.038 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.190      ;
; 1.038 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.190      ;
; 1.038 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.190      ;
; 1.064 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.216      ;
; 1.064 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.216      ;
; 1.064 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.216      ;
; 1.064 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.216      ;
; 1.064 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.216      ;
; 1.064 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.216      ;
; 1.064 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.216      ;
; 1.064 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.216      ;
; 1.075 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.227      ;
; 1.075 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.227      ;
; 1.075 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.227      ;
; 1.075 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.227      ;
; 1.075 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.227      ;
; 1.075 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.227      ;
; 1.075 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.227      ;
; 1.075 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.227      ;
; 1.113 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.265      ;
; 1.113 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.265      ;
; 1.113 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.265      ;
; 1.113 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.265      ;
; 1.113 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.265      ;
; 1.113 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.265      ;
; 1.113 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.265      ;
; 1.113 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.265      ;
; 1.138 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.290      ;
; 1.138 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.290      ;
; 1.138 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.290      ;
; 1.138 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.290      ;
; 1.138 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.290      ;
; 1.138 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.290      ;
; 1.138 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.290      ;
; 1.138 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.290      ;
; 1.177 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD2|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.329      ;
; 1.177 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD4|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.329      ;
; 1.177 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD5|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.329      ;
; 1.177 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD6|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.329      ;
; 1.177 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD7|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.329      ;
; 1.177 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD0|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.329      ;
; 1.177 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.329      ;
; 1.177 ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD1|qS ; timer:TIMER0000|ctc_mode:CTC00|cont_8bits_up_down:CONTADOR000|Registrador8Bits:reg|FFD:FFD3|qS ; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 0.000        ; 0.000      ; 1.329      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK_Div:clk_pm|ax'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock             ; Clock Edge ; Target                                                                                                                                ;
+--------+--------------+----------------+------------------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a0~portb_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|ram:ram_pm|altsyncram:altsyncram_component|altsyncram_7l82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD0|qS                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD1|qS                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD2|qS                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_Div:clk_pm|ax ; Rise       ; Processador:PROCESSADOR0000|controller:controller_pm|Registrador8Bits:ir|FFD:FFD2|qS                                                  ;
+--------+--------------+----------------+------------------+-------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk27'                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk27 ; Rise       ; clk27                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|ax      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|ax      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk27 ; Rise       ; CLK_Div:clk_pm|cnt[6]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk27|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk27|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk27~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk27~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk27~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk27~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|ax|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|ax|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[0]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[0]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[1]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[1]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[2]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[2]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[3]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[3]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[4]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[4]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[5]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[5]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk27 ; Rise       ; clk_pm|cnt[6]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk27 ; Rise       ; clk_pm|cnt[6]|clk      ;
+--------+--------------+----------------+------------------+-------+------------+------------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+------------+-------------------+-------+-------+------------+-------------------+
; Data Port  ; Clock Port        ; Rise  ; Fall  ; Clock Edge ; Clock Reference   ;
+------------+-------------------+-------+-------+------------+-------------------+
; DAT        ; CLK_Div:clk_pm|ax ; 2.432 ; 2.432 ; Rise       ; CLK_Div:clk_pm|ax ;
; KEY3_0[*]  ; CLK_Div:clk_pm|ax ; 2.987 ; 2.987 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[0] ; CLK_Div:clk_pm|ax ; 2.987 ; 2.987 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[1] ; CLK_Div:clk_pm|ax ; 2.970 ; 2.970 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[2] ; CLK_Div:clk_pm|ax ; 2.956 ; 2.956 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[3] ; CLK_Div:clk_pm|ax ; 2.697 ; 2.697 ; Rise       ; CLK_Div:clk_pm|ax ;
; SW7_0[*]   ; CLK_Div:clk_pm|ax ; 1.094 ; 1.094 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[0]  ; CLK_Div:clk_pm|ax ; 0.757 ; 0.757 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[1]  ; CLK_Div:clk_pm|ax ; 0.754 ; 0.754 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[2]  ; CLK_Div:clk_pm|ax ; 0.656 ; 0.656 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[3]  ; CLK_Div:clk_pm|ax ; 0.914 ; 0.914 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[4]  ; CLK_Div:clk_pm|ax ; 0.756 ; 0.756 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[5]  ; CLK_Div:clk_pm|ax ; 0.907 ; 0.907 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[6]  ; CLK_Div:clk_pm|ax ; 0.746 ; 0.746 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[7]  ; CLK_Div:clk_pm|ax ; 1.094 ; 1.094 ; Rise       ; CLK_Div:clk_pm|ax ;
; SW15_8[*]  ; CLK_Div:clk_pm|ax ; 3.291 ; 3.291 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[0] ; CLK_Div:clk_pm|ax ; 1.052 ; 1.052 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[1] ; CLK_Div:clk_pm|ax ; 1.063 ; 1.063 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[2] ; CLK_Div:clk_pm|ax ; 1.172 ; 1.172 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[3] ; CLK_Div:clk_pm|ax ; 1.258 ; 1.258 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[4] ; CLK_Div:clk_pm|ax ; 1.004 ; 1.004 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[5] ; CLK_Div:clk_pm|ax ; 3.045 ; 3.045 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[6] ; CLK_Div:clk_pm|ax ; 3.291 ; 3.291 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[7] ; CLK_Div:clk_pm|ax ; 3.253 ; 3.253 ; Rise       ; CLK_Div:clk_pm|ax ;
+------------+-------------------+-------+-------+------------+-------------------+


+-----------------------------------------------------------------------------------+
; Hold Times                                                                        ;
+------------+-------------------+--------+--------+------------+-------------------+
; Data Port  ; Clock Port        ; Rise   ; Fall   ; Clock Edge ; Clock Reference   ;
+------------+-------------------+--------+--------+------------+-------------------+
; DAT        ; CLK_Div:clk_pm|ax ; -2.312 ; -2.312 ; Rise       ; CLK_Div:clk_pm|ax ;
; KEY3_0[*]  ; CLK_Div:clk_pm|ax ; -2.558 ; -2.558 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[0] ; CLK_Div:clk_pm|ax ; -2.848 ; -2.848 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[1] ; CLK_Div:clk_pm|ax ; -2.831 ; -2.831 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[2] ; CLK_Div:clk_pm|ax ; -2.817 ; -2.817 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[3] ; CLK_Div:clk_pm|ax ; -2.558 ; -2.558 ; Rise       ; CLK_Div:clk_pm|ax ;
; SW7_0[*]   ; CLK_Div:clk_pm|ax ; -0.517 ; -0.517 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[0]  ; CLK_Div:clk_pm|ax ; -0.618 ; -0.618 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[1]  ; CLK_Div:clk_pm|ax ; -0.615 ; -0.615 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[2]  ; CLK_Div:clk_pm|ax ; -0.517 ; -0.517 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[3]  ; CLK_Div:clk_pm|ax ; -0.775 ; -0.775 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[4]  ; CLK_Div:clk_pm|ax ; -0.617 ; -0.617 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[5]  ; CLK_Div:clk_pm|ax ; -0.768 ; -0.768 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[6]  ; CLK_Div:clk_pm|ax ; -0.607 ; -0.607 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[7]  ; CLK_Div:clk_pm|ax ; -0.955 ; -0.955 ; Rise       ; CLK_Div:clk_pm|ax ;
; SW15_8[*]  ; CLK_Div:clk_pm|ax ; -0.865 ; -0.865 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[0] ; CLK_Div:clk_pm|ax ; -0.913 ; -0.913 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[1] ; CLK_Div:clk_pm|ax ; -0.924 ; -0.924 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[2] ; CLK_Div:clk_pm|ax ; -1.033 ; -1.033 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[3] ; CLK_Div:clk_pm|ax ; -1.119 ; -1.119 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[4] ; CLK_Div:clk_pm|ax ; -0.865 ; -0.865 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[5] ; CLK_Div:clk_pm|ax ; -2.906 ; -2.906 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[6] ; CLK_Div:clk_pm|ax ; -3.152 ; -3.152 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[7] ; CLK_Div:clk_pm|ax ; -3.114 ; -3.114 ; Rise       ; CLK_Div:clk_pm|ax ;
+------------+-------------------+--------+--------+------------+-------------------+


+-----------------------------------------------------------------------------------+
; Clock to Output Times                                                             ;
+--------------+-------------------+-------+-------+------------+-------------------+
; Data Port    ; Clock Port        ; Rise  ; Fall  ; Clock Edge ; Clock Reference   ;
+--------------+-------------------+-------+-------+------------+-------------------+
; CMD          ; CLK_Div:clk_pm|ax ; 3.824 ; 3.824 ; Rise       ; CLK_Div:clk_pm|ax ;
; DAT3         ; CLK_Div:clk_pm|ax ; 3.832 ; 3.832 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX0[*]      ; CLK_Div:clk_pm|ax ; 5.050 ; 5.050 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[0]     ; CLK_Div:clk_pm|ax ; 4.470 ; 4.470 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[1]     ; CLK_Div:clk_pm|ax ; 4.384 ; 4.384 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[2]     ; CLK_Div:clk_pm|ax ; 4.733 ; 4.733 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[3]     ; CLK_Div:clk_pm|ax ; 5.050 ; 5.050 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[4]     ; CLK_Div:clk_pm|ax ; 4.815 ; 4.815 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[5]     ; CLK_Div:clk_pm|ax ; 4.905 ; 4.905 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[6]     ; CLK_Div:clk_pm|ax ; 4.655 ; 4.655 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX1[*]      ; CLK_Div:clk_pm|ax ; 4.257 ; 4.257 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[0]     ; CLK_Div:clk_pm|ax ; 4.251 ; 4.251 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[1]     ; CLK_Div:clk_pm|ax ; 4.257 ; 4.257 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[2]     ; CLK_Div:clk_pm|ax ; 4.119 ; 4.119 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[3]     ; CLK_Div:clk_pm|ax ; 4.132 ; 4.132 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[4]     ; CLK_Div:clk_pm|ax ; 4.144 ; 4.144 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[5]     ; CLK_Div:clk_pm|ax ; 4.042 ; 4.042 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[6]     ; CLK_Div:clk_pm|ax ; 4.021 ; 4.021 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX2[*]      ; CLK_Div:clk_pm|ax ; 4.114 ; 4.114 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[0]     ; CLK_Div:clk_pm|ax ; 4.032 ; 4.032 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[1]     ; CLK_Div:clk_pm|ax ; 4.024 ; 4.024 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[2]     ; CLK_Div:clk_pm|ax ; 4.037 ; 4.037 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[3]     ; CLK_Div:clk_pm|ax ; 4.114 ; 4.114 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[4]     ; CLK_Div:clk_pm|ax ; 4.018 ; 4.018 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[5]     ; CLK_Div:clk_pm|ax ; 4.050 ; 4.050 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[6]     ; CLK_Div:clk_pm|ax ; 4.009 ; 4.009 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX3[*]      ; CLK_Div:clk_pm|ax ; 3.979 ; 3.979 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[0]     ; CLK_Div:clk_pm|ax ; 3.931 ; 3.931 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[1]     ; CLK_Div:clk_pm|ax ; 3.962 ; 3.962 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[2]     ; CLK_Div:clk_pm|ax ; 3.932 ; 3.932 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[3]     ; CLK_Div:clk_pm|ax ; 3.979 ; 3.979 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[4]     ; CLK_Div:clk_pm|ax ; 3.940 ; 3.940 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[5]     ; CLK_Div:clk_pm|ax ; 3.790 ; 3.790 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[6]     ; CLK_Div:clk_pm|ax ; 3.790 ; 3.790 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX4[*]      ; CLK_Div:clk_pm|ax ; 5.387 ; 5.387 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[0]     ; CLK_Div:clk_pm|ax ; 5.221 ; 5.221 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[1]     ; CLK_Div:clk_pm|ax ; 5.188 ; 5.188 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[2]     ; CLK_Div:clk_pm|ax ; 4.432 ; 4.432 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[3]     ; CLK_Div:clk_pm|ax ; 4.547 ; 4.547 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[4]     ; CLK_Div:clk_pm|ax ; 5.298 ; 5.298 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[5]     ; CLK_Div:clk_pm|ax ; 5.387 ; 5.387 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[6]     ; CLK_Div:clk_pm|ax ; 5.097 ; 5.097 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX5[*]      ; CLK_Div:clk_pm|ax ; 5.744 ; 5.744 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[0]     ; CLK_Div:clk_pm|ax ; 5.336 ; 5.336 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[1]     ; CLK_Div:clk_pm|ax ; 5.328 ; 5.328 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[2]     ; CLK_Div:clk_pm|ax ; 5.498 ; 5.498 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[3]     ; CLK_Div:clk_pm|ax ; 5.535 ; 5.535 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[4]     ; CLK_Div:clk_pm|ax ; 5.386 ; 5.386 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[5]     ; CLK_Div:clk_pm|ax ; 4.645 ; 4.645 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[6]     ; CLK_Div:clk_pm|ax ; 5.744 ; 5.744 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX6[*]      ; CLK_Div:clk_pm|ax ; 5.594 ; 5.594 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[0]     ; CLK_Div:clk_pm|ax ; 4.546 ; 4.546 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[1]     ; CLK_Div:clk_pm|ax ; 4.596 ; 4.596 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[2]     ; CLK_Div:clk_pm|ax ; 4.552 ; 4.552 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[3]     ; CLK_Div:clk_pm|ax ; 4.884 ; 4.884 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[4]     ; CLK_Div:clk_pm|ax ; 4.942 ; 4.942 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[5]     ; CLK_Div:clk_pm|ax ; 5.125 ; 5.125 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[6]     ; CLK_Div:clk_pm|ax ; 5.594 ; 5.594 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX7[*]      ; CLK_Div:clk_pm|ax ; 6.210 ; 6.210 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[0]     ; CLK_Div:clk_pm|ax ; 5.290 ; 5.290 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[1]     ; CLK_Div:clk_pm|ax ; 6.210 ; 6.210 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[2]     ; CLK_Div:clk_pm|ax ; 5.146 ; 5.146 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[3]     ; CLK_Div:clk_pm|ax ; 5.410 ; 5.410 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[4]     ; CLK_Div:clk_pm|ax ; 5.265 ; 5.265 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[5]     ; CLK_Div:clk_pm|ax ; 5.170 ; 5.170 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[6]     ; CLK_Div:clk_pm|ax ; 5.608 ; 5.608 ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDG7_0[*]   ; CLK_Div:clk_pm|ax ; 3.907 ; 3.907 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[0]  ; CLK_Div:clk_pm|ax ; 3.882 ; 3.882 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[1]  ; CLK_Div:clk_pm|ax ; 3.791 ; 3.791 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[2]  ; CLK_Div:clk_pm|ax ; 3.865 ; 3.865 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[3]  ; CLK_Div:clk_pm|ax ; 3.862 ; 3.862 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[4]  ; CLK_Div:clk_pm|ax ; 3.891 ; 3.891 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[5]  ; CLK_Div:clk_pm|ax ; 3.907 ; 3.907 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[6]  ; CLK_Div:clk_pm|ax ; 3.671 ; 3.671 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[7]  ; CLK_Div:clk_pm|ax ; 3.734 ; 3.734 ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDR7_0[*]   ; CLK_Div:clk_pm|ax ; 4.080 ; 4.080 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[0]  ; CLK_Div:clk_pm|ax ; 3.966 ; 3.966 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[1]  ; CLK_Div:clk_pm|ax ; 4.080 ; 4.080 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[2]  ; CLK_Div:clk_pm|ax ; 3.936 ; 3.936 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[3]  ; CLK_Div:clk_pm|ax ; 3.944 ; 3.944 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[4]  ; CLK_Div:clk_pm|ax ; 3.860 ; 3.860 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[5]  ; CLK_Div:clk_pm|ax ; 3.852 ; 3.852 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[6]  ; CLK_Div:clk_pm|ax ; 3.861 ; 3.861 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[7]  ; CLK_Div:clk_pm|ax ; 3.840 ; 3.840 ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDR15_8[*]  ; CLK_Div:clk_pm|ax ; 4.244 ; 4.244 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[0] ; CLK_Div:clk_pm|ax ; 3.982 ; 3.982 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[1] ; CLK_Div:clk_pm|ax ; 3.985 ; 3.985 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[2] ; CLK_Div:clk_pm|ax ; 4.039 ; 4.039 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[3] ; CLK_Div:clk_pm|ax ; 3.931 ; 3.931 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[4] ; CLK_Div:clk_pm|ax ; 4.128 ; 4.128 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[5] ; CLK_Div:clk_pm|ax ; 4.077 ; 4.077 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[6] ; CLK_Div:clk_pm|ax ; 4.244 ; 4.244 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[7] ; CLK_Div:clk_pm|ax ; 4.222 ; 4.222 ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDR17       ; CLK_Div:clk_pm|ax ; 6.200 ; 6.200 ; Rise       ; CLK_Div:clk_pm|ax ;
; SCK          ; CLK_Div:clk_pm|ax ; 2.373 ;       ; Rise       ; CLK_Div:clk_pm|ax ;
; opcode[*]    ; CLK_Div:clk_pm|ax ; 3.914 ; 3.914 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[0]   ; CLK_Div:clk_pm|ax ; 3.786 ; 3.786 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[1]   ; CLK_Div:clk_pm|ax ; 3.839 ; 3.839 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[2]   ; CLK_Div:clk_pm|ax ; 3.818 ; 3.818 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[3]   ; CLK_Div:clk_pm|ax ; 3.857 ; 3.857 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[4]   ; CLK_Div:clk_pm|ax ; 3.804 ; 3.804 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[5]   ; CLK_Div:clk_pm|ax ; 3.827 ; 3.827 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[6]   ; CLK_Div:clk_pm|ax ; 3.914 ; 3.914 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[7]   ; CLK_Div:clk_pm|ax ; 3.875 ; 3.875 ; Rise       ; CLK_Div:clk_pm|ax ;
; ram_out[*]   ; CLK_Div:clk_pm|ax ; 5.988 ; 5.988 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[0]  ; CLK_Div:clk_pm|ax ; 5.567 ; 5.567 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[1]  ; CLK_Div:clk_pm|ax ; 5.648 ; 5.648 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[2]  ; CLK_Div:clk_pm|ax ; 5.981 ; 5.981 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[3]  ; CLK_Div:clk_pm|ax ; 5.564 ; 5.564 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[4]  ; CLK_Div:clk_pm|ax ; 5.697 ; 5.697 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[5]  ; CLK_Div:clk_pm|ax ; 5.718 ; 5.718 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[6]  ; CLK_Div:clk_pm|ax ; 5.988 ; 5.988 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[7]  ; CLK_Div:clk_pm|ax ; 5.882 ; 5.882 ; Rise       ; CLK_Div:clk_pm|ax ;
; SCK          ; CLK_Div:clk_pm|ax ;       ; 2.373 ; Fall       ; CLK_Div:clk_pm|ax ;
+--------------+-------------------+-------+-------+------------+-------------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+--------------+-------------------+-------+-------+------------+-------------------+
; Data Port    ; Clock Port        ; Rise  ; Fall  ; Clock Edge ; Clock Reference   ;
+--------------+-------------------+-------+-------+------------+-------------------+
; CMD          ; CLK_Div:clk_pm|ax ; 3.824 ; 3.824 ; Rise       ; CLK_Div:clk_pm|ax ;
; DAT3         ; CLK_Div:clk_pm|ax ; 3.832 ; 3.832 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX0[*]      ; CLK_Div:clk_pm|ax ; 4.265 ; 4.265 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[0]     ; CLK_Div:clk_pm|ax ; 4.356 ; 4.356 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[1]     ; CLK_Div:clk_pm|ax ; 4.265 ; 4.265 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[2]     ; CLK_Div:clk_pm|ax ; 4.609 ; 4.609 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[3]     ; CLK_Div:clk_pm|ax ; 4.936 ; 4.936 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[4]     ; CLK_Div:clk_pm|ax ; 4.701 ; 4.701 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[5]     ; CLK_Div:clk_pm|ax ; 4.527 ; 4.527 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[6]     ; CLK_Div:clk_pm|ax ; 4.475 ; 4.475 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX1[*]      ; CLK_Div:clk_pm|ax ; 3.781 ; 3.781 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[0]     ; CLK_Div:clk_pm|ax ; 4.024 ; 4.024 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[1]     ; CLK_Div:clk_pm|ax ; 4.030 ; 4.030 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[2]     ; CLK_Div:clk_pm|ax ; 3.890 ; 3.890 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[3]     ; CLK_Div:clk_pm|ax ; 3.892 ; 3.892 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[4]     ; CLK_Div:clk_pm|ax ; 3.897 ; 3.897 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[5]     ; CLK_Div:clk_pm|ax ; 3.804 ; 3.804 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[6]     ; CLK_Div:clk_pm|ax ; 3.781 ; 3.781 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX2[*]      ; CLK_Div:clk_pm|ax ; 3.877 ; 3.877 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[0]     ; CLK_Div:clk_pm|ax ; 3.895 ; 3.895 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[1]     ; CLK_Div:clk_pm|ax ; 3.877 ; 3.877 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[2]     ; CLK_Div:clk_pm|ax ; 3.888 ; 3.888 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[3]     ; CLK_Div:clk_pm|ax ; 3.978 ; 3.978 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[4]     ; CLK_Div:clk_pm|ax ; 3.886 ; 3.886 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[5]     ; CLK_Div:clk_pm|ax ; 3.917 ; 3.917 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[6]     ; CLK_Div:clk_pm|ax ; 3.880 ; 3.880 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX3[*]      ; CLK_Div:clk_pm|ax ; 3.616 ; 3.616 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[0]     ; CLK_Div:clk_pm|ax ; 3.762 ; 3.762 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[1]     ; CLK_Div:clk_pm|ax ; 3.791 ; 3.791 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[2]     ; CLK_Div:clk_pm|ax ; 3.770 ; 3.770 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[3]     ; CLK_Div:clk_pm|ax ; 3.825 ; 3.825 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[4]     ; CLK_Div:clk_pm|ax ; 3.768 ; 3.768 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[5]     ; CLK_Div:clk_pm|ax ; 3.616 ; 3.616 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[6]     ; CLK_Div:clk_pm|ax ; 3.634 ; 3.634 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX4[*]      ; CLK_Div:clk_pm|ax ; 4.304 ; 4.304 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[0]     ; CLK_Div:clk_pm|ax ; 5.034 ; 5.034 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[1]     ; CLK_Div:clk_pm|ax ; 5.064 ; 5.064 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[2]     ; CLK_Div:clk_pm|ax ; 4.304 ; 4.304 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[3]     ; CLK_Div:clk_pm|ax ; 4.423 ; 4.423 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[4]     ; CLK_Div:clk_pm|ax ; 5.179 ; 5.179 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[5]     ; CLK_Div:clk_pm|ax ; 5.199 ; 5.199 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[6]     ; CLK_Div:clk_pm|ax ; 4.863 ; 4.863 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX5[*]      ; CLK_Div:clk_pm|ax ; 4.527 ; 4.527 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[0]     ; CLK_Div:clk_pm|ax ; 5.160 ; 5.160 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[1]     ; CLK_Div:clk_pm|ax ; 5.143 ; 5.143 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[2]     ; CLK_Div:clk_pm|ax ; 5.258 ; 5.258 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[3]     ; CLK_Div:clk_pm|ax ; 5.357 ; 5.357 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[4]     ; CLK_Div:clk_pm|ax ; 5.266 ; 5.266 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[5]     ; CLK_Div:clk_pm|ax ; 4.527 ; 4.527 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[6]     ; CLK_Div:clk_pm|ax ; 5.626 ; 5.626 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX6[*]      ; CLK_Div:clk_pm|ax ; 4.348 ; 4.348 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[0]     ; CLK_Div:clk_pm|ax ; 4.404 ; 4.404 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[1]     ; CLK_Div:clk_pm|ax ; 4.382 ; 4.382 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[2]     ; CLK_Div:clk_pm|ax ; 4.348 ; 4.348 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[3]     ; CLK_Div:clk_pm|ax ; 4.689 ; 4.689 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[4]     ; CLK_Div:clk_pm|ax ; 4.803 ; 4.803 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[5]     ; CLK_Div:clk_pm|ax ; 4.973 ; 4.973 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[6]     ; CLK_Div:clk_pm|ax ; 5.452 ; 5.452 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX7[*]      ; CLK_Div:clk_pm|ax ; 4.857 ; 4.857 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[0]     ; CLK_Div:clk_pm|ax ; 4.924 ; 4.924 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[1]     ; CLK_Div:clk_pm|ax ; 5.888 ; 5.888 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[2]     ; CLK_Div:clk_pm|ax ; 4.956 ; 4.956 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[3]     ; CLK_Div:clk_pm|ax ; 5.219 ; 5.219 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[4]     ; CLK_Div:clk_pm|ax ; 5.068 ; 5.068 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[5]     ; CLK_Div:clk_pm|ax ; 4.857 ; 4.857 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[6]     ; CLK_Div:clk_pm|ax ; 5.296 ; 5.296 ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDG7_0[*]   ; CLK_Div:clk_pm|ax ; 3.671 ; 3.671 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[0]  ; CLK_Div:clk_pm|ax ; 3.882 ; 3.882 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[1]  ; CLK_Div:clk_pm|ax ; 3.791 ; 3.791 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[2]  ; CLK_Div:clk_pm|ax ; 3.865 ; 3.865 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[3]  ; CLK_Div:clk_pm|ax ; 3.862 ; 3.862 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[4]  ; CLK_Div:clk_pm|ax ; 3.891 ; 3.891 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[5]  ; CLK_Div:clk_pm|ax ; 3.907 ; 3.907 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[6]  ; CLK_Div:clk_pm|ax ; 3.671 ; 3.671 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[7]  ; CLK_Div:clk_pm|ax ; 3.734 ; 3.734 ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDR7_0[*]   ; CLK_Div:clk_pm|ax ; 3.840 ; 3.840 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[0]  ; CLK_Div:clk_pm|ax ; 3.966 ; 3.966 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[1]  ; CLK_Div:clk_pm|ax ; 4.080 ; 4.080 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[2]  ; CLK_Div:clk_pm|ax ; 3.936 ; 3.936 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[3]  ; CLK_Div:clk_pm|ax ; 3.944 ; 3.944 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[4]  ; CLK_Div:clk_pm|ax ; 3.860 ; 3.860 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[5]  ; CLK_Div:clk_pm|ax ; 3.852 ; 3.852 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[6]  ; CLK_Div:clk_pm|ax ; 3.861 ; 3.861 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[7]  ; CLK_Div:clk_pm|ax ; 3.840 ; 3.840 ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDR15_8[*]  ; CLK_Div:clk_pm|ax ; 3.931 ; 3.931 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[0] ; CLK_Div:clk_pm|ax ; 3.982 ; 3.982 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[1] ; CLK_Div:clk_pm|ax ; 3.985 ; 3.985 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[2] ; CLK_Div:clk_pm|ax ; 4.039 ; 4.039 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[3] ; CLK_Div:clk_pm|ax ; 3.931 ; 3.931 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[4] ; CLK_Div:clk_pm|ax ; 4.128 ; 4.128 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[5] ; CLK_Div:clk_pm|ax ; 4.077 ; 4.077 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[6] ; CLK_Div:clk_pm|ax ; 4.244 ; 4.244 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[7] ; CLK_Div:clk_pm|ax ; 4.222 ; 4.222 ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDR17       ; CLK_Div:clk_pm|ax ; 5.228 ; 5.228 ; Rise       ; CLK_Div:clk_pm|ax ;
; SCK          ; CLK_Div:clk_pm|ax ; 2.373 ;       ; Rise       ; CLK_Div:clk_pm|ax ;
; opcode[*]    ; CLK_Div:clk_pm|ax ; 3.786 ; 3.786 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[0]   ; CLK_Div:clk_pm|ax ; 3.786 ; 3.786 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[1]   ; CLK_Div:clk_pm|ax ; 3.839 ; 3.839 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[2]   ; CLK_Div:clk_pm|ax ; 3.818 ; 3.818 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[3]   ; CLK_Div:clk_pm|ax ; 3.857 ; 3.857 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[4]   ; CLK_Div:clk_pm|ax ; 3.804 ; 3.804 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[5]   ; CLK_Div:clk_pm|ax ; 3.827 ; 3.827 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[6]   ; CLK_Div:clk_pm|ax ; 3.914 ; 3.914 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[7]   ; CLK_Div:clk_pm|ax ; 3.875 ; 3.875 ; Rise       ; CLK_Div:clk_pm|ax ;
; ram_out[*]   ; CLK_Div:clk_pm|ax ; 5.564 ; 5.564 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[0]  ; CLK_Div:clk_pm|ax ; 5.567 ; 5.567 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[1]  ; CLK_Div:clk_pm|ax ; 5.648 ; 5.648 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[2]  ; CLK_Div:clk_pm|ax ; 5.981 ; 5.981 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[3]  ; CLK_Div:clk_pm|ax ; 5.564 ; 5.564 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[4]  ; CLK_Div:clk_pm|ax ; 5.697 ; 5.697 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[5]  ; CLK_Div:clk_pm|ax ; 5.718 ; 5.718 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[6]  ; CLK_Div:clk_pm|ax ; 5.988 ; 5.988 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[7]  ; CLK_Div:clk_pm|ax ; 5.882 ; 5.882 ; Rise       ; CLK_Div:clk_pm|ax ;
; SCK          ; CLK_Div:clk_pm|ax ;       ; 2.373 ; Fall       ; CLK_Div:clk_pm|ax ;
+--------------+-------------------+-------+-------+------------+-------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW7_0[0]   ; LEDR17      ; 5.501 ; 5.501 ; 5.501 ; 5.501 ;
; SW7_0[1]   ; LEDR17      ; 5.420 ; 5.420 ; 5.420 ; 5.420 ;
; SW7_0[2]   ; LEDR17      ; 5.496 ; 5.496 ; 5.496 ; 5.496 ;
; SW7_0[3]   ; LEDR17      ; 5.560 ; 5.560 ; 5.560 ; 5.560 ;
; SW7_0[4]   ; LEDR17      ; 5.759 ; 5.759 ; 5.759 ; 5.759 ;
; SW7_0[5]   ; LEDR17      ; 5.603 ; 5.603 ; 5.603 ; 5.603 ;
; SW7_0[6]   ; LEDR17      ; 5.592 ; 5.592 ; 5.592 ; 5.592 ;
; SW7_0[7]   ; LEDR17      ; 5.771 ; 5.771 ; 5.771 ; 5.771 ;
; SW15_8[0]  ; LEDR17      ; 5.257 ; 5.257 ; 5.257 ; 5.257 ;
; SW15_8[1]  ; LEDR17      ; 5.266 ; 5.266 ; 5.266 ; 5.266 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW7_0[0]   ; LEDR17      ; 5.364 ; 5.501 ; 5.501 ; 5.364 ;
; SW7_0[1]   ; LEDR17      ; 5.284 ; 5.420 ; 5.420 ; 5.284 ;
; SW7_0[2]   ; LEDR17      ; 5.359 ; 5.496 ; 5.496 ; 5.359 ;
; SW7_0[3]   ; LEDR17      ; 5.419 ; 5.560 ; 5.560 ; 5.419 ;
; SW7_0[4]   ; LEDR17      ; 5.471 ; 5.759 ; 5.759 ; 5.471 ;
; SW7_0[5]   ; LEDR17      ; 5.461 ; 5.603 ; 5.603 ; 5.461 ;
; SW7_0[6]   ; LEDR17      ; 5.452 ; 5.592 ; 5.592 ; 5.452 ;
; SW7_0[7]   ; LEDR17      ; 5.634 ; 5.771 ; 5.771 ; 5.634 ;
; SW15_8[0]  ; LEDR17      ; 5.257 ; 5.257 ; 5.257 ; 5.257 ;
; SW15_8[1]  ; LEDR17      ; 4.934 ; 4.934 ; 4.934 ; 4.934 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                ;
+--------------------+-----------+--------+----------+---------+---------------------+
; Clock              ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack   ; -12.278   ; -2.507 ; -1.613   ; 0.610   ; -2.000              ;
;  CLK_Div:clk_pm|ax ; -12.278   ; 0.215  ; -1.613   ; 0.610   ; -2.000              ;
;  clk27             ; -1.367    ; -2.507 ; N/A      ; N/A     ; -1.380              ;
; Design-wide TNS    ; -1094.318 ; -2.507 ; -18.04   ; 0.0     ; -379.38             ;
;  CLK_Div:clk_pm|ax ; -1087.002 ; 0.000  ; -18.040  ; 0.000   ; -370.000            ;
;  clk27             ; -7.316    ; -2.507 ; N/A      ; N/A     ; -9.380              ;
+--------------------+-----------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+------------+-------------------+-------+-------+------------+-------------------+
; Data Port  ; Clock Port        ; Rise  ; Fall  ; Clock Edge ; Clock Reference   ;
+------------+-------------------+-------+-------+------------+-------------------+
; DAT        ; CLK_Div:clk_pm|ax ; 4.388 ; 4.388 ; Rise       ; CLK_Div:clk_pm|ax ;
; KEY3_0[*]  ; CLK_Div:clk_pm|ax ; 5.670 ; 5.670 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[0] ; CLK_Div:clk_pm|ax ; 5.546 ; 5.546 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[1] ; CLK_Div:clk_pm|ax ; 5.670 ; 5.670 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[2] ; CLK_Div:clk_pm|ax ; 5.643 ; 5.643 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[3] ; CLK_Div:clk_pm|ax ; 5.066 ; 5.066 ; Rise       ; CLK_Div:clk_pm|ax ;
; SW7_0[*]   ; CLK_Div:clk_pm|ax ; 2.678 ; 2.678 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[0]  ; CLK_Div:clk_pm|ax ; 2.217 ; 2.217 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[1]  ; CLK_Div:clk_pm|ax ; 2.274 ; 2.274 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[2]  ; CLK_Div:clk_pm|ax ; 2.030 ; 2.030 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[3]  ; CLK_Div:clk_pm|ax ; 2.490 ; 2.490 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[4]  ; CLK_Div:clk_pm|ax ; 2.035 ; 2.035 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[5]  ; CLK_Div:clk_pm|ax ; 2.447 ; 2.447 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[6]  ; CLK_Div:clk_pm|ax ; 2.082 ; 2.082 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[7]  ; CLK_Div:clk_pm|ax ; 2.678 ; 2.678 ; Rise       ; CLK_Div:clk_pm|ax ;
; SW15_8[*]  ; CLK_Div:clk_pm|ax ; 6.234 ; 6.234 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[0] ; CLK_Div:clk_pm|ax ; 2.666 ; 2.666 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[1] ; CLK_Div:clk_pm|ax ; 2.698 ; 2.698 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[2] ; CLK_Div:clk_pm|ax ; 3.010 ; 3.010 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[3] ; CLK_Div:clk_pm|ax ; 3.226 ; 3.226 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[4] ; CLK_Div:clk_pm|ax ; 2.588 ; 2.588 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[5] ; CLK_Div:clk_pm|ax ; 5.743 ; 5.743 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[6] ; CLK_Div:clk_pm|ax ; 6.234 ; 6.234 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[7] ; CLK_Div:clk_pm|ax ; 6.178 ; 6.178 ; Rise       ; CLK_Div:clk_pm|ax ;
+------------+-------------------+-------+-------+------------+-------------------+


+-----------------------------------------------------------------------------------+
; Hold Times                                                                        ;
+------------+-------------------+--------+--------+------------+-------------------+
; Data Port  ; Clock Port        ; Rise   ; Fall   ; Clock Edge ; Clock Reference   ;
+------------+-------------------+--------+--------+------------+-------------------+
; DAT        ; CLK_Div:clk_pm|ax ; -2.312 ; -2.312 ; Rise       ; CLK_Div:clk_pm|ax ;
; KEY3_0[*]  ; CLK_Div:clk_pm|ax ; -2.558 ; -2.558 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[0] ; CLK_Div:clk_pm|ax ; -2.848 ; -2.848 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[1] ; CLK_Div:clk_pm|ax ; -2.831 ; -2.831 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[2] ; CLK_Div:clk_pm|ax ; -2.817 ; -2.817 ; Rise       ; CLK_Div:clk_pm|ax ;
;  KEY3_0[3] ; CLK_Div:clk_pm|ax ; -2.558 ; -2.558 ; Rise       ; CLK_Div:clk_pm|ax ;
; SW7_0[*]   ; CLK_Div:clk_pm|ax ; -0.517 ; -0.517 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[0]  ; CLK_Div:clk_pm|ax ; -0.618 ; -0.618 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[1]  ; CLK_Div:clk_pm|ax ; -0.615 ; -0.615 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[2]  ; CLK_Div:clk_pm|ax ; -0.517 ; -0.517 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[3]  ; CLK_Div:clk_pm|ax ; -0.775 ; -0.775 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[4]  ; CLK_Div:clk_pm|ax ; -0.617 ; -0.617 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[5]  ; CLK_Div:clk_pm|ax ; -0.768 ; -0.768 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[6]  ; CLK_Div:clk_pm|ax ; -0.607 ; -0.607 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW7_0[7]  ; CLK_Div:clk_pm|ax ; -0.955 ; -0.955 ; Rise       ; CLK_Div:clk_pm|ax ;
; SW15_8[*]  ; CLK_Div:clk_pm|ax ; -0.865 ; -0.865 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[0] ; CLK_Div:clk_pm|ax ; -0.913 ; -0.913 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[1] ; CLK_Div:clk_pm|ax ; -0.924 ; -0.924 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[2] ; CLK_Div:clk_pm|ax ; -1.033 ; -1.033 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[3] ; CLK_Div:clk_pm|ax ; -1.119 ; -1.119 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[4] ; CLK_Div:clk_pm|ax ; -0.865 ; -0.865 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[5] ; CLK_Div:clk_pm|ax ; -2.906 ; -2.906 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[6] ; CLK_Div:clk_pm|ax ; -3.152 ; -3.152 ; Rise       ; CLK_Div:clk_pm|ax ;
;  SW15_8[7] ; CLK_Div:clk_pm|ax ; -3.114 ; -3.114 ; Rise       ; CLK_Div:clk_pm|ax ;
+------------+-------------------+--------+--------+------------+-------------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+--------------+-------------------+--------+--------+------------+-------------------+
; Data Port    ; Clock Port        ; Rise   ; Fall   ; Clock Edge ; Clock Reference   ;
+--------------+-------------------+--------+--------+------------+-------------------+
; CMD          ; CLK_Div:clk_pm|ax ; 7.094  ; 7.094  ; Rise       ; CLK_Div:clk_pm|ax ;
; DAT3         ; CLK_Div:clk_pm|ax ; 7.105  ; 7.105  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX0[*]      ; CLK_Div:clk_pm|ax ; 9.342  ; 9.342  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[0]     ; CLK_Div:clk_pm|ax ; 8.285  ; 8.285  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[1]     ; CLK_Div:clk_pm|ax ; 8.125  ; 8.125  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[2]     ; CLK_Div:clk_pm|ax ; 8.971  ; 8.971  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[3]     ; CLK_Div:clk_pm|ax ; 9.342  ; 9.342  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[4]     ; CLK_Div:clk_pm|ax ; 9.096  ; 9.096  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[5]     ; CLK_Div:clk_pm|ax ; 9.178  ; 9.178  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[6]     ; CLK_Div:clk_pm|ax ; 8.791  ; 8.791  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX1[*]      ; CLK_Div:clk_pm|ax ; 7.978  ; 7.978  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[0]     ; CLK_Div:clk_pm|ax ; 7.978  ; 7.978  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[1]     ; CLK_Div:clk_pm|ax ; 7.936  ; 7.936  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[2]     ; CLK_Div:clk_pm|ax ; 7.807  ; 7.807  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[3]     ; CLK_Div:clk_pm|ax ; 7.830  ; 7.830  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[4]     ; CLK_Div:clk_pm|ax ; 7.833  ; 7.833  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[5]     ; CLK_Div:clk_pm|ax ; 7.600  ; 7.600  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[6]     ; CLK_Div:clk_pm|ax ; 7.554  ; 7.554  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX2[*]      ; CLK_Div:clk_pm|ax ; 7.680  ; 7.680  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[0]     ; CLK_Div:clk_pm|ax ; 7.564  ; 7.564  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[1]     ; CLK_Div:clk_pm|ax ; 7.555  ; 7.555  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[2]     ; CLK_Div:clk_pm|ax ; 7.539  ; 7.539  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[3]     ; CLK_Div:clk_pm|ax ; 7.680  ; 7.680  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[4]     ; CLK_Div:clk_pm|ax ; 7.542  ; 7.542  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[5]     ; CLK_Div:clk_pm|ax ; 7.587  ; 7.587  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[6]     ; CLK_Div:clk_pm|ax ; 7.538  ; 7.538  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX3[*]      ; CLK_Div:clk_pm|ax ; 7.446  ; 7.446  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[0]     ; CLK_Div:clk_pm|ax ; 7.366  ; 7.366  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[1]     ; CLK_Div:clk_pm|ax ; 7.408  ; 7.408  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[2]     ; CLK_Div:clk_pm|ax ; 7.358  ; 7.358  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[3]     ; CLK_Div:clk_pm|ax ; 7.446  ; 7.446  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[4]     ; CLK_Div:clk_pm|ax ; 7.372  ; 7.372  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[5]     ; CLK_Div:clk_pm|ax ; 7.074  ; 7.074  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[6]     ; CLK_Div:clk_pm|ax ; 7.072  ; 7.072  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX4[*]      ; CLK_Div:clk_pm|ax ; 10.352 ; 10.352 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[0]     ; CLK_Div:clk_pm|ax ; 9.743  ; 9.743  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[1]     ; CLK_Div:clk_pm|ax ; 9.996  ; 9.996  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[2]     ; CLK_Div:clk_pm|ax ; 8.277  ; 8.277  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[3]     ; CLK_Div:clk_pm|ax ; 8.568  ; 8.568  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[4]     ; CLK_Div:clk_pm|ax ; 9.934  ; 9.934  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[5]     ; CLK_Div:clk_pm|ax ; 10.352 ; 10.352 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[6]     ; CLK_Div:clk_pm|ax ; 9.572  ; 9.572  ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX5[*]      ; CLK_Div:clk_pm|ax ; 10.889 ; 10.889 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[0]     ; CLK_Div:clk_pm|ax ; 10.031 ; 10.031 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[1]     ; CLK_Div:clk_pm|ax ; 9.993  ; 9.993  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[2]     ; CLK_Div:clk_pm|ax ; 10.546 ; 10.546 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[3]     ; CLK_Div:clk_pm|ax ; 10.565 ; 10.565 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[4]     ; CLK_Div:clk_pm|ax ; 10.358 ; 10.358 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[5]     ; CLK_Div:clk_pm|ax ; 8.737  ; 8.737  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[6]     ; CLK_Div:clk_pm|ax ; 10.889 ; 10.889 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX6[*]      ; CLK_Div:clk_pm|ax ; 10.651 ; 10.651 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[0]     ; CLK_Div:clk_pm|ax ; 8.476  ; 8.476  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[1]     ; CLK_Div:clk_pm|ax ; 8.614  ; 8.614  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[2]     ; CLK_Div:clk_pm|ax ; 8.434  ; 8.434  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[3]     ; CLK_Div:clk_pm|ax ; 9.096  ; 9.096  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[4]     ; CLK_Div:clk_pm|ax ; 9.301  ; 9.301  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[5]     ; CLK_Div:clk_pm|ax ; 9.775  ; 9.775  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[6]     ; CLK_Div:clk_pm|ax ; 10.651 ; 10.651 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX7[*]      ; CLK_Div:clk_pm|ax ; 11.839 ; 11.839 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[0]     ; CLK_Div:clk_pm|ax ; 10.109 ; 10.109 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[1]     ; CLK_Div:clk_pm|ax ; 11.839 ; 11.839 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[2]     ; CLK_Div:clk_pm|ax ; 9.590  ; 9.590  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[3]     ; CLK_Div:clk_pm|ax ; 10.215 ; 10.215 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[4]     ; CLK_Div:clk_pm|ax ; 9.961  ; 9.961  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[5]     ; CLK_Div:clk_pm|ax ; 9.793  ; 9.793  ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[6]     ; CLK_Div:clk_pm|ax ; 10.763 ; 10.763 ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDG7_0[*]   ; CLK_Div:clk_pm|ax ; 7.102  ; 7.102  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[0]  ; CLK_Div:clk_pm|ax ; 7.060  ; 7.060  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[1]  ; CLK_Div:clk_pm|ax ; 6.831  ; 6.831  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[2]  ; CLK_Div:clk_pm|ax ; 7.048  ; 7.048  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[3]  ; CLK_Div:clk_pm|ax ; 7.037  ; 7.037  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[4]  ; CLK_Div:clk_pm|ax ; 7.063  ; 7.063  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[5]  ; CLK_Div:clk_pm|ax ; 7.102  ; 7.102  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[6]  ; CLK_Div:clk_pm|ax ; 6.579  ; 6.579  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[7]  ; CLK_Div:clk_pm|ax ; 6.788  ; 6.788  ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDR7_0[*]   ; CLK_Div:clk_pm|ax ; 7.501  ; 7.501  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[0]  ; CLK_Div:clk_pm|ax ; 7.252  ; 7.252  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[1]  ; CLK_Div:clk_pm|ax ; 7.501  ; 7.501  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[2]  ; CLK_Div:clk_pm|ax ; 7.222  ; 7.222  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[3]  ; CLK_Div:clk_pm|ax ; 7.231  ; 7.231  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[4]  ; CLK_Div:clk_pm|ax ; 7.023  ; 7.023  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[5]  ; CLK_Div:clk_pm|ax ; 7.007  ; 7.007  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[6]  ; CLK_Div:clk_pm|ax ; 7.031  ; 7.031  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[7]  ; CLK_Div:clk_pm|ax ; 6.995  ; 6.995  ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDR15_8[*]  ; CLK_Div:clk_pm|ax ; 7.703  ; 7.703  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[0] ; CLK_Div:clk_pm|ax ; 7.291  ; 7.291  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[1] ; CLK_Div:clk_pm|ax ; 7.293  ; 7.293  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[2] ; CLK_Div:clk_pm|ax ; 7.364  ; 7.364  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[3] ; CLK_Div:clk_pm|ax ; 7.121  ; 7.121  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[4] ; CLK_Div:clk_pm|ax ; 7.518  ; 7.518  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[5] ; CLK_Div:clk_pm|ax ; 7.499  ; 7.499  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[6] ; CLK_Div:clk_pm|ax ; 7.703  ; 7.703  ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[7] ; CLK_Div:clk_pm|ax ; 7.654  ; 7.654  ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDR17       ; CLK_Div:clk_pm|ax ; 12.092 ; 12.092 ; Rise       ; CLK_Div:clk_pm|ax ;
; SCK          ; CLK_Div:clk_pm|ax ; 4.587  ;        ; Rise       ; CLK_Div:clk_pm|ax ;
; opcode[*]    ; CLK_Div:clk_pm|ax ; 7.168  ; 7.168  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[0]   ; CLK_Div:clk_pm|ax ; 6.920  ; 6.920  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[1]   ; CLK_Div:clk_pm|ax ; 6.985  ; 6.985  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[2]   ; CLK_Div:clk_pm|ax ; 6.943  ; 6.943  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[3]   ; CLK_Div:clk_pm|ax ; 7.038  ; 7.038  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[4]   ; CLK_Div:clk_pm|ax ; 6.899  ; 6.899  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[5]   ; CLK_Div:clk_pm|ax ; 7.010  ; 7.010  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[6]   ; CLK_Div:clk_pm|ax ; 7.168  ; 7.168  ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[7]   ; CLK_Div:clk_pm|ax ; 7.079  ; 7.079  ; Rise       ; CLK_Div:clk_pm|ax ;
; ram_out[*]   ; CLK_Div:clk_pm|ax ; 10.404 ; 10.404 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[0]  ; CLK_Div:clk_pm|ax ; 9.497  ; 9.497  ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[1]  ; CLK_Div:clk_pm|ax ; 9.708  ; 9.708  ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[2]  ; CLK_Div:clk_pm|ax ; 10.404 ; 10.404 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[3]  ; CLK_Div:clk_pm|ax ; 9.495  ; 9.495  ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[4]  ; CLK_Div:clk_pm|ax ; 9.769  ; 9.769  ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[5]  ; CLK_Div:clk_pm|ax ; 9.789  ; 9.789  ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[6]  ; CLK_Div:clk_pm|ax ; 10.370 ; 10.370 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[7]  ; CLK_Div:clk_pm|ax ; 10.155 ; 10.155 ; Rise       ; CLK_Div:clk_pm|ax ;
; SCK          ; CLK_Div:clk_pm|ax ;        ; 4.587  ; Fall       ; CLK_Div:clk_pm|ax ;
+--------------+-------------------+--------+--------+------------+-------------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+--------------+-------------------+-------+-------+------------+-------------------+
; Data Port    ; Clock Port        ; Rise  ; Fall  ; Clock Edge ; Clock Reference   ;
+--------------+-------------------+-------+-------+------------+-------------------+
; CMD          ; CLK_Div:clk_pm|ax ; 3.824 ; 3.824 ; Rise       ; CLK_Div:clk_pm|ax ;
; DAT3         ; CLK_Div:clk_pm|ax ; 3.832 ; 3.832 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX0[*]      ; CLK_Div:clk_pm|ax ; 4.265 ; 4.265 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[0]     ; CLK_Div:clk_pm|ax ; 4.356 ; 4.356 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[1]     ; CLK_Div:clk_pm|ax ; 4.265 ; 4.265 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[2]     ; CLK_Div:clk_pm|ax ; 4.609 ; 4.609 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[3]     ; CLK_Div:clk_pm|ax ; 4.936 ; 4.936 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[4]     ; CLK_Div:clk_pm|ax ; 4.701 ; 4.701 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[5]     ; CLK_Div:clk_pm|ax ; 4.527 ; 4.527 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX0[6]     ; CLK_Div:clk_pm|ax ; 4.475 ; 4.475 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX1[*]      ; CLK_Div:clk_pm|ax ; 3.781 ; 3.781 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[0]     ; CLK_Div:clk_pm|ax ; 4.024 ; 4.024 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[1]     ; CLK_Div:clk_pm|ax ; 4.030 ; 4.030 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[2]     ; CLK_Div:clk_pm|ax ; 3.890 ; 3.890 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[3]     ; CLK_Div:clk_pm|ax ; 3.892 ; 3.892 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[4]     ; CLK_Div:clk_pm|ax ; 3.897 ; 3.897 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[5]     ; CLK_Div:clk_pm|ax ; 3.804 ; 3.804 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX1[6]     ; CLK_Div:clk_pm|ax ; 3.781 ; 3.781 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX2[*]      ; CLK_Div:clk_pm|ax ; 3.877 ; 3.877 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[0]     ; CLK_Div:clk_pm|ax ; 3.895 ; 3.895 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[1]     ; CLK_Div:clk_pm|ax ; 3.877 ; 3.877 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[2]     ; CLK_Div:clk_pm|ax ; 3.888 ; 3.888 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[3]     ; CLK_Div:clk_pm|ax ; 3.978 ; 3.978 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[4]     ; CLK_Div:clk_pm|ax ; 3.886 ; 3.886 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[5]     ; CLK_Div:clk_pm|ax ; 3.917 ; 3.917 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX2[6]     ; CLK_Div:clk_pm|ax ; 3.880 ; 3.880 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX3[*]      ; CLK_Div:clk_pm|ax ; 3.616 ; 3.616 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[0]     ; CLK_Div:clk_pm|ax ; 3.762 ; 3.762 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[1]     ; CLK_Div:clk_pm|ax ; 3.791 ; 3.791 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[2]     ; CLK_Div:clk_pm|ax ; 3.770 ; 3.770 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[3]     ; CLK_Div:clk_pm|ax ; 3.825 ; 3.825 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[4]     ; CLK_Div:clk_pm|ax ; 3.768 ; 3.768 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[5]     ; CLK_Div:clk_pm|ax ; 3.616 ; 3.616 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX3[6]     ; CLK_Div:clk_pm|ax ; 3.634 ; 3.634 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX4[*]      ; CLK_Div:clk_pm|ax ; 4.304 ; 4.304 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[0]     ; CLK_Div:clk_pm|ax ; 5.034 ; 5.034 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[1]     ; CLK_Div:clk_pm|ax ; 5.064 ; 5.064 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[2]     ; CLK_Div:clk_pm|ax ; 4.304 ; 4.304 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[3]     ; CLK_Div:clk_pm|ax ; 4.423 ; 4.423 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[4]     ; CLK_Div:clk_pm|ax ; 5.179 ; 5.179 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[5]     ; CLK_Div:clk_pm|ax ; 5.199 ; 5.199 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX4[6]     ; CLK_Div:clk_pm|ax ; 4.863 ; 4.863 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX5[*]      ; CLK_Div:clk_pm|ax ; 4.527 ; 4.527 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[0]     ; CLK_Div:clk_pm|ax ; 5.160 ; 5.160 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[1]     ; CLK_Div:clk_pm|ax ; 5.143 ; 5.143 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[2]     ; CLK_Div:clk_pm|ax ; 5.258 ; 5.258 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[3]     ; CLK_Div:clk_pm|ax ; 5.357 ; 5.357 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[4]     ; CLK_Div:clk_pm|ax ; 5.266 ; 5.266 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[5]     ; CLK_Div:clk_pm|ax ; 4.527 ; 4.527 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX5[6]     ; CLK_Div:clk_pm|ax ; 5.626 ; 5.626 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX6[*]      ; CLK_Div:clk_pm|ax ; 4.348 ; 4.348 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[0]     ; CLK_Div:clk_pm|ax ; 4.404 ; 4.404 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[1]     ; CLK_Div:clk_pm|ax ; 4.382 ; 4.382 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[2]     ; CLK_Div:clk_pm|ax ; 4.348 ; 4.348 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[3]     ; CLK_Div:clk_pm|ax ; 4.689 ; 4.689 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[4]     ; CLK_Div:clk_pm|ax ; 4.803 ; 4.803 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[5]     ; CLK_Div:clk_pm|ax ; 4.973 ; 4.973 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX6[6]     ; CLK_Div:clk_pm|ax ; 5.452 ; 5.452 ; Rise       ; CLK_Div:clk_pm|ax ;
; HEX7[*]      ; CLK_Div:clk_pm|ax ; 4.857 ; 4.857 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[0]     ; CLK_Div:clk_pm|ax ; 4.924 ; 4.924 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[1]     ; CLK_Div:clk_pm|ax ; 5.888 ; 5.888 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[2]     ; CLK_Div:clk_pm|ax ; 4.956 ; 4.956 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[3]     ; CLK_Div:clk_pm|ax ; 5.219 ; 5.219 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[4]     ; CLK_Div:clk_pm|ax ; 5.068 ; 5.068 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[5]     ; CLK_Div:clk_pm|ax ; 4.857 ; 4.857 ; Rise       ; CLK_Div:clk_pm|ax ;
;  HEX7[6]     ; CLK_Div:clk_pm|ax ; 5.296 ; 5.296 ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDG7_0[*]   ; CLK_Div:clk_pm|ax ; 3.671 ; 3.671 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[0]  ; CLK_Div:clk_pm|ax ; 3.882 ; 3.882 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[1]  ; CLK_Div:clk_pm|ax ; 3.791 ; 3.791 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[2]  ; CLK_Div:clk_pm|ax ; 3.865 ; 3.865 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[3]  ; CLK_Div:clk_pm|ax ; 3.862 ; 3.862 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[4]  ; CLK_Div:clk_pm|ax ; 3.891 ; 3.891 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[5]  ; CLK_Div:clk_pm|ax ; 3.907 ; 3.907 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[6]  ; CLK_Div:clk_pm|ax ; 3.671 ; 3.671 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDG7_0[7]  ; CLK_Div:clk_pm|ax ; 3.734 ; 3.734 ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDR7_0[*]   ; CLK_Div:clk_pm|ax ; 3.840 ; 3.840 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[0]  ; CLK_Div:clk_pm|ax ; 3.966 ; 3.966 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[1]  ; CLK_Div:clk_pm|ax ; 4.080 ; 4.080 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[2]  ; CLK_Div:clk_pm|ax ; 3.936 ; 3.936 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[3]  ; CLK_Div:clk_pm|ax ; 3.944 ; 3.944 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[4]  ; CLK_Div:clk_pm|ax ; 3.860 ; 3.860 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[5]  ; CLK_Div:clk_pm|ax ; 3.852 ; 3.852 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[6]  ; CLK_Div:clk_pm|ax ; 3.861 ; 3.861 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR7_0[7]  ; CLK_Div:clk_pm|ax ; 3.840 ; 3.840 ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDR15_8[*]  ; CLK_Div:clk_pm|ax ; 3.931 ; 3.931 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[0] ; CLK_Div:clk_pm|ax ; 3.982 ; 3.982 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[1] ; CLK_Div:clk_pm|ax ; 3.985 ; 3.985 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[2] ; CLK_Div:clk_pm|ax ; 4.039 ; 4.039 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[3] ; CLK_Div:clk_pm|ax ; 3.931 ; 3.931 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[4] ; CLK_Div:clk_pm|ax ; 4.128 ; 4.128 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[5] ; CLK_Div:clk_pm|ax ; 4.077 ; 4.077 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[6] ; CLK_Div:clk_pm|ax ; 4.244 ; 4.244 ; Rise       ; CLK_Div:clk_pm|ax ;
;  LEDR15_8[7] ; CLK_Div:clk_pm|ax ; 4.222 ; 4.222 ; Rise       ; CLK_Div:clk_pm|ax ;
; LEDR17       ; CLK_Div:clk_pm|ax ; 5.228 ; 5.228 ; Rise       ; CLK_Div:clk_pm|ax ;
; SCK          ; CLK_Div:clk_pm|ax ; 2.373 ;       ; Rise       ; CLK_Div:clk_pm|ax ;
; opcode[*]    ; CLK_Div:clk_pm|ax ; 3.786 ; 3.786 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[0]   ; CLK_Div:clk_pm|ax ; 3.786 ; 3.786 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[1]   ; CLK_Div:clk_pm|ax ; 3.839 ; 3.839 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[2]   ; CLK_Div:clk_pm|ax ; 3.818 ; 3.818 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[3]   ; CLK_Div:clk_pm|ax ; 3.857 ; 3.857 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[4]   ; CLK_Div:clk_pm|ax ; 3.804 ; 3.804 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[5]   ; CLK_Div:clk_pm|ax ; 3.827 ; 3.827 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[6]   ; CLK_Div:clk_pm|ax ; 3.914 ; 3.914 ; Rise       ; CLK_Div:clk_pm|ax ;
;  opcode[7]   ; CLK_Div:clk_pm|ax ; 3.875 ; 3.875 ; Rise       ; CLK_Div:clk_pm|ax ;
; ram_out[*]   ; CLK_Div:clk_pm|ax ; 5.564 ; 5.564 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[0]  ; CLK_Div:clk_pm|ax ; 5.567 ; 5.567 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[1]  ; CLK_Div:clk_pm|ax ; 5.648 ; 5.648 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[2]  ; CLK_Div:clk_pm|ax ; 5.981 ; 5.981 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[3]  ; CLK_Div:clk_pm|ax ; 5.564 ; 5.564 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[4]  ; CLK_Div:clk_pm|ax ; 5.697 ; 5.697 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[5]  ; CLK_Div:clk_pm|ax ; 5.718 ; 5.718 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[6]  ; CLK_Div:clk_pm|ax ; 5.988 ; 5.988 ; Rise       ; CLK_Div:clk_pm|ax ;
;  ram_out[7]  ; CLK_Div:clk_pm|ax ; 5.882 ; 5.882 ; Rise       ; CLK_Div:clk_pm|ax ;
; SCK          ; CLK_Div:clk_pm|ax ;       ; 2.373 ; Fall       ; CLK_Div:clk_pm|ax ;
+--------------+-------------------+-------+-------+------------+-------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW7_0[0]   ; LEDR17      ; 11.091 ; 11.091 ; 11.091 ; 11.091 ;
; SW7_0[1]   ; LEDR17      ; 10.950 ; 10.950 ; 10.950 ; 10.950 ;
; SW7_0[2]   ; LEDR17      ; 11.123 ; 11.123 ; 11.123 ; 11.123 ;
; SW7_0[3]   ; LEDR17      ; 11.105 ; 11.105 ; 11.105 ; 11.105 ;
; SW7_0[4]   ; LEDR17      ; 11.454 ; 11.454 ; 11.454 ; 11.454 ;
; SW7_0[5]   ; LEDR17      ; 11.235 ; 11.235 ; 11.235 ; 11.235 ;
; SW7_0[6]   ; LEDR17      ; 11.196 ; 11.196 ; 11.196 ; 11.196 ;
; SW7_0[7]   ; LEDR17      ; 11.312 ; 11.312 ; 11.312 ; 11.312 ;
; SW15_8[0]  ; LEDR17      ; 10.267 ; 10.267 ; 10.267 ; 10.267 ;
; SW15_8[1]  ; LEDR17      ; 10.258 ; 10.258 ; 10.258 ; 10.258 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW7_0[0]   ; LEDR17      ; 5.364 ; 5.501 ; 5.501 ; 5.364 ;
; SW7_0[1]   ; LEDR17      ; 5.284 ; 5.420 ; 5.420 ; 5.284 ;
; SW7_0[2]   ; LEDR17      ; 5.359 ; 5.496 ; 5.496 ; 5.359 ;
; SW7_0[3]   ; LEDR17      ; 5.419 ; 5.560 ; 5.560 ; 5.419 ;
; SW7_0[4]   ; LEDR17      ; 5.471 ; 5.759 ; 5.759 ; 5.471 ;
; SW7_0[5]   ; LEDR17      ; 5.461 ; 5.603 ; 5.603 ; 5.461 ;
; SW7_0[6]   ; LEDR17      ; 5.452 ; 5.592 ; 5.592 ; 5.452 ;
; SW7_0[7]   ; LEDR17      ; 5.634 ; 5.771 ; 5.771 ; 5.634 ;
; SW15_8[0]  ; LEDR17      ; 5.257 ; 5.257 ; 5.257 ; 5.257 ;
; SW15_8[1]  ; LEDR17      ; 4.934 ; 4.934 ; 4.934 ; 4.934 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------+
; Setup Transfers                                                                   ;
+-------------------+-------------------+----------+----------+----------+----------+
; From Clock        ; To Clock          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------+-------------------+----------+----------+----------+----------+
; clk27             ; clk27             ; 70       ; 0        ; 0        ; 0        ;
; CLK_Div:clk_pm|ax ; clk27             ; 1        ; 1        ; 0        ; 0        ;
; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1225272  ; 0        ; 0        ; 0        ;
+-------------------+-------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------+
; Hold Transfers                                                                    ;
+-------------------+-------------------+----------+----------+----------+----------+
; From Clock        ; To Clock          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------+-------------------+----------+----------+----------+----------+
; clk27             ; clk27             ; 70       ; 0        ; 0        ; 0        ;
; CLK_Div:clk_pm|ax ; clk27             ; 1        ; 1        ; 0        ; 0        ;
; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 1225272  ; 0        ; 0        ; 0        ;
+-------------------+-------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------+
; Recovery Transfers                                                                ;
+-------------------+-------------------+----------+----------+----------+----------+
; From Clock        ; To Clock          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------+-------------------+----------+----------+----------+----------+
; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 84       ; 0        ; 0        ; 0        ;
+-------------------+-------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------+
; Removal Transfers                                                                 ;
+-------------------+-------------------+----------+----------+----------+----------+
; From Clock        ; To Clock          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------+-------------------+----------+----------+----------+----------+
; CLK_Div:clk_pm|ax ; CLK_Div:clk_pm|ax ; 84       ; 0        ; 0        ; 0        ;
+-------------------+-------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 21    ; 21   ;
; Unconstrained Input Port Paths  ; 95    ; 95   ;
; Unconstrained Output Ports      ; 100   ; 100  ;
; Unconstrained Output Port Paths ; 358   ; 358  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue May 08 17:37:14 2018
Info: Command: quartus_sta Processador -c Processador
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_Div:clk_pm|ax CLK_Div:clk_pm|ax
    Info (332105): create_clock -period 1.000 -name clk27 clk27
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -12.278
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.278     -1087.002 CLK_Div:clk_pm|ax 
    Info (332119):    -1.367        -7.316 clk27 
Info (332146): Worst-case hold slack is -2.507
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.507        -2.507 clk27 
    Info (332119):     0.391         0.000 CLK_Div:clk_pm|ax 
Info (332146): Worst-case recovery slack is -1.613
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.613       -18.040 CLK_Div:clk_pm|ax 
Info (332146): Worst-case removal slack is 1.080
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.080         0.000 CLK_Div:clk_pm|ax 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -370.000 CLK_Div:clk_pm|ax 
    Info (332119):    -1.380        -9.380 clk27 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.330
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.330      -459.401 CLK_Div:clk_pm|ax 
    Info (332119):    -0.089        -0.129 clk27 
Info (332146): Worst-case hold slack is -1.555
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.555        -1.555 clk27 
    Info (332119):     0.215         0.000 CLK_Div:clk_pm|ax 
Info (332146): Worst-case recovery slack is -0.297
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.297        -2.376 CLK_Div:clk_pm|ax 
Info (332146): Worst-case removal slack is 0.610
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.610         0.000 CLK_Div:clk_pm|ax 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -370.000 CLK_Div:clk_pm|ax 
    Info (332119):    -1.380        -9.380 clk27 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 484 megabytes
    Info: Processing ended: Tue May 08 17:37:16 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


