// Seed: 2708794551
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  tri0 id_5;
  assign module_1.type_2 = 0;
  assign #1 id_5 = 1 && id_1;
endmodule
module module_1 (
    input  wire  id_0,
    output logic id_1,
    input  tri1  id_2,
    output logic id_3,
    input  tri1  id_4,
    input  tri   id_5
    , id_8,
    output tri0  id_6
);
  wor id_9;
  assign id_1 = id_9 ? 1 : 1;
  initial begin : LABEL_0
    id_3 <= id_8;
    id_1 <= 1'b0;
    id_3 <= 1;
  end
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
