`timescale 1ns / 1ps
/*
----------------------------------------------------------------------------------
-- Company: NUS	
-- Engineer: (c) Rajesh Panicker  
-- 
-- Create Date: 09/22/2020 06:49:10 PM
-- Module Name: Decoder
-- Project Name: CG3207 Project
-- Target Devices: Nexys 4 / Basys 3
-- Tool Versions: Vivado 2019.2
-- Description: RISC-V Processor Decoder Module
-- 
-- Dependencies: NIL
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments: Interface and implementation can be modified.
-- 
----------------------------------------------------------------------------------

----------------------------------------------------------------------------------
--	License terms :
--	You are free to use this code as long as you
--		(i) DO NOT post it on any public repository;
--		(ii) use it only for educational purposes;
--		(iii) accept the responsibility to ensure that your implementation does not violate anyone's intellectual property.
--		(iv) accept that the program is provided "as is" without warranty of any kind or assurance regarding its suitability for any particular purpose;
--		(v) send an email to rajesh<dot>panicker<at>ieee.org briefly mentioning its use (except when used for the course CG3207 at the National University of Singapore);
--		(vi) retain this notice in this file as well as any files derived from this.
----------------------------------------------------------------------------------
*/

module Decoder(
    input [6:0] Opcode ,
    input [2:0] Funct3 ,
    input [6:0] Funct7 ,
    output reg [1:0] PCS,	// 00 for non-control, 01 for conditional branch, 10 for jal, 11 for jalr
    output reg RegWrite,		// Asserted only by instructions which write to register file (load, auipc, lui, DPImm, DPReg);
    output reg MemWrite,		// Asserted only by store (sw)
    output reg MemtoReg,		// Asserted only by load (lw)
    output reg [1:0] ALUSrcA,	// 00 for RD1, 01 for PC, 10 for zero
    output reg [1:0] ALUSrcB,	// 00 for RD2, 01 for ExtImm, 10 for constant 4
    output reg [2:0] ImmSrc, 	// 000 for U, 010 for UJ, 011 for I, 110 for S, 111 for SB.
    output reg [3:0] ALUControl	// 0000 for add, 0001 for sub, 1110 for and, 1100 for or, 0010 for sll, 1010 for srl, 1011 for sra, 0001 for branch, 0000 for all others.
    					// Note that the most significant 3 bits are Funct3 for all DP instrns. LSB is the same as Funct[5] for DPReg type and DPImm_shifts. For other DPImms, Funct[5] is 0.
    					// It is the same as sub for branches, and add for all others not mentioned in the line above.
    ); 
// Change wire to reg if assigned inside a procedural (always) block. However, where it is easy enough, use assign instead of always.
// A 2-1 multiplexing can be done easily using an assign with a ternary operator
// For multiplexing with number of inputs > 2, a case construct within an always block is a natural fit. DO NOT to use nested ternary assignment operator as it hampers the readability of your code.
	localparam OP_REG = 7'b0110011;
	localparam OP_IMM = 7'b0010011;
	localparam AUIPC  = 7'b0010111;
	localparam JAL    = 7'b1101111;
	localparam JALR   = 7'b1100111;

	always@(*) begin
		// Safe defaults: unsupported instructions cannot change architectural state.
		PCS = 2'b00;
		RegWrite = 1'b0;
		MemWrite = 1'b0;
		MemtoReg = 1'b0;
		ALUSrcA = 2'b00;
		ALUSrcB = 2'b00;
		ImmSrc = 3'b011;
		ALUControl = 4'b0000;

		case(Opcode)
			OP_REG: begin
				case(Funct3)
					3'b001: begin
						if(Funct7 == 7'b0000000) begin
							RegWrite = 1'b1;
							ALUControl = 4'b0010; // sll
						end
					end
					3'b101: begin
						if(Funct7 == 7'b0000000) begin
							RegWrite = 1'b1;
							ALUControl = 4'b1010; // srl
						end
						else if(Funct7 == 7'b0100000) begin
							RegWrite = 1'b1;
							ALUControl = 4'b1011; // sra
						end
					end
					default: ;
				endcase
			end

			OP_IMM: begin
				ALUSrcB = 2'b01;
				ImmSrc = 3'b011;
				case(Funct3)
					3'b001: begin
						if(Funct7 == 7'b0000000) begin
							RegWrite = 1'b1;
							ALUControl = 4'b0010; // slli
						end
					end
					3'b101: begin
						if(Funct7 == 7'b0000000) begin
							RegWrite = 1'b1;
							ALUControl = 4'b1010; // srli
						end
						else if(Funct7 == 7'b0100000) begin
							RegWrite = 1'b1;
							ALUControl = 4'b1011; // srai
						end
					end
					default: ;
				endcase
			end

			AUIPC: begin
				RegWrite = 1'b1;
				ALUSrcA = 2'b01;
				ALUSrcB = 2'b01;
				ImmSrc = 3'b000;
				ALUControl = 4'b0000;
			end

			JAL: begin
				PCS = 2'b10;
				RegWrite = 1'b1;
				ALUSrcA = 2'b01;
				ALUSrcB = 2'b10;
				ImmSrc = 3'b010;
				ALUControl = 4'b0000;
			end

			JALR: begin
				if(Funct3 == 3'b000) begin
					PCS = 2'b11;
					RegWrite = 1'b1;
					ALUSrcA = 2'b01;
					ALUSrcB = 2'b10;
					ImmSrc = 3'b011;
					ALUControl = 4'b0000;
				end
			end

			default: ;
		endcase
	end

endmodule
