[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/YosysOldSimpleSpi/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v:62:1: Compile module "work@fifo4".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:77:1: Compile module "work@simple_spi_top".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v:62:39: Implicit port type (wire) for "dout".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                13
assignment                                            66
begin                                                 10
bit_select                                            11
case_item                                             20
case_stmt                                              3
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                             141
cont_assign                                           18
delay_control                                         66
design                                                 1
enum_const                                             5
enum_typespec                                          1
enum_var                                               1
event_control                                         13
function                                               9
if_else                                               16
if_stmt                                               12
include_file_info                                      2
int_typespec                                          10
int_var                                                4
io_decl                                               11
logic_net                                             66
logic_typespec                                        66
logic_var                                              1
module_inst                                            2
operation                                             82
package                                                1
param_assign                                           1
parameter                                              1
part_select                                            2
port                                                  40
range                                                 26
ref_module                                             2
ref_obj                                              227
ref_typespec                                          81
task                                                   9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/YosysOldSimpleSpi/slpp_unit/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/YosysOldSimpleSpi/slpp_unit/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/YosysOldSimpleSpi/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (unnamed)
|vpiName:unnamed
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:57:10, endln:57:23
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/timescale.v
|vpiIncludeFileInfo:
\_include_file_info: , file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:74:10, endln:74:23
  |vpiParent:
  \_design: (unnamed)
  |vpiIncludedFile:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/timescale.v
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (unnamed)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::new)
        |vpiParent:
        \_class_var: (work@mailbox::new), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@mailbox::new::bound)
        |vpiParent:
        \_io_decl: (bound), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new::bound
        |vpiActual:
        \_int_typespec: , line:3:19, endln:3:22
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::num)
        |vpiParent:
        \_int_var: (work@mailbox::num), line:6:14, endln:6:17
        |vpiFullName:work@mailbox::num
        |vpiActual:
        \_int_typespec: , line:6:14, endln:6:17
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_get)
        |vpiParent:
        \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
        |vpiFullName:work@mailbox::try_get
        |vpiActual:
        \_int_typespec: , line:18:14, endln:18:17
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_peek)
        |vpiParent:
        \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
        |vpiFullName:work@mailbox::try_peek
        |vpiActual:
        \_int_typespec: , line:24:14, endln:24:17
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_ref_typespec: (work@process::self)
        |vpiParent:
        \_class_var: (work@process::self), line:34:21, endln:34:28
        |vpiFullName:work@process::self
        |vpiActual:
        \_class_typespec: , line:34:21, endln:34:28
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_ref_typespec: (work@process::status)
        |vpiParent:
        \_enum_var: (work@process::status), line:37:14, endln:37:19
        |vpiFullName:work@process::status
        |vpiActual:
        \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::new)
        |vpiParent:
        \_class_var: (work@semaphore::new), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::new::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new::keyCount
        |vpiActual:
        \_int_typespec: , line:57:18, endln:57:21
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::put::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:60:18, endln:60:26
        |vpiFullName:work@semaphore::put::keyCount
        |vpiActual:
        \_int_typespec: , line:60:14, endln:60:17
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:63:18, endln:63:26
        |vpiFullName:work@semaphore::get::keyCount
        |vpiActual:
        \_int_typespec: , line:63:14, endln:63:17
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::try_get)
        |vpiParent:
        \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
        |vpiFullName:work@semaphore::try_get
        |vpiActual:
        \_int_typespec: , line:66:14, endln:66:17
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::try_get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:66:30, endln:66:38
        |vpiFullName:work@semaphore::try_get::keyCount
        |vpiActual:
        \_int_typespec: , line:66:26, endln:66:29
|uhdmallModules:
\_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@fifo4
  |vpiParameter:
  \_parameter: (work@fifo4.dw), line:64:11, endln:64:13
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |UINT:8
    |vpiTypespec:
    \_ref_typespec: (work@fifo4.dw)
      |vpiParent:
      \_parameter: (work@fifo4.dw), line:64:11, endln:64:13
      |vpiFullName:work@fifo4.dw
      |vpiActual:
      \_int_typespec: , line:64:1, endln:64:17
    |vpiName:dw
    |vpiFullName:work@fifo4.dw
  |vpiParamAssign:
  \_param_assign: , line:64:11, endln:64:17
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiRhs:
    \_constant: , line:64:16, endln:64:17
      |vpiParent:
      \_param_assign: , line:64:11, endln:64:17
      |vpiDecompile:8
      |vpiSize:64
      |UINT:8
      |vpiTypespec:
      \_ref_typespec: (work@fifo4)
        |vpiParent:
        \_constant: , line:64:16, endln:64:17
        |vpiFullName:work@fifo4
        |vpiActual:
        \_int_typespec: , line:64:1, endln:64:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@fifo4.dw), line:64:11, endln:64:13
  |vpiDefName:work@fifo4
  |vpiNet:
  \_logic_net: (work@fifo4.mem), line:80:16, endln:80:19
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiTypespec:
    \_ref_typespec: (work@fifo4.mem)
      |vpiParent:
      \_logic_net: (work@fifo4.mem), line:80:16, endln:80:19
      |vpiFullName:work@fifo4.mem
      |vpiActual:
      \_logic_typespec: , line:80:1, endln:80:24
    |vpiName:mem
    |vpiFullName:work@fifo4.mem
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@fifo4.wp), line:81:17, endln:81:19
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiTypespec:
    \_ref_typespec: (work@fifo4.wp)
      |vpiParent:
      \_logic_net: (work@fifo4.wp), line:81:17, endln:81:19
      |vpiFullName:work@fifo4.wp
      |vpiActual:
      \_logic_typespec: , line:81:1, endln:81:14
    |vpiName:wp
    |vpiFullName:work@fifo4.wp
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@fifo4.rp), line:82:17, endln:82:19
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiTypespec:
    \_ref_typespec: (work@fifo4.rp)
      |vpiParent:
      \_logic_net: (work@fifo4.rp), line:82:17, endln:82:19
      |vpiFullName:work@fifo4.rp
      |vpiActual:
      \_logic_typespec: , line:82:1, endln:82:14
    |vpiName:rp
    |vpiFullName:work@fifo4.rp
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@fifo4.wp_p1), line:83:17, endln:83:22
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiTypespec:
    \_ref_typespec: (work@fifo4.wp_p1)
      |vpiParent:
      \_logic_net: (work@fifo4.wp_p1), line:83:17, endln:83:22
      |vpiFullName:work@fifo4.wp_p1
      |vpiActual:
      \_logic_typespec: , line:83:1, endln:83:14
    |vpiName:wp_p1
    |vpiFullName:work@fifo4.wp_p1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fifo4.wp_p2), line:84:17, endln:84:22
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiTypespec:
    \_ref_typespec: (work@fifo4.wp_p2)
      |vpiParent:
      \_logic_net: (work@fifo4.wp_p2), line:84:17, endln:84:22
      |vpiFullName:work@fifo4.wp_p2
      |vpiActual:
      \_logic_typespec: , line:84:1, endln:84:14
    |vpiName:wp_p2
    |vpiFullName:work@fifo4.wp_p2
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fifo4.rp_p1), line:85:17, endln:85:22
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiTypespec:
    \_ref_typespec: (work@fifo4.rp_p1)
      |vpiParent:
      \_logic_net: (work@fifo4.rp_p1), line:85:17, endln:85:22
      |vpiFullName:work@fifo4.rp_p1
      |vpiActual:
      \_logic_typespec: , line:85:1, endln:85:14
    |vpiName:rp_p1
    |vpiFullName:work@fifo4.rp_p1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fifo4.full), line:86:7, endln:86:11
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiName:full
    |vpiFullName:work@fifo4.full
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fifo4.empty), line:86:13, endln:86:18
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiName:empty
    |vpiFullName:work@fifo4.empty
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fifo4.gb), line:87:6, endln:87:8
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiTypespec:
    \_ref_typespec: (work@fifo4.gb)
      |vpiParent:
      \_logic_net: (work@fifo4.gb), line:87:6, endln:87:8
      |vpiFullName:work@fifo4.gb
      |vpiActual:
      \_logic_typespec: , line:87:1, endln:87:4
    |vpiName:gb
    |vpiFullName:work@fifo4.gb
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@fifo4.clk), line:62:14, endln:62:17
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiName:clk
    |vpiFullName:work@fifo4.clk
  |vpiNet:
  \_logic_net: (work@fifo4.rst), line:62:19, endln:62:22
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiName:rst
    |vpiFullName:work@fifo4.rst
  |vpiNet:
  \_logic_net: (work@fifo4.clr), line:62:24, endln:62:27
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiName:clr
    |vpiFullName:work@fifo4.clr
  |vpiNet:
  \_logic_net: (work@fifo4.din), line:62:30, endln:62:33
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiName:din
    |vpiFullName:work@fifo4.din
  |vpiNet:
  \_logic_net: (work@fifo4.we), line:62:35, endln:62:37
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiName:we
    |vpiFullName:work@fifo4.we
  |vpiNet:
  \_logic_net: (work@fifo4.dout), line:62:39, endln:62:43
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiName:dout
    |vpiFullName:work@fifo4.dout
  |vpiNet:
  \_logic_net: (work@fifo4.re), line:62:45, endln:62:47
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiName:re
    |vpiFullName:work@fifo4.re
  |vpiPort:
  \_port: (clk), line:62:14, endln:62:17
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fifo4.clk.clk), line:62:14, endln:62:17
      |vpiParent:
      \_port: (clk), line:62:14, endln:62:17
      |vpiName:clk
      |vpiFullName:work@fifo4.clk.clk
      |vpiActual:
      \_logic_net: (work@fifo4.clk), line:62:14, endln:62:17
    |vpiTypedef:
    \_ref_typespec: (work@fifo4.clk)
      |vpiParent:
      \_port: (clk), line:62:14, endln:62:17
      |vpiFullName:work@fifo4.clk
      |vpiActual:
      \_logic_typespec: , line:66:8, endln:66:8
  |vpiPort:
  \_port: (rst), line:62:19, endln:62:22
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiName:rst
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fifo4.rst.rst), line:62:19, endln:62:22
      |vpiParent:
      \_port: (rst), line:62:19, endln:62:22
      |vpiName:rst
      |vpiFullName:work@fifo4.rst.rst
      |vpiActual:
      \_logic_net: (work@fifo4.rst), line:62:19, endln:62:22
    |vpiTypedef:
    \_ref_typespec: (work@fifo4.rst)
      |vpiParent:
      \_port: (rst), line:62:19, endln:62:22
      |vpiFullName:work@fifo4.rst
      |vpiActual:
      \_logic_typespec: , line:66:8, endln:66:8
  |vpiPort:
  \_port: (clr), line:62:24, endln:62:27
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiName:clr
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fifo4.clr.clr), line:62:24, endln:62:27
      |vpiParent:
      \_port: (clr), line:62:24, endln:62:27
      |vpiName:clr
      |vpiFullName:work@fifo4.clr.clr
      |vpiActual:
      \_logic_net: (work@fifo4.clr), line:62:24, endln:62:27
    |vpiTypedef:
    \_ref_typespec: (work@fifo4.clr)
      |vpiParent:
      \_port: (clr), line:62:24, endln:62:27
      |vpiFullName:work@fifo4.clr
      |vpiActual:
      \_logic_typespec: , line:67:8, endln:67:8
  |vpiPort:
  \_port: (din), line:62:30, endln:62:33
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiName:din
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fifo4.din.din), line:62:30, endln:62:33
      |vpiParent:
      \_port: (din), line:62:30, endln:62:33
      |vpiName:din
      |vpiFullName:work@fifo4.din.din
      |vpiActual:
      \_logic_net: (work@fifo4.din), line:62:30, endln:62:33
    |vpiTypedef:
    \_ref_typespec: (work@fifo4.din)
      |vpiParent:
      \_port: (din), line:62:30, endln:62:33
      |vpiFullName:work@fifo4.din
      |vpiActual:
      \_logic_typespec: , line:68:9, endln:68:15
  |vpiPort:
  \_port: (we), line:62:35, endln:62:37
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiName:we
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fifo4.we.we), line:62:35, endln:62:37
      |vpiParent:
      \_port: (we), line:62:35, endln:62:37
      |vpiName:we
      |vpiFullName:work@fifo4.we.we
      |vpiActual:
      \_logic_net: (work@fifo4.we), line:62:35, endln:62:37
    |vpiTypedef:
    \_ref_typespec: (work@fifo4.we)
      |vpiParent:
      \_port: (we), line:62:35, endln:62:37
      |vpiFullName:work@fifo4.we
      |vpiActual:
      \_logic_typespec: , line:69:8, endln:69:8
  |vpiPort:
  \_port: (dout), line:62:39, endln:62:43
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiName:dout
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@fifo4.dout.dout), line:62:39, endln:62:43
      |vpiParent:
      \_port: (dout), line:62:39, endln:62:43
      |vpiName:dout
      |vpiFullName:work@fifo4.dout.dout
      |vpiActual:
      \_logic_net: (work@fifo4.dout), line:62:39, endln:62:43
    |vpiTypedef:
    \_ref_typespec: (work@fifo4.dout)
      |vpiParent:
      \_port: (dout), line:62:39, endln:62:43
      |vpiFullName:work@fifo4.dout
      |vpiActual:
      \_logic_typespec: , line:70:9, endln:70:15
  |vpiPort:
  \_port: (re), line:62:45, endln:62:47
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiName:re
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fifo4.re.re), line:62:45, endln:62:47
      |vpiParent:
      \_port: (re), line:62:45, endln:62:47
      |vpiName:re
      |vpiFullName:work@fifo4.re.re
      |vpiActual:
      \_logic_net: (work@fifo4.re), line:62:45, endln:62:47
    |vpiTypedef:
    \_ref_typespec: (work@fifo4.re)
      |vpiParent:
      \_port: (re), line:62:45, endln:62:47
      |vpiFullName:work@fifo4.re
      |vpiActual:
      \_logic_typespec: , line:71:8, endln:71:8
  |vpiPort:
  \_port: (full), line:62:49, endln:62:53
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiName:full
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@fifo4.full), line:62:49, endln:62:53
      |vpiParent:
      \_port: (full), line:62:49, endln:62:53
      |vpiFullName:work@fifo4.full
      |vpiActual:
      \_logic_net: (work@fifo4.full), line:86:7, endln:86:11
    |vpiTypedef:
    \_ref_typespec: (work@fifo4.full)
      |vpiParent:
      \_port: (full), line:62:49, endln:62:53
      |vpiFullName:work@fifo4.full
      |vpiActual:
      \_logic_typespec: , line:72:9, endln:72:9
  |vpiPort:
  \_port: (empty), line:62:55, endln:62:60
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiName:empty
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@fifo4.empty), line:62:55, endln:62:60
      |vpiParent:
      \_port: (empty), line:62:55, endln:62:60
      |vpiFullName:work@fifo4.empty
      |vpiActual:
      \_logic_net: (work@fifo4.empty), line:86:13, endln:86:18
    |vpiTypedef:
    \_ref_typespec: (work@fifo4.empty)
      |vpiParent:
      \_port: (empty), line:62:55, endln:62:60
      |vpiFullName:work@fifo4.empty
      |vpiActual:
      \_logic_typespec: , line:72:9, endln:72:9
  |vpiProcess:
  \_always: , line:94:1, endln:99:32
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiStmt:
    \_event_control: , line:94:8, endln:94:37
      |vpiParent:
      \_always: , line:94:1, endln:99:32
      |vpiCondition:
      \_operation: , line:94:10, endln:94:36
        |vpiParent:
        \_event_control: , line:94:8, endln:94:37
        |vpiOpType:35
        |vpiOperand:
        \_operation: , line:94:10, endln:94:21
          |vpiParent:
          \_operation: , line:94:10, endln:94:36
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@fifo4.clk), line:94:18, endln:94:21
            |vpiParent:
            \_operation: , line:94:10, endln:94:21
            |vpiName:clk
            |vpiFullName:work@fifo4.clk
            |vpiActual:
            \_logic_net: (work@fifo4.clk), line:62:14, endln:62:17
        |vpiOperand:
        \_operation: , line:94:25, endln:94:36
          |vpiParent:
          \_operation: , line:94:10, endln:94:36
          |vpiOpType:40
          |vpiOperand:
          \_ref_obj: (work@fifo4.rst), line:94:33, endln:94:36
            |vpiParent:
            \_operation: , line:94:25, endln:94:36
            |vpiName:rst
            |vpiFullName:work@fifo4.rst
            |vpiActual:
            \_logic_net: (work@fifo4.rst), line:62:19, endln:62:22
      |vpiStmt:
      \_if_else: , line:95:9, endln:99:32
        |vpiParent:
        \_event_control: , line:94:8, endln:94:37
        |vpiCondition:
        \_operation: , line:95:12, endln:95:16
          |vpiParent:
          \_event_control: , line:94:8, endln:94:37
          |vpiOpType:3
          |vpiOperand:
          \_ref_obj: (work@fifo4.rst), line:95:13, endln:95:16
            |vpiParent:
            \_operation: , line:95:12, endln:95:16
            |vpiName:rst
            |vpiFullName:work@fifo4.rst
            |vpiActual:
            \_logic_net: (work@fifo4.rst), line:62:19, endln:62:22
        |vpiStmt:
        \_assignment: , line:95:18, endln:95:31
          |vpiParent:
          \_if_else: , line:95:9, endln:99:32
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:95:27, endln:95:31
            |vpiDecompile:2'h0
            |vpiSize:2
            |HEX:0
            |vpiConstType:5
          |vpiLhs:
          \_ref_obj: (work@fifo4.wp), line:95:18, endln:95:20
            |vpiParent:
            \_assignment: , line:95:18, endln:95:31
            |vpiName:wp
            |vpiFullName:work@fifo4.wp
            |vpiActual:
            \_logic_net: (work@fifo4.wp), line:81:17, endln:81:19
          |vpiDelayControl:
          \_delay_control: , line:95:24, endln:95:26
            |vpiParent:
            \_assignment: , line:95:18, endln:95:31
            |#1
        |vpiElseStmt:
        \_if_else: , line:97:9, endln:99:32
          |vpiParent:
          \_if_else: , line:95:9, endln:99:32
          |vpiCondition:
          \_ref_obj: (work@fifo4.clr), line:97:12, endln:97:15
            |vpiParent:
            \_if_else: , line:95:9, endln:99:32
            |vpiName:clr
            |vpiFullName:work@fifo4.clr
            |vpiActual:
            \_logic_net: (work@fifo4.clr), line:62:24, endln:62:27
          |vpiStmt:
          \_assignment: , line:97:18, endln:97:31
            |vpiParent:
            \_if_else: , line:97:9, endln:99:32
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:97:27, endln:97:31
              |vpiDecompile:2'h0
              |vpiSize:2
              |HEX:0
              |vpiConstType:5
            |vpiLhs:
            \_ref_obj: (work@fifo4.wp), line:97:18, endln:97:20
              |vpiParent:
              \_assignment: , line:97:18, endln:97:31
              |vpiName:wp
              |vpiFullName:work@fifo4.wp
              |vpiActual:
              \_logic_net: (work@fifo4.wp), line:81:17, endln:81:19
            |vpiDelayControl:
            \_delay_control: , line:97:24, endln:97:26
              |vpiParent:
              \_assignment: , line:97:18, endln:97:31
              |#1
          |vpiElseStmt:
          \_if_stmt: , line:99:9, endln:99:32
            |vpiParent:
            \_if_else: , line:97:9, endln:99:32
            |vpiCondition:
            \_ref_obj: (work@fifo4.we), line:99:12, endln:99:14
              |vpiParent:
              \_if_else: , line:97:9, endln:99:32
              |vpiName:we
              |vpiFullName:work@fifo4.we
              |vpiActual:
              \_logic_net: (work@fifo4.we), line:62:35, endln:62:37
            |vpiStmt:
            \_assignment: , line:99:17, endln:99:31
              |vpiParent:
              \_if_stmt: , line:99:9, endln:99:32
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@fifo4.wp_p1), line:99:26, endln:99:31
                |vpiParent:
                \_assignment: , line:99:17, endln:99:31
                |vpiName:wp_p1
                |vpiFullName:work@fifo4.wp_p1
                |vpiActual:
                \_logic_net: (work@fifo4.wp_p1), line:83:17, endln:83:22
              |vpiLhs:
              \_ref_obj: (work@fifo4.wp), line:99:17, endln:99:19
                |vpiParent:
                \_assignment: , line:99:17, endln:99:31
                |vpiName:wp
                |vpiFullName:work@fifo4.wp
                |vpiActual:
                \_logic_net: (work@fifo4.wp), line:81:17, endln:81:19
              |vpiDelayControl:
              \_delay_control: , line:99:23, endln:99:25
                |vpiParent:
                \_assignment: , line:99:17, endln:99:31
                |#1
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:104:1, endln:109:32
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiStmt:
    \_event_control: , line:104:8, endln:104:37
      |vpiParent:
      \_always: , line:104:1, endln:109:32
      |vpiCondition:
      \_operation: , line:104:10, endln:104:36
        |vpiParent:
        \_event_control: , line:104:8, endln:104:37
        |vpiOpType:35
        |vpiOperand:
        \_operation: , line:104:10, endln:104:21
          |vpiParent:
          \_operation: , line:104:10, endln:104:36
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@fifo4.clk), line:104:18, endln:104:21
            |vpiParent:
            \_operation: , line:104:10, endln:104:21
            |vpiName:clk
            |vpiFullName:work@fifo4.clk
            |vpiActual:
            \_logic_net: (work@fifo4.clk), line:62:14, endln:62:17
        |vpiOperand:
        \_operation: , line:104:25, endln:104:36
          |vpiParent:
          \_operation: , line:104:10, endln:104:36
          |vpiOpType:40
          |vpiOperand:
          \_ref_obj: (work@fifo4.rst), line:104:33, endln:104:36
            |vpiParent:
            \_operation: , line:104:25, endln:104:36
            |vpiName:rst
            |vpiFullName:work@fifo4.rst
            |vpiActual:
            \_logic_net: (work@fifo4.rst), line:62:19, endln:62:22
      |vpiStmt:
      \_if_else: , line:105:9, endln:109:32
        |vpiParent:
        \_event_control: , line:104:8, endln:104:37
        |vpiCondition:
        \_operation: , line:105:12, endln:105:16
          |vpiParent:
          \_event_control: , line:104:8, endln:104:37
          |vpiOpType:3
          |vpiOperand:
          \_ref_obj: (work@fifo4.rst), line:105:13, endln:105:16
            |vpiParent:
            \_operation: , line:105:12, endln:105:16
            |vpiName:rst
            |vpiFullName:work@fifo4.rst
            |vpiActual:
            \_logic_net: (work@fifo4.rst), line:62:19, endln:62:22
        |vpiStmt:
        \_assignment: , line:105:18, endln:105:31
          |vpiParent:
          \_if_else: , line:105:9, endln:109:32
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:105:27, endln:105:31
            |vpiDecompile:2'h0
            |vpiSize:2
            |HEX:0
            |vpiConstType:5
          |vpiLhs:
          \_ref_obj: (work@fifo4.rp), line:105:18, endln:105:20
            |vpiParent:
            \_assignment: , line:105:18, endln:105:31
            |vpiName:rp
            |vpiFullName:work@fifo4.rp
            |vpiActual:
            \_logic_net: (work@fifo4.rp), line:82:17, endln:82:19
          |vpiDelayControl:
          \_delay_control: , line:105:24, endln:105:26
            |vpiParent:
            \_assignment: , line:105:18, endln:105:31
            |#1
        |vpiElseStmt:
        \_if_else: , line:107:9, endln:109:32
          |vpiParent:
          \_if_else: , line:105:9, endln:109:32
          |vpiCondition:
          \_ref_obj: (work@fifo4.clr), line:107:12, endln:107:15
            |vpiParent:
            \_if_else: , line:105:9, endln:109:32
            |vpiName:clr
            |vpiFullName:work@fifo4.clr
            |vpiActual:
            \_logic_net: (work@fifo4.clr), line:62:24, endln:62:27
          |vpiStmt:
          \_assignment: , line:107:18, endln:107:31
            |vpiParent:
            \_if_else: , line:107:9, endln:109:32
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:107:27, endln:107:31
              |vpiDecompile:2'h0
              |vpiSize:2
              |HEX:0
              |vpiConstType:5
            |vpiLhs:
            \_ref_obj: (work@fifo4.rp), line:107:18, endln:107:20
              |vpiParent:
              \_assignment: , line:107:18, endln:107:31
              |vpiName:rp
              |vpiFullName:work@fifo4.rp
              |vpiActual:
              \_logic_net: (work@fifo4.rp), line:82:17, endln:82:19
            |vpiDelayControl:
            \_delay_control: , line:107:24, endln:107:26
              |vpiParent:
              \_assignment: , line:107:18, endln:107:31
              |#1
          |vpiElseStmt:
          \_if_stmt: , line:109:9, endln:109:32
            |vpiParent:
            \_if_else: , line:107:9, endln:109:32
            |vpiCondition:
            \_ref_obj: (work@fifo4.re), line:109:12, endln:109:14
              |vpiParent:
              \_if_else: , line:107:9, endln:109:32
              |vpiName:re
              |vpiFullName:work@fifo4.re
              |vpiActual:
              \_logic_net: (work@fifo4.re), line:62:45, endln:62:47
            |vpiStmt:
            \_assignment: , line:109:17, endln:109:31
              |vpiParent:
              \_if_stmt: , line:109:9, endln:109:32
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@fifo4.rp_p1), line:109:26, endln:109:31
                |vpiParent:
                \_assignment: , line:109:17, endln:109:31
                |vpiName:rp_p1
                |vpiFullName:work@fifo4.rp_p1
                |vpiActual:
                \_logic_net: (work@fifo4.rp_p1), line:85:17, endln:85:22
              |vpiLhs:
              \_ref_obj: (work@fifo4.rp), line:109:17, endln:109:19
                |vpiParent:
                \_assignment: , line:109:17, endln:109:31
                |vpiName:rp
                |vpiFullName:work@fifo4.rp
                |vpiActual:
                \_logic_net: (work@fifo4.rp), line:82:17, endln:82:19
              |vpiDelayControl:
              \_delay_control: , line:109:23, endln:109:25
                |vpiParent:
                \_assignment: , line:109:17, endln:109:31
                |#1
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:117:1, endln:118:36
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiStmt:
    \_event_control: , line:117:8, endln:117:22
      |vpiParent:
      \_always: , line:117:1, endln:118:36
      |vpiCondition:
      \_operation: , line:117:10, endln:117:21
        |vpiParent:
        \_event_control: , line:117:8, endln:117:22
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@fifo4.clk), line:117:18, endln:117:21
          |vpiParent:
          \_operation: , line:117:10, endln:117:21
          |vpiName:clk
          |vpiFullName:work@fifo4.clk
          |vpiActual:
          \_logic_net: (work@fifo4.clk), line:62:14, endln:62:17
      |vpiStmt:
      \_if_stmt: , line:118:9, endln:118:36
        |vpiParent:
        \_event_control: , line:117:8, endln:117:22
        |vpiCondition:
        \_ref_obj: (work@fifo4.we), line:118:12, endln:118:14
          |vpiParent:
          \_event_control: , line:117:8, endln:117:22
          |vpiName:we
          |vpiFullName:work@fifo4.we
          |vpiActual:
          \_logic_net: (work@fifo4.we), line:62:35, endln:62:37
        |vpiStmt:
        \_assignment: , line:118:16, endln:118:35
          |vpiParent:
          \_if_stmt: , line:118:9, endln:118:36
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@fifo4.din), line:118:32, endln:118:35
            |vpiParent:
            \_assignment: , line:118:16, endln:118:35
            |vpiName:din
            |vpiFullName:work@fifo4.din
            |vpiActual:
            \_logic_net: (work@fifo4.din), line:62:30, endln:62:33
          |vpiLhs:
          \_bit_select: (work@fifo4.mem), line:118:16, endln:118:25
            |vpiParent:
            \_assignment: , line:118:16, endln:118:35
            |vpiName:mem
            |vpiFullName:work@fifo4.mem
            |vpiIndex:
            \_ref_obj: (work@fifo4.wp), line:118:21, endln:118:23
              |vpiParent:
              \_bit_select: (work@fifo4.mem), line:118:16, endln:118:25
              |vpiName:wp
              |vpiFullName:work@fifo4.wp
              |vpiActual:
              \_logic_net: (work@fifo4.wp), line:81:17, endln:81:19
          |vpiDelayControl:
          \_delay_control: , line:118:29, endln:118:31
            |vpiParent:
            \_assignment: , line:118:16, endln:118:35
            |#1
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:125:1, endln:132:26
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiStmt:
    \_event_control: , line:125:8, endln:125:22
      |vpiParent:
      \_always: , line:125:1, endln:132:26
      |vpiCondition:
      \_operation: , line:125:10, endln:125:21
        |vpiParent:
        \_event_control: , line:125:8, endln:125:22
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@fifo4.clk), line:125:18, endln:125:21
          |vpiParent:
          \_operation: , line:125:10, endln:125:21
          |vpiName:clk
          |vpiFullName:work@fifo4.clk
          |vpiActual:
          \_logic_net: (work@fifo4.clk), line:62:14, endln:62:17
      |vpiStmt:
      \_if_else: , line:126:2, endln:132:26
        |vpiParent:
        \_event_control: , line:125:8, endln:125:22
        |vpiCondition:
        \_operation: , line:126:5, endln:126:9
          |vpiParent:
          \_event_control: , line:125:8, endln:125:22
          |vpiOpType:3
          |vpiOperand:
          \_ref_obj: (work@fifo4.rst), line:126:6, endln:126:9
            |vpiParent:
            \_operation: , line:126:5, endln:126:9
            |vpiName:rst
            |vpiFullName:work@fifo4.rst
            |vpiActual:
            \_logic_net: (work@fifo4.rst), line:62:19, endln:62:22
        |vpiStmt:
        \_assignment: , line:126:13, endln:126:26
          |vpiParent:
          \_if_else: , line:126:2, endln:132:26
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:126:22, endln:126:26
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@fifo4.gb), line:126:13, endln:126:15
            |vpiParent:
            \_assignment: , line:126:13, endln:126:26
            |vpiName:gb
            |vpiFullName:work@fifo4.gb
            |vpiActual:
            \_logic_net: (work@fifo4.gb), line:87:6, endln:87:8
          |vpiDelayControl:
          \_delay_control: , line:126:19, endln:126:21
            |vpiParent:
            \_assignment: , line:126:13, endln:126:26
            |#1
        |vpiElseStmt:
        \_if_else: , line:128:2, endln:132:26
          |vpiParent:
          \_if_else: , line:126:2, endln:132:26
          |vpiCondition:
          \_ref_obj: (work@fifo4.clr), line:128:5, endln:128:8
            |vpiParent:
            \_if_else: , line:126:2, endln:132:26
            |vpiName:clr
            |vpiFullName:work@fifo4.clr
            |vpiActual:
            \_logic_net: (work@fifo4.clr), line:62:24, endln:62:27
          |vpiStmt:
          \_assignment: , line:128:13, endln:128:26
            |vpiParent:
            \_if_else: , line:128:2, endln:132:26
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:128:22, endln:128:26
              |vpiDecompile:1'b0
              |vpiSize:1
              |BIN:0
              |vpiConstType:3
            |vpiLhs:
            \_ref_obj: (work@fifo4.gb), line:128:13, endln:128:15
              |vpiParent:
              \_assignment: , line:128:13, endln:128:26
              |vpiName:gb
              |vpiFullName:work@fifo4.gb
              |vpiActual:
              \_logic_net: (work@fifo4.gb), line:87:6, endln:87:8
            |vpiDelayControl:
            \_delay_control: , line:128:19, endln:128:21
              |vpiParent:
              \_assignment: , line:128:13, endln:128:26
              |#1
          |vpiElseStmt:
          \_if_else: , line:130:2, endln:132:26
            |vpiParent:
            \_if_else: , line:128:2, endln:132:26
            |vpiCondition:
            \_operation: , line:130:5, endln:130:23
              |vpiParent:
              \_if_else: , line:128:2, endln:132:26
              |vpiOpType:28
              |vpiOperand:
              \_operation: , line:130:6, endln:130:17
                |vpiParent:
                \_operation: , line:130:5, endln:130:23
                |vpiOpType:14
                |vpiOperand:
                \_ref_obj: (work@fifo4.wp_p1), line:130:6, endln:130:11
                  |vpiParent:
                  \_operation: , line:130:6, endln:130:17
                  |vpiName:wp_p1
                  |vpiFullName:work@fifo4.wp_p1
                  |vpiActual:
                  \_logic_net: (work@fifo4.wp_p1), line:83:17, endln:83:22
                |vpiOperand:
                \_ref_obj: (work@fifo4.rp), line:130:15, endln:130:17
                  |vpiParent:
                  \_operation: , line:130:6, endln:130:17
                  |vpiName:rp
                  |vpiFullName:work@fifo4.rp
                  |vpiActual:
                  \_logic_net: (work@fifo4.rp), line:82:17, endln:82:19
              |vpiOperand:
              \_ref_obj: (work@fifo4.we), line:130:21, endln:130:23
                |vpiParent:
                \_operation: , line:130:5, endln:130:23
                |vpiName:we
                |vpiFullName:work@fifo4.we
                |vpiActual:
                \_logic_net: (work@fifo4.we), line:62:35, endln:62:37
            |vpiStmt:
            \_assignment: , line:130:26, endln:130:39
              |vpiParent:
              \_if_else: , line:130:2, endln:132:26
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:130:35, endln:130:39
                |vpiDecompile:1'b1
                |vpiSize:1
                |BIN:1
                |vpiConstType:3
              |vpiLhs:
              \_ref_obj: (work@fifo4.gb), line:130:26, endln:130:28
                |vpiParent:
                \_assignment: , line:130:26, endln:130:39
                |vpiName:gb
                |vpiFullName:work@fifo4.gb
                |vpiActual:
                \_logic_net: (work@fifo4.gb), line:87:6, endln:87:8
              |vpiDelayControl:
              \_delay_control: , line:130:32, endln:130:34
                |vpiParent:
                \_assignment: , line:130:26, endln:130:39
                |#1
            |vpiElseStmt:
            \_if_stmt: , line:132:2, endln:132:26
              |vpiParent:
              \_if_else: , line:130:2, endln:132:26
              |vpiCondition:
              \_ref_obj: (work@fifo4.re), line:132:5, endln:132:7
                |vpiParent:
                \_if_else: , line:130:2, endln:132:26
                |vpiName:re
                |vpiFullName:work@fifo4.re
                |vpiActual:
                \_logic_net: (work@fifo4.re), line:62:45, endln:62:47
              |vpiStmt:
              \_assignment: , line:132:12, endln:132:25
                |vpiParent:
                \_if_stmt: , line:132:2, endln:132:26
                |vpiOpType:82
                |vpiRhs:
                \_constant: , line:132:21, endln:132:25
                  |vpiDecompile:1'b0
                  |vpiSize:1
                  |BIN:0
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@fifo4.gb), line:132:12, endln:132:14
                  |vpiParent:
                  \_assignment: , line:132:12, endln:132:25
                  |vpiName:gb
                  |vpiFullName:work@fifo4.gb
                  |vpiActual:
                  \_logic_net: (work@fifo4.gb), line:87:6, endln:87:8
                |vpiDelayControl:
                \_delay_control: , line:132:18, endln:132:20
                  |vpiParent:
                  \_assignment: , line:132:12, endln:132:25
                  |#1
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:101:8, endln:101:25
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiRhs:
    \_operation: , line:101:16, endln:101:25
      |vpiParent:
      \_cont_assign: , line:101:8, endln:101:25
      |vpiOpType:24
      |vpiOperand:
      \_ref_obj: (work@fifo4.wp), line:101:16, endln:101:18
        |vpiParent:
        \_operation: , line:101:16, endln:101:25
        |vpiName:wp
        |vpiFullName:work@fifo4.wp
        |vpiActual:
        \_logic_net: (work@fifo4.wp), line:81:17, endln:81:19
      |vpiOperand:
      \_constant: , line:101:21, endln:101:25
        |vpiParent:
        \_operation: , line:101:16, endln:101:25
        |vpiDecompile:2'h1
        |vpiSize:2
        |HEX:1
        |vpiConstType:5
    |vpiLhs:
    \_ref_obj: (work@fifo4.wp_p1), line:101:8, endln:101:13
      |vpiParent:
      \_cont_assign: , line:101:8, endln:101:25
      |vpiName:wp_p1
      |vpiFullName:work@fifo4.wp_p1
      |vpiActual:
      \_logic_net: (work@fifo4.wp_p1), line:83:17, endln:83:22
  |vpiContAssign:
  \_cont_assign: , line:102:8, endln:102:25
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiRhs:
    \_operation: , line:102:16, endln:102:25
      |vpiParent:
      \_cont_assign: , line:102:8, endln:102:25
      |vpiOpType:24
      |vpiOperand:
      \_ref_obj: (work@fifo4.wp), line:102:16, endln:102:18
        |vpiParent:
        \_operation: , line:102:16, endln:102:25
        |vpiName:wp
        |vpiFullName:work@fifo4.wp
        |vpiActual:
        \_logic_net: (work@fifo4.wp), line:81:17, endln:81:19
      |vpiOperand:
      \_constant: , line:102:21, endln:102:25
        |vpiParent:
        \_operation: , line:102:16, endln:102:25
        |vpiDecompile:2'h2
        |vpiSize:2
        |HEX:2
        |vpiConstType:5
    |vpiLhs:
    \_ref_obj: (work@fifo4.wp_p2), line:102:8, endln:102:13
      |vpiParent:
      \_cont_assign: , line:102:8, endln:102:25
      |vpiName:wp_p2
      |vpiFullName:work@fifo4.wp_p2
      |vpiActual:
      \_logic_net: (work@fifo4.wp_p2), line:84:17, endln:84:22
  |vpiContAssign:
  \_cont_assign: , line:111:8, endln:111:25
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiRhs:
    \_operation: , line:111:16, endln:111:25
      |vpiParent:
      \_cont_assign: , line:111:8, endln:111:25
      |vpiOpType:24
      |vpiOperand:
      \_ref_obj: (work@fifo4.rp), line:111:16, endln:111:18
        |vpiParent:
        \_operation: , line:111:16, endln:111:25
        |vpiName:rp
        |vpiFullName:work@fifo4.rp
        |vpiActual:
        \_logic_net: (work@fifo4.rp), line:82:17, endln:82:19
      |vpiOperand:
      \_constant: , line:111:21, endln:111:25
        |vpiParent:
        \_operation: , line:111:16, endln:111:25
        |vpiDecompile:2'h1
        |vpiSize:2
        |HEX:1
        |vpiConstType:5
    |vpiLhs:
    \_ref_obj: (work@fifo4.rp_p1), line:111:8, endln:111:13
      |vpiParent:
      \_cont_assign: , line:111:8, endln:111:25
      |vpiName:rp_p1
      |vpiFullName:work@fifo4.rp_p1
      |vpiActual:
      \_logic_net: (work@fifo4.rp_p1), line:85:17, endln:85:22
  |vpiContAssign:
  \_cont_assign: , line:114:9, endln:114:25
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiRhs:
    \_bit_select: (work@fifo4.mem), line:114:21, endln:114:23
      |vpiParent:
      \_cont_assign: , line:114:9, endln:114:25
      |vpiName:mem
      |vpiFullName:work@fifo4.mem
      |vpiIndex:
      \_ref_obj: (work@fifo4.rp), line:114:21, endln:114:23
        |vpiParent:
        \_bit_select: (work@fifo4.mem), line:114:21, endln:114:23
        |vpiName:rp
        |vpiFullName:work@fifo4.rp
        |vpiActual:
        \_logic_net: (work@fifo4.rp), line:82:17, endln:82:19
    |vpiLhs:
    \_ref_obj: (work@fifo4.dout), line:114:9, endln:114:13
      |vpiParent:
      \_cont_assign: , line:114:9, endln:114:25
      |vpiName:dout
      |vpiFullName:work@fifo4.dout
      |vpiActual:
      \_logic_net: (work@fifo4.dout), line:62:39, endln:62:43
  |vpiContAssign:
  \_cont_assign: , line:121:8, endln:121:32
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiRhs:
    \_operation: , line:121:16, endln:121:32
      |vpiParent:
      \_cont_assign: , line:121:8, endln:121:32
      |vpiOpType:28
      |vpiOperand:
      \_operation: , line:121:17, endln:121:25
        |vpiParent:
        \_operation: , line:121:16, endln:121:32
        |vpiOpType:14
        |vpiOperand:
        \_ref_obj: (work@fifo4.wp), line:121:17, endln:121:19
          |vpiParent:
          \_operation: , line:121:17, endln:121:25
          |vpiName:wp
          |vpiFullName:work@fifo4.wp
          |vpiActual:
          \_logic_net: (work@fifo4.wp), line:81:17, endln:81:19
        |vpiOperand:
        \_ref_obj: (work@fifo4.rp), line:121:23, endln:121:25
          |vpiParent:
          \_operation: , line:121:17, endln:121:25
          |vpiName:rp
          |vpiFullName:work@fifo4.rp
          |vpiActual:
          \_logic_net: (work@fifo4.rp), line:82:17, endln:82:19
      |vpiOperand:
      \_operation: , line:121:29, endln:121:32
        |vpiParent:
        \_operation: , line:121:16, endln:121:32
        |vpiOpType:3
        |vpiOperand:
        \_ref_obj: (work@fifo4.gb), line:121:30, endln:121:32
          |vpiParent:
          \_operation: , line:121:29, endln:121:32
          |vpiName:gb
          |vpiFullName:work@fifo4.gb
          |vpiActual:
          \_logic_net: (work@fifo4.gb), line:87:6, endln:87:8
    |vpiLhs:
    \_ref_obj: (work@fifo4.empty), line:121:8, endln:121:13
      |vpiParent:
      \_cont_assign: , line:121:8, endln:121:32
      |vpiName:empty
      |vpiFullName:work@fifo4.empty
      |vpiActual:
      \_logic_net: (work@fifo4.empty), line:86:13, endln:86:18
  |vpiContAssign:
  \_cont_assign: , line:122:8, endln:122:32
    |vpiParent:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiRhs:
    \_operation: , line:122:16, endln:122:32
      |vpiParent:
      \_cont_assign: , line:122:8, endln:122:32
      |vpiOpType:28
      |vpiOperand:
      \_operation: , line:122:17, endln:122:25
        |vpiParent:
        \_operation: , line:122:16, endln:122:32
        |vpiOpType:14
        |vpiOperand:
        \_ref_obj: (work@fifo4.wp), line:122:17, endln:122:19
          |vpiParent:
          \_operation: , line:122:17, endln:122:25
          |vpiName:wp
          |vpiFullName:work@fifo4.wp
          |vpiActual:
          \_logic_net: (work@fifo4.wp), line:81:17, endln:81:19
        |vpiOperand:
        \_ref_obj: (work@fifo4.rp), line:122:23, endln:122:25
          |vpiParent:
          \_operation: , line:122:17, endln:122:25
          |vpiName:rp
          |vpiFullName:work@fifo4.rp
          |vpiActual:
          \_logic_net: (work@fifo4.rp), line:82:17, endln:82:19
      |vpiOperand:
      \_ref_obj: (work@fifo4.gb), line:122:30, endln:122:32
        |vpiParent:
        \_operation: , line:122:16, endln:122:32
        |vpiName:gb
        |vpiFullName:work@fifo4.gb
        |vpiActual:
        \_logic_net: (work@fifo4.gb), line:87:6, endln:87:8
    |vpiLhs:
    \_ref_obj: (work@fifo4.full), line:122:8, endln:122:12
      |vpiParent:
      \_cont_assign: , line:122:8, endln:122:32
      |vpiName:full
      |vpiFullName:work@fifo4.full
      |vpiActual:
      \_logic_net: (work@fifo4.full), line:86:7, endln:86:11
|uhdmallModules:
\_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@simple_spi_top
  |vpiDefName:work@simple_spi_top
  |vpiNet:
  \_logic_net: (work@simple_spi_top.clk_i), line:79:21, endln:79:26
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiName:clk_i
    |vpiFullName:work@simple_spi_top.clk_i
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.rst_i), line:80:21, endln:80:26
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiName:rst_i
    |vpiFullName:work@simple_spi_top.rst_i
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.cyc_i), line:81:21, endln:81:26
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiName:cyc_i
    |vpiFullName:work@simple_spi_top.cyc_i
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.stb_i), line:82:21, endln:82:26
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiName:stb_i
    |vpiFullName:work@simple_spi_top.stb_i
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.adr_i), line:83:21, endln:83:26
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiName:adr_i
    |vpiFullName:work@simple_spi_top.adr_i
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.we_i), line:84:21, endln:84:25
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiName:we_i
    |vpiFullName:work@simple_spi_top.we_i
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.dat_i), line:85:21, endln:85:26
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiName:dat_i
    |vpiFullName:work@simple_spi_top.dat_i
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.dat_o), line:86:21, endln:86:26
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiName:dat_o
    |vpiFullName:work@simple_spi_top.dat_o
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@simple_spi_top.ack_o), line:87:21, endln:87:26
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiName:ack_o
    |vpiFullName:work@simple_spi_top.ack_o
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@simple_spi_top.inta_o), line:88:21, endln:88:27
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiName:inta_o
    |vpiFullName:work@simple_spi_top.inta_o
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@simple_spi_top.sck_o), line:91:21, endln:91:26
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiName:sck_o
    |vpiFullName:work@simple_spi_top.sck_o
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@simple_spi_top.mosi_o), line:92:21, endln:92:27
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiName:mosi_o
    |vpiFullName:work@simple_spi_top.mosi_o
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.miso_i), line:93:21, endln:93:27
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiName:miso_i
    |vpiFullName:work@simple_spi_top.miso_i
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.spcr), line:99:14, endln:99:18
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.spcr)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.spcr), line:99:14, endln:99:18
      |vpiFullName:work@simple_spi_top.spcr
      |vpiActual:
      \_logic_typespec: , line:99:3, endln:99:13
    |vpiName:spcr
    |vpiFullName:work@simple_spi_top.spcr
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@simple_spi_top.spsr), line:100:14, endln:100:18
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.spsr)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.spsr), line:100:14, endln:100:18
      |vpiFullName:work@simple_spi_top.spsr
      |vpiActual:
      \_logic_typespec: , line:100:3, endln:100:13
    |vpiName:spsr
    |vpiFullName:work@simple_spi_top.spsr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.sper), line:101:14, endln:101:18
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.sper)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.sper), line:101:14, endln:101:18
      |vpiFullName:work@simple_spi_top.sper
      |vpiActual:
      \_logic_typespec: , line:101:3, endln:101:13
    |vpiName:sper
    |vpiFullName:work@simple_spi_top.sper
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@simple_spi_top.treg), line:102:14, endln:102:18
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.treg)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.treg), line:102:14, endln:102:18
      |vpiFullName:work@simple_spi_top.treg
      |vpiActual:
      \_logic_typespec: , line:102:3, endln:102:13
    |vpiName:treg
    |vpiFullName:work@simple_spi_top.treg
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@simple_spi_top.rreg), line:102:20, endln:102:24
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.rreg)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.rreg), line:102:20, endln:102:24
      |vpiFullName:work@simple_spi_top.rreg
      |vpiActual:
      \_logic_typespec: , line:102:3, endln:102:13
    |vpiName:rreg
    |vpiFullName:work@simple_spi_top.rreg
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@simple_spi_top.rfdout), line:105:14, endln:105:20
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.rfdout)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.rfdout), line:105:14, endln:105:20
      |vpiFullName:work@simple_spi_top.rfdout
      |vpiActual:
      \_logic_typespec: , line:105:3, endln:105:13
    |vpiName:rfdout
    |vpiFullName:work@simple_spi_top.rfdout
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.wfre), line:106:14, endln:106:18
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.wfre)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.wfre), line:106:14, endln:106:18
      |vpiFullName:work@simple_spi_top.wfre
      |vpiActual:
      \_logic_typespec: , line:106:3, endln:106:6
    |vpiName:wfre
    |vpiFullName:work@simple_spi_top.wfre
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@simple_spi_top.rfwe), line:106:20, endln:106:24
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.rfwe)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.rfwe), line:106:20, endln:106:24
      |vpiFullName:work@simple_spi_top.rfwe
      |vpiActual:
      \_logic_typespec: , line:106:3, endln:106:6
    |vpiName:rfwe
    |vpiFullName:work@simple_spi_top.rfwe
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@simple_spi_top.rfre), line:107:14, endln:107:18
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.rfre)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.rfre), line:107:14, endln:107:18
      |vpiFullName:work@simple_spi_top.rfre
      |vpiActual:
      \_logic_typespec: , line:107:3, endln:107:7
    |vpiName:rfre
    |vpiFullName:work@simple_spi_top.rfre
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.rffull), line:107:20, endln:107:26
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.rffull)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.rffull), line:107:20, endln:107:26
      |vpiFullName:work@simple_spi_top.rffull
      |vpiActual:
      \_logic_typespec: , line:107:3, endln:107:7
    |vpiName:rffull
    |vpiFullName:work@simple_spi_top.rffull
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.rfempty), line:107:28, endln:107:35
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.rfempty)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.rfempty), line:107:28, endln:107:35
      |vpiFullName:work@simple_spi_top.rfempty
      |vpiActual:
      \_logic_typespec: , line:107:3, endln:107:7
    |vpiName:rfempty
    |vpiFullName:work@simple_spi_top.rfempty
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.wfdout), line:108:14, endln:108:20
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.wfdout)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.wfdout), line:108:14, endln:108:20
      |vpiFullName:work@simple_spi_top.wfdout
      |vpiActual:
      \_logic_typespec: , line:108:3, endln:108:13
    |vpiName:wfdout
    |vpiFullName:work@simple_spi_top.wfdout
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.wfwe), line:109:14, endln:109:18
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.wfwe)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.wfwe), line:109:14, endln:109:18
      |vpiFullName:work@simple_spi_top.wfwe
      |vpiActual:
      \_logic_typespec: , line:109:3, endln:109:7
    |vpiName:wfwe
    |vpiFullName:work@simple_spi_top.wfwe
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.wffull), line:109:20, endln:109:26
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.wffull)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.wffull), line:109:20, endln:109:26
      |vpiFullName:work@simple_spi_top.wffull
      |vpiActual:
      \_logic_typespec: , line:109:3, endln:109:7
    |vpiName:wffull
    |vpiFullName:work@simple_spi_top.wffull
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.wfempty), line:109:28, endln:109:35
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.wfempty)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.wfempty), line:109:28, endln:109:35
      |vpiFullName:work@simple_spi_top.wfempty
      |vpiActual:
      \_logic_typespec: , line:109:3, endln:109:7
    |vpiName:wfempty
    |vpiFullName:work@simple_spi_top.wfempty
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.tirq), line:112:13, endln:112:17
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.tirq)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.tirq), line:112:13, endln:112:17
      |vpiFullName:work@simple_spi_top.tirq
      |vpiActual:
      \_logic_typespec: , line:112:3, endln:112:7
    |vpiName:tirq
    |vpiFullName:work@simple_spi_top.tirq
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.wfov), line:113:13, endln:113:17
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.wfov)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.wfov), line:113:13, endln:113:17
      |vpiFullName:work@simple_spi_top.wfov
      |vpiActual:
      \_logic_typespec: , line:113:3, endln:113:7
    |vpiName:wfov
    |vpiFullName:work@simple_spi_top.wfov
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.state), line:114:13, endln:114:18
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.state)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.state), line:114:13, endln:114:18
      |vpiFullName:work@simple_spi_top.state
      |vpiActual:
      \_logic_typespec: , line:114:3, endln:114:12
    |vpiName:state
    |vpiFullName:work@simple_spi_top.state
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@simple_spi_top.bcnt), line:115:13, endln:115:17
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.bcnt)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.bcnt), line:115:13, endln:115:17
      |vpiFullName:work@simple_spi_top.bcnt
      |vpiActual:
      \_logic_typespec: , line:115:3, endln:115:12
    |vpiName:bcnt
    |vpiFullName:work@simple_spi_top.bcnt
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@simple_spi_top.wb_acc), line:119:8, endln:119:14
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.wb_acc)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.wb_acc), line:119:8, endln:119:14
      |vpiFullName:work@simple_spi_top.wb_acc
      |vpiActual:
      \_logic_typespec: , line:119:3, endln:119:7
    |vpiName:wb_acc
    |vpiFullName:work@simple_spi_top.wb_acc
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.wb_wr), line:120:8, endln:120:13
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.wb_wr)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.wb_wr), line:120:8, endln:120:13
      |vpiFullName:work@simple_spi_top.wb_wr
      |vpiActual:
      \_logic_typespec: , line:120:3, endln:120:7
    |vpiName:wb_wr
    |vpiFullName:work@simple_spi_top.wb_wr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.spie), line:162:14, endln:162:18
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.spie)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.spie), line:162:14, endln:162:18
      |vpiFullName:work@simple_spi_top.spie
      |vpiActual:
      \_logic_typespec: , line:162:3, endln:162:7
    |vpiName:spie
    |vpiFullName:work@simple_spi_top.spie
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.spe), line:163:14, endln:163:17
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.spe)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.spe), line:163:14, endln:163:17
      |vpiFullName:work@simple_spi_top.spe
      |vpiActual:
      \_logic_typespec: , line:163:3, endln:163:7
    |vpiName:spe
    |vpiFullName:work@simple_spi_top.spe
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.dwom), line:164:14, endln:164:18
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.dwom)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.dwom), line:164:14, endln:164:18
      |vpiFullName:work@simple_spi_top.dwom
      |vpiActual:
      \_logic_typespec: , line:164:3, endln:164:7
    |vpiName:dwom
    |vpiFullName:work@simple_spi_top.dwom
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.mstr), line:165:14, endln:165:18
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.mstr)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.mstr), line:165:14, endln:165:18
      |vpiFullName:work@simple_spi_top.mstr
      |vpiActual:
      \_logic_typespec: , line:165:3, endln:165:7
    |vpiName:mstr
    |vpiFullName:work@simple_spi_top.mstr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.cpol), line:166:14, endln:166:18
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.cpol)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.cpol), line:166:14, endln:166:18
      |vpiFullName:work@simple_spi_top.cpol
      |vpiActual:
      \_logic_typespec: , line:166:3, endln:166:7
    |vpiName:cpol
    |vpiFullName:work@simple_spi_top.cpol
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.cpha), line:167:14, endln:167:18
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.cpha)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.cpha), line:167:14, endln:167:18
      |vpiFullName:work@simple_spi_top.cpha
      |vpiActual:
      \_logic_typespec: , line:167:3, endln:167:7
    |vpiName:cpha
    |vpiFullName:work@simple_spi_top.cpha
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.spr), line:168:14, endln:168:17
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.spr)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.spr), line:168:14, endln:168:17
      |vpiFullName:work@simple_spi_top.spr
      |vpiActual:
      \_logic_typespec: , line:168:3, endln:168:13
    |vpiName:spr
    |vpiFullName:work@simple_spi_top.spr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.icnt), line:171:14, endln:171:18
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.icnt)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.icnt), line:171:14, endln:171:18
      |vpiFullName:work@simple_spi_top.icnt
      |vpiActual:
      \_logic_typespec: , line:171:3, endln:171:13
    |vpiName:icnt
    |vpiFullName:work@simple_spi_top.icnt
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.spre), line:172:14, endln:172:18
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.spre)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.spre), line:172:14, endln:172:18
      |vpiFullName:work@simple_spi_top.spre
      |vpiActual:
      \_logic_typespec: , line:172:3, endln:172:13
    |vpiName:spre
    |vpiFullName:work@simple_spi_top.spre
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.espr), line:174:14, endln:174:18
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.espr)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.espr), line:174:14, endln:174:18
      |vpiFullName:work@simple_spi_top.espr
      |vpiActual:
      \_logic_typespec: , line:174:3, endln:174:13
    |vpiName:espr
    |vpiFullName:work@simple_spi_top.espr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.wr_spsr), line:177:8, endln:177:15
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.wr_spsr)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.wr_spsr), line:177:8, endln:177:15
      |vpiFullName:work@simple_spi_top.wr_spsr
      |vpiActual:
      \_logic_typespec: , line:177:3, endln:177:7
    |vpiName:wr_spsr
    |vpiFullName:work@simple_spi_top.wr_spsr
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.spif), line:179:7, endln:179:11
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.spif)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.spif), line:179:7, endln:179:11
      |vpiFullName:work@simple_spi_top.spif
      |vpiActual:
      \_logic_typespec: , line:179:3, endln:179:6
    |vpiName:spif
    |vpiFullName:work@simple_spi_top.spif
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@simple_spi_top.wcol), line:186:7, endln:186:11
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.wcol)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.wcol), line:186:7, endln:186:11
      |vpiFullName:work@simple_spi_top.wcol
      |vpiActual:
      \_logic_typespec: , line:186:3, endln:186:6
    |vpiName:wcol
    |vpiFullName:work@simple_spi_top.wcol
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@simple_spi_top.clkcnt), line:234:14, endln:234:20
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.clkcnt)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.clkcnt), line:234:14, endln:234:20
      |vpiFullName:work@simple_spi_top.clkcnt
      |vpiActual:
      \_logic_typespec: , line:234:3, endln:234:13
    |vpiName:clkcnt
    |vpiFullName:work@simple_spi_top.clkcnt
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@simple_spi_top.ena), line:255:8, endln:255:11
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.ena)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.ena), line:255:8, endln:255:11
      |vpiFullName:work@simple_spi_top.ena
      |vpiActual:
      \_logic_typespec: , line:255:3, endln:255:7
    |vpiName:ena
    |vpiFullName:work@simple_spi_top.ena
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_spi_top.tcnt), line:316:13, endln:316:17
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_spi_top.tcnt)
      |vpiParent:
      \_logic_net: (work@simple_spi_top.tcnt), line:316:13, endln:316:17
      |vpiFullName:work@simple_spi_top.tcnt
      |vpiActual:
      \_logic_typespec: , line:316:3, endln:316:12
    |vpiName:tcnt
    |vpiFullName:work@simple_spi_top.tcnt
    |vpiNetType:48
  |vpiPort:
  \_port: (clk_i), line:79:21, endln:79:26
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiName:clk_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@simple_spi_top.clk_i.clk_i), line:79:21, endln:79:26
      |vpiParent:
      \_port: (clk_i), line:79:21, endln:79:26
      |vpiName:clk_i
      |vpiFullName:work@simple_spi_top.clk_i.clk_i
      |vpiActual:
      \_logic_net: (work@simple_spi_top.clk_i), line:79:21, endln:79:26
    |vpiTypedef:
    \_ref_typespec: (work@simple_spi_top.clk_i)
      |vpiParent:
      \_port: (clk_i), line:79:21, endln:79:26
      |vpiFullName:work@simple_spi_top.clk_i
      |vpiActual:
      \_logic_typespec: , line:79:10, endln:79:14
  |vpiPort:
  \_port: (rst_i), line:80:21, endln:80:26
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiName:rst_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@simple_spi_top.rst_i.rst_i), line:80:21, endln:80:26
      |vpiParent:
      \_port: (rst_i), line:80:21, endln:80:26
      |vpiName:rst_i
      |vpiFullName:work@simple_spi_top.rst_i.rst_i
      |vpiActual:
      \_logic_net: (work@simple_spi_top.rst_i), line:80:21, endln:80:26
    |vpiTypedef:
    \_ref_typespec: (work@simple_spi_top.rst_i)
      |vpiParent:
      \_port: (rst_i), line:80:21, endln:80:26
      |vpiFullName:work@simple_spi_top.rst_i
      |vpiActual:
      \_logic_typespec: , line:80:10, endln:80:14
  |vpiPort:
  \_port: (cyc_i), line:81:21, endln:81:26
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiName:cyc_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@simple_spi_top.cyc_i.cyc_i), line:81:21, endln:81:26
      |vpiParent:
      \_port: (cyc_i), line:81:21, endln:81:26
      |vpiName:cyc_i
      |vpiFullName:work@simple_spi_top.cyc_i.cyc_i
      |vpiActual:
      \_logic_net: (work@simple_spi_top.cyc_i), line:81:21, endln:81:26
    |vpiTypedef:
    \_ref_typespec: (work@simple_spi_top.cyc_i)
      |vpiParent:
      \_port: (cyc_i), line:81:21, endln:81:26
      |vpiFullName:work@simple_spi_top.cyc_i
      |vpiActual:
      \_logic_typespec: , line:81:10, endln:81:14
  |vpiPort:
  \_port: (stb_i), line:82:21, endln:82:26
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiName:stb_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@simple_spi_top.stb_i.stb_i), line:82:21, endln:82:26
      |vpiParent:
      \_port: (stb_i), line:82:21, endln:82:26
      |vpiName:stb_i
      |vpiFullName:work@simple_spi_top.stb_i.stb_i
      |vpiActual:
      \_logic_net: (work@simple_spi_top.stb_i), line:82:21, endln:82:26
    |vpiTypedef:
    \_ref_typespec: (work@simple_spi_top.stb_i)
      |vpiParent:
      \_port: (stb_i), line:82:21, endln:82:26
      |vpiFullName:work@simple_spi_top.stb_i
      |vpiActual:
      \_logic_typespec: , line:82:10, endln:82:14
  |vpiPort:
  \_port: (adr_i), line:83:21, endln:83:26
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiName:adr_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@simple_spi_top.adr_i.adr_i), line:83:21, endln:83:26
      |vpiParent:
      \_port: (adr_i), line:83:21, endln:83:26
      |vpiName:adr_i
      |vpiFullName:work@simple_spi_top.adr_i.adr_i
      |vpiActual:
      \_logic_net: (work@simple_spi_top.adr_i), line:83:21, endln:83:26
    |vpiTypedef:
    \_ref_typespec: (work@simple_spi_top.adr_i)
      |vpiParent:
      \_port: (adr_i), line:83:21, endln:83:26
      |vpiFullName:work@simple_spi_top.adr_i
      |vpiActual:
      \_logic_typespec: , line:83:10, endln:83:20
  |vpiPort:
  \_port: (we_i), line:84:21, endln:84:25
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiName:we_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@simple_spi_top.we_i.we_i), line:84:21, endln:84:25
      |vpiParent:
      \_port: (we_i), line:84:21, endln:84:25
      |vpiName:we_i
      |vpiFullName:work@simple_spi_top.we_i.we_i
      |vpiActual:
      \_logic_net: (work@simple_spi_top.we_i), line:84:21, endln:84:25
    |vpiTypedef:
    \_ref_typespec: (work@simple_spi_top.we_i)
      |vpiParent:
      \_port: (we_i), line:84:21, endln:84:25
      |vpiFullName:work@simple_spi_top.we_i
      |vpiActual:
      \_logic_typespec: , line:84:10, endln:84:14
  |vpiPort:
  \_port: (dat_i), line:85:21, endln:85:26
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiName:dat_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@simple_spi_top.dat_i.dat_i), line:85:21, endln:85:26
      |vpiParent:
      \_port: (dat_i), line:85:21, endln:85:26
      |vpiName:dat_i
      |vpiFullName:work@simple_spi_top.dat_i.dat_i
      |vpiActual:
      \_logic_net: (work@simple_spi_top.dat_i), line:85:21, endln:85:26
    |vpiTypedef:
    \_ref_typespec: (work@simple_spi_top.dat_i)
      |vpiParent:
      \_port: (dat_i), line:85:21, endln:85:26
      |vpiFullName:work@simple_spi_top.dat_i
      |vpiActual:
      \_logic_typespec: , line:85:10, endln:85:20
  |vpiPort:
  \_port: (dat_o), line:86:21, endln:86:26
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiName:dat_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@simple_spi_top.dat_o.dat_o), line:86:21, endln:86:26
      |vpiParent:
      \_port: (dat_o), line:86:21, endln:86:26
      |vpiName:dat_o
      |vpiFullName:work@simple_spi_top.dat_o.dat_o
      |vpiActual:
      \_logic_net: (work@simple_spi_top.dat_o), line:86:21, endln:86:26
    |vpiTypedef:
    \_ref_typespec: (work@simple_spi_top.dat_o)
      |vpiParent:
      \_port: (dat_o), line:86:21, endln:86:26
      |vpiFullName:work@simple_spi_top.dat_o
      |vpiActual:
      \_logic_typespec: , line:86:10, endln:86:20
  |vpiPort:
  \_port: (ack_o), line:87:21, endln:87:26
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiName:ack_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@simple_spi_top.ack_o.ack_o), line:87:21, endln:87:26
      |vpiParent:
      \_port: (ack_o), line:87:21, endln:87:26
      |vpiName:ack_o
      |vpiFullName:work@simple_spi_top.ack_o.ack_o
      |vpiActual:
      \_logic_net: (work@simple_spi_top.ack_o), line:87:21, endln:87:26
    |vpiTypedef:
    \_ref_typespec: (work@simple_spi_top.ack_o)
      |vpiParent:
      \_port: (ack_o), line:87:21, endln:87:26
      |vpiFullName:work@simple_spi_top.ack_o
      |vpiActual:
      \_logic_typespec: , line:87:10, endln:87:13
  |vpiPort:
  \_port: (inta_o), line:88:21, endln:88:27
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiName:inta_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@simple_spi_top.inta_o.inta_o), line:88:21, endln:88:27
      |vpiParent:
      \_port: (inta_o), line:88:21, endln:88:27
      |vpiName:inta_o
      |vpiFullName:work@simple_spi_top.inta_o.inta_o
      |vpiActual:
      \_logic_net: (work@simple_spi_top.inta_o), line:88:21, endln:88:27
    |vpiTypedef:
    \_ref_typespec: (work@simple_spi_top.inta_o)
      |vpiParent:
      \_port: (inta_o), line:88:21, endln:88:27
      |vpiFullName:work@simple_spi_top.inta_o
      |vpiActual:
      \_logic_typespec: , line:88:10, endln:88:13
  |vpiPort:
  \_port: (sck_o), line:91:21, endln:91:26
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiName:sck_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@simple_spi_top.sck_o.sck_o), line:91:21, endln:91:26
      |vpiParent:
      \_port: (sck_o), line:91:21, endln:91:26
      |vpiName:sck_o
      |vpiFullName:work@simple_spi_top.sck_o.sck_o
      |vpiActual:
      \_logic_net: (work@simple_spi_top.sck_o), line:91:21, endln:91:26
    |vpiTypedef:
    \_ref_typespec: (work@simple_spi_top.sck_o)
      |vpiParent:
      \_port: (sck_o), line:91:21, endln:91:26
      |vpiFullName:work@simple_spi_top.sck_o
      |vpiActual:
      \_logic_typespec: , line:91:10, endln:91:13
  |vpiPort:
  \_port: (mosi_o), line:92:21, endln:92:27
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiName:mosi_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@simple_spi_top.mosi_o.mosi_o), line:92:21, endln:92:27
      |vpiParent:
      \_port: (mosi_o), line:92:21, endln:92:27
      |vpiName:mosi_o
      |vpiFullName:work@simple_spi_top.mosi_o.mosi_o
      |vpiActual:
      \_logic_net: (work@simple_spi_top.mosi_o), line:92:21, endln:92:27
    |vpiTypedef:
    \_ref_typespec: (work@simple_spi_top.mosi_o)
      |vpiParent:
      \_port: (mosi_o), line:92:21, endln:92:27
      |vpiFullName:work@simple_spi_top.mosi_o
      |vpiActual:
      \_logic_typespec: , line:92:10, endln:92:14
  |vpiPort:
  \_port: (miso_i), line:93:21, endln:93:27
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiName:miso_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@simple_spi_top.miso_i.miso_i), line:93:21, endln:93:27
      |vpiParent:
      \_port: (miso_i), line:93:21, endln:93:27
      |vpiName:miso_i
      |vpiFullName:work@simple_spi_top.miso_i.miso_i
      |vpiActual:
      \_logic_net: (work@simple_spi_top.miso_i), line:93:21, endln:93:27
    |vpiTypedef:
    \_ref_typespec: (work@simple_spi_top.miso_i)
      |vpiParent:
      \_port: (miso_i), line:93:21, endln:93:27
      |vpiFullName:work@simple_spi_top.miso_i
      |vpiActual:
      \_logic_typespec: , line:93:10, endln:93:14
  |vpiProcess:
  \_always: , line:123:3, endln:136:10
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiStmt:
    \_event_control: , line:123:10, endln:123:43
      |vpiParent:
      \_always: , line:123:3, endln:136:10
      |vpiCondition:
      \_operation: , line:123:12, endln:123:42
        |vpiParent:
        \_event_control: , line:123:10, endln:123:43
        |vpiOpType:35
        |vpiOperand:
        \_operation: , line:123:12, endln:123:25
          |vpiParent:
          \_operation: , line:123:12, endln:123:42
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@simple_spi_top.clk_i), line:123:20, endln:123:25
            |vpiParent:
            \_operation: , line:123:12, endln:123:25
            |vpiName:clk_i
            |vpiFullName:work@simple_spi_top.clk_i
            |vpiActual:
            \_logic_net: (work@simple_spi_top.clk_i), line:79:21, endln:79:26
        |vpiOperand:
        \_operation: , line:123:29, endln:123:42
          |vpiParent:
          \_operation: , line:123:12, endln:123:42
          |vpiOpType:40
          |vpiOperand:
          \_ref_obj: (work@simple_spi_top.rst_i), line:123:37, endln:123:42
            |vpiParent:
            \_operation: , line:123:29, endln:123:42
            |vpiName:rst_i
            |vpiFullName:work@simple_spi_top.rst_i
            |vpiActual:
            \_logic_net: (work@simple_spi_top.rst_i), line:80:21, endln:80:26
      |vpiStmt:
      \_if_else: , line:124:5, endln:136:10
        |vpiParent:
        \_event_control: , line:123:10, endln:123:43
        |vpiCondition:
        \_operation: , line:124:9, endln:124:15
          |vpiParent:
          \_event_control: , line:123:10, endln:123:43
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (work@simple_spi_top.rst_i), line:124:10, endln:124:15
            |vpiParent:
            \_operation: , line:124:9, endln:124:15
            |vpiName:rst_i
            |vpiFullName:work@simple_spi_top.rst_i
            |vpiActual:
            \_logic_net: (work@simple_spi_top.rst_i), line:80:21, endln:80:26
        |vpiStmt:
        \_begin: (work@simple_spi_top), line:125:7, endln:128:10
          |vpiParent:
          \_if_else: , line:124:5, endln:136:10
          |vpiFullName:work@simple_spi_top
          |vpiStmt:
          \_assignment: , line:126:11, endln:126:27
            |vpiParent:
            \_begin: (work@simple_spi_top), line:125:7, endln:128:10
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:126:22, endln:126:27
              |vpiDecompile:8'h10
              |vpiSize:8
              |HEX:10
              |vpiConstType:5
            |vpiLhs:
            \_ref_obj: (work@simple_spi_top.spcr), line:126:11, endln:126:15
              |vpiParent:
              \_assignment: , line:126:11, endln:126:27
              |vpiName:spcr
              |vpiFullName:work@simple_spi_top.spcr
              |vpiActual:
              \_logic_net: (work@simple_spi_top.spcr), line:99:14, endln:99:18
            |vpiDelayControl:
            \_delay_control: , line:126:19, endln:126:21
              |vpiParent:
              \_assignment: , line:126:11, endln:126:27
              |#1
          |vpiStmt:
          \_assignment: , line:127:11, endln:127:27
            |vpiParent:
            \_begin: (work@simple_spi_top), line:125:7, endln:128:10
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:127:22, endln:127:27
              |vpiDecompile:8'h00
              |vpiSize:8
              |HEX:00
              |vpiConstType:5
            |vpiLhs:
            \_ref_obj: (work@simple_spi_top.sper), line:127:11, endln:127:15
              |vpiParent:
              \_assignment: , line:127:11, endln:127:27
              |vpiName:sper
              |vpiFullName:work@simple_spi_top.sper
              |vpiActual:
              \_logic_net: (work@simple_spi_top.sper), line:101:14, endln:101:18
            |vpiDelayControl:
            \_delay_control: , line:127:19, endln:127:21
              |vpiParent:
              \_assignment: , line:127:11, endln:127:27
              |#1
        |vpiElseStmt:
        \_if_stmt: , line:129:10, endln:136:10
          |vpiParent:
          \_if_else: , line:124:5, endln:136:10
          |vpiCondition:
          \_ref_obj: (work@simple_spi_top.wb_wr), line:129:14, endln:129:19
            |vpiParent:
            \_if_else: , line:124:5, endln:136:10
            |vpiName:wb_wr
            |vpiFullName:work@simple_spi_top.wb_wr
            |vpiActual:
            \_logic_net: (work@simple_spi_top.wb_wr), line:120:8, endln:120:13
          |vpiStmt:
          \_begin: (work@simple_spi_top), line:130:7, endln:136:10
            |vpiParent:
            \_if_stmt: , line:129:10, endln:136:10
            |vpiFullName:work@simple_spi_top
            |vpiStmt:
            \_if_stmt: , line:131:9, endln:132:36
              |vpiParent:
              \_begin: (work@simple_spi_top), line:130:7, endln:136:10
              |vpiCondition:
              \_operation: , line:131:13, endln:131:27
                |vpiParent:
                \_begin: (work@simple_spi_top), line:130:7, endln:136:10
                |vpiOpType:14
                |vpiOperand:
                \_ref_obj: (work@simple_spi_top.adr_i), line:131:13, endln:131:18
                  |vpiParent:
                  \_operation: , line:131:13, endln:131:27
                  |vpiName:adr_i
                  |vpiFullName:work@simple_spi_top.adr_i
                  |vpiActual:
                  \_logic_net: (work@simple_spi_top.adr_i), line:83:21, endln:83:26
                |vpiOperand:
                \_constant: , line:131:22, endln:131:27
                  |vpiParent:
                  \_operation: , line:131:13, endln:131:27
                  |vpiDecompile:2'b00
                  |vpiSize:2
                  |BIN:00
                  |vpiConstType:3
              |vpiStmt:
              \_assignment: , line:132:11, endln:132:35
                |vpiParent:
                \_if_stmt: , line:131:9, endln:132:36
                |vpiOpType:82
                |vpiRhs:
                \_operation: , line:132:28, endln:132:35
                  |vpiParent:
                  \_assignment: , line:132:11, endln:132:35
                  |vpiOpType:7
                  |vpiOperand:
                  \_constant: , line:132:30, endln:132:35
                    |vpiDecompile:8'h10
                    |vpiSize:8
                    |HEX:10
                    |vpiConstType:5
                |vpiLhs:
                \_ref_obj: (work@simple_spi_top.spcr), line:132:11, endln:132:15
                  |vpiParent:
                  \_assignment: , line:132:11, endln:132:35
                  |vpiName:spcr
                  |vpiFullName:work@simple_spi_top.spcr
                  |vpiActual:
                  \_logic_net: (work@simple_spi_top.spcr), line:99:14, endln:99:18
                |vpiDelayControl:
                \_delay_control: , line:132:19, endln:132:27
                  |vpiParent:
                  \_assignment: , line:132:11, endln:132:35
                  |#1
            |vpiStmt:
            \_if_stmt: , line:134:9, endln:135:28
              |vpiParent:
              \_begin: (work@simple_spi_top), line:130:7, endln:136:10
              |vpiCondition:
              \_operation: , line:134:13, endln:134:27
                |vpiParent:
                \_begin: (work@simple_spi_top), line:130:7, endln:136:10
                |vpiOpType:14
                |vpiOperand:
                \_ref_obj: (work@simple_spi_top.adr_i), line:134:13, endln:134:18
                  |vpiParent:
                  \_operation: , line:134:13, endln:134:27
                  |vpiName:adr_i
                  |vpiFullName:work@simple_spi_top.adr_i
                  |vpiActual:
                  \_logic_net: (work@simple_spi_top.adr_i), line:83:21, endln:83:26
                |vpiOperand:
                \_constant: , line:134:22, endln:134:27
                  |vpiParent:
                  \_operation: , line:134:13, endln:134:27
                  |vpiDecompile:2'b11
                  |vpiSize:2
                  |BIN:11
                  |vpiConstType:3
              |vpiStmt:
              \_assignment: , line:135:11, endln:135:27
                |vpiParent:
                \_if_stmt: , line:134:9, endln:135:28
                |vpiOpType:82
                |vpiRhs:
                \_ref_obj: (work@simple_spi_top.dat_i), line:135:22, endln:135:27
                  |vpiParent:
                  \_assignment: , line:135:11, endln:135:27
                  |vpiName:dat_i
                  |vpiFullName:work@simple_spi_top.dat_i
                  |vpiActual:
                  \_logic_net: (work@simple_spi_top.dat_i), line:85:21, endln:85:26
                |vpiLhs:
                \_ref_obj: (work@simple_spi_top.sper), line:135:11, endln:135:15
                  |vpiParent:
                  \_assignment: , line:135:11, endln:135:27
                  |vpiName:sper
                  |vpiFullName:work@simple_spi_top.sper
                  |vpiActual:
                  \_logic_net: (work@simple_spi_top.sper), line:101:14, endln:101:18
                |vpiDelayControl:
                \_delay_control: , line:135:19, endln:135:21
                  |vpiParent:
                  \_assignment: , line:135:11, endln:135:27
                  |#1
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:143:3, endln:149:12
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiStmt:
    \_event_control: , line:143:10, endln:143:26
      |vpiParent:
      \_always: , line:143:3, endln:149:12
      |vpiCondition:
      \_operation: , line:143:12, endln:143:25
        |vpiParent:
        \_event_control: , line:143:10, endln:143:26
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@simple_spi_top.clk_i), line:143:20, endln:143:25
          |vpiParent:
          \_operation: , line:143:12, endln:143:25
          |vpiName:clk_i
          |vpiFullName:work@simple_spi_top.clk_i
          |vpiActual:
          \_logic_net: (work@simple_spi_top.clk_i), line:79:21, endln:79:26
      |vpiStmt:
      \_case_stmt: , line:144:5, endln:149:12
        |vpiParent:
        \_event_control: , line:143:10, endln:143:26
        |vpiCaseType:1
        |vpiCondition:
        \_ref_obj: (work@simple_spi_top.adr_i), line:144:10, endln:144:15
          |vpiParent:
          \_event_control: , line:143:10, endln:143:26
          |vpiName:adr_i
          |vpiFullName:work@simple_spi_top.adr_i
          |vpiActual:
          \_logic_net: (work@simple_spi_top.adr_i), line:83:21, endln:83:26
        |vpiCaseItem:
        \_case_item: , line:145:7, endln:145:31
          |vpiParent:
          \_case_stmt: , line:144:5, endln:149:12
          |vpiExpr:
          \_constant: , line:145:7, endln:145:12
            |vpiParent:
            \_case_item: , line:145:7, endln:145:31
            |vpiDecompile:2'b00
            |vpiSize:2
            |BIN:00
            |vpiConstType:3
          |vpiStmt:
          \_assignment: , line:145:14, endln:145:30
            |vpiParent:
            \_case_item: , line:145:7, endln:145:31
            |vpiOpType:82
            |vpiRhs:
            \_ref_obj: (work@simple_spi_top.spcr), line:145:26, endln:145:30
              |vpiParent:
              \_assignment: , line:145:14, endln:145:30
              |vpiName:spcr
              |vpiFullName:work@simple_spi_top.spcr
              |vpiActual:
              \_logic_net: (work@simple_spi_top.spcr), line:99:14, endln:99:18
            |vpiLhs:
            \_ref_obj: (work@simple_spi_top.dat_o), line:145:14, endln:145:19
              |vpiParent:
              \_assignment: , line:145:14, endln:145:30
              |vpiName:dat_o
              |vpiFullName:work@simple_spi_top.dat_o
              |vpiActual:
              \_logic_net: (work@simple_spi_top.dat_o), line:86:21, endln:86:26
            |vpiDelayControl:
            \_delay_control: , line:145:23, endln:145:25
              |vpiParent:
              \_assignment: , line:145:14, endln:145:30
              |#1
        |vpiCaseItem:
        \_case_item: , line:146:7, endln:146:31
          |vpiParent:
          \_case_stmt: , line:144:5, endln:149:12
          |vpiExpr:
          \_constant: , line:146:7, endln:146:12
            |vpiParent:
            \_case_item: , line:146:7, endln:146:31
            |vpiDecompile:2'b01
            |vpiSize:2
            |BIN:01
            |vpiConstType:3
          |vpiStmt:
          \_assignment: , line:146:14, endln:146:30
            |vpiParent:
            \_case_item: , line:146:7, endln:146:31
            |vpiOpType:82
            |vpiRhs:
            \_ref_obj: (work@simple_spi_top.spsr), line:146:26, endln:146:30
              |vpiParent:
              \_assignment: , line:146:14, endln:146:30
              |vpiName:spsr
              |vpiFullName:work@simple_spi_top.spsr
              |vpiActual:
              \_logic_net: (work@simple_spi_top.spsr), line:100:14, endln:100:18
            |vpiLhs:
            \_ref_obj: (work@simple_spi_top.dat_o), line:146:14, endln:146:19
              |vpiParent:
              \_assignment: , line:146:14, endln:146:30
              |vpiName:dat_o
              |vpiFullName:work@simple_spi_top.dat_o
              |vpiActual:
              \_logic_net: (work@simple_spi_top.dat_o), line:86:21, endln:86:26
            |vpiDelayControl:
            \_delay_control: , line:146:23, endln:146:25
              |vpiParent:
              \_assignment: , line:146:14, endln:146:30
              |#1
        |vpiCaseItem:
        \_case_item: , line:147:7, endln:147:33
          |vpiParent:
          \_case_stmt: , line:144:5, endln:149:12
          |vpiExpr:
          \_constant: , line:147:7, endln:147:12
            |vpiParent:
            \_case_item: , line:147:7, endln:147:33
            |vpiDecompile:2'b10
            |vpiSize:2
            |BIN:10
            |vpiConstType:3
          |vpiStmt:
          \_assignment: , line:147:14, endln:147:32
            |vpiParent:
            \_case_item: , line:147:7, endln:147:33
            |vpiOpType:82
            |vpiRhs:
            \_ref_obj: (work@simple_spi_top.rfdout), line:147:26, endln:147:32
              |vpiParent:
              \_assignment: , line:147:14, endln:147:32
              |vpiName:rfdout
              |vpiFullName:work@simple_spi_top.rfdout
              |vpiActual:
              \_logic_net: (work@simple_spi_top.rfdout), line:105:14, endln:105:20
            |vpiLhs:
            \_ref_obj: (work@simple_spi_top.dat_o), line:147:14, endln:147:19
              |vpiParent:
              \_assignment: , line:147:14, endln:147:32
              |vpiName:dat_o
              |vpiFullName:work@simple_spi_top.dat_o
              |vpiActual:
              \_logic_net: (work@simple_spi_top.dat_o), line:86:21, endln:86:26
            |vpiDelayControl:
            \_delay_control: , line:147:23, endln:147:25
              |vpiParent:
              \_assignment: , line:147:14, endln:147:32
              |#1
        |vpiCaseItem:
        \_case_item: , line:148:7, endln:148:31
          |vpiParent:
          \_case_stmt: , line:144:5, endln:149:12
          |vpiExpr:
          \_constant: , line:148:7, endln:148:12
            |vpiParent:
            \_case_item: , line:148:7, endln:148:31
            |vpiDecompile:2'b11
            |vpiSize:2
            |BIN:11
            |vpiConstType:3
          |vpiStmt:
          \_assignment: , line:148:14, endln:148:30
            |vpiParent:
            \_case_item: , line:148:7, endln:148:31
            |vpiOpType:82
            |vpiRhs:
            \_ref_obj: (work@simple_spi_top.sper), line:148:26, endln:148:30
              |vpiParent:
              \_assignment: , line:148:14, endln:148:30
              |vpiName:sper
              |vpiFullName:work@simple_spi_top.sper
              |vpiActual:
              \_logic_net: (work@simple_spi_top.sper), line:101:14, endln:101:18
            |vpiLhs:
            \_ref_obj: (work@simple_spi_top.dat_o), line:148:14, endln:148:19
              |vpiParent:
              \_assignment: , line:148:14, endln:148:30
              |vpiName:dat_o
              |vpiFullName:work@simple_spi_top.dat_o
              |vpiActual:
              \_logic_net: (work@simple_spi_top.dat_o), line:86:21, endln:86:26
            |vpiDelayControl:
            \_delay_control: , line:148:23, endln:148:25
              |vpiParent:
              \_assignment: , line:148:14, endln:148:30
              |#1
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:155:3, endln:159:35
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiStmt:
    \_event_control: , line:155:10, endln:155:43
      |vpiParent:
      \_always: , line:155:3, endln:159:35
      |vpiCondition:
      \_operation: , line:155:12, endln:155:42
        |vpiParent:
        \_event_control: , line:155:10, endln:155:43
        |vpiOpType:35
        |vpiOperand:
        \_operation: , line:155:12, endln:155:25
          |vpiParent:
          \_operation: , line:155:12, endln:155:42
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@simple_spi_top.clk_i), line:155:20, endln:155:25
            |vpiParent:
            \_operation: , line:155:12, endln:155:25
            |vpiName:clk_i
            |vpiFullName:work@simple_spi_top.clk_i
            |vpiActual:
            \_logic_net: (work@simple_spi_top.clk_i), line:79:21, endln:79:26
        |vpiOperand:
        \_operation: , line:155:29, endln:155:42
          |vpiParent:
          \_operation: , line:155:12, endln:155:42
          |vpiOpType:40
          |vpiOperand:
          \_ref_obj: (work@simple_spi_top.rst_i), line:155:37, endln:155:42
            |vpiParent:
            \_operation: , line:155:29, endln:155:42
            |vpiName:rst_i
            |vpiFullName:work@simple_spi_top.rst_i
            |vpiActual:
            \_logic_net: (work@simple_spi_top.rst_i), line:80:21, endln:80:26
      |vpiStmt:
      \_if_else: , line:156:5, endln:159:35
        |vpiParent:
        \_event_control: , line:155:10, endln:155:43
        |vpiCondition:
        \_operation: , line:156:9, endln:156:15
          |vpiParent:
          \_event_control: , line:155:10, endln:155:43
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (work@simple_spi_top.rst_i), line:156:10, endln:156:15
            |vpiParent:
            \_operation: , line:156:9, endln:156:15
            |vpiName:rst_i
            |vpiFullName:work@simple_spi_top.rst_i
            |vpiActual:
            \_logic_net: (work@simple_spi_top.rst_i), line:80:21, endln:80:26
        |vpiStmt:
        \_assignment: , line:157:7, endln:157:23
          |vpiParent:
          \_if_else: , line:156:5, endln:159:35
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:157:19, endln:157:23
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@simple_spi_top.ack_o), line:157:7, endln:157:12
            |vpiParent:
            \_assignment: , line:157:7, endln:157:23
            |vpiName:ack_o
            |vpiFullName:work@simple_spi_top.ack_o
            |vpiActual:
            \_logic_net: (work@simple_spi_top.ack_o), line:87:21, endln:87:26
          |vpiDelayControl:
          \_delay_control: , line:157:16, endln:157:18
            |vpiParent:
            \_assignment: , line:157:7, endln:157:23
            |#1
        |vpiElseStmt:
        \_assignment: , line:159:7, endln:159:34
          |vpiParent:
          \_if_else: , line:156:5, endln:159:35
          |vpiOpType:82
          |vpiRhs:
          \_operation: , line:159:26, endln:159:34
            |vpiParent:
            \_assignment: , line:159:7, endln:159:34
            |vpiOpType:5
            |vpiOperand:
            \_operation: , line:159:28, endln:159:34
              |vpiParent:
              \_operation: , line:159:26, endln:159:34
              |vpiOpType:3
              |vpiOperand:
              \_ref_obj: (work@simple_spi_top.ack_o), line:159:29, endln:159:34
                |vpiParent:
                \_operation: , line:159:28, endln:159:34
                |vpiName:ack_o
                |vpiFullName:work@simple_spi_top.ack_o
                |vpiActual:
                \_logic_net: (work@simple_spi_top.ack_o), line:87:21, endln:87:26
          |vpiLhs:
          \_ref_obj: (work@simple_spi_top.ack_o), line:159:7, endln:159:12
            |vpiParent:
            \_assignment: , line:159:7, endln:159:34
            |vpiName:ack_o
            |vpiFullName:work@simple_spi_top.ack_o
            |vpiActual:
            \_logic_net: (work@simple_spi_top.ack_o), line:87:21, endln:87:26
          |vpiDelayControl:
          \_delay_control: , line:159:16, endln:159:25
            |vpiParent:
            \_assignment: , line:159:7, endln:159:34
            |#1
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:180:3, endln:184:56
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiStmt:
    \_event_control: , line:180:10, endln:180:26
      |vpiParent:
      \_always: , line:180:3, endln:184:56
      |vpiCondition:
      \_operation: , line:180:12, endln:180:25
        |vpiParent:
        \_event_control: , line:180:10, endln:180:26
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@simple_spi_top.clk_i), line:180:20, endln:180:25
          |vpiParent:
          \_operation: , line:180:12, endln:180:25
          |vpiName:clk_i
          |vpiFullName:work@simple_spi_top.clk_i
          |vpiActual:
          \_logic_net: (work@simple_spi_top.clk_i), line:79:21, endln:79:26
      |vpiStmt:
      \_if_else: , line:181:5, endln:184:56
        |vpiParent:
        \_event_control: , line:180:10, endln:180:26
        |vpiCondition:
        \_operation: , line:181:9, endln:181:13
          |vpiParent:
          \_event_control: , line:180:10, endln:180:26
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (work@simple_spi_top.spe), line:181:10, endln:181:13
            |vpiParent:
            \_operation: , line:181:9, endln:181:13
            |vpiName:spe
            |vpiFullName:work@simple_spi_top.spe
            |vpiActual:
            \_logic_net: (work@simple_spi_top.spe), line:163:14, endln:163:17
        |vpiStmt:
        \_assignment: , line:182:7, endln:182:22
          |vpiParent:
          \_if_else: , line:181:5, endln:184:56
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:182:18, endln:182:22
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@simple_spi_top.spif), line:182:7, endln:182:11
            |vpiParent:
            \_assignment: , line:182:7, endln:182:22
            |vpiName:spif
            |vpiFullName:work@simple_spi_top.spif
            |vpiActual:
            \_logic_net: (work@simple_spi_top.spif), line:179:7, endln:179:11
          |vpiDelayControl:
          \_delay_control: , line:182:15, endln:182:17
            |vpiParent:
            \_assignment: , line:182:7, endln:182:22
            |#1
        |vpiElseStmt:
        \_assignment: , line:184:7, endln:184:55
          |vpiParent:
          \_if_else: , line:181:5, endln:184:56
          |vpiOpType:82
          |vpiRhs:
          \_operation: , line:184:18, endln:184:55
            |vpiParent:
            \_assignment: , line:184:7, endln:184:55
            |vpiOpType:28
            |vpiOperand:
            \_operation: , line:184:19, endln:184:30
              |vpiParent:
              \_operation: , line:184:18, endln:184:55
              |vpiOpType:29
              |vpiOperand:
              \_ref_obj: (work@simple_spi_top.tirq), line:184:19, endln:184:23
                |vpiParent:
                \_operation: , line:184:19, endln:184:30
                |vpiName:tirq
                |vpiFullName:work@simple_spi_top.tirq
                |vpiActual:
                \_logic_net: (work@simple_spi_top.tirq), line:112:13, endln:112:17
              |vpiOperand:
              \_ref_obj: (work@simple_spi_top.spif), line:184:26, endln:184:30
                |vpiParent:
                \_operation: , line:184:19, endln:184:30
                |vpiName:spif
                |vpiFullName:work@simple_spi_top.spif
                |vpiActual:
                \_logic_net: (work@simple_spi_top.spif), line:179:7, endln:179:11
            |vpiOperand:
            \_operation: , line:184:34, endln:184:55
              |vpiParent:
              \_operation: , line:184:18, endln:184:55
              |vpiOpType:4
              |vpiOperand:
              \_operation: , line:184:36, endln:184:54
                |vpiParent:
                \_operation: , line:184:34, endln:184:55
                |vpiOpType:28
                |vpiOperand:
                \_ref_obj: (work@simple_spi_top.wr_spsr), line:184:36, endln:184:43
                  |vpiParent:
                  \_operation: , line:184:36, endln:184:54
                  |vpiName:wr_spsr
                  |vpiFullName:work@simple_spi_top.wr_spsr
                  |vpiActual:
                  \_logic_net: (work@simple_spi_top.wr_spsr), line:177:8, endln:177:15
                |vpiOperand:
                \_bit_select: (work@simple_spi_top.dat_i), line:184:52, endln:184:53
                  |vpiParent:
                  \_operation: , line:184:36, endln:184:54
                  |vpiName:dat_i
                  |vpiFullName:work@simple_spi_top.dat_i
                  |vpiIndex:
                  \_constant: , line:184:52, endln:184:53
                    |vpiParent:
                    \_bit_select: (work@simple_spi_top.dat_i), line:184:52, endln:184:53
                    |vpiDecompile:7
                    |vpiSize:64
                    |UINT:7
                    |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@simple_spi_top.spif), line:184:7, endln:184:11
            |vpiParent:
            \_assignment: , line:184:7, endln:184:55
            |vpiName:spif
            |vpiFullName:work@simple_spi_top.spif
            |vpiActual:
            \_logic_net: (work@simple_spi_top.spif), line:179:7, endln:179:11
          |vpiDelayControl:
          \_delay_control: , line:184:15, endln:184:17
            |vpiParent:
            \_assignment: , line:184:7, endln:184:55
            |#1
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:187:3, endln:191:56
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiStmt:
    \_event_control: , line:187:10, endln:187:26
      |vpiParent:
      \_always: , line:187:3, endln:191:56
      |vpiCondition:
      \_operation: , line:187:12, endln:187:25
        |vpiParent:
        \_event_control: , line:187:10, endln:187:26
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@simple_spi_top.clk_i), line:187:20, endln:187:25
          |vpiParent:
          \_operation: , line:187:12, endln:187:25
          |vpiName:clk_i
          |vpiFullName:work@simple_spi_top.clk_i
          |vpiActual:
          \_logic_net: (work@simple_spi_top.clk_i), line:79:21, endln:79:26
      |vpiStmt:
      \_if_else: , line:188:5, endln:191:56
        |vpiParent:
        \_event_control: , line:187:10, endln:187:26
        |vpiCondition:
        \_operation: , line:188:9, endln:188:13
          |vpiParent:
          \_event_control: , line:187:10, endln:187:26
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (work@simple_spi_top.spe), line:188:10, endln:188:13
            |vpiParent:
            \_operation: , line:188:9, endln:188:13
            |vpiName:spe
            |vpiFullName:work@simple_spi_top.spe
            |vpiActual:
            \_logic_net: (work@simple_spi_top.spe), line:163:14, endln:163:17
        |vpiStmt:
        \_assignment: , line:189:7, endln:189:22
          |vpiParent:
          \_if_else: , line:188:5, endln:191:56
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:189:18, endln:189:22
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@simple_spi_top.wcol), line:189:7, endln:189:11
            |vpiParent:
            \_assignment: , line:189:7, endln:189:22
            |vpiName:wcol
            |vpiFullName:work@simple_spi_top.wcol
            |vpiActual:
            \_logic_net: (work@simple_spi_top.wcol), line:186:7, endln:186:11
          |vpiDelayControl:
          \_delay_control: , line:189:15, endln:189:17
            |vpiParent:
            \_assignment: , line:189:7, endln:189:22
            |#1
        |vpiElseStmt:
        \_assignment: , line:191:7, endln:191:55
          |vpiParent:
          \_if_else: , line:188:5, endln:191:56
          |vpiOpType:82
          |vpiRhs:
          \_operation: , line:191:18, endln:191:55
            |vpiParent:
            \_assignment: , line:191:7, endln:191:55
            |vpiOpType:28
            |vpiOperand:
            \_operation: , line:191:19, endln:191:30
              |vpiParent:
              \_operation: , line:191:18, endln:191:55
              |vpiOpType:29
              |vpiOperand:
              \_ref_obj: (work@simple_spi_top.wfov), line:191:19, endln:191:23
                |vpiParent:
                \_operation: , line:191:19, endln:191:30
                |vpiName:wfov
                |vpiFullName:work@simple_spi_top.wfov
                |vpiActual:
                \_logic_net: (work@simple_spi_top.wfov), line:113:13, endln:113:17
              |vpiOperand:
              \_ref_obj: (work@simple_spi_top.wcol), line:191:26, endln:191:30
                |vpiParent:
                \_operation: , line:191:19, endln:191:30
                |vpiName:wcol
                |vpiFullName:work@simple_spi_top.wcol
                |vpiActual:
                \_logic_net: (work@simple_spi_top.wcol), line:186:7, endln:186:11
            |vpiOperand:
            \_operation: , line:191:34, endln:191:55
              |vpiParent:
              \_operation: , line:191:18, endln:191:55
              |vpiOpType:4
              |vpiOperand:
              \_operation: , line:191:36, endln:191:54
                |vpiParent:
                \_operation: , line:191:34, endln:191:55
                |vpiOpType:28
                |vpiOperand:
                \_ref_obj: (work@simple_spi_top.wr_spsr), line:191:36, endln:191:43
                  |vpiParent:
                  \_operation: , line:191:36, endln:191:54
                  |vpiName:wr_spsr
                  |vpiFullName:work@simple_spi_top.wr_spsr
                  |vpiActual:
                  \_logic_net: (work@simple_spi_top.wr_spsr), line:177:8, endln:177:15
                |vpiOperand:
                \_bit_select: (work@simple_spi_top.dat_i), line:191:52, endln:191:53
                  |vpiParent:
                  \_operation: , line:191:36, endln:191:54
                  |vpiName:dat_i
                  |vpiFullName:work@simple_spi_top.dat_i
                  |vpiIndex:
                  \_constant: , line:191:52, endln:191:53
                    |vpiParent:
                    \_bit_select: (work@simple_spi_top.dat_i), line:191:52, endln:191:53
                    |vpiDecompile:6
                    |vpiSize:64
                    |UINT:6
                    |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@simple_spi_top.wcol), line:191:7, endln:191:11
            |vpiParent:
            \_assignment: , line:191:7, endln:191:55
            |vpiName:wcol
            |vpiFullName:work@simple_spi_top.wcol
            |vpiActual:
            \_logic_net: (work@simple_spi_top.wcol), line:186:7, endln:186:11
          |vpiDelayControl:
          \_delay_control: , line:191:15, endln:191:17
            |vpiParent:
            \_assignment: , line:191:7, endln:191:55
            |#1
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:203:3, endln:204:30
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiStmt:
    \_event_control: , line:203:10, endln:203:26
      |vpiParent:
      \_always: , line:203:3, endln:204:30
      |vpiCondition:
      \_operation: , line:203:12, endln:203:25
        |vpiParent:
        \_event_control: , line:203:10, endln:203:26
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@simple_spi_top.clk_i), line:203:20, endln:203:25
          |vpiParent:
          \_operation: , line:203:12, endln:203:25
          |vpiName:clk_i
          |vpiFullName:work@simple_spi_top.clk_i
          |vpiActual:
          \_logic_net: (work@simple_spi_top.clk_i), line:79:21, endln:79:26
      |vpiStmt:
      \_assignment: , line:204:5, endln:204:29
        |vpiParent:
        \_event_control: , line:203:10, endln:203:26
        |vpiOpType:82
        |vpiRhs:
        \_operation: , line:204:23, endln:204:29
          |vpiParent:
          \_assignment: , line:204:5, endln:204:29
          |vpiOpType:5
          |vpiOperand:
          \_ref_obj: (work@simple_spi_top.spie), line:204:25, endln:204:29
            |vpiParent:
            \_operation: , line:204:23, endln:204:29
            |vpiName:spie
            |vpiFullName:work@simple_spi_top.spie
            |vpiActual:
            \_logic_net: (work@simple_spi_top.spie), line:162:14, endln:162:18
        |vpiLhs:
        \_ref_obj: (work@simple_spi_top.inta_o), line:204:5, endln:204:11
          |vpiParent:
          \_assignment: , line:204:5, endln:204:29
          |vpiName:inta_o
          |vpiFullName:work@simple_spi_top.inta_o
          |vpiActual:
          \_logic_net: (work@simple_spi_top.inta_o), line:88:21, endln:88:27
        |vpiDelayControl:
        \_delay_control: , line:204:15, endln:204:22
          |vpiParent:
          \_assignment: , line:204:5, endln:204:29
          |#1
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:235:3, endln:252:14
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiStmt:
    \_event_control: , line:235:10, endln:235:26
      |vpiParent:
      \_always: , line:235:3, endln:252:14
      |vpiCondition:
      \_operation: , line:235:12, endln:235:25
        |vpiParent:
        \_event_control: , line:235:10, endln:235:26
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@simple_spi_top.clk_i), line:235:20, endln:235:25
          |vpiParent:
          \_operation: , line:235:12, endln:235:25
          |vpiName:clk_i
          |vpiFullName:work@simple_spi_top.clk_i
          |vpiActual:
          \_logic_net: (work@simple_spi_top.clk_i), line:79:21, endln:79:26
      |vpiStmt:
      \_if_else: , line:236:5, endln:252:14
        |vpiParent:
        \_event_control: , line:235:10, endln:235:26
        |vpiCondition:
        \_operation: , line:236:8, endln:236:32
          |vpiParent:
          \_event_control: , line:235:10, endln:235:26
          |vpiOpType:28
          |vpiOperand:
          \_ref_obj: (work@simple_spi_top.spe), line:236:8, endln:236:11
            |vpiParent:
            \_operation: , line:236:8, endln:236:32
            |vpiName:spe
            |vpiFullName:work@simple_spi_top.spe
            |vpiActual:
            \_logic_net: (work@simple_spi_top.spe), line:163:14, endln:163:17
          |vpiOperand:
          \_operation: , line:236:15, endln:236:31
            |vpiParent:
            \_operation: , line:236:8, endln:236:32
            |vpiOpType:28
            |vpiOperand:
            \_operation: , line:236:15, endln:236:22
              |vpiParent:
              \_operation: , line:236:15, endln:236:31
              |vpiOpType:7
              |vpiOperand:
              \_ref_obj: (work@simple_spi_top.clkcnt), line:236:16, endln:236:22
                |vpiParent:
                \_operation: , line:236:15, endln:236:22
                |vpiName:clkcnt
                |vpiFullName:work@simple_spi_top.clkcnt
                |vpiActual:
                \_logic_net: (work@simple_spi_top.clkcnt), line:234:14, endln:234:20
            |vpiOperand:
            \_operation: , line:236:25, endln:236:31
              |vpiParent:
              \_operation: , line:236:15, endln:236:31
              |vpiOpType:7
              |vpiOperand:
              \_ref_obj: (work@simple_spi_top.state), line:236:26, endln:236:31
                |vpiParent:
                \_operation: , line:236:25, endln:236:31
                |vpiName:state
                |vpiFullName:work@simple_spi_top.state
                |vpiActual:
                \_logic_net: (work@simple_spi_top.state), line:114:13, endln:114:18
        |vpiStmt:
        \_assignment: , line:237:7, endln:237:34
          |vpiParent:
          \_if_else: , line:236:5, endln:252:14
          |vpiOpType:82
          |vpiRhs:
          \_operation: , line:237:27, endln:237:34
            |vpiParent:
            \_assignment: , line:237:7, endln:237:34
            |vpiOpType:1
            |vpiOperand:
            \_constant: , line:237:29, endln:237:34
              |vpiDecompile:11'h1
              |vpiSize:11
              |HEX:1
              |vpiConstType:5
          |vpiLhs:
          \_ref_obj: (work@simple_spi_top.clkcnt), line:237:7, endln:237:13
            |vpiParent:
            \_assignment: , line:237:7, endln:237:34
            |vpiName:clkcnt
            |vpiFullName:work@simple_spi_top.clkcnt
            |vpiActual:
            \_logic_net: (work@simple_spi_top.clkcnt), line:234:14, endln:234:20
          |vpiDelayControl:
          \_delay_control: , line:237:17, endln:237:26
            |vpiParent:
            \_assignment: , line:237:7, endln:237:34
            |#1
        |vpiElseStmt:
        \_case_stmt: , line:239:7, endln:252:14
          |vpiParent:
          \_if_else: , line:236:5, endln:252:14
          |vpiCaseType:1
          |vpiCondition:
          \_ref_obj: (work@simple_spi_top.espr), line:239:13, endln:239:17
            |vpiParent:
            \_if_else: , line:236:5, endln:252:14
            |vpiName:espr
            |vpiFullName:work@simple_spi_top.espr
            |vpiActual:
            \_logic_net: (work@simple_spi_top.espr), line:174:14, endln:174:18
          |vpiCaseItem:
          \_case_item: , line:240:9, endln:240:37
            |vpiParent:
            \_case_stmt: , line:239:7, endln:252:14
            |vpiExpr:
            \_constant: , line:240:9, endln:240:16
              |vpiParent:
              \_case_item: , line:240:9, endln:240:37
              |vpiDecompile:4'b0000
              |vpiSize:4
              |BIN:0000
              |vpiConstType:3
            |vpiStmt:
            \_assignment: , line:240:18, endln:240:36
              |vpiParent:
              \_case_item: , line:240:9, endln:240:37
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:240:31, endln:240:36
                |vpiDecompile:12'h0
                |vpiSize:12
                |HEX:0
                |vpiConstType:5
              |vpiLhs:
              \_ref_obj: (work@simple_spi_top.clkcnt), line:240:18, endln:240:24
                |vpiParent:
                \_assignment: , line:240:18, endln:240:36
                |vpiName:clkcnt
                |vpiFullName:work@simple_spi_top.clkcnt
                |vpiActual:
                \_logic_net: (work@simple_spi_top.clkcnt), line:234:14, endln:234:20
              |vpiDelayControl:
              \_delay_control: , line:240:28, endln:240:30
                |vpiParent:
                \_assignment: , line:240:18, endln:240:36
                |#1
          |vpiCaseItem:
          \_case_item: , line:241:9, endln:241:37
            |vpiParent:
            \_case_stmt: , line:239:7, endln:252:14
            |vpiExpr:
            \_constant: , line:241:9, endln:241:16
              |vpiParent:
              \_case_item: , line:241:9, endln:241:37
              |vpiDecompile:4'b0001
              |vpiSize:4
              |BIN:0001
              |vpiConstType:3
            |vpiStmt:
            \_assignment: , line:241:18, endln:241:36
              |vpiParent:
              \_case_item: , line:241:9, endln:241:37
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:241:31, endln:241:36
                |vpiDecompile:12'h1
                |vpiSize:12
                |HEX:1
                |vpiConstType:5
              |vpiLhs:
              \_ref_obj: (work@simple_spi_top.clkcnt), line:241:18, endln:241:24
                |vpiParent:
                \_assignment: , line:241:18, endln:241:36
                |vpiName:clkcnt
                |vpiFullName:work@simple_spi_top.clkcnt
                |vpiActual:
                \_logic_net: (work@simple_spi_top.clkcnt), line:234:14, endln:234:20
              |vpiDelayControl:
              \_delay_control: , line:241:28, endln:241:30
                |vpiParent:
                \_assignment: , line:241:18, endln:241:36
                |#1
          |vpiCaseItem:
          \_case_item: , line:242:9, endln:242:37
            |vpiParent:
            \_case_stmt: , line:239:7, endln:252:14
            |vpiExpr:
            \_constant: , line:242:9, endln:242:16
              |vpiParent:
              \_case_item: , line:242:9, endln:242:37
              |vpiDecompile:4'b0010
              |vpiSize:4
              |BIN:0010
              |vpiConstType:3
            |vpiStmt:
            \_assignment: , line:242:18, endln:242:36
              |vpiParent:
              \_case_item: , line:242:9, endln:242:37
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:242:31, endln:242:36
                |vpiDecompile:12'h3
                |vpiSize:12
                |HEX:3
                |vpiConstType:5
              |vpiLhs:
              \_ref_obj: (work@simple_spi_top.clkcnt), line:242:18, endln:242:24
                |vpiParent:
                \_assignment: , line:242:18, endln:242:36
                |vpiName:clkcnt
                |vpiFullName:work@simple_spi_top.clkcnt
                |vpiActual:
                \_logic_net: (work@simple_spi_top.clkcnt), line:234:14, endln:234:20
              |vpiDelayControl:
              \_delay_control: , line:242:28, endln:242:30
                |vpiParent:
                \_assignment: , line:242:18, endln:242:36
                |#1
          |vpiCaseItem:
          \_case_item: , line:243:9, endln:243:37
            |vpiParent:
            \_case_stmt: , line:239:7, endln:252:14
            |vpiExpr:
            \_constant: , line:243:9, endln:243:16
              |vpiParent:
              \_case_item: , line:243:9, endln:243:37
              |vpiDecompile:4'b0011
              |vpiSize:4
              |BIN:0011
              |vpiConstType:3
            |vpiStmt:
            \_assignment: , line:243:18, endln:243:36
              |vpiParent:
              \_case_item: , line:243:9, endln:243:37
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:243:31, endln:243:36
                |vpiDecompile:12'hf
                |vpiSize:12
                |HEX:f
                |vpiConstType:5
              |vpiLhs:
              \_ref_obj: (work@simple_spi_top.clkcnt), line:243:18, endln:243:24
                |vpiParent:
                \_assignment: , line:243:18, endln:243:36
                |vpiName:clkcnt
                |vpiFullName:work@simple_spi_top.clkcnt
                |vpiActual:
                \_logic_net: (work@simple_spi_top.clkcnt), line:234:14, endln:234:20
              |vpiDelayControl:
              \_delay_control: , line:243:28, endln:243:30
                |vpiParent:
                \_assignment: , line:243:18, endln:243:36
                |#1
          |vpiCaseItem:
          \_case_item: , line:244:9, endln:244:38
            |vpiParent:
            \_case_stmt: , line:239:7, endln:252:14
            |vpiExpr:
            \_constant: , line:244:9, endln:244:16
              |vpiParent:
              \_case_item: , line:244:9, endln:244:38
              |vpiDecompile:4'b0100
              |vpiSize:4
              |BIN:0100
              |vpiConstType:3
            |vpiStmt:
            \_assignment: , line:244:18, endln:244:37
              |vpiParent:
              \_case_item: , line:244:9, endln:244:38
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:244:31, endln:244:37
                |vpiDecompile:12'h1f
                |vpiSize:12
                |HEX:1f
                |vpiConstType:5
              |vpiLhs:
              \_ref_obj: (work@simple_spi_top.clkcnt), line:244:18, endln:244:24
                |vpiParent:
                \_assignment: , line:244:18, endln:244:37
                |vpiName:clkcnt
                |vpiFullName:work@simple_spi_top.clkcnt
                |vpiActual:
                \_logic_net: (work@simple_spi_top.clkcnt), line:234:14, endln:234:20
              |vpiDelayControl:
              \_delay_control: , line:244:28, endln:244:30
                |vpiParent:
                \_assignment: , line:244:18, endln:244:37
                |#1
          |vpiCaseItem:
          \_case_item: , line:245:9, endln:245:37
            |vpiParent:
            \_case_stmt: , line:239:7, endln:252:14
            |vpiExpr:
            \_constant: , line:245:9, endln:245:16
              |vpiParent:
              \_case_item: , line:245:9, endln:245:37
              |vpiDecompile:4'b0101
              |vpiSize:4
              |BIN:0101
              |vpiConstType:3
            |vpiStmt:
            \_assignment: , line:245:18, endln:245:36
              |vpiParent:
              \_case_item: , line:245:9, endln:245:37
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:245:31, endln:245:36
                |vpiDecompile:12'h7
                |vpiSize:12
                |HEX:7
                |vpiConstType:5
              |vpiLhs:
              \_ref_obj: (work@simple_spi_top.clkcnt), line:245:18, endln:245:24
                |vpiParent:
                \_assignment: , line:245:18, endln:245:36
                |vpiName:clkcnt
                |vpiFullName:work@simple_spi_top.clkcnt
                |vpiActual:
                \_logic_net: (work@simple_spi_top.clkcnt), line:234:14, endln:234:20
              |vpiDelayControl:
              \_delay_control: , line:245:28, endln:245:30
                |vpiParent:
                \_assignment: , line:245:18, endln:245:36
                |#1
          |vpiCaseItem:
          \_case_item: , line:246:9, endln:246:38
            |vpiParent:
            \_case_stmt: , line:239:7, endln:252:14
            |vpiExpr:
            \_constant: , line:246:9, endln:246:16
              |vpiParent:
              \_case_item: , line:246:9, endln:246:38
              |vpiDecompile:4'b0110
              |vpiSize:4
              |BIN:0110
              |vpiConstType:3
            |vpiStmt:
            \_assignment: , line:246:18, endln:246:37
              |vpiParent:
              \_case_item: , line:246:9, endln:246:38
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:246:31, endln:246:37
                |vpiDecompile:12'h3f
                |vpiSize:12
                |HEX:3f
                |vpiConstType:5
              |vpiLhs:
              \_ref_obj: (work@simple_spi_top.clkcnt), line:246:18, endln:246:24
                |vpiParent:
                \_assignment: , line:246:18, endln:246:37
                |vpiName:clkcnt
                |vpiFullName:work@simple_spi_top.clkcnt
                |vpiActual:
                \_logic_net: (work@simple_spi_top.clkcnt), line:234:14, endln:234:20
              |vpiDelayControl:
              \_delay_control: , line:246:28, endln:246:30
                |vpiParent:
                \_assignment: , line:246:18, endln:246:37
                |#1
          |vpiCaseItem:
          \_case_item: , line:247:9, endln:247:38
            |vpiParent:
            \_case_stmt: , line:239:7, endln:252:14
            |vpiExpr:
            \_constant: , line:247:9, endln:247:16
              |vpiParent:
              \_case_item: , line:247:9, endln:247:38
              |vpiDecompile:4'b0111
              |vpiSize:4
              |BIN:0111
              |vpiConstType:3
            |vpiStmt:
            \_assignment: , line:247:18, endln:247:37
              |vpiParent:
              \_case_item: , line:247:9, endln:247:38
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:247:31, endln:247:37
                |vpiDecompile:12'h7f
                |vpiSize:12
                |HEX:7f
                |vpiConstType:5
              |vpiLhs:
              \_ref_obj: (work@simple_spi_top.clkcnt), line:247:18, endln:247:24
                |vpiParent:
                \_assignment: , line:247:18, endln:247:37
                |vpiName:clkcnt
                |vpiFullName:work@simple_spi_top.clkcnt
                |vpiActual:
                \_logic_net: (work@simple_spi_top.clkcnt), line:234:14, endln:234:20
              |vpiDelayControl:
              \_delay_control: , line:247:28, endln:247:30
                |vpiParent:
                \_assignment: , line:247:18, endln:247:37
                |#1
          |vpiCaseItem:
          \_case_item: , line:248:9, endln:248:38
            |vpiParent:
            \_case_stmt: , line:239:7, endln:252:14
            |vpiExpr:
            \_constant: , line:248:9, endln:248:16
              |vpiParent:
              \_case_item: , line:248:9, endln:248:38
              |vpiDecompile:4'b1000
              |vpiSize:4
              |BIN:1000
              |vpiConstType:3
            |vpiStmt:
            \_assignment: , line:248:18, endln:248:37
              |vpiParent:
              \_case_item: , line:248:9, endln:248:38
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:248:31, endln:248:37
                |vpiDecompile:12'hff
                |vpiSize:12
                |HEX:ff
                |vpiConstType:5
              |vpiLhs:
              \_ref_obj: (work@simple_spi_top.clkcnt), line:248:18, endln:248:24
                |vpiParent:
                \_assignment: , line:248:18, endln:248:37
                |vpiName:clkcnt
                |vpiFullName:work@simple_spi_top.clkcnt
                |vpiActual:
                \_logic_net: (work@simple_spi_top.clkcnt), line:234:14, endln:234:20
              |vpiDelayControl:
              \_delay_control: , line:248:28, endln:248:30
                |vpiParent:
                \_assignment: , line:248:18, endln:248:37
                |#1
          |vpiCaseItem:
          \_case_item: , line:249:9, endln:249:39
            |vpiParent:
            \_case_stmt: , line:239:7, endln:252:14
            |vpiExpr:
            \_constant: , line:249:9, endln:249:16
              |vpiParent:
              \_case_item: , line:249:9, endln:249:39
              |vpiDecompile:4'b1001
              |vpiSize:4
              |BIN:1001
              |vpiConstType:3
            |vpiStmt:
            \_assignment: , line:249:18, endln:249:38
              |vpiParent:
              \_case_item: , line:249:9, endln:249:39
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:249:31, endln:249:38
                |vpiDecompile:12'h1ff
                |vpiSize:12
                |HEX:1ff
                |vpiConstType:5
              |vpiLhs:
              \_ref_obj: (work@simple_spi_top.clkcnt), line:249:18, endln:249:24
                |vpiParent:
                \_assignment: , line:249:18, endln:249:38
                |vpiName:clkcnt
                |vpiFullName:work@simple_spi_top.clkcnt
                |vpiActual:
                \_logic_net: (work@simple_spi_top.clkcnt), line:234:14, endln:234:20
              |vpiDelayControl:
              \_delay_control: , line:249:28, endln:249:30
                |vpiParent:
                \_assignment: , line:249:18, endln:249:38
                |#1
          |vpiCaseItem:
          \_case_item: , line:250:9, endln:250:39
            |vpiParent:
            \_case_stmt: , line:239:7, endln:252:14
            |vpiExpr:
            \_constant: , line:250:9, endln:250:16
              |vpiParent:
              \_case_item: , line:250:9, endln:250:39
              |vpiDecompile:4'b1010
              |vpiSize:4
              |BIN:1010
              |vpiConstType:3
            |vpiStmt:
            \_assignment: , line:250:18, endln:250:38
              |vpiParent:
              \_case_item: , line:250:9, endln:250:39
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:250:31, endln:250:38
                |vpiDecompile:12'h3ff
                |vpiSize:12
                |HEX:3ff
                |vpiConstType:5
              |vpiLhs:
              \_ref_obj: (work@simple_spi_top.clkcnt), line:250:18, endln:250:24
                |vpiParent:
                \_assignment: , line:250:18, endln:250:38
                |vpiName:clkcnt
                |vpiFullName:work@simple_spi_top.clkcnt
                |vpiActual:
                \_logic_net: (work@simple_spi_top.clkcnt), line:234:14, endln:234:20
              |vpiDelayControl:
              \_delay_control: , line:250:28, endln:250:30
                |vpiParent:
                \_assignment: , line:250:18, endln:250:38
                |#1
          |vpiCaseItem:
          \_case_item: , line:251:9, endln:251:39
            |vpiParent:
            \_case_stmt: , line:239:7, endln:252:14
            |vpiExpr:
            \_constant: , line:251:9, endln:251:16
              |vpiParent:
              \_case_item: , line:251:9, endln:251:39
              |vpiDecompile:4'b1011
              |vpiSize:4
              |BIN:1011
              |vpiConstType:3
            |vpiStmt:
            \_assignment: , line:251:18, endln:251:38
              |vpiParent:
              \_case_item: , line:251:9, endln:251:39
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:251:31, endln:251:38
                |vpiDecompile:12'h7ff
                |vpiSize:12
                |HEX:7ff
                |vpiConstType:5
              |vpiLhs:
              \_ref_obj: (work@simple_spi_top.clkcnt), line:251:18, endln:251:24
                |vpiParent:
                \_assignment: , line:251:18, endln:251:38
                |vpiName:clkcnt
                |vpiFullName:work@simple_spi_top.clkcnt
                |vpiActual:
                \_logic_net: (work@simple_spi_top.clkcnt), line:234:14, endln:234:20
              |vpiDelayControl:
              \_delay_control: , line:251:28, endln:251:30
                |vpiParent:
                \_assignment: , line:251:18, endln:251:38
                |#1
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:258:3, endln:310:10
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiStmt:
    \_event_control: , line:258:10, endln:258:26
      |vpiParent:
      \_always: , line:258:3, endln:310:10
      |vpiCondition:
      \_operation: , line:258:12, endln:258:25
        |vpiParent:
        \_event_control: , line:258:10, endln:258:26
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@simple_spi_top.clk_i), line:258:20, endln:258:25
          |vpiParent:
          \_operation: , line:258:12, endln:258:25
          |vpiName:clk_i
          |vpiFullName:work@simple_spi_top.clk_i
          |vpiActual:
          \_logic_net: (work@simple_spi_top.clk_i), line:79:21, endln:79:26
      |vpiStmt:
      \_if_else: , line:259:5, endln:310:10
        |vpiParent:
        \_event_control: , line:258:10, endln:258:26
        |vpiCondition:
        \_operation: , line:259:9, endln:259:13
          |vpiParent:
          \_event_control: , line:258:10, endln:258:26
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (work@simple_spi_top.spe), line:259:10, endln:259:13
            |vpiParent:
            \_operation: , line:259:9, endln:259:13
            |vpiName:spe
            |vpiFullName:work@simple_spi_top.spe
            |vpiActual:
            \_logic_net: (work@simple_spi_top.spe), line:163:14, endln:163:17
        |vpiStmt:
        \_begin: (work@simple_spi_top), line:260:7, endln:267:10
          |vpiParent:
          \_if_else: , line:259:5, endln:310:10
          |vpiFullName:work@simple_spi_top
          |vpiStmt:
          \_assignment: , line:261:11, endln:261:28
            |vpiParent:
            \_begin: (work@simple_spi_top), line:260:7, endln:267:10
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:261:23, endln:261:28
              |vpiDecompile:2'b00
              |vpiSize:2
              |BIN:00
              |vpiConstType:3
            |vpiLhs:
            \_ref_obj: (work@simple_spi_top.state), line:261:11, endln:261:16
              |vpiParent:
              \_assignment: , line:261:11, endln:261:28
              |vpiName:state
              |vpiFullName:work@simple_spi_top.state
              |vpiActual:
              \_logic_net: (work@simple_spi_top.state), line:114:13, endln:114:18
            |vpiDelayControl:
            \_delay_control: , line:261:20, endln:261:22
              |vpiParent:
              \_assignment: , line:261:11, endln:261:28
              |#1
          |vpiStmt:
          \_assignment: , line:262:11, endln:262:27
            |vpiParent:
            \_begin: (work@simple_spi_top), line:260:7, endln:267:10
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:262:23, endln:262:27
              |vpiDecompile:3'h0
              |vpiSize:3
              |HEX:0
              |vpiConstType:5
            |vpiLhs:
            \_ref_obj: (work@simple_spi_top.bcnt), line:262:11, endln:262:15
              |vpiParent:
              \_assignment: , line:262:11, endln:262:27
              |vpiName:bcnt
              |vpiFullName:work@simple_spi_top.bcnt
              |vpiActual:
              \_logic_net: (work@simple_spi_top.bcnt), line:115:13, endln:115:17
            |vpiDelayControl:
            \_delay_control: , line:262:20, endln:262:22
              |vpiParent:
              \_assignment: , line:262:11, endln:262:27
              |#1
          |vpiStmt:
          \_assignment: , line:263:11, endln:263:28
            |vpiParent:
            \_begin: (work@simple_spi_top), line:260:7, endln:267:10
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:263:23, endln:263:28
              |vpiDecompile:8'h00
              |vpiSize:8
              |HEX:00
              |vpiConstType:5
            |vpiLhs:
            \_ref_obj: (work@simple_spi_top.treg), line:263:11, endln:263:15
              |vpiParent:
              \_assignment: , line:263:11, endln:263:28
              |vpiName:treg
              |vpiFullName:work@simple_spi_top.treg
              |vpiActual:
              \_logic_net: (work@simple_spi_top.treg), line:102:14, endln:102:18
            |vpiDelayControl:
            \_delay_control: , line:263:20, endln:263:22
              |vpiParent:
              \_assignment: , line:263:11, endln:263:28
              |#1
          |vpiStmt:
          \_assignment: , line:264:11, endln:264:27
            |vpiParent:
            \_begin: (work@simple_spi_top), line:260:7, endln:267:10
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:264:23, endln:264:27
              |vpiDecompile:1'b0
              |vpiSize:1
              |BIN:0
              |vpiConstType:3
            |vpiLhs:
            \_ref_obj: (work@simple_spi_top.wfre), line:264:11, endln:264:15
              |vpiParent:
              \_assignment: , line:264:11, endln:264:27
              |vpiName:wfre
              |vpiFullName:work@simple_spi_top.wfre
              |vpiActual:
              \_logic_net: (work@simple_spi_top.wfre), line:106:14, endln:106:18
            |vpiDelayControl:
            \_delay_control: , line:264:20, endln:264:22
              |vpiParent:
              \_assignment: , line:264:11, endln:264:27
              |#1
          |vpiStmt:
          \_assignment: , line:265:11, endln:265:27
            |vpiParent:
            \_begin: (work@simple_spi_top), line:260:7, endln:267:10
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:265:23, endln:265:27
              |vpiDecompile:1'b0
              |vpiSize:1
              |BIN:0
              |vpiConstType:3
            |vpiLhs:
            \_ref_obj: (work@simple_spi_top.rfwe), line:265:11, endln:265:15
              |vpiParent:
              \_assignment: , line:265:11, endln:265:27
              |vpiName:rfwe
              |vpiFullName:work@simple_spi_top.rfwe
              |vpiActual:
              \_logic_net: (work@simple_spi_top.rfwe), line:106:20, endln:106:24
            |vpiDelayControl:
            \_delay_control: , line:265:20, endln:265:22
              |vpiParent:
              \_assignment: , line:265:11, endln:265:27
              |#1
          |vpiStmt:
          \_assignment: , line:266:11, endln:266:27
            |vpiParent:
            \_begin: (work@simple_spi_top), line:260:7, endln:267:10
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:266:23, endln:266:27
              |vpiDecompile:1'b0
              |vpiSize:1
              |BIN:0
              |vpiConstType:3
            |vpiLhs:
            \_ref_obj: (work@simple_spi_top.sck_o), line:266:11, endln:266:16
              |vpiParent:
              \_assignment: , line:266:11, endln:266:27
              |vpiName:sck_o
              |vpiFullName:work@simple_spi_top.sck_o
              |vpiActual:
              \_logic_net: (work@simple_spi_top.sck_o), line:91:21, endln:91:26
            |vpiDelayControl:
            \_delay_control: , line:266:20, endln:266:22
              |vpiParent:
              \_assignment: , line:266:11, endln:266:27
              |#1
        |vpiElseStmt:
        \_begin: (work@simple_spi_top), line:269:7, endln:310:10
          |vpiParent:
          \_if_else: , line:259:5, endln:310:10
          |vpiFullName:work@simple_spi_top
          |vpiStmt:
          \_assignment: , line:270:10, endln:270:25
            |vpiParent:
            \_begin: (work@simple_spi_top), line:269:7, endln:310:10
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:270:21, endln:270:25
              |vpiDecompile:1'b0
              |vpiSize:1
              |BIN:0
              |vpiConstType:3
            |vpiLhs:
            \_ref_obj: (work@simple_spi_top.wfre), line:270:10, endln:270:14
              |vpiParent:
              \_assignment: , line:270:10, endln:270:25
              |vpiName:wfre
              |vpiFullName:work@simple_spi_top.wfre
              |vpiActual:
              \_logic_net: (work@simple_spi_top.wfre), line:106:14, endln:106:18
            |vpiDelayControl:
            \_delay_control: , line:270:18, endln:270:20
              |vpiParent:
              \_assignment: , line:270:10, endln:270:25
              |#1
          |vpiStmt:
          \_assignment: , line:271:10, endln:271:25
            |vpiParent:
            \_begin: (work@simple_spi_top), line:269:7, endln:310:10
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:271:21, endln:271:25
              |vpiDecompile:1'b0
              |vpiSize:1
              |BIN:0
              |vpiConstType:3
            |vpiLhs:
            \_ref_obj: (work@simple_spi_top.rfwe), line:271:10, endln:271:14
              |vpiParent:
              \_assignment: , line:271:10, endln:271:25
              |vpiName:rfwe
              |vpiFullName:work@simple_spi_top.rfwe
              |vpiActual:
              \_logic_net: (work@simple_spi_top.rfwe), line:106:20, endln:106:24
            |vpiDelayControl:
            \_delay_control: , line:271:18, endln:271:20
              |vpiParent:
              \_assignment: , line:271:10, endln:271:25
              |#1
          |vpiStmt:
          \_case_stmt: , line:273:10, endln:309:17
            |vpiParent:
            \_begin: (work@simple_spi_top), line:269:7, endln:310:10
            |vpiCaseType:1
            |vpiCondition:
            \_ref_obj: (work@simple_spi_top.state), line:273:16, endln:273:21
              |vpiParent:
              \_begin: (work@simple_spi_top), line:269:7, endln:310:10
              |vpiName:state
              |vpiFullName:work@simple_spi_top.state
              |vpiActual:
              \_logic_net: (work@simple_spi_top.state), line:114:13, endln:114:18
            |vpiCaseItem:
            \_case_item: , line:274:12, endln:285:18
              |vpiParent:
              \_case_stmt: , line:273:10, endln:309:17
              |vpiExpr:
              \_constant: , line:274:12, endln:274:17
                |vpiParent:
                \_case_item: , line:274:12, endln:285:18
                |vpiDecompile:2'b00
                |vpiSize:2
                |BIN:00
                |vpiConstType:3
              |vpiStmt:
              \_begin: (work@simple_spi_top), line:275:15, endln:285:18
                |vpiParent:
                \_case_item: , line:274:12, endln:285:18
                |vpiFullName:work@simple_spi_top
                |vpiStmt:
                \_assignment: , line:276:19, endln:276:35
                  |vpiParent:
                  \_begin: (work@simple_spi_top), line:275:15, endln:285:18
                  |vpiOpType:82
                  |vpiRhs:
                  \_constant: , line:276:31, endln:276:35
                    |vpiDecompile:3'h7
                    |vpiSize:3
                    |HEX:7
                    |vpiConstType:5
                  |vpiLhs:
                  \_ref_obj: (work@simple_spi_top.bcnt), line:276:19, endln:276:23
                    |vpiParent:
                    \_assignment: , line:276:19, endln:276:35
                    |vpiName:bcnt
                    |vpiFullName:work@simple_spi_top.bcnt
                    |vpiActual:
                    \_logic_net: (work@simple_spi_top.bcnt), line:115:13, endln:115:17
                  |vpiDelayControl:
                  \_delay_control: , line:276:28, endln:276:30
                    |vpiParent:
                    \_assignment: , line:276:19, endln:276:35
                    |#1
                |vpiStmt:
                \_assignment: , line:277:19, endln:277:37
                  |vpiParent:
                  \_begin: (work@simple_spi_top), line:275:15, endln:285:18
                  |vpiOpType:82
                  |vpiRhs:
                  \_ref_obj: (work@simple_spi_top.wfdout), line:277:31, endln:277:37
                    |vpiParent:
                    \_assignment: , line:277:19, endln:277:37
                    |vpiName:wfdout
                    |vpiFullName:work@simple_spi_top.wfdout
                    |vpiActual:
                    \_logic_net: (work@simple_spi_top.wfdout), line:108:14, endln:108:20
                  |vpiLhs:
                  \_ref_obj: (work@simple_spi_top.treg), line:277:19, endln:277:23
                    |vpiParent:
                    \_assignment: , line:277:19, endln:277:37
                    |vpiName:treg
                    |vpiFullName:work@simple_spi_top.treg
                    |vpiActual:
                    \_logic_net: (work@simple_spi_top.treg), line:102:14, endln:102:18
                  |vpiDelayControl:
                  \_delay_control: , line:277:28, endln:277:30
                    |vpiParent:
                    \_assignment: , line:277:19, endln:277:37
                    |#1
                |vpiStmt:
                \_assignment: , line:278:19, endln:278:35
                  |vpiParent:
                  \_begin: (work@simple_spi_top), line:275:15, endln:285:18
                  |vpiOpType:82
                  |vpiRhs:
                  \_ref_obj: (work@simple_spi_top.cpol), line:278:31, endln:278:35
                    |vpiParent:
                    \_assignment: , line:278:19, endln:278:35
                    |vpiName:cpol
                    |vpiFullName:work@simple_spi_top.cpol
                    |vpiActual:
                    \_logic_net: (work@simple_spi_top.cpol), line:166:14, endln:166:18
                  |vpiLhs:
                  \_ref_obj: (work@simple_spi_top.sck_o), line:278:19, endln:278:24
                    |vpiParent:
                    \_assignment: , line:278:19, endln:278:35
                    |vpiName:sck_o
                    |vpiFullName:work@simple_spi_top.sck_o
                    |vpiActual:
                    \_logic_net: (work@simple_spi_top.sck_o), line:91:21, endln:91:26
                  |vpiDelayControl:
                  \_delay_control: , line:278:28, endln:278:30
                    |vpiParent:
                    \_assignment: , line:278:19, endln:278:35
                    |#1
                |vpiStmt:
                \_if_stmt: , line:280:19, endln:284:22
                  |vpiParent:
                  \_begin: (work@simple_spi_top), line:275:15, endln:285:18
                  |vpiCondition:
                  \_operation: , line:280:23, endln:280:31
                    |vpiParent:
                    \_begin: (work@simple_spi_top), line:275:15, endln:285:18
                    |vpiOpType:4
                    |vpiOperand:
                    \_ref_obj: (work@simple_spi_top.wfempty), line:280:24, endln:280:31
                      |vpiParent:
                      \_operation: , line:280:23, endln:280:31
                      |vpiName:wfempty
                      |vpiFullName:work@simple_spi_top.wfempty
                      |vpiActual:
                      \_logic_net: (work@simple_spi_top.wfempty), line:109:28, endln:109:35
                  |vpiStmt:
                  \_begin: (work@simple_spi_top), line:280:33, endln:284:22
                    |vpiParent:
                    \_if_stmt: , line:280:19, endln:284:22
                    |vpiFullName:work@simple_spi_top
                    |vpiStmt:
                    \_assignment: , line:281:21, endln:281:37
                      |vpiParent:
                      \_begin: (work@simple_spi_top), line:280:33, endln:284:22
                      |vpiOpType:82
                      |vpiRhs:
                      \_constant: , line:281:33, endln:281:37
                        |vpiDecompile:1'b1
                        |vpiSize:1
                        |BIN:1
                        |vpiConstType:3
                      |vpiLhs:
                      \_ref_obj: (work@simple_spi_top.wfre), line:281:21, endln:281:25
                        |vpiParent:
                        \_assignment: , line:281:21, endln:281:37
                        |vpiName:wfre
                        |vpiFullName:work@simple_spi_top.wfre
                        |vpiActual:
                        \_logic_net: (work@simple_spi_top.wfre), line:106:14, endln:106:18
                      |vpiDelayControl:
                      \_delay_control: , line:281:30, endln:281:32
                        |vpiParent:
                        \_assignment: , line:281:21, endln:281:37
                        |#1
                    |vpiStmt:
                    \_assignment: , line:282:21, endln:282:38
                      |vpiParent:
                      \_begin: (work@simple_spi_top), line:280:33, endln:284:22
                      |vpiOpType:82
                      |vpiRhs:
                      \_constant: , line:282:33, endln:282:38
                        |vpiDecompile:2'b01
                        |vpiSize:2
                        |BIN:01
                        |vpiConstType:3
                      |vpiLhs:
                      \_ref_obj: (work@simple_spi_top.state), line:282:21, endln:282:26
                        |vpiParent:
                        \_assignment: , line:282:21, endln:282:38
                        |vpiName:state
                        |vpiFullName:work@simple_spi_top.state
                        |vpiActual:
                        \_logic_net: (work@simple_spi_top.state), line:114:13, endln:114:18
                      |vpiDelayControl:
                      \_delay_control: , line:282:30, endln:282:32
                        |vpiParent:
                        \_assignment: , line:282:21, endln:282:38
                        |#1
                    |vpiStmt:
                    \_if_stmt: , line:283:21, endln:283:50
                      |vpiParent:
                      \_begin: (work@simple_spi_top), line:280:33, endln:284:22
                      |vpiCondition:
                      \_ref_obj: (work@simple_spi_top.cpha), line:283:25, endln:283:29
                        |vpiParent:
                        \_begin: (work@simple_spi_top), line:280:33, endln:284:22
                        |vpiName:cpha
                        |vpiFullName:work@simple_spi_top.cpha
                        |vpiActual:
                        \_logic_net: (work@simple_spi_top.cpha), line:167:14, endln:167:18
                      |vpiStmt:
                      \_assignment: , line:283:31, endln:283:49
                        |vpiParent:
                        \_if_stmt: , line:283:21, endln:283:50
                        |vpiOpType:82
                        |vpiRhs:
                        \_operation: , line:283:43, endln:283:49
                          |vpiParent:
                          \_assignment: , line:283:31, endln:283:49
                          |vpiOpType:4
                          |vpiOperand:
                          \_ref_obj: (work@simple_spi_top.sck_o), line:283:44, endln:283:49
                            |vpiParent:
                            \_operation: , line:283:43, endln:283:49
                            |vpiName:sck_o
                            |vpiFullName:work@simple_spi_top.sck_o
                            |vpiActual:
                            \_logic_net: (work@simple_spi_top.sck_o), line:91:21, endln:91:26
                        |vpiLhs:
                        \_ref_obj: (work@simple_spi_top.sck_o), line:283:31, endln:283:36
                          |vpiParent:
                          \_assignment: , line:283:31, endln:283:49
                          |vpiName:sck_o
                          |vpiFullName:work@simple_spi_top.sck_o
                          |vpiActual:
                          \_logic_net: (work@simple_spi_top.sck_o), line:91:21, endln:91:26
                        |vpiDelayControl:
                        \_delay_control: , line:283:40, endln:283:42
                          |vpiParent:
                          \_assignment: , line:283:31, endln:283:49
                          |#1
            |vpiCaseItem:
            \_case_item: , line:287:12, endln:291:18
              |vpiParent:
              \_case_stmt: , line:273:10, endln:309:17
              |vpiExpr:
              \_constant: , line:287:12, endln:287:17
                |vpiParent:
                \_case_item: , line:287:12, endln:291:18
                |vpiDecompile:2'b01
                |vpiSize:2
                |BIN:01
                |vpiConstType:3
              |vpiStmt:
              \_if_stmt: , line:288:15, endln:291:18
                |vpiParent:
                \_case_item: , line:287:12, endln:291:18
                |vpiCondition:
                \_ref_obj: (work@simple_spi_top.ena), line:288:19, endln:288:22
                  |vpiParent:
                  \_case_item: , line:287:12, endln:291:18
                  |vpiName:ena
                  |vpiFullName:work@simple_spi_top.ena
                  |vpiActual:
                  \_logic_net: (work@simple_spi_top.ena), line:255:8, endln:255:11
                |vpiStmt:
                \_begin: (work@simple_spi_top), line:288:24, endln:291:18
                  |vpiParent:
                  \_if_stmt: , line:288:15, endln:291:18
                  |vpiFullName:work@simple_spi_top
                  |vpiStmt:
                  \_assignment: , line:289:17, endln:289:37
                    |vpiParent:
                    \_begin: (work@simple_spi_top), line:288:24, endln:291:18
                    |vpiOpType:82
                    |vpiRhs:
                    \_operation: , line:289:31, endln:289:37
                      |vpiParent:
                      \_assignment: , line:289:17, endln:289:37
                      |vpiOpType:4
                      |vpiOperand:
                      \_ref_obj: (work@simple_spi_top.sck_o), line:289:32, endln:289:37
                        |vpiParent:
                        \_operation: , line:289:31, endln:289:37
                        |vpiName:sck_o
                        |vpiFullName:work@simple_spi_top.sck_o
                        |vpiActual:
                        \_logic_net: (work@simple_spi_top.sck_o), line:91:21, endln:91:26
                    |vpiLhs:
                    \_ref_obj: (work@simple_spi_top.sck_o), line:289:17, endln:289:22
                      |vpiParent:
                      \_assignment: , line:289:17, endln:289:37
                      |vpiName:sck_o
                      |vpiFullName:work@simple_spi_top.sck_o
                      |vpiActual:
                      \_logic_net: (work@simple_spi_top.sck_o), line:91:21, endln:91:26
                    |vpiDelayControl:
                    \_delay_control: , line:289:28, endln:289:30
                      |vpiParent:
                      \_assignment: , line:289:17, endln:289:37
                      |#1
                  |vpiStmt:
                  \_assignment: , line:290:17, endln:290:36
                    |vpiParent:
                    \_begin: (work@simple_spi_top), line:288:24, endln:291:18
                    |vpiOpType:82
                    |vpiRhs:
                    \_constant: , line:290:31, endln:290:36
                      |vpiDecompile:2'b11
                      |vpiSize:2
                      |BIN:11
                      |vpiConstType:3
                    |vpiLhs:
                    \_ref_obj: (work@simple_spi_top.state), line:290:17, endln:290:22
                      |vpiParent:
                      \_assignment: , line:290:17, endln:290:36
                      |vpiName:state
                      |vpiFullName:work@simple_spi_top.state
                      |vpiActual:
                      \_logic_net: (work@simple_spi_top.state), line:114:13, endln:114:18
                    |vpiDelayControl:
                    \_delay_control: , line:290:28, endln:290:30
                      |vpiParent:
                      \_assignment: , line:290:17, endln:290:36
                      |#1
            |vpiCaseItem:
            \_case_item: , line:293:12, endln:306:18
              |vpiParent:
              \_case_stmt: , line:273:10, endln:309:17
              |vpiExpr:
              \_constant: , line:293:12, endln:293:17
                |vpiParent:
                \_case_item: , line:293:12, endln:306:18
                |vpiDecompile:2'b11
                |vpiSize:2
                |BIN:11
                |vpiConstType:3
              |vpiStmt:
              \_if_stmt: , line:294:15, endln:306:18
                |vpiParent:
                \_case_item: , line:293:12, endln:306:18
                |vpiCondition:
                \_ref_obj: (work@simple_spi_top.ena), line:294:19, endln:294:22
                  |vpiParent:
                  \_case_item: , line:293:12, endln:306:18
                  |vpiName:ena
                  |vpiFullName:work@simple_spi_top.ena
                  |vpiActual:
                  \_logic_net: (work@simple_spi_top.ena), line:255:8, endln:255:11
                |vpiStmt:
                \_begin: (work@simple_spi_top), line:294:24, endln:306:18
                  |vpiParent:
                  \_if_stmt: , line:294:15, endln:306:18
                  |vpiFullName:work@simple_spi_top
                  |vpiStmt:
                  \_assignment: , line:295:17, endln:295:47
                    |vpiParent:
                    \_begin: (work@simple_spi_top), line:294:24, endln:306:18
                    |vpiOpType:82
                    |vpiRhs:
                    \_operation: , line:295:28, endln:295:47
                      |vpiParent:
                      \_assignment: , line:295:17, endln:295:47
                      |vpiOpType:33
                      |vpiOperand:
                      \_part_select: treg (work@simple_spi_top.treg), line:295:29, endln:295:38
                        |vpiParent:
                        \_operation: , line:295:28, endln:295:47
                        |vpiName:treg
                        |vpiFullName:work@simple_spi_top.treg
                        |vpiDefName:treg
                        |vpiConstantSelect:1
                        |vpiLeftRange:
                        \_constant: , line:295:34, endln:295:35
                          |vpiDecompile:6
                          |vpiSize:64
                          |UINT:6
                          |vpiConstType:9
                        |vpiRightRange:
                        \_constant: , line:295:36, endln:295:37
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                      |vpiOperand:
                      \_ref_obj: (work@simple_spi_top.miso_i), line:295:40, endln:295:46
                        |vpiParent:
                        \_operation: , line:295:28, endln:295:47
                        |vpiName:miso_i
                        |vpiFullName:work@simple_spi_top.miso_i
                        |vpiActual:
                        \_logic_net: (work@simple_spi_top.miso_i), line:93:21, endln:93:27
                    |vpiLhs:
                    \_ref_obj: (work@simple_spi_top.treg), line:295:17, endln:295:21
                      |vpiParent:
                      \_assignment: , line:295:17, endln:295:47
                      |vpiName:treg
                      |vpiFullName:work@simple_spi_top.treg
                      |vpiActual:
                      \_logic_net: (work@simple_spi_top.treg), line:102:14, endln:102:18
                    |vpiDelayControl:
                    \_delay_control: , line:295:25, endln:295:27
                      |vpiParent:
                      \_assignment: , line:295:17, endln:295:47
                      |#1
                  |vpiStmt:
                  \_assignment: , line:296:17, endln:296:38
                    |vpiParent:
                    \_begin: (work@simple_spi_top), line:294:24, endln:306:18
                    |vpiOpType:82
                    |vpiRhs:
                    \_operation: , line:296:33, endln:296:38
                      |vpiParent:
                      \_assignment: , line:296:17, endln:296:38
                      |vpiOpType:1
                      |vpiOperand:
                      \_constant: , line:296:34, endln:296:38
                        |vpiDecompile:3'h1
                        |vpiSize:3
                        |HEX:1
                        |vpiConstType:5
                    |vpiLhs:
                    \_ref_obj: (work@simple_spi_top.bcnt), line:296:17, endln:296:21
                      |vpiParent:
                      \_assignment: , line:296:17, endln:296:38
                      |vpiName:bcnt
                      |vpiFullName:work@simple_spi_top.bcnt
                      |vpiActual:
                      \_logic_net: (work@simple_spi_top.bcnt), line:115:13, endln:115:17
                    |vpiDelayControl:
                    \_delay_control: , line:296:25, endln:296:32
                      |vpiParent:
                      \_assignment: , line:296:17, endln:296:38
                      |#1
                  |vpiStmt:
                  \_if_else: , line:298:17, endln:305:20
                    |vpiParent:
                    \_begin: (work@simple_spi_top), line:294:24, endln:306:18
                    |vpiCondition:
                    \_operation: , line:298:21, endln:298:27
                      |vpiParent:
                      \_begin: (work@simple_spi_top), line:294:24, endln:306:18
                      |vpiOpType:8
                      |vpiOperand:
                      \_ref_obj: (work@simple_spi_top.bcnt), line:298:23, endln:298:27
                        |vpiParent:
                        \_operation: , line:298:21, endln:298:27
                        |vpiName:bcnt
                        |vpiFullName:work@simple_spi_top.bcnt
                        |vpiActual:
                        \_logic_net: (work@simple_spi_top.bcnt), line:115:13, endln:115:17
                    |vpiStmt:
                    \_begin: (work@simple_spi_top), line:298:29, endln:302:20
                      |vpiParent:
                      \_if_else: , line:298:17, endln:305:20
                      |vpiFullName:work@simple_spi_top
                      |vpiStmt:
                      \_assignment: , line:299:19, endln:299:36
                        |vpiParent:
                        \_begin: (work@simple_spi_top), line:298:29, endln:302:20
                        |vpiOpType:82
                        |vpiRhs:
                        \_constant: , line:299:31, endln:299:36
                          |vpiDecompile:2'b00
                          |vpiSize:2
                          |BIN:00
                          |vpiConstType:3
                        |vpiLhs:
                        \_ref_obj: (work@simple_spi_top.state), line:299:19, endln:299:24
                          |vpiParent:
                          \_assignment: , line:299:19, endln:299:36
                          |vpiName:state
                          |vpiFullName:work@simple_spi_top.state
                          |vpiActual:
                          \_logic_net: (work@simple_spi_top.state), line:114:13, endln:114:18
                        |vpiDelayControl:
                        \_delay_control: , line:299:28, endln:299:30
                          |vpiParent:
                          \_assignment: , line:299:19, endln:299:36
                          |#1
                      |vpiStmt:
                      \_assignment: , line:300:19, endln:300:35
                        |vpiParent:
                        \_begin: (work@simple_spi_top), line:298:29, endln:302:20
                        |vpiOpType:82
                        |vpiRhs:
                        \_ref_obj: (work@simple_spi_top.cpol), line:300:31, endln:300:35
                          |vpiParent:
                          \_assignment: , line:300:19, endln:300:35
                          |vpiName:cpol
                          |vpiFullName:work@simple_spi_top.cpol
                          |vpiActual:
                          \_logic_net: (work@simple_spi_top.cpol), line:166:14, endln:166:18
                        |vpiLhs:
                        \_ref_obj: (work@simple_spi_top.sck_o), line:300:19, endln:300:24
                          |vpiParent:
                          \_assignment: , line:300:19, endln:300:35
                          |vpiName:sck_o
                          |vpiFullName:work@simple_spi_top.sck_o
                          |vpiActual:
                          \_logic_net: (work@simple_spi_top.sck_o), line:91:21, endln:91:26
                        |vpiDelayControl:
                        \_delay_control: , line:300:28, endln:300:30
                          |vpiParent:
                          \_assignment: , line:300:19, endln:300:35
                          |#1
                      |vpiStmt:
                      \_assignment: , line:301:19, endln:301:35
                        |vpiParent:
                        \_begin: (work@simple_spi_top), line:298:29, endln:302:20
                        |vpiOpType:82
                        |vpiRhs:
                        \_constant: , line:301:31, endln:301:35
                          |vpiDecompile:1'b1
                          |vpiSize:1
                          |BIN:1
                          |vpiConstType:3
                        |vpiLhs:
                        \_ref_obj: (work@simple_spi_top.rfwe), line:301:19, endln:301:23
                          |vpiParent:
                          \_assignment: , line:301:19, endln:301:35
                          |vpiName:rfwe
                          |vpiFullName:work@simple_spi_top.rfwe
                          |vpiActual:
                          \_logic_net: (work@simple_spi_top.rfwe), line:106:20, endln:106:24
                        |vpiDelayControl:
                        \_delay_control: , line:301:28, endln:301:30
                          |vpiParent:
                          \_assignment: , line:301:19, endln:301:35
                          |#1
                    |vpiElseStmt:
                    \_begin: (work@simple_spi_top), line:302:26, endln:305:20
                      |vpiParent:
                      \_if_else: , line:298:17, endln:305:20
                      |vpiFullName:work@simple_spi_top
                      |vpiStmt:
                      \_assignment: , line:303:19, endln:303:36
                        |vpiParent:
                        \_begin: (work@simple_spi_top), line:302:26, endln:305:20
                        |vpiOpType:82
                        |vpiRhs:
                        \_constant: , line:303:31, endln:303:36
                          |vpiDecompile:2'b01
                          |vpiSize:2
                          |BIN:01
                          |vpiConstType:3
                        |vpiLhs:
                        \_ref_obj: (work@simple_spi_top.state), line:303:19, endln:303:24
                          |vpiParent:
                          \_assignment: , line:303:19, endln:303:36
                          |vpiName:state
                          |vpiFullName:work@simple_spi_top.state
                          |vpiActual:
                          \_logic_net: (work@simple_spi_top.state), line:114:13, endln:114:18
                        |vpiDelayControl:
                        \_delay_control: , line:303:28, endln:303:30
                          |vpiParent:
                          \_assignment: , line:303:19, endln:303:36
                          |#1
                      |vpiStmt:
                      \_assignment: , line:304:19, endln:304:37
                        |vpiParent:
                        \_begin: (work@simple_spi_top), line:302:26, endln:305:20
                        |vpiOpType:82
                        |vpiRhs:
                        \_operation: , line:304:31, endln:304:37
                          |vpiParent:
                          \_assignment: , line:304:19, endln:304:37
                          |vpiOpType:4
                          |vpiOperand:
                          \_ref_obj: (work@simple_spi_top.sck_o), line:304:32, endln:304:37
                            |vpiParent:
                            \_operation: , line:304:31, endln:304:37
                            |vpiName:sck_o
                            |vpiFullName:work@simple_spi_top.sck_o
                            |vpiActual:
                            \_logic_net: (work@simple_spi_top.sck_o), line:91:21, endln:91:26
                        |vpiLhs:
                        \_ref_obj: (work@simple_spi_top.sck_o), line:304:19, endln:304:24
                          |vpiParent:
                          \_assignment: , line:304:19, endln:304:37
                          |vpiName:sck_o
                          |vpiFullName:work@simple_spi_top.sck_o
                          |vpiActual:
                          \_logic_net: (work@simple_spi_top.sck_o), line:91:21, endln:91:26
                        |vpiDelayControl:
                        \_delay_control: , line:304:28, endln:304:30
                          |vpiParent:
                          \_assignment: , line:304:19, endln:304:37
                          |#1
            |vpiCaseItem:
            \_case_item: , line:308:12, endln:308:37
              |vpiParent:
              \_case_stmt: , line:273:10, endln:309:17
              |vpiExpr:
              \_constant: , line:308:12, endln:308:17
                |vpiParent:
                \_case_item: , line:308:12, endln:308:37
                |vpiDecompile:2'b10
                |vpiSize:2
                |BIN:10
                |vpiConstType:3
              |vpiStmt:
              \_assignment: , line:308:19, endln:308:36
                |vpiParent:
                \_case_item: , line:308:12, endln:308:37
                |vpiOpType:82
                |vpiRhs:
                \_constant: , line:308:31, endln:308:36
                  |vpiDecompile:2'b00
                  |vpiSize:2
                  |BIN:00
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@simple_spi_top.state), line:308:19, endln:308:24
                  |vpiParent:
                  \_assignment: , line:308:19, endln:308:36
                  |vpiName:state
                  |vpiFullName:work@simple_spi_top.state
                  |vpiActual:
                  \_logic_net: (work@simple_spi_top.state), line:114:13, endln:114:18
                |vpiDelayControl:
                \_delay_control: , line:308:28, endln:308:30
                  |vpiParent:
                  \_assignment: , line:308:19, endln:308:36
                  |#1
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:317:3, endln:324:25
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiStmt:
    \_event_control: , line:317:10, endln:317:26
      |vpiParent:
      \_always: , line:317:3, endln:324:25
      |vpiCondition:
      \_operation: , line:317:12, endln:317:25
        |vpiParent:
        \_event_control: , line:317:10, endln:317:26
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@simple_spi_top.clk_i), line:317:20, endln:317:25
          |vpiParent:
          \_operation: , line:317:12, endln:317:25
          |vpiName:clk_i
          |vpiFullName:work@simple_spi_top.clk_i
          |vpiActual:
          \_logic_net: (work@simple_spi_top.clk_i), line:79:21, endln:79:26
      |vpiStmt:
      \_if_else: , line:318:5, endln:324:25
        |vpiParent:
        \_event_control: , line:317:10, endln:317:26
        |vpiCondition:
        \_operation: , line:318:9, endln:318:13
          |vpiParent:
          \_event_control: , line:317:10, endln:317:26
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (work@simple_spi_top.spe), line:318:10, endln:318:13
            |vpiParent:
            \_operation: , line:318:9, endln:318:13
            |vpiName:spe
            |vpiFullName:work@simple_spi_top.spe
            |vpiActual:
            \_logic_net: (work@simple_spi_top.spe), line:163:14, endln:163:17
        |vpiStmt:
        \_assignment: , line:319:7, endln:319:22
          |vpiParent:
          \_if_else: , line:318:5, endln:324:25
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@simple_spi_top.icnt), line:319:18, endln:319:22
            |vpiParent:
            \_assignment: , line:319:7, endln:319:22
            |vpiName:icnt
            |vpiFullName:work@simple_spi_top.icnt
            |vpiActual:
            \_logic_net: (work@simple_spi_top.icnt), line:171:14, endln:171:18
          |vpiLhs:
          \_ref_obj: (work@simple_spi_top.tcnt), line:319:7, endln:319:11
            |vpiParent:
            \_assignment: , line:319:7, endln:319:22
            |vpiName:tcnt
            |vpiFullName:work@simple_spi_top.tcnt
            |vpiActual:
            \_logic_net: (work@simple_spi_top.tcnt), line:316:13, endln:316:17
          |vpiDelayControl:
          \_delay_control: , line:319:15, endln:319:17
            |vpiParent:
            \_assignment: , line:319:7, endln:319:22
            |#1
        |vpiElseStmt:
        \_if_stmt: , line:320:10, endln:324:25
          |vpiParent:
          \_if_else: , line:318:5, endln:324:25
          |vpiCondition:
          \_ref_obj: (work@simple_spi_top.rfwe), line:320:14, endln:320:18
            |vpiParent:
            \_if_else: , line:318:5, endln:324:25
            |vpiName:rfwe
            |vpiFullName:work@simple_spi_top.rfwe
            |vpiActual:
            \_logic_net: (work@simple_spi_top.rfwe), line:106:20, endln:106:24
          |vpiStmt:
          \_if_else: , line:321:7, endln:324:25
            |vpiParent:
            \_if_stmt: , line:320:10, endln:324:25
            |vpiCondition:
            \_operation: , line:321:11, endln:321:16
              |vpiParent:
              \_if_stmt: , line:320:10, endln:324:25
              |vpiOpType:7
              |vpiOperand:
              \_ref_obj: (work@simple_spi_top.tcnt), line:321:12, endln:321:16
                |vpiParent:
                \_operation: , line:321:11, endln:321:16
                |vpiName:tcnt
                |vpiFullName:work@simple_spi_top.tcnt
                |vpiActual:
                \_logic_net: (work@simple_spi_top.tcnt), line:316:13, endln:316:17
            |vpiStmt:
            \_assignment: , line:322:9, endln:322:31
              |vpiParent:
              \_if_else: , line:321:7, endln:324:25
              |vpiOpType:82
              |vpiRhs:
              \_operation: , line:322:25, endln:322:31
                |vpiParent:
                \_assignment: , line:322:9, endln:322:31
                |vpiOpType:1
                |vpiOperand:
                \_constant: , line:322:27, endln:322:31
                  |vpiDecompile:2'h1
                  |vpiSize:2
                  |HEX:1
                  |vpiConstType:5
              |vpiLhs:
              \_ref_obj: (work@simple_spi_top.tcnt), line:322:9, endln:322:13
                |vpiParent:
                \_assignment: , line:322:9, endln:322:31
                |vpiName:tcnt
                |vpiFullName:work@simple_spi_top.tcnt
                |vpiActual:
                \_logic_net: (work@simple_spi_top.tcnt), line:316:13, endln:316:17
              |vpiDelayControl:
              \_delay_control: , line:322:17, endln:322:24
                |vpiParent:
                \_assignment: , line:322:9, endln:322:31
                |#1
            |vpiElseStmt:
            \_assignment: , line:324:9, endln:324:24
              |vpiParent:
              \_if_else: , line:321:7, endln:324:25
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@simple_spi_top.icnt), line:324:20, endln:324:24
                |vpiParent:
                \_assignment: , line:324:9, endln:324:24
                |vpiName:icnt
                |vpiFullName:work@simple_spi_top.icnt
                |vpiActual:
                \_logic_net: (work@simple_spi_top.icnt), line:171:14, endln:171:18
              |vpiLhs:
              \_ref_obj: (work@simple_spi_top.tcnt), line:324:9, endln:324:13
                |vpiParent:
                \_assignment: , line:324:9, endln:324:24
                |vpiName:tcnt
                |vpiFullName:work@simple_spi_top.tcnt
                |vpiActual:
                \_logic_net: (work@simple_spi_top.tcnt), line:316:13, endln:316:17
              |vpiDelayControl:
              \_delay_control: , line:324:17, endln:324:19
                |vpiParent:
                \_assignment: , line:324:9, endln:324:24
                |#1
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:139:10, endln:139:58
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiRhs:
    \_operation: , line:139:17, endln:139:58
      |vpiParent:
      \_cont_assign: , line:139:10, endln:139:58
      |vpiOpType:28
      |vpiOperand:
      \_operation: , line:139:17, endln:139:50
        |vpiParent:
        \_operation: , line:139:17, endln:139:58
        |vpiOpType:28
        |vpiOperand:
        \_operation: , line:139:17, endln:139:42
          |vpiParent:
          \_operation: , line:139:17, endln:139:50
          |vpiOpType:28
          |vpiOperand:
          \_ref_obj: (work@simple_spi_top.wb_acc), line:139:17, endln:139:23
            |vpiParent:
            \_operation: , line:139:17, endln:139:42
            |vpiName:wb_acc
            |vpiFullName:work@simple_spi_top.wb_acc
            |vpiActual:
            \_logic_net: (work@simple_spi_top.wb_acc), line:119:8, endln:119:14
          |vpiOperand:
          \_operation: , line:139:27, endln:139:41
            |vpiParent:
            \_operation: , line:139:17, endln:139:42
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@simple_spi_top.adr_i), line:139:27, endln:139:32
              |vpiParent:
              \_operation: , line:139:27, endln:139:41
              |vpiName:adr_i
              |vpiFullName:work@simple_spi_top.adr_i
              |vpiActual:
              \_logic_net: (work@simple_spi_top.adr_i), line:83:21, endln:83:26
            |vpiOperand:
            \_constant: , line:139:36, endln:139:41
              |vpiParent:
              \_operation: , line:139:27, endln:139:41
              |vpiDecompile:2'b10
              |vpiSize:2
              |BIN:10
              |vpiConstType:3
        |vpiOperand:
        \_ref_obj: (work@simple_spi_top.ack_o), line:139:45, endln:139:50
          |vpiParent:
          \_operation: , line:139:17, endln:139:50
          |vpiName:ack_o
          |vpiFullName:work@simple_spi_top.ack_o
          |vpiActual:
          \_logic_net: (work@simple_spi_top.ack_o), line:87:21, endln:87:26
      |vpiOperand:
      \_ref_obj: (work@simple_spi_top.we_i), line:139:54, endln:139:58
        |vpiParent:
        \_operation: , line:139:17, endln:139:58
        |vpiName:we_i
        |vpiFullName:work@simple_spi_top.we_i
        |vpiActual:
        \_logic_net: (work@simple_spi_top.we_i), line:84:21, endln:84:25
    |vpiLhs:
    \_ref_obj: (work@simple_spi_top.wfwe), line:139:10, endln:139:14
      |vpiParent:
      \_cont_assign: , line:139:10, endln:139:58
      |vpiName:wfwe
      |vpiFullName:work@simple_spi_top.wfwe
      |vpiActual:
      \_logic_net: (work@simple_spi_top.wfwe), line:109:14, endln:109:18
  |vpiContAssign:
  \_cont_assign: , line:140:10, endln:140:30
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiRhs:
    \_operation: , line:140:17, endln:140:30
      |vpiParent:
      \_cont_assign: , line:140:10, endln:140:30
      |vpiOpType:28
      |vpiOperand:
      \_ref_obj: (work@simple_spi_top.wfwe), line:140:17, endln:140:21
        |vpiParent:
        \_operation: , line:140:17, endln:140:30
        |vpiName:wfwe
        |vpiFullName:work@simple_spi_top.wfwe
        |vpiActual:
        \_logic_net: (work@simple_spi_top.wfwe), line:109:14, endln:109:18
      |vpiOperand:
      \_ref_obj: (work@simple_spi_top.wffull), line:140:24, endln:140:30
        |vpiParent:
        \_operation: , line:140:17, endln:140:30
        |vpiName:wffull
        |vpiFullName:work@simple_spi_top.wffull
        |vpiActual:
        \_logic_net: (work@simple_spi_top.wffull), line:109:20, endln:109:26
    |vpiLhs:
    \_ref_obj: (work@simple_spi_top.wfov), line:140:10, endln:140:14
      |vpiParent:
      \_cont_assign: , line:140:10, endln:140:30
      |vpiName:wfov
      |vpiFullName:work@simple_spi_top.wfov
      |vpiActual:
      \_logic_net: (work@simple_spi_top.wfov), line:113:13, endln:113:17
  |vpiContAssign:
  \_cont_assign: , line:152:10, endln:152:58
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiRhs:
    \_operation: , line:152:17, endln:152:58
      |vpiParent:
      \_cont_assign: , line:152:10, endln:152:58
      |vpiOpType:28
      |vpiOperand:
      \_operation: , line:152:17, endln:152:50
        |vpiParent:
        \_operation: , line:152:17, endln:152:58
        |vpiOpType:28
        |vpiOperand:
        \_operation: , line:152:17, endln:152:42
          |vpiParent:
          \_operation: , line:152:17, endln:152:50
          |vpiOpType:28
          |vpiOperand:
          \_ref_obj: (work@simple_spi_top.wb_acc), line:152:17, endln:152:23
            |vpiParent:
            \_operation: , line:152:17, endln:152:42
            |vpiName:wb_acc
            |vpiFullName:work@simple_spi_top.wb_acc
            |vpiActual:
            \_logic_net: (work@simple_spi_top.wb_acc), line:119:8, endln:119:14
          |vpiOperand:
          \_operation: , line:152:27, endln:152:41
            |vpiParent:
            \_operation: , line:152:17, endln:152:42
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@simple_spi_top.adr_i), line:152:27, endln:152:32
              |vpiParent:
              \_operation: , line:152:27, endln:152:41
              |vpiName:adr_i
              |vpiFullName:work@simple_spi_top.adr_i
              |vpiActual:
              \_logic_net: (work@simple_spi_top.adr_i), line:83:21, endln:83:26
            |vpiOperand:
            \_constant: , line:152:36, endln:152:41
              |vpiParent:
              \_operation: , line:152:27, endln:152:41
              |vpiDecompile:2'b10
              |vpiSize:2
              |BIN:10
              |vpiConstType:3
        |vpiOperand:
        \_ref_obj: (work@simple_spi_top.ack_o), line:152:45, endln:152:50
          |vpiParent:
          \_operation: , line:152:17, endln:152:50
          |vpiName:ack_o
          |vpiFullName:work@simple_spi_top.ack_o
          |vpiActual:
          \_logic_net: (work@simple_spi_top.ack_o), line:87:21, endln:87:26
      |vpiOperand:
      \_operation: , line:152:53, endln:152:58
        |vpiParent:
        \_operation: , line:152:17, endln:152:58
        |vpiOpType:4
        |vpiOperand:
        \_ref_obj: (work@simple_spi_top.we_i), line:152:54, endln:152:58
          |vpiParent:
          \_operation: , line:152:53, endln:152:58
          |vpiName:we_i
          |vpiFullName:work@simple_spi_top.we_i
          |vpiActual:
          \_logic_net: (work@simple_spi_top.we_i), line:84:21, endln:84:25
    |vpiLhs:
    \_ref_obj: (work@simple_spi_top.rfre), line:152:10, endln:152:14
      |vpiParent:
      \_cont_assign: , line:152:10, endln:152:58
      |vpiName:rfre
      |vpiFullName:work@simple_spi_top.rfre
      |vpiActual:
      \_logic_net: (work@simple_spi_top.rfre), line:107:14, endln:107:18
  |vpiContAssign:
  \_cont_assign: , line:193:10, endln:193:26
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiRhs:
    \_ref_obj: (work@simple_spi_top.spif), line:193:22, endln:193:26
      |vpiParent:
      \_cont_assign: , line:193:10, endln:193:26
      |vpiName:spif
      |vpiFullName:work@simple_spi_top.spif
      |vpiActual:
      \_logic_net: (work@simple_spi_top.spif), line:179:7, endln:179:11
    |vpiLhs:
    \_bit_select: (work@simple_spi_top.spsr), line:193:10, endln:193:17
      |vpiParent:
      \_cont_assign: , line:193:10, endln:193:26
      |vpiName:spsr
      |vpiFullName:work@simple_spi_top.spsr
      |vpiIndex:
      \_constant: , line:193:15, endln:193:16
        |vpiParent:
        \_bit_select: (work@simple_spi_top.spsr), line:193:10, endln:193:17
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:194:10, endln:194:26
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiRhs:
    \_ref_obj: (work@simple_spi_top.wcol), line:194:22, endln:194:26
      |vpiParent:
      \_cont_assign: , line:194:10, endln:194:26
      |vpiName:wcol
      |vpiFullName:work@simple_spi_top.wcol
      |vpiActual:
      \_logic_net: (work@simple_spi_top.wcol), line:186:7, endln:186:11
    |vpiLhs:
    \_bit_select: (work@simple_spi_top.spsr), line:194:10, endln:194:17
      |vpiParent:
      \_cont_assign: , line:194:10, endln:194:26
      |vpiName:spsr
      |vpiFullName:work@simple_spi_top.spsr
      |vpiIndex:
      \_constant: , line:194:15, endln:194:16
        |vpiParent:
        \_bit_select: (work@simple_spi_top.spsr), line:194:10, endln:194:17
        |vpiDecompile:6
        |vpiSize:64
        |UINT:6
        |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:195:10, endln:195:27
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiRhs:
    \_constant: , line:195:22, endln:195:27
      |vpiParent:
      \_cont_assign: , line:195:10, endln:195:27
      |vpiDecompile:2'b00
      |vpiSize:2
      |BIN:00
      |vpiConstType:3
    |vpiLhs:
    \_part_select: spsr (work@simple_spi_top.spsr), line:195:10, endln:195:19
      |vpiParent:
      \_cont_assign: , line:195:10, endln:195:27
      |vpiName:spsr
      |vpiFullName:work@simple_spi_top.spsr
      |vpiDefName:spsr
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_constant: , line:195:15, endln:195:16
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:195:17, endln:195:18
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:196:10, endln:196:28
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiRhs:
    \_ref_obj: (work@simple_spi_top.wffull), line:196:22, endln:196:28
      |vpiParent:
      \_cont_assign: , line:196:10, endln:196:28
      |vpiName:wffull
      |vpiFullName:work@simple_spi_top.wffull
      |vpiActual:
      \_logic_net: (work@simple_spi_top.wffull), line:109:20, endln:109:26
    |vpiLhs:
    \_bit_select: (work@simple_spi_top.spsr), line:196:10, endln:196:17
      |vpiParent:
      \_cont_assign: , line:196:10, endln:196:28
      |vpiName:spsr
      |vpiFullName:work@simple_spi_top.spsr
      |vpiIndex:
      \_constant: , line:196:15, endln:196:16
        |vpiParent:
        \_bit_select: (work@simple_spi_top.spsr), line:196:10, endln:196:17
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:197:10, endln:197:29
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiRhs:
    \_ref_obj: (work@simple_spi_top.wfempty), line:197:22, endln:197:29
      |vpiParent:
      \_cont_assign: , line:197:10, endln:197:29
      |vpiName:wfempty
      |vpiFullName:work@simple_spi_top.wfempty
      |vpiActual:
      \_logic_net: (work@simple_spi_top.wfempty), line:109:28, endln:109:35
    |vpiLhs:
    \_bit_select: (work@simple_spi_top.spsr), line:197:10, endln:197:17
      |vpiParent:
      \_cont_assign: , line:197:10, endln:197:29
      |vpiName:spsr
      |vpiFullName:work@simple_spi_top.spsr
      |vpiIndex:
      \_constant: , line:197:15, endln:197:16
        |vpiParent:
        \_bit_select: (work@simple_spi_top.spsr), line:197:10, endln:197:17
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:198:10, endln:198:28
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiRhs:
    \_ref_obj: (work@simple_spi_top.rffull), line:198:22, endln:198:28
      |vpiParent:
      \_cont_assign: , line:198:10, endln:198:28
      |vpiName:rffull
      |vpiFullName:work@simple_spi_top.rffull
      |vpiActual:
      \_logic_net: (work@simple_spi_top.rffull), line:107:20, endln:107:26
    |vpiLhs:
    \_bit_select: (work@simple_spi_top.spsr), line:198:10, endln:198:17
      |vpiParent:
      \_cont_assign: , line:198:10, endln:198:28
      |vpiName:spsr
      |vpiFullName:work@simple_spi_top.spsr
      |vpiIndex:
      \_constant: , line:198:15, endln:198:16
        |vpiParent:
        \_bit_select: (work@simple_spi_top.spsr), line:198:10, endln:198:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:199:10, endln:199:29
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiRhs:
    \_ref_obj: (work@simple_spi_top.rfempty), line:199:22, endln:199:29
      |vpiParent:
      \_cont_assign: , line:199:10, endln:199:29
      |vpiName:rfempty
      |vpiFullName:work@simple_spi_top.rfempty
      |vpiActual:
      \_logic_net: (work@simple_spi_top.rfempty), line:107:28, endln:107:35
    |vpiLhs:
    \_bit_select: (work@simple_spi_top.spsr), line:199:10, endln:199:17
      |vpiParent:
      \_cont_assign: , line:199:10, endln:199:29
      |vpiName:spsr
      |vpiFullName:work@simple_spi_top.spsr
      |vpiIndex:
      \_constant: , line:199:15, endln:199:16
        |vpiParent:
        \_bit_select: (work@simple_spi_top.spsr), line:199:10, endln:199:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:312:10, endln:312:26
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiRhs:
    \_bit_select: (work@simple_spi_top.treg), line:312:24, endln:312:25
      |vpiParent:
      \_cont_assign: , line:312:10, endln:312:26
      |vpiName:treg
      |vpiFullName:work@simple_spi_top.treg
      |vpiIndex:
      \_constant: , line:312:24, endln:312:25
        |vpiParent:
        \_bit_select: (work@simple_spi_top.treg), line:312:24, endln:312:25
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@simple_spi_top.mosi_o), line:312:10, endln:312:16
      |vpiParent:
      \_cont_assign: , line:312:10, endln:312:26
      |vpiName:mosi_o
      |vpiFullName:work@simple_spi_top.mosi_o
      |vpiActual:
      \_logic_net: (work@simple_spi_top.mosi_o), line:92:21, endln:92:27
  |vpiContAssign:
  \_cont_assign: , line:326:10, endln:326:30
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiRhs:
    \_operation: , line:326:17, endln:326:30
      |vpiParent:
      \_cont_assign: , line:326:10, endln:326:30
      |vpiOpType:28
      |vpiOperand:
      \_operation: , line:326:17, endln:326:23
        |vpiParent:
        \_operation: , line:326:17, endln:326:30
        |vpiOpType:8
        |vpiOperand:
        \_ref_obj: (work@simple_spi_top.tcnt), line:326:19, endln:326:23
          |vpiParent:
          \_operation: , line:326:17, endln:326:23
          |vpiName:tcnt
          |vpiFullName:work@simple_spi_top.tcnt
          |vpiActual:
          \_logic_net: (work@simple_spi_top.tcnt), line:316:13, endln:316:17
      |vpiOperand:
      \_ref_obj: (work@simple_spi_top.rfwe), line:326:26, endln:326:30
        |vpiParent:
        \_operation: , line:326:17, endln:326:30
        |vpiName:rfwe
        |vpiFullName:work@simple_spi_top.rfwe
        |vpiActual:
        \_logic_net: (work@simple_spi_top.rfwe), line:106:20, endln:106:24
    |vpiLhs:
    \_ref_obj: (work@simple_spi_top.tirq), line:326:10, endln:326:14
      |vpiParent:
      \_cont_assign: , line:326:10, endln:326:30
      |vpiName:tirq
      |vpiFullName:work@simple_spi_top.tirq
      |vpiActual:
      \_logic_net: (work@simple_spi_top.tirq), line:112:13, endln:112:17
  |vpiRefModule:
  \_ref_module: work@fifo4 (rfifo), line:209:3, endln:209:8
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiName:rfifo
    |vpiDefName:work@fifo4
    |vpiActual:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiPort:
    \_port: (clk), line:210:2, endln:210:20
      |vpiParent:
      \_ref_module: work@fifo4 (rfifo), line:209:3, endln:209:8
      |vpiName:clk
      |vpiHighConn:
      \_ref_obj: (work@simple_spi_top.rfifo.clk.clk_i), line:210:11, endln:210:16
        |vpiParent:
        \_port: (clk), line:210:2, endln:210:20
        |vpiName:clk_i
        |vpiFullName:work@simple_spi_top.rfifo.clk.clk_i
        |vpiActual:
        \_logic_net: (work@simple_spi_top.clk_i), line:79:21, endln:79:26
    |vpiPort:
    \_port: (rst), line:211:2, endln:211:20
      |vpiParent:
      \_ref_module: work@fifo4 (rfifo), line:209:3, endln:209:8
      |vpiName:rst
      |vpiHighConn:
      \_ref_obj: (work@simple_spi_top.rfifo.rst.rst_i), line:211:11, endln:211:16
        |vpiParent:
        \_port: (rst), line:211:2, endln:211:20
        |vpiName:rst_i
        |vpiFullName:work@simple_spi_top.rfifo.rst.rst_i
        |vpiActual:
        \_logic_net: (work@simple_spi_top.rst_i), line:80:21, endln:80:26
    |vpiPort:
    \_port: (clr), line:212:2, endln:212:20
      |vpiParent:
      \_ref_module: work@fifo4 (rfifo), line:209:3, endln:209:8
      |vpiName:clr
      |vpiHighConn:
      \_operation: , line:212:11, endln:212:15
        |vpiParent:
        \_port: (clr), line:212:2, endln:212:20
        |vpiOpType:4
        |vpiOperand:
        \_ref_obj: (work@simple_spi_top.rfifo.clr.spe), line:212:12, endln:212:15
          |vpiParent:
          \_operation: , line:212:11, endln:212:15
          |vpiName:spe
          |vpiFullName:work@simple_spi_top.rfifo.clr.spe
          |vpiActual:
          \_logic_net: (work@simple_spi_top.spe), line:163:14, endln:163:17
    |vpiPort:
    \_port: (din), line:213:2, endln:213:20
      |vpiParent:
      \_ref_module: work@fifo4 (rfifo), line:209:3, endln:209:8
      |vpiName:din
      |vpiHighConn:
      \_ref_obj: (work@simple_spi_top.rfifo.din.treg), line:213:11, endln:213:15
        |vpiParent:
        \_port: (din), line:213:2, endln:213:20
        |vpiName:treg
        |vpiFullName:work@simple_spi_top.rfifo.din.treg
        |vpiActual:
        \_logic_net: (work@simple_spi_top.treg), line:102:14, endln:102:18
    |vpiPort:
    \_port: (we), line:214:2, endln:214:20
      |vpiParent:
      \_ref_module: work@fifo4 (rfifo), line:209:3, endln:209:8
      |vpiName:we
      |vpiHighConn:
      \_ref_obj: (work@simple_spi_top.rfifo.we.rfwe), line:214:11, endln:214:15
        |vpiParent:
        \_port: (we), line:214:2, endln:214:20
        |vpiName:rfwe
        |vpiFullName:work@simple_spi_top.rfifo.we.rfwe
        |vpiActual:
        \_logic_net: (work@simple_spi_top.rfwe), line:106:20, endln:106:24
    |vpiPort:
    \_port: (dout), line:215:2, endln:215:20
      |vpiParent:
      \_ref_module: work@fifo4 (rfifo), line:209:3, endln:209:8
      |vpiName:dout
      |vpiHighConn:
      \_ref_obj: (work@simple_spi_top.rfifo.dout.rfdout), line:215:11, endln:215:17
        |vpiParent:
        \_port: (dout), line:215:2, endln:215:20
        |vpiName:rfdout
        |vpiFullName:work@simple_spi_top.rfifo.dout.rfdout
        |vpiActual:
        \_logic_net: (work@simple_spi_top.rfdout), line:105:14, endln:105:20
    |vpiPort:
    \_port: (re), line:216:2, endln:216:20
      |vpiParent:
      \_ref_module: work@fifo4 (rfifo), line:209:3, endln:209:8
      |vpiName:re
      |vpiHighConn:
      \_ref_obj: (work@simple_spi_top.rfifo.re.rfre), line:216:11, endln:216:15
        |vpiParent:
        \_port: (re), line:216:2, endln:216:20
        |vpiName:rfre
        |vpiFullName:work@simple_spi_top.rfifo.re.rfre
        |vpiActual:
        \_logic_net: (work@simple_spi_top.rfre), line:107:14, endln:107:18
    |vpiPort:
    \_port: (full), line:217:2, endln:217:20
      |vpiParent:
      \_ref_module: work@fifo4 (rfifo), line:209:3, endln:209:8
      |vpiName:full
      |vpiHighConn:
      \_ref_obj: (work@simple_spi_top.rfifo.full.rffull), line:217:11, endln:217:17
        |vpiParent:
        \_port: (full), line:217:2, endln:217:20
        |vpiName:rffull
        |vpiFullName:work@simple_spi_top.rfifo.full.rffull
        |vpiActual:
        \_logic_net: (work@simple_spi_top.rffull), line:107:20, endln:107:26
    |vpiPort:
    \_port: (empty), line:218:2, endln:218:20
      |vpiParent:
      \_ref_module: work@fifo4 (rfifo), line:209:3, endln:209:8
      |vpiName:empty
      |vpiHighConn:
      \_ref_obj: (work@simple_spi_top.rfifo.empty.rfempty), line:218:11, endln:218:18
        |vpiParent:
        \_port: (empty), line:218:2, endln:218:20
        |vpiName:rfempty
        |vpiFullName:work@simple_spi_top.rfifo.empty.rfempty
        |vpiActual:
        \_logic_net: (work@simple_spi_top.rfempty), line:107:28, endln:107:35
  |vpiRefModule:
  \_ref_module: work@fifo4 (wfifo), line:220:3, endln:220:8
    |vpiParent:
    \_module_inst: work@simple_spi_top (work@simple_spi_top), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v, line:77:1, endln:328:10
    |vpiName:wfifo
    |vpiDefName:work@fifo4
    |vpiActual:
    \_module_inst: work@fifo4 (work@fifo4), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v, line:62:1, endln:134:10
    |vpiPort:
    \_port: (clk), line:221:2, endln:221:20
      |vpiParent:
      \_ref_module: work@fifo4 (wfifo), line:220:3, endln:220:8
      |vpiName:clk
      |vpiHighConn:
      \_ref_obj: (work@simple_spi_top.wfifo.clk.clk_i), line:221:11, endln:221:16
        |vpiParent:
        \_port: (clk), line:221:2, endln:221:20
        |vpiName:clk_i
        |vpiFullName:work@simple_spi_top.wfifo.clk.clk_i
        |vpiActual:
        \_logic_net: (work@simple_spi_top.clk_i), line:79:21, endln:79:26
    |vpiPort:
    \_port: (rst), line:222:2, endln:222:20
      |vpiParent:
      \_ref_module: work@fifo4 (wfifo), line:220:3, endln:220:8
      |vpiName:rst
      |vpiHighConn:
      \_ref_obj: (work@simple_spi_top.wfifo.rst.rst_i), line:222:11, endln:222:16
        |vpiParent:
        \_port: (rst), line:222:2, endln:222:20
        |vpiName:rst_i
        |vpiFullName:work@simple_spi_top.wfifo.rst.rst_i
        |vpiActual:
        \_logic_net: (work@simple_spi_top.rst_i), line:80:21, endln:80:26
    |vpiPort:
    \_port: (clr), line:223:2, endln:223:20
      |vpiParent:
      \_ref_module: work@fifo4 (wfifo), line:220:3, endln:220:8
      |vpiName:clr
      |vpiHighConn:
      \_operation: , line:223:11, endln:223:15
        |vpiParent:
        \_port: (clr), line:223:2, endln:223:20
        |vpiOpType:4
        |vpiOperand:
        \_ref_obj: (work@simple_spi_top.wfifo.clr.spe), line:223:12, endln:223:15
          |vpiParent:
          \_operation: , line:223:11, endln:223:15
          |vpiName:spe
          |vpiFullName:work@simple_spi_top.wfifo.clr.spe
          |vpiActual:
          \_logic_net: (work@simple_spi_top.spe), line:163:14, endln:163:17
    |vpiPort:
    \_port: (din), line:224:2, endln:224:20
      |vpiParent:
      \_ref_module: work@fifo4 (wfifo), line:220:3, endln:220:8
      |vpiName:din
      |vpiHighConn:
      \_ref_obj: (work@simple_spi_top.wfifo.din.dat_i), line:224:11, endln:224:16
        |vpiParent:
        \_port: (din), line:224:2, endln:224:20
        |vpiName:dat_i
        |vpiFullName:work@simple_spi_top.wfifo.din.dat_i
        |vpiActual:
        \_logic_net: (work@simple_spi_top.dat_i), line:85:21, endln:85:26
    |vpiPort:
    \_port: (we), line:225:2, endln:225:20
      |vpiParent:
      \_ref_module: work@fifo4 (wfifo), line:220:3, endln:220:8
      |vpiName:we
      |vpiHighConn:
      \_ref_obj: (work@simple_spi_top.wfifo.we.wfwe), line:225:11, endln:225:15
        |vpiParent:
        \_port: (we), line:225:2, endln:225:20
        |vpiName:wfwe
        |vpiFullName:work@simple_spi_top.wfifo.we.wfwe
        |vpiActual:
        \_logic_net: (work@simple_spi_top.wfwe), line:109:14, endln:109:18
    |vpiPort:
    \_port: (dout), line:226:2, endln:226:20
      |vpiParent:
      \_ref_module: work@fifo4 (wfifo), line:220:3, endln:220:8
      |vpiName:dout
      |vpiHighConn:
      \_ref_obj: (work@simple_spi_top.wfifo.dout.wfdout), line:226:11, endln:226:17
        |vpiParent:
        \_port: (dout), line:226:2, endln:226:20
        |vpiName:wfdout
        |vpiFullName:work@simple_spi_top.wfifo.dout.wfdout
        |vpiActual:
        \_logic_net: (work@simple_spi_top.wfdout), line:108:14, endln:108:20
    |vpiPort:
    \_port: (re), line:227:2, endln:227:20
      |vpiParent:
      \_ref_module: work@fifo4 (wfifo), line:220:3, endln:220:8
      |vpiName:re
      |vpiHighConn:
      \_ref_obj: (work@simple_spi_top.wfifo.re.wfre), line:227:11, endln:227:15
        |vpiParent:
        \_port: (re), line:227:2, endln:227:20
        |vpiName:wfre
        |vpiFullName:work@simple_spi_top.wfifo.re.wfre
        |vpiActual:
        \_logic_net: (work@simple_spi_top.wfre), line:106:14, endln:106:18
    |vpiPort:
    \_port: (full), line:228:2, endln:228:20
      |vpiParent:
      \_ref_module: work@fifo4 (wfifo), line:220:3, endln:220:8
      |vpiName:full
      |vpiHighConn:
      \_ref_obj: (work@simple_spi_top.wfifo.full.wffull), line:228:11, endln:228:17
        |vpiParent:
        \_port: (full), line:228:2, endln:228:20
        |vpiName:wffull
        |vpiFullName:work@simple_spi_top.wfifo.full.wffull
        |vpiActual:
        \_logic_net: (work@simple_spi_top.wffull), line:109:20, endln:109:26
    |vpiPort:
    \_port: (empty), line:229:2, endln:229:20
      |vpiParent:
      \_ref_module: work@fifo4 (wfifo), line:220:3, endln:220:8
      |vpiName:empty
      |vpiHighConn:
      \_ref_obj: (work@simple_spi_top.wfifo.empty.wfempty), line:229:11, endln:229:18
        |vpiParent:
        \_port: (empty), line:229:2, endln:229:20
        |vpiName:wfempty
        |vpiFullName:work@simple_spi_top.wfifo.empty.wfempty
        |vpiActual:
        \_logic_net: (work@simple_spi_top.wfempty), line:109:28, endln:109:35
\_weaklyReferenced:
\_int_typespec: , line:64:1, endln:64:17
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/builtin.sv, line:1:3, endln:27:11
\_int_typespec: , line:3:19, endln:3:22
  |vpiSigned:1
\_int_typespec: , line:6:14, endln:6:17
  |vpiSigned:1
\_int_typespec: , line:18:14, endln:18:17
  |vpiSigned:1
\_int_typespec: , line:24:14, endln:24:17
  |vpiSigned:1
\_class_typespec: , line:34:21, endln:34:28
  |vpiClassDefn:
  \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/builtin.sv, line:30:3, endln:52:11
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@semaphore), file:${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/builtin.sv, line:55:3, endln:69:11
\_int_typespec: , line:57:18, endln:57:21
  |vpiSigned:1
\_int_typespec: , line:60:14, endln:60:17
  |vpiSigned:1
\_int_typespec: , line:63:14, endln:63:17
  |vpiSigned:1
\_int_typespec: , line:66:14, endln:66:17
  |vpiSigned:1
\_int_typespec: , line:66:26, endln:66:29
  |vpiSigned:1
\_logic_typespec: , line:66:8, endln:66:8
\_logic_typespec: , line:66:8, endln:66:8
\_logic_typespec: , line:67:8, endln:67:8
\_logic_typespec: , line:68:9, endln:68:15
  |vpiRange:
  \_range: , line:68:9, endln:68:15
    |vpiParent:
    \_logic_typespec: , line:68:9, endln:68:15
    |vpiLeftRange:
    \_ref_obj: (dw), line:68:10, endln:68:12
      |vpiParent:
      \_range: , line:68:9, endln:68:15
      |vpiName:dw
    |vpiRightRange:
    \_constant: , line:68:13, endln:68:14
      |vpiParent:
      \_range: , line:68:9, endln:68:15
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
\_logic_typespec: , line:69:8, endln:69:8
\_logic_typespec: , line:70:9, endln:70:15
  |vpiRange:
  \_range: , line:70:9, endln:70:15
    |vpiParent:
    \_logic_typespec: , line:70:9, endln:70:15
    |vpiLeftRange:
    \_ref_obj: (dw), line:70:10, endln:70:12
      |vpiParent:
      \_range: , line:70:9, endln:70:15
      |vpiName:dw
    |vpiRightRange:
    \_constant: , line:70:13, endln:70:14
      |vpiParent:
      \_range: , line:70:9, endln:70:15
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
\_logic_typespec: , line:71:8, endln:71:8
\_logic_typespec: , line:72:9, endln:72:9
\_logic_typespec: , line:72:9, endln:72:9
\_logic_typespec: , line:80:1, endln:80:24
  |vpiRange:
  \_range: , line:80:9, endln:80:15
    |vpiParent:
    \_logic_typespec: , line:80:1, endln:80:24
    |vpiLeftRange:
    \_ref_obj: (dw), line:80:10, endln:80:12
      |vpiParent:
      \_range: , line:80:9, endln:80:15
      |vpiName:dw
    |vpiRightRange:
    \_constant: , line:80:13, endln:80:14
      |vpiParent:
      \_range: , line:80:9, endln:80:15
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
\_logic_typespec: , line:81:1, endln:81:14
  |vpiRange:
  \_range: , line:81:9, endln:81:14
    |vpiParent:
    \_logic_typespec: , line:81:1, endln:81:14
    |vpiLeftRange:
    \_constant: , line:81:10, endln:81:11
      |vpiParent:
      \_range: , line:81:9, endln:81:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:81:12, endln:81:13
      |vpiParent:
      \_range: , line:81:9, endln:81:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:82:1, endln:82:14
  |vpiRange:
  \_range: , line:82:9, endln:82:14
    |vpiParent:
    \_logic_typespec: , line:82:1, endln:82:14
    |vpiLeftRange:
    \_constant: , line:82:10, endln:82:11
      |vpiParent:
      \_range: , line:82:9, endln:82:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:82:12, endln:82:13
      |vpiParent:
      \_range: , line:82:9, endln:82:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:83:1, endln:83:14
  |vpiRange:
  \_range: , line:83:9, endln:83:14
    |vpiParent:
    \_logic_typespec: , line:83:1, endln:83:14
    |vpiLeftRange:
    \_constant: , line:83:10, endln:83:11
      |vpiParent:
      \_range: , line:83:9, endln:83:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:83:12, endln:83:13
      |vpiParent:
      \_range: , line:83:9, endln:83:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:84:1, endln:84:14
  |vpiRange:
  \_range: , line:84:9, endln:84:14
    |vpiParent:
    \_logic_typespec: , line:84:1, endln:84:14
    |vpiLeftRange:
    \_constant: , line:84:10, endln:84:11
      |vpiParent:
      \_range: , line:84:9, endln:84:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:84:12, endln:84:13
      |vpiParent:
      \_range: , line:84:9, endln:84:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:85:1, endln:85:14
  |vpiRange:
  \_range: , line:85:9, endln:85:14
    |vpiParent:
    \_logic_typespec: , line:85:1, endln:85:14
    |vpiLeftRange:
    \_constant: , line:85:10, endln:85:11
      |vpiParent:
      \_range: , line:85:9, endln:85:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:85:12, endln:85:13
      |vpiParent:
      \_range: , line:85:9, endln:85:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:87:1, endln:87:4
\_logic_typespec: , line:79:10, endln:79:14
\_logic_typespec: , line:80:10, endln:80:14
\_logic_typespec: , line:81:10, endln:81:14
\_logic_typespec: , line:82:10, endln:82:14
\_logic_typespec: , line:83:10, endln:83:20
  |vpiRange:
  \_range: , line:83:15, endln:83:20
    |vpiParent:
    \_logic_typespec: , line:83:10, endln:83:20
    |vpiLeftRange:
    \_constant: , line:83:16, endln:83:17
      |vpiParent:
      \_range: , line:83:15, endln:83:20
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:83:18, endln:83:19
      |vpiParent:
      \_range: , line:83:15, endln:83:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:84:10, endln:84:14
\_logic_typespec: , line:85:10, endln:85:20
  |vpiRange:
  \_range: , line:85:15, endln:85:20
    |vpiParent:
    \_logic_typespec: , line:85:10, endln:85:20
    |vpiLeftRange:
    \_constant: , line:85:16, endln:85:17
      |vpiParent:
      \_range: , line:85:15, endln:85:20
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:85:18, endln:85:19
      |vpiParent:
      \_range: , line:85:15, endln:85:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:86:10, endln:86:20
  |vpiRange:
  \_range: , line:86:15, endln:86:20
    |vpiParent:
    \_logic_typespec: , line:86:10, endln:86:20
    |vpiLeftRange:
    \_constant: , line:86:16, endln:86:17
      |vpiParent:
      \_range: , line:86:15, endln:86:20
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:86:18, endln:86:19
      |vpiParent:
      \_range: , line:86:15, endln:86:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:87:10, endln:87:13
\_logic_typespec: , line:88:10, endln:88:13
\_logic_typespec: , line:91:10, endln:91:13
\_logic_typespec: , line:92:10, endln:92:14
\_logic_typespec: , line:93:10, endln:93:14
\_logic_typespec: , line:99:3, endln:99:13
  |vpiRange:
  \_range: , line:99:8, endln:99:13
    |vpiParent:
    \_logic_typespec: , line:99:3, endln:99:13
    |vpiLeftRange:
    \_constant: , line:99:9, endln:99:10
      |vpiParent:
      \_range: , line:99:8, endln:99:13
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:99:11, endln:99:12
      |vpiParent:
      \_range: , line:99:8, endln:99:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:100:3, endln:100:13
  |vpiRange:
  \_range: , line:100:8, endln:100:13
    |vpiParent:
    \_logic_typespec: , line:100:3, endln:100:13
    |vpiLeftRange:
    \_constant: , line:100:9, endln:100:10
      |vpiParent:
      \_range: , line:100:8, endln:100:13
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:100:11, endln:100:12
      |vpiParent:
      \_range: , line:100:8, endln:100:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:101:3, endln:101:13
  |vpiRange:
  \_range: , line:101:8, endln:101:13
    |vpiParent:
    \_logic_typespec: , line:101:3, endln:101:13
    |vpiLeftRange:
    \_constant: , line:101:9, endln:101:10
      |vpiParent:
      \_range: , line:101:8, endln:101:13
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:101:11, endln:101:12
      |vpiParent:
      \_range: , line:101:8, endln:101:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:102:3, endln:102:13
  |vpiRange:
  \_range: , line:102:8, endln:102:13
    |vpiParent:
    \_logic_typespec: , line:102:3, endln:102:13
    |vpiLeftRange:
    \_constant: , line:102:9, endln:102:10
      |vpiParent:
      \_range: , line:102:8, endln:102:13
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:102:11, endln:102:12
      |vpiParent:
      \_range: , line:102:8, endln:102:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:102:3, endln:102:13
  |vpiRange:
  \_range: , line:102:8, endln:102:13
    |vpiParent:
    \_logic_typespec: , line:102:3, endln:102:13
    |vpiLeftRange:
    \_constant: , line:102:9, endln:102:10
      |vpiParent:
      \_range: , line:102:8, endln:102:13
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:102:11, endln:102:12
      |vpiParent:
      \_range: , line:102:8, endln:102:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:105:3, endln:105:13
  |vpiRange:
  \_range: , line:105:8, endln:105:13
    |vpiParent:
    \_logic_typespec: , line:105:3, endln:105:13
    |vpiLeftRange:
    \_constant: , line:105:9, endln:105:10
      |vpiParent:
      \_range: , line:105:8, endln:105:13
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:105:11, endln:105:12
      |vpiParent:
      \_range: , line:105:8, endln:105:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:106:3, endln:106:6
\_logic_typespec: , line:106:3, endln:106:6
\_logic_typespec: , line:107:3, endln:107:7
\_logic_typespec: , line:107:3, endln:107:7
\_logic_typespec: , line:107:3, endln:107:7
\_logic_typespec: , line:108:3, endln:108:13
  |vpiRange:
  \_range: , line:108:8, endln:108:13
    |vpiParent:
    \_logic_typespec: , line:108:3, endln:108:13
    |vpiLeftRange:
    \_constant: , line:108:9, endln:108:10
      |vpiParent:
      \_range: , line:108:8, endln:108:13
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:108:11, endln:108:12
      |vpiParent:
      \_range: , line:108:8, endln:108:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:109:3, endln:109:7
\_logic_typespec: , line:109:3, endln:109:7
\_logic_typespec: , line:109:3, endln:109:7
\_logic_typespec: , line:112:3, endln:112:7
\_logic_typespec: , line:113:3, endln:113:7
\_logic_typespec: , line:114:3, endln:114:12
  |vpiRange:
  \_range: , line:114:7, endln:114:12
    |vpiParent:
    \_logic_typespec: , line:114:3, endln:114:12
    |vpiLeftRange:
    \_constant: , line:114:8, endln:114:9
      |vpiParent:
      \_range: , line:114:7, endln:114:12
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:114:10, endln:114:11
      |vpiParent:
      \_range: , line:114:7, endln:114:12
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:115:3, endln:115:12
  |vpiRange:
  \_range: , line:115:7, endln:115:12
    |vpiParent:
    \_logic_typespec: , line:115:3, endln:115:12
    |vpiLeftRange:
    \_constant: , line:115:8, endln:115:9
      |vpiParent:
      \_range: , line:115:7, endln:115:12
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:115:10, endln:115:11
      |vpiParent:
      \_range: , line:115:7, endln:115:12
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:119:3, endln:119:7
\_logic_typespec: , line:120:3, endln:120:7
\_logic_typespec: , line:162:3, endln:162:7
\_logic_typespec: , line:163:3, endln:163:7
\_logic_typespec: , line:164:3, endln:164:7
\_logic_typespec: , line:165:3, endln:165:7
\_logic_typespec: , line:166:3, endln:166:7
\_logic_typespec: , line:167:3, endln:167:7
\_logic_typespec: , line:168:3, endln:168:13
  |vpiRange:
  \_range: , line:168:8, endln:168:13
    |vpiParent:
    \_logic_typespec: , line:168:3, endln:168:13
    |vpiLeftRange:
    \_constant: , line:168:9, endln:168:10
      |vpiParent:
      \_range: , line:168:8, endln:168:13
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:168:11, endln:168:12
      |vpiParent:
      \_range: , line:168:8, endln:168:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:171:3, endln:171:13
  |vpiRange:
  \_range: , line:171:8, endln:171:13
    |vpiParent:
    \_logic_typespec: , line:171:3, endln:171:13
    |vpiLeftRange:
    \_constant: , line:171:9, endln:171:10
      |vpiParent:
      \_range: , line:171:8, endln:171:13
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:171:11, endln:171:12
      |vpiParent:
      \_range: , line:171:8, endln:171:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:172:3, endln:172:13
  |vpiRange:
  \_range: , line:172:8, endln:172:13
    |vpiParent:
    \_logic_typespec: , line:172:3, endln:172:13
    |vpiLeftRange:
    \_constant: , line:172:9, endln:172:10
      |vpiParent:
      \_range: , line:172:8, endln:172:13
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:172:11, endln:172:12
      |vpiParent:
      \_range: , line:172:8, endln:172:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:174:3, endln:174:13
  |vpiRange:
  \_range: , line:174:8, endln:174:13
    |vpiParent:
    \_logic_typespec: , line:174:3, endln:174:13
    |vpiLeftRange:
    \_constant: , line:174:9, endln:174:10
      |vpiParent:
      \_range: , line:174:8, endln:174:13
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:174:11, endln:174:12
      |vpiParent:
      \_range: , line:174:8, endln:174:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:177:3, endln:177:7
\_logic_typespec: , line:179:3, endln:179:6
\_logic_typespec: , line:186:3, endln:186:6
\_logic_typespec: , line:234:3, endln:234:13
  |vpiRange:
  \_range: , line:234:7, endln:234:13
    |vpiParent:
    \_logic_typespec: , line:234:3, endln:234:13
    |vpiLeftRange:
    \_constant: , line:234:8, endln:234:10
      |vpiParent:
      \_range: , line:234:7, endln:234:13
      |vpiDecompile:11
      |vpiSize:64
      |UINT:11
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:234:11, endln:234:12
      |vpiParent:
      \_range: , line:234:7, endln:234:13
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:255:3, endln:255:7
\_logic_typespec: , line:316:3, endln:316:12
  |vpiRange:
  \_range: , line:316:7, endln:316:12
    |vpiParent:
    \_logic_typespec: , line:316:3, endln:316:12
    |vpiLeftRange:
    \_constant: , line:316:8, endln:316:9
      |vpiParent:
      \_range: , line:316:7, endln:316:12
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:316:10, endln:316:11
      |vpiParent:
      \_range: , line:316:7, endln:316:12
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 1

============================== Begin Linting Results ==============================
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v:95:24: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v:97:24: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v:99:23: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v:105:24: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v:107:24: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v:109:23: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v:118:29: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v:126:19: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v:128:19: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v:130:32: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/fifo4.v:132:18: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:126:19: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:127:19: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:132:19: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:135:19: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:145:23: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:146:23: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:147:23: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:148:23: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:157:16: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:159:16: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:182:15: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:184:15: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:189:15: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:191:15: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:204:15: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:237:17: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:240:28: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:241:28: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:242:28: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:243:28: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:244:28: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:245:28: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:246:28: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:247:28: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:248:28: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:249:28: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:250:28: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:251:28: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:261:20: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:262:20: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:263:20: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:264:20: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:265:20: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:266:20: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:270:18: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:271:18: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:276:28: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:277:28: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:278:28: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:281:30: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:282:30: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:283:40: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:289:28: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:290:28: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:295:25: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:296:25: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:299:28: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:300:28: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:301:28: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:303:28: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:304:28: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:308:28: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:319:15: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:322:17: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/simple_spi/rtl/simple_spi_top.v:324:17: Non synthesizable construct,
============================== End Linting Results ==============================
