#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17bcc60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17bcdf0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x17c7b40 .functor NOT 1, L_0x17f2220, C4<0>, C4<0>, C4<0>;
L_0x17f1f80 .functor XOR 1, L_0x17f1e20, L_0x17f1ee0, C4<0>, C4<0>;
L_0x17f2110 .functor XOR 1, L_0x17f1f80, L_0x17f2040, C4<0>, C4<0>;
v0x17ee3d0_0 .net *"_ivl_10", 0 0, L_0x17f2040;  1 drivers
v0x17ee4d0_0 .net *"_ivl_12", 0 0, L_0x17f2110;  1 drivers
v0x17ee5b0_0 .net *"_ivl_2", 0 0, L_0x17f03c0;  1 drivers
v0x17ee670_0 .net *"_ivl_4", 0 0, L_0x17f1e20;  1 drivers
v0x17ee750_0 .net *"_ivl_6", 0 0, L_0x17f1ee0;  1 drivers
v0x17ee880_0 .net *"_ivl_8", 0 0, L_0x17f1f80;  1 drivers
v0x17ee960_0 .net "a", 0 0, v0x17eb370_0;  1 drivers
v0x17eea00_0 .net "b", 0 0, v0x17eb410_0;  1 drivers
v0x17eeaa0_0 .net "c", 0 0, v0x17eb4b0_0;  1 drivers
v0x17eeb40_0 .var "clk", 0 0;
v0x17eebe0_0 .net "d", 0 0, v0x17eb5f0_0;  1 drivers
v0x17eec80_0 .net "q_dut", 0 0, L_0x17f1b90;  1 drivers
v0x17eed20_0 .net "q_ref", 0 0, L_0x17c7bb0;  1 drivers
v0x17eedc0_0 .var/2u "stats1", 159 0;
v0x17eee60_0 .var/2u "strobe", 0 0;
v0x17eef00_0 .net "tb_match", 0 0, L_0x17f2220;  1 drivers
v0x17eefc0_0 .net "tb_mismatch", 0 0, L_0x17c7b40;  1 drivers
v0x17ef080_0 .net "wavedrom_enable", 0 0, v0x17eb6e0_0;  1 drivers
v0x17ef120_0 .net "wavedrom_title", 511 0, v0x17eb780_0;  1 drivers
L_0x17f03c0 .concat [ 1 0 0 0], L_0x17c7bb0;
L_0x17f1e20 .concat [ 1 0 0 0], L_0x17c7bb0;
L_0x17f1ee0 .concat [ 1 0 0 0], L_0x17f1b90;
L_0x17f2040 .concat [ 1 0 0 0], L_0x17c7bb0;
L_0x17f2220 .cmp/eeq 1, L_0x17f03c0, L_0x17f2110;
S_0x17bcf80 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x17bcdf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x17a8ea0 .functor OR 1, v0x17eb370_0, v0x17eb410_0, C4<0>, C4<0>;
L_0x17bd6e0 .functor OR 1, v0x17eb4b0_0, v0x17eb5f0_0, C4<0>, C4<0>;
L_0x17c7bb0 .functor AND 1, L_0x17a8ea0, L_0x17bd6e0, C4<1>, C4<1>;
v0x17c7db0_0 .net *"_ivl_0", 0 0, L_0x17a8ea0;  1 drivers
v0x17c7e50_0 .net *"_ivl_2", 0 0, L_0x17bd6e0;  1 drivers
v0x17a8ff0_0 .net "a", 0 0, v0x17eb370_0;  alias, 1 drivers
v0x17a9090_0 .net "b", 0 0, v0x17eb410_0;  alias, 1 drivers
v0x17ea7f0_0 .net "c", 0 0, v0x17eb4b0_0;  alias, 1 drivers
v0x17ea900_0 .net "d", 0 0, v0x17eb5f0_0;  alias, 1 drivers
v0x17ea9c0_0 .net "q", 0 0, L_0x17c7bb0;  alias, 1 drivers
S_0x17eab20 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x17bcdf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x17eb370_0 .var "a", 0 0;
v0x17eb410_0 .var "b", 0 0;
v0x17eb4b0_0 .var "c", 0 0;
v0x17eb550_0 .net "clk", 0 0, v0x17eeb40_0;  1 drivers
v0x17eb5f0_0 .var "d", 0 0;
v0x17eb6e0_0 .var "wavedrom_enable", 0 0;
v0x17eb780_0 .var "wavedrom_title", 511 0;
E_0x17b7c00/0 .event negedge, v0x17eb550_0;
E_0x17b7c00/1 .event posedge, v0x17eb550_0;
E_0x17b7c00 .event/or E_0x17b7c00/0, E_0x17b7c00/1;
E_0x17b7e50 .event posedge, v0x17eb550_0;
E_0x17a19f0 .event negedge, v0x17eb550_0;
S_0x17eae70 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x17eab20;
 .timescale -12 -12;
v0x17eb070_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17eb170 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x17eab20;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17eb8e0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x17bcdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x17ef450 .functor NOT 1, v0x17eb410_0, C4<0>, C4<0>, C4<0>;
L_0x17ef4e0 .functor AND 1, v0x17eb370_0, L_0x17ef450, C4<1>, C4<1>;
L_0x17ef570 .functor NOT 1, v0x17eb4b0_0, C4<0>, C4<0>, C4<0>;
L_0x17ef5e0 .functor AND 1, L_0x17ef4e0, L_0x17ef570, C4<1>, C4<1>;
L_0x17ef6d0 .functor AND 1, L_0x17ef5e0, v0x17eb5f0_0, C4<1>, C4<1>;
L_0x17ef790 .functor NOT 1, v0x17eb370_0, C4<0>, C4<0>, C4<0>;
L_0x17ef840 .functor AND 1, L_0x17ef790, v0x17eb410_0, C4<1>, C4<1>;
L_0x17ef900 .functor NOT 1, v0x17eb4b0_0, C4<0>, C4<0>, C4<0>;
L_0x17ef9c0 .functor AND 1, L_0x17ef840, L_0x17ef900, C4<1>, C4<1>;
L_0x17efad0 .functor AND 1, L_0x17ef9c0, v0x17eb5f0_0, C4<1>, C4<1>;
L_0x17efbf0 .functor OR 1, L_0x17ef6d0, L_0x17efad0, C4<0>, C4<0>;
L_0x17efcb0 .functor NOT 1, v0x17eb370_0, C4<0>, C4<0>, C4<0>;
L_0x17efd90 .functor AND 1, L_0x17efcb0, v0x17eb410_0, C4<1>, C4<1>;
L_0x17efe50 .functor AND 1, L_0x17efd90, v0x17eb4b0_0, C4<1>, C4<1>;
L_0x17efd20 .functor NOT 1, v0x17eb5f0_0, C4<0>, C4<0>, C4<0>;
L_0x17eff90 .functor AND 1, L_0x17efe50, L_0x17efd20, C4<1>, C4<1>;
L_0x17f0130 .functor OR 1, L_0x17efbf0, L_0x17eff90, C4<0>, C4<0>;
L_0x17f0240 .functor NOT 1, v0x17eb410_0, C4<0>, C4<0>, C4<0>;
L_0x17f0460 .functor AND 1, v0x17eb370_0, L_0x17f0240, C4<1>, C4<1>;
L_0x17f0630 .functor AND 1, L_0x17f0460, v0x17eb4b0_0, C4<1>, C4<1>;
L_0x17f08b0 .functor AND 1, L_0x17f0630, v0x17eb5f0_0, C4<1>, C4<1>;
L_0x17f0a80 .functor OR 1, L_0x17f0130, L_0x17f08b0, C4<0>, C4<0>;
L_0x17f0c50 .functor AND 1, v0x17eb370_0, v0x17eb410_0, C4<1>, C4<1>;
L_0x17f0cc0 .functor NOT 1, v0x17eb4b0_0, C4<0>, C4<0>, C4<0>;
L_0x17f0e00 .functor AND 1, L_0x17f0c50, L_0x17f0cc0, C4<1>, C4<1>;
L_0x17f0f10 .functor AND 1, L_0x17f0e00, v0x17eb5f0_0, C4<1>, C4<1>;
L_0x17f10b0 .functor OR 1, L_0x17f0a80, L_0x17f0f10, C4<0>, C4<0>;
L_0x17f11c0 .functor AND 1, v0x17eb370_0, v0x17eb410_0, C4<1>, C4<1>;
L_0x17f1320 .functor AND 1, L_0x17f11c0, v0x17eb4b0_0, C4<1>, C4<1>;
L_0x17f13e0 .functor NOT 1, v0x17eb5f0_0, C4<0>, C4<0>, C4<0>;
L_0x17f1550 .functor AND 1, L_0x17f1320, L_0x17f13e0, C4<1>, C4<1>;
L_0x17f1660 .functor OR 1, L_0x17f10b0, L_0x17f1550, C4<0>, C4<0>;
L_0x17f1880 .functor AND 1, v0x17eb370_0, v0x17eb410_0, C4<1>, C4<1>;
L_0x17f18f0 .functor AND 1, L_0x17f1880, v0x17eb4b0_0, C4<1>, C4<1>;
L_0x17f1ad0 .functor AND 1, L_0x17f18f0, v0x17eb5f0_0, C4<1>, C4<1>;
L_0x17f1b90 .functor OR 1, L_0x17f1660, L_0x17f1ad0, C4<0>, C4<0>;
v0x17ebbd0_0 .net *"_ivl_0", 0 0, L_0x17ef450;  1 drivers
v0x17ebcb0_0 .net *"_ivl_10", 0 0, L_0x17ef790;  1 drivers
v0x17ebd90_0 .net *"_ivl_12", 0 0, L_0x17ef840;  1 drivers
v0x17ebe80_0 .net *"_ivl_14", 0 0, L_0x17ef900;  1 drivers
v0x17ebf60_0 .net *"_ivl_16", 0 0, L_0x17ef9c0;  1 drivers
v0x17ec090_0 .net *"_ivl_18", 0 0, L_0x17efad0;  1 drivers
v0x17ec170_0 .net *"_ivl_2", 0 0, L_0x17ef4e0;  1 drivers
v0x17ec250_0 .net *"_ivl_20", 0 0, L_0x17efbf0;  1 drivers
v0x17ec330_0 .net *"_ivl_22", 0 0, L_0x17efcb0;  1 drivers
v0x17ec410_0 .net *"_ivl_24", 0 0, L_0x17efd90;  1 drivers
v0x17ec4f0_0 .net *"_ivl_26", 0 0, L_0x17efe50;  1 drivers
v0x17ec5d0_0 .net *"_ivl_28", 0 0, L_0x17efd20;  1 drivers
v0x17ec6b0_0 .net *"_ivl_30", 0 0, L_0x17eff90;  1 drivers
v0x17ec790_0 .net *"_ivl_32", 0 0, L_0x17f0130;  1 drivers
v0x17ec870_0 .net *"_ivl_34", 0 0, L_0x17f0240;  1 drivers
v0x17ec950_0 .net *"_ivl_36", 0 0, L_0x17f0460;  1 drivers
v0x17eca30_0 .net *"_ivl_38", 0 0, L_0x17f0630;  1 drivers
v0x17ecb10_0 .net *"_ivl_4", 0 0, L_0x17ef570;  1 drivers
v0x17ecbf0_0 .net *"_ivl_40", 0 0, L_0x17f08b0;  1 drivers
v0x17eccd0_0 .net *"_ivl_42", 0 0, L_0x17f0a80;  1 drivers
v0x17ecdb0_0 .net *"_ivl_44", 0 0, L_0x17f0c50;  1 drivers
v0x17ece90_0 .net *"_ivl_46", 0 0, L_0x17f0cc0;  1 drivers
v0x17ecf70_0 .net *"_ivl_48", 0 0, L_0x17f0e00;  1 drivers
v0x17ed050_0 .net *"_ivl_50", 0 0, L_0x17f0f10;  1 drivers
v0x17ed130_0 .net *"_ivl_52", 0 0, L_0x17f10b0;  1 drivers
v0x17ed210_0 .net *"_ivl_54", 0 0, L_0x17f11c0;  1 drivers
v0x17ed2f0_0 .net *"_ivl_56", 0 0, L_0x17f1320;  1 drivers
v0x17ed3d0_0 .net *"_ivl_58", 0 0, L_0x17f13e0;  1 drivers
v0x17ed4b0_0 .net *"_ivl_6", 0 0, L_0x17ef5e0;  1 drivers
v0x17ed590_0 .net *"_ivl_60", 0 0, L_0x17f1550;  1 drivers
v0x17ed670_0 .net *"_ivl_62", 0 0, L_0x17f1660;  1 drivers
v0x17ed750_0 .net *"_ivl_64", 0 0, L_0x17f1880;  1 drivers
v0x17ed830_0 .net *"_ivl_66", 0 0, L_0x17f18f0;  1 drivers
v0x17edb20_0 .net *"_ivl_68", 0 0, L_0x17f1ad0;  1 drivers
v0x17edc00_0 .net *"_ivl_8", 0 0, L_0x17ef6d0;  1 drivers
v0x17edce0_0 .net "a", 0 0, v0x17eb370_0;  alias, 1 drivers
v0x17edd80_0 .net "b", 0 0, v0x17eb410_0;  alias, 1 drivers
v0x17ede70_0 .net "c", 0 0, v0x17eb4b0_0;  alias, 1 drivers
v0x17edf60_0 .net "d", 0 0, v0x17eb5f0_0;  alias, 1 drivers
v0x17ee050_0 .net "q", 0 0, L_0x17f1b90;  alias, 1 drivers
S_0x17ee1b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x17bcdf0;
 .timescale -12 -12;
E_0x17b79a0 .event anyedge, v0x17eee60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17eee60_0;
    %nor/r;
    %assign/vec4 v0x17eee60_0, 0;
    %wait E_0x17b79a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17eab20;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17eb5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17eb4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17eb410_0, 0;
    %assign/vec4 v0x17eb370_0, 0;
    %wait E_0x17a19f0;
    %wait E_0x17b7e50;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17eb5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17eb4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17eb410_0, 0;
    %assign/vec4 v0x17eb370_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17b7c00;
    %load/vec4 v0x17eb370_0;
    %load/vec4 v0x17eb410_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17eb4b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17eb5f0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17eb5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17eb4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17eb410_0, 0;
    %assign/vec4 v0x17eb370_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17eb170;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17b7c00;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x17eb5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17eb4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17eb410_0, 0;
    %assign/vec4 v0x17eb370_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x17bcdf0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17eeb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17eee60_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x17bcdf0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x17eeb40_0;
    %inv;
    %store/vec4 v0x17eeb40_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x17bcdf0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17eb550_0, v0x17eefc0_0, v0x17ee960_0, v0x17eea00_0, v0x17eeaa0_0, v0x17eebe0_0, v0x17eed20_0, v0x17eec80_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x17bcdf0;
T_7 ;
    %load/vec4 v0x17eedc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x17eedc0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17eedc0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x17eedc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17eedc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17eedc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17eedc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x17bcdf0;
T_8 ;
    %wait E_0x17b7c00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17eedc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17eedc0_0, 4, 32;
    %load/vec4 v0x17eef00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17eedc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17eedc0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17eedc0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17eedc0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x17eed20_0;
    %load/vec4 v0x17eed20_0;
    %load/vec4 v0x17eec80_0;
    %xor;
    %load/vec4 v0x17eed20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x17eedc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17eedc0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x17eedc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17eedc0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/circuit3/iter0/response5/top_module.sv";
