{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "import pandas as pd \n",
    "import sys, os\n",
    "from src import *\n",
    "from helpers import *"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Kernal Configuration"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0x8048\n",
      "This kernel uses 9 instruction words starting at IMEM address 1.\n",
      "It uses column(s): 0.\n",
      "The SRF is located in SPM bank 0.\n"
     ]
    }
   ],
   "source": [
    "# Load an existing kernel into memory\n",
    "def get_kmem_word(SRF_ADDR, COL, K_START, INSTR):\n",
    "    SRF_ADDR = format(SRF_ADDR, '04b')\n",
    "    COL = format(COL, '02b')\n",
    "    K_START = format(K_START, '09b')\n",
    "    INSTR = format(INSTR, '06b')\n",
    "    \n",
    "    concatenated_bin = ''.join([SRF_ADDR, COL, K_START, INSTR])\n",
    "    int_val = int(concatenated_bin, 2)\n",
    "\n",
    "    return int_val\n",
    "    \n",
    "kmem_pos = 1\n",
    "kmem_word = get_kmem_word(0, 1, 1, 8)\n",
    "print(f\"0x{kmem_word:x}\")\n",
    "\n",
    "kmem = KER_CONF()\n",
    "kmem.set_word(kmem_word, kmem_pos)\n",
    "kmem.get_kernel_info(kmem_pos)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Loop control unit (LCU)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Immediate value: 0\n",
      "LCU is in loop control mode\n",
      "Performing ALU operation SADD between operands ZERO and SRF\n",
      "Writing ALU result to LCU register 0\n",
      "Immediate value: 2\n",
      "LCU is in loop control mode\n",
      "If R0 and SRF are NOT equal, branch to the immediate value 2\n",
      "No LCU registers are being written\n",
      "Immediate value: 0\n",
      "LCU is in loop control mode\n",
      "Exiting out of kernel\n",
      "No LCU registers are being written\n"
     ]
    }
   ],
   "source": [
    "from op_map import *\n",
    "\n",
    "# Define instruction parameters\n",
    "imem_pos = 7\n",
    "imm=0\n",
    "rf_wsel=0\n",
    "rf_we=1\n",
    "alu_op=LCU_ALU_OPS.SADD\n",
    "br_mode=0\n",
    "muxb_sel=LCU_MUXB_SEL.SRF\n",
    "muxa_sel=LCU_MUXA_SEL.ZERO\n",
    "\n",
    "lcu_imem = LCU_IMEM()\n",
    "lcu_imem.set_params(imm, rf_wsel, rf_we, alu_op, br_mode, muxb_sel, muxa_sel, imem_pos)\n",
    "lcu_imem.get_instruction_info(imem_pos)\n",
    "\n",
    "imem_pos = 8\n",
    "imm=2\n",
    "rf_wsel=0\n",
    "rf_we=0\n",
    "alu_op=LCU_ALU_OPS.BNE\n",
    "br_mode=0\n",
    "muxb_sel=LCU_MUXB_SEL.SRF\n",
    "muxa_sel=LCU_MUXA_SEL.R0\n",
    "\n",
    "lcu_imem.set_params(imm, rf_wsel, rf_we, alu_op, br_mode, muxb_sel, muxa_sel, imem_pos)\n",
    "lcu_imem.get_instruction_info(imem_pos)\n",
    "\n",
    "imem_pos = 10\n",
    "imm=0\n",
    "rf_wsel=0\n",
    "rf_we=0\n",
    "alu_op=LCU_ALU_OPS.EXIT\n",
    "br_mode=0\n",
    "muxb_sel=0\n",
    "muxa_sel=0\n",
    "\n",
    "lcu_imem.set_params(imm, rf_wsel, rf_we, alu_op, br_mode, muxb_sel, muxa_sel, imem_pos)\n",
    "lcu_imem.get_instruction_info(imem_pos)\n",
    "\n",
    "# exit"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Load Store unit (LSU) IMEM"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Hex representation: 0x80000\n",
      "Performing STORE to SPM from VWR_A\n",
      "Performing ALU operation LAND between operands R0 and R0\n",
      "No LSU registers are being written\n"
     ]
    }
   ],
   "source": [
    "# Load an existing imem word and decode it\n",
    "imem_pos = 8\n",
    "\n",
    "# Define instruction parameters\n",
    "rf_wsel=0\n",
    "rf_we=0\n",
    "alu_op=0\n",
    "muxb_sel=0\n",
    "muxa_sel=0\n",
    "vwr_shuf_op=LSU_VWR_SEL.VWR_A\n",
    "vwr_shuf_sel=LSU_OP_MODE.STORE\n",
    "\n",
    "lsu_imem = LSU_IMEM()\n",
    "lsu_imem.set_params(rf_wsel, rf_we, alu_op, muxb_sel, muxa_sel, vwr_shuf_op, vwr_shuf_sel, imem_pos)\n",
    "print(\"Hex representation: \" + lsu_imem.get_word_in_hex(imem_pos))\n",
    "lsu_imem.get_instruction_info(imem_pos)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### MXCU"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Not writing to VWRs\n",
      "Reading from SRF index 1\n",
      "Performing ALU operation SADD between operands ZERO and ZERO\n",
      "Writing ALU result to MXCU register 0\n",
      "Not writing to VWRs\n",
      "Reading from SRF index 1\n",
      "Performing ALU operation SADD between operands R0 and ONE\n",
      "Writing ALU result to MXCU register 0\n",
      "Writing to VWR rows [1] of VWR_A\n",
      "Reading from SRF index 0\n",
      "Performing ALU operation NOP between operands R0 and R0\n",
      "No MXCU registers are being written\n",
      "Not writing to VWRs\n",
      "Writing from RC0 ALU to SRF register 1\n",
      "Performing ALU operation NOP between operands R0 and R0\n",
      "No MXCU registers are being written\n",
      "Not writing to VWRs\n",
      "Reading from SRF index 1\n",
      "Performing ALU operation NOP between operands R0 and R0\n",
      "No MXCU registers are being written\n",
      "Not writing to VWRs\n",
      "Reading from SRF index 3\n",
      "Performing ALU operation NOP between operands R0 and R0\n",
      "No MXCU registers are being written\n",
      "Not writing to VWRs\n",
      "Reading from SRF index 2\n",
      "Performing ALU operation NOP between operands R0 and R0\n",
      "No MXCU registers are being written\n"
     ]
    }
   ],
   "source": [
    "mxcu_imem = MXCU_IMEM()\n",
    "\n",
    "# Define instruction parameters\n",
    "imem_pos = 1\n",
    "vwr_row_we = [0, 0, 0, 0]\n",
    "vwr_sel = 0\n",
    "srf_sel = 1\n",
    "alu_srf_write = 0\n",
    "srf_we = 0\n",
    "rf_wsel = 0\n",
    "rf_we = 1\n",
    "alu_op =  MXCU_ALU_OPS.SADD\n",
    "muxa_sel = MXCU_MUXA_SEL.ZERO\n",
    "muxb_sel = MXCU_MUXB_SEL.ZERO\n",
    "\n",
    "\n",
    "mxcu_imem.set_params(vwr_row_we, vwr_sel, srf_sel, alu_srf_write, srf_we, rf_wsel, rf_we, alu_op, muxb_sel, muxa_sel, imem_pos)\n",
    "mxcu_imem.get_instruction_info(imem_pos)\n",
    "\n",
    "# Define instruction parameters\n",
    "imem_pos = 4\n",
    "vwr_row_we = [0, 0, 0, 0]\n",
    "vwr_sel = 0\n",
    "srf_sel = 1\n",
    "alu_srf_write = 0\n",
    "srf_we = 0\n",
    "rf_wsel = 0\n",
    "rf_we = 1\n",
    "alu_op =  MXCU_ALU_OPS.SADD\n",
    "muxa_sel = MXCU_MUXA_SEL.R0\n",
    "muxb_sel = MXCU_MUXB_SEL.ONE\n",
    "\n",
    "mxcu_imem.set_params(vwr_row_we, vwr_sel, srf_sel, alu_srf_write, srf_we, rf_wsel, rf_we, alu_op, muxb_sel, muxa_sel, imem_pos)\n",
    "mxcu_imem.get_instruction_info(imem_pos)\n",
    "\n",
    "imem_pos = 5\n",
    "vwr_row_we = [0, 1, 0, 0]\n",
    "vwr_sel = 0\n",
    "srf_sel = 0\n",
    "alu_srf_write = 0\n",
    "srf_we = 0\n",
    "rf_wsel = 1\n",
    "rf_we = 0\n",
    "alu_op =  0\n",
    "muxb_sel = 0\n",
    "muxa_sel = 0\n",
    "\n",
    "mxcu_imem.set_params(vwr_row_we, vwr_sel, srf_sel, alu_srf_write, srf_we, rf_wsel, rf_we, alu_op, muxb_sel, muxa_sel, imem_pos)\n",
    "mxcu_imem.get_instruction_info(imem_pos)\n",
    "\n",
    "imem_pos = 6\n",
    "vwr_row_we = [0, 0, 0, 0]\n",
    "vwr_sel = 3\n",
    "srf_sel = 1\n",
    "alu_srf_write = 1\n",
    "srf_we = 1\n",
    "rf_wsel = 0\n",
    "rf_we = 0\n",
    "alu_op =  0\n",
    "muxb_sel = 0\n",
    "muxa_sel = 0\n",
    "\n",
    "mxcu_imem.set_params(vwr_row_we, vwr_sel, srf_sel, alu_srf_write, srf_we, rf_wsel, rf_we, alu_op, muxb_sel, muxa_sel, imem_pos)\n",
    "mxcu_imem.get_instruction_info(imem_pos)\n",
    "\n",
    "imem_pos = 7\n",
    "vwr_row_we = [0, 0, 0, 0]\n",
    "vwr_sel = 3\n",
    "srf_sel = 1\n",
    "alu_srf_write = 0\n",
    "srf_we = 0\n",
    "rf_wsel = 1\n",
    "rf_we = 0\n",
    "alu_op =  0\n",
    "muxb_sel = 0\n",
    "muxa_sel = 0\n",
    "\n",
    "mxcu_imem.set_params(vwr_row_we, vwr_sel, srf_sel, alu_srf_write, srf_we, rf_wsel, rf_we, alu_op, muxb_sel, muxa_sel, imem_pos)\n",
    "mxcu_imem.get_instruction_info(imem_pos)\n",
    "\n",
    "imem_pos = 8\n",
    "vwr_row_we = [0, 0, 0, 0]\n",
    "vwr_sel = 3\n",
    "srf_sel = 3\n",
    "alu_srf_write = 0\n",
    "srf_we = 0\n",
    "rf_wsel = 1\n",
    "rf_we = 0\n",
    "alu_op =  0\n",
    "muxb_sel = 0\n",
    "muxa_sel = 0\n",
    "\n",
    "mxcu_imem.set_params(vwr_row_we, vwr_sel, srf_sel, alu_srf_write, srf_we, rf_wsel, rf_we, alu_op, muxb_sel, muxa_sel, imem_pos)\n",
    "mxcu_imem.get_instruction_info(imem_pos)\n",
    "\n",
    "imem_pos = 9\n",
    "vwr_row_we = [0, 0, 0, 0]\n",
    "vwr_sel = 3\n",
    "srf_sel = 2\n",
    "alu_srf_write = 0\n",
    "srf_we = 0\n",
    "rf_wsel = 1\n",
    "rf_we = 0\n",
    "alu_op =  0\n",
    "muxb_sel = 0\n",
    "muxa_sel = 0\n",
    "\n",
    "mxcu_imem.set_params(vwr_row_we, vwr_sel, srf_sel, alu_srf_write, srf_we, rf_wsel, rf_we, alu_op, muxb_sel, muxa_sel, imem_pos)\n",
    "mxcu_imem.get_instruction_info(imem_pos)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### RCs"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "1 =============================================\n",
      "Performing ALU operation SADD between operands ZERO and ZERO\n",
      "ALU is performing operations with 32-bit precision\n",
      "Writing ALU result to RC register 0\n",
      "2 =============================================\n",
      "Performing ALU operation SADD between operands ZERO and R0\n",
      "ALU is performing operations with 32-bit precision\n",
      "Writing ALU result to RC register 0\n",
      "3 =============================================\n",
      "Performing ALU operation SRL between operands R0 and ONE\n",
      "ALU is performing operations with 32-bit precision\n",
      "Writing ALU result to RC register 0\n",
      "6 =============================================\n",
      "Performing ALU operation SADD between operands VWR_A and ZERO\n",
      "ALU is performing operations with 32-bit precision\n",
      "No RC registers are being written\n"
     ]
    }
   ],
   "source": [
    "rc0_imem = RC_IMEM()\n",
    "\n",
    "# Create a new instruction\n",
    "imem_pos = 1\n",
    "\n",
    "# Define instruction parameters\n",
    "rf_wsel = 0\n",
    "rf_we = 1\n",
    "muxf_sel = RC_MUXF_SEL.OWN\n",
    "alu_op =  RC_ALU_OPS.SADD\n",
    "op_mode = 0 #Always keep this to zero; 16-bit mode is not supported yet\n",
    "muxb_sel =  RC_MUXA_SEL.ZERO\n",
    "muxa_sel = RC_MUXA_SEL.ZERO\n",
    "\n",
    "rc0_imem.set_params(rf_wsel, rf_we, muxf_sel, alu_op, op_mode, muxb_sel, muxa_sel, imem_pos)\n",
    "print(f\"{imem_pos} =============================================\")\n",
    "rc0_imem.get_instruction_info(imem_pos)\n",
    "\n",
    "# Create a new instruction\n",
    "imem_pos = 2\n",
    "rf_wsel = 0\n",
    "rf_we = 1\n",
    "muxf_sel = 5\n",
    "alu_op =  RC_ALU_OPS.SADD\n",
    "op_mode = 0 #Always keep this to zero; 16-bit mode is not supported yet\n",
    "muxb_sel =  RC_MUXA_SEL.R0\n",
    "muxa_sel = RC_MUXA_SEL.ZERO\n",
    "\n",
    "rc0_imem.set_params(rf_wsel, rf_we, muxf_sel, alu_op, op_mode, muxb_sel, muxa_sel, imem_pos)\n",
    "print(f\"{imem_pos} =============================================\")\n",
    "rc0_imem.get_instruction_info(imem_pos)\n",
    "\n",
    "# Create a new instruction\n",
    "imem_pos = 3\n",
    "rf_wsel = 0\n",
    "rf_we = 1\n",
    "muxf_sel = 5\n",
    "alu_op =  RC_ALU_OPS.SRL\n",
    "op_mode = 0 #Always keep this to zero; 16-bit mode is not supported yet\n",
    "muxa_sel = RC_MUXA_SEL.R0\n",
    "muxb_sel =  RC_MUXA_SEL.ONE\n",
    "\n",
    "print(f\"{imem_pos} =============================================\")\n",
    "rc0_imem.set_params(rf_wsel, rf_we, muxf_sel, alu_op, op_mode, muxb_sel, muxa_sel, imem_pos)\n",
    "rc0_imem.get_instruction_info(imem_pos)\n",
    "\n",
    "# Create a new instruction\n",
    "imem_pos = 6\n",
    "rf_wsel = 0\n",
    "rf_we = 0\n",
    "muxf_sel = 5\n",
    "alu_op =  RC_ALU_OPS.SADD\n",
    "op_mode = 0 #Always keep this to zero; 16-bit mode is not supported yet\n",
    "muxa_sel = RC_MUXA_SEL.VWR_A\n",
    "muxb_sel =  RC_MUXA_SEL.ZERO\n",
    "\n",
    "print(f\"{imem_pos} =============================================\")\n",
    "rc0_imem.set_params(rf_wsel, rf_we, muxf_sel, alu_op, op_mode, muxb_sel, muxa_sel, imem_pos)\n",
    "rc0_imem.get_instruction_info(imem_pos)\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "1 =============================================\n",
      "Performing ALU operation SADD between operands ZERO and ZERO\n",
      "ALU is performing operations with 32-bit precision\n",
      "Writing ALU result to RC register 0\n",
      "3 =============================================\n",
      "Performing ALU operation SADD between operands RCB and ONE\n",
      "ALU is performing operations with 32-bit precision\n",
      "Writing ALU result to RC register 0\n"
     ]
    }
   ],
   "source": [
    "rc1_imem = RC_IMEM()\n",
    "\n",
    "# Create a new instruction\n",
    "imem_pos = 1\n",
    "\n",
    "# Define instruction parameters\n",
    "rf_wsel = 0\n",
    "rf_we = 1\n",
    "muxf_sel = RC_MUXF_SEL.OWN\n",
    "alu_op =  RC_ALU_OPS.SADD\n",
    "op_mode = 0 #Always keep this to zero; 16-bit mode is not supported yet\n",
    "muxb_sel =  RC_MUXA_SEL.ZERO\n",
    "muxa_sel = RC_MUXA_SEL.ZERO\n",
    "\n",
    "rc1_imem.set_params(rf_wsel, rf_we, muxf_sel, alu_op, op_mode, muxb_sel, muxa_sel, imem_pos)\n",
    "print(f\"{imem_pos} =============================================\")\n",
    "rc1_imem.get_instruction_info(imem_pos)\n",
    "\n",
    "# Create a new instruction\n",
    "imem_pos = 3\n",
    "rf_wsel = 0\n",
    "rf_we = 1\n",
    "muxf_sel = RC_MUXF_SEL.OWN\n",
    "alu_op =  RC_ALU_OPS.SADD\n",
    "op_mode = 0 #Always keep this to zero; 16-bit mode is not supported yet\n",
    "muxa_sel =  RC_MUXA_SEL.RCB\n",
    "muxb_sel = RC_MUXA_SEL.ONE\n",
    "\n",
    "rc1_imem.set_params(rf_wsel, rf_we, muxf_sel, alu_op, op_mode, muxb_sel, muxa_sel, imem_pos)\n",
    "print(f\"{imem_pos} =============================================\")\n",
    "rc1_imem.get_instruction_info(imem_pos)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "2 =============================================\n",
      "Performing ALU operation SADD between operands RCT and ZERO\n",
      "ALU is performing operations with 32-bit precision\n",
      "Writing ALU result to RC register 0\n",
      "3 =============================================\n",
      "Performing ALU operation SLL between operands RCB and ONE\n",
      "ALU is performing operations with 32-bit precision\n",
      "Writing ALU result to RC register 0\n",
      "5 =============================================\n",
      "Performing ALU operation SADD between operands RCT and ZERO\n",
      "ALU is performing operations with 32-bit precision\n",
      "Writing ALU result to RC register 0\n"
     ]
    }
   ],
   "source": [
    "rc2_imem = RC_IMEM()\n",
    "\n",
    "# Create a new instruction\n",
    "imem_pos = 2\n",
    "\n",
    "# Define instruction parameters\n",
    "rf_wsel = 0\n",
    "rf_we = 1\n",
    "muxf_sel = RC_MUXF_SEL.OWN\n",
    "alu_op =  RC_ALU_OPS.SADD\n",
    "op_mode = 0 #Always keep this to zero; 16-bit mode is not supported yet\n",
    "muxa_sel =  RC_MUXA_SEL.RCT\n",
    "muxb_sel = RC_MUXA_SEL.ZERO\n",
    "\n",
    "rc2_imem.set_params(rf_wsel, rf_we, muxf_sel, alu_op, op_mode, muxb_sel, muxa_sel, imem_pos)\n",
    "print(f\"{imem_pos} =============================================\")\n",
    "rc2_imem.get_instruction_info(imem_pos)\n",
    "\n",
    "# Create a new instruction\n",
    "imem_pos = 3\n",
    "rf_wsel = 0\n",
    "rf_we = 1\n",
    "muxf_sel = RC_MUXF_SEL.OWN\n",
    "alu_op =  RC_ALU_OPS.SLL\n",
    "op_mode = 0 #Always keep this to zero; 16-bit mode is not supported yet\n",
    "muxa_sel =  RC_MUXA_SEL.RCB\n",
    "muxb_sel = RC_MUXA_SEL.ONE\n",
    "\n",
    "rc2_imem.set_params(rf_wsel, rf_we, muxf_sel, alu_op, op_mode, muxb_sel, muxa_sel, imem_pos)\n",
    "print(f\"{imem_pos} =============================================\")\n",
    "rc2_imem.get_instruction_info(imem_pos)\n",
    "\n",
    "# Create a new instruction\n",
    "imem_pos = 5\n",
    "rf_wsel = 0\n",
    "rf_we = 1\n",
    "muxf_sel = RC_MUXF_SEL.OWN\n",
    "alu_op =  RC_ALU_OPS.SADD\n",
    "op_mode = 0 #Always keep this to zero; 16-bit mode is not supported yet\n",
    "muxa_sel =  RC_MUXA_SEL.RCT\n",
    "muxb_sel = RC_MUXA_SEL.ZERO\n",
    "\n",
    "rc2_imem.set_params(rf_wsel, rf_we, muxf_sel, alu_op, op_mode, muxb_sel, muxa_sel, imem_pos)\n",
    "print(f\"{imem_pos} =============================================\")\n",
    "rc2_imem.get_instruction_info(imem_pos)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "cgra-mapper",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
