TimeQuest Timing Analyzer report for PU3
Fri Jun 16 16:29:20 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLK_50M'
 12. Slow Model Setup: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'
 13. Slow Model Hold: 'CLK_50M'
 14. Slow Model Hold: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'
 15. Slow Model Minimum Pulse Width: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'
 16. Slow Model Minimum Pulse Width: 'CLK_50M'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'CLK_50M'
 27. Fast Model Setup: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'
 28. Fast Model Hold: 'CLK_50M'
 29. Fast Model Hold: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'
 30. Fast Model Minimum Pulse Width: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'
 31. Fast Model Minimum Pulse Width: 'CLK_50M'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; PU3                                                ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C35F672C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------+
; CLK_50M                                                                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_50M }                                                                                                     ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] } ;
+-------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                           ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                  ; Note ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------+------+
; 192.05 MHz ; 192.05 MHz      ; CLK_50M                                                                                                     ;      ;
; 205.38 MHz ; 205.38 MHz      ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;      ;
+------------+-----------------+-------------------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK_50M                                                                                                     ; -4.207 ; -59.011       ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -3.869 ; -4275.870     ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK_50M                                                                                                     ; -2.108 ; -7.824        ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.461 ; -2.624        ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                               ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -1.627 ; -4731.856     ;
; CLK_50M                                                                                                     ; -1.380 ; -17.380       ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK_50M'                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.207 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.809     ; 4.434      ;
; -4.207 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.809     ; 4.434      ;
; -4.207 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.809     ; 4.434      ;
; -4.207 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.809     ; 4.434      ;
; -4.207 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.809     ; 4.434      ;
; -4.093 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.809     ; 4.320      ;
; -4.093 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.809     ; 4.320      ;
; -4.093 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.809     ; 4.320      ;
; -4.093 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.809     ; 4.320      ;
; -4.093 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.809     ; 4.320      ;
; -4.066 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.809     ; 4.293      ;
; -4.066 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.809     ; 4.293      ;
; -4.066 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.809     ; 4.293      ;
; -4.066 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.809     ; 4.293      ;
; -4.066 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.809     ; 4.293      ;
; -3.538 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.524     ; 4.050      ;
; -3.538 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.524     ; 4.050      ;
; -3.538 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.524     ; 4.050      ;
; -3.538 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.524     ; 4.050      ;
; -3.538 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.524     ; 4.050      ;
; -3.538 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.524     ; 4.050      ;
; -3.538 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.524     ; 4.050      ;
; -3.424 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.524     ; 3.936      ;
; -3.424 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.524     ; 3.936      ;
; -3.424 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.524     ; 3.936      ;
; -3.424 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.524     ; 3.936      ;
; -3.424 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.524     ; 3.936      ;
; -3.424 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.524     ; 3.936      ;
; -3.424 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.524     ; 3.936      ;
; -3.398 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.434      ;
; -3.398 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.434      ;
; -3.398 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.434      ;
; -3.397 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.524     ; 3.909      ;
; -3.397 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.524     ; 3.909      ;
; -3.397 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.524     ; 3.909      ;
; -3.397 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.524     ; 3.909      ;
; -3.397 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.524     ; 3.909      ;
; -3.397 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.524     ; 3.909      ;
; -3.397 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.524     ; 3.909      ;
; -3.284 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.320      ;
; -3.284 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.320      ;
; -3.284 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.320      ;
; -3.257 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.293      ;
; -3.257 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.293      ;
; -3.257 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.293      ;
; -3.146 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.182      ;
; -3.146 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.182      ;
; -3.146 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.182      ;
; -3.146 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.182      ;
; -3.146 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.182      ;
; -3.119 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.155      ;
; -3.119 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.155      ;
; -3.119 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.155      ;
; -3.119 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.155      ;
; -3.119 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.155      ;
; -3.016 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.002     ; 4.050      ;
; -3.010 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.046      ;
; -3.010 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.046      ;
; -3.010 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.046      ;
; -3.010 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.046      ;
; -3.010 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 4.046      ;
; -2.992 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.285     ; 3.743      ;
; -2.992 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.285     ; 3.743      ;
; -2.992 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.285     ; 3.743      ;
; -2.992 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.285     ; 3.743      ;
; -2.992 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.285     ; 3.743      ;
; -2.942 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 3.978      ;
; -2.942 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 3.978      ;
; -2.942 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 3.978      ;
; -2.942 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 3.978      ;
; -2.942 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 3.978      ;
; -2.928 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.285     ; 3.679      ;
; -2.928 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.285     ; 3.679      ;
; -2.928 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.285     ; 3.679      ;
; -2.928 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.285     ; 3.679      ;
; -2.928 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.285     ; 3.679      ;
; -2.902 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.002     ; 3.936      ;
; -2.885 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 3.921      ;
; -2.885 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 3.921      ;
; -2.885 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 3.921      ;
; -2.885 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 3.921      ;
; -2.885 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 3.921      ;
; -2.875 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.002     ; 3.909      ;
; -2.828 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.285     ; 3.579      ;
; -2.828 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.285     ; 3.579      ;
; -2.828 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.285     ; 3.579      ;
; -2.828 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.285     ; 3.579      ;
; -2.828 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.285     ; 3.579      ;
; -2.723 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.285     ; 3.474      ;
; -2.723 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.285     ; 3.474      ;
; -2.723 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.285     ; 3.474      ;
; -2.723 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.285     ; 3.474      ;
; -2.723 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.285     ; 3.474      ;
; -2.694 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.285     ; 3.445      ;
; -2.694 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.285     ; 3.445      ;
; -2.694 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.285     ; 3.445      ;
; -2.694 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.285     ; 3.445      ;
; -2.694 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.285     ; 3.445      ;
; -2.620 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.285     ; 3.371      ;
; -2.620 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.285     ; 3.371      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                             ; To Node                                                                                                                                                                         ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.869 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a9  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[24]                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.045     ; 4.860      ;
; -3.869 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a9  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[15]                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.045     ; 4.860      ;
; -3.869 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a9  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[16]                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.045     ; 4.860      ;
; -3.869 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a9  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[19]                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.045     ; 4.860      ;
; -3.869 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a9  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[18]                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.045     ; 4.860      ;
; -3.869 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a9  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[17]                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.045     ; 4.860      ;
; -3.869 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a9  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[22]                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.045     ; 4.860      ;
; -3.869 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a9  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[21]                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.045     ; 4.860      ;
; -3.869 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a9  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[23]                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.045     ; 4.860      ;
; -3.869 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a9  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[20]                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.045     ; 4.860      ;
; -3.869 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a9  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[14]                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.045     ; 4.860      ;
; -3.790 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.826      ;
; -3.790 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.826      ;
; -3.790 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.826      ;
; -3.790 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.826      ;
; -3.790 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.826      ;
; -3.790 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[5]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.826      ;
; -3.790 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[8]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.826      ;
; -3.790 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[7]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.826      ;
; -3.790 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[6]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.826      ;
; -3.745 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.781      ;
; -3.745 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.781      ;
; -3.745 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.781      ;
; -3.745 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.781      ;
; -3.745 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.781      ;
; -3.745 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[5]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.781      ;
; -3.745 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[8]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.781      ;
; -3.745 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[7]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.781      ;
; -3.745 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[6]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.781      ;
; -3.667 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a11 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[21]                           ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.057     ; 4.646      ;
; -3.667 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a11 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[20]                           ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.057     ; 4.646      ;
; -3.667 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a11 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[22]                           ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.057     ; 4.646      ;
; -3.667 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a11 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[23]                           ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.057     ; 4.646      ;
; -3.667 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a11 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[19]                           ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.057     ; 4.646      ;
; -3.667 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a11 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[16]                           ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.057     ; 4.646      ;
; -3.667 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a11 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[17]                           ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.057     ; 4.646      ;
; -3.667 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a11 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[18]                           ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.057     ; 4.646      ;
; -3.667 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a11 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[15]                           ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.057     ; 4.646      ;
; -3.667 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a11 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[24]                           ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.057     ; 4.646      ;
; -3.667 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a11 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[14]                           ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.057     ; 4.646      ;
; -3.657 ; curva:inst5|altfp_mult1:inst6|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|lpm_mult:man_product2_mult|mult_mfs:auto_generated|mac_out6~DATAOUT2                                                    ; curva:inst5|altfp_mult1:inst6|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|lpm_mult:man_product2_mult|mult_mfs:auto_generated|dffe162                        ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.050     ; 4.643      ;
; -3.623 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_dffe31[11]                                                                                           ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altfp_add_sub1_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[22]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.016      ; 4.675      ;
; -3.618 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a10 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[24]                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.045     ; 4.609      ;
; -3.618 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a10 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[15]                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.045     ; 4.609      ;
; -3.618 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a10 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[16]                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.045     ; 4.609      ;
; -3.618 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a10 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[19]                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.045     ; 4.609      ;
; -3.618 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a10 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[18]                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.045     ; 4.609      ;
; -3.618 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a10 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[17]                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.045     ; 4.609      ;
; -3.618 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a10 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[22]                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.045     ; 4.609      ;
; -3.618 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a10 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[21]                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.045     ; 4.609      ;
; -3.618 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a10 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[23]                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.045     ; 4.609      ;
; -3.618 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a10 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[20]                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.045     ; 4.609      ;
; -3.618 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a10 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[14]                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.045     ; 4.609      ;
; -3.586 ; curva:inst5|altfp_mult1:inst6|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|lpm_mult:man_product2_mult|mult_mfs:auto_generated|mac_out6~DATAOUT2                                                    ; curva:inst5|altfp_mult1:inst6|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|lpm_mult:man_product2_mult|mult_mfs:auto_generated|dffe158                        ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.050     ; 4.572      ;
; -3.581 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.617      ;
; -3.581 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.617      ;
; -3.581 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.617      ;
; -3.581 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.617      ;
; -3.581 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.617      ;
; -3.581 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[5]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.617      ;
; -3.581 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[8]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.617      ;
; -3.581 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[7]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.617      ;
; -3.581 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[6]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.617      ;
; -3.515 ; curva:inst5|altfp_mult1:inst6|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|lpm_mult:man_product2_mult|mult_mfs:auto_generated|mac_out6~DATAOUT2                                                    ; curva:inst5|altfp_mult1:inst6|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|lpm_mult:man_product2_mult|mult_mfs:auto_generated|dffe154                        ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.050     ; 4.501      ;
; -3.505 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_leading_zeros_dffe31[0]                                                                             ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|altfp_add_sub2_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[20] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.007     ; 4.534      ;
; -3.490 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a12 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[21]                           ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.057     ; 4.469      ;
; -3.490 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a12 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[20]                           ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.057     ; 4.469      ;
; -3.490 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a12 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[22]                           ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.057     ; 4.469      ;
; -3.490 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a12 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[23]                           ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.057     ; 4.469      ;
; -3.490 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a12 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[19]                           ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.057     ; 4.469      ;
; -3.490 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a12 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[16]                           ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.057     ; 4.469      ;
; -3.490 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a12 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[17]                           ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.057     ; 4.469      ;
; -3.490 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a12 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[18]                           ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.057     ; 4.469      ;
; -3.490 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a12 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[15]                           ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.057     ; 4.469      ;
; -3.490 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a12 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[24]                           ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.057     ; 4.469      ;
; -3.490 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a12 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[14]                           ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.057     ; 4.469      ;
; -3.488 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_dffe31[5]                                                                                           ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|altfp_add_sub2_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[19] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.004     ; 4.520      ;
; -3.484 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_leading_zeros_dffe31[0]                                                                              ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altfp_add_sub1_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[22]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.016      ; 4.536      ;
; -3.472 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.508      ;
; -3.472 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.508      ;
; -3.472 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.508      ;
; -3.472 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.508      ;
; -3.472 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.508      ;
; -3.472 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[5]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.508      ;
; -3.472 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[8]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.508      ;
; -3.472 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[7]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.508      ;
; -3.472 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                             ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[6]                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.000      ; 4.508      ;
; -3.466 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|lpm_mult:man_product2_mult|mult_mfs:auto_generated|mac_out4                                                             ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|lpm_mult:man_product2_mult|mult_mfs:auto_generated|dffe162                        ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.050     ; 4.452      ;
; -3.466 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_leading_zeros_dffe31[0]                                                                             ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|altfp_add_sub2_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[19] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.002     ; 4.500      ;
; -3.464 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a9  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[13]                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.045     ; 4.455      ;
; -3.463 ; curva:inst5|altfp_mult1:inst6|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|lpm_mult:man_product2_mult|mult_mfs:auto_generated|mac_out6                                                             ; curva:inst5|altfp_mult1:inst6|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|lpm_mult:man_product2_mult|mult_mfs:auto_generated|dffe162                        ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.050     ; 4.449      ;
; -3.458 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_dffe31[11]                                                                                           ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altfp_add_sub1_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[18]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.016      ; 4.510      ;
; -3.454 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_leading_zeros_dffe31[0]                                                                              ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altfp_add_sub1_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[21]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.012      ; 4.502      ;
; -3.444 ; curva:inst5|altfp_mult1:inst6|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|lpm_mult:man_product2_mult|mult_mfs:auto_generated|mac_out6~DATAOUT2                                                    ; curva:inst5|altfp_mult1:inst6|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|lpm_mult:man_product2_mult|mult_mfs:auto_generated|dffe150                        ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.050     ; 4.430      ;
; -3.431 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|lpm_mult:man_product2_mult|mult_mfs:auto_generated|mac_out4~DATAOUT1                                                    ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|lpm_mult:man_product2_mult|mult_mfs:auto_generated|dffe162                        ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.050     ; 4.417      ;
; -3.430 ; curva:inst5|altfp_mult1:inst6|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|lpm_mult:man_product2_mult|mult_mfs:auto_generated|mac_out6~DATAOUT1                                                    ; curva:inst5|altfp_mult1:inst6|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|lpm_mult:man_product2_mult|mult_mfs:auto_generated|dffe162                        ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.050     ; 4.416      ;
; -3.395 ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|lpm_mult:man_product2_mult|mult_mfs:auto_generated|mac_out4                                                             ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|lpm_mult:man_product2_mult|mult_mfs:auto_generated|dffe158                        ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.050     ; 4.381      ;
; -3.392 ; curva:inst5|altfp_mult1:inst6|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|lpm_mult:man_product2_mult|mult_mfs:auto_generated|mac_out6                                                             ; curva:inst5|altfp_mult1:inst6|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|lpm_mult:man_product2_mult|mult_mfs:auto_generated|dffe158                        ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.050     ; 4.378      ;
; -3.381 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_dffe31[7]                                                                                            ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altfp_add_sub1_altbarrel_shift_h0e:lbarrel_shift|sbit_piper1d[22]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; 0.016      ; 4.433      ;
; -3.373 ; curva:inst5|altfp_mult1:inst6|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|lpm_mult:man_product2_mult|mult_mfs:auto_generated|mac_out6~DATAOUT2                                                    ; curva:inst5|altfp_mult1:inst6|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|lpm_mult:man_product2_mult|mult_mfs:auto_generated|dffe146                        ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.050     ; 4.359      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK_50M'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                                                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.108 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.675      ; 1.083      ;
; -1.608 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.675      ; 1.083      ;
; -1.203 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.153      ; 1.466      ;
; -1.132 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.153      ; 1.537      ;
; -1.061 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.153      ; 1.608      ;
; -0.990 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.153      ; 1.679      ;
; -0.919 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.153      ; 1.750      ;
; -0.703 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.153      ; 1.466      ;
; -0.632 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.153      ; 1.537      ;
; -0.561 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.153      ; 1.608      ;
; -0.490 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.153      ; 1.679      ;
; -0.419 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.153      ; 1.750      ;
; -0.137 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.677      ; 3.056      ;
; -0.137 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.677      ; 3.056      ;
; -0.137 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.677      ; 3.056      ;
; 0.003  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.153      ; 2.672      ;
; 0.003  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 2.153      ; 2.672      ;
; 0.363  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.677      ; 3.056      ;
; 0.363  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.677      ; 3.056      ;
; 0.363  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.677      ; 3.056      ;
; 0.503  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.153      ; 2.672      ;
; 0.503  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 2.153      ; 2.672      ;
; 0.628  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.807      ; 1.701      ;
; 0.671  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.522      ; 1.459      ;
; 0.672  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.868      ; 3.056      ;
; 0.672  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.868      ; 3.056      ;
; 0.672  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.868      ; 3.056      ;
; 0.672  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.868      ; 3.056      ;
; 0.672  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.868      ; 3.056      ;
; 0.685  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.807      ; 1.758      ;
; 0.735  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.522      ; 1.523      ;
; 0.753  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.807      ; 1.826      ;
; 0.803  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.069      ;
; 0.808  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.074      ;
; 0.810  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.076      ;
; 0.812  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.078      ;
; 0.818  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.084      ;
; 0.818  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.084      ;
; 0.818  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.084      ;
; 0.821  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.087      ;
; 0.822  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.088      ;
; 0.848  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.114      ;
; 0.849  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.115      ;
; 0.849  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.115      ;
; 0.853  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.119      ;
; 0.854  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.120      ;
; 0.857  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.123      ;
; 0.862  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.807      ; 1.935      ;
; 0.889  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.807      ; 1.962      ;
; 1.008  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.285      ; 1.559      ;
; 1.065  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.285      ; 1.616      ;
; 1.079  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.285      ; 1.630      ;
; 1.133  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.285      ; 1.684      ;
; 1.136  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.285      ; 1.687      ;
; 1.172  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.868      ; 3.056      ;
; 1.172  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.868      ; 3.056      ;
; 1.172  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.868      ; 3.056      ;
; 1.172  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.868      ; 3.056      ;
; 1.172  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.868      ; 3.056      ;
; 1.186  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.452      ;
; 1.191  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.457      ;
; 1.195  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.461      ;
; 1.201  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.467      ;
; 1.201  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.467      ;
; 1.204  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.470      ;
; 1.204  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.285      ; 1.755      ;
; 1.221  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.285      ; 1.772      ;
; 1.234  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.500      ;
; 1.235  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.501      ;
; 1.239  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.505      ;
; 1.240  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.506      ;
; 1.242  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.285      ; 1.793      ;
; 1.243  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.509      ;
; 1.264  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.530      ;
; 1.266  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.532      ;
; 1.269  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.285      ; 1.820      ;
; 1.272  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.538      ;
; 1.272  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.538      ;
; 1.278  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.285      ; 1.829      ;
; 1.292  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.285      ; 1.843      ;
; 1.305  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.571      ;
; 1.306  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.572      ;
; 1.310  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.576      ;
; 1.313  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.285      ; 1.864      ;
; 1.314  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.580      ;
; 1.328  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.594      ;
; 1.335  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.601      ;
; 1.337  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.603      ;
; 1.340  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.285      ; 1.891      ;
; 1.343  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.609      ;
; 1.346  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.285      ; 1.897      ;
; 1.349  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.285      ; 1.900      ;
; 1.363  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.285      ; 1.914      ;
; 1.377  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.643      ;
; 1.381  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.647      ;
; 1.388  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.522      ; 2.176      ;
; 1.399  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.665      ;
; 1.406  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.672      ;
; 1.408  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 1.674      ;
; 1.417  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.285      ; 1.968      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                   ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.461 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[7]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[7]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.030      ;
; -0.376 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[4]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.115      ;
; -0.289 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[1]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.202      ;
; -0.253 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[6]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[6]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.238      ;
; -0.252 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[5]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[5]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.239      ;
; -0.244 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[0]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.247      ;
; -0.242 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[2]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.249      ;
; -0.234 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[8]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[8]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.257      ;
; -0.221 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[3]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.270      ;
; -0.108 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[1]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.383      ;
; -0.052 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|sign_int_a_reg1                                                                                              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 2.892      ; 3.106      ;
; 0.091  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[7]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[8]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.582      ;
; 0.142  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[5]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.633      ;
; 0.213  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[6]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.704      ;
; 0.250  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[8]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 2.892      ; 3.408      ;
; 0.250  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[7]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 2.892      ; 3.408      ;
; 0.250  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[5]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 2.892      ; 3.408      ;
; 0.250  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[6]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 2.892      ; 3.408      ;
; 0.250  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[3]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 2.892      ; 3.408      ;
; 0.250  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[4]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 2.892      ; 3.408      ;
; 0.250  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[2]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 2.892      ; 3.408      ;
; 0.250  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[1]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 2.892      ; 3.408      ;
; 0.265  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[5]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[6]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.756      ;
; 0.266  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[2]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.757      ;
; 0.284  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[7]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.775      ;
; 0.295  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[4]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.786      ;
; 0.300  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[6]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[7]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.791      ;
; 0.306  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[2]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.797      ;
; 0.311  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[3]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.802      ;
; 0.336  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[5]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[7]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.827      ;
; 0.337  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[3]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.828      ;
; 0.355  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[8]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.846      ;
; 0.366  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[5]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.857      ;
; 0.371  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[6]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[8]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.862      ;
; 0.377  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[3]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.868      ;
; 0.382  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[4]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.873      ;
; 0.391  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.657      ;
; 0.407  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[5]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[8]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.898      ;
; 0.408  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[4]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.899      ;
; 0.437  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[6]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.928      ;
; 0.448  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[4]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.939      ;
; 0.453  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[5]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.944      ;
; 0.479  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[5]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.970      ;
; 0.508  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[7]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 3.999      ;
; 0.513  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe13[23]                                                                                ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe14[23]                                                                                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.779      ;
; 0.515  ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_not_zero_ff3                                                                                                          ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_not_zero_ff4                                                                                                          ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.781      ;
; 0.516  ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|exp_bias_p1[0]                                                                                                              ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|exp_bias_p2[0]                                                                                                              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe13[2]                                                                                  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe14[2]                                                                                  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|exp_adj_dffe21[1]                                                                                           ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|exp_adj_dffe23[1]                                                                                           ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe27                                                                                    ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe21                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_out_dffe5[12]                                                                                           ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[12]                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_out_dffe5[0]                                                                                             ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[0]                                                                                                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|sign_out_dffe5                                                                                               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[31]                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.782      ;
; 0.517  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|lpm_add_sub:add_sub1|add_sub_3mj:auto_generated|lcell_ffa[1]                                                ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|rshift_distance_dffe13[1]                                                                                   ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe14[19]                                                                                 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|dataa_man_dffe1[21]                                                                                          ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|lpm_add_sub:man_add_sub_upper0|add_sub_n6l:auto_generated|add_sub_cell_ffa[13]                               ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|lpm_add_sub:man_add_sub_upper0|add_sub_n6l:auto_generated|pad_cell_ffa[13]                                   ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe13[5]                                                                                 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe14[5]                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|infinite_output_sign_dffe41                                                                                 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|infinite_output_sign_dffe4                                                                                  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.783      ;
; 0.518  ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|exp_add_p1[0]                                                                                                               ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|exp_bias_p1[0]                                                                                                              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe13[19]                                                                                ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe14[19]                                                                                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe31                                                                                    ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe3                                                                                     ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|infinite_output_sign_dffe3                                                                                  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|infinite_output_sign_dffe41                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|sign_input_reg2                                                                                             ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|sign_input_reg3                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.784      ;
; 0.519  ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated|pipeline_dffe[0]                                                       ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|exp_add_p1[0]                                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519  ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_is_infinity_ff1                                                                                                       ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_is_infinity_ff2                                                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe14[14]                                                                                 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|dataa_man_dffe1[16]                                                                                          ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe13[17]                                                                                 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe14[17]                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe23                                                                                    ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe31                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|sign_out_dffe5                                                                                              ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[31]                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519  ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|added_power2_reg[3]                                                                                         ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|max_shift_reg                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|added_power2_reg[4]                                                                                         ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|max_shift_reg                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[5]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 3.225      ; 4.010      ;
; 0.520  ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|man_round_p2[23]                                                                                                            ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|delay_round[22]                                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe13[10]                                                                                 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe14[10]                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_add_sub_res_mag_dffe21[10]                                                                              ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_add_sub_res_mag_dffe23[10]                                                                              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_out_dffe5[21]                                                                                           ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[21]                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe2                                                                                     ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe27                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe21                                                                                    ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe23                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.786      ;
; 0.521  ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff9                                                                                                               ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff10                                                                                                              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe13[12]                                                                                 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe14[12]                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|exp_amb_mux_dffe13                                                                                           ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|exp_amb_mux_dffe14                                                                                           ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe13[9]                                                                                  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe14[9]                                                                                  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe13[17]                                                                                ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe14[17]                                                                                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|man_or2_reg1                                                                                                ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|man_or_reg2                                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.787      ;
; 0.522  ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|result_reg[31]                                                                                               ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff0                                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522  ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff1                                                                                                               ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff2                                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522  ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff8                                                                                                               ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff9                                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522  ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_is_nan_ff4                                                                                                            ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_is_nan_ff5                                                                                                            ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe12[6]                                                                                  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe13[6]                                                                                  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe13[1]                                                                                 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe14[1]                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522  ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[2]                                                                                                ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|mantissa_input_reg[2]                                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[21]                                                                                               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|mantissa_input_reg[21]                                                                                      ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|sign_input_reg1                                                                                             ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|sign_input_reg2                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.788      ;
; 0.523  ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff5                                                                                                               ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff6                                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff7                                                                                                               ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff8                                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_is_infinity_dffe_1                                                                                                    ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_is_infinity_dffe_2                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_add_sub_res_mag_dffe21[20]                                                                              ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_add_sub_res_mag_dffe23[20]                                                                              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|infinite_output_sign_dffe1                                                                                  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|infinite_output_sign_dffe25                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[31]                                                                                               ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|sign_input_reg1                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.789      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                       ; Clock Edge ; Target                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a11                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a11                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a12                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a12                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a13                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a13                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a14                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a14                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a15                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a15                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a2                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a2                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a4                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a4                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK_50M'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_50M ; Rise       ; CLK_50M                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; CLK_50M|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; CLK_50M|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; CLK_50M~clkctrl|inclk[0]                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; CLK_50M~clkctrl|inclk[0]                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; CLK_50M~clkctrl|outclk                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; CLK_50M~clkctrl|outclk                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                        ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; IN_BOTAO  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.632 ; 3.632 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                           ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; IN_BOTAO  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -3.402 ; -3.402 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                    ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; CLK_DEBUG     ; CLK_50M                                                                                                     ; 12.987 ; 12.987 ; Rise       ; CLK_50M                                                                                                     ;
; CLK_DEBUG     ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;        ; 10.683 ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; CLK_DEBUG     ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 10.683 ;        ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; LED_SYS_EN    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 10.196 ; 10.196 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; PWM_COOLER    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 17.895 ; 17.895 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; TEMPO_SEG[*]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.947  ; 7.947  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[0] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.060  ; 7.060  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[1] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.547  ; 7.547  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[2] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.633  ; 7.633  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[3] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.317  ; 7.317  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[4] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 6.996  ; 6.996  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[5] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 6.704  ; 6.704  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[6] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 6.977  ; 6.977  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[7] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.307  ; 7.307  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[8] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.655  ; 7.655  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[9] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.947  ; 7.947  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                            ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; CLK_DEBUG     ; CLK_50M                                                                                                     ; 11.431 ; 11.431 ; Rise       ; CLK_50M                                                                                                     ;
; CLK_DEBUG     ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;        ; 10.683 ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; CLK_DEBUG     ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 10.683 ;        ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; LED_SYS_EN    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 10.196 ; 10.196 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; PWM_COOLER    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 12.659 ; 12.659 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; TEMPO_SEG[*]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 6.704  ; 6.704  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[0] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.060  ; 7.060  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[1] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.547  ; 7.547  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[2] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.633  ; 7.633  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[3] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.317  ; 7.317  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[4] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 6.996  ; 6.996  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[5] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 6.704  ; 6.704  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[6] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 6.977  ; 6.977  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[7] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.307  ; 7.307  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[8] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.655  ; 7.655  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[9] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.947  ; 7.947  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK_50M                                                                                                     ; -1.678 ; -22.154       ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -1.460 ; -1048.677     ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK_50M                                                                                                     ; -1.424 ; -7.007        ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -0.422 ; -3.622        ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                               ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -1.627 ; -4774.864     ;
; CLK_50M                                                                                                     ; -1.380 ; -17.380       ;
+-------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK_50M'                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.678 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.606     ; 2.104      ;
; -1.678 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.606     ; 2.104      ;
; -1.678 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.606     ; 2.104      ;
; -1.678 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.606     ; 2.104      ;
; -1.678 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.606     ; 2.104      ;
; -1.626 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.606     ; 2.052      ;
; -1.626 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.606     ; 2.052      ;
; -1.626 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.606     ; 2.052      ;
; -1.626 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.606     ; 2.052      ;
; -1.626 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.606     ; 2.052      ;
; -1.609 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.606     ; 2.035      ;
; -1.609 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.606     ; 2.035      ;
; -1.609 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.606     ; 2.035      ;
; -1.609 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.606     ; 2.035      ;
; -1.609 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.606     ; 2.035      ;
; -1.378 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.478     ; 1.932      ;
; -1.378 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.478     ; 1.932      ;
; -1.378 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.478     ; 1.932      ;
; -1.378 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.478     ; 1.932      ;
; -1.378 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.478     ; 1.932      ;
; -1.378 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.478     ; 1.932      ;
; -1.378 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.478     ; 1.932      ;
; -1.326 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.478     ; 1.880      ;
; -1.326 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.478     ; 1.880      ;
; -1.326 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.478     ; 1.880      ;
; -1.326 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.478     ; 1.880      ;
; -1.326 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.478     ; 1.880      ;
; -1.326 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.478     ; 1.880      ;
; -1.326 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.478     ; 1.880      ;
; -1.309 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.478     ; 1.863      ;
; -1.309 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.478     ; 1.863      ;
; -1.309 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.478     ; 1.863      ;
; -1.309 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.478     ; 1.863      ;
; -1.309 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.478     ; 1.863      ;
; -1.309 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.478     ; 1.863      ;
; -1.309 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.478     ; 1.863      ;
; -1.072 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.104      ;
; -1.072 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.104      ;
; -1.072 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.104      ;
; -1.020 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.052      ;
; -1.020 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.052      ;
; -1.020 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.052      ;
; -1.003 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.035      ;
; -1.003 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.035      ;
; -1.003 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 2.035      ;
; -0.952 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.984      ;
; -0.952 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.984      ;
; -0.952 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.984      ;
; -0.952 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.984      ;
; -0.952 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.984      ;
; -0.935 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.967      ;
; -0.935 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.967      ;
; -0.935 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.967      ;
; -0.935 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.967      ;
; -0.935 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.967      ;
; -0.902 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.002     ; 1.932      ;
; -0.885 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.917      ;
; -0.885 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.917      ;
; -0.885 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.917      ;
; -0.885 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.917      ;
; -0.885 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.917      ;
; -0.850 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.882      ;
; -0.850 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.882      ;
; -0.850 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.882      ;
; -0.850 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.882      ;
; -0.850 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.882      ;
; -0.850 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.002     ; 1.880      ;
; -0.847 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.128     ; 1.751      ;
; -0.847 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.128     ; 1.751      ;
; -0.847 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.128     ; 1.751      ;
; -0.847 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.128     ; 1.751      ;
; -0.847 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.128     ; 1.751      ;
; -0.833 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.002     ; 1.863      ;
; -0.817 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.128     ; 1.721      ;
; -0.817 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.128     ; 1.721      ;
; -0.817 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.128     ; 1.721      ;
; -0.817 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.128     ; 1.721      ;
; -0.817 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.128     ; 1.721      ;
; -0.809 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.841      ;
; -0.809 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.841      ;
; -0.809 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.841      ;
; -0.809 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.841      ;
; -0.809 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.000      ; 1.841      ;
; -0.764 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.128     ; 1.668      ;
; -0.764 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.128     ; 1.668      ;
; -0.764 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.128     ; 1.668      ;
; -0.764 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.128     ; 1.668      ;
; -0.764 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.128     ; 1.668      ;
; -0.717 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.128     ; 1.621      ;
; -0.717 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.128     ; 1.621      ;
; -0.717 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.128     ; 1.621      ;
; -0.717 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.128     ; 1.621      ;
; -0.717 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.128     ; 1.621      ;
; -0.696 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.128     ; 1.600      ;
; -0.696 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.128     ; 1.600      ;
; -0.696 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.128     ; 1.600      ;
; -0.696 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.128     ; 1.600      ;
; -0.696 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.128     ; 1.600      ;
; -0.678 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.128     ; 1.582      ;
; -0.678 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.128     ; 1.582      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg0               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_memory_reg0               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg1               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a1~porta_memory_reg0               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg2               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a2~porta_memory_reg0               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg3               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a3~porta_memory_reg0               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg4               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a4~porta_memory_reg0               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg5               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a5~porta_memory_reg0               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg6               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a6~porta_memory_reg0               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg7               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a7~porta_memory_reg0               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg8               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a8~porta_memory_reg0               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg9               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a9~porta_memory_reg0               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg10              ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a10~porta_memory_reg0              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg11              ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a11~porta_memory_reg0              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg12              ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a12~porta_memory_reg0              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg13              ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a13~porta_memory_reg0              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg14              ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a14~porta_memory_reg0              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg15              ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a15~porta_memory_reg0              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg16              ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a16~porta_memory_reg0              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg17              ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a17~porta_memory_reg0              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg18              ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a18~porta_memory_reg0              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg19              ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a19~porta_memory_reg0              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg20              ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a20~porta_memory_reg0              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg21              ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a21~porta_memory_reg0              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg22              ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a22~porta_memory_reg0              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg23              ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a23~porta_memory_reg0              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg24              ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a24~porta_memory_reg0              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg25              ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a25~porta_memory_reg0              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg26              ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a26~porta_memory_reg0              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg27              ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a27~porta_memory_reg0              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg28              ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a28~porta_memory_reg0              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a0~porta_datain_reg29              ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_o1m:auto_generated|altsyncram_4981:altsyncram2|ram_block3a29~porta_memory_reg0              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a92~porta_datain_reg0  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a92~porta_memory_reg0  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a92~porta_datain_reg1  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a93~porta_memory_reg0  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a92~porta_datain_reg2  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a94~porta_memory_reg0  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a92~porta_datain_reg3  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a95~porta_memory_reg0  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a92~porta_datain_reg4  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a96~porta_memory_reg0  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a92~porta_datain_reg5  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a97~porta_memory_reg0  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a92~porta_datain_reg6  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a98~porta_memory_reg0  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a92~porta_datain_reg7  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a99~porta_memory_reg0  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a92~porta_datain_reg8  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a100~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a92~porta_datain_reg9  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a101~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a92~porta_datain_reg10 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a102~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a92~porta_datain_reg11 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a103~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a92~porta_datain_reg12 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a104~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a92~porta_datain_reg13 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a105~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a92~porta_datain_reg14 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a106~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a92~porta_datain_reg15 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a107~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a92~porta_datain_reg16 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a108~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a92~porta_datain_reg17 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a109~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a92~porta_datain_reg18 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a126~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a92~porta_datain_reg19 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a127~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a92~porta_datain_reg20 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a128~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a92~porta_datain_reg21 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a129~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a92~porta_datain_reg22 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a130~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a92~porta_datain_reg23 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a131~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a92~porta_datain_reg24 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a132~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a92~porta_datain_reg25 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a133~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a92~porta_datain_reg26 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a134~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a92~porta_datain_reg27 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a135~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a92~porta_datain_reg28 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a136~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg0  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_memory_reg0  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg1  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a50~porta_memory_reg0  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg2  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a51~porta_memory_reg0  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg3  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a52~porta_memory_reg0  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg4  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a53~porta_memory_reg0  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg5  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a54~porta_memory_reg0  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg6  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a55~porta_memory_reg0  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg7  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a56~porta_memory_reg0  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg8  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a57~porta_memory_reg0  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg9  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a58~porta_memory_reg0  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg10 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a59~porta_memory_reg0  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg11 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a60~porta_memory_reg0  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg12 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a61~porta_memory_reg0  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg13 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a62~porta_memory_reg0  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg14 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a63~porta_memory_reg0  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg15 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a64~porta_memory_reg0  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg16 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a65~porta_memory_reg0  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg17 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a66~porta_memory_reg0  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg18 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a67~porta_memory_reg0  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg19 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a68~porta_memory_reg0  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg20 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a110~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg21 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a111~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg22 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a112~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg23 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a113~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg24 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a114~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg25 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a115~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg26 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a116~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg27 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a117~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg28 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a118~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg29 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a119~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg30 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a120~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg31 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a121~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg32 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a122~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg33 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a123~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg34 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a124~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a49~porta_datain_reg35 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a125~porta_memory_reg0 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a16~porta_datain_reg0  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a16~porta_memory_reg0  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a16~porta_datain_reg1  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a17~porta_memory_reg0  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a16~porta_datain_reg2  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a20~porta_memory_reg0  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a16~porta_datain_reg3  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a21~porta_memory_reg0  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a16~porta_datain_reg4  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|altsyncram_pj31:altsyncram4|ram_block5a22~porta_memory_reg0  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 1.000        ; -0.017     ; 2.442      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK_50M'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                                                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.424 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.652      ; 0.521      ;
; -0.924 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.652      ; 0.521      ;
; -0.810 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.176      ; 0.659      ;
; -0.775 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.176      ; 0.694      ;
; -0.740 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.176      ; 0.729      ;
; -0.705 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.176      ; 0.764      ;
; -0.670 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.176      ; 0.799      ;
; -0.499 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.654      ; 1.448      ;
; -0.499 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.654      ; 1.448      ;
; -0.499 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.654      ; 1.448      ;
; -0.310 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.176      ; 0.659      ;
; -0.275 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.176      ; 0.694      ;
; -0.240 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.176      ; 0.729      ;
; -0.205 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.176      ; 0.764      ;
; -0.193 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.176      ; 1.276      ;
; -0.193 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.176      ; 1.276      ;
; -0.170 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.176      ; 0.799      ;
; 0.001  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.654      ; 1.448      ;
; 0.001  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.654      ; 1.448      ;
; 0.001  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.654      ; 1.448      ;
; 0.019  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.604      ; 0.775      ;
; 0.027  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.476      ; 0.655      ;
; 0.057  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.476      ; 0.685      ;
; 0.060  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.604      ; 0.816      ;
; 0.095  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.604      ; 0.851      ;
; 0.107  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.048      ; 1.448      ;
; 0.107  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.048      ; 1.448      ;
; 0.107  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.048      ; 1.448      ;
; 0.107  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.048      ; 1.448      ;
; 0.107  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; 0.000        ; 1.048      ; 1.448      ;
; 0.145  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.604      ; 0.901      ;
; 0.162  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.604      ; 0.918      ;
; 0.307  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.176      ; 1.276      ;
; 0.307  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.176      ; 1.276      ;
; 0.360  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.512      ;
; 0.364  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.518      ;
; 0.368  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.522      ;
; 0.372  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.524      ;
; 0.379  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.531      ;
; 0.380  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.532      ;
; 0.380  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.532      ;
; 0.382  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.534      ;
; 0.382  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.534      ;
; 0.383  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.535      ;
; 0.425  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.128      ; 0.705      ;
; 0.436  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.476      ; 1.064      ;
; 0.460  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.128      ; 0.740      ;
; 0.466  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.128      ; 0.746      ;
; 0.498  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.650      ;
; 0.501  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.128      ; 0.781      ;
; 0.501  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.128      ; 0.781      ;
; 0.502  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.654      ;
; 0.504  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.656      ;
; 0.507  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.659      ;
; 0.507  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.659      ;
; 0.508  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.660      ;
; 0.519  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.671      ;
; 0.520  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.672      ;
; 0.522  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.674      ;
; 0.522  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.674      ;
; 0.523  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.675      ;
; 0.525  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.476      ; 1.153      ;
; 0.530  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.128      ; 0.810      ;
; 0.536  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.128      ; 0.816      ;
; 0.538  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.690      ;
; 0.539  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.691      ;
; 0.542  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.694      ;
; 0.543  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.695      ;
; 0.551  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.128      ; 0.831      ;
; 0.554  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.706      ;
; 0.555  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.707      ;
; 0.557  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.709      ;
; 0.557  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.709      ;
; 0.565  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.128      ; 0.845      ;
; 0.568  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.720      ;
; 0.568  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.128      ; 0.848      ;
; 0.571  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.128      ; 0.851      ;
; 0.573  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.725      ;
; 0.574  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.726      ;
; 0.577  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.476      ; 1.205      ;
; 0.578  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.730      ;
; 0.586  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.128      ; 0.866      ;
; 0.590  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.742      ;
; 0.592  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.744      ;
; 0.600  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.128      ; 0.880      ;
; 0.603  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.000      ; 0.755      ;
; 0.603  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.128      ; 0.883      ;
; 0.606  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.478      ; 1.236      ;
; 0.606  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.478      ; 1.236      ;
; 0.606  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.478      ; 1.236      ;
; 0.606  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.128      ; 0.886      ;
; 0.606  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ; CLK_50M                                                                                                     ; CLK_50M     ; 0.000        ; 0.128      ; 0.886      ;
; 0.607  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.048      ; 1.448      ;
; 0.607  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.048      ; 1.448      ;
; 0.607  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M     ; -0.500       ; 1.048      ; 1.448      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                   ; Launch Clock                                                                                                ; Latch Clock                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.422 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[7]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[7]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.516      ;
; -0.408 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[1]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.530      ;
; -0.388 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[5]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[5]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.550      ;
; -0.383 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[6]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[6]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.555      ;
; -0.383 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[4]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.555      ;
; -0.378 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[2]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.560      ;
; -0.363 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[0]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.575      ;
; -0.342 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[8]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[8]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.596      ;
; -0.329 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[3]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.609      ;
; -0.322 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[1]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.616      ;
; -0.239 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[7]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[8]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.699      ;
; -0.226 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|sign_int_a_reg1                                                                                              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.626      ; 1.552      ;
; -0.224 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[2]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.714      ;
; -0.217 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[5]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[6]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.721      ;
; -0.212 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[5]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.726      ;
; -0.199 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[6]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[7]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.739      ;
; -0.195 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[3]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.743      ;
; -0.189 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[3]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.749      ;
; -0.187 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[2]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.751      ;
; -0.182 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[5]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[7]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.756      ;
; -0.177 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[6]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.761      ;
; -0.164 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[6]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[8]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.774      ;
; -0.160 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[4]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.778      ;
; -0.158 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[4]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.780      ;
; -0.154 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[4]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.784      ;
; -0.152 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[3]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.786      ;
; -0.147 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[5]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[8]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.791      ;
; -0.142 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[7]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.796      ;
; -0.125 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[5]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.813      ;
; -0.123 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[5]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.815      ;
; -0.119 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[5]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.819      ;
; -0.117 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[4]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.821      ;
; -0.107 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[4]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[8]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.831      ;
; -0.090 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[6]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.848      ;
; -0.088 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[6]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.850      ;
; -0.084 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[6]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.854      ;
; -0.082 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[5]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.856      ;
; -0.070 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[8]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.626      ; 1.708      ;
; -0.070 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[7]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.626      ; 1.708      ;
; -0.070 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[5]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.626      ; 1.708      ;
; -0.070 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[6]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.626      ; 1.708      ;
; -0.070 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[3]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.626      ; 1.708      ;
; -0.070 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[4]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.626      ; 1.708      ;
; -0.070 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[2]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.626      ; 1.708      ;
; -0.070 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[9]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[1]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.626      ; 1.708      ;
; -0.055 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[7]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.883      ;
; -0.053 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[7]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.885      ;
; -0.049 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[7]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.889      ;
; -0.047 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[6]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.891      ;
; -0.020 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[2]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[8]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.918      ;
; -0.018 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[3]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[8]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.920      ;
; -0.014 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[1]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[8]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.924      ;
; -0.012 ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[7]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.926      ;
; 0.023  ; contador_180:inst2|lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_8bk:auto_generated|safe_q[0]                                                                                                                 ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|mag_int_a_reg[8]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 1.786      ; 1.961      ;
; 0.215  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e3m:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.367      ;
; 0.236  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe13[23]                                                                                ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe14[23]                                                                                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.388      ;
; 0.237  ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|exp_bias_p1[0]                                                                                                              ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|exp_bias_p2[0]                                                                                                              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_not_zero_ff3                                                                                                          ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_not_zero_ff4                                                                                                          ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|lpm_add_sub:add_sub1|add_sub_3mj:auto_generated|lcell_ffa[1]                                                ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|rshift_distance_dffe13[1]                                                                                   ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|lpm_add_sub:man_add_sub_upper0|add_sub_n6l:auto_generated|add_sub_cell_ffa[13]                               ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|lpm_add_sub:man_add_sub_upper0|add_sub_n6l:auto_generated|pad_cell_ffa[13]                                   ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|exp_adj_dffe21[1]                                                                                           ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|exp_adj_dffe23[1]                                                                                           ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe27                                                                                    ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe21                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_out_dffe5[0]                                                                                             ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[0]                                                                                                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|sign_out_dffe5                                                                                               ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[31]                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238  ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|exp_add_p1[0]                                                                                                               ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|exp_bias_p1[0]                                                                                                              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe14[19]                                                                                 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|dataa_man_dffe1[21]                                                                                          ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe13[2]                                                                                  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe14[2]                                                                                  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_add_sub_res_mag_dffe21[10]                                                                              ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_add_sub_res_mag_dffe23[10]                                                                              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe31                                                                                    ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe3                                                                                     ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_out_dffe5[12]                                                                                           ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[12]                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated|pipeline_dffe[0]                                                       ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|exp_add_p1[0]                                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_is_infinity_ff1                                                                                                       ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_is_infinity_ff2                                                                                                       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|man_round_p2[11]                                                                                                            ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|delay_round[11]                                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|man_round_p2[1]                                                                                                             ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|delay_round[0]                                                                                                              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe14[14]                                                                                 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|dataa_man_dffe1[16]                                                                                          ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe13[17]                                                                                 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe14[17]                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe12[6]                                                                                  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe13[6]                                                                                  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe13[5]                                                                                 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe14[5]                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe13[19]                                                                                ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe14[19]                                                                                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[18]                                                                     ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_res_dffe4[18]                                                                                           ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe23                                                                                    ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|input_is_infinite_dffe31                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|infinite_output_sign_dffe3                                                                                  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|infinite_output_sign_dffe41                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|infinite_output_sign_dffe41                                                                                 ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|infinite_output_sign_dffe4                                                                                  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|sign_out_dffe5                                                                                              ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|dataa_reg[31]                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|added_power2_reg[3]                                                                                         ; curva:inst5|altfp_convert2:inst16|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|max_shift_reg                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|sign_input_reg2                                                                                             ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|sign_input_reg3                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|added_power2_reg[4]                                                                                         ; curva:inst5|altfp_convert2:inst12|altfp_convert2_altfp_convert_bqm:altfp_convert2_altfp_convert_bqm_component|max_shift_reg                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; curva:inst5|altfp_convert1:inst4|altfp_convert1_altfp_convert_rsm:altfp_convert1_altfp_convert_rsm_component|result_reg[31]                                                                                               ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff0                                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff9                                                                                                               ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff10                                                                                                              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|man_round_p2[23]                                                                                                            ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|delay_round[22]                                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; curva:inst5|altfp_mult1:inst6|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|man_round_p2[7]                                                                                                             ; curva:inst5|altfp_mult1:inst6|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|delay_round[7]                                                                                                              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe13[10]                                                                                 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe14[10]                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_add_sub_res_mag_dffe21[20]                                                                              ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|man_add_sub_res_mag_dffe23[20]                                                                              ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_res_rounding_add_sub_result_reg[1]                                                                       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|man_res_dffe4[0]                                                                                             ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff1                                                                                                               ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff2                                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff8                                                                                                               ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|sign_node_ff9                                                                                                               ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_is_infinity_dffe_1                                                                                                    ; curva:inst5|altfp_mult1:inst5|altfp_mult1_altfp_mult_oon:altfp_mult1_altfp_mult_oon_component|input_is_infinity_dffe_2                                                                                                    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe13[12]                                                                                 ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|aligned_dataa_man_dffe14[12]                                                                                 ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe13[17]                                                                                ; curva:inst5|altfp_add_sub2:inst19|altfp_add_sub2_altfp_add_sub_23j:altfp_add_sub2_altfp_add_sub_23j_component|aligned_datab_man_dffe14[17]                                                                                ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0.000        ; 0.000      ; 0.393      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]'                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                       ; Clock Edge ; Target                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a11                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a11                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a12                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a12                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a13                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a13                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a14                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a14                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a15                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a15                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a2                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a2                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a4                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a4                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; Fall       ; curva:inst5|altfp_add_sub1:inst8|altfp_add_sub1_altfp_add_sub_23j:altfp_add_sub1_altfp_add_sub_23j_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_02m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK_50M'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_50M ; Rise       ; CLK_50M                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; CLK_50M|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; CLK_50M|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; CLK_50M~clkctrl|inclk[0]                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; CLK_50M~clkctrl|inclk[0]                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; CLK_50M~clkctrl|outclk                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; CLK_50M~clkctrl|outclk                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; inst1|inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                        ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; IN_BOTAO  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 2.480 ; 2.480 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                           ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; IN_BOTAO  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -2.360 ; -2.360 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                  ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; CLK_DEBUG     ; CLK_50M                                                                                                     ; 6.578 ; 6.578 ; Rise       ; CLK_50M                                                                                                     ;
; CLK_DEBUG     ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;       ; 5.332 ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; CLK_DEBUG     ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 5.332 ;       ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; LED_SYS_EN    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 5.184 ; 5.184 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; PWM_COOLER    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 8.570 ; 8.570 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; TEMPO_SEG[*]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.954 ; 3.954 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[0] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.535 ; 3.535 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[1] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.759 ; 3.759 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[2] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.808 ; 3.808 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[3] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.662 ; 3.662 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[4] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.499 ; 3.499 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[5] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.363 ; 3.363 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[6] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.478 ; 3.478 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[7] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.647 ; 3.647 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[8] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.827 ; 3.827 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[9] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.954 ; 3.954 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                          ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; CLK_DEBUG     ; CLK_50M                                                                                                     ; 5.926 ; 5.926 ; Rise       ; CLK_50M                                                                                                     ;
; CLK_DEBUG     ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;       ; 5.332 ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; CLK_DEBUG     ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 5.332 ;       ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; LED_SYS_EN    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 5.184 ; 5.184 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; PWM_COOLER    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 6.100 ; 6.100 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; TEMPO_SEG[*]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.363 ; 3.363 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[0] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.535 ; 3.535 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[1] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.759 ; 3.759 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[2] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.808 ; 3.808 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[3] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.662 ; 3.662 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[4] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.499 ; 3.499 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[5] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.363 ; 3.363 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[6] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.478 ; 3.478 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[7] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.647 ; 3.647 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[8] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.827 ; 3.827 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[9] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.954 ; 3.954 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                                                                                        ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                             ; -4.207    ; -2.108  ; N/A      ; N/A     ; -1.627              ;
;  CLK_50M                                                                                                     ; -4.207    ; -2.108  ; N/A      ; N/A     ; -1.380              ;
;  divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -3.869    ; -0.461  ; N/A      ; N/A     ; -1.627              ;
; Design-wide TNS                                                                                              ; -4334.881 ; -10.629 ; 0.0      ; 0.0     ; -4792.244           ;
;  CLK_50M                                                                                                     ; -59.011   ; -7.824  ; N/A      ; N/A     ; -17.380             ;
;  divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -4275.870 ; -3.622  ; N/A      ; N/A     ; -4774.864           ;
+--------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                        ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; IN_BOTAO  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.632 ; 3.632 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+-----------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                           ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; IN_BOTAO  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; -2.360 ; -2.360 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+-----------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                    ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                             ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+
; CLK_DEBUG     ; CLK_50M                                                                                                     ; 12.987 ; 12.987 ; Rise       ; CLK_50M                                                                                                     ;
; CLK_DEBUG     ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;        ; 10.683 ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; CLK_DEBUG     ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 10.683 ;        ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; LED_SYS_EN    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 10.196 ; 10.196 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; PWM_COOLER    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 17.895 ; 17.895 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; TEMPO_SEG[*]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.947  ; 7.947  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[0] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.060  ; 7.060  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[1] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.547  ; 7.547  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[2] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.633  ; 7.633  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[3] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.317  ; 7.317  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[4] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 6.996  ; 6.996  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[5] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 6.704  ; 6.704  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[6] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 6.977  ; 6.977  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[7] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.307  ; 7.307  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[8] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.655  ; 7.655  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[9] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 7.947  ; 7.947  ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+---------------+-------------------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                          ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port                                                                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                             ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; CLK_DEBUG     ; CLK_50M                                                                                                     ; 5.926 ; 5.926 ; Rise       ; CLK_50M                                                                                                     ;
; CLK_DEBUG     ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;       ; 5.332 ; Rise       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; CLK_DEBUG     ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 5.332 ;       ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; LED_SYS_EN    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 5.184 ; 5.184 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; PWM_COOLER    ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 6.100 ; 6.100 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
; TEMPO_SEG[*]  ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.363 ; 3.363 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[0] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.535 ; 3.535 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[1] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.759 ; 3.759 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[2] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.808 ; 3.808 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[3] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.662 ; 3.662 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[4] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.499 ; 3.499 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[5] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.363 ; 3.363 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[6] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.478 ; 3.478 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[7] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.647 ; 3.647 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[8] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.827 ; 3.827 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
;  TEMPO_SEG[9] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 3.954 ; 3.954 ; Fall       ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ;
+---------------+-------------------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                  ; To Clock                                                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_50M                                                                                                     ; CLK_50M                                                                                                     ; 610      ; 0        ; 0        ; 0        ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; 38       ; 38       ; 0        ; 0        ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0        ; 0        ; 0        ; 23774    ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                  ; To Clock                                                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_50M                                                                                                     ; CLK_50M                                                                                                     ; 610      ; 0        ; 0        ; 0        ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; CLK_50M                                                                                                     ; 38       ; 38       ; 0        ; 0        ;
; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] ; 0        ; 0        ; 0        ; 23774    ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 61    ; 61   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Fri Jun 16 16:29:18 2017
Info: Command: quartus_sta PU3 -c PU3
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'PU3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10]
    Info (332105): create_clock -period 1.000 -name CLK_50M CLK_50M
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.207
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.207       -59.011 CLK_50M 
    Info (332119):    -3.869     -4275.870 divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] 
Info (332146): Worst-case hold slack is -2.108
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.108        -7.824 CLK_50M 
    Info (332119):    -0.461        -2.624 divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -4731.856 divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] 
    Info (332119):    -1.380       -17.380 CLK_50M 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.678
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.678       -22.154 CLK_50M 
    Info (332119):    -1.460     -1048.677 divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] 
Info (332146): Worst-case hold slack is -1.424
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.424        -7.007 CLK_50M 
    Info (332119):    -0.422        -3.622 divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -4774.864 divisor_clock:inst1|lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_e6j:auto_generated|safe_q[10] 
    Info (332119):    -1.380       -17.380 CLK_50M 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 433 megabytes
    Info: Processing ended: Fri Jun 16 16:29:20 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


