<profile>

<section name = "Vivado HLS Report for 'aqed_top'" level="0">
<item name = "Date">Fri Apr 10 23:55:34 2020
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">aes_bug2</item>
<item name = "Solution">solution1</item>
<item name = "Product family">aartix7</item>
<item name = "Target device">xa7a12tcsg325-1q</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">100.00, 9.254, 12.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">116, 116, 116, 116, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_workload_fu_109">workload, 105, 105, 105, 105, none</column>
<column name="grp_aqed_in_fu_117">aqed_in, 2, 2, 2, 2, none</column>
<column name="grp_aqed_out_fu_153">aqed_out, 3, 3, 3, 3, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">4, -, 516, 2137</column>
<column name="Memory">0, -, 16, 2</column>
<column name="Multiplexer">-, -, -, 122</column>
<column name="Register">-, -, 67, -</column>
<specialColumn name="Available">40, 40, 16000, 8000</specialColumn>
<specialColumn name="Utilization (%)">10, 0, 3, 28</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_aqed_in_fu_117">aqed_in, 0, 0, 51, 406</column>
<column name="grp_aqed_out_fu_153">aqed_out, 0, 0, 62, 280</column>
<column name="grp_workload_fu_109">workload, 4, 0, 403, 1451</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="bmc_in_U">aqed_top_bmc_in, 0, 16, 2, 16, 8, 1, 128</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">41, 8, 1, 8</column>
<column name="bmc_in_address0">21, 4, 4, 16</column>
<column name="bmc_in_address1">15, 3, 4, 12</column>
<column name="bmc_in_ce0">21, 4, 1, 4</column>
<column name="bmc_in_ce1">15, 3, 1, 3</column>
<column name="bmc_in_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="grp_aqed_in_fu_117_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_aqed_out_fu_153_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_workload_fu_109_ap_start_reg">1, 0, 1, 0</column>
<column name="o2_qed_check_V_reg_247">1, 0, 1, 0</column>
<column name="o2_qed_done_V_reg_242">1, 0, 1, 0</column>
<column name="state_dup_idx_V">2, 0, 2, 0</column>
<column name="state_dup_in_V">16, 0, 16, 0</column>
<column name="state_dup_issued_V">1, 0, 1, 0</column>
<column name="state_dup_val_V_0">8, 0, 8, 0</column>
<column name="state_dup_val_V_1">8, 0, 8, 0</column>
<column name="state_orig_done_V">1, 0, 1, 0</column>
<column name="state_orig_idx_V">2, 0, 2, 0</column>
<column name="state_orig_in_V">16, 0, 16, 0</column>
<column name="state_orig_issued_V">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, aqed_top, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, aqed_top, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, aqed_top, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, aqed_top, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, aqed_top, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, aqed_top, return value</column>
<column name="agg_result">out, 20, ap_none, agg_result, pointer</column>
<column name="orig_V">in, 1, ap_none, orig_V, scalar</column>
<column name="dup_V">in, 1, ap_none, dup_V, scalar</column>
<column name="orig_idx_V">in, 2, ap_none, orig_idx_V, scalar</column>
<column name="dup_idx_V">in, 2, ap_none, dup_idx_V, scalar</column>
<column name="num_V">in, 3, ap_none, num_V, scalar</column>
</table>
</item>
</section>
</profile>
