
MiV_uart_blinky.elf:     file format elf32-littleriscv
MiV_uart_blinky.elf
architecture: riscv:rv32, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x80000000

Program Header:
    LOAD off    0x00001000 vaddr 0x80000000 paddr 0x80000000 align 2**12
         filesz 0x00000a60 memsz 0x00001a80 flags rwx

Sections:
Idx Name           Size      VMA       LMA       File off  Algn  Flags
  0 .text          000009b0  80000000  80000000  00001000  2**4  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .sdata         00000000  800009b0  800009b0  00001a60  2**4  CONTENTS
  2 .data          000000b0  800009b0  800009b0  000019b0  2**4  CONTENTS, ALLOC, LOAD, DATA
  3 .sbss          00000010  80000a60  80000a60  00001a60  2**4  ALLOC
  4 .bss           00000010  80000a70  80000a70  00001a60  2**4  ALLOC
  5 .heap          00000800  80000a80  80000a80  00001a60  2**4  ALLOC
  6 .stack         00000800  80001280  80001280  00001a60  2**4  ALLOC
  7 .debug_line    00002180  00000000  00000000  00001a60  2**0  CONTENTS, READONLY, DEBUGGING
  8 .debug_info    00004365  00000000  00000000  00003be0  2**0  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev  00000e89  00000000  00000000  00007f45  2**0  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000260  00000000  00000000  00008dd0  2**3  CONTENTS, READONLY, DEBUGGING
 11 .debug_str     00001548  00000000  00000000  00009030  2**0  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc     00001802  00000000  00000000  0000a578  2**0  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges  000002a0  00000000  00000000  0000bd7a  2**0  CONTENTS, READONLY, DEBUGGING
 14 .comment       00000058  00000000  00000000  0000c01a  2**0  CONTENTS, READONLY
 15 .debug_frame   000008b0  00000000  00000000  0000c074  2**2  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
80000000 l    d  .text	00000000 .text
800009b0 l    d  .sdata	00000000 .sdata
800009b0 l    d  .data	00000000 .data
80000a60 l    d  .sbss	00000000 .sbss
80000a70 l    d  .bss	00000000 .bss
80000a80 l    d  .heap	00000000 .heap
80001280 l    d  .stack	00000000 .stack
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 ./riscv_hal/entry.o
8000000c l       .text	00000000 handle_reset
80000004 l       .text	00000000 nmi_vector
80000008 l       .text	00000000 trap_vector
80000034 l       .text	00000000 trap_entry
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 riscv_hal.c
80000a60 l     O .sbss	00000008 g_systick_increment
00000000 l    df *ABS*	00000000 riscv_hal_stubs.c
00000000 l    df *ABS*	00000000 syscall.c
00000000 l    df *ABS*	00000000 core_uart_apb.c
00000000 l    df *ABS*	00000000 core_gpio.c
00000000 l    df *ABS*	00000000 main.c
00000800 g       *ABS*	00000000 STACK_SIZE
800003fc  w    F .text	00000008 External_11_IRQHandler
800011b0 g       .sdata	00000000 __global_pointer$
800009b0 g       *ABS*	00000000 __data_load
800003a0  w    F .text	00000004 SysTick_Handler
800003cc  w    F .text	00000008 External_5_IRQHandler
80000570 g       .text	00000000 HW_get_8bit_reg_field
80000a60 g       .sbss	00000000 __sbss_start
800004a8 g       .text	00000000 HW_set_32bit_reg
80000a70 g     O .bss	00000008 g_gpio_out
80000444  w    F .text	00000008 External_20_IRQHandler
800009b0 g       .sdata	00000000 __sdata_start
80000a78 g     O .bss	00000008 g_uart
80000548 g       .text	00000000 HW_set_8bit_reg_field
80000474  w    F .text	00000008 External_26_IRQHandler
80000224 g     F .text	0000016c handle_trap
00010000 g       *ABS*	00000000 RAM_SIZE
800003f4  w    F .text	00000008 External_10_IRQHandler
80000494  w    F .text	00000008 External_30_IRQHandler
8000042c  w    F .text	00000008 External_17_IRQHandler
80001280 g       .heap	00000000 _heap_end
80000a80 g       .bss	00000000 __bss_end
80000160 g     F .text	000000c0 _init
80000538 g       .text	00000000 HW_set_8bit_reg
80000540 g       .text	00000000 HW_get_8bit_reg
80000a70 g       .sbss	00000000 __sbss_end
800004b8 g       .text	00000000 HW_set_32bit_reg_field
8000046c  w    F .text	00000008 External_25_IRQHandler
80001a80 g       .stack	00000000 __stack_top
8000048c  w    F .text	00000008 External_29_IRQHandler
8000062c g     F .text	00000068 UART_polled_tx_string
80000a30 g     O .data	00000012 testmsg
8000040c  w    F .text	00000008 External_13_IRQHandler
800003b4  w    F .text	00000008 External_2_IRQHandler
00000800 g       *ABS*	00000000 HEAP_SIZE
80000404  w    F .text	00000008 External_12_IRQHandler
800007d0 g     F .text	000000ec GPIO_set_outputs
80000000 g       .text	00000000 _start
800009b0 g       *ABS*	00000000 __sdata_load
80000a60 g       .data	00000000 __data_end
80000434  w    F .text	00000008 External_18_IRQHandler
800004e0 g       .text	00000000 HW_get_32bit_reg_field
80000694 g     F .text	0000011c GPIO_init
80000454  w    F .text	00000008 External_22_IRQHandler
8000041c  w    F .text	00000008 External_15_IRQHandler
80000000 g       *ABS*	00000000 RAM_START_ADDRESS
80000a70 g       .bss	00000000 __bss_start
80000424  w    F .text	00000008 External_16_IRQHandler
800008bc g     F .text	000000e4 main
80000484  w    F .text	00000008 External_28_IRQHandler
80000a44 g     O .data	00000014 testmsg2
800004f8 g       .text	00000000 HW_get_16bit_reg
800009b0 g       .sdata	00000000 __sdata_end
80001280 g       .heap	00000000 __heap_end
80000414  w    F .text	00000008 External_14_IRQHandler
80000220 g     F .text	00000004 _fini
800009b0 g     O .data	00000080 ext_irq_handler_table
80000500 g       .text	00000000 HW_set_16bit_reg_field
80001280 g       .stack	00000000 __stack_bottom
80000390  w    F .text	00000010 Software_IRQHandler
8000047c  w    F .text	00000008 External_27_IRQHandler
800003e4  w    F .text	00000008 External_8_IRQHandler
800003ec  w    F .text	00000008 External_9_IRQHandler
80000a80 g       .heap	00000000 __heap_start
800003a4  w    F .text	00000008 Invalid_IRQHandler
800003bc  w    F .text	00000008 External_3_IRQHandler
800007b0 g     F .text	00000020 GPIO_config
8000043c  w    F .text	00000008 External_19_IRQHandler
80000a80 g       .bss	00000000 _end
80000580 g     F .text	000000ac UART_init
800004b0 g       .text	00000000 HW_get_32bit_reg
800004a4 g     F .text	00000004 _exit
800004f0 g       .text	00000000 HW_set_16bit_reg
800003ac  w    F .text	00000008 External_1_IRQHandler
800003d4  w    F .text	00000008 External_6_IRQHandler
8000049c  w    F .text	00000008 External_31_IRQHandler
800009b0 g       .data	00000000 __data_start
8000044c  w    F .text	00000008 External_21_IRQHandler
80000528 g       .text	00000000 HW_get_16bit_reg_field
8000045c  w    F .text	00000008 External_23_IRQHandler
80000464  w    F .text	00000008 External_24_IRQHandler
800003c4  w    F .text	00000008 External_4_IRQHandler
800003dc  w    F .text	00000008 External_7_IRQHandler



Disassembly of section .text:

80000000 <_start>:
_start():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:30

  .section      .text.entry
  .globl _start

_start:
  j handle_reset
80000000:	00c0006f          	j	8000000c <handle_reset>

80000004 <nmi_vector>:
nmi_vector():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:33

nmi_vector:
  j nmi_vector
80000004:	0000006f          	j	80000004 <nmi_vector>

80000008 <trap_vector>:
trap_vector():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:36

trap_vector:
  j trap_entry
80000008:	02c0006f          	j	80000034 <trap_entry>

8000000c <handle_reset>:
handle_reset():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:39

handle_reset:
  la t0, trap_entry
8000000c:	00000297          	auipc	t0,0x0
80000010:	02828293          	addi	t0,t0,40 # 80000034 <trap_entry>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:40
  csrw mtvec, t0
80000014:	30529073          	csrw	mtvec,t0
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:41
  csrwi mstatus, 0
80000018:	30005073          	csrwi	mstatus,0
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:42
  csrwi mie, 0
8000001c:	30405073          	csrwi	mie,0
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:64

# Ensure the instruction is not optimized, since gp is not yet set

.option norelax
  # initialize global pointer
  la gp, __global_pointer$
80000020:	00001197          	auipc	gp,0x1
80000024:	19018193          	addi	gp,gp,400 # 800011b0 <__global_pointer$>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:69

.option pop

  # initialize stack pointer
  la sp, __stack_top
80000028:	00002117          	auipc	sp,0x2
8000002c:	a5810113          	addi	sp,sp,-1448 # 80001a80 <__stack_top>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:72

  # perform the rest of initialization in C
  j _init
80000030:	1300006f          	j	80000160 <_init>

80000034 <trap_entry>:
trap_entry():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:76


trap_entry:
  addi sp, sp, -32*REGBYTES
80000034:	f8010113          	addi	sp,sp,-128
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:78

  SREG x1, 0 * REGBYTES(sp)
80000038:	00112023          	sw	ra,0(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:79
  SREG x2, 1 * REGBYTES(sp)
8000003c:	00212223          	sw	sp,4(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:80
  SREG x3, 2 * REGBYTES(sp)
80000040:	00312423          	sw	gp,8(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:81
  SREG x4, 3 * REGBYTES(sp)
80000044:	00412623          	sw	tp,12(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:82
  SREG x5, 4 * REGBYTES(sp)
80000048:	00512823          	sw	t0,16(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:83
  SREG x6, 5 * REGBYTES(sp)
8000004c:	00612a23          	sw	t1,20(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:84
  SREG x7, 6 * REGBYTES(sp)
80000050:	00712c23          	sw	t2,24(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:85
  SREG x8, 7 * REGBYTES(sp)
80000054:	00812e23          	sw	s0,28(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:86
  SREG x9, 8 * REGBYTES(sp)
80000058:	02912023          	sw	s1,32(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:87
  SREG x10, 9 * REGBYTES(sp)
8000005c:	02a12223          	sw	a0,36(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:88
  SREG x11, 10 * REGBYTES(sp)
80000060:	02b12423          	sw	a1,40(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:89
  SREG x12, 11 * REGBYTES(sp)
80000064:	02c12623          	sw	a2,44(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:90
  SREG x13, 12 * REGBYTES(sp)
80000068:	02d12823          	sw	a3,48(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:91
  SREG x14, 13 * REGBYTES(sp)
8000006c:	02e12a23          	sw	a4,52(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:92
  SREG x15, 14 * REGBYTES(sp)
80000070:	02f12c23          	sw	a5,56(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:93
  SREG x16, 15 * REGBYTES(sp)
80000074:	03012e23          	sw	a6,60(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:94
  SREG x17, 16 * REGBYTES(sp)
80000078:	05112023          	sw	a7,64(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:95
  SREG x18, 17 * REGBYTES(sp)
8000007c:	05212223          	sw	s2,68(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:96
  SREG x19, 18 * REGBYTES(sp)
80000080:	05312423          	sw	s3,72(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:97
  SREG x20, 19 * REGBYTES(sp)
80000084:	05412623          	sw	s4,76(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:98
  SREG x21, 20 * REGBYTES(sp)
80000088:	05512823          	sw	s5,80(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:99
  SREG x22, 21 * REGBYTES(sp)
8000008c:	05612a23          	sw	s6,84(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:100
  SREG x23, 22 * REGBYTES(sp)
80000090:	05712c23          	sw	s7,88(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:101
  SREG x24, 23 * REGBYTES(sp)
80000094:	05812e23          	sw	s8,92(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:102
  SREG x25, 24 * REGBYTES(sp)
80000098:	07912023          	sw	s9,96(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:103
  SREG x26, 25 * REGBYTES(sp)
8000009c:	07a12223          	sw	s10,100(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:104
  SREG x27, 26 * REGBYTES(sp)
800000a0:	07b12423          	sw	s11,104(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:105
  SREG x28, 27 * REGBYTES(sp)
800000a4:	07c12623          	sw	t3,108(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:106
  SREG x29, 28 * REGBYTES(sp)
800000a8:	07d12823          	sw	t4,112(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:107
  SREG x30, 29 * REGBYTES(sp)
800000ac:	07e12a23          	sw	t5,116(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:108
  SREG x31, 30 * REGBYTES(sp)
800000b0:	07f12c23          	sw	t6,120(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:111


  csrr t0, mepc
800000b4:	341022f3          	csrr	t0,mepc
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:112
  SREG t0, 31 * REGBYTES(sp)
800000b8:	06512e23          	sw	t0,124(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:114

  csrr a0, mcause
800000bc:	34202573          	csrr	a0,mcause
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:115
  csrr a1, mepc
800000c0:	341025f3          	csrr	a1,mepc
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:116
  mv a2, sp
800000c4:	00010613          	mv	a2,sp
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:117
  jal handle_trap
800000c8:	15c000ef          	jal	ra,80000224 <handle_trap>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:118
  csrw mepc, a0
800000cc:	34151073          	csrw	mepc,a0
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:121

  # Remain in M-mode after mret
  li t0, MSTATUS_MPP
800000d0:	000022b7          	lui	t0,0x2
800000d4:	80028293          	addi	t0,t0,-2048 # 1800 <HEAP_SIZE+0x1000>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:122
  csrs mstatus, t0
800000d8:	3002a073          	csrs	mstatus,t0
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:124

  LREG x1, 0 * REGBYTES(sp)
800000dc:	00012083          	lw	ra,0(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:125
  LREG x2, 1 * REGBYTES(sp)
800000e0:	00412103          	lw	sp,4(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:126
  LREG x3, 2 * REGBYTES(sp)
800000e4:	00812183          	lw	gp,8(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:127
  LREG x4, 3 * REGBYTES(sp)
800000e8:	00c12203          	lw	tp,12(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:128
  LREG x5, 4 * REGBYTES(sp)
800000ec:	01012283          	lw	t0,16(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:129
  LREG x6, 5 * REGBYTES(sp)
800000f0:	01412303          	lw	t1,20(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:130
  LREG x7, 6 * REGBYTES(sp)
800000f4:	01812383          	lw	t2,24(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:131
  LREG x8, 7 * REGBYTES(sp)
800000f8:	01c12403          	lw	s0,28(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:132
  LREG x9, 8 * REGBYTES(sp)
800000fc:	02012483          	lw	s1,32(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:133
  LREG x10, 9 * REGBYTES(sp)
80000100:	02412503          	lw	a0,36(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:134
  LREG x11, 10 * REGBYTES(sp)
80000104:	02812583          	lw	a1,40(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:135
  LREG x12, 11 * REGBYTES(sp)
80000108:	02c12603          	lw	a2,44(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:136
  LREG x13, 12 * REGBYTES(sp)
8000010c:	03012683          	lw	a3,48(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:137
  LREG x14, 13 * REGBYTES(sp)
80000110:	03412703          	lw	a4,52(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:138
  LREG x15, 14 * REGBYTES(sp)
80000114:	03812783          	lw	a5,56(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:139
  LREG x16, 15 * REGBYTES(sp)
80000118:	03c12803          	lw	a6,60(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:140
  LREG x17, 16 * REGBYTES(sp)
8000011c:	04012883          	lw	a7,64(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:141
  LREG x18, 17 * REGBYTES(sp)
80000120:	04412903          	lw	s2,68(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:142
  LREG x19, 18 * REGBYTES(sp)
80000124:	04812983          	lw	s3,72(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:143
  LREG x20, 19 * REGBYTES(sp)
80000128:	04c12a03          	lw	s4,76(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:144
  LREG x21, 20 * REGBYTES(sp)
8000012c:	05012a83          	lw	s5,80(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:145
  LREG x22, 21 * REGBYTES(sp)
80000130:	05412b03          	lw	s6,84(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:146
  LREG x23, 22 * REGBYTES(sp)
80000134:	05812b83          	lw	s7,88(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:147
  LREG x24, 23 * REGBYTES(sp)
80000138:	05c12c03          	lw	s8,92(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:148
  LREG x25, 24 * REGBYTES(sp)
8000013c:	06012c83          	lw	s9,96(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:149
  LREG x26, 25 * REGBYTES(sp)
80000140:	06412d03          	lw	s10,100(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:150
  LREG x27, 26 * REGBYTES(sp)
80000144:	06812d83          	lw	s11,104(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:151
  LREG x28, 27 * REGBYTES(sp)
80000148:	06c12e03          	lw	t3,108(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:152
  LREG x29, 28 * REGBYTES(sp)
8000014c:	07012e83          	lw	t4,112(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:153
  LREG x30, 29 * REGBYTES(sp)
80000150:	07412f03          	lw	t5,116(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:154
  LREG x31, 30 * REGBYTES(sp)
80000154:	07812f83          	lw	t6,120(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:156

  addi sp, sp, 32*REGBYTES
80000158:	08010113          	addi	sp,sp,128
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/entry.S:157
  mret
8000015c:	30200073          	mret

80000160 <_init>:
_init():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/init.c:61

void _init(void)
{
    extern int main(int, char**);
    const char *argv0 = "hello";
    char *argv[] = {(char *)argv0, NULL, NULL};
80000160:	800017b7          	lui	a5,0x80001
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/init.c:58
{
80000164:	fe010113          	addi	sp,sp,-32
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/init.c:61
    char *argv[] = {(char *)argv0, NULL, NULL};
80000168:	9a078793          	addi	a5,a5,-1632 # 800009a0 <__stack_top+0xffffef20>
8000016c:	00f12223          	sw	a5,4(sp)
80000170:	80001737          	lui	a4,0x80001
80000174:	800017b7          	lui	a5,0x80001
copy_section():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/init.c:38
    while(p_vma <= p_vma_end)
80000178:	800016b7          	lui	a3,0x80001
_init():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/init.c:58
{
8000017c:	00112e23          	sw	ra,28(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/init.c:61
    char *argv[] = {(char *)argv0, NULL, NULL};
80000180:	00012423          	sw	zero,8(sp)
80000184:	00012623          	sw	zero,12(sp)
80000188:	9b078793          	addi	a5,a5,-1616 # 800009b0 <__stack_top+0xffffef30>
8000018c:	9b070713          	addi	a4,a4,-1616 # 800009b0 <__stack_top+0xffffef30>
copy_section():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/init.c:38
    while(p_vma <= p_vma_end)
80000190:	9b068693          	addi	a3,a3,-1616 # 800009b0 <__stack_top+0xffffef30>
80000194:	04f6f663          	bleu	a5,a3,800001e0 <_init+0x80>
80000198:	800017b7          	lui	a5,0x80001
8000019c:	80001737          	lui	a4,0x80001
800001a0:	9b078793          	addi	a5,a5,-1616 # 800009b0 <__stack_top+0xffffef30>
800001a4:	9b070713          	addi	a4,a4,-1616 # 800009b0 <__stack_top+0xffffef30>
800001a8:	8b018693          	addi	a3,gp,-1872 # 80000a60 <__data_end>
800001ac:	04f6f463          	bleu	a5,a3,800001f4 <_init+0x94>
zero_section():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/init.c:48
    uint32_t * p_zero = start;
800001b0:	8b018793          	addi	a5,gp,-1872 # 80000a60 <__data_end>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/init.c:50
    while(p_zero <= end)
800001b4:	8c018713          	addi	a4,gp,-1856 # 80000a70 <__sbss_end>
800001b8:	04f77863          	bleu	a5,a4,80000208 <_init+0xa8>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/init.c:48
    uint32_t * p_zero = start;
800001bc:	8c018793          	addi	a5,gp,-1856 # 80000a70 <__sbss_end>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/init.c:50
    while(p_zero <= end)
800001c0:	8d018713          	addi	a4,gp,-1840 # 80000a80 <__bss_end>
800001c4:	04f77863          	bleu	a5,a4,80000214 <_init+0xb4>
_init():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/init.c:68
    copy_section(&__sdata_load, &__sdata_start, &__sdata_end);
    copy_section(&__data_load, &__data_start, &__data_end);
    zero_section(&__sbss_start, &__sbss_end);
    zero_section(&__bss_start, &__bss_end);
    
    main(1, argv);
800001c8:	00410593          	addi	a1,sp,4
800001cc:	00100513          	li	a0,1
800001d0:	6ec000ef          	jal	ra,800008bc <main>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/init.c:69
}
800001d4:	01c12083          	lw	ra,28(sp)
800001d8:	02010113          	addi	sp,sp,32
800001dc:	00008067          	ret
copy_section():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/init.c:40
        *p_vma = *p_load;
800001e0:	00072603          	lw	a2,0(a4)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/init.c:42
        ++p_vma;
800001e4:	00478793          	addi	a5,a5,4
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/init.c:41
        ++p_load;
800001e8:	00470713          	addi	a4,a4,4
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/init.c:40
        *p_vma = *p_load;
800001ec:	fec7ae23          	sw	a2,-4(a5)
800001f0:	fa5ff06f          	j	80000194 <_init+0x34>
800001f4:	00072603          	lw	a2,0(a4)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/init.c:42
        ++p_vma;
800001f8:	00478793          	addi	a5,a5,4
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/init.c:41
        ++p_load;
800001fc:	00470713          	addi	a4,a4,4
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/init.c:40
        *p_vma = *p_load;
80000200:	fec7ae23          	sw	a2,-4(a5)
80000204:	fa9ff06f          	j	800001ac <_init+0x4c>
zero_section():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/init.c:52
        *p_zero = 0;
80000208:	0007a023          	sw	zero,0(a5)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/init.c:53
        ++p_zero;
8000020c:	00478793          	addi	a5,a5,4
80000210:	fa9ff06f          	j	800001b8 <_init+0x58>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/init.c:52
        *p_zero = 0;
80000214:	0007a023          	sw	zero,0(a5)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/init.c:53
        ++p_zero;
80000218:	00478793          	addi	a5,a5,4
8000021c:	fa9ff06f          	j	800001c4 <_init+0x64>

80000220 <_fini>:
_fini():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/init.c:75

/* Function called after main() finishes */
void
_fini()
{
}
80000220:	00008067          	ret

80000224 <handle_trap>:
handle_trap():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_hal.c:198

/*------------------------------------------------------------------------------
 * Trap/Interrupt handler
 */
uintptr_t handle_trap(uintptr_t mcause, uintptr_t mepc)
{
80000224:	ff010113          	addi	sp,sp,-16
80000228:	00912223          	sw	s1,4(sp)
8000022c:	00112623          	sw	ra,12(sp)
80000230:	00812423          	sw	s0,8(sp)
80000234:	01212023          	sw	s2,0(sp)
80000238:	00058493          	mv	s1,a1
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_hal.c:199
    if ((mcause & MCAUSE_INT) && ((mcause & MCAUSE_CAUSE)  == IRQ_M_EXT))
8000023c:	12055c63          	bgez	a0,80000374 <handle_trap+0x150>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_hal.c:199 (discriminator 1)
80000240:	800007b7          	lui	a5,0x80000
80000244:	fff7c793          	not	a5,a5
80000248:	00f57533          	and	a0,a0,a5
8000024c:	00b00793          	li	a5,11
80000250:	0af51063          	bne	a0,a5,800002f0 <handle_trap+0xcc>
PLIC_ClaimIRQ():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_plic.h:206
/*==============================================================================
 * The function PLIC_ClaimIRQ() claims the interrupt from the PLIC controller.
 */
static inline uint32_t PLIC_ClaimIRQ(void)
{
    unsigned long hart_id = read_csr(mhartid);
80000254:	f14027f3          	csrr	a5,mhartid
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_plic.h:208

    return PLIC->TARGET[hart_id].CLAIM_COMPLETE;
80000258:	20078793          	addi	a5,a5,512 # 80000200 <__stack_top+0xffffe780>
8000025c:	40000437          	lui	s0,0x40000
80000260:	00c79793          	slli	a5,a5,0xc
80000264:	00f407b3          	add	a5,s0,a5
80000268:	0047a903          	lw	s2,4(a5)
handle_m_ext_interrupt():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_hal.c:176
    disable = ext_irq_handler_table[int_num]();
8000026c:	800017b7          	lui	a5,0x80001
80000270:	9b078793          	addi	a5,a5,-1616 # 800009b0 <__stack_top+0xffffef30>
80000274:	00291713          	slli	a4,s2,0x2
80000278:	00e787b3          	add	a5,a5,a4
8000027c:	0007a783          	lw	a5,0(a5)
80000280:	000780e7          	jalr	a5
PLIC_CompleteIRQ():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_plic.h:217
 * The function PLIC_CompleteIRQ() indicates to the PLIC controller the interrupt
 * is processed and claim is complete.
 */
static inline void PLIC_CompleteIRQ(uint32_t source)
{
    unsigned long hart_id = read_csr(mhartid);
80000284:	f14027f3          	csrr	a5,mhartid
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_plic.h:219

    PLIC->TARGET[hart_id].CLAIM_COMPLETE = source;
80000288:	20078793          	addi	a5,a5,512
8000028c:	00c79793          	slli	a5,a5,0xc
80000290:	00f407b3          	add	a5,s0,a5
80000294:	0127a223          	sw	s2,4(a5)
handle_m_ext_interrupt():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_hal.c:180
    if(EXT_IRQ_DISABLE == disable)
80000298:	00100793          	li	a5,1
8000029c:	02f51c63          	bne	a0,a5,800002d4 <handle_trap+0xb0>
PLIC_DisableIRQ():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_plic.h:175
    unsigned long hart_id = read_csr(mhartid);
800002a0:	f14027f3          	csrr	a5,mhartid
800002a4:	00579793          	slli	a5,a5,0x5
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_plic.h:176
    uint32_t current = PLIC->TARGET_ENABLES[hart_id].ENABLES[IRQn / 32];
800002a8:	00595713          	srli	a4,s2,0x5
800002ac:	00e787b3          	add	a5,a5,a4
800002b0:	00279793          	slli	a5,a5,0x2
800002b4:	00f40433          	add	s0,s0,a5
800002b8:	000027b7          	lui	a5,0x2
800002bc:	00f40433          	add	s0,s0,a5
800002c0:	00042783          	lw	a5,0(s0) # 40000000 <RAM_SIZE+0x3fff0000>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_plic.h:178
    current &= ~((uint32_t)1 << (IRQn % 32));
800002c4:	01251533          	sll	a0,a0,s2
800002c8:	fff54513          	not	a0,a0
800002cc:	00f57533          	and	a0,a0,a5
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_plic.h:180
    PLIC->TARGET_ENABLES[hart_id].ENABLES[IRQn / 32] = current;
800002d0:	00a42023          	sw	a0,0(s0)
handle_trap():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_hal.c:247
#else
        _exit(1 + mcause);
#endif
    }
    return mepc;
}
800002d4:	00c12083          	lw	ra,12(sp)
800002d8:	00812403          	lw	s0,8(sp)
800002dc:	00048513          	mv	a0,s1
800002e0:	00012903          	lw	s2,0(sp)
800002e4:	00412483          	lw	s1,4(sp)
800002e8:	01010113          	addi	sp,sp,16
800002ec:	00008067          	ret
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_hal.c:203 (discriminator 1)
    else if ((mcause & MCAUSE_INT) && ((mcause & MCAUSE_CAUSE)  == IRQ_M_TIMER))
800002f0:	00700793          	li	a5,7
800002f4:	06f51463          	bne	a0,a5,8000035c <handle_trap+0x138>
handle_m_timer_interrupt():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_hal.c:120
    clear_csr(mie, MIP_MTIP);
800002f8:	08000413          	li	s0,128
800002fc:	304437f3          	csrrc	a5,mie,s0
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_hal.c:122
    SysTick_Handler();
80000300:	0a0000ef          	jal	ra,800003a0 <SysTick_Handler>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_hal.c:124
    PRCI->MTIMECMP[read_csr(mhartid)] = PRCI->MTIME + g_systick_increment;
80000304:	4400c7b7          	lui	a5,0x4400c
80000308:	ff87a803          	lw	a6,-8(a5) # 4400bff8 <RAM_SIZE+0x43ffbff8>
8000030c:	ffc7a883          	lw	a7,-4(a5)
80000310:	f14027f3          	csrr	a5,mhartid
80000314:	8b018693          	addi	a3,gp,-1872 # 80000a60 <__data_end>
80000318:	0006a703          	lw	a4,0(a3)
8000031c:	0046a583          	lw	a1,4(a3)
80000320:	00e80733          	add	a4,a6,a4
80000324:	01073533          	sltu	a0,a4,a6
80000328:	00070613          	mv	a2,a4
8000032c:	00001737          	lui	a4,0x1
80000330:	80070713          	addi	a4,a4,-2048 # 800 <HEAP_SIZE>
80000334:	00e787b3          	add	a5,a5,a4
80000338:	00379793          	slli	a5,a5,0x3
8000033c:	44000737          	lui	a4,0x44000
80000340:	00f707b3          	add	a5,a4,a5
80000344:	00b885b3          	add	a1,a7,a1
80000348:	00b506b3          	add	a3,a0,a1
8000034c:	00c7a023          	sw	a2,0(a5)
80000350:	00d7a223          	sw	a3,4(a5)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_hal.c:126
    set_csr(mie, MIP_MTIP);
80000354:	30442473          	csrrs	s0,mie,s0
80000358:	f7dff06f          	j	800002d4 <handle_trap+0xb0>
handle_trap():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_hal.c:207 (discriminator 1)
    else if ( (mcause & MCAUSE_INT) && ((mcause & MCAUSE_CAUSE)  == IRQ_M_SOFT))
8000035c:	00300793          	li	a5,3
80000360:	00f51a63          	bne	a0,a5,80000374 <handle_trap+0x150>
handle_m_soft_interrupt():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_hal.c:188
    Software_IRQHandler();
80000364:	02c000ef          	jal	ra,80000390 <Software_IRQHandler>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_hal.c:191
    PRCI->MSIP[0] = 0x00U;
80000368:	440007b7          	lui	a5,0x44000
8000036c:	0007a023          	sw	zero,0(a5) # 44000000 <RAM_SIZE+0x43ff0000>
80000370:	f65ff06f          	j	800002d4 <handle_trap+0xb0>
handle_trap():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_hal.c:234
         uintptr_t mip      = read_csr(mip);      /* interrupt pending */
80000374:	344027f3          	csrr	a5,mip
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_hal.c:235
         uintptr_t mbadaddr = read_csr(mbadaddr); /* additional info and meaning depends on mcause */
80000378:	343027f3          	csrr	a5,mbadaddr
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_hal.c:236
         uintptr_t mtvec    = read_csr(mtvec);    /* trap vector */
8000037c:	305027f3          	csrr	a5,mtvec
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_hal.c:237
         uintptr_t mscratch = read_csr(mscratch); /* temporary, sometimes might hold temporary value of a0 */
80000380:	340027f3          	csrr	a5,mscratch
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_hal.c:238
         uintptr_t mstatus  = read_csr(mstatus);  /* status contains many smaller fields: */
80000384:	300027f3          	csrr	a5,mstatus
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_hal.c:241
        __asm("ebreak");
80000388:	00100073          	ebreak
8000038c:	f49ff06f          	j	800002d4 <handle_trap+0xb0>

80000390 <Software_IRQHandler>:
Software_IRQHandler():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_hal_stubs.c:23
extern "C" {
#endif

/*Weakly linked handler. Will be replaced with user's definition if provided*/
__attribute__((weak)) void Software_IRQHandler(void)
{
80000390:	ff010113          	addi	sp,sp,-16
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_hal_stubs.c:24
    _exit(10);
80000394:	00a00513          	li	a0,10
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_hal_stubs.c:23
{
80000398:	00112623          	sw	ra,12(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_hal_stubs.c:24
    _exit(10);
8000039c:	108000ef          	jal	ra,800004a4 <_exit>

800003a0 <SysTick_Handler>:
SysTick_Handler():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_hal_stubs.c:31

/*Weakly linked handler. Will be replaced with user's definition if provided*/
__attribute__((weak)) void SysTick_Handler(void)
{
	/*Default handler*/
}
800003a0:	00008067          	ret

800003a4 <Invalid_IRQHandler>:
Invalid_IRQHandler():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/riscv_hal_stubs.c:37

/*Weakly linked handler. Will be replaced with user's definition if provided*/
__attribute__((weak)) uint8_t Invalid_IRQHandler(void)
{
    return(0U); /*Default handler*/
}
800003a4:	00000513          	li	a0,0
800003a8:	00008067          	ret

800003ac <External_1_IRQHandler>:
External_1_IRQHandler():
800003ac:	00000513          	li	a0,0
800003b0:	00008067          	ret

800003b4 <External_2_IRQHandler>:
External_2_IRQHandler():
800003b4:	00000513          	li	a0,0
800003b8:	00008067          	ret

800003bc <External_3_IRQHandler>:
External_3_IRQHandler():
800003bc:	00000513          	li	a0,0
800003c0:	00008067          	ret

800003c4 <External_4_IRQHandler>:
External_4_IRQHandler():
800003c4:	00000513          	li	a0,0
800003c8:	00008067          	ret

800003cc <External_5_IRQHandler>:
External_5_IRQHandler():
800003cc:	00000513          	li	a0,0
800003d0:	00008067          	ret

800003d4 <External_6_IRQHandler>:
External_6_IRQHandler():
800003d4:	00000513          	li	a0,0
800003d8:	00008067          	ret

800003dc <External_7_IRQHandler>:
External_7_IRQHandler():
800003dc:	00000513          	li	a0,0
800003e0:	00008067          	ret

800003e4 <External_8_IRQHandler>:
External_8_IRQHandler():
800003e4:	00000513          	li	a0,0
800003e8:	00008067          	ret

800003ec <External_9_IRQHandler>:
External_9_IRQHandler():
800003ec:	00000513          	li	a0,0
800003f0:	00008067          	ret

800003f4 <External_10_IRQHandler>:
External_10_IRQHandler():
800003f4:	00000513          	li	a0,0
800003f8:	00008067          	ret

800003fc <External_11_IRQHandler>:
External_11_IRQHandler():
800003fc:	00000513          	li	a0,0
80000400:	00008067          	ret

80000404 <External_12_IRQHandler>:
External_12_IRQHandler():
80000404:	00000513          	li	a0,0
80000408:	00008067          	ret

8000040c <External_13_IRQHandler>:
External_13_IRQHandler():
8000040c:	00000513          	li	a0,0
80000410:	00008067          	ret

80000414 <External_14_IRQHandler>:
External_14_IRQHandler():
80000414:	00000513          	li	a0,0
80000418:	00008067          	ret

8000041c <External_15_IRQHandler>:
External_15_IRQHandler():
8000041c:	00000513          	li	a0,0
80000420:	00008067          	ret

80000424 <External_16_IRQHandler>:
External_16_IRQHandler():
80000424:	00000513          	li	a0,0
80000428:	00008067          	ret

8000042c <External_17_IRQHandler>:
External_17_IRQHandler():
8000042c:	00000513          	li	a0,0
80000430:	00008067          	ret

80000434 <External_18_IRQHandler>:
External_18_IRQHandler():
80000434:	00000513          	li	a0,0
80000438:	00008067          	ret

8000043c <External_19_IRQHandler>:
External_19_IRQHandler():
8000043c:	00000513          	li	a0,0
80000440:	00008067          	ret

80000444 <External_20_IRQHandler>:
External_20_IRQHandler():
80000444:	00000513          	li	a0,0
80000448:	00008067          	ret

8000044c <External_21_IRQHandler>:
External_21_IRQHandler():
8000044c:	00000513          	li	a0,0
80000450:	00008067          	ret

80000454 <External_22_IRQHandler>:
External_22_IRQHandler():
80000454:	00000513          	li	a0,0
80000458:	00008067          	ret

8000045c <External_23_IRQHandler>:
External_23_IRQHandler():
8000045c:	00000513          	li	a0,0
80000460:	00008067          	ret

80000464 <External_24_IRQHandler>:
External_24_IRQHandler():
80000464:	00000513          	li	a0,0
80000468:	00008067          	ret

8000046c <External_25_IRQHandler>:
External_25_IRQHandler():
8000046c:	00000513          	li	a0,0
80000470:	00008067          	ret

80000474 <External_26_IRQHandler>:
External_26_IRQHandler():
80000474:	00000513          	li	a0,0
80000478:	00008067          	ret

8000047c <External_27_IRQHandler>:
External_27_IRQHandler():
8000047c:	00000513          	li	a0,0
80000480:	00008067          	ret

80000484 <External_28_IRQHandler>:
External_28_IRQHandler():
80000484:	00000513          	li	a0,0
80000488:	00008067          	ret

8000048c <External_29_IRQHandler>:
External_29_IRQHandler():
8000048c:	00000513          	li	a0,0
80000490:	00008067          	ret

80000494 <External_30_IRQHandler>:
External_30_IRQHandler():
80000494:	00000513          	li	a0,0
80000498:	00008067          	ret

8000049c <External_31_IRQHandler>:
External_31_IRQHandler():
8000049c:	00000513          	li	a0,0
800004a0:	00008067          	ret

800004a4 <_exit>:
_exit():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../riscv_hal/syscall.c:74
    }
}

               
void _exit(int code)
{
800004a4:	0000006f          	j	800004a4 <_exit>

800004a8 <HW_set_32bit_reg>:
HW_set_32bit_reg():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:36
 *
 * a0:   addr_t reg_addr
 * a1:   uint32_t value
 */
HW_set_32bit_reg:
    sw a1, 0(a0)
800004a8:	00b52023          	sw	a1,0(a0)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:37
    ret
800004ac:	00008067          	ret

800004b0 <HW_get_32bit_reg>:
HW_get_32bit_reg():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:47
 *
 * R0:   addr_t reg_addr
 * @return          32 bits value read from the peripheral register.
 */
HW_get_32bit_reg:
    lw a0, 0(a0)
800004b0:	00052503          	lw	a0,0(a0)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:48
    ret
800004b4:	00008067          	ret

800004b8 <HW_set_32bit_reg_field>:
HW_set_32bit_reg_field():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:60
 * a1:   int_fast8_t shift
 * a2:   uint32_t mask
 * a3:   uint32_t value
 */
HW_set_32bit_reg_field:
    mv t3, a3
800004b8:	00068e13          	mv	t3,a3
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:61
    sll t3, t3, a1
800004bc:	00be1e33          	sll	t3,t3,a1
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:62
    and  t3, t3, a2
800004c0:	00ce7e33          	and	t3,t3,a2
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:63
    lw t1, 0(a0)
800004c4:	00052303          	lw	t1,0(a0)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:64
    mv t2, a2
800004c8:	00060393          	mv	t2,a2
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:65
    not t2, t2
800004cc:	fff3c393          	not	t2,t2
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:66
    and t1, t1, t2
800004d0:	00737333          	and	t1,t1,t2
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:67
    or t1, t1, t3
800004d4:	01c36333          	or	t1,t1,t3
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:68
    sw t1, 0(a0)
800004d8:	00652023          	sw	t1,0(a0)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:69
    ret
800004dc:	00008067          	ret

800004e0 <HW_get_32bit_reg_field>:
HW_get_32bit_reg_field():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:83
 *
 * @return          32 bits value containing the register field value specified
 *                  as parameter.
 */
HW_get_32bit_reg_field:
    lw a0, 0(a0)
800004e0:	00052503          	lw	a0,0(a0)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:84
    and a0, a0, a2
800004e4:	00c57533          	and	a0,a0,a2
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:85
    srl a0, a0, a1
800004e8:	00b55533          	srl	a0,a0,a1
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:86
    ret
800004ec:	00008067          	ret

800004f0 <HW_set_16bit_reg>:
HW_set_16bit_reg():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:96
 *
 * a0:   addr_t reg_addr
 * a1:   uint_fast16_t value
 */
HW_set_16bit_reg:
    sh a1, 0(a0)
800004f0:	00b51023          	sh	a1,0(a0)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:97
    ret
800004f4:	00008067          	ret

800004f8 <HW_get_16bit_reg>:
HW_get_16bit_reg():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:107
 *
 * a0:   addr_t reg_addr
 * @return          16 bits value read from the peripheral register.
 */
HW_get_16bit_reg:
    lh a0, (a0)
800004f8:	00051503          	lh	a0,0(a0)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:108
    ret
800004fc:	00008067          	ret

80000500 <HW_set_16bit_reg_field>:
HW_set_16bit_reg_field():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:121
 * a2:   uint_fast16_t mask
 * a3:   uint_fast16_t value
 * @param value     Value to be written in the specified field.
 */
HW_set_16bit_reg_field:
    mv t3, a3
80000500:	00068e13          	mv	t3,a3
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:122
    sll t3, t3, a1
80000504:	00be1e33          	sll	t3,t3,a1
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:123
    and  t3, t3, a2
80000508:	00ce7e33          	and	t3,t3,a2
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:124
    lh t1, 0(a0)
8000050c:	00051303          	lh	t1,0(a0)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:125
    mv t2, a2
80000510:	00060393          	mv	t2,a2
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:126
    not t2, t2
80000514:	fff3c393          	not	t2,t2
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:127
    and t1, t1, t2
80000518:	00737333          	and	t1,t1,t2
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:128
    or t1, t1, t3
8000051c:	01c36333          	or	t1,t1,t3
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:129
    sh t1, 0(a0)
80000520:	00651023          	sh	t1,0(a0)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:130
    ret
80000524:	00008067          	ret

80000528 <HW_get_16bit_reg_field>:
HW_get_16bit_reg_field():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:144
 *
 * @return          16 bits value containing the register field value specified
 *                  as parameter.
 */
HW_get_16bit_reg_field:
    lh a0, 0(a0)
80000528:	00051503          	lh	a0,0(a0)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:145
    and a0, a0, a2
8000052c:	00c57533          	and	a0,a0,a2
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:146
    srl a0, a0, a1
80000530:	00b55533          	srl	a0,a0,a1
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:147
    ret
80000534:	00008067          	ret

80000538 <HW_set_8bit_reg>:
HW_set_8bit_reg():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:157
 *
 * a0:   addr_t reg_addr
 * a1:   uint_fast8_t value
 */
HW_set_8bit_reg:
    sb a1, 0(a0)
80000538:	00b50023          	sb	a1,0(a0)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:158
    ret
8000053c:	00008067          	ret

80000540 <HW_get_8bit_reg>:
HW_get_8bit_reg():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:168
 *
 * a0:   addr_t reg_addr
 * @return          8 bits value read from the peripheral register.
 */
HW_get_8bit_reg:
    lb a0, 0(a0)
80000540:	00050503          	lb	a0,0(a0)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:169
    ret
80000544:	00008067          	ret

80000548 <HW_set_8bit_reg_field>:
HW_set_8bit_reg_field():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:181
 * a1:   int_fast8_t shift
 * a2:   uint_fast8_t mask
 * a3:   uint_fast8_t value
 */
HW_set_8bit_reg_field:
    mv t3, a3
80000548:	00068e13          	mv	t3,a3
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:182
    sll t3, t3, a1
8000054c:	00be1e33          	sll	t3,t3,a1
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:183
    and  t3, t3, a2
80000550:	00ce7e33          	and	t3,t3,a2
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:184
    lb t1, 0(a0)
80000554:	00050303          	lb	t1,0(a0)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:185
    mv t2, a2
80000558:	00060393          	mv	t2,a2
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:186
    not t2, t2
8000055c:	fff3c393          	not	t2,t2
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:187
    and t1, t1, t2
80000560:	00737333          	and	t1,t1,t2
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:188
    or t1, t1, t3
80000564:	01c36333          	or	t1,t1,t3
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:189
    sb t1, 0(a0)
80000568:	00650023          	sb	t1,0(a0)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:190
    ret
8000056c:	00008067          	ret

80000570 <HW_get_8bit_reg_field>:
HW_get_8bit_reg_field():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:204
 *
 * @return          8 bits value containing the register field value specified
 *                  as parameter.
 */
HW_get_8bit_reg_field:
    lb a0, 0(a0)
80000570:	00050503          	lb	a0,0(a0)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:205
    and a0, a0, a2
80000574:	00c57533          	and	a0,a0,a2
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:206
    srl a0, a0, a1
80000578:	00b55533          	srl	a0,a0,a1
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../hal/hw_reg_access.S:207
    ret
8000057c:	00008067          	ret

80000580 <UART_init>:
UART_init():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreUARTapb/core_uart_apb.c:226
            this_uart->status |= new_status;
            rx_full = new_status & STATUS_RXFULL_MASK;
        }
    }
    return rx_idx;
}
80000580:	0a050463          	beqz	a0,80000628 <UART_init+0xa8>
80000584:	00700793          	li	a5,7
80000588:	0ad7e063          	bltu	a5,a3,80000628 <UART_init+0xa8>
8000058c:	000027b7          	lui	a5,0x2
80000590:	08f67c63          	bleu	a5,a2,80000628 <UART_init+0xa8>
80000594:	fe010113          	addi	sp,sp,-32
80000598:	00812c23          	sw	s0,24(sp)
8000059c:	01212823          	sw	s2,16(sp)
800005a0:	00060413          	mv	s0,a2
800005a4:	00058913          	mv	s2,a1
800005a8:	00912a23          	sw	s1,20(sp)
800005ac:	0ff67593          	andi	a1,a2,255
800005b0:	00050493          	mv	s1,a0
800005b4:	40545413          	srai	s0,s0,0x5
800005b8:	00890513          	addi	a0,s2,8
800005bc:	00112e23          	sw	ra,28(sp)
800005c0:	01312623          	sw	s3,12(sp)
800005c4:	7f847413          	andi	s0,s0,2040
800005c8:	00068993          	mv	s3,a3
800005cc:	f6dff0ef          	jal	ra,80000538 <HW_set_8bit_reg>
800005d0:	00c90513          	addi	a0,s2,12
800005d4:	013465b3          	or	a1,s0,s3
800005d8:	f61ff0ef          	jal	ra,80000538 <HW_set_8bit_reg>
800005dc:	01090513          	addi	a0,s2,16
800005e0:	0124a023          	sw	s2,0(s1)
800005e4:	f5dff0ef          	jal	ra,80000540 <HW_get_8bit_reg>
800005e8:	00257513          	andi	a0,a0,2
800005ec:	02051263          	bnez	a0,80000610 <UART_init+0x90>
800005f0:	00048223          	sb	zero,4(s1)
800005f4:	01c12083          	lw	ra,28(sp)
800005f8:	01812403          	lw	s0,24(sp)
800005fc:	01412483          	lw	s1,20(sp)
80000600:	01012903          	lw	s2,16(sp)
80000604:	00c12983          	lw	s3,12(sp)
80000608:	02010113          	addi	sp,sp,32
8000060c:	00008067          	ret
80000610:	0004a503          	lw	a0,0(s1)
80000614:	00450513          	addi	a0,a0,4
80000618:	f29ff0ef          	jal	ra,80000540 <HW_get_8bit_reg>
8000061c:	0004a503          	lw	a0,0(s1)
80000620:	01050513          	addi	a0,a0,16
80000624:	fc1ff06f          	j	800005e4 <UART_init+0x64>
80000628:	00008067          	ret

8000062c <UART_polled_tx_string>:
UART_polled_tx_string():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreUARTapb/core_uart_apb.c:245
    uint8_t tx_ready;

    HAL_ASSERT( this_uart != NULL_INSTANCE )
    HAL_ASSERT( p_sz_string != NULL_BUFFER )
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
8000062c:	06050263          	beqz	a0,80000690 <UART_polled_tx_string+0x64>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreUARTapb/core_uart_apb.c:245 (discriminator 1)
80000630:	06058063          	beqz	a1,80000690 <UART_polled_tx_string+0x64>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreUARTapb/core_uart_apb.c:238
{
80000634:	ff010113          	addi	sp,sp,-16
80000638:	00812423          	sw	s0,8(sp)
8000063c:	00912223          	sw	s1,4(sp)
80000640:	00112623          	sw	ra,12(sp)
80000644:	00050493          	mv	s1,a0
80000648:	00058413          	mv	s0,a1
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreUARTapb/core_uart_apb.c:248
    {
        char_idx = 0U;
        while( 0U != p_sz_string[char_idx] )
8000064c:	00044783          	lbu	a5,0(s0)
80000650:	00079c63          	bnez	a5,80000668 <UART_polled_tx_string+0x3c>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreUARTapb/core_uart_apb.c:261
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
                              (uint_fast8_t)p_sz_string[char_idx] );
            char_idx++;
        }
    }
}
80000654:	00c12083          	lw	ra,12(sp)
80000658:	00812403          	lw	s0,8(sp)
8000065c:	00412483          	lw	s1,4(sp)
80000660:	01010113          	addi	sp,sp,16
80000664:	00008067          	ret
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreUARTapb/core_uart_apb.c:252 (discriminator 1)
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
80000668:	0004a503          	lw	a0,0(s1)
8000066c:	01050513          	addi	a0,a0,16
80000670:	ed1ff0ef          	jal	ra,80000540 <HW_get_8bit_reg>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreUARTapb/core_uart_apb.c:254 (discriminator 1)
            } while ( !tx_ready );
80000674:	00157513          	andi	a0,a0,1
80000678:	fe0508e3          	beqz	a0,80000668 <UART_polled_tx_string+0x3c>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreUARTapb/core_uart_apb.c:256
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
8000067c:	00044583          	lbu	a1,0(s0)
80000680:	0004a503          	lw	a0,0(s1)
80000684:	00140413          	addi	s0,s0,1
80000688:	eb1ff0ef          	jal	ra,80000538 <HW_set_8bit_reg>
8000068c:	fc1ff06f          	j	8000064c <UART_polled_tx_string+0x20>
80000690:	00008067          	ret

80000694 <GPIO_init>:
GPIO_init():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:37
(
    gpio_instance_t *   this_gpio,
    addr_t              base_addr,
    gpio_apb_width_t    bus_width
)
{
80000694:	ff010113          	addi	sp,sp,-16
80000698:	00812423          	sw	s0,8(sp)
8000069c:	00912223          	sw	s1,4(sp)
800006a0:	01212023          	sw	s2,0(sp)
800006a4:	00112623          	sw	ra,12(sp)
800006a8:	00050413          	mv	s0,a0
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:41
    uint8_t i = 0;
    addr_t cfg_reg_addr = base_addr;
    
    this_gpio->base_addr = base_addr;
800006ac:	00b42023          	sw	a1,0(s0)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:37
{
800006b0:	00058493          	mv	s1,a1
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:42
    this_gpio->apb_bus_width = bus_width;
800006b4:	00c52223          	sw	a2,4(a0)
800006b8:	08058913          	addi	s2,a1,128
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:47 (discriminator 3)
    
    /* Clear configuration. */
    for( i = 0, cfg_reg_addr = base_addr; i < NB_OF_GPIO; ++i )
    {
        HW_set_8bit_reg( cfg_reg_addr, 0 );
800006bc:	00048513          	mv	a0,s1
800006c0:	00000593          	li	a1,0
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:48 (discriminator 3)
        cfg_reg_addr += 4;
800006c4:	00448493          	addi	s1,s1,4
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:47 (discriminator 3)
        HW_set_8bit_reg( cfg_reg_addr, 0 );
800006c8:	e71ff0ef          	jal	ra,80000538 <HW_set_8bit_reg>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:45 (discriminator 3)
    for( i = 0, cfg_reg_addr = base_addr; i < NB_OF_GPIO; ++i )
800006cc:	ff2498e3          	bne	s1,s2,800006bc <GPIO_init+0x28>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:51
    }
    /* Clear any pending interrupts */
    switch( this_gpio->apb_bus_width )
800006d0:	00442783          	lw	a5,4(s0)
800006d4:	00100713          	li	a4,1
800006d8:	02e78a63          	beq	a5,a4,8000070c <GPIO_init+0x78>
800006dc:	06078463          	beqz	a5,80000744 <GPIO_init+0xb0>
800006e0:	00200713          	li	a4,2
800006e4:	0ae79a63          	bne	a5,a4,80000798 <GPIO_init+0x104>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:54
    {
        case GPIO_APB_32_BITS_BUS:
            HAL_set_32bit_reg( this_gpio->base_addr, IRQ, CLEAR_ALL_IRQ32 );
800006e8:	00042503          	lw	a0,0(s0)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:73
            
        default:
            HAL_ASSERT(0);
            break;
    }
}
800006ec:	00812403          	lw	s0,8(sp)
800006f0:	00c12083          	lw	ra,12(sp)
800006f4:	00412483          	lw	s1,4(sp)
800006f8:	00012903          	lw	s2,0(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:54
            HAL_set_32bit_reg( this_gpio->base_addr, IRQ, CLEAR_ALL_IRQ32 );
800006fc:	fff00593          	li	a1,-1
80000700:	08050513          	addi	a0,a0,128
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:73
}
80000704:	01010113          	addi	sp,sp,16
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:54
            HAL_set_32bit_reg( this_gpio->base_addr, IRQ, CLEAR_ALL_IRQ32 );
80000708:	da1ff06f          	j	800004a8 <HW_set_32bit_reg>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:58
            HAL_set_16bit_reg( this_gpio->base_addr, IRQ0, (uint16_t)CLEAR_ALL_IRQ16 );
8000070c:	00042503          	lw	a0,0(s0)
80000710:	000104b7          	lui	s1,0x10
80000714:	fff48593          	addi	a1,s1,-1 # ffff <HEAP_SIZE+0xf7ff>
80000718:	08050513          	addi	a0,a0,128
8000071c:	dd5ff0ef          	jal	ra,800004f0 <HW_set_16bit_reg>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:59
            HAL_set_16bit_reg( this_gpio->base_addr, IRQ1, (uint16_t)CLEAR_ALL_IRQ16 );
80000720:	00042503          	lw	a0,0(s0)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:73
}
80000724:	00812403          	lw	s0,8(sp)
80000728:	00c12083          	lw	ra,12(sp)
8000072c:	00012903          	lw	s2,0(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:59
            HAL_set_16bit_reg( this_gpio->base_addr, IRQ1, (uint16_t)CLEAR_ALL_IRQ16 );
80000730:	fff48593          	addi	a1,s1,-1
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:73
}
80000734:	00412483          	lw	s1,4(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:59
            HAL_set_16bit_reg( this_gpio->base_addr, IRQ1, (uint16_t)CLEAR_ALL_IRQ16 );
80000738:	08450513          	addi	a0,a0,132
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:73
}
8000073c:	01010113          	addi	sp,sp,16
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:59
            HAL_set_16bit_reg( this_gpio->base_addr, IRQ1, (uint16_t)CLEAR_ALL_IRQ16 );
80000740:	db1ff06f          	j	800004f0 <HW_set_16bit_reg>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:63
            HAL_set_8bit_reg( this_gpio->base_addr, IRQ0, (uint8_t)CLEAR_ALL_IRQ8 );
80000744:	00042503          	lw	a0,0(s0)
80000748:	0ff00593          	li	a1,255
8000074c:	08050513          	addi	a0,a0,128
80000750:	de9ff0ef          	jal	ra,80000538 <HW_set_8bit_reg>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:64
            HAL_set_8bit_reg( this_gpio->base_addr, IRQ1, (uint8_t)CLEAR_ALL_IRQ8 );
80000754:	00042503          	lw	a0,0(s0)
80000758:	0ff00593          	li	a1,255
8000075c:	08450513          	addi	a0,a0,132
80000760:	dd9ff0ef          	jal	ra,80000538 <HW_set_8bit_reg>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:65
            HAL_set_8bit_reg( this_gpio->base_addr, IRQ2, (uint8_t)CLEAR_ALL_IRQ8 );
80000764:	00042503          	lw	a0,0(s0)
80000768:	0ff00593          	li	a1,255
8000076c:	08850513          	addi	a0,a0,136
80000770:	dc9ff0ef          	jal	ra,80000538 <HW_set_8bit_reg>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:66
            HAL_set_8bit_reg( this_gpio->base_addr, IRQ3, (uint8_t)CLEAR_ALL_IRQ8 );
80000774:	00042503          	lw	a0,0(s0)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:73
}
80000778:	00812403          	lw	s0,8(sp)
8000077c:	00c12083          	lw	ra,12(sp)
80000780:	00412483          	lw	s1,4(sp)
80000784:	00012903          	lw	s2,0(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:66
            HAL_set_8bit_reg( this_gpio->base_addr, IRQ3, (uint8_t)CLEAR_ALL_IRQ8 );
80000788:	0ff00593          	li	a1,255
8000078c:	08c50513          	addi	a0,a0,140
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:73
}
80000790:	01010113          	addi	sp,sp,16
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:66
            HAL_set_8bit_reg( this_gpio->base_addr, IRQ3, (uint8_t)CLEAR_ALL_IRQ8 );
80000794:	da5ff06f          	j	80000538 <HW_set_8bit_reg>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:73
}
80000798:	00c12083          	lw	ra,12(sp)
8000079c:	00812403          	lw	s0,8(sp)
800007a0:	00412483          	lw	s1,4(sp)
800007a4:	00012903          	lw	s2,0(sp)
800007a8:	01010113          	addi	sp,sp,16
800007ac:	00008067          	ret

800007b0 <GPIO_config>:
GPIO_config():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:88
    uint32_t            config
)
{
    HAL_ASSERT( port_id < NB_OF_GPIO );
    
    if ( port_id < NB_OF_GPIO )
800007b0:	01f00713          	li	a4,31
800007b4:	00b76c63          	bltu	a4,a1,800007cc <GPIO_config+0x1c>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:90
    {
        uint32_t cfg_reg_addr = this_gpio->base_addr;
800007b8:	00052503          	lw	a0,0(a0)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:91
        cfg_reg_addr += (port_id * 4);
800007bc:	00259793          	slli	a5,a1,0x2
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:92
        HW_set_32bit_reg( cfg_reg_addr, config );
800007c0:	00060593          	mv	a1,a2
800007c4:	00a78533          	add	a0,a5,a0
800007c8:	ce1ff06f          	j	800004a8 <HW_set_32bit_reg>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:103
         * It may also indicate that the base address passed as parameter to
         * GPIO_init() was incorrect.
         */
        HAL_ASSERT( HW_get_32bit_reg( cfg_reg_addr ) == config );
    }
}
800007cc:	00008067          	ret

800007d0 <GPIO_set_outputs>:
GPIO_set_outputs():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:115
(
    gpio_instance_t *   this_gpio,
    uint32_t            value
)
{
    switch( this_gpio->apb_bus_width )
800007d0:	00452783          	lw	a5,4(a0)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:114
{
800007d4:	ff010113          	addi	sp,sp,-16
800007d8:	00812423          	sw	s0,8(sp)
800007dc:	00912223          	sw	s1,4(sp)
800007e0:	00112623          	sw	ra,12(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:115
    switch( this_gpio->apb_bus_width )
800007e4:	00100713          	li	a4,1
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:114
{
800007e8:	00050413          	mv	s0,a0
800007ec:	00058493          	mv	s1,a1
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:115
    switch( this_gpio->apb_bus_width )
800007f0:	02e78663          	beq	a5,a4,8000081c <GPIO_set_outputs+0x4c>
800007f4:	04078e63          	beqz	a5,80000850 <GPIO_set_outputs+0x80>
800007f8:	00200713          	li	a4,2
800007fc:	0ae79663          	bne	a5,a4,800008a8 <GPIO_set_outputs+0xd8>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:118
    {
        case GPIO_APB_32_BITS_BUS:
            HAL_set_32bit_reg( this_gpio->base_addr, GPIO_OUT, value );
80000800:	00052503          	lw	a0,0(a0)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:146
     * the number of GPIOs selected in the CoreGPIO hardware flow configuration.
     * It may also indicate that the base address or APB bus width passed as
     * parameter to the GPIO_init() function do not match the hardware design.
     */
    HAL_ASSERT( GPIO_get_outputs( this_gpio ) == value );
}
80000804:	00812403          	lw	s0,8(sp)
80000808:	00c12083          	lw	ra,12(sp)
8000080c:	00412483          	lw	s1,4(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:118
            HAL_set_32bit_reg( this_gpio->base_addr, GPIO_OUT, value );
80000810:	0a050513          	addi	a0,a0,160
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:146
}
80000814:	01010113          	addi	sp,sp,16
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:118
            HAL_set_32bit_reg( this_gpio->base_addr, GPIO_OUT, value );
80000818:	c91ff06f          	j	800004a8 <HW_set_32bit_reg>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:122
            HAL_set_16bit_reg( this_gpio->base_addr, GPIO_OUT0, (uint16_t)value );
8000081c:	00052503          	lw	a0,0(a0)
80000820:	01059593          	slli	a1,a1,0x10
80000824:	0105d593          	srli	a1,a1,0x10
80000828:	0a050513          	addi	a0,a0,160
8000082c:	cc5ff0ef          	jal	ra,800004f0 <HW_set_16bit_reg>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:123
            HAL_set_16bit_reg( this_gpio->base_addr, GPIO_OUT1, (uint16_t)(value >> 16) );
80000830:	00042503          	lw	a0,0(s0)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:146
}
80000834:	00812403          	lw	s0,8(sp)
80000838:	00c12083          	lw	ra,12(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:123
            HAL_set_16bit_reg( this_gpio->base_addr, GPIO_OUT1, (uint16_t)(value >> 16) );
8000083c:	0104d593          	srli	a1,s1,0x10
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:146
}
80000840:	00412483          	lw	s1,4(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:123
            HAL_set_16bit_reg( this_gpio->base_addr, GPIO_OUT1, (uint16_t)(value >> 16) );
80000844:	0a450513          	addi	a0,a0,164
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:146
}
80000848:	01010113          	addi	sp,sp,16
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:123
            HAL_set_16bit_reg( this_gpio->base_addr, GPIO_OUT1, (uint16_t)(value >> 16) );
8000084c:	ca5ff06f          	j	800004f0 <HW_set_16bit_reg>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:127
            HAL_set_8bit_reg( this_gpio->base_addr, GPIO_OUT0, (uint8_t)value );
80000850:	00052503          	lw	a0,0(a0)
80000854:	0ff5f593          	andi	a1,a1,255
80000858:	0a050513          	addi	a0,a0,160
8000085c:	cddff0ef          	jal	ra,80000538 <HW_set_8bit_reg>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:128
            HAL_set_8bit_reg( this_gpio->base_addr, GPIO_OUT1, (uint8_t)(value >> 8) );
80000860:	00042503          	lw	a0,0(s0)
80000864:	0084d593          	srli	a1,s1,0x8
80000868:	0ff5f593          	andi	a1,a1,255
8000086c:	0a450513          	addi	a0,a0,164
80000870:	cc9ff0ef          	jal	ra,80000538 <HW_set_8bit_reg>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:129
            HAL_set_8bit_reg( this_gpio->base_addr, GPIO_OUT2, (uint8_t)(value >> 16) );
80000874:	00042503          	lw	a0,0(s0)
80000878:	0104d593          	srli	a1,s1,0x10
8000087c:	0ff5f593          	andi	a1,a1,255
80000880:	0a850513          	addi	a0,a0,168
80000884:	cb5ff0ef          	jal	ra,80000538 <HW_set_8bit_reg>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:130
            HAL_set_8bit_reg( this_gpio->base_addr, GPIO_OUT3, (uint8_t)(value >> 24) );
80000888:	00042503          	lw	a0,0(s0)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:146
}
8000088c:	00812403          	lw	s0,8(sp)
80000890:	00c12083          	lw	ra,12(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:130
            HAL_set_8bit_reg( this_gpio->base_addr, GPIO_OUT3, (uint8_t)(value >> 24) );
80000894:	0184d593          	srli	a1,s1,0x18
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:146
}
80000898:	00412483          	lw	s1,4(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:130
            HAL_set_8bit_reg( this_gpio->base_addr, GPIO_OUT3, (uint8_t)(value >> 24) );
8000089c:	0ac50513          	addi	a0,a0,172
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:146
}
800008a0:	01010113          	addi	sp,sp,16
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:130
            HAL_set_8bit_reg( this_gpio->base_addr, GPIO_OUT3, (uint8_t)(value >> 24) );
800008a4:	c95ff06f          	j	80000538 <HW_set_8bit_reg>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../drivers/CoreGPIO/core_gpio.c:146
}
800008a8:	00c12083          	lw	ra,12(sp)
800008ac:	00812403          	lw	s0,8(sp)
800008b0:	00412483          	lw	s1,4(sp)
800008b4:	01010113          	addi	sp,sp,16
800008b8:	00008067          	ret

800008bc <main>:
main():
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../main.c:45

/*-----------------------------------------------------------------------------
 * main
 */
int main()
{
800008bc:	fd010113          	addi	sp,sp,-48
800008c0:	02812423          	sw	s0,40(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../main.c:53

    /**************************************************************************
     * Initialize the CoreGPIO driver with the base address of the CoreGPIO
     * instance to use and the initial state of the outputs.
     *************************************************************************/
    GPIO_init(&g_gpio_out, COREGPIO_OUT_BASE_ADDR, GPIO_APB_32_BITS_BUS);
800008c4:	00200613          	li	a2,2
800008c8:	600005b7          	lui	a1,0x60000
800008cc:	8c018513          	addi	a0,gp,-1856 # 80000a70 <__sbss_end>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../main.c:45
{
800008d0:	02112623          	sw	ra,44(sp)
800008d4:	02912223          	sw	s1,36(sp)
800008d8:	01312e23          	sw	s3,28(sp)
800008dc:	01412c23          	sw	s4,24(sp)
800008e0:	01512a23          	sw	s5,20(sp)
800008e4:	03212023          	sw	s2,32(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../main.c:46
    volatile int32_t delay_count = 0;
800008e8:	00012623          	sw	zero,12(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../main.c:53
    GPIO_init(&g_gpio_out, COREGPIO_OUT_BASE_ADDR, GPIO_APB_32_BITS_BUS);
800008ec:	da9ff0ef          	jal	ra,80000694 <GPIO_init>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../main.c:58

    /**************************************************************************
     * Configure the GPIOs.
     *************************************************************************/
    GPIO_config( &g_gpio_out, GPIO_0, GPIO_OUTPUT_MODE );
800008f0:	00500613          	li	a2,5
800008f4:	00000593          	li	a1,0
800008f8:	8c018513          	addi	a0,gp,-1856 # 80000a70 <__sbss_end>
800008fc:	eb5ff0ef          	jal	ra,800007b0 <GPIO_config>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../main.c:59
    GPIO_config( &g_gpio_out, GPIO_1, GPIO_OUTPUT_MODE );
80000900:	00500613          	li	a2,5
80000904:	00100593          	li	a1,1
80000908:	8c018513          	addi	a0,gp,-1856 # 80000a70 <__sbss_end>
8000090c:	ea5ff0ef          	jal	ra,800007b0 <GPIO_config>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../main.c:60
    GPIO_config( &g_gpio_out, GPIO_2, GPIO_OUTPUT_MODE );
80000910:	00500613          	li	a2,5
80000914:	00200593          	li	a1,2
80000918:	8c018513          	addi	a0,gp,-1856 # 80000a70 <__sbss_end>
8000091c:	e95ff0ef          	jal	ra,800007b0 <GPIO_config>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../main.c:61
    GPIO_config( &g_gpio_out, GPIO_3, GPIO_OUTPUT_MODE );
80000920:	00500613          	li	a2,5
80000924:	00300593          	li	a1,3
80000928:	8c018513          	addi	a0,gp,-1856 # 80000a70 <__sbss_end>
8000092c:	e85ff0ef          	jal	ra,800007b0 <GPIO_config>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../main.c:68

    /**************************************************************************
     * Initialize CoreUARTapb with its base address, baud value, and line
     * configuration.
     *************************************************************************/
    UART_init(&g_uart,
80000930:	00100693          	li	a3,1
80000934:	03b00613          	li	a2,59
80000938:	600105b7          	lui	a1,0x60010
8000093c:	8c818513          	addi	a0,gp,-1848 # 80000a78 <g_uart>
80000940:	c41ff0ef          	jal	ra,80000580 <UART_init>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../main.c:76
			  (DATA_8_BITS | NO_PARITY));

    /**************************************************************************
     * Send the instructions message.
     *************************************************************************/
    UART_polled_tx_string(&g_uart, (const uint8_t *)&testmsg);
80000944:	88018593          	addi	a1,gp,-1920 # 80000a30 <testmsg>
80000948:	8c818513          	addi	a0,gp,-1848 # 80000a78 <g_uart>
8000094c:	ce1ff0ef          	jal	ra,8000062c <UART_polled_tx_string>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../main.c:81

    /*
     * Set initial delay used to blink the LED.
     */
    delay_count = DELAY_LOAD_VALUE;
80000950:	008007b7          	lui	a5,0x800
80000954:	00f12623          	sw	a5,12(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../main.c:102
    	if ( delay_count <= 0 )
    	{
    		/*
    		 * Reload delay counter.
    		 */
    		delay_count = DELAY_LOAD_VALUE;
80000958:	00800a37          	lui	s4,0x800
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../main.c:110
    		 * Toggle GPIO output pattern by doing an exclusive OR of all
    		 * pattern bits with ones.
    		 */
    		gpio_pattern++;
    		GPIO_set_outputs( &g_gpio_out, gpio_pattern );
    		if (gpio_pattern >= 0x0000000f)
8000095c:	00f00a93          	li	s5,15
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../main.c:45
{
80000960:	00000913          	li	s2,0
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../main.c:92
    	--delay_count;
80000964:	00c12783          	lw	a5,12(sp)
80000968:	fff78793          	addi	a5,a5,-1 # 7fffff <RAM_SIZE+0x7effff>
8000096c:	00f12623          	sw	a5,12(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../main.c:97
    	if ( delay_count <= 0 )
80000970:	00c12783          	lw	a5,12(sp)
80000974:	fef048e3          	bgtz	a5,80000964 <main+0xa8>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../main.c:108
    		gpio_pattern++;
80000978:	00190913          	addi	s2,s2,1
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../main.c:109
    		GPIO_set_outputs( &g_gpio_out, gpio_pattern );
8000097c:	00090593          	mv	a1,s2
80000980:	8c018513          	addi	a0,gp,-1856 # 80000a70 <__sbss_end>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../main.c:102
    		delay_count = DELAY_LOAD_VALUE;
80000984:	01412623          	sw	s4,12(sp)
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../main.c:109
    		GPIO_set_outputs( &g_gpio_out, gpio_pattern );
80000988:	e49ff0ef          	jal	ra,800007d0 <GPIO_set_outputs>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../main.c:110
    		if (gpio_pattern >= 0x0000000f)
8000098c:	fd591ce3          	bne	s2,s5,80000964 <main+0xa8>
C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_everest2_sram\SoftConsole53\MiV_uart_blinky\Release/../main.c:113
    		{
    			gpio_pattern = 0x00000000;
    		    UART_polled_tx_string(&g_uart, (const uint8_t *)&testmsg2);
80000990:	89418593          	addi	a1,gp,-1900 # 80000a44 <testmsg2>
80000994:	8c818513          	addi	a0,gp,-1848 # 80000a78 <g_uart>
80000998:	c95ff0ef          	jal	ra,8000062c <UART_polled_tx_string>
8000099c:	fc5ff06f          	j	80000960 <main+0xa4>
800009a0:	6568                	flw	fa0,76(a0)
800009a2:	6c6c                	flw	fa1,92(s0)
800009a4:	0000006f          	j	800009a4 <main+0xe8>
	...
