$date
	Mon Sep 21 18:46:13 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBench $end
$var wire 1 ! woutb $end
$var wire 1 " wout $end
$var reg 1 # rin1 $end
$var reg 1 $ rin2 $end
$var reg 1 % rin3 $end
$var reg 1 & rinb1 $end
$var reg 1 ' rinb2 $end
$var reg 1 ( rinb3 $end
$scope module ha_inst2 $end
$var wire 1 # in1 $end
$var wire 1 $ in2 $end
$var wire 1 % in3 $end
$var wire 1 " out $end
$var wire 1 ) inter $end
$scope module oneg $end
$var wire 1 # in1 $end
$var wire 1 $ in2 $end
$var wire 1 * innot1 $end
$var wire 1 + innot2 $end
$var wire 1 ) out $end
$var wire 1 , sum1 $end
$var wire 1 - sum2 $end
$upscope $end
$scope module twog $end
$var wire 1 % in1 $end
$var wire 1 ) in2 $end
$var wire 1 . innot1 $end
$var wire 1 / innot2 $end
$var wire 1 " out $end
$var wire 1 0 sum1 $end
$var wire 1 1 sum2 $end
$upscope $end
$upscope $end
$scope module ha_inst3 $end
$var wire 1 2 finsum1 $end
$var wire 1 3 finsum2 $end
$var wire 1 & in1 $end
$var wire 1 ' in2 $end
$var wire 1 ( in3 $end
$var wire 1 4 innot1 $end
$var wire 1 5 innot2 $end
$var wire 1 6 innot3 $end
$var wire 1 ! out $end
$var wire 1 7 part1 $end
$var wire 1 8 partnot1 $end
$var wire 1 9 sum1 $end
$var wire 1 : sum2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0:
09
18
07
16
15
14
03
02
01
00
1/
1.
0-
0,
1+
1*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
1!
0/
11
08
12
1)
17
0+
1-
05
19
1$
1'
#20
10
13
1"
1/
1!
18
01
0)
02
07
0.
1+
0-
06
15
09
1%
0$
1(
0'
#30
0/
08
11
1"
1)
12
1!
17
1.
00
0*
1,
16
03
04
1:
0%
1#
0(
1&
#40
0"
0!
1/
01
18
02
0)
07
0,
0:
0+
05
1$
1'
#50
0/
08
1)
17
0"
1-
0!
19
0.
00
1*
06
03
14
1%
0#
1(
0&
#60
0"
0!
00
03
0/
08
1,
1)
1:
17
1+
0-
0*
15
09
04
0$
1#
0'
1&
#70
1"
1!
10
13
1/
18
0)
07
0,
0:
0+
05
1$
1'
#80
