%\DeclareAcronym{apic}{
%  short = APIC ,
%  long  = Advanced Programmable Interrupt Controller ,
%  class = abbrev
%}

%\glsaddall
%\makeglossaries % use TeX to sort
\makenoidxglossaries % use TeX to sort
\glsdisablehyper

%\setacronymstyle{long-short}
%\newglossaryentry{apic}{name={APIC},description={Advanced Programmable Interrupt Controller}}
\newacronym{apic} {APIC} {Advanced Programmable Interrupt Controller}
\newacronym{lapic} {LAPIC} {Local APIC}
\newacronym{ioapic} {IOAPIC} {I/O Advanced Programmable Interrupt}
\newacronym{hpet} {HPET} {High Precision Event Timer}
\newacronym{kvm} {KVM} {Kernel-based Virtual Machine}
\newacronym{phidias} {PHIDIAS} {Provable Hypervisor with Integrated Development Information}
\newacronym{wcet} {WCET} {Worst Case Execution Time}
\newacronym{gpos} {GPOS} {General Purpose Operating System}
\newacronym{rtos} {RTOS} {Real-time Operation System}
\newacronym{vm} {VM} {Virtual Machine}
\newacronym{rt} {RT} {Real-time}
\newacronym{vmm} {VMM} {Virtual Machine Monitor}
\newacronym{io} {IO} {Input/Output}
\newacronym{gpio} {GPIO} {General Purpose Input/Output}
\newacronym{isa} {ISA} {Instruction Set Architecture}
\newacronym{vmx} {VMX} {Virtual Machine Extensions}
\newacronym{vt} {VT-x} {Intel Virtualization Technology}
\newacronym{vmcs} {VMCS} {Virtual Machine Control Structure}
\newacronym{pi} {PI} {Posted Interrupt}
\newacronym{pinv} {PINV} {Posted Interrupt Notification Vector}
\newacronym{pid} {PID} {Posted Interrupt Descriptor}
\newacronym{dii} {DII} {Direct Interrupt Injection}
\newacronym{mmu} {MMU} {Memory Management Unit}
\newacronym{pml4} {PML4} {}
\newacronym{pdpt} {PDPT} {Page Directory Pointer Table}
\newacronym{pdpte} {PDPTE} {Page Directory Pointer Table Entry}
\newacronym{pd} {PD} {Page Directory}
\newacronym{pde} {PDE} {Page Directory Entry}
\newacronym{pt} {PT} {Page Table}
\newacronym{pte} {PTE} {Page Table Entry}
\newacronym{pa} {PA} {Physical Address}
\newacronym{ept} {EPT} {Exteneded Page Tables}
\newacronym{eptp} {EPTP} {Exteneded Page Tables Pointer}
\newacronym{cat} {CAT} {Cache Allocation Technology}
\newacronym{clos} {CLOS} {Class of Service}
\newacronym{llc} {LLC} {Last Level Cache}
\newacronym{l1} {L1} {Level 1 Cache}
\newacronym{l2} {L2} {Level 2 Cache}
\newacronym{l3} {L3} {Level 3 Cache}
\newacronym{itlb} {iTLB} {Instruction Translation Lookaside Buffer}
\newacronym{dtlb} {dTLB} {Data Translation Lookaside Buffer}
\newacronym{xml} {XML} {Extensible Markup Language}
\newacronym{tcb} {TCB} {Trusted Computing Base}
\newacronym{ipi} {IPI} {Inter-Processor Interrupts}
\newacronym{msi} {MSI} {Message Signaled Interrupts}
\newacronym{tsc} {TSC} {Time-Stamp Counter}
\newacronym{uart} {UART} {Universal Asynchronous Receiver Transmitter}
\newacronym{irt} {IRT} {Interrupt Response Time}
\newacronym{pcie} {PCIe} {Peripheral Component Interconnect Express}
\newacronym{fpga} {FPGA} {Field Programmable Gate Arrays}
\newacronym{pc} {PC} {Personal Computer}
\newacronym{ram} {RAM} {Random Access Memory}
\newacronym{tlb} {TLB} {Translation Lookaside Buffer}
\newacronym{cpi} {CPI} {Cycles Per Instruction}
\newacronym{cdf} {CDF} {Cumulative Distribution Function}
\newacronym{msr} {MSR} {Model Specific Register}
%\newacronym{} {} {}
