$date
	Wed Sep  3 15:35:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! F $end
$var reg 1 " X0 $end
$var reg 1 # X1 $end
$var reg 1 $ X2 $end
$var reg 1 % X3 $end
$var reg 1 & X4 $end
$scope module c1 $end
$var wire 1 ! F $end
$var wire 1 ' NX0 $end
$var wire 1 ( NX1 $end
$var wire 1 ) NX2 $end
$var wire 1 * NX3 $end
$var wire 1 + NX4 $end
$var wire 1 " X0 $end
$var wire 1 # X1 $end
$var wire 1 $ X2 $end
$var wire 1 % X3 $end
$var wire 1 & X4 $end
$var wire 1 , w1 $end
$var wire 1 - w2 $end
$var wire 1 . w3 $end
$var wire 1 / w4 $end
$var wire 1 0 w5 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
10
1/
1.
1-
1,
1+
1*
1)
1(
1'
0&
0%
0$
0#
0"
1!
$end
#5000
0-
0/
00
0'
1"
#10000
0,
0.
1-
10
0(
1'
1#
0"
#15000
0!
0-
00
0'
1"
#20000
1!
1,
1/
0)
1(
1'
1$
0#
0"
#25000
0/
0'
1"
#30000
0!
0,
0(
1'
1#
0"
#35000
0'
1"
#40000
1!
1.
1-
0*
1)
1(
1'
1%
0$
0#
0"
#45000
0-
0'
1"
#50000
0.
1-
0(
1'
1#
0"
#55000
0!
0-
0'
1"
#60000
0)
1(
1'
1$
0#
0"
#65000
0'
1"
#70000
0(
1'
1#
0"
#75000
0'
1"
#80000
1!
1/
10
0+
1*
1)
1(
1'
1&
0%
0$
0#
0"
#85000
0!
0/
00
0'
1"
#90000
1!
10
0(
1'
1#
0"
#95000
0!
00
0'
1"
#100000
1!
1/
0)
1(
1'
1$
0#
0"
#105000
0!
0/
0'
1"
#110000
0(
1'
1#
0"
#115000
0'
1"
#120000
0*
1)
1(
1'
1%
0$
0#
0"
#125000
0'
1"
#130000
0(
1'
1#
0"
#135000
0'
1"
#140000
0)
1(
1'
1$
0#
0"
#145000
0'
1"
#150000
0(
1'
1#
0"
#155000
0'
1"
#160000
1!
1,
1.
1-
1/
10
1+
1*
1)
1(
1'
0&
0%
0$
0#
0"
#165000
