#ChipScope Core Inserter Project File Version 3.0
#Thu Aug 07 11:32:18 BRT 2014
Project.device.designInputFile=M\:\\vhdl\\0009_00257\\shift_reg\\shift_reg_top_cs.ngc
Project.device.designOutputFile=M\:\\vhdl\\0009_00257\\shift_reg\\shift_reg_top_cs.ngc
Project.device.deviceFamily=6
Project.device.enableRPMs=true
Project.device.outputDirectory=M\:\\vhdl\\0009_00257\\shift_reg\\_ngo
Project.device.useSRL16=true
Project.filter.dimension=1
Project.filter<0>=
Project.icon.boundaryScanChain=1
Project.icon.enableExtTriggerIn=false
Project.icon.enableExtTriggerOut=false
Project.icon.triggerInPinName=
Project.icon.triggerOutPinName=
Project.unit.dimension=1
Project.unit<0>.clockChannel=clk_ext_BUFGP
Project.unit<0>.clockEdge=Rising
Project.unit<0>.dataDepth=512
Project.unit<0>.dataEqualsTrigger=true
Project.unit<0>.dataPortWidth=8
Project.unit<0>.enableGaps=false
Project.unit<0>.enableStorageQualification=false
Project.unit<0>.enableTimestamps=false
Project.unit<0>.timestampDepth=0
Project.unit<0>.timestampWidth=0
Project.unit<0>.triggerChannel<0><0>=p_random_32/r_reg<21>
Project.unit<0>.triggerChannel<0><1>=p_random_32/r_reg<22>
Project.unit<0>.triggerChannel<0><2>=p_random_32/r_reg<23>
Project.unit<0>.triggerChannel<0><3>=p_random_32/r_reg<24>
Project.unit<0>.triggerChannel<0><4>=p_random_32/r_reg<25>
Project.unit<0>.triggerChannel<0><5>=p_random_32/r_reg<26>
Project.unit<0>.triggerChannel<0><6>=p_random_32/r_reg<27>
Project.unit<0>.triggerChannel<0><7>=p_random_32/r_reg<28>
Project.unit<0>.triggerConditionCountWidth=0
Project.unit<0>.triggerMatchCount<0>=1
Project.unit<0>.triggerMatchCountWidth<0><0>=0
Project.unit<0>.triggerMatchType<0><0>=0
Project.unit<0>.triggerPortCount=1
Project.unit<0>.triggerPortIsData<0>=true
Project.unit<0>.triggerPortIsData<10>=false
Project.unit<0>.triggerPortIsData<11>=false
Project.unit<0>.triggerPortIsData<12>=false
Project.unit<0>.triggerPortIsData<13>=false
Project.unit<0>.triggerPortIsData<14>=false
Project.unit<0>.triggerPortIsData<15>=false
Project.unit<0>.triggerPortIsData<1>=false
Project.unit<0>.triggerPortIsData<2>=false
Project.unit<0>.triggerPortIsData<3>=false
Project.unit<0>.triggerPortIsData<4>=false
Project.unit<0>.triggerPortIsData<5>=false
Project.unit<0>.triggerPortIsData<6>=false
Project.unit<0>.triggerPortIsData<7>=false
Project.unit<0>.triggerPortIsData<8>=false
Project.unit<0>.triggerPortIsData<9>=false
Project.unit<0>.triggerPortWidth<0>=8
Project.unit<0>.triggerSequencerLevels=16
Project.unit<0>.triggerSequencerType=0
Project.unit<0>.type=ilapro
