<p><br/></p><p><strong><u>Scenario: Read intensive test:</u></strong></p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><td class="confluenceTd"><p><br/></p></td><td class="confluenceTd"><p><br/></p></td><td class="confluenceTd"><p>Address range</p></td><td class="confluenceTd"><p>QoS value</p></td><td class="confluenceTd"><p>Read/Write</p></td><td class="confluenceTd"><p>Total BW</p></td></tr><tr><td class="confluenceTd"><p>CAIU0</p></td><td class="confluenceTd"><p><br/></p></td><td rowspan="4" class="confluenceTd"><p>Sharing address, cache enabled</p></td><td class="confluenceTd"><p>3: 100%</p></td><td class="confluenceTd"><p>RU: WU = 7:3</p></td><td class="confluenceTd"><p>20%</p></td></tr><tr><td class="confluenceTd"><p>NCAIU0</p></td><td class="confluenceTd"><p>PCIe</p></td><td class="confluenceTd"><p>0:80% 7:20%</p></td><td class="confluenceTd"><p>RO: WU = 7:3</p></td><td class="confluenceTd"><p>40%</p></td></tr><tr><td class="confluenceTd"><p>NCAIU2</p></td><td class="confluenceTd"><p>DMA</p></td><td class="confluenceTd"><p>0: 100%</p></td><td class="confluenceTd"><p>RO read only</p></td><td class="confluenceTd"><p>20%</p></td></tr><tr><td class="confluenceTd"><p>NCAIU3</p></td><td class="confluenceTd"><p>RTU-BB</p></td><td class="confluenceTd"><p>0:80% 7:20%</p></td><td class="confluenceTd"><p>RO read only</p></td><td class="confluenceTd"><p>20%</p></td></tr></tbody></table></div><p><br/></p><p><strong><u>Experimental Environment:</u></strong></p><ul><li>Only coherent traffic</li><li>Address increased by cache line, no overlap between NCAIUs</li><li>CAIU is enabled. Read 512 transaction using RU before activating other initiators to make snoop traffic from NCAIUs.<ul><li>Snoop is targeting 25%. Selected addresses 25% at cache warm up phase.</li></ul></li><li>Disabled starvation by assigning 0 at the starvation register</li><li>Injected x2 traffics from each initiator</li><li>Address increased by cache line, no overlap between NCAIUs</li><li>All traffic is targeting DMI</li><li>SRAM model integrated with DMI<ul><li>100 cycle latency at destination (77ns, 1.3GHz target frequency)</li><li>Read outstanding: 64, write outstanding: 32</li></ul></li></ul><p><strong><u>1) Observation</u></strong></p><ul><li>BW is similar with 0ns SRAM model case.</li><li>Resource status: DCE MRD credit is not bottleneck anymore</li><li>CAIU to DCE credits are highly consumed, but cannot say it is the bottleneck of the system.</li><li>For the higher QOS value shows better latency numbers, however, <ul><li>The traffic with higher qos value shows 8% of the latency improvement, which is less than 0ns case.</li><li>The proposition is that the latency improvement by QoS becomes low because system itself is not limited by local credit.</li></ul></li><li>Why MRD credit would not be the system bottleneck any more?<ul><li>with 0 ns delay model, MRD turn-around time becomes excessive around 20 ns </li><li><u>Therefore, MRD turn-around latency is extremely long in case of 0ns SRAM model, and it degrades the system performance by making MRD credit utilization so high. </u></li></ul></li></ul><p><br/></p><p><strong><u>2) Latency &amp; BW comparison</u></strong></p><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="131" src="https://arterisip.atlassian.net/wiki/download/attachments/16164738/image2021-11-18_11-46-9.png?api=v2"></span></p><p><br/></p><p><strong>0ns SRAM model data</strong></p><p><strong><u><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16164738/image2021-11-16_21-44-8.png?api=v2"></span></u></strong></p><p><br/></p><p><u><strong>Comparison with 0 ns delay model</strong></u></p><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="204" src="https://arterisip.atlassian.net/wiki/download/attachments/16164738/image2021-11-17_10-59-21.png?api=v2"></span></p><p><strong><u>3) DCE status</u></strong></p><p><strong><u><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16164738/image2021-11-16_21-45-49.png?api=v2"></span></u></strong></p><p><br/></p><p><strong><u>4) MRD turn around time status</u></strong></p><p><strong><u><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16164738/image2021-11-18_15-57-1.png?api=v2"></span></u></strong></p><p><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16164738/image2021-11-18_16-1-54.png?api=v2"></span></p><p><strong><u>All the data is located at <a class="external-link" href="https://arteris-my.sharepoint.com/:x:/p/junie_um/EaAgpu_z5idBjVnHCZ4heuIBfIsMSPm0vxa0yaYpdXEAaw?e=CRgg3R" rel="nofollow">https://arteris-my.sharepoint.com/:x:/p/junie_um/EaAgpu_z5idBjVnHCZ4heuIBfIsMSPm0vxa0yaYpdXEAaw?e=CRgg3R</a></u></strong></p><p><br/></p><p><br/></p>