{"vcs1":{"timestamp_begin":1747648936.212663366, "rt":8.62, "ut":8.82, "st":0.61}}
{"vcselab":{"timestamp_begin":1747648944.903183271, "rt":0.36, "ut":0.25, "st":0.10}}
{"link":{"timestamp_begin":1747648945.319438853, "rt":0.48, "ut":0.20, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747648935.575267454}
{"VCS_COMP_START_TIME": 1747648935.575267454}
{"VCS_COMP_END_TIME": 1747648945.943141152}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488128}}
{"vcselab": {"peak_mem": 183888}}
