// Seed: 2487749487
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  id_8 :
  assert property (@(posedge -1 ^ -1 !=? 1) 1) id_3 = 1 | ~id_6;
  wire id_9;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    inout logic id_2,
    output wor id_3,
    output supply1 id_4
);
  tri1 id_6;
  always @(negedge 1 or posedge id_6 or posedge id_6 or id_6) id_2 <= id_2;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
