
---------- Begin Simulation Statistics ----------
final_tick                                36628627500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    447                       # Simulator instruction rate (inst/s)
host_mem_usage                               10702956                       # Number of bytes of host memory used
host_op_rate                                      458                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 37306.49                       # Real time elapsed on the host
host_tick_rate                                 784832                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16686968                       # Number of instructions simulated
sim_ops                                      17070977                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029279                       # Number of seconds simulated
sim_ticks                                 29279310000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.978454                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  828981                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               846085                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1098                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6942                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            848806                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8178                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9710                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1532                       # Number of indirect misses.
system.cpu.branchPred.lookups                  924925                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   27982                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1250                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5514960                       # Number of instructions committed
system.cpu.committedOps                       5585064                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.207096                       # CPI: cycles per instruction
system.cpu.discardedOps                         15082                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2965907                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            181444                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1569237                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5308611                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.311809                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1008                       # number of quiesce instructions executed
system.cpu.numCycles                         17687006                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1008                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3791951     67.89%     67.89% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3405      0.06%     67.96% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::MemRead                 189838      3.40%     71.35% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1599870     28.65%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5585064                       # Class of committed instruction
system.cpu.quiesceCycles                     29159890                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        12378395                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          765                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6225                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1489785                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              472360                       # Transaction distribution
system.membus.trans_dist::ReadResp             478479                       # Transaction distribution
system.membus.trans_dist::WriteReq             276393                       # Transaction distribution
system.membus.trans_dist::WriteResp            276393                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          621                       # Transaction distribution
system.membus.trans_dist::WriteClean                4                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5584                       # Transaction distribution
system.membus.trans_dist::ReadExReq               275                       # Transaction distribution
system.membus.trans_dist::ReadExResp              275                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5513                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           606                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       738589                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        738589                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        16350                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        16350                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1479773                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1500153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1477178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1477178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2993681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       352832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       352832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        94976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22812                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       127476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     47269356                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     47269356                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47749664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2232741                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000350                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.018700                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2231960     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     781      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2232741                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3792597959                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20487250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            16124468                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4109000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16230085                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2867954320                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           28140250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       568832                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       568832                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       985047                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       985047                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2957312                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2981888                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3107758                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15884                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22812                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47316992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     47710208                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     49487624                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5250736500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             17.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   4247196731                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         14.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2692311000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2238304                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      1678728                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      2238304                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      6155336                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      2238304                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      1678728                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      3917032                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2238304                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      3917032                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      3917032                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     10072369                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1678728                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      3917032                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        5595760                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      1678728                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       577199                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       2255927                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1678728                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      5595760                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       577199                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total       7851688                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       471325                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       471325                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       267264                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       267264                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1466368                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1477178                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46923776                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     47269356                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       920818                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       920818    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       920818                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2175212250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2623876000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          9.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1098266318                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma      8953216                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     13429825                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1120649360                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     22383041                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     22417195                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     44800236                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1120649360                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     31370411                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     13429825                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1165449596                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     49086464                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30539776                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48496640                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       524288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8472576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       954368                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5443584                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20144737                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1083339191                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    573005853                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1676489781                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    613295327                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1043049717                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1656345044                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20144737                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1696634518                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1616055570                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3332834824                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       352832                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       354240                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       352832                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       352832                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5513                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5535                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     12050557                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        48089                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       12098646                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     12050557                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     12050557                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     12050557                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        48089                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      12098646                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     30146560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          54976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30219436                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16777216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17144896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       471040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              472184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          625                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       262144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267889                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        34154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1029619892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       577199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1877640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1032108885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1366152                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma      8953216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    573005853                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      2238304                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            585563526                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1366152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma      8987370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1602625745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      2238304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       577199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1877640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1617672411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    733081.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       858.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006457484750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          424                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          424                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              855031                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             285969                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      472184                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     267889                       # Number of write requests accepted
system.mem_ctrls.readBursts                    472184                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   267889                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    104                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16737                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15262698885                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2360400000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27654798885                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32330.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58580.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       408                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   440454                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  249364                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                472183                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               267889                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  417041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    820                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        50159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.133655                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   873.643573                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.631397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1108      2.21%      2.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1028      2.05%      4.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          844      1.68%      5.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          632      1.26%      7.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1156      2.30%      9.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          696      1.39%     10.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          752      1.50%     12.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          741      1.48%     13.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43202     86.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        50159                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1113.417453                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    983.483240                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           166     39.15%     39.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.24%     39.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           63     14.86%     54.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      0.71%     54.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          185     43.63%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.24%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.24%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.24%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.24%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           424                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     631.839623                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    263.758547                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    481.685273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            125     29.48%     29.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            15      3.54%     33.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      2.83%     35.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      1.89%     37.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.47%     38.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.24%     38.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.71%     39.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.24%     39.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.71%     40.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.24%     40.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           19      4.48%     44.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          234     55.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           424                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30213120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17145600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30219436                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17144896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1031.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       585.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1032.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    585.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   29279143125                       # Total gap between requests
system.mem_ctrls.avgGap                      39562.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     30139968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        54912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        41664                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16776256                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 34153.810318617485                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1029394750.081200718880                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 577199.394384635496                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1875454.032215923071                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1422984.353114878759                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 8953216.452163660899                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 572973065.280568480492                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 2238304.113040915225                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       471040                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          859                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          625                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       262144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1476625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27597645610                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18588645                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     37088005                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  31938086750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   2996239625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 540575833375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2578452000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     73831.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58588.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     70145.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43175.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  51100938.80                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    731503.81                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2062133.15                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2518019.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18880448475                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1583820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8815505025                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2016                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1008                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     18080720.858135                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    110939200.861144                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1008    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1529375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545326125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1008                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     18403260875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18225366625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2844407                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2844407                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2844407                       # number of overall hits
system.cpu.icache.overall_hits::total         2844407                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5513                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5513                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5513                       # number of overall misses
system.cpu.icache.overall_misses::total          5513                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    240167500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    240167500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    240167500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    240167500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2849920                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2849920                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2849920                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2849920                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001934                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001934                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001934                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001934                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43563.849084                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43563.849084                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43563.849084                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43563.849084                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5513                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5513                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5513                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5513                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    231703000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    231703000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    231703000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    231703000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001934                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001934                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001934                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001934                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42028.478143                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42028.478143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42028.478143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42028.478143                       # average overall mshr miss latency
system.cpu.icache.replacements                   5324                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2844407                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2844407                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5513                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5513                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    240167500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    240167500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2849920                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2849920                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001934                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001934                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43563.849084                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43563.849084                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5513                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5513                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    231703000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    231703000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001934                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001934                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42028.478143                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42028.478143                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           432.308005                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1052808                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5324                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            197.747558                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   432.308005                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.844352                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.844352                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          418                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5705353                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5705353                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       297230                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           297230                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       297230                       # number of overall hits
system.cpu.dcache.overall_hits::total          297230                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1131                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1131                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1131                       # number of overall misses
system.cpu.dcache.overall_misses::total          1131                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     86188750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     86188750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     86188750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     86188750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       298361                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       298361                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       298361                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       298361                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003791                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003791                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003791                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003791                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76205.791335                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76205.791335                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76205.791335                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76205.791335                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          621                       # number of writebacks
system.cpu.dcache.writebacks::total               621                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          250                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          250                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          250                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          250                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          881                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          881                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          881                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          881                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10164                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10164                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     66182000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     66182000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     66182000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     66182000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22558000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22558000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002953                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002953                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002953                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002953                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75121.452894                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75121.452894                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75121.452894                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75121.452894                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2219.401810                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2219.401810                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    881                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       185631                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          185631                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          615                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           615                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     47250375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     47250375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       186246                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       186246                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003302                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003302                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76829.878049                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76829.878049                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          606                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          606                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1035                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1035                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     45752625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     45752625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22558000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22558000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003254                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003254                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75499.381188                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75499.381188                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21795.169082                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21795.169082                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       111599                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         111599                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          516                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          516                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     38938375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     38938375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       112115                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       112115                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004602                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004602                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75461.967054                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75461.967054                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          241                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          241                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          275                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          275                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20429375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20429375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002453                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002453                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74288.636364                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74288.636364                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       738589                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       738589                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7730536500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7730536500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10466.628260                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10466.628260                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        95567                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        95567                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       643022                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       643022                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7427429709                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7427429709                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11550.817404                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11550.817404                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.454458                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               16071                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               885                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.159322                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.454458                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996981                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996981                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7103037                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7103037                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  36628627500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                36628765000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    447                       # Simulator instruction rate (inst/s)
host_mem_usage                               10702956                       # Number of bytes of host memory used
host_op_rate                                      458                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 37306.58                       # Real time elapsed on the host
host_tick_rate                                 784833                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16686977                       # Number of instructions simulated
sim_ops                                      17070992                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029279                       # Number of seconds simulated
sim_ticks                                 29279447500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.978227                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  828983                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               846089                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1099                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6944                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            848806                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8178                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9710                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1532                       # Number of indirect misses.
system.cpu.branchPred.lookups                  924931                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   27984                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1250                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5514969                       # Number of instructions committed
system.cpu.committedOps                       5585079                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.207131                       # CPI: cycles per instruction
system.cpu.discardedOps                         15089                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2965924                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            181444                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1569238                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5308784                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.311805                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1008                       # number of quiesce instructions executed
system.cpu.numCycles                         17687226                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1008                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3791959     67.89%     67.89% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3405      0.06%     67.96% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.96% # Class of committed instruction
system.cpu.op_class_0::MemRead                 189844      3.40%     71.35% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1599870     28.65%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5585079                       # Class of committed instruction
system.cpu.quiesceCycles                     29159890                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        12378442                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          765                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6228                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1489791                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              472360                       # Transaction distribution
system.membus.trans_dist::ReadResp             478482                       # Transaction distribution
system.membus.trans_dist::WriteReq             276393                       # Transaction distribution
system.membus.trans_dist::WriteResp            276393                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          622                       # Transaction distribution
system.membus.trans_dist::WriteClean                4                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5586                       # Transaction distribution
system.membus.trans_dist::ReadExReq               275                       # Transaction distribution
system.membus.trans_dist::ReadExResp              275                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5514                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           608                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       738589                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        738589                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        16353                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        16353                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1479779                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1500159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1477178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1477178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2993690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       352896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       352896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        95168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22812                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       127668                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     47269356                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     47269356                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47749920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2232744                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000350                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.018700                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2231963     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     781      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2232744                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3792607209                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20487250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            16127343                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4109000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16240960                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2867954320                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           28145250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       568832                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       568832                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       985047                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       985047                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2957312                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2981888                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3107758                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15884                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22812                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47316992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     47710208                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     49487624                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5250736500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             17.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   4247196731                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         14.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2692311000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2238294                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      1678720                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      2238294                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      6155307                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      2238294                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      1678720                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      3917014                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2238294                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      3917014                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      3917014                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     10072321                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1678720                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      3917014                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        5595734                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      1678720                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       577197                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       2255917                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1678720                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      5595734                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       577197                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total       7851651                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       471325                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       471325                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       267264                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       267264                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1466368                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1477178                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46923776                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     47269356                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       920818                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       920818    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       920818                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2175212250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2623876000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          9.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1098261161                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma      8953174                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     13429762                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1120644097                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     22382936                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     22417090                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     44800026                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1120644097                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     31370264                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     13429762                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1165444123                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     49086464                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30539776                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48496640                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       524288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8472576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       954368                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5443584                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20144642                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1083334103                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    573003162                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1676481908                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    613292447                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1043044818                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1656337265                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20144642                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1696626550                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1616047980                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3332819173                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       352896                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       354304                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       352896                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       352896                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5514                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5536                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     12052686                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        48088                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       12100775                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     12052686                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     12052686                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     12052686                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        48088                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      12100775                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     30146560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          55104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30219564                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16777216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17144960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       471040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             861                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              472186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          626                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       262144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267890                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        34154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1029615057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       577197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1882003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1032108410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1368332                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma      8953174                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    573003162                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      2238294                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            585562962                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1368332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma      8987328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1602618219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      2238294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       577197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1882003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1617671372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    733081.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006457484750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          424                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          424                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              855036                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             285969                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      472186                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     267890                       # Number of write requests accepted
system.mem_ctrls.readBursts                    472186                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   267890                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    104                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16737                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15262707510                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2360410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27654860010                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32330.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58580.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       408                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   440456                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  249364                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                472185                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               267890                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  417041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    820                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        50159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.133655                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   873.643573                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.631397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1108      2.21%      2.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1028      2.05%      4.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          844      1.68%      5.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          632      1.26%      7.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1156      2.30%      9.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          696      1.39%     10.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          752      1.50%     12.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          741      1.48%     13.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43202     86.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        50159                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1113.417453                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    983.483240                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           166     39.15%     39.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.24%     39.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           63     14.86%     54.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      0.71%     54.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          185     43.63%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.24%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.24%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.24%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.24%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           424                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     631.839623                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    263.758547                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    481.685273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            125     29.48%     29.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            15      3.54%     33.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      2.83%     35.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      1.89%     37.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.47%     38.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.24%     38.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.71%     39.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.24%     39.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.71%     40.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.24%     40.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           19      4.48%     44.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          234     55.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           424                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30213248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17145600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30219564                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17144960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1031.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       585.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1032.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    585.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   29279403125                       # Total gap between requests
system.mem_ctrls.avgGap                      39562.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     30139968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        55040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        41664                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16776256                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 34153.649927991297                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1029389915.912860035896                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 577196.683783052955                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1879816.892036641017                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1422977.670599829406                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 8953174.406723350286                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 572970374.526363611221                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 2238293.601680837572                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       471040                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          861                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          626                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       262144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1476625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27597645610                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18588645                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     37149130                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  31938086750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   2996239625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 540575833375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2578452000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     73831.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58588.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     70145.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43146.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  51019307.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    731503.81                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2062133.15                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2518019.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18880448475                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1583820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8815642525                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2016                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1008                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     18080720.858135                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    110939200.861144                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1008    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1529375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545326125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1008                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     18403398375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18225366625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2844417                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2844417                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2844417                       # number of overall hits
system.cpu.icache.overall_hits::total         2844417                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5514                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5514                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5514                       # number of overall misses
system.cpu.icache.overall_misses::total          5514                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    240210625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    240210625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    240210625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    240210625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2849931                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2849931                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2849931                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2849931                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001935                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001935                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001935                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001935                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43563.769496                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43563.769496                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43563.769496                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43563.769496                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5514                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5514                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5514                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5514                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    231744625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    231744625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    231744625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    231744625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001935                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001935                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001935                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001935                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42028.404969                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42028.404969                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42028.404969                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42028.404969                       # average overall mshr miss latency
system.cpu.icache.replacements                   5325                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2844417                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2844417                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5514                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5514                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    240210625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    240210625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2849931                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2849931                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001935                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001935                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43563.769496                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43563.769496                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5514                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5514                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    231744625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    231744625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001935                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001935                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42028.404969                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42028.404969                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           432.308008                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6185945                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5758                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1074.321813                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   432.308008                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.844352                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.844352                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5705376                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5705376                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       297234                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           297234                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       297234                       # number of overall hits
system.cpu.dcache.overall_hits::total          297234                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1133                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1133                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1133                       # number of overall misses
system.cpu.dcache.overall_misses::total          1133                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     86317500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     86317500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     86317500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     86317500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       298367                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       298367                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       298367                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       298367                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003797                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003797                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003797                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003797                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76184.907326                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76184.907326                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76184.907326                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76184.907326                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          622                       # number of writebacks
system.cpu.dcache.writebacks::total               622                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          250                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          250                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          250                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          250                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          883                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          883                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          883                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          883                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10164                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10164                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     66307625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     66307625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     66307625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     66307625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22558000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22558000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002959                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002959                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002959                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002959                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75093.573046                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75093.573046                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75093.573046                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75093.573046                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2219.401810                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2219.401810                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    883                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       185635                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          185635                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          617                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           617                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     47379125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     47379125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       186252                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       186252                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003313                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003313                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76789.505673                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76789.505673                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          608                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          608                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1035                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1035                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     45878250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     45878250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22558000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22558000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003264                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003264                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75457.648026                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75457.648026                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21795.169082                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21795.169082                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       111599                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         111599                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          516                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          516                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     38938375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     38938375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       112115                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       112115                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004602                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004602                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75461.967054                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75461.967054                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          241                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          241                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          275                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          275                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     20429375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20429375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002453                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002453                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74288.636364                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74288.636364                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       738589                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       738589                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7730536500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7730536500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10466.628260                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10466.628260                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        95567                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        95567                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       643022                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       643022                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7427429709                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7427429709                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11550.817404                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11550.817404                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.454446                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              299959                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1395                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            215.024373                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.454446                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996981                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996981                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          437                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7103063                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7103063                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  36628765000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
