Command: /home/users/hamzahassan/axi_apb_bridge/axi_apb_bridge/testbench/./simv +UVM_VERBOSITY=UVM_MEDIUM +UVM_TR_RECORD +UVM_LOG_RECORD +verbose=1 +ntb_random_seed=244 -l vcs.log
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2-4_Full64; Runtime version O-2018.09-SP2-4_Full64;  Aug 31 15:49 2021
UVM_INFO /eda_tools/vcs201809/etc/uvm-1.2/src/base/uvm_root.svh(402) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2.Synopsys
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

test pass
test pass
test pass
test pass
test pass
test pass
test pass
test pass
test pass
test pass
test pass
test pass
test pass
test pass
test pass
test pass
test pass
test pass
test pass
test pass
$finish called from file "simplealu_tb_top.sv", line 262.
$finish at simulation time              4650000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 4650000 ps
CPU Time:      0.570 seconds;       Data structure size:   0.3Mb
Tue Aug 31 15:49:36 2021
