{
    "nl": "/home/thanh/NCO/runs/RUN_2025-03-05_00-47-38/52-openroad-fillinsertion/counter.nl.v",
    "pnl": "/home/thanh/NCO/runs/RUN_2025-03-05_00-47-38/52-openroad-fillinsertion/counter.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/thanh/NCO/runs/RUN_2025-03-05_00-47-38/53-odb-cellfrequencytables/counter.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/thanh/NCO/runs/RUN_2025-03-05_00-47-38/53-odb-cellfrequencytables/counter.odb",
    "sdc": "/home/thanh/NCO/runs/RUN_2025-03-05_00-47-38/52-openroad-fillinsertion/counter.sdc",
    "sdf": {
        "min_ss_100C_1v60": "/home/thanh/NCO/runs/RUN_2025-03-05_00-47-38/55-openroad-stapostpnr/min_ss_100C_1v60/counter__min_ss_100C_1v60.sdf",
        "nom_ss_100C_1v60": "/home/thanh/NCO/runs/RUN_2025-03-05_00-47-38/55-openroad-stapostpnr/nom_ss_100C_1v60/counter__nom_ss_100C_1v60.sdf",
        "max_ss_100C_1v60": "/home/thanh/NCO/runs/RUN_2025-03-05_00-47-38/55-openroad-stapostpnr/max_ss_100C_1v60/counter__max_ss_100C_1v60.sdf"
    },
    "spef": {
        "nom_*": "/home/thanh/NCO/runs/RUN_2025-03-05_00-47-38/54-openroad-rcx/nom/counter.nom.spef",
        "min_*": "/home/thanh/NCO/runs/RUN_2025-03-05_00-47-38/54-openroad-rcx/min/counter.min.spef",
        "max_*": "/home/thanh/NCO/runs/RUN_2025-03-05_00-47-38/54-openroad-rcx/max/counter.max.spef"
    },
    "lib": {
        "min_ss_100C_1v60": "/home/thanh/NCO/runs/RUN_2025-03-05_00-47-38/55-openroad-stapostpnr/min_ss_100C_1v60/counter__min_ss_100C_1v60.lib",
        "nom_ss_100C_1v60": "/home/thanh/NCO/runs/RUN_2025-03-05_00-47-38/55-openroad-stapostpnr/nom_ss_100C_1v60/counter__nom_ss_100C_1v60.lib",
        "max_ss_100C_1v60": "/home/thanh/NCO/runs/RUN_2025-03-05_00-47-38/55-openroad-stapostpnr/max_ss_100C_1v60/counter__max_ss_100C_1v60.lib"
    },
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/thanh/NCO/runs/RUN_2025-03-05_00-47-38/05-yosys-jsonheader/counter.h.json",
    "vh": "/home/thanh/NCO/runs/RUN_2025-03-05_00-47-38/28-odb-writeverilogheader/counter.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 16,
        "design__inferred_latch__count": 0,
        "design__instance__count": 1258,
        "design__instance__area": 250406,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 71,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 14,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "power__internal__total": 41872752,
        "power__switching__total": 0.00026049118605442345,
        "power__leakage__total": 2.0835952454945073e-05,
        "power__total": 41872752,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.5443574634023296,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.2711015655366335,
        "timing__hold__ws__corner:min_ss_100C_1v60": 0.8765085572107377,
        "timing__setup__ws__corner:min_ss_100C_1v60": -0.2852624883718013,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": -2.730008518741509,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": -0.2852624883718013,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.876509,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 17,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": -0.019675,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 1,
        "design__max_slew_violation__count": 77,
        "design__max_fanout_violation__count": 14,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.5443574634023296,
        "clock__skew__worst_setup": 0.2711015655366335,
        "timing__hold__ws": 0.8448193495003274,
        "timing__setup__ws": -0.44910609835532667,
        "timing__hold__tns": 0,
        "timing__setup__tns": -5.702372957453255,
        "timing__hold__wns": 0,
        "timing__setup__wns": -0.44910609835532667,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.876509,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 58,
        "timing__setup_r2r__ws": -0.196678,
        "timing__setup_r2r_vio__count": 10,
        "design__die__bbox": "0.0 0.0 550.0 650.0",
        "design__core__bbox": "5.52 10.88 544.18 636.48",
        "design__io": 70,
        "design__die__area": 357500,
        "design__core__area": 336986,
        "design__instance__count__stdcell": 1256,
        "design__instance__area__stdcell": 3375.74,
        "design__instance__count__macros": 2,
        "design__instance__area__macros": 247031,
        "design__instance__utilization": 0.743077,
        "design__instance__utilization__stdcell": 0.037527,
        "design__instance__count__class:macro": 2,
        "design__instance__count__class:inverter": 26,
        "design__instance__count__class:sequential_cell": 25,
        "design__instance__count__class:multi_input_combinational_cell": 35,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 5468,
        "design__instance__count__class:tap_cell": 772,
        "design__power_grid_violation__count__net:vssd1": 0,
        "design__power_grid_violation__count__net:vccd1": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 68,
        "design__io__hpwl": 10020458,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 14,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.380486,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.264236,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.322351,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 1.21194,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.322351,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1.23261,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 23334.9,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 88,
        "design__instance__count__class:clock_buffer": 6,
        "design__instance__count__class:clock_inverter": 2,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "design__instance__count__class:antenna_cell": 302,
        "antenna_diodes_count": 9,
        "route__net": 263,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 119,
        "route__wirelength__iter:1": 29099,
        "route__drc_errors__iter:2": 14,
        "route__wirelength__iter:2": 29031,
        "route__drc_errors__iter:3": 16,
        "route__wirelength__iter:3": 29042,
        "route__drc_errors__iter:4": 3,
        "route__wirelength__iter:4": 29034,
        "route__drc_errors__iter:5": 0,
        "route__wirelength__iter:5": 29030,
        "route__drc_errors": 0,
        "route__wirelength": 29030,
        "route__vias": 1814,
        "route__vias__singlecut": 1814,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 750.26,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 5,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 75,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 14,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.5662537266024654,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.27641076321284785,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.865124441016569,
        "timing__setup__ws__corner:nom_ss_100C_1v60": -0.3969504837186344,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": -4.524405866907126,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": -0.3969504837186344,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.890888,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 19,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -0.134539,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 3,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 5,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 77,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 14,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.5721236979442776,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2863828977243647,
        "timing__hold__ws__corner:max_ss_100C_1v60": 0.8448193495003274,
        "timing__setup__ws__corner:max_ss_100C_1v60": -0.44910609835532667,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": -5.702372957453255,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": -0.44910609835532667,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.910702,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 22,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -0.196678,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 6,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 5,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count": 5,
        "timing__unannotated_net_filtered__count": 0
    }
}