{"top":"global.DesignTop",
"namespaces":{
  "global":{
    "modules":{
      "DesignTop":{
        "type":["Record",{
          "out":["Array",16,"Bit"],
          "in":["Array",1,["Array",16,"BitIn"]]
        }],
        "instances":{
          "Const_U38":{
            "genref":"cgralib.Const",
            "genargs":{"width":16},
            "configargs":{"value":13}
          },
          "Const_U40":{
            "genref":"cgralib.Const",
            "genargs":{"width":16},
            "configargs":{"value":11}
          },
          "Const_U42":{
            "genref":"cgralib.Const",
            "genargs":{"width":16},
            "configargs":{"value":16}
          },
          "Const_U44":{
            "genref":"cgralib.Const",
            "genargs":{"width":16},
            "configargs":{"value":0}
          },
          "Const_U46":{
            "genref":"cgralib.Const",
            "genargs":{"width":16},
            "configargs":{"value":17}
          },
          "Const_U48":{
            "genref":"cgralib.Const",
            "genargs":{"width":16},
            "configargs":{"value":12}
          },
          "Const_U50":{
            "genref":"cgralib.Const",
            "genargs":{"width":16},
            "configargs":{"value":19}
          },
          "Const_U52":{
            "genref":"cgralib.Const",
            "genargs":{"width":16},
            "configargs":{"value":18}
          },
          "Const_U54":{
            "genref":"cgralib.Const",
            "genargs":{"width":16},
            "configargs":{"value":15}
          },
          "Const_U56":{
            "genref":"cgralib.Const",
            "genargs":{"width":16},
            "configargs":{"value":14}
          },
          "PE_U10":{
            "genref":"cgralib.PE",
            "genargs":{"numin":2, "width":16},
            "configargs":{"op":"add"}
          },
          "PE_U12":{
            "genref":"cgralib.PE",
            "genargs":{"numin":2, "width":16},
            "configargs":{"op":"add"}
          },
          "PE_U14":{
            "genref":"cgralib.PE",
            "genargs":{"numin":2, "width":16},
            "configargs":{"op":"add"}
          },
          "PE_U16":{
            "genref":"cgralib.PE",
            "genargs":{"numin":2, "width":16},
            "configargs":{"op":"add"}
          },
          "PE_U18":{
            "genref":"cgralib.PE",
            "genargs":{"numin":2, "width":16},
            "configargs":{"op":"add"}
          },
          "PE_U2":{
            "genref":"cgralib.PE",
            "genargs":{"numin":2, "width":16},
            "configargs":{"op":"add"}
          },
          "PE_U20":{
            "genref":"cgralib.PE",
            "genargs":{"numin":2, "width":16},
            "configargs":{"op":"mul"}
          },
          "PE_U22":{
            "genref":"cgralib.PE",
            "genargs":{"numin":2, "width":16},
            "configargs":{"op":"mul"}
          },
          "PE_U24":{
            "genref":"cgralib.PE",
            "genargs":{"numin":2, "width":16},
            "configargs":{"op":"mul"}
          },
          "PE_U26":{
            "genref":"cgralib.PE",
            "genargs":{"numin":2, "width":16},
            "configargs":{"op":"mul"}
          },
          "PE_U28":{
            "genref":"cgralib.PE",
            "genargs":{"numin":2, "width":16},
            "configargs":{"op":"mul"}
          },
          "PE_U30":{
            "genref":"cgralib.PE",
            "genargs":{"numin":2, "width":16},
            "configargs":{"op":"mul"}
          },
          "PE_U32":{
            "genref":"cgralib.PE",
            "genargs":{"numin":2, "width":16},
            "configargs":{"op":"mul"}
          },
          "PE_U34":{
            "genref":"cgralib.PE",
            "genargs":{"numin":2, "width":16},
            "configargs":{"op":"mul"}
          },
          "PE_U36":{
            "genref":"cgralib.PE",
            "genargs":{"numin":2, "width":16},
            "configargs":{"op":"mul"}
          },
          "PE_U4":{
            "genref":"cgralib.PE",
            "genargs":{"numin":2, "width":16},
            "configargs":{"op":"add"}
          },
          "PE_U6":{
            "genref":"cgralib.PE",
            "genargs":{"numin":2, "width":16},
            "configargs":{"op":"add"}
          },
          "PE_U8":{
            "genref":"cgralib.PE",
            "genargs":{"numin":2, "width":16},
            "configargs":{"op":"add"}
          },
          "io16_U1":{
            "genref":"cgralib.IO",
            "genargs":{"width":16},
            "configargs":{"mode":"o"}
          },
          "io16in_U0":{
            "genref":"cgralib.IO",
            "genargs":{"width":16},
            "configargs":{"mode":"i"}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":64, "width":16},
            "configargs":{"mode":"linebuffer"}
          },
          "lb_p4_clamped_stencil_update_stream$mem_2":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":64, "width":16},
            "configargs":{"mode":"linebuffer"}
          },
          "lb_p4_clamped_stencil_update_stream$reg_0_1":{
            "genref":"cgralib.Reg",
            "genargs":{"width":16}
          },
          "lb_p4_clamped_stencil_update_stream$reg_0_2":{
            "genref":"cgralib.Reg",
            "genargs":{"width":16}
          },
          "lb_p4_clamped_stencil_update_stream$reg_1_1":{
            "genref":"cgralib.Reg",
            "genargs":{"width":16}
          },
          "lb_p4_clamped_stencil_update_stream$reg_1_2":{
            "genref":"cgralib.Reg",
            "genargs":{"width":16}
          },
          "lb_p4_clamped_stencil_update_stream$reg_2_1":{
            "genref":"cgralib.Reg",
            "genargs":{"width":16}
          },
          "lb_p4_clamped_stencil_update_stream$reg_2_2":{
            "genref":"cgralib.Reg",
            "genargs":{"width":16}
          }
        },
        "connections":[
          ["PE_U8.data.in.1","PE_U36.data.out"],
          ["PE_U8.data.in.0","PE_U2.data.out"],
          ["PE_U6.data.in.1","PE_U30.data.out"],
          ["PE_U6.data.in.0","PE_U4.data.out"],
          ["PE_U4.data.in.1","PE_U22.data.out"],
          ["PE_U4.data.in.0","PE_U8.data.out"],
          ["PE_U36.data.in.1","Const_U38.out"],
          ["PE_U36.data.in.0","lb_p4_clamped_stencil_update_stream$reg_0_2.out"],
          ["PE_U34.data.in.1","Const_U52.out"],
          ["PE_U34.data.in.0","lb_p4_clamped_stencil_update_stream$mem_1.rdata"],
          ["PE_U32.data.in.1","Const_U54.out"],
          ["PE_U32.data.in.0","lb_p4_clamped_stencil_update_stream$reg_1_1.out"],
          ["PE_U30.data.in.1","Const_U50.out"],
          ["PE_U30.data.in.0","io16in_U0.out"],
          ["PE_U28.data.in.1","Const_U48.out"],
          ["PE_U28.data.in.0","lb_p4_clamped_stencil_update_stream$reg_1_2.out"],
          ["PE_U26.data.in.1","Const_U46.out"],
          ["PE_U26.data.in.0","lb_p4_clamped_stencil_update_stream$mem_2.rdata"],
          ["PE_U24.data.in.1","Const_U40.out"],
          ["PE_U24.data.in.0","lb_p4_clamped_stencil_update_stream$reg_2_2.out"],
          ["PE_U22.data.in.1","Const_U42.out"],
          ["PE_U22.data.in.0","lb_p4_clamped_stencil_update_stream$reg_0_1.out"],
          ["PE_U20.data.in.1","Const_U56.out"],
          ["PE_U20.data.in.0","lb_p4_clamped_stencil_update_stream$reg_2_1.out"],
          ["PE_U2.data.in.1","PE_U34.data.out"],
          ["PE_U2.data.in.0","PE_U10.data.out"],
          ["PE_U18.data.in.1","PE_U24.data.out"],
          ["PE_U18.data.in.0","Const_U44.out"],
          ["PE_U16.data.in.1","PE_U20.data.out"],
          ["PE_U16.data.in.0","PE_U18.data.out"],
          ["PE_U14.data.in.1","PE_U26.data.out"],
          ["PE_U14.data.in.0","PE_U16.data.out"],
          ["PE_U12.data.in.1","PE_U28.data.out"],
          ["PE_U12.data.in.0","PE_U14.data.out"],
          ["PE_U10.data.in.1","PE_U32.data.out"],
          ["PE_U10.data.in.0","PE_U12.data.out"],
          ["PE_U6.data.out","io16_U1.in"],
          ["lb_p4_clamped_stencil_update_stream$reg_2_2.in","lb_p4_clamped_stencil_update_stream$reg_2_1.out"],
          ["lb_p4_clamped_stencil_update_stream$reg_2_1.in","lb_p4_clamped_stencil_update_stream$mem_2.rdata"],
          ["lb_p4_clamped_stencil_update_stream$reg_1_2.in","lb_p4_clamped_stencil_update_stream$reg_1_1.out"],
          ["lb_p4_clamped_stencil_update_stream$reg_1_1.in","lb_p4_clamped_stencil_update_stream$mem_1.rdata"],
          ["lb_p4_clamped_stencil_update_stream$reg_0_2.in","lb_p4_clamped_stencil_update_stream$reg_0_1.out"],
          ["lb_p4_clamped_stencil_update_stream$reg_0_1.in","io16in_U0.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_2.wdata","lb_p4_clamped_stencil_update_stream$mem_1.rdata"],
          ["lb_p4_clamped_stencil_update_stream$mem_1.wdata","io16in_U0.out"]
        ]
      },
      "Linebuffer_U0":{
        "type":["Record",{
          "out":["Array",3,["Array",3,["Array",16,"Bit"]]],
          "in":["Array",16,"BitIn"]
        }],
        "instances":{
          "mem_1":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":64, "width":16},
            "configargs":{"mode":"linebuffer"}
          },
          "mem_2":{
            "genref":"cgralib.Mem",
            "genargs":{"depth":64, "width":16},
            "configargs":{"mode":"linebuffer"}
          },
          "reg_0_1":{
            "genref":"cgralib.Reg",
            "genargs":{"width":16}
          },
          "reg_0_2":{
            "genref":"cgralib.Reg",
            "genargs":{"width":16}
          },
          "reg_1_1":{
            "genref":"cgralib.Reg",
            "genargs":{"width":16}
          },
          "reg_1_2":{
            "genref":"cgralib.Reg",
            "genargs":{"width":16}
          },
          "reg_2_1":{
            "genref":"cgralib.Reg",
            "genargs":{"width":16}
          },
          "reg_2_2":{
            "genref":"cgralib.Reg",
            "genargs":{"width":16}
          }
        },
        "connections":[
          ["self.out.2.2","self.in"],
          ["self.out.2.1","reg_0_1.out"],
          ["self.out.2.0","reg_0_2.out"],
          ["self.out.1.2","mem_1.rdata"],
          ["self.out.1.1","reg_1_1.out"],
          ["self.out.1.0","reg_1_2.out"],
          ["self.out.0.2","mem_2.rdata"],
          ["self.out.0.1","reg_2_1.out"],
          ["self.out.0.0","reg_2_2.out"],
          ["self.in","reg_0_1.in"],
          ["self.in","mem_1.wdata"],
          ["reg_2_2.in","reg_2_1.out"],
          ["reg_2_1.in","mem_2.rdata"],
          ["reg_1_2.in","reg_1_1.out"],
          ["reg_1_1.in","mem_1.rdata"],
          ["reg_0_2.in","reg_0_1.out"],
          ["mem_2.wdata","mem_1.rdata"]
        ]
      }
    }
  }
}
}