
Heli_SPL2_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009fec  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  0800a174  0800a174  0001a174  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a244  0800a244  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a244  0800a244  0001a244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a24c  0800a24c  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800a24c  0800a24c  0001a24c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a254  0800a254  0001a254  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800a258  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001aa8  200001e4  0800a43c  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001c8c  0800a43c  00021c8c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023a60  00000000  00000000  0002020d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000415d  00000000  00000000  00043c6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014a0  00000000  00000000  00047dd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001330  00000000  00000000  00049270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025531  00000000  00000000  0004a5a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b1a6  00000000  00000000  0006fad1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c4292  00000000  00000000  0008ac77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0014ef09  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005e00  00000000  00000000  0014ef5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001e4 	.word	0x200001e4
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800a15c 	.word	0x0800a15c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001e8 	.word	0x200001e8
 80001c4:	0800a15c 	.word	0x0800a15c

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2uiz>:
 8000964:	004a      	lsls	r2, r1, #1
 8000966:	d211      	bcs.n	800098c <__aeabi_d2uiz+0x28>
 8000968:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800096c:	d211      	bcs.n	8000992 <__aeabi_d2uiz+0x2e>
 800096e:	d50d      	bpl.n	800098c <__aeabi_d2uiz+0x28>
 8000970:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000974:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000978:	d40e      	bmi.n	8000998 <__aeabi_d2uiz+0x34>
 800097a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800097e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000982:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000986:	fa23 f002 	lsr.w	r0, r3, r2
 800098a:	4770      	bx	lr
 800098c:	f04f 0000 	mov.w	r0, #0
 8000990:	4770      	bx	lr
 8000992:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000996:	d102      	bne.n	800099e <__aeabi_d2uiz+0x3a>
 8000998:	f04f 30ff 	mov.w	r0, #4294967295
 800099c:	4770      	bx	lr
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	4770      	bx	lr

080009a4 <__aeabi_frsub>:
 80009a4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80009a8:	e002      	b.n	80009b0 <__addsf3>
 80009aa:	bf00      	nop

080009ac <__aeabi_fsub>:
 80009ac:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080009b0 <__addsf3>:
 80009b0:	0042      	lsls	r2, r0, #1
 80009b2:	bf1f      	itttt	ne
 80009b4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80009b8:	ea92 0f03 	teqne	r2, r3
 80009bc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009c0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009c4:	d06a      	beq.n	8000a9c <__addsf3+0xec>
 80009c6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009ca:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009ce:	bfc1      	itttt	gt
 80009d0:	18d2      	addgt	r2, r2, r3
 80009d2:	4041      	eorgt	r1, r0
 80009d4:	4048      	eorgt	r0, r1
 80009d6:	4041      	eorgt	r1, r0
 80009d8:	bfb8      	it	lt
 80009da:	425b      	neglt	r3, r3
 80009dc:	2b19      	cmp	r3, #25
 80009de:	bf88      	it	hi
 80009e0:	4770      	bxhi	lr
 80009e2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009e6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009ea:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80009ee:	bf18      	it	ne
 80009f0:	4240      	negne	r0, r0
 80009f2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009f6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80009fa:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80009fe:	bf18      	it	ne
 8000a00:	4249      	negne	r1, r1
 8000a02:	ea92 0f03 	teq	r2, r3
 8000a06:	d03f      	beq.n	8000a88 <__addsf3+0xd8>
 8000a08:	f1a2 0201 	sub.w	r2, r2, #1
 8000a0c:	fa41 fc03 	asr.w	ip, r1, r3
 8000a10:	eb10 000c 	adds.w	r0, r0, ip
 8000a14:	f1c3 0320 	rsb	r3, r3, #32
 8000a18:	fa01 f103 	lsl.w	r1, r1, r3
 8000a1c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a20:	d502      	bpl.n	8000a28 <__addsf3+0x78>
 8000a22:	4249      	negs	r1, r1
 8000a24:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a28:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000a2c:	d313      	bcc.n	8000a56 <__addsf3+0xa6>
 8000a2e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a32:	d306      	bcc.n	8000a42 <__addsf3+0x92>
 8000a34:	0840      	lsrs	r0, r0, #1
 8000a36:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a3a:	f102 0201 	add.w	r2, r2, #1
 8000a3e:	2afe      	cmp	r2, #254	; 0xfe
 8000a40:	d251      	bcs.n	8000ae6 <__addsf3+0x136>
 8000a42:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000a46:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a4a:	bf08      	it	eq
 8000a4c:	f020 0001 	biceq.w	r0, r0, #1
 8000a50:	ea40 0003 	orr.w	r0, r0, r3
 8000a54:	4770      	bx	lr
 8000a56:	0049      	lsls	r1, r1, #1
 8000a58:	eb40 0000 	adc.w	r0, r0, r0
 8000a5c:	3a01      	subs	r2, #1
 8000a5e:	bf28      	it	cs
 8000a60:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000a64:	d2ed      	bcs.n	8000a42 <__addsf3+0x92>
 8000a66:	fab0 fc80 	clz	ip, r0
 8000a6a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a6e:	ebb2 020c 	subs.w	r2, r2, ip
 8000a72:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a76:	bfaa      	itet	ge
 8000a78:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a7c:	4252      	neglt	r2, r2
 8000a7e:	4318      	orrge	r0, r3
 8000a80:	bfbc      	itt	lt
 8000a82:	40d0      	lsrlt	r0, r2
 8000a84:	4318      	orrlt	r0, r3
 8000a86:	4770      	bx	lr
 8000a88:	f092 0f00 	teq	r2, #0
 8000a8c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000a90:	bf06      	itte	eq
 8000a92:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000a96:	3201      	addeq	r2, #1
 8000a98:	3b01      	subne	r3, #1
 8000a9a:	e7b5      	b.n	8000a08 <__addsf3+0x58>
 8000a9c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000aa0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000aa4:	bf18      	it	ne
 8000aa6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aaa:	d021      	beq.n	8000af0 <__addsf3+0x140>
 8000aac:	ea92 0f03 	teq	r2, r3
 8000ab0:	d004      	beq.n	8000abc <__addsf3+0x10c>
 8000ab2:	f092 0f00 	teq	r2, #0
 8000ab6:	bf08      	it	eq
 8000ab8:	4608      	moveq	r0, r1
 8000aba:	4770      	bx	lr
 8000abc:	ea90 0f01 	teq	r0, r1
 8000ac0:	bf1c      	itt	ne
 8000ac2:	2000      	movne	r0, #0
 8000ac4:	4770      	bxne	lr
 8000ac6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000aca:	d104      	bne.n	8000ad6 <__addsf3+0x126>
 8000acc:	0040      	lsls	r0, r0, #1
 8000ace:	bf28      	it	cs
 8000ad0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000ad4:	4770      	bx	lr
 8000ad6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ada:	bf3c      	itt	cc
 8000adc:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ae0:	4770      	bxcc	lr
 8000ae2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ae6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000aea:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aee:	4770      	bx	lr
 8000af0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000af4:	bf16      	itet	ne
 8000af6:	4608      	movne	r0, r1
 8000af8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000afc:	4601      	movne	r1, r0
 8000afe:	0242      	lsls	r2, r0, #9
 8000b00:	bf06      	itte	eq
 8000b02:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000b06:	ea90 0f01 	teqeq	r0, r1
 8000b0a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_ui2f>:
 8000b10:	f04f 0300 	mov.w	r3, #0
 8000b14:	e004      	b.n	8000b20 <__aeabi_i2f+0x8>
 8000b16:	bf00      	nop

08000b18 <__aeabi_i2f>:
 8000b18:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000b1c:	bf48      	it	mi
 8000b1e:	4240      	negmi	r0, r0
 8000b20:	ea5f 0c00 	movs.w	ip, r0
 8000b24:	bf08      	it	eq
 8000b26:	4770      	bxeq	lr
 8000b28:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000b2c:	4601      	mov	r1, r0
 8000b2e:	f04f 0000 	mov.w	r0, #0
 8000b32:	e01c      	b.n	8000b6e <__aeabi_l2f+0x2a>

08000b34 <__aeabi_ul2f>:
 8000b34:	ea50 0201 	orrs.w	r2, r0, r1
 8000b38:	bf08      	it	eq
 8000b3a:	4770      	bxeq	lr
 8000b3c:	f04f 0300 	mov.w	r3, #0
 8000b40:	e00a      	b.n	8000b58 <__aeabi_l2f+0x14>
 8000b42:	bf00      	nop

08000b44 <__aeabi_l2f>:
 8000b44:	ea50 0201 	orrs.w	r2, r0, r1
 8000b48:	bf08      	it	eq
 8000b4a:	4770      	bxeq	lr
 8000b4c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000b50:	d502      	bpl.n	8000b58 <__aeabi_l2f+0x14>
 8000b52:	4240      	negs	r0, r0
 8000b54:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b58:	ea5f 0c01 	movs.w	ip, r1
 8000b5c:	bf02      	ittt	eq
 8000b5e:	4684      	moveq	ip, r0
 8000b60:	4601      	moveq	r1, r0
 8000b62:	2000      	moveq	r0, #0
 8000b64:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000b68:	bf08      	it	eq
 8000b6a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000b6e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000b72:	fabc f28c 	clz	r2, ip
 8000b76:	3a08      	subs	r2, #8
 8000b78:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b7c:	db10      	blt.n	8000ba0 <__aeabi_l2f+0x5c>
 8000b7e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b82:	4463      	add	r3, ip
 8000b84:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b88:	f1c2 0220 	rsb	r2, r2, #32
 8000b8c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000b90:	fa20 f202 	lsr.w	r2, r0, r2
 8000b94:	eb43 0002 	adc.w	r0, r3, r2
 8000b98:	bf08      	it	eq
 8000b9a:	f020 0001 	biceq.w	r0, r0, #1
 8000b9e:	4770      	bx	lr
 8000ba0:	f102 0220 	add.w	r2, r2, #32
 8000ba4:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ba8:	f1c2 0220 	rsb	r2, r2, #32
 8000bac:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000bb0:	fa21 f202 	lsr.w	r2, r1, r2
 8000bb4:	eb43 0002 	adc.w	r0, r3, r2
 8000bb8:	bf08      	it	eq
 8000bba:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000bbe:	4770      	bx	lr

08000bc0 <__aeabi_fmul>:
 8000bc0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000bc4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000bc8:	bf1e      	ittt	ne
 8000bca:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000bce:	ea92 0f0c 	teqne	r2, ip
 8000bd2:	ea93 0f0c 	teqne	r3, ip
 8000bd6:	d06f      	beq.n	8000cb8 <__aeabi_fmul+0xf8>
 8000bd8:	441a      	add	r2, r3
 8000bda:	ea80 0c01 	eor.w	ip, r0, r1
 8000bde:	0240      	lsls	r0, r0, #9
 8000be0:	bf18      	it	ne
 8000be2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000be6:	d01e      	beq.n	8000c26 <__aeabi_fmul+0x66>
 8000be8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000bec:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000bf0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000bf4:	fba0 3101 	umull	r3, r1, r0, r1
 8000bf8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000bfc:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000c00:	bf3e      	ittt	cc
 8000c02:	0049      	lslcc	r1, r1, #1
 8000c04:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000c08:	005b      	lslcc	r3, r3, #1
 8000c0a:	ea40 0001 	orr.w	r0, r0, r1
 8000c0e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000c12:	2afd      	cmp	r2, #253	; 0xfd
 8000c14:	d81d      	bhi.n	8000c52 <__aeabi_fmul+0x92>
 8000c16:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000c1a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c1e:	bf08      	it	eq
 8000c20:	f020 0001 	biceq.w	r0, r0, #1
 8000c24:	4770      	bx	lr
 8000c26:	f090 0f00 	teq	r0, #0
 8000c2a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000c2e:	bf08      	it	eq
 8000c30:	0249      	lsleq	r1, r1, #9
 8000c32:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c36:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c3a:	3a7f      	subs	r2, #127	; 0x7f
 8000c3c:	bfc2      	ittt	gt
 8000c3e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000c42:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c46:	4770      	bxgt	lr
 8000c48:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c4c:	f04f 0300 	mov.w	r3, #0
 8000c50:	3a01      	subs	r2, #1
 8000c52:	dc5d      	bgt.n	8000d10 <__aeabi_fmul+0x150>
 8000c54:	f112 0f19 	cmn.w	r2, #25
 8000c58:	bfdc      	itt	le
 8000c5a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000c5e:	4770      	bxle	lr
 8000c60:	f1c2 0200 	rsb	r2, r2, #0
 8000c64:	0041      	lsls	r1, r0, #1
 8000c66:	fa21 f102 	lsr.w	r1, r1, r2
 8000c6a:	f1c2 0220 	rsb	r2, r2, #32
 8000c6e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c72:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c76:	f140 0000 	adc.w	r0, r0, #0
 8000c7a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c7e:	bf08      	it	eq
 8000c80:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c84:	4770      	bx	lr
 8000c86:	f092 0f00 	teq	r2, #0
 8000c8a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000c8e:	bf02      	ittt	eq
 8000c90:	0040      	lsleq	r0, r0, #1
 8000c92:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000c96:	3a01      	subeq	r2, #1
 8000c98:	d0f9      	beq.n	8000c8e <__aeabi_fmul+0xce>
 8000c9a:	ea40 000c 	orr.w	r0, r0, ip
 8000c9e:	f093 0f00 	teq	r3, #0
 8000ca2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ca6:	bf02      	ittt	eq
 8000ca8:	0049      	lsleq	r1, r1, #1
 8000caa:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000cae:	3b01      	subeq	r3, #1
 8000cb0:	d0f9      	beq.n	8000ca6 <__aeabi_fmul+0xe6>
 8000cb2:	ea41 010c 	orr.w	r1, r1, ip
 8000cb6:	e78f      	b.n	8000bd8 <__aeabi_fmul+0x18>
 8000cb8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000cbc:	ea92 0f0c 	teq	r2, ip
 8000cc0:	bf18      	it	ne
 8000cc2:	ea93 0f0c 	teqne	r3, ip
 8000cc6:	d00a      	beq.n	8000cde <__aeabi_fmul+0x11e>
 8000cc8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ccc:	bf18      	it	ne
 8000cce:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000cd2:	d1d8      	bne.n	8000c86 <__aeabi_fmul+0xc6>
 8000cd4:	ea80 0001 	eor.w	r0, r0, r1
 8000cd8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cdc:	4770      	bx	lr
 8000cde:	f090 0f00 	teq	r0, #0
 8000ce2:	bf17      	itett	ne
 8000ce4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ce8:	4608      	moveq	r0, r1
 8000cea:	f091 0f00 	teqne	r1, #0
 8000cee:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000cf2:	d014      	beq.n	8000d1e <__aeabi_fmul+0x15e>
 8000cf4:	ea92 0f0c 	teq	r2, ip
 8000cf8:	d101      	bne.n	8000cfe <__aeabi_fmul+0x13e>
 8000cfa:	0242      	lsls	r2, r0, #9
 8000cfc:	d10f      	bne.n	8000d1e <__aeabi_fmul+0x15e>
 8000cfe:	ea93 0f0c 	teq	r3, ip
 8000d02:	d103      	bne.n	8000d0c <__aeabi_fmul+0x14c>
 8000d04:	024b      	lsls	r3, r1, #9
 8000d06:	bf18      	it	ne
 8000d08:	4608      	movne	r0, r1
 8000d0a:	d108      	bne.n	8000d1e <__aeabi_fmul+0x15e>
 8000d0c:	ea80 0001 	eor.w	r0, r0, r1
 8000d10:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000d14:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d18:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d1c:	4770      	bx	lr
 8000d1e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d22:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000d26:	4770      	bx	lr

08000d28 <__aeabi_fdiv>:
 8000d28:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d2c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d30:	bf1e      	ittt	ne
 8000d32:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d36:	ea92 0f0c 	teqne	r2, ip
 8000d3a:	ea93 0f0c 	teqne	r3, ip
 8000d3e:	d069      	beq.n	8000e14 <__aeabi_fdiv+0xec>
 8000d40:	eba2 0203 	sub.w	r2, r2, r3
 8000d44:	ea80 0c01 	eor.w	ip, r0, r1
 8000d48:	0249      	lsls	r1, r1, #9
 8000d4a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d4e:	d037      	beq.n	8000dc0 <__aeabi_fdiv+0x98>
 8000d50:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000d54:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d58:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d5c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d60:	428b      	cmp	r3, r1
 8000d62:	bf38      	it	cc
 8000d64:	005b      	lslcc	r3, r3, #1
 8000d66:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000d6a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	bf24      	itt	cs
 8000d72:	1a5b      	subcs	r3, r3, r1
 8000d74:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d78:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d7c:	bf24      	itt	cs
 8000d7e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d82:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d86:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d8a:	bf24      	itt	cs
 8000d8c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d90:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d94:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d98:	bf24      	itt	cs
 8000d9a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d9e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000da2:	011b      	lsls	r3, r3, #4
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000daa:	d1e0      	bne.n	8000d6e <__aeabi_fdiv+0x46>
 8000dac:	2afd      	cmp	r2, #253	; 0xfd
 8000dae:	f63f af50 	bhi.w	8000c52 <__aeabi_fmul+0x92>
 8000db2:	428b      	cmp	r3, r1
 8000db4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000db8:	bf08      	it	eq
 8000dba:	f020 0001 	biceq.w	r0, r0, #1
 8000dbe:	4770      	bx	lr
 8000dc0:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000dc4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dc8:	327f      	adds	r2, #127	; 0x7f
 8000dca:	bfc2      	ittt	gt
 8000dcc:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dd0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dd4:	4770      	bxgt	lr
 8000dd6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dda:	f04f 0300 	mov.w	r3, #0
 8000dde:	3a01      	subs	r2, #1
 8000de0:	e737      	b.n	8000c52 <__aeabi_fmul+0x92>
 8000de2:	f092 0f00 	teq	r2, #0
 8000de6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dea:	bf02      	ittt	eq
 8000dec:	0040      	lsleq	r0, r0, #1
 8000dee:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000df2:	3a01      	subeq	r2, #1
 8000df4:	d0f9      	beq.n	8000dea <__aeabi_fdiv+0xc2>
 8000df6:	ea40 000c 	orr.w	r0, r0, ip
 8000dfa:	f093 0f00 	teq	r3, #0
 8000dfe:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e02:	bf02      	ittt	eq
 8000e04:	0049      	lsleq	r1, r1, #1
 8000e06:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e0a:	3b01      	subeq	r3, #1
 8000e0c:	d0f9      	beq.n	8000e02 <__aeabi_fdiv+0xda>
 8000e0e:	ea41 010c 	orr.w	r1, r1, ip
 8000e12:	e795      	b.n	8000d40 <__aeabi_fdiv+0x18>
 8000e14:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e18:	ea92 0f0c 	teq	r2, ip
 8000e1c:	d108      	bne.n	8000e30 <__aeabi_fdiv+0x108>
 8000e1e:	0242      	lsls	r2, r0, #9
 8000e20:	f47f af7d 	bne.w	8000d1e <__aeabi_fmul+0x15e>
 8000e24:	ea93 0f0c 	teq	r3, ip
 8000e28:	f47f af70 	bne.w	8000d0c <__aeabi_fmul+0x14c>
 8000e2c:	4608      	mov	r0, r1
 8000e2e:	e776      	b.n	8000d1e <__aeabi_fmul+0x15e>
 8000e30:	ea93 0f0c 	teq	r3, ip
 8000e34:	d104      	bne.n	8000e40 <__aeabi_fdiv+0x118>
 8000e36:	024b      	lsls	r3, r1, #9
 8000e38:	f43f af4c 	beq.w	8000cd4 <__aeabi_fmul+0x114>
 8000e3c:	4608      	mov	r0, r1
 8000e3e:	e76e      	b.n	8000d1e <__aeabi_fmul+0x15e>
 8000e40:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e44:	bf18      	it	ne
 8000e46:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e4a:	d1ca      	bne.n	8000de2 <__aeabi_fdiv+0xba>
 8000e4c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000e50:	f47f af5c 	bne.w	8000d0c <__aeabi_fmul+0x14c>
 8000e54:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000e58:	f47f af3c 	bne.w	8000cd4 <__aeabi_fmul+0x114>
 8000e5c:	e75f      	b.n	8000d1e <__aeabi_fmul+0x15e>
 8000e5e:	bf00      	nop

08000e60 <__gesf2>:
 8000e60:	f04f 3cff 	mov.w	ip, #4294967295
 8000e64:	e006      	b.n	8000e74 <__cmpsf2+0x4>
 8000e66:	bf00      	nop

08000e68 <__lesf2>:
 8000e68:	f04f 0c01 	mov.w	ip, #1
 8000e6c:	e002      	b.n	8000e74 <__cmpsf2+0x4>
 8000e6e:	bf00      	nop

08000e70 <__cmpsf2>:
 8000e70:	f04f 0c01 	mov.w	ip, #1
 8000e74:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e78:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e7c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e80:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e84:	bf18      	it	ne
 8000e86:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e8a:	d011      	beq.n	8000eb0 <__cmpsf2+0x40>
 8000e8c:	b001      	add	sp, #4
 8000e8e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e92:	bf18      	it	ne
 8000e94:	ea90 0f01 	teqne	r0, r1
 8000e98:	bf58      	it	pl
 8000e9a:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e9e:	bf88      	it	hi
 8000ea0:	17c8      	asrhi	r0, r1, #31
 8000ea2:	bf38      	it	cc
 8000ea4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000ea8:	bf18      	it	ne
 8000eaa:	f040 0001 	orrne.w	r0, r0, #1
 8000eae:	4770      	bx	lr
 8000eb0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000eb4:	d102      	bne.n	8000ebc <__cmpsf2+0x4c>
 8000eb6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000eba:	d105      	bne.n	8000ec8 <__cmpsf2+0x58>
 8000ebc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000ec0:	d1e4      	bne.n	8000e8c <__cmpsf2+0x1c>
 8000ec2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000ec6:	d0e1      	beq.n	8000e8c <__cmpsf2+0x1c>
 8000ec8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop

08000ed0 <__aeabi_cfrcmple>:
 8000ed0:	4684      	mov	ip, r0
 8000ed2:	4608      	mov	r0, r1
 8000ed4:	4661      	mov	r1, ip
 8000ed6:	e7ff      	b.n	8000ed8 <__aeabi_cfcmpeq>

08000ed8 <__aeabi_cfcmpeq>:
 8000ed8:	b50f      	push	{r0, r1, r2, r3, lr}
 8000eda:	f7ff ffc9 	bl	8000e70 <__cmpsf2>
 8000ede:	2800      	cmp	r0, #0
 8000ee0:	bf48      	it	mi
 8000ee2:	f110 0f00 	cmnmi.w	r0, #0
 8000ee6:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ee8 <__aeabi_fcmpeq>:
 8000ee8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000eec:	f7ff fff4 	bl	8000ed8 <__aeabi_cfcmpeq>
 8000ef0:	bf0c      	ite	eq
 8000ef2:	2001      	moveq	r0, #1
 8000ef4:	2000      	movne	r0, #0
 8000ef6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000efa:	bf00      	nop

08000efc <__aeabi_fcmplt>:
 8000efc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f00:	f7ff ffea 	bl	8000ed8 <__aeabi_cfcmpeq>
 8000f04:	bf34      	ite	cc
 8000f06:	2001      	movcc	r0, #1
 8000f08:	2000      	movcs	r0, #0
 8000f0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f0e:	bf00      	nop

08000f10 <__aeabi_fcmple>:
 8000f10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f14:	f7ff ffe0 	bl	8000ed8 <__aeabi_cfcmpeq>
 8000f18:	bf94      	ite	ls
 8000f1a:	2001      	movls	r0, #1
 8000f1c:	2000      	movhi	r0, #0
 8000f1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f22:	bf00      	nop

08000f24 <__aeabi_fcmpge>:
 8000f24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f28:	f7ff ffd2 	bl	8000ed0 <__aeabi_cfrcmple>
 8000f2c:	bf94      	ite	ls
 8000f2e:	2001      	movls	r0, #1
 8000f30:	2000      	movhi	r0, #0
 8000f32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f36:	bf00      	nop

08000f38 <__aeabi_fcmpgt>:
 8000f38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f3c:	f7ff ffc8 	bl	8000ed0 <__aeabi_cfrcmple>
 8000f40:	bf34      	ite	cc
 8000f42:	2001      	movcc	r0, #1
 8000f44:	2000      	movcs	r0, #0
 8000f46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f4a:	bf00      	nop

08000f4c <__aeabi_f2uiz>:
 8000f4c:	0042      	lsls	r2, r0, #1
 8000f4e:	d20e      	bcs.n	8000f6e <__aeabi_f2uiz+0x22>
 8000f50:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000f54:	d30b      	bcc.n	8000f6e <__aeabi_f2uiz+0x22>
 8000f56:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000f5a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f5e:	d409      	bmi.n	8000f74 <__aeabi_f2uiz+0x28>
 8000f60:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f64:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f68:	fa23 f002 	lsr.w	r0, r3, r2
 8000f6c:	4770      	bx	lr
 8000f6e:	f04f 0000 	mov.w	r0, #0
 8000f72:	4770      	bx	lr
 8000f74:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000f78:	d101      	bne.n	8000f7e <__aeabi_f2uiz+0x32>
 8000f7a:	0242      	lsls	r2, r0, #9
 8000f7c:	d102      	bne.n	8000f84 <__aeabi_f2uiz+0x38>
 8000f7e:	f04f 30ff 	mov.w	r0, #4294967295
 8000f82:	4770      	bx	lr
 8000f84:	f04f 0000 	mov.w	r0, #0
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <__aeabi_uldivmod>:
 8000f8c:	b953      	cbnz	r3, 8000fa4 <__aeabi_uldivmod+0x18>
 8000f8e:	b94a      	cbnz	r2, 8000fa4 <__aeabi_uldivmod+0x18>
 8000f90:	2900      	cmp	r1, #0
 8000f92:	bf08      	it	eq
 8000f94:	2800      	cmpeq	r0, #0
 8000f96:	bf1c      	itt	ne
 8000f98:	f04f 31ff 	movne.w	r1, #4294967295
 8000f9c:	f04f 30ff 	movne.w	r0, #4294967295
 8000fa0:	f000 b96e 	b.w	8001280 <__aeabi_idiv0>
 8000fa4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000fa8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000fac:	f000 f806 	bl	8000fbc <__udivmoddi4>
 8000fb0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000fb4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000fb8:	b004      	add	sp, #16
 8000fba:	4770      	bx	lr

08000fbc <__udivmoddi4>:
 8000fbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000fc0:	9e08      	ldr	r6, [sp, #32]
 8000fc2:	460d      	mov	r5, r1
 8000fc4:	4604      	mov	r4, r0
 8000fc6:	468e      	mov	lr, r1
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	f040 8083 	bne.w	80010d4 <__udivmoddi4+0x118>
 8000fce:	428a      	cmp	r2, r1
 8000fd0:	4617      	mov	r7, r2
 8000fd2:	d947      	bls.n	8001064 <__udivmoddi4+0xa8>
 8000fd4:	fab2 f382 	clz	r3, r2
 8000fd8:	b14b      	cbz	r3, 8000fee <__udivmoddi4+0x32>
 8000fda:	f1c3 0120 	rsb	r1, r3, #32
 8000fde:	fa05 fe03 	lsl.w	lr, r5, r3
 8000fe2:	fa20 f101 	lsr.w	r1, r0, r1
 8000fe6:	409f      	lsls	r7, r3
 8000fe8:	ea41 0e0e 	orr.w	lr, r1, lr
 8000fec:	409c      	lsls	r4, r3
 8000fee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000ff2:	fbbe fcf8 	udiv	ip, lr, r8
 8000ff6:	fa1f f987 	uxth.w	r9, r7
 8000ffa:	fb08 e21c 	mls	r2, r8, ip, lr
 8000ffe:	fb0c f009 	mul.w	r0, ip, r9
 8001002:	0c21      	lsrs	r1, r4, #16
 8001004:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8001008:	4290      	cmp	r0, r2
 800100a:	d90a      	bls.n	8001022 <__udivmoddi4+0x66>
 800100c:	18ba      	adds	r2, r7, r2
 800100e:	f10c 31ff 	add.w	r1, ip, #4294967295
 8001012:	f080 8118 	bcs.w	8001246 <__udivmoddi4+0x28a>
 8001016:	4290      	cmp	r0, r2
 8001018:	f240 8115 	bls.w	8001246 <__udivmoddi4+0x28a>
 800101c:	f1ac 0c02 	sub.w	ip, ip, #2
 8001020:	443a      	add	r2, r7
 8001022:	1a12      	subs	r2, r2, r0
 8001024:	fbb2 f0f8 	udiv	r0, r2, r8
 8001028:	fb08 2210 	mls	r2, r8, r0, r2
 800102c:	fb00 f109 	mul.w	r1, r0, r9
 8001030:	b2a4      	uxth	r4, r4
 8001032:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8001036:	42a1      	cmp	r1, r4
 8001038:	d909      	bls.n	800104e <__udivmoddi4+0x92>
 800103a:	193c      	adds	r4, r7, r4
 800103c:	f100 32ff 	add.w	r2, r0, #4294967295
 8001040:	f080 8103 	bcs.w	800124a <__udivmoddi4+0x28e>
 8001044:	42a1      	cmp	r1, r4
 8001046:	f240 8100 	bls.w	800124a <__udivmoddi4+0x28e>
 800104a:	3802      	subs	r0, #2
 800104c:	443c      	add	r4, r7
 800104e:	1a64      	subs	r4, r4, r1
 8001050:	2100      	movs	r1, #0
 8001052:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8001056:	b11e      	cbz	r6, 8001060 <__udivmoddi4+0xa4>
 8001058:	2200      	movs	r2, #0
 800105a:	40dc      	lsrs	r4, r3
 800105c:	e9c6 4200 	strd	r4, r2, [r6]
 8001060:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001064:	b902      	cbnz	r2, 8001068 <__udivmoddi4+0xac>
 8001066:	deff      	udf	#255	; 0xff
 8001068:	fab2 f382 	clz	r3, r2
 800106c:	2b00      	cmp	r3, #0
 800106e:	d14f      	bne.n	8001110 <__udivmoddi4+0x154>
 8001070:	1a8d      	subs	r5, r1, r2
 8001072:	2101      	movs	r1, #1
 8001074:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8001078:	fa1f f882 	uxth.w	r8, r2
 800107c:	fbb5 fcfe 	udiv	ip, r5, lr
 8001080:	fb0e 551c 	mls	r5, lr, ip, r5
 8001084:	fb08 f00c 	mul.w	r0, r8, ip
 8001088:	0c22      	lsrs	r2, r4, #16
 800108a:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 800108e:	42a8      	cmp	r0, r5
 8001090:	d907      	bls.n	80010a2 <__udivmoddi4+0xe6>
 8001092:	197d      	adds	r5, r7, r5
 8001094:	f10c 32ff 	add.w	r2, ip, #4294967295
 8001098:	d202      	bcs.n	80010a0 <__udivmoddi4+0xe4>
 800109a:	42a8      	cmp	r0, r5
 800109c:	f200 80e9 	bhi.w	8001272 <__udivmoddi4+0x2b6>
 80010a0:	4694      	mov	ip, r2
 80010a2:	1a2d      	subs	r5, r5, r0
 80010a4:	fbb5 f0fe 	udiv	r0, r5, lr
 80010a8:	fb0e 5510 	mls	r5, lr, r0, r5
 80010ac:	fb08 f800 	mul.w	r8, r8, r0
 80010b0:	b2a4      	uxth	r4, r4
 80010b2:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80010b6:	45a0      	cmp	r8, r4
 80010b8:	d907      	bls.n	80010ca <__udivmoddi4+0x10e>
 80010ba:	193c      	adds	r4, r7, r4
 80010bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80010c0:	d202      	bcs.n	80010c8 <__udivmoddi4+0x10c>
 80010c2:	45a0      	cmp	r8, r4
 80010c4:	f200 80d9 	bhi.w	800127a <__udivmoddi4+0x2be>
 80010c8:	4610      	mov	r0, r2
 80010ca:	eba4 0408 	sub.w	r4, r4, r8
 80010ce:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80010d2:	e7c0      	b.n	8001056 <__udivmoddi4+0x9a>
 80010d4:	428b      	cmp	r3, r1
 80010d6:	d908      	bls.n	80010ea <__udivmoddi4+0x12e>
 80010d8:	2e00      	cmp	r6, #0
 80010da:	f000 80b1 	beq.w	8001240 <__udivmoddi4+0x284>
 80010de:	2100      	movs	r1, #0
 80010e0:	e9c6 0500 	strd	r0, r5, [r6]
 80010e4:	4608      	mov	r0, r1
 80010e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010ea:	fab3 f183 	clz	r1, r3
 80010ee:	2900      	cmp	r1, #0
 80010f0:	d14b      	bne.n	800118a <__udivmoddi4+0x1ce>
 80010f2:	42ab      	cmp	r3, r5
 80010f4:	d302      	bcc.n	80010fc <__udivmoddi4+0x140>
 80010f6:	4282      	cmp	r2, r0
 80010f8:	f200 80b9 	bhi.w	800126e <__udivmoddi4+0x2b2>
 80010fc:	1a84      	subs	r4, r0, r2
 80010fe:	eb65 0303 	sbc.w	r3, r5, r3
 8001102:	2001      	movs	r0, #1
 8001104:	469e      	mov	lr, r3
 8001106:	2e00      	cmp	r6, #0
 8001108:	d0aa      	beq.n	8001060 <__udivmoddi4+0xa4>
 800110a:	e9c6 4e00 	strd	r4, lr, [r6]
 800110e:	e7a7      	b.n	8001060 <__udivmoddi4+0xa4>
 8001110:	409f      	lsls	r7, r3
 8001112:	f1c3 0220 	rsb	r2, r3, #32
 8001116:	40d1      	lsrs	r1, r2
 8001118:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800111c:	fbb1 f0fe 	udiv	r0, r1, lr
 8001120:	fa1f f887 	uxth.w	r8, r7
 8001124:	fb0e 1110 	mls	r1, lr, r0, r1
 8001128:	fa24 f202 	lsr.w	r2, r4, r2
 800112c:	409d      	lsls	r5, r3
 800112e:	fb00 fc08 	mul.w	ip, r0, r8
 8001132:	432a      	orrs	r2, r5
 8001134:	0c15      	lsrs	r5, r2, #16
 8001136:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 800113a:	45ac      	cmp	ip, r5
 800113c:	fa04 f403 	lsl.w	r4, r4, r3
 8001140:	d909      	bls.n	8001156 <__udivmoddi4+0x19a>
 8001142:	197d      	adds	r5, r7, r5
 8001144:	f100 31ff 	add.w	r1, r0, #4294967295
 8001148:	f080 808f 	bcs.w	800126a <__udivmoddi4+0x2ae>
 800114c:	45ac      	cmp	ip, r5
 800114e:	f240 808c 	bls.w	800126a <__udivmoddi4+0x2ae>
 8001152:	3802      	subs	r0, #2
 8001154:	443d      	add	r5, r7
 8001156:	eba5 050c 	sub.w	r5, r5, ip
 800115a:	fbb5 f1fe 	udiv	r1, r5, lr
 800115e:	fb0e 5c11 	mls	ip, lr, r1, r5
 8001162:	fb01 f908 	mul.w	r9, r1, r8
 8001166:	b295      	uxth	r5, r2
 8001168:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800116c:	45a9      	cmp	r9, r5
 800116e:	d907      	bls.n	8001180 <__udivmoddi4+0x1c4>
 8001170:	197d      	adds	r5, r7, r5
 8001172:	f101 32ff 	add.w	r2, r1, #4294967295
 8001176:	d274      	bcs.n	8001262 <__udivmoddi4+0x2a6>
 8001178:	45a9      	cmp	r9, r5
 800117a:	d972      	bls.n	8001262 <__udivmoddi4+0x2a6>
 800117c:	3902      	subs	r1, #2
 800117e:	443d      	add	r5, r7
 8001180:	eba5 0509 	sub.w	r5, r5, r9
 8001184:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001188:	e778      	b.n	800107c <__udivmoddi4+0xc0>
 800118a:	f1c1 0720 	rsb	r7, r1, #32
 800118e:	408b      	lsls	r3, r1
 8001190:	fa22 fc07 	lsr.w	ip, r2, r7
 8001194:	ea4c 0c03 	orr.w	ip, ip, r3
 8001198:	fa25 f407 	lsr.w	r4, r5, r7
 800119c:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80011a0:	fbb4 f9fe 	udiv	r9, r4, lr
 80011a4:	fa1f f88c 	uxth.w	r8, ip
 80011a8:	fb0e 4419 	mls	r4, lr, r9, r4
 80011ac:	fa20 f307 	lsr.w	r3, r0, r7
 80011b0:	fb09 fa08 	mul.w	sl, r9, r8
 80011b4:	408d      	lsls	r5, r1
 80011b6:	431d      	orrs	r5, r3
 80011b8:	0c2b      	lsrs	r3, r5, #16
 80011ba:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80011be:	45a2      	cmp	sl, r4
 80011c0:	fa02 f201 	lsl.w	r2, r2, r1
 80011c4:	fa00 f301 	lsl.w	r3, r0, r1
 80011c8:	d909      	bls.n	80011de <__udivmoddi4+0x222>
 80011ca:	eb1c 0404 	adds.w	r4, ip, r4
 80011ce:	f109 30ff 	add.w	r0, r9, #4294967295
 80011d2:	d248      	bcs.n	8001266 <__udivmoddi4+0x2aa>
 80011d4:	45a2      	cmp	sl, r4
 80011d6:	d946      	bls.n	8001266 <__udivmoddi4+0x2aa>
 80011d8:	f1a9 0902 	sub.w	r9, r9, #2
 80011dc:	4464      	add	r4, ip
 80011de:	eba4 040a 	sub.w	r4, r4, sl
 80011e2:	fbb4 f0fe 	udiv	r0, r4, lr
 80011e6:	fb0e 4410 	mls	r4, lr, r0, r4
 80011ea:	fb00 fa08 	mul.w	sl, r0, r8
 80011ee:	b2ad      	uxth	r5, r5
 80011f0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80011f4:	45a2      	cmp	sl, r4
 80011f6:	d908      	bls.n	800120a <__udivmoddi4+0x24e>
 80011f8:	eb1c 0404 	adds.w	r4, ip, r4
 80011fc:	f100 35ff 	add.w	r5, r0, #4294967295
 8001200:	d22d      	bcs.n	800125e <__udivmoddi4+0x2a2>
 8001202:	45a2      	cmp	sl, r4
 8001204:	d92b      	bls.n	800125e <__udivmoddi4+0x2a2>
 8001206:	3802      	subs	r0, #2
 8001208:	4464      	add	r4, ip
 800120a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800120e:	fba0 8902 	umull	r8, r9, r0, r2
 8001212:	eba4 040a 	sub.w	r4, r4, sl
 8001216:	454c      	cmp	r4, r9
 8001218:	46c6      	mov	lr, r8
 800121a:	464d      	mov	r5, r9
 800121c:	d319      	bcc.n	8001252 <__udivmoddi4+0x296>
 800121e:	d016      	beq.n	800124e <__udivmoddi4+0x292>
 8001220:	b15e      	cbz	r6, 800123a <__udivmoddi4+0x27e>
 8001222:	ebb3 020e 	subs.w	r2, r3, lr
 8001226:	eb64 0405 	sbc.w	r4, r4, r5
 800122a:	fa04 f707 	lsl.w	r7, r4, r7
 800122e:	fa22 f301 	lsr.w	r3, r2, r1
 8001232:	431f      	orrs	r7, r3
 8001234:	40cc      	lsrs	r4, r1
 8001236:	e9c6 7400 	strd	r7, r4, [r6]
 800123a:	2100      	movs	r1, #0
 800123c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001240:	4631      	mov	r1, r6
 8001242:	4630      	mov	r0, r6
 8001244:	e70c      	b.n	8001060 <__udivmoddi4+0xa4>
 8001246:	468c      	mov	ip, r1
 8001248:	e6eb      	b.n	8001022 <__udivmoddi4+0x66>
 800124a:	4610      	mov	r0, r2
 800124c:	e6ff      	b.n	800104e <__udivmoddi4+0x92>
 800124e:	4543      	cmp	r3, r8
 8001250:	d2e6      	bcs.n	8001220 <__udivmoddi4+0x264>
 8001252:	ebb8 0e02 	subs.w	lr, r8, r2
 8001256:	eb69 050c 	sbc.w	r5, r9, ip
 800125a:	3801      	subs	r0, #1
 800125c:	e7e0      	b.n	8001220 <__udivmoddi4+0x264>
 800125e:	4628      	mov	r0, r5
 8001260:	e7d3      	b.n	800120a <__udivmoddi4+0x24e>
 8001262:	4611      	mov	r1, r2
 8001264:	e78c      	b.n	8001180 <__udivmoddi4+0x1c4>
 8001266:	4681      	mov	r9, r0
 8001268:	e7b9      	b.n	80011de <__udivmoddi4+0x222>
 800126a:	4608      	mov	r0, r1
 800126c:	e773      	b.n	8001156 <__udivmoddi4+0x19a>
 800126e:	4608      	mov	r0, r1
 8001270:	e749      	b.n	8001106 <__udivmoddi4+0x14a>
 8001272:	f1ac 0c02 	sub.w	ip, ip, #2
 8001276:	443d      	add	r5, r7
 8001278:	e713      	b.n	80010a2 <__udivmoddi4+0xe6>
 800127a:	3802      	subs	r0, #2
 800127c:	443c      	add	r4, r7
 800127e:	e724      	b.n	80010ca <__udivmoddi4+0x10e>

08001280 <__aeabi_idiv0>:
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop

08001284 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001288:	f000 ff66 	bl	8002158 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800128c:	f000 f820 	bl	80012d0 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001290:	f000 f964 	bl	800155c <_ZL12MX_GPIO_Initv>
  MX_ADC1_Init();
 8001294:	f000 f878 	bl	8001388 <_ZL12MX_ADC1_Initv>
  MX_I2C1_Init();
 8001298:	f000 f8b4 	bl	8001404 <_ZL12MX_I2C1_Initv>
  MX_USB_DEVICE_Init();
 800129c:	f007 fce2 	bl	8008c64 <MX_USB_DEVICE_Init>
  MX_TIM11_Init();
 80012a0:	f000 f8e4 	bl	800146c <_ZL13MX_TIM11_Initv>
  MX_TIM13_Init();
 80012a4:	f000 f90a 	bl	80014bc <_ZL13MX_TIM13_Initv>
  MX_TIM14_Init();
 80012a8:	f000 f930 	bl	800150c <_ZL13MX_TIM14_Initv>

  MPU6050_init();
 80012ac:	f000 fa08 	bl	80016c0 <_ZL12MPU6050_initv>


  /* Initialize interrupts */
  MX_NVIC_Init();
 80012b0:	f000 f85e 	bl	8001370 <_ZL12MX_NVIC_Initv>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim14);
 80012b4:	4804      	ldr	r0, [pc, #16]	; (80012c8 <main+0x44>)
 80012b6:	f004 fb89 	bl	80059cc <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim13);
 80012ba:	4804      	ldr	r0, [pc, #16]	; (80012cc <main+0x48>)
 80012bc:	f004 fb86 	bl	80059cc <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    loop();
 80012c0:	f000 fbee 	bl	8001aa0 <_Z4loopv>
 80012c4:	e7fc      	b.n	80012c0 <main+0x3c>
 80012c6:	bf00      	nop
 80012c8:	2000032c 	.word	0x2000032c
 80012cc:	200002e4 	.word	0x200002e4

080012d0 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b092      	sub	sp, #72	; 0x48
 80012d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012d6:	f107 0318 	add.w	r3, r7, #24
 80012da:	2230      	movs	r2, #48	; 0x30
 80012dc:	2100      	movs	r1, #0
 80012de:	4618      	mov	r0, r3
 80012e0:	f008 fafa 	bl	80098d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012e4:	1d3b      	adds	r3, r7, #4
 80012e6:	2200      	movs	r2, #0
 80012e8:	601a      	str	r2, [r3, #0]
 80012ea:	605a      	str	r2, [r3, #4]
 80012ec:	609a      	str	r2, [r3, #8]
 80012ee:	60da      	str	r2, [r3, #12]
 80012f0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012f2:	2301      	movs	r3, #1
 80012f4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012f6:	2301      	movs	r3, #1
 80012f8:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012fa:	2302      	movs	r3, #2
 80012fc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012fe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001302:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001304:	2310      	movs	r3, #16
 8001306:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001308:	23c0      	movs	r3, #192	; 0xc0
 800130a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800130c:	2302      	movs	r3, #2
 800130e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001310:	2304      	movs	r3, #4
 8001312:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001314:	f107 0318 	add.w	r3, r7, #24
 8001318:	4618      	mov	r0, r3
 800131a:	f003 fe99 	bl	8005050 <HAL_RCC_OscConfig>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	bf14      	ite	ne
 8001324:	2301      	movne	r3, #1
 8001326:	2300      	moveq	r3, #0
 8001328:	b2db      	uxtb	r3, r3
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 800132e:	f000 fb75 	bl	8001a1c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001332:	230f      	movs	r3, #15
 8001334:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8001336:	2301      	movs	r3, #1
 8001338:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800133a:	2300      	movs	r3, #0
 800133c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800133e:	2300      	movs	r3, #0
 8001340:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001342:	2300      	movs	r3, #0
 8001344:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001346:	1d3b      	adds	r3, r7, #4
 8001348:	2100      	movs	r1, #0
 800134a:	4618      	mov	r0, r3
 800134c:	f004 f8d0 	bl	80054f0 <HAL_RCC_ClockConfig>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	bf14      	ite	ne
 8001356:	2301      	movne	r3, #1
 8001358:	2300      	moveq	r3, #0
 800135a:	b2db      	uxtb	r3, r3
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <_Z18SystemClock_Configv+0x94>
  {
    Error_Handler();
 8001360:	f000 fb5c 	bl	8001a1c <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8001364:	f004 f9b0 	bl	80056c8 <HAL_RCC_EnableCSS>
}
 8001368:	bf00      	nop
 800136a:	3748      	adds	r7, #72	; 0x48
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}

08001370 <_ZL12MX_NVIC_Initv>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
  /* EXTI0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001374:	2200      	movs	r2, #0
 8001376:	2100      	movs	r1, #0
 8001378:	2006      	movs	r0, #6
 800137a:	f001 fb70 	bl	8002a5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800137e:	2006      	movs	r0, #6
 8001380:	f001 fb89 	bl	8002a96 <HAL_NVIC_EnableIRQ>
}
 8001384:	bf00      	nop
 8001386:	bd80      	pop	{r7, pc}

08001388 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800138c:	4b1a      	ldr	r3, [pc, #104]	; (80013f8 <_ZL12MX_ADC1_Initv+0x70>)
 800138e:	4a1b      	ldr	r2, [pc, #108]	; (80013fc <_ZL12MX_ADC1_Initv+0x74>)
 8001390:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001392:	4b19      	ldr	r3, [pc, #100]	; (80013f8 <_ZL12MX_ADC1_Initv+0x70>)
 8001394:	2200      	movs	r2, #0
 8001396:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001398:	4b17      	ldr	r3, [pc, #92]	; (80013f8 <_ZL12MX_ADC1_Initv+0x70>)
 800139a:	2200      	movs	r2, #0
 800139c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800139e:	4b16      	ldr	r3, [pc, #88]	; (80013f8 <_ZL12MX_ADC1_Initv+0x70>)
 80013a0:	2201      	movs	r2, #1
 80013a2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80013a4:	4b14      	ldr	r3, [pc, #80]	; (80013f8 <_ZL12MX_ADC1_Initv+0x70>)
 80013a6:	2201      	movs	r2, #1
 80013a8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013aa:	4b13      	ldr	r3, [pc, #76]	; (80013f8 <_ZL12MX_ADC1_Initv+0x70>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013b2:	4b11      	ldr	r3, [pc, #68]	; (80013f8 <_ZL12MX_ADC1_Initv+0x70>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013b8:	4b0f      	ldr	r3, [pc, #60]	; (80013f8 <_ZL12MX_ADC1_Initv+0x70>)
 80013ba:	4a11      	ldr	r2, [pc, #68]	; (8001400 <_ZL12MX_ADC1_Initv+0x78>)
 80013bc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013be:	4b0e      	ldr	r3, [pc, #56]	; (80013f8 <_ZL12MX_ADC1_Initv+0x70>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80013c4:	4b0c      	ldr	r3, [pc, #48]	; (80013f8 <_ZL12MX_ADC1_Initv+0x70>)
 80013c6:	2201      	movs	r2, #1
 80013c8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80013ca:	4b0b      	ldr	r3, [pc, #44]	; (80013f8 <_ZL12MX_ADC1_Initv+0x70>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013d2:	4b09      	ldr	r3, [pc, #36]	; (80013f8 <_ZL12MX_ADC1_Initv+0x70>)
 80013d4:	2201      	movs	r2, #1
 80013d6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013d8:	4807      	ldr	r0, [pc, #28]	; (80013f8 <_ZL12MX_ADC1_Initv+0x70>)
 80013da:	f000 ff4f 	bl	800227c <HAL_ADC_Init>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	bf14      	ite	ne
 80013e4:	2301      	movne	r3, #1
 80013e6:	2300      	moveq	r3, #0
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <_ZL12MX_ADC1_Initv+0x6a>
  {
    Error_Handler();
 80013ee:	f000 fb15 	bl	8001a1c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80013f2:	bf00      	nop
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	20000200 	.word	0x20000200
 80013fc:	40012000 	.word	0x40012000
 8001400:	0f000001 	.word	0x0f000001

08001404 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001408:	4b15      	ldr	r3, [pc, #84]	; (8001460 <_ZL12MX_I2C1_Initv+0x5c>)
 800140a:	4a16      	ldr	r2, [pc, #88]	; (8001464 <_ZL12MX_I2C1_Initv+0x60>)
 800140c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800140e:	4b14      	ldr	r3, [pc, #80]	; (8001460 <_ZL12MX_I2C1_Initv+0x5c>)
 8001410:	4a15      	ldr	r2, [pc, #84]	; (8001468 <_ZL12MX_I2C1_Initv+0x64>)
 8001412:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001414:	4b12      	ldr	r3, [pc, #72]	; (8001460 <_ZL12MX_I2C1_Initv+0x5c>)
 8001416:	2200      	movs	r2, #0
 8001418:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800141a:	4b11      	ldr	r3, [pc, #68]	; (8001460 <_ZL12MX_I2C1_Initv+0x5c>)
 800141c:	2200      	movs	r2, #0
 800141e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001420:	4b0f      	ldr	r3, [pc, #60]	; (8001460 <_ZL12MX_I2C1_Initv+0x5c>)
 8001422:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001426:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001428:	4b0d      	ldr	r3, [pc, #52]	; (8001460 <_ZL12MX_I2C1_Initv+0x5c>)
 800142a:	2200      	movs	r2, #0
 800142c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800142e:	4b0c      	ldr	r3, [pc, #48]	; (8001460 <_ZL12MX_I2C1_Initv+0x5c>)
 8001430:	2200      	movs	r2, #0
 8001432:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001434:	4b0a      	ldr	r3, [pc, #40]	; (8001460 <_ZL12MX_I2C1_Initv+0x5c>)
 8001436:	2200      	movs	r2, #0
 8001438:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800143a:	4b09      	ldr	r3, [pc, #36]	; (8001460 <_ZL12MX_I2C1_Initv+0x5c>)
 800143c:	2200      	movs	r2, #0
 800143e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001440:	4807      	ldr	r0, [pc, #28]	; (8001460 <_ZL12MX_I2C1_Initv+0x5c>)
 8001442:	f001 fd1b 	bl	8002e7c <HAL_I2C_Init>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	bf14      	ite	ne
 800144c:	2301      	movne	r3, #1
 800144e:	2300      	moveq	r3, #0
 8001450:	b2db      	uxtb	r3, r3
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 8001456:	f000 fae1 	bl	8001a1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800145a:	bf00      	nop
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	20000248 	.word	0x20000248
 8001464:	40005400 	.word	0x40005400
 8001468:	00061a80 	.word	0x00061a80

0800146c <_ZL13MX_TIM11_Initv>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001470:	4b10      	ldr	r3, [pc, #64]	; (80014b4 <_ZL13MX_TIM11_Initv+0x48>)
 8001472:	4a11      	ldr	r2, [pc, #68]	; (80014b8 <_ZL13MX_TIM11_Initv+0x4c>)
 8001474:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 16 - 1;
 8001476:	4b0f      	ldr	r3, [pc, #60]	; (80014b4 <_ZL13MX_TIM11_Initv+0x48>)
 8001478:	220f      	movs	r2, #15
 800147a:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800147c:	4b0d      	ldr	r3, [pc, #52]	; (80014b4 <_ZL13MX_TIM11_Initv+0x48>)
 800147e:	2200      	movs	r2, #0
 8001480:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8001482:	4b0c      	ldr	r3, [pc, #48]	; (80014b4 <_ZL13MX_TIM11_Initv+0x48>)
 8001484:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001488:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800148a:	4b0a      	ldr	r3, [pc, #40]	; (80014b4 <_ZL13MX_TIM11_Initv+0x48>)
 800148c:	2200      	movs	r2, #0
 800148e:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001490:	4b08      	ldr	r3, [pc, #32]	; (80014b4 <_ZL13MX_TIM11_Initv+0x48>)
 8001492:	2200      	movs	r2, #0
 8001494:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001496:	4807      	ldr	r0, [pc, #28]	; (80014b4 <_ZL13MX_TIM11_Initv+0x48>)
 8001498:	f004 fa48 	bl	800592c <HAL_TIM_Base_Init>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	bf14      	ite	ne
 80014a2:	2301      	movne	r3, #1
 80014a4:	2300      	moveq	r3, #0
 80014a6:	b2db      	uxtb	r3, r3
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <_ZL13MX_TIM11_Initv+0x44>
  {
    Error_Handler();
 80014ac:	f000 fab6 	bl	8001a1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 80014b0:	bf00      	nop
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	2000029c 	.word	0x2000029c
 80014b8:	40014800 	.word	0x40014800

080014bc <_ZL13MX_TIM13_Initv>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 80014c0:	4b10      	ldr	r3, [pc, #64]	; (8001504 <_ZL13MX_TIM13_Initv+0x48>)
 80014c2:	4a11      	ldr	r2, [pc, #68]	; (8001508 <_ZL13MX_TIM13_Initv+0x4c>)
 80014c4:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 16 - 1;
 80014c6:	4b0f      	ldr	r3, [pc, #60]	; (8001504 <_ZL13MX_TIM13_Initv+0x48>)
 80014c8:	220f      	movs	r2, #15
 80014ca:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014cc:	4b0d      	ldr	r3, [pc, #52]	; (8001504 <_ZL13MX_TIM13_Initv+0x48>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 65535;
 80014d2:	4b0c      	ldr	r3, [pc, #48]	; (8001504 <_ZL13MX_TIM13_Initv+0x48>)
 80014d4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014d8:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014da:	4b0a      	ldr	r3, [pc, #40]	; (8001504 <_ZL13MX_TIM13_Initv+0x48>)
 80014dc:	2200      	movs	r2, #0
 80014de:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014e0:	4b08      	ldr	r3, [pc, #32]	; (8001504 <_ZL13MX_TIM13_Initv+0x48>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 80014e6:	4807      	ldr	r0, [pc, #28]	; (8001504 <_ZL13MX_TIM13_Initv+0x48>)
 80014e8:	f004 fa20 	bl	800592c <HAL_TIM_Base_Init>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	bf14      	ite	ne
 80014f2:	2301      	movne	r3, #1
 80014f4:	2300      	moveq	r3, #0
 80014f6:	b2db      	uxtb	r3, r3
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <_ZL13MX_TIM13_Initv+0x44>
  {
    Error_Handler();
 80014fc:	f000 fa8e 	bl	8001a1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8001500:	bf00      	nop
 8001502:	bd80      	pop	{r7, pc}
 8001504:	200002e4 	.word	0x200002e4
 8001508:	40001c00 	.word	0x40001c00

0800150c <_ZL13MX_TIM14_Initv>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8001510:	4b10      	ldr	r3, [pc, #64]	; (8001554 <_ZL13MX_TIM14_Initv+0x48>)
 8001512:	4a11      	ldr	r2, [pc, #68]	; (8001558 <_ZL13MX_TIM14_Initv+0x4c>)
 8001514:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 16 - 1;
 8001516:	4b0f      	ldr	r3, [pc, #60]	; (8001554 <_ZL13MX_TIM14_Initv+0x48>)
 8001518:	220f      	movs	r2, #15
 800151a:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 800151c:	4b0d      	ldr	r3, [pc, #52]	; (8001554 <_ZL13MX_TIM14_Initv+0x48>)
 800151e:	2200      	movs	r2, #0
 8001520:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 8001522:	4b0c      	ldr	r3, [pc, #48]	; (8001554 <_ZL13MX_TIM14_Initv+0x48>)
 8001524:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001528:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800152a:	4b0a      	ldr	r3, [pc, #40]	; (8001554 <_ZL13MX_TIM14_Initv+0x48>)
 800152c:	2200      	movs	r2, #0
 800152e:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001530:	4b08      	ldr	r3, [pc, #32]	; (8001554 <_ZL13MX_TIM14_Initv+0x48>)
 8001532:	2200      	movs	r2, #0
 8001534:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8001536:	4807      	ldr	r0, [pc, #28]	; (8001554 <_ZL13MX_TIM14_Initv+0x48>)
 8001538:	f004 f9f8 	bl	800592c <HAL_TIM_Base_Init>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	bf14      	ite	ne
 8001542:	2301      	movne	r3, #1
 8001544:	2300      	moveq	r3, #0
 8001546:	b2db      	uxtb	r3, r3
 8001548:	2b00      	cmp	r3, #0
 800154a:	d001      	beq.n	8001550 <_ZL13MX_TIM14_Initv+0x44>
  {
    Error_Handler();
 800154c:	f000 fa66 	bl	8001a1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8001550:	bf00      	nop
 8001552:	bd80      	pop	{r7, pc}
 8001554:	2000032c 	.word	0x2000032c
 8001558:	40002000 	.word	0x40002000

0800155c <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b08a      	sub	sp, #40	; 0x28
 8001560:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001562:	f107 0314 	add.w	r3, r7, #20
 8001566:	2200      	movs	r2, #0
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	605a      	str	r2, [r3, #4]
 800156c:	609a      	str	r2, [r3, #8]
 800156e:	60da      	str	r2, [r3, #12]
 8001570:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001572:	2300      	movs	r3, #0
 8001574:	613b      	str	r3, [r7, #16]
 8001576:	4b4e      	ldr	r3, [pc, #312]	; (80016b0 <_ZL12MX_GPIO_Initv+0x154>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157a:	4a4d      	ldr	r2, [pc, #308]	; (80016b0 <_ZL12MX_GPIO_Initv+0x154>)
 800157c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001580:	6313      	str	r3, [r2, #48]	; 0x30
 8001582:	4b4b      	ldr	r3, [pc, #300]	; (80016b0 <_ZL12MX_GPIO_Initv+0x154>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001586:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800158a:	613b      	str	r3, [r7, #16]
 800158c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800158e:	2300      	movs	r3, #0
 8001590:	60fb      	str	r3, [r7, #12]
 8001592:	4b47      	ldr	r3, [pc, #284]	; (80016b0 <_ZL12MX_GPIO_Initv+0x154>)
 8001594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001596:	4a46      	ldr	r2, [pc, #280]	; (80016b0 <_ZL12MX_GPIO_Initv+0x154>)
 8001598:	f043 0304 	orr.w	r3, r3, #4
 800159c:	6313      	str	r3, [r2, #48]	; 0x30
 800159e:	4b44      	ldr	r3, [pc, #272]	; (80016b0 <_ZL12MX_GPIO_Initv+0x154>)
 80015a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a2:	f003 0304 	and.w	r3, r3, #4
 80015a6:	60fb      	str	r3, [r7, #12]
 80015a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015aa:	2300      	movs	r3, #0
 80015ac:	60bb      	str	r3, [r7, #8]
 80015ae:	4b40      	ldr	r3, [pc, #256]	; (80016b0 <_ZL12MX_GPIO_Initv+0x154>)
 80015b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b2:	4a3f      	ldr	r2, [pc, #252]	; (80016b0 <_ZL12MX_GPIO_Initv+0x154>)
 80015b4:	f043 0301 	orr.w	r3, r3, #1
 80015b8:	6313      	str	r3, [r2, #48]	; 0x30
 80015ba:	4b3d      	ldr	r3, [pc, #244]	; (80016b0 <_ZL12MX_GPIO_Initv+0x154>)
 80015bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015be:	f003 0301 	and.w	r3, r3, #1
 80015c2:	60bb      	str	r3, [r7, #8]
 80015c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015c6:	2300      	movs	r3, #0
 80015c8:	607b      	str	r3, [r7, #4]
 80015ca:	4b39      	ldr	r3, [pc, #228]	; (80016b0 <_ZL12MX_GPIO_Initv+0x154>)
 80015cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ce:	4a38      	ldr	r2, [pc, #224]	; (80016b0 <_ZL12MX_GPIO_Initv+0x154>)
 80015d0:	f043 0302 	orr.w	r3, r3, #2
 80015d4:	6313      	str	r3, [r2, #48]	; 0x30
 80015d6:	4b36      	ldr	r3, [pc, #216]	; (80016b0 <_ZL12MX_GPIO_Initv+0x154>)
 80015d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015da:	f003 0302 	and.w	r3, r3, #2
 80015de:	607b      	str	r3, [r7, #4]
 80015e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ONBOARD_LED_1_Pin|ONBOARD_LED_2_Pin|ONBOARD_LED_3_Pin|ONBOARD_LED_4_Pin
 80015e2:	2200      	movs	r2, #0
 80015e4:	f44f 71f8 	mov.w	r1, #496	; 0x1f0
 80015e8:	4832      	ldr	r0, [pc, #200]	; (80016b4 <_ZL12MX_GPIO_Initv+0x158>)
 80015ea:	f001 fc0d 	bl	8002e08 <HAL_GPIO_WritePin>
                          |ONBOARD_WRITE_3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ONBOARD_WRITE_4_Pin|ONBOARD_WRITE_2_Pin, GPIO_PIN_RESET);
 80015ee:	2200      	movs	r2, #0
 80015f0:	f44f 6188 	mov.w	r1, #1088	; 0x440
 80015f4:	4830      	ldr	r0, [pc, #192]	; (80016b8 <_ZL12MX_GPIO_Initv+0x15c>)
 80015f6:	f001 fc07 	bl	8002e08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ONBOARD_WRITE_1_GPIO_Port, ONBOARD_WRITE_1_Pin, GPIO_PIN_RESET);
 80015fa:	2200      	movs	r2, #0
 80015fc:	2140      	movs	r1, #64	; 0x40
 80015fe:	482f      	ldr	r0, [pc, #188]	; (80016bc <_ZL12MX_GPIO_Initv+0x160>)
 8001600:	f001 fc02 	bl	8002e08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ONBOARD_READ_IT_3_Pin */
  GPIO_InitStruct.Pin = ONBOARD_READ_IT_3_Pin;
 8001604:	2301      	movs	r3, #1
 8001606:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001608:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800160c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800160e:	2301      	movs	r3, #1
 8001610:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ONBOARD_READ_IT_3_GPIO_Port, &GPIO_InitStruct);
 8001612:	f107 0314 	add.w	r3, r7, #20
 8001616:	4619      	mov	r1, r3
 8001618:	4827      	ldr	r0, [pc, #156]	; (80016b8 <_ZL12MX_GPIO_Initv+0x15c>)
 800161a:	f001 fa57 	bl	8002acc <HAL_GPIO_Init>

  /*Configure GPIO pins : ONBOARD_BUTTON_1_Pin ONBOARD_BUTTON_2_Pin ONBOARD_BUTTON_3_Pin ONBOARD_BUTTON_4_Pin */
  GPIO_InitStruct.Pin = ONBOARD_BUTTON_1_Pin|ONBOARD_BUTTON_2_Pin|ONBOARD_BUTTON_3_Pin|ONBOARD_BUTTON_4_Pin;
 800161e:	230f      	movs	r3, #15
 8001620:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001622:	2300      	movs	r3, #0
 8001624:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001626:	2300      	movs	r3, #0
 8001628:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800162a:	f107 0314 	add.w	r3, r7, #20
 800162e:	4619      	mov	r1, r3
 8001630:	4820      	ldr	r0, [pc, #128]	; (80016b4 <_ZL12MX_GPIO_Initv+0x158>)
 8001632:	f001 fa4b 	bl	8002acc <HAL_GPIO_Init>

  /*Configure GPIO pins : ONBOARD_LED_1_Pin ONBOARD_LED_2_Pin ONBOARD_LED_3_Pin ONBOARD_LED_4_Pin
                           ONBOARD_WRITE_3_Pin */
  GPIO_InitStruct.Pin = ONBOARD_LED_1_Pin|ONBOARD_LED_2_Pin|ONBOARD_LED_3_Pin|ONBOARD_LED_4_Pin
 8001636:	f44f 73f8 	mov.w	r3, #496	; 0x1f0
 800163a:	617b      	str	r3, [r7, #20]
                          |ONBOARD_WRITE_3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800163c:	2301      	movs	r3, #1
 800163e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001640:	2300      	movs	r3, #0
 8001642:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001644:	2300      	movs	r3, #0
 8001646:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001648:	f107 0314 	add.w	r3, r7, #20
 800164c:	4619      	mov	r1, r3
 800164e:	4819      	ldr	r0, [pc, #100]	; (80016b4 <_ZL12MX_GPIO_Initv+0x158>)
 8001650:	f001 fa3c 	bl	8002acc <HAL_GPIO_Init>

  /*Configure GPIO pins : ONBOARD_WRITE_4_Pin ONBOARD_WRITE_2_Pin */
  GPIO_InitStruct.Pin = ONBOARD_WRITE_4_Pin|ONBOARD_WRITE_2_Pin;
 8001654:	f44f 6388 	mov.w	r3, #1088	; 0x440
 8001658:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800165a:	2301      	movs	r3, #1
 800165c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165e:	2300      	movs	r3, #0
 8001660:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001662:	2300      	movs	r3, #0
 8001664:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001666:	f107 0314 	add.w	r3, r7, #20
 800166a:	4619      	mov	r1, r3
 800166c:	4812      	ldr	r0, [pc, #72]	; (80016b8 <_ZL12MX_GPIO_Initv+0x15c>)
 800166e:	f001 fa2d 	bl	8002acc <HAL_GPIO_Init>

  /*Configure GPIO pin : ONBOARD_WRITE_1_Pin */
  GPIO_InitStruct.Pin = ONBOARD_WRITE_1_Pin;
 8001672:	2340      	movs	r3, #64	; 0x40
 8001674:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001676:	2301      	movs	r3, #1
 8001678:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167a:	2300      	movs	r3, #0
 800167c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800167e:	2300      	movs	r3, #0
 8001680:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ONBOARD_WRITE_1_GPIO_Port, &GPIO_InitStruct);
 8001682:	f107 0314 	add.w	r3, r7, #20
 8001686:	4619      	mov	r1, r3
 8001688:	480c      	ldr	r0, [pc, #48]	; (80016bc <_ZL12MX_GPIO_Initv+0x160>)
 800168a:	f001 fa1f 	bl	8002acc <HAL_GPIO_Init>

  /*Configure GPIO pin : ONBOARD_READ_4_Pin */
  GPIO_InitStruct.Pin = ONBOARD_READ_4_Pin;
 800168e:	2380      	movs	r3, #128	; 0x80
 8001690:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001692:	2300      	movs	r3, #0
 8001694:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001696:	2300      	movs	r3, #0
 8001698:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ONBOARD_READ_4_GPIO_Port, &GPIO_InitStruct);
 800169a:	f107 0314 	add.w	r3, r7, #20
 800169e:	4619      	mov	r1, r3
 80016a0:	4806      	ldr	r0, [pc, #24]	; (80016bc <_ZL12MX_GPIO_Initv+0x160>)
 80016a2:	f001 fa13 	bl	8002acc <HAL_GPIO_Init>

}
 80016a6:	bf00      	nop
 80016a8:	3728      	adds	r7, #40	; 0x28
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	40023800 	.word	0x40023800
 80016b4:	40020000 	.word	0x40020000
 80016b8:	40020800 	.word	0x40020800
 80016bc:	40020400 	.word	0x40020400

080016c0 <_ZL12MPU6050_initv>:

/* USER CODE BEGIN 4 */
void MPU6050_init()
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af02      	add	r7, sp, #8
  MPU6050_TX_buf[0] = 0x6B;
 80016c6:	4b09      	ldr	r3, [pc, #36]	; (80016ec <_ZL12MPU6050_initv+0x2c>)
 80016c8:	226b      	movs	r2, #107	; 0x6b
 80016ca:	701a      	strb	r2, [r3, #0]
  MPU6050_TX_buf[1] = 0x00;
 80016cc:	4b07      	ldr	r3, [pc, #28]	; (80016ec <_ZL12MPU6050_initv+0x2c>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	705a      	strb	r2, [r3, #1]
  if (HAL_I2C_Master_Transmit(&hi2c1, MPU6050_Adresse, MPU6050_TX_buf, 2, 10000000) != HAL_OK)
 80016d2:	4b07      	ldr	r3, [pc, #28]	; (80016f0 <_ZL12MPU6050_initv+0x30>)
 80016d4:	9300      	str	r3, [sp, #0]
 80016d6:	2302      	movs	r3, #2
 80016d8:	4a04      	ldr	r2, [pc, #16]	; (80016ec <_ZL12MPU6050_initv+0x2c>)
 80016da:	21d0      	movs	r1, #208	; 0xd0
 80016dc:	4805      	ldr	r0, [pc, #20]	; (80016f4 <_ZL12MPU6050_initv+0x34>)
 80016de:	f001 fd11 	bl	8003104 <HAL_I2C_Master_Transmit>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
  {
  }
}
 80016e6:	bf00      	nop
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	2000037c 	.word	0x2000037c
 80016f0:	00989680 	.word	0x00989680
 80016f4:	20000248 	.word	0x20000248

080016f8 <MPU6050_readValues>:

void MPU6050_readValues()
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af02      	add	r7, sp, #8
  while (slowPPM1_powered == true)   //assumes that the PPM is running   if it is not running this might crash the programm
 80016fe:	4b63      	ldr	r3, [pc, #396]	; (800188c <MPU6050_readValues+0x194>)
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	2b01      	cmp	r3, #1
 8001704:	d100      	bne.n	8001708 <MPU6050_readValues+0x10>
 8001706:	e7fa      	b.n	80016fe <MPU6050_readValues+0x6>
  {
  }
  __HAL_TIM_DISABLE(&htim13);
 8001708:	4b61      	ldr	r3, [pc, #388]	; (8001890 <MPU6050_readValues+0x198>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	6a1a      	ldr	r2, [r3, #32]
 800170e:	f241 1311 	movw	r3, #4369	; 0x1111
 8001712:	4013      	ands	r3, r2
 8001714:	2b00      	cmp	r3, #0
 8001716:	bf0c      	ite	eq
 8001718:	2301      	moveq	r3, #1
 800171a:	2300      	movne	r3, #0
 800171c:	b2db      	uxtb	r3, r3
 800171e:	2b00      	cmp	r3, #0
 8001720:	d014      	beq.n	800174c <MPU6050_readValues+0x54>
 8001722:	4b5b      	ldr	r3, [pc, #364]	; (8001890 <MPU6050_readValues+0x198>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	6a1a      	ldr	r2, [r3, #32]
 8001728:	f240 4344 	movw	r3, #1092	; 0x444
 800172c:	4013      	ands	r3, r2
 800172e:	2b00      	cmp	r3, #0
 8001730:	bf0c      	ite	eq
 8001732:	2301      	moveq	r3, #1
 8001734:	2300      	movne	r3, #0
 8001736:	b2db      	uxtb	r3, r3
 8001738:	2b00      	cmp	r3, #0
 800173a:	d007      	beq.n	800174c <MPU6050_readValues+0x54>
 800173c:	4b54      	ldr	r3, [pc, #336]	; (8001890 <MPU6050_readValues+0x198>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	681a      	ldr	r2, [r3, #0]
 8001742:	4b53      	ldr	r3, [pc, #332]	; (8001890 <MPU6050_readValues+0x198>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f022 0201 	bic.w	r2, r2, #1
 800174a:	601a      	str	r2, [r3, #0]
  while (fastPPM_powered == true)   //assumes that the PPM is running   if it is not running this might crash the programm
 800174c:	4b51      	ldr	r3, [pc, #324]	; (8001894 <MPU6050_readValues+0x19c>)
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	2b01      	cmp	r3, #1
 8001752:	d100      	bne.n	8001756 <MPU6050_readValues+0x5e>
 8001754:	e7fa      	b.n	800174c <MPU6050_readValues+0x54>
  {
  }
  __HAL_TIM_DISABLE(&htim14);
 8001756:	4b50      	ldr	r3, [pc, #320]	; (8001898 <MPU6050_readValues+0x1a0>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	6a1a      	ldr	r2, [r3, #32]
 800175c:	f241 1311 	movw	r3, #4369	; 0x1111
 8001760:	4013      	ands	r3, r2
 8001762:	2b00      	cmp	r3, #0
 8001764:	bf0c      	ite	eq
 8001766:	2301      	moveq	r3, #1
 8001768:	2300      	movne	r3, #0
 800176a:	b2db      	uxtb	r3, r3
 800176c:	2b00      	cmp	r3, #0
 800176e:	d014      	beq.n	800179a <MPU6050_readValues+0xa2>
 8001770:	4b49      	ldr	r3, [pc, #292]	; (8001898 <MPU6050_readValues+0x1a0>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	6a1a      	ldr	r2, [r3, #32]
 8001776:	f240 4344 	movw	r3, #1092	; 0x444
 800177a:	4013      	ands	r3, r2
 800177c:	2b00      	cmp	r3, #0
 800177e:	bf0c      	ite	eq
 8001780:	2301      	moveq	r3, #1
 8001782:	2300      	movne	r3, #0
 8001784:	b2db      	uxtb	r3, r3
 8001786:	2b00      	cmp	r3, #0
 8001788:	d007      	beq.n	800179a <MPU6050_readValues+0xa2>
 800178a:	4b43      	ldr	r3, [pc, #268]	; (8001898 <MPU6050_readValues+0x1a0>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	4b41      	ldr	r3, [pc, #260]	; (8001898 <MPU6050_readValues+0x1a0>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f022 0201 	bic.w	r2, r2, #1
 8001798:	601a      	str	r2, [r3, #0]

  MPU6050_TX_buf[0] = 0x3B;
 800179a:	4b40      	ldr	r3, [pc, #256]	; (800189c <MPU6050_readValues+0x1a4>)
 800179c:	223b      	movs	r2, #59	; 0x3b
 800179e:	701a      	strb	r2, [r3, #0]
  if (HAL_I2C_Master_Transmit(&hi2c1, MPU6050_Adresse, MPU6050_TX_buf, 1, 100000) != HAL_OK)
 80017a0:	4b3f      	ldr	r3, [pc, #252]	; (80018a0 <MPU6050_readValues+0x1a8>)
 80017a2:	9300      	str	r3, [sp, #0]
 80017a4:	2301      	movs	r3, #1
 80017a6:	4a3d      	ldr	r2, [pc, #244]	; (800189c <MPU6050_readValues+0x1a4>)
 80017a8:	21d0      	movs	r1, #208	; 0xd0
 80017aa:	483e      	ldr	r0, [pc, #248]	; (80018a4 <MPU6050_readValues+0x1ac>)
 80017ac:	f001 fcaa 	bl	8003104 <HAL_I2C_Master_Transmit>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	bf14      	ite	ne
 80017b6:	2301      	movne	r3, #1
 80017b8:	2300      	moveq	r3, #0
 80017ba:	b2db      	uxtb	r3, r3
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d151      	bne.n	8001864 <MPU6050_readValues+0x16c>
  {
  }
  else
  {
    if (HAL_I2C_Master_Receive(&hi2c1, MPU6050_Adresse, MPU6050_RX_buf, 14, 100000))
 80017c0:	4b37      	ldr	r3, [pc, #220]	; (80018a0 <MPU6050_readValues+0x1a8>)
 80017c2:	9300      	str	r3, [sp, #0]
 80017c4:	230e      	movs	r3, #14
 80017c6:	4a38      	ldr	r2, [pc, #224]	; (80018a8 <MPU6050_readValues+0x1b0>)
 80017c8:	21d0      	movs	r1, #208	; 0xd0
 80017ca:	4836      	ldr	r0, [pc, #216]	; (80018a4 <MPU6050_readValues+0x1ac>)
 80017cc:	f001 fd98 	bl	8003300 <HAL_I2C_Master_Receive>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	bf14      	ite	ne
 80017d6:	2301      	movne	r3, #1
 80017d8:	2300      	moveq	r3, #0
 80017da:	b2db      	uxtb	r3, r3
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d141      	bne.n	8001864 <MPU6050_readValues+0x16c>
    {
    }
    else
    {
      MPU_Values[0] = ((int16_t)MPU6050_RX_buf[ 0] << 8) | MPU6050_RX_buf[ 1];
 80017e0:	4b31      	ldr	r3, [pc, #196]	; (80018a8 <MPU6050_readValues+0x1b0>)
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	021b      	lsls	r3, r3, #8
 80017e6:	b21a      	sxth	r2, r3
 80017e8:	4b2f      	ldr	r3, [pc, #188]	; (80018a8 <MPU6050_readValues+0x1b0>)
 80017ea:	785b      	ldrb	r3, [r3, #1]
 80017ec:	b21b      	sxth	r3, r3
 80017ee:	4313      	orrs	r3, r2
 80017f0:	b21a      	sxth	r2, r3
 80017f2:	4b2e      	ldr	r3, [pc, #184]	; (80018ac <MPU6050_readValues+0x1b4>)
 80017f4:	801a      	strh	r2, [r3, #0]
      MPU_Values[1] = ((int16_t)MPU6050_RX_buf[ 2] << 8) | MPU6050_RX_buf[ 3];
 80017f6:	4b2c      	ldr	r3, [pc, #176]	; (80018a8 <MPU6050_readValues+0x1b0>)
 80017f8:	789b      	ldrb	r3, [r3, #2]
 80017fa:	021b      	lsls	r3, r3, #8
 80017fc:	b21a      	sxth	r2, r3
 80017fe:	4b2a      	ldr	r3, [pc, #168]	; (80018a8 <MPU6050_readValues+0x1b0>)
 8001800:	78db      	ldrb	r3, [r3, #3]
 8001802:	b21b      	sxth	r3, r3
 8001804:	4313      	orrs	r3, r2
 8001806:	b21a      	sxth	r2, r3
 8001808:	4b28      	ldr	r3, [pc, #160]	; (80018ac <MPU6050_readValues+0x1b4>)
 800180a:	805a      	strh	r2, [r3, #2]
      MPU_Values[2] = ((int16_t)MPU6050_RX_buf[ 4] << 8) | MPU6050_RX_buf[ 5];
 800180c:	4b26      	ldr	r3, [pc, #152]	; (80018a8 <MPU6050_readValues+0x1b0>)
 800180e:	791b      	ldrb	r3, [r3, #4]
 8001810:	021b      	lsls	r3, r3, #8
 8001812:	b21a      	sxth	r2, r3
 8001814:	4b24      	ldr	r3, [pc, #144]	; (80018a8 <MPU6050_readValues+0x1b0>)
 8001816:	795b      	ldrb	r3, [r3, #5]
 8001818:	b21b      	sxth	r3, r3
 800181a:	4313      	orrs	r3, r2
 800181c:	b21a      	sxth	r2, r3
 800181e:	4b23      	ldr	r3, [pc, #140]	; (80018ac <MPU6050_readValues+0x1b4>)
 8001820:	809a      	strh	r2, [r3, #4]
      MPU_Values[3] = ((int16_t)MPU6050_RX_buf[ 8] << 8) | MPU6050_RX_buf[ 9];
 8001822:	4b21      	ldr	r3, [pc, #132]	; (80018a8 <MPU6050_readValues+0x1b0>)
 8001824:	7a1b      	ldrb	r3, [r3, #8]
 8001826:	021b      	lsls	r3, r3, #8
 8001828:	b21a      	sxth	r2, r3
 800182a:	4b1f      	ldr	r3, [pc, #124]	; (80018a8 <MPU6050_readValues+0x1b0>)
 800182c:	7a5b      	ldrb	r3, [r3, #9]
 800182e:	b21b      	sxth	r3, r3
 8001830:	4313      	orrs	r3, r2
 8001832:	b21a      	sxth	r2, r3
 8001834:	4b1d      	ldr	r3, [pc, #116]	; (80018ac <MPU6050_readValues+0x1b4>)
 8001836:	80da      	strh	r2, [r3, #6]
      MPU_Values[4] = ((int16_t)MPU6050_RX_buf[10] << 8) | MPU6050_RX_buf[11];
 8001838:	4b1b      	ldr	r3, [pc, #108]	; (80018a8 <MPU6050_readValues+0x1b0>)
 800183a:	7a9b      	ldrb	r3, [r3, #10]
 800183c:	021b      	lsls	r3, r3, #8
 800183e:	b21a      	sxth	r2, r3
 8001840:	4b19      	ldr	r3, [pc, #100]	; (80018a8 <MPU6050_readValues+0x1b0>)
 8001842:	7adb      	ldrb	r3, [r3, #11]
 8001844:	b21b      	sxth	r3, r3
 8001846:	4313      	orrs	r3, r2
 8001848:	b21a      	sxth	r2, r3
 800184a:	4b18      	ldr	r3, [pc, #96]	; (80018ac <MPU6050_readValues+0x1b4>)
 800184c:	811a      	strh	r2, [r3, #8]
      MPU_Values[5] = ((int16_t)MPU6050_RX_buf[12] << 8) | MPU6050_RX_buf[13];
 800184e:	4b16      	ldr	r3, [pc, #88]	; (80018a8 <MPU6050_readValues+0x1b0>)
 8001850:	7b1b      	ldrb	r3, [r3, #12]
 8001852:	021b      	lsls	r3, r3, #8
 8001854:	b21a      	sxth	r2, r3
 8001856:	4b14      	ldr	r3, [pc, #80]	; (80018a8 <MPU6050_readValues+0x1b0>)
 8001858:	7b5b      	ldrb	r3, [r3, #13]
 800185a:	b21b      	sxth	r3, r3
 800185c:	4313      	orrs	r3, r2
 800185e:	b21a      	sxth	r2, r3
 8001860:	4b12      	ldr	r3, [pc, #72]	; (80018ac <MPU6050_readValues+0x1b4>)
 8001862:	815a      	strh	r2, [r3, #10]
    }
  }
  __HAL_TIM_ENABLE(&htim13);
 8001864:	4b0a      	ldr	r3, [pc, #40]	; (8001890 <MPU6050_readValues+0x198>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	4b09      	ldr	r3, [pc, #36]	; (8001890 <MPU6050_readValues+0x198>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f042 0201 	orr.w	r2, r2, #1
 8001872:	601a      	str	r2, [r3, #0]
  __HAL_TIM_ENABLE(&htim14);
 8001874:	4b08      	ldr	r3, [pc, #32]	; (8001898 <MPU6050_readValues+0x1a0>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	681a      	ldr	r2, [r3, #0]
 800187a:	4b07      	ldr	r3, [pc, #28]	; (8001898 <MPU6050_readValues+0x1a0>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f042 0201 	orr.w	r2, r2, #1
 8001882:	601a      	str	r2, [r3, #0]

}
 8001884:	bf00      	nop
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	2000037a 	.word	0x2000037a
 8001890:	200002e4 	.word	0x200002e4
 8001894:	20000376 	.word	0x20000376
 8001898:	2000032c 	.word	0x2000032c
 800189c:	2000037c 	.word	0x2000037c
 80018a0:	000186a0 	.word	0x000186a0
 80018a4:	20000248 	.word	0x20000248
 80018a8:	20000380 	.word	0x20000380
 80018ac:	20000390 	.word	0x20000390

080018b0 <HAL_TIM_PeriodElapsedCallback>:
 * @brief Interrupt that is called when any Timer overflows
 * @param htim timer handle
 * @retval none
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  if (htim == &htim14) //timer 14 used for fast PPM generation
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	4a25      	ldr	r2, [pc, #148]	; (8001950 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80018bc:	4293      	cmp	r3, r2
 80018be:	d11e      	bne.n	80018fe <HAL_TIM_PeriodElapsedCallback+0x4e>
  {
    if (fastPPM_powered == true)
 80018c0:	4b24      	ldr	r3, [pc, #144]	; (8001954 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80018c2:	781b      	ldrb	r3, [r3, #0]
 80018c4:	2b01      	cmp	r3, #1
 80018c6:	d10d      	bne.n	80018e4 <HAL_TIM_PeriodElapsedCallback+0x34>
    {
      TIM14->ARR = (uint32_t)(fastPPM_OFFTime - 1);
 80018c8:	4b23      	ldr	r3, [pc, #140]	; (8001958 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80018ca:	881b      	ldrh	r3, [r3, #0]
 80018cc:	1e5a      	subs	r2, r3, #1
 80018ce:	4b23      	ldr	r3, [pc, #140]	; (800195c <HAL_TIM_PeriodElapsedCallback+0xac>)
 80018d0:	62da      	str	r2, [r3, #44]	; 0x2c
      HAL_GPIO_WritePin(ONBOARD_WRITE_1_GPIO_Port, ONBOARD_WRITE_1_Pin, GPIO_PIN_RESET);
 80018d2:	2200      	movs	r2, #0
 80018d4:	2140      	movs	r1, #64	; 0x40
 80018d6:	4822      	ldr	r0, [pc, #136]	; (8001960 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80018d8:	f001 fa96 	bl	8002e08 <HAL_GPIO_WritePin>
      fastPPM_powered = false;
 80018dc:	4b1d      	ldr	r3, [pc, #116]	; (8001954 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80018de:	2200      	movs	r2, #0
 80018e0:	701a      	strb	r2, [r3, #0]
 80018e2:	e00c      	b.n	80018fe <HAL_TIM_PeriodElapsedCallback+0x4e>
    }
    else
    {
      TIM14->ARR = (uint32_t)(fastPPM_ONTime - 1);
 80018e4:	4b1f      	ldr	r3, [pc, #124]	; (8001964 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80018e6:	881b      	ldrh	r3, [r3, #0]
 80018e8:	1e5a      	subs	r2, r3, #1
 80018ea:	4b1c      	ldr	r3, [pc, #112]	; (800195c <HAL_TIM_PeriodElapsedCallback+0xac>)
 80018ec:	62da      	str	r2, [r3, #44]	; 0x2c
      HAL_GPIO_WritePin(ONBOARD_WRITE_1_GPIO_Port, ONBOARD_WRITE_1_Pin, GPIO_PIN_SET);
 80018ee:	2201      	movs	r2, #1
 80018f0:	2140      	movs	r1, #64	; 0x40
 80018f2:	481b      	ldr	r0, [pc, #108]	; (8001960 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80018f4:	f001 fa88 	bl	8002e08 <HAL_GPIO_WritePin>
      fastPPM_powered = true;
 80018f8:	4b16      	ldr	r3, [pc, #88]	; (8001954 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80018fa:	2201      	movs	r2, #1
 80018fc:	701a      	strb	r2, [r3, #0]
    }
  }
  
  if (htim == &htim13) //timer 13 used for fast PPM generation
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	4a19      	ldr	r2, [pc, #100]	; (8001968 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d120      	bne.n	8001948 <HAL_TIM_PeriodElapsedCallback+0x98>
  {
    if (slowPPM1_powered == true)
 8001906:	4b19      	ldr	r3, [pc, #100]	; (800196c <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	2b01      	cmp	r3, #1
 800190c:	d10e      	bne.n	800192c <HAL_TIM_PeriodElapsedCallback+0x7c>
    {
      TIM13->ARR = (uint32_t)(slowPPM1_OFFTime - 1);
 800190e:	4b18      	ldr	r3, [pc, #96]	; (8001970 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8001910:	881b      	ldrh	r3, [r3, #0]
 8001912:	1e5a      	subs	r2, r3, #1
 8001914:	4b17      	ldr	r3, [pc, #92]	; (8001974 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001916:	62da      	str	r2, [r3, #44]	; 0x2c
      HAL_GPIO_WritePin(ONBOARD_WRITE_2_GPIO_Port, ONBOARD_WRITE_2_Pin, GPIO_PIN_RESET);
 8001918:	2200      	movs	r2, #0
 800191a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800191e:	4816      	ldr	r0, [pc, #88]	; (8001978 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001920:	f001 fa72 	bl	8002e08 <HAL_GPIO_WritePin>
      slowPPM1_powered = false;
 8001924:	4b11      	ldr	r3, [pc, #68]	; (800196c <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001926:	2200      	movs	r2, #0
 8001928:	701a      	strb	r2, [r3, #0]
      TIM13->ARR = (uint32_t)(slowPPM1_ONTime - 1);
      HAL_GPIO_WritePin(ONBOARD_WRITE_2_GPIO_Port, ONBOARD_WRITE_2_Pin, GPIO_PIN_SET);
      slowPPM1_powered = true;
    }
  }
}
 800192a:	e00d      	b.n	8001948 <HAL_TIM_PeriodElapsedCallback+0x98>
      TIM13->ARR = (uint32_t)(slowPPM1_ONTime - 1);
 800192c:	4b13      	ldr	r3, [pc, #76]	; (800197c <HAL_TIM_PeriodElapsedCallback+0xcc>)
 800192e:	881b      	ldrh	r3, [r3, #0]
 8001930:	1e5a      	subs	r2, r3, #1
 8001932:	4b10      	ldr	r3, [pc, #64]	; (8001974 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001934:	62da      	str	r2, [r3, #44]	; 0x2c
      HAL_GPIO_WritePin(ONBOARD_WRITE_2_GPIO_Port, ONBOARD_WRITE_2_Pin, GPIO_PIN_SET);
 8001936:	2201      	movs	r2, #1
 8001938:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800193c:	480e      	ldr	r0, [pc, #56]	; (8001978 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 800193e:	f001 fa63 	bl	8002e08 <HAL_GPIO_WritePin>
      slowPPM1_powered = true;
 8001942:	4b0a      	ldr	r3, [pc, #40]	; (800196c <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001944:	2201      	movs	r2, #1
 8001946:	701a      	strb	r2, [r3, #0]
}
 8001948:	bf00      	nop
 800194a:	3708      	adds	r7, #8
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	2000032c 	.word	0x2000032c
 8001954:	20000376 	.word	0x20000376
 8001958:	20000374 	.word	0x20000374
 800195c:	40002000 	.word	0x40002000
 8001960:	40020400 	.word	0x40020400
 8001964:	20000000 	.word	0x20000000
 8001968:	200002e4 	.word	0x200002e4
 800196c:	2000037a 	.word	0x2000037a
 8001970:	20000378 	.word	0x20000378
 8001974:	40001c00 	.word	0x40001c00
 8001978:	40020800 	.word	0x40020800
 800197c:	20000002 	.word	0x20000002

08001980 <ADC_Select_Channel_11>:

void ADC_Select_Channel_11()
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b084      	sub	sp, #16
 8001984:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8001986:	463b      	mov	r3, r7
 8001988:	2200      	movs	r2, #0
 800198a:	601a      	str	r2, [r3, #0]
 800198c:	605a      	str	r2, [r3, #4]
 800198e:	609a      	str	r2, [r3, #8]
 8001990:	60da      	str	r2, [r3, #12]
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001992:	230b      	movs	r3, #11
 8001994:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001996:	2301      	movs	r3, #1
 8001998:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800199a:	2301      	movs	r3, #1
 800199c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800199e:	463b      	mov	r3, r7
 80019a0:	4619      	mov	r1, r3
 80019a2:	480a      	ldr	r0, [pc, #40]	; (80019cc <ADC_Select_Channel_11+0x4c>)
 80019a4:	f000 fd5e 	bl	8002464 <HAL_ADC_ConfigChannel>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	bf14      	ite	ne
 80019ae:	2301      	movne	r3, #1
 80019b0:	2300      	moveq	r3, #0
 80019b2:	b2db      	uxtb	r3, r3
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <ADC_Select_Channel_11+0x3c>
  {
    Error_Handler();
 80019b8:	f000 f830 	bl	8001a1c <Error_Handler>
  }
  HAL_ADC_Start(&hadc1);
 80019bc:	4803      	ldr	r0, [pc, #12]	; (80019cc <ADC_Select_Channel_11+0x4c>)
 80019be:	f000 fca1 	bl	8002304 <HAL_ADC_Start>
}
 80019c2:	bf00      	nop
 80019c4:	3710      	adds	r7, #16
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	20000200 	.word	0x20000200

080019d0 <ADC_Select_Channel_12>:
void ADC_Select_Channel_12()
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b084      	sub	sp, #16
 80019d4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80019d6:	463b      	mov	r3, r7
 80019d8:	2200      	movs	r2, #0
 80019da:	601a      	str	r2, [r3, #0]
 80019dc:	605a      	str	r2, [r3, #4]
 80019de:	609a      	str	r2, [r3, #8]
 80019e0:	60da      	str	r2, [r3, #12]
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80019e2:	230c      	movs	r3, #12
 80019e4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80019e6:	2301      	movs	r3, #1
 80019e8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80019ea:	463b      	mov	r3, r7
 80019ec:	4619      	mov	r1, r3
 80019ee:	480a      	ldr	r0, [pc, #40]	; (8001a18 <ADC_Select_Channel_12+0x48>)
 80019f0:	f000 fd38 	bl	8002464 <HAL_ADC_ConfigChannel>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	bf14      	ite	ne
 80019fa:	2301      	movne	r3, #1
 80019fc:	2300      	moveq	r3, #0
 80019fe:	b2db      	uxtb	r3, r3
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d001      	beq.n	8001a08 <ADC_Select_Channel_12+0x38>
  {
    Error_Handler();
 8001a04:	f000 f80a 	bl	8001a1c <Error_Handler>
  }
  HAL_ADC_Start(&hadc1);
 8001a08:	4803      	ldr	r0, [pc, #12]	; (8001a18 <ADC_Select_Channel_12+0x48>)
 8001a0a:	f000 fc7b 	bl	8002304 <HAL_ADC_Start>
}
 8001a0e:	bf00      	nop
 8001a10:	3710      	adds	r7, #16
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	20000200 	.word	0x20000200

08001a1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a20:	b672      	cpsid	i
}
 8001a22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a24:	e7fe      	b.n	8001a24 <Error_Handler+0x8>
	...

08001a28 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8001a28:	b480      	push	{r7}
 8001a2a:	b083      	sub	sp, #12
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
 8001a30:	6039      	str	r1, [r7, #0]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	2b01      	cmp	r3, #1
 8001a36:	d114      	bne.n	8001a62 <_Z41__static_initialization_and_destruction_0ii+0x3a>
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d10f      	bne.n	8001a62 <_Z41__static_initialization_and_destruction_0ii+0x3a>
uint16_t fastPPM_OFFTime = fastPPM_Pulselength - fastPPM_ONTime;//OFF time in microseconds
 8001a42:	4b0a      	ldr	r3, [pc, #40]	; (8001a6c <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8001a44:	881b      	ldrh	r3, [r3, #0]
 8001a46:	f5c3 631c 	rsb	r3, r3, #2496	; 0x9c0
 8001a4a:	3304      	adds	r3, #4
 8001a4c:	b29a      	uxth	r2, r3
 8001a4e:	4b08      	ldr	r3, [pc, #32]	; (8001a70 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 8001a50:	801a      	strh	r2, [r3, #0]
uint16_t slowPPM1_OFFTime = fastPPM_Pulselength - fastPPM_ONTime;//OFF time in microseconds
 8001a52:	4b06      	ldr	r3, [pc, #24]	; (8001a6c <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8001a54:	881b      	ldrh	r3, [r3, #0]
 8001a56:	f5c3 631c 	rsb	r3, r3, #2496	; 0x9c0
 8001a5a:	3304      	adds	r3, #4
 8001a5c:	b29a      	uxth	r2, r3
 8001a5e:	4b05      	ldr	r3, [pc, #20]	; (8001a74 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8001a60:	801a      	strh	r2, [r3, #0]
}
 8001a62:	bf00      	nop
 8001a64:	370c      	adds	r7, #12
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bc80      	pop	{r7}
 8001a6a:	4770      	bx	lr
 8001a6c:	20000000 	.word	0x20000000
 8001a70:	20000374 	.word	0x20000374
 8001a74:	20000378 	.word	0x20000378

08001a78 <_GLOBAL__sub_I_hadc1>:
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	af00      	add	r7, sp, #0
 8001a7c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001a80:	2001      	movs	r0, #1
 8001a82:	f7ff ffd1 	bl	8001a28 <_Z41__static_initialization_and_destruction_0ii>
 8001a86:	bd80      	pop	{r7, pc}

08001a88 <_ZSt4atanf>:
  using ::atan;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  atan(float __x)
  { return __builtin_atanf(__x); }
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
 8001a90:	6878      	ldr	r0, [r7, #4]
 8001a92:	f007 fdd7 	bl	8009644 <atanf>
 8001a96:	4603      	mov	r3, r0
 8001a98:	4618      	mov	r0, r3
 8001a9a:	3708      	adds	r7, #8
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}

08001aa0 <_Z4loopv>:

uint32_t timestamp = 0;
uint16_t adcValuesArray[2];

void loop()
{
 8001aa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001aa2:	b0d5      	sub	sp, #340	; 0x154
 8001aa4:	af04      	add	r7, sp, #16
  
  if ((HAL_GetTick() - timestamp) >= 50)
 8001aa6:	f000 fbbb 	bl	8002220 <HAL_GetTick>
 8001aaa:	4602      	mov	r2, r0
 8001aac:	4b7e      	ldr	r3, [pc, #504]	; (8001ca8 <_Z4loopv+0x208>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	2b31      	cmp	r3, #49	; 0x31
 8001ab4:	bf8c      	ite	hi
 8001ab6:	2301      	movhi	r3, #1
 8001ab8:	2300      	movls	r3, #0
 8001aba:	b2db      	uxtb	r3, r3
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	f000 8088 	beq.w	8001bd2 <_Z4loopv+0x132>
	  unsigned char msgTransmit[x];
	  for (size_t i = 0; i < x; i++)
	  {
	  	msgTransmit[i] = msg[i];
	  }
	  CDC_Transmit_FS((unsigned char*)msgTransmit, sizeof(msgTransmit));
 8001ac2:	466b      	mov	r3, sp
 8001ac4:	461d      	mov	r5, r3
    timestamp = HAL_GetTick();
 8001ac6:	f000 fbab 	bl	8002220 <HAL_GetTick>
 8001aca:	4603      	mov	r3, r0
 8001acc:	4a76      	ldr	r2, [pc, #472]	; (8001ca8 <_Z4loopv+0x208>)
 8001ace:	6013      	str	r3, [r2, #0]
    MPU6050_readValues();
 8001ad0:	f7ff fe12 	bl	80016f8 <MPU6050_readValues>
	  sprintf((char*)msg,"%hd %hd %hd %hd %hd %hd\r\n", MPU_Values[0], MPU_Values[1], MPU_Values[2], MPU_Values[3], MPU_Values[4], MPU_Values[5]);
 8001ad4:	4b75      	ldr	r3, [pc, #468]	; (8001cac <_Z4loopv+0x20c>)
 8001ad6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ada:	461e      	mov	r6, r3
 8001adc:	4b73      	ldr	r3, [pc, #460]	; (8001cac <_Z4loopv+0x20c>)
 8001ade:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001ae2:	469c      	mov	ip, r3
 8001ae4:	4b71      	ldr	r3, [pc, #452]	; (8001cac <_Z4loopv+0x20c>)
 8001ae6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001aea:	461a      	mov	r2, r3
 8001aec:	4b6f      	ldr	r3, [pc, #444]	; (8001cac <_Z4loopv+0x20c>)
 8001aee:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001af2:	4619      	mov	r1, r3
 8001af4:	4b6d      	ldr	r3, [pc, #436]	; (8001cac <_Z4loopv+0x20c>)
 8001af6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001afa:	461c      	mov	r4, r3
 8001afc:	4b6b      	ldr	r3, [pc, #428]	; (8001cac <_Z4loopv+0x20c>)
 8001afe:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001b02:	4638      	mov	r0, r7
 8001b04:	9303      	str	r3, [sp, #12]
 8001b06:	9402      	str	r4, [sp, #8]
 8001b08:	9101      	str	r1, [sp, #4]
 8001b0a:	9200      	str	r2, [sp, #0]
 8001b0c:	4663      	mov	r3, ip
 8001b0e:	4632      	mov	r2, r6
 8001b10:	4967      	ldr	r1, [pc, #412]	; (8001cb0 <_Z4loopv+0x210>)
 8001b12:	f007 ff9f 	bl	8009a54 <siprintf>
	  uint8_t x = 0;
 8001b16:	2300      	movs	r3, #0
 8001b18:	f887 313b 	strb.w	r3, [r7, #315]	; 0x13b
	  while (msg[x] != NULL)
 8001b1c:	f897 313b 	ldrb.w	r3, [r7, #315]	; 0x13b
 8001b20:	463a      	mov	r2, r7
 8001b22:	5cd3      	ldrb	r3, [r2, r3]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d005      	beq.n	8001b34 <_Z4loopv+0x94>
	  	x++;
 8001b28:	f897 313b 	ldrb.w	r3, [r7, #315]	; 0x13b
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	f887 313b 	strb.w	r3, [r7, #315]	; 0x13b
	  while (msg[x] != NULL)
 8001b32:	e7f3      	b.n	8001b1c <_Z4loopv+0x7c>
	  unsigned char msgTransmit[x];
 8001b34:	f897 313b 	ldrb.w	r3, [r7, #315]	; 0x13b
 8001b38:	1e5c      	subs	r4, r3, #1
 8001b3a:	f8c7 4134 	str.w	r4, [r7, #308]	; 0x134
 8001b3e:	4623      	mov	r3, r4
 8001b40:	3301      	adds	r3, #1
 8001b42:	4618      	mov	r0, r3
 8001b44:	f04f 0100 	mov.w	r1, #0
 8001b48:	f04f 0200 	mov.w	r2, #0
 8001b4c:	f04f 0300 	mov.w	r3, #0
 8001b50:	00cb      	lsls	r3, r1, #3
 8001b52:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001b56:	00c2      	lsls	r2, r0, #3
 8001b58:	4623      	mov	r3, r4
 8001b5a:	3301      	adds	r3, #1
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f04f 0100 	mov.w	r1, #0
 8001b62:	f04f 0200 	mov.w	r2, #0
 8001b66:	f04f 0300 	mov.w	r3, #0
 8001b6a:	00cb      	lsls	r3, r1, #3
 8001b6c:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001b70:	00c2      	lsls	r2, r0, #3
 8001b72:	4623      	mov	r3, r4
 8001b74:	3301      	adds	r3, #1
 8001b76:	3307      	adds	r3, #7
 8001b78:	08db      	lsrs	r3, r3, #3
 8001b7a:	00db      	lsls	r3, r3, #3
 8001b7c:	ebad 0d03 	sub.w	sp, sp, r3
 8001b80:	ab04      	add	r3, sp, #16
 8001b82:	3300      	adds	r3, #0
 8001b84:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
	  for (size_t i = 0; i < x; i++)
 8001b88:	2300      	movs	r3, #0
 8001b8a:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
 8001b8e:	f897 313b 	ldrb.w	r3, [r7, #315]	; 0x13b
 8001b92:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8001b96:	429a      	cmp	r2, r3
 8001b98:	d211      	bcs.n	8001bbe <_Z4loopv+0x11e>
	  	msgTransmit[i] = msg[i];
 8001b9a:	463a      	mov	r2, r7
 8001b9c:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001ba0:	4413      	add	r3, r2
 8001ba2:	7819      	ldrb	r1, [r3, #0]
 8001ba4:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 8001ba8:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001bac:	4413      	add	r3, r2
 8001bae:	460a      	mov	r2, r1
 8001bb0:	701a      	strb	r2, [r3, #0]
	  for (size_t i = 0; i < x; i++)
 8001bb2:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001bb6:	3301      	adds	r3, #1
 8001bb8:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
 8001bbc:	e7e7      	b.n	8001b8e <_Z4loopv+0xee>
	  CDC_Transmit_FS((unsigned char*)msgTransmit, sizeof(msgTransmit));
 8001bbe:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 8001bc2:	b2a3      	uxth	r3, r4
 8001bc4:	3301      	adds	r3, #1
 8001bc6:	b29b      	uxth	r3, r3
 8001bc8:	4619      	mov	r1, r3
 8001bca:	4610      	mov	r0, r2
 8001bcc:	f007 f908 	bl	8008de0 <CDC_Transmit_FS>
 8001bd0:	46ad      	mov	sp, r5
  }
  ADC_Select_Channel_11();
 8001bd2:	f7ff fed5 	bl	8001980 <ADC_Select_Channel_11>
	adcValuesArray[0] = (uint16_t)ADC1->DR;
 8001bd6:	4b37      	ldr	r3, [pc, #220]	; (8001cb4 <_Z4loopv+0x214>)
 8001bd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bda:	b29a      	uxth	r2, r3
 8001bdc:	4b36      	ldr	r3, [pc, #216]	; (8001cb8 <_Z4loopv+0x218>)
 8001bde:	801a      	strh	r2, [r3, #0]
	ADC_Select_Channel_12();
 8001be0:	f7ff fef6 	bl	80019d0 <ADC_Select_Channel_12>
	adcValuesArray[1] = (uint16_t)ADC1->DR;
 8001be4:	4b33      	ldr	r3, [pc, #204]	; (8001cb4 <_Z4loopv+0x214>)
 8001be6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001be8:	b29a      	uxth	r2, r3
 8001bea:	4b33      	ldr	r3, [pc, #204]	; (8001cb8 <_Z4loopv+0x218>)
 8001bec:	805a      	strh	r2, [r3, #2]

  uint16_t angle = motorAngle(adcValuesArray[1] - 1250, adcValuesArray[0] - 1250);
 8001bee:	4b32      	ldr	r3, [pc, #200]	; (8001cb8 <_Z4loopv+0x218>)
 8001bf0:	885b      	ldrh	r3, [r3, #2]
 8001bf2:	f2a3 43e2 	subw	r3, r3, #1250	; 0x4e2
 8001bf6:	4a30      	ldr	r2, [pc, #192]	; (8001cb8 <_Z4loopv+0x218>)
 8001bf8:	8812      	ldrh	r2, [r2, #0]
 8001bfa:	f2a2 42e2 	subw	r2, r2, #1250	; 0x4e2
 8001bfe:	4611      	mov	r1, r2
 8001c00:	4618      	mov	r0, r3
 8001c02:	f000 f869 	bl	8001cd8 <_Z10motorAnglell>
 8001c06:	4603      	mov	r3, r0
 8001c08:	f8a7 312e 	strh.w	r3, [r7, #302]	; 0x12e

  slowPPM1_ONTime = (uint16_t)((((float)angle * (float)slowPPM1_MinTime) / (float)360) + (float)slowPPM1_MinTime);
 8001c0c:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7fe ff7d 	bl	8000b10 <__aeabi_ui2f>
 8001c16:	4603      	mov	r3, r0
 8001c18:	4928      	ldr	r1, [pc, #160]	; (8001cbc <_Z4loopv+0x21c>)
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f7fe ffd0 	bl	8000bc0 <__aeabi_fmul>
 8001c20:	4603      	mov	r3, r0
 8001c22:	4927      	ldr	r1, [pc, #156]	; (8001cc0 <_Z4loopv+0x220>)
 8001c24:	4618      	mov	r0, r3
 8001c26:	f7ff f87f 	bl	8000d28 <__aeabi_fdiv>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	4923      	ldr	r1, [pc, #140]	; (8001cbc <_Z4loopv+0x21c>)
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f7fe febe 	bl	80009b0 <__addsf3>
 8001c34:	4603      	mov	r3, r0
 8001c36:	4618      	mov	r0, r3
 8001c38:	f7ff f988 	bl	8000f4c <__aeabi_f2uiz>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	b29a      	uxth	r2, r3
 8001c40:	4b20      	ldr	r3, [pc, #128]	; (8001cc4 <_Z4loopv+0x224>)
 8001c42:	801a      	strh	r2, [r3, #0]
  slowPPM1_OFFTime = slowPPM1_Pulselength - fastPPM_ONTime;//OFF time in microseconds
 8001c44:	4b20      	ldr	r3, [pc, #128]	; (8001cc8 <_Z4loopv+0x228>)
 8001c46:	881b      	ldrh	r3, [r3, #0]
 8001c48:	f5c3 439c 	rsb	r3, r3, #19968	; 0x4e00
 8001c4c:	3320      	adds	r3, #32
 8001c4e:	b29a      	uxth	r2, r3
 8001c50:	4b1e      	ldr	r3, [pc, #120]	; (8001ccc <_Z4loopv+0x22c>)
 8001c52:	801a      	strh	r2, [r3, #0]

  fastPPM_ONTime = (uint16_t)((((float)angle * (float)fastPPM_MinTime) / (float)360) + (float)fastPPM_MinTime);
 8001c54:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f7fe ff59 	bl	8000b10 <__aeabi_ui2f>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	4916      	ldr	r1, [pc, #88]	; (8001cbc <_Z4loopv+0x21c>)
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7fe ffac 	bl	8000bc0 <__aeabi_fmul>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	4915      	ldr	r1, [pc, #84]	; (8001cc0 <_Z4loopv+0x220>)
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7ff f85b 	bl	8000d28 <__aeabi_fdiv>
 8001c72:	4603      	mov	r3, r0
 8001c74:	4911      	ldr	r1, [pc, #68]	; (8001cbc <_Z4loopv+0x21c>)
 8001c76:	4618      	mov	r0, r3
 8001c78:	f7fe fe9a 	bl	80009b0 <__addsf3>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f7ff f964 	bl	8000f4c <__aeabi_f2uiz>
 8001c84:	4603      	mov	r3, r0
 8001c86:	b29a      	uxth	r2, r3
 8001c88:	4b0f      	ldr	r3, [pc, #60]	; (8001cc8 <_Z4loopv+0x228>)
 8001c8a:	801a      	strh	r2, [r3, #0]
  fastPPM_OFFTime = fastPPM_Pulselength - fastPPM_ONTime;//OFF time in microseconds
 8001c8c:	4b0e      	ldr	r3, [pc, #56]	; (8001cc8 <_Z4loopv+0x228>)
 8001c8e:	881b      	ldrh	r3, [r3, #0]
 8001c90:	f5c3 631c 	rsb	r3, r3, #2496	; 0x9c0
 8001c94:	3304      	adds	r3, #4
 8001c96:	b29a      	uxth	r2, r3
 8001c98:	4b0d      	ldr	r3, [pc, #52]	; (8001cd0 <_Z4loopv+0x230>)
 8001c9a:	801a      	strh	r2, [r3, #0]



  
}
 8001c9c:	bf00      	nop
 8001c9e:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	2000039c 	.word	0x2000039c
 8001cac:	20000390 	.word	0x20000390
 8001cb0:	0800a174 	.word	0x0800a174
 8001cb4:	40012000 	.word	0x40012000
 8001cb8:	200003a0 	.word	0x200003a0
 8001cbc:	447a0000 	.word	0x447a0000
 8001cc0:	43b40000 	.word	0x43b40000
 8001cc4:	20000002 	.word	0x20000002
 8001cc8:	20000000 	.word	0x20000000
 8001ccc:	20000378 	.word	0x20000378
 8001cd0:	20000374 	.word	0x20000374
 8001cd4:	00000000 	.word	0x00000000

08001cd8 <_Z10motorAnglell>:


uint16_t motorAngle(int32_t hall_1, int32_t hall_2)
{
 8001cd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cda:	b085      	sub	sp, #20
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
 8001ce0:	6039      	str	r1, [r7, #0]
  uint16_t angle = 0;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	81fb      	strh	r3, [r7, #14]
  uint16_t offset = 0;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	81bb      	strh	r3, [r7, #12]
  
  if ((hall_1 == 0) | (hall_2 == 0))
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	bf0c      	ite	eq
 8001cf0:	2301      	moveq	r3, #1
 8001cf2:	2300      	movne	r3, #0
 8001cf4:	b2da      	uxtb	r2, r3
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	bf0c      	ite	eq
 8001cfc:	2301      	moveq	r3, #1
 8001cfe:	2300      	movne	r3, #0
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	4313      	orrs	r3, r2
 8001d04:	b2db      	uxtb	r3, r3
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d015      	beq.n	8001d36 <_Z10motorAnglell+0x5e>
    {
      if (hall_1 == 0)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d108      	bne.n	8001d22 <_Z10motorAnglell+0x4a>
      {
        if (hall_2 > 0)
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	dd02      	ble.n	8001d1c <_Z10motorAnglell+0x44>
        {
          angle = 0;
 8001d16:	2300      	movs	r3, #0
 8001d18:	81fb      	strh	r3, [r7, #14]
 8001d1a:	e04d      	b.n	8001db8 <_Z10motorAnglell+0xe0>
        }
        else
        {
          angle = 180;
 8001d1c:	23b4      	movs	r3, #180	; 0xb4
 8001d1e:	81fb      	strh	r3, [r7, #14]
 8001d20:	e04a      	b.n	8001db8 <_Z10motorAnglell+0xe0>
        }
      }
      else
      {
        if (hall_1 > 0)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	dd02      	ble.n	8001d2e <_Z10motorAnglell+0x56>
        {
          angle = 90;
 8001d28:	235a      	movs	r3, #90	; 0x5a
 8001d2a:	81fb      	strh	r3, [r7, #14]
 8001d2c:	e044      	b.n	8001db8 <_Z10motorAnglell+0xe0>
        }
        else
        {
          angle = 270;
 8001d2e:	f44f 7387 	mov.w	r3, #270	; 0x10e
 8001d32:	81fb      	strh	r3, [r7, #14]
 8001d34:	e040      	b.n	8001db8 <_Z10motorAnglell+0xe0>
        }
      }
    }
    else
    {
      if (hall_2 < 0)
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	da02      	bge.n	8001d42 <_Z10motorAnglell+0x6a>
      {
        offset = 180;
 8001d3c:	23b4      	movs	r3, #180	; 0xb4
 8001d3e:	81bb      	strh	r3, [r7, #12]
 8001d40:	e008      	b.n	8001d54 <_Z10motorAnglell+0x7c>
      }
      else
      {
        if (hall_1 > 0)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	dd02      	ble.n	8001d4e <_Z10motorAnglell+0x76>
        {
          offset = 0;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	81bb      	strh	r3, [r7, #12]
 8001d4c:	e002      	b.n	8001d54 <_Z10motorAnglell+0x7c>
        }
        else
        {
          offset = 360;
 8001d4e:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8001d52:	81bb      	strh	r3, [r7, #12]
        }
      }  
      angle = offset + ((atan((float)hall_1 / (float)hall_2) * 180) / M_PI);
 8001d54:	89bb      	ldrh	r3, [r7, #12]
 8001d56:	4618      	mov	r0, r3
 8001d58:	f7fe fb88 	bl	800046c <__aeabi_i2d>
 8001d5c:	4604      	mov	r4, r0
 8001d5e:	460d      	mov	r5, r1
 8001d60:	6878      	ldr	r0, [r7, #4]
 8001d62:	f7fe fed9 	bl	8000b18 <__aeabi_i2f>
 8001d66:	4606      	mov	r6, r0
 8001d68:	6838      	ldr	r0, [r7, #0]
 8001d6a:	f7fe fed5 	bl	8000b18 <__aeabi_i2f>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	4619      	mov	r1, r3
 8001d72:	4630      	mov	r0, r6
 8001d74:	f7fe ffd8 	bl	8000d28 <__aeabi_fdiv>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f7ff fe84 	bl	8001a88 <_ZSt4atanf>
 8001d80:	4603      	mov	r3, r0
 8001d82:	4913      	ldr	r1, [pc, #76]	; (8001dd0 <_Z10motorAnglell+0xf8>)
 8001d84:	4618      	mov	r0, r3
 8001d86:	f7fe ff1b 	bl	8000bc0 <__aeabi_fmul>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f7fe fb7f 	bl	8000490 <__aeabi_f2d>
 8001d92:	a30d      	add	r3, pc, #52	; (adr r3, 8001dc8 <_Z10motorAnglell+0xf0>)
 8001d94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d98:	f7fe fcfc 	bl	8000794 <__aeabi_ddiv>
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	460b      	mov	r3, r1
 8001da0:	4620      	mov	r0, r4
 8001da2:	4629      	mov	r1, r5
 8001da4:	f7fe fa16 	bl	80001d4 <__adddf3>
 8001da8:	4602      	mov	r2, r0
 8001daa:	460b      	mov	r3, r1
 8001dac:	4610      	mov	r0, r2
 8001dae:	4619      	mov	r1, r3
 8001db0:	f7fe fdd8 	bl	8000964 <__aeabi_d2uiz>
 8001db4:	4603      	mov	r3, r0
 8001db6:	81fb      	strh	r3, [r7, #14]
    }  
    return angle;
 8001db8:	89fb      	ldrh	r3, [r7, #14]
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3714      	adds	r7, #20
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	f3af 8000 	nop.w
 8001dc8:	54442d18 	.word	0x54442d18
 8001dcc:	400921fb 	.word	0x400921fb
 8001dd0:	43340000 	.word	0x43340000

08001dd4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dda:	2300      	movs	r3, #0
 8001ddc:	607b      	str	r3, [r7, #4]
 8001dde:	4b0f      	ldr	r3, [pc, #60]	; (8001e1c <HAL_MspInit+0x48>)
 8001de0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001de2:	4a0e      	ldr	r2, [pc, #56]	; (8001e1c <HAL_MspInit+0x48>)
 8001de4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001de8:	6453      	str	r3, [r2, #68]	; 0x44
 8001dea:	4b0c      	ldr	r3, [pc, #48]	; (8001e1c <HAL_MspInit+0x48>)
 8001dec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001df2:	607b      	str	r3, [r7, #4]
 8001df4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001df6:	2300      	movs	r3, #0
 8001df8:	603b      	str	r3, [r7, #0]
 8001dfa:	4b08      	ldr	r3, [pc, #32]	; (8001e1c <HAL_MspInit+0x48>)
 8001dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfe:	4a07      	ldr	r2, [pc, #28]	; (8001e1c <HAL_MspInit+0x48>)
 8001e00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e04:	6413      	str	r3, [r2, #64]	; 0x40
 8001e06:	4b05      	ldr	r3, [pc, #20]	; (8001e1c <HAL_MspInit+0x48>)
 8001e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e0e:	603b      	str	r3, [r7, #0]
 8001e10:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e12:	bf00      	nop
 8001e14:	370c      	adds	r7, #12
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bc80      	pop	{r7}
 8001e1a:	4770      	bx	lr
 8001e1c:	40023800 	.word	0x40023800

08001e20 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b08a      	sub	sp, #40	; 0x28
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e28:	f107 0314 	add.w	r3, r7, #20
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	601a      	str	r2, [r3, #0]
 8001e30:	605a      	str	r2, [r3, #4]
 8001e32:	609a      	str	r2, [r3, #8]
 8001e34:	60da      	str	r2, [r3, #12]
 8001e36:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a17      	ldr	r2, [pc, #92]	; (8001e9c <HAL_ADC_MspInit+0x7c>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d127      	bne.n	8001e92 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e42:	2300      	movs	r3, #0
 8001e44:	613b      	str	r3, [r7, #16]
 8001e46:	4b16      	ldr	r3, [pc, #88]	; (8001ea0 <HAL_ADC_MspInit+0x80>)
 8001e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e4a:	4a15      	ldr	r2, [pc, #84]	; (8001ea0 <HAL_ADC_MspInit+0x80>)
 8001e4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e50:	6453      	str	r3, [r2, #68]	; 0x44
 8001e52:	4b13      	ldr	r3, [pc, #76]	; (8001ea0 <HAL_ADC_MspInit+0x80>)
 8001e54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e5a:	613b      	str	r3, [r7, #16]
 8001e5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e5e:	2300      	movs	r3, #0
 8001e60:	60fb      	str	r3, [r7, #12]
 8001e62:	4b0f      	ldr	r3, [pc, #60]	; (8001ea0 <HAL_ADC_MspInit+0x80>)
 8001e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e66:	4a0e      	ldr	r2, [pc, #56]	; (8001ea0 <HAL_ADC_MspInit+0x80>)
 8001e68:	f043 0304 	orr.w	r3, r3, #4
 8001e6c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e6e:	4b0c      	ldr	r3, [pc, #48]	; (8001ea0 <HAL_ADC_MspInit+0x80>)
 8001e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e72:	f003 0304 	and.w	r3, r3, #4
 8001e76:	60fb      	str	r3, [r7, #12]
 8001e78:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = ONBOARD_ADC_2_Pin|ONBOARD_ADC_1_Pin;
 8001e7a:	2306      	movs	r3, #6
 8001e7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e7e:	2303      	movs	r3, #3
 8001e80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e82:	2300      	movs	r3, #0
 8001e84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e86:	f107 0314 	add.w	r3, r7, #20
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	4805      	ldr	r0, [pc, #20]	; (8001ea4 <HAL_ADC_MspInit+0x84>)
 8001e8e:	f000 fe1d 	bl	8002acc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001e92:	bf00      	nop
 8001e94:	3728      	adds	r7, #40	; 0x28
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	40012000 	.word	0x40012000
 8001ea0:	40023800 	.word	0x40023800
 8001ea4:	40020800 	.word	0x40020800

08001ea8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b08a      	sub	sp, #40	; 0x28
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb0:	f107 0314 	add.w	r3, r7, #20
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	601a      	str	r2, [r3, #0]
 8001eb8:	605a      	str	r2, [r3, #4]
 8001eba:	609a      	str	r2, [r3, #8]
 8001ebc:	60da      	str	r2, [r3, #12]
 8001ebe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a19      	ldr	r2, [pc, #100]	; (8001f2c <HAL_I2C_MspInit+0x84>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d12c      	bne.n	8001f24 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eca:	2300      	movs	r3, #0
 8001ecc:	613b      	str	r3, [r7, #16]
 8001ece:	4b18      	ldr	r3, [pc, #96]	; (8001f30 <HAL_I2C_MspInit+0x88>)
 8001ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed2:	4a17      	ldr	r2, [pc, #92]	; (8001f30 <HAL_I2C_MspInit+0x88>)
 8001ed4:	f043 0302 	orr.w	r3, r3, #2
 8001ed8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eda:	4b15      	ldr	r3, [pc, #84]	; (8001f30 <HAL_I2C_MspInit+0x88>)
 8001edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ede:	f003 0302 	and.w	r3, r3, #2
 8001ee2:	613b      	str	r3, [r7, #16]
 8001ee4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001ee6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001eea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001eec:	2312      	movs	r3, #18
 8001eee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ef4:	2303      	movs	r3, #3
 8001ef6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ef8:	2304      	movs	r3, #4
 8001efa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001efc:	f107 0314 	add.w	r3, r7, #20
 8001f00:	4619      	mov	r1, r3
 8001f02:	480c      	ldr	r0, [pc, #48]	; (8001f34 <HAL_I2C_MspInit+0x8c>)
 8001f04:	f000 fde2 	bl	8002acc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f08:	2300      	movs	r3, #0
 8001f0a:	60fb      	str	r3, [r7, #12]
 8001f0c:	4b08      	ldr	r3, [pc, #32]	; (8001f30 <HAL_I2C_MspInit+0x88>)
 8001f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f10:	4a07      	ldr	r2, [pc, #28]	; (8001f30 <HAL_I2C_MspInit+0x88>)
 8001f12:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f16:	6413      	str	r3, [r2, #64]	; 0x40
 8001f18:	4b05      	ldr	r3, [pc, #20]	; (8001f30 <HAL_I2C_MspInit+0x88>)
 8001f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f20:	60fb      	str	r3, [r7, #12]
 8001f22:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001f24:	bf00      	nop
 8001f26:	3728      	adds	r7, #40	; 0x28
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	40005400 	.word	0x40005400
 8001f30:	40023800 	.word	0x40023800
 8001f34:	40020400 	.word	0x40020400

08001f38 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b086      	sub	sp, #24
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM11)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a26      	ldr	r2, [pc, #152]	; (8001fe0 <HAL_TIM_Base_MspInit+0xa8>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d10e      	bne.n	8001f68 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	617b      	str	r3, [r7, #20]
 8001f4e:	4b25      	ldr	r3, [pc, #148]	; (8001fe4 <HAL_TIM_Base_MspInit+0xac>)
 8001f50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f52:	4a24      	ldr	r2, [pc, #144]	; (8001fe4 <HAL_TIM_Base_MspInit+0xac>)
 8001f54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f58:	6453      	str	r3, [r2, #68]	; 0x44
 8001f5a:	4b22      	ldr	r3, [pc, #136]	; (8001fe4 <HAL_TIM_Base_MspInit+0xac>)
 8001f5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f5e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f62:	617b      	str	r3, [r7, #20]
 8001f64:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8001f66:	e036      	b.n	8001fd6 <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM13)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a1e      	ldr	r2, [pc, #120]	; (8001fe8 <HAL_TIM_Base_MspInit+0xb0>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d116      	bne.n	8001fa0 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8001f72:	2300      	movs	r3, #0
 8001f74:	613b      	str	r3, [r7, #16]
 8001f76:	4b1b      	ldr	r3, [pc, #108]	; (8001fe4 <HAL_TIM_Base_MspInit+0xac>)
 8001f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f7a:	4a1a      	ldr	r2, [pc, #104]	; (8001fe4 <HAL_TIM_Base_MspInit+0xac>)
 8001f7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f80:	6413      	str	r3, [r2, #64]	; 0x40
 8001f82:	4b18      	ldr	r3, [pc, #96]	; (8001fe4 <HAL_TIM_Base_MspInit+0xac>)
 8001f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f8a:	613b      	str	r3, [r7, #16]
 8001f8c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 2, 0);
 8001f8e:	2200      	movs	r2, #0
 8001f90:	2102      	movs	r1, #2
 8001f92:	202c      	movs	r0, #44	; 0x2c
 8001f94:	f000 fd63 	bl	8002a5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8001f98:	202c      	movs	r0, #44	; 0x2c
 8001f9a:	f000 fd7c 	bl	8002a96 <HAL_NVIC_EnableIRQ>
}
 8001f9e:	e01a      	b.n	8001fd6 <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM14)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a11      	ldr	r2, [pc, #68]	; (8001fec <HAL_TIM_Base_MspInit+0xb4>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d115      	bne.n	8001fd6 <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001faa:	2300      	movs	r3, #0
 8001fac:	60fb      	str	r3, [r7, #12]
 8001fae:	4b0d      	ldr	r3, [pc, #52]	; (8001fe4 <HAL_TIM_Base_MspInit+0xac>)
 8001fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb2:	4a0c      	ldr	r2, [pc, #48]	; (8001fe4 <HAL_TIM_Base_MspInit+0xac>)
 8001fb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fb8:	6413      	str	r3, [r2, #64]	; 0x40
 8001fba:	4b0a      	ldr	r3, [pc, #40]	; (8001fe4 <HAL_TIM_Base_MspInit+0xac>)
 8001fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fc2:	60fb      	str	r3, [r7, #12]
 8001fc4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 1, 0);
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	2101      	movs	r1, #1
 8001fca:	202d      	movs	r0, #45	; 0x2d
 8001fcc:	f000 fd47 	bl	8002a5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8001fd0:	202d      	movs	r0, #45	; 0x2d
 8001fd2:	f000 fd60 	bl	8002a96 <HAL_NVIC_EnableIRQ>
}
 8001fd6:	bf00      	nop
 8001fd8:	3718      	adds	r7, #24
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	40014800 	.word	0x40014800
 8001fe4:	40023800 	.word	0x40023800
 8001fe8:	40001c00 	.word	0x40001c00
 8001fec:	40002000 	.word	0x40002000

08001ff0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8001ff4:	f003 fc80 	bl	80058f8 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ff8:	e7fe      	b.n	8001ff8 <NMI_Handler+0x8>

08001ffa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ffa:	b480      	push	{r7}
 8001ffc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ffe:	e7fe      	b.n	8001ffe <HardFault_Handler+0x4>

08002000 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002004:	e7fe      	b.n	8002004 <MemManage_Handler+0x4>

08002006 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002006:	b480      	push	{r7}
 8002008:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800200a:	e7fe      	b.n	800200a <BusFault_Handler+0x4>

0800200c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002010:	e7fe      	b.n	8002010 <UsageFault_Handler+0x4>

08002012 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002012:	b480      	push	{r7}
 8002014:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002016:	bf00      	nop
 8002018:	46bd      	mov	sp, r7
 800201a:	bc80      	pop	{r7}
 800201c:	4770      	bx	lr

0800201e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800201e:	b480      	push	{r7}
 8002020:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002022:	bf00      	nop
 8002024:	46bd      	mov	sp, r7
 8002026:	bc80      	pop	{r7}
 8002028:	4770      	bx	lr

0800202a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800202a:	b480      	push	{r7}
 800202c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800202e:	bf00      	nop
 8002030:	46bd      	mov	sp, r7
 8002032:	bc80      	pop	{r7}
 8002034:	4770      	bx	lr

08002036 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002036:	b580      	push	{r7, lr}
 8002038:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800203a:	f000 f8df 	bl	80021fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800203e:	bf00      	nop
 8002040:	bd80      	pop	{r7, pc}

08002042 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002042:	b580      	push	{r7, lr}
 8002044:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ONBOARD_READ_IT_3_Pin);
 8002046:	2001      	movs	r0, #1
 8002048:	f000 fef6 	bl	8002e38 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800204c:	bf00      	nop
 800204e:	bd80      	pop	{r7, pc}

08002050 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 8002054:	4802      	ldr	r0, [pc, #8]	; (8002060 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8002056:	f003 fd27 	bl	8005aa8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800205a:	bf00      	nop
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	200002e4 	.word	0x200002e4

08002064 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8002068:	4802      	ldr	r0, [pc, #8]	; (8002074 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 800206a:	f003 fd1d 	bl	8005aa8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 800206e:	bf00      	nop
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	2000032c 	.word	0x2000032c

08002078 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800207c:	4802      	ldr	r0, [pc, #8]	; (8002088 <OTG_FS_IRQHandler+0x10>)
 800207e:	f001 ffd0 	bl	8004022 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002082:	bf00      	nop
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	2000187c 	.word	0x2000187c

0800208c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b086      	sub	sp, #24
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002094:	4a14      	ldr	r2, [pc, #80]	; (80020e8 <_sbrk+0x5c>)
 8002096:	4b15      	ldr	r3, [pc, #84]	; (80020ec <_sbrk+0x60>)
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020a0:	4b13      	ldr	r3, [pc, #76]	; (80020f0 <_sbrk+0x64>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d102      	bne.n	80020ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020a8:	4b11      	ldr	r3, [pc, #68]	; (80020f0 <_sbrk+0x64>)
 80020aa:	4a12      	ldr	r2, [pc, #72]	; (80020f4 <_sbrk+0x68>)
 80020ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020ae:	4b10      	ldr	r3, [pc, #64]	; (80020f0 <_sbrk+0x64>)
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	4413      	add	r3, r2
 80020b6:	693a      	ldr	r2, [r7, #16]
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d207      	bcs.n	80020cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020bc:	f007 fbd2 	bl	8009864 <__errno>
 80020c0:	4603      	mov	r3, r0
 80020c2:	220c      	movs	r2, #12
 80020c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020c6:	f04f 33ff 	mov.w	r3, #4294967295
 80020ca:	e009      	b.n	80020e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020cc:	4b08      	ldr	r3, [pc, #32]	; (80020f0 <_sbrk+0x64>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020d2:	4b07      	ldr	r3, [pc, #28]	; (80020f0 <_sbrk+0x64>)
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	4413      	add	r3, r2
 80020da:	4a05      	ldr	r2, [pc, #20]	; (80020f0 <_sbrk+0x64>)
 80020dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020de:	68fb      	ldr	r3, [r7, #12]
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	3718      	adds	r7, #24
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	20020000 	.word	0x20020000
 80020ec:	00000400 	.word	0x00000400
 80020f0:	200003a4 	.word	0x200003a4
 80020f4:	20001c90 	.word	0x20001c90

080020f8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020fc:	bf00      	nop
 80020fe:	46bd      	mov	sp, r7
 8002100:	bc80      	pop	{r7}
 8002102:	4770      	bx	lr

08002104 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002104:	f8df d034 	ldr.w	sp, [pc, #52]	; 800213c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002108:	480d      	ldr	r0, [pc, #52]	; (8002140 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800210a:	490e      	ldr	r1, [pc, #56]	; (8002144 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800210c:	4a0e      	ldr	r2, [pc, #56]	; (8002148 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800210e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002110:	e002      	b.n	8002118 <LoopCopyDataInit>

08002112 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002112:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002114:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002116:	3304      	adds	r3, #4

08002118 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002118:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800211a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800211c:	d3f9      	bcc.n	8002112 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800211e:	4a0b      	ldr	r2, [pc, #44]	; (800214c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002120:	4c0b      	ldr	r4, [pc, #44]	; (8002150 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002122:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002124:	e001      	b.n	800212a <LoopFillZerobss>

08002126 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002126:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002128:	3204      	adds	r2, #4

0800212a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800212a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800212c:	d3fb      	bcc.n	8002126 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800212e:	f7ff ffe3 	bl	80020f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002132:	f007 fb9d 	bl	8009870 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002136:	f7ff f8a5 	bl	8001284 <main>
  bx  lr    
 800213a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800213c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002140:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002144:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002148:	0800a258 	.word	0x0800a258
  ldr r2, =_sbss
 800214c:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8002150:	20001c8c 	.word	0x20001c8c

08002154 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002154:	e7fe      	b.n	8002154 <ADC_IRQHandler>
	...

08002158 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800215c:	4b0e      	ldr	r3, [pc, #56]	; (8002198 <HAL_Init+0x40>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a0d      	ldr	r2, [pc, #52]	; (8002198 <HAL_Init+0x40>)
 8002162:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002166:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8002168:	4b0b      	ldr	r3, [pc, #44]	; (8002198 <HAL_Init+0x40>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a0a      	ldr	r2, [pc, #40]	; (8002198 <HAL_Init+0x40>)
 800216e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002172:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002174:	4b08      	ldr	r3, [pc, #32]	; (8002198 <HAL_Init+0x40>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a07      	ldr	r2, [pc, #28]	; (8002198 <HAL_Init+0x40>)
 800217a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800217e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002180:	2003      	movs	r0, #3
 8002182:	f000 fc61 	bl	8002a48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002186:	200f      	movs	r0, #15
 8002188:	f000 f808 	bl	800219c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800218c:	f7ff fe22 	bl	8001dd4 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8002190:	2300      	movs	r3, #0
}
 8002192:	4618      	mov	r0, r3
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	40023c00 	.word	0x40023c00

0800219c <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b082      	sub	sp, #8
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021a4:	4b12      	ldr	r3, [pc, #72]	; (80021f0 <HAL_InitTick+0x54>)
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	4b12      	ldr	r3, [pc, #72]	; (80021f4 <HAL_InitTick+0x58>)
 80021aa:	781b      	ldrb	r3, [r3, #0]
 80021ac:	4619      	mov	r1, r3
 80021ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80021b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80021ba:	4618      	mov	r0, r3
 80021bc:	f000 fc79 	bl	8002ab2 <HAL_SYSTICK_Config>
 80021c0:	4603      	mov	r3, r0
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d001      	beq.n	80021ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
 80021c8:	e00e      	b.n	80021e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2b0f      	cmp	r3, #15
 80021ce:	d80a      	bhi.n	80021e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021d0:	2200      	movs	r2, #0
 80021d2:	6879      	ldr	r1, [r7, #4]
 80021d4:	f04f 30ff 	mov.w	r0, #4294967295
 80021d8:	f000 fc41 	bl	8002a5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80021dc:	4a06      	ldr	r2, [pc, #24]	; (80021f8 <HAL_InitTick+0x5c>)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80021e2:	2300      	movs	r3, #0
 80021e4:	e000      	b.n	80021e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	3708      	adds	r7, #8
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	20000004 	.word	0x20000004
 80021f4:	2000000c 	.word	0x2000000c
 80021f8:	20000008 	.word	0x20000008

080021fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021fc:	b480      	push	{r7}
 80021fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002200:	4b05      	ldr	r3, [pc, #20]	; (8002218 <HAL_IncTick+0x1c>)
 8002202:	781b      	ldrb	r3, [r3, #0]
 8002204:	461a      	mov	r2, r3
 8002206:	4b05      	ldr	r3, [pc, #20]	; (800221c <HAL_IncTick+0x20>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4413      	add	r3, r2
 800220c:	4a03      	ldr	r2, [pc, #12]	; (800221c <HAL_IncTick+0x20>)
 800220e:	6013      	str	r3, [r2, #0]
}
 8002210:	bf00      	nop
 8002212:	46bd      	mov	sp, r7
 8002214:	bc80      	pop	{r7}
 8002216:	4770      	bx	lr
 8002218:	2000000c 	.word	0x2000000c
 800221c:	200003b4 	.word	0x200003b4

08002220 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
  return uwTick;
 8002224:	4b02      	ldr	r3, [pc, #8]	; (8002230 <HAL_GetTick+0x10>)
 8002226:	681b      	ldr	r3, [r3, #0]
}
 8002228:	4618      	mov	r0, r3
 800222a:	46bd      	mov	sp, r7
 800222c:	bc80      	pop	{r7}
 800222e:	4770      	bx	lr
 8002230:	200003b4 	.word	0x200003b4

08002234 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b084      	sub	sp, #16
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800223c:	f7ff fff0 	bl	8002220 <HAL_GetTick>
 8002240:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	f1b3 3fff 	cmp.w	r3, #4294967295
 800224c:	d005      	beq.n	800225a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800224e:	4b0a      	ldr	r3, [pc, #40]	; (8002278 <HAL_Delay+0x44>)
 8002250:	781b      	ldrb	r3, [r3, #0]
 8002252:	461a      	mov	r2, r3
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	4413      	add	r3, r2
 8002258:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800225a:	bf00      	nop
 800225c:	f7ff ffe0 	bl	8002220 <HAL_GetTick>
 8002260:	4602      	mov	r2, r0
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	68fa      	ldr	r2, [r7, #12]
 8002268:	429a      	cmp	r2, r3
 800226a:	d8f7      	bhi.n	800225c <HAL_Delay+0x28>
  {
  }
}
 800226c:	bf00      	nop
 800226e:	bf00      	nop
 8002270:	3710      	adds	r7, #16
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	2000000c 	.word	0x2000000c

0800227c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b084      	sub	sp, #16
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002284:	2300      	movs	r3, #0
 8002286:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d101      	bne.n	8002292 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800228e:	2301      	movs	r3, #1
 8002290:	e033      	b.n	80022fa <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002296:	2b00      	cmp	r3, #0
 8002298:	d109      	bne.n	80022ae <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800229a:	6878      	ldr	r0, [r7, #4]
 800229c:	f7ff fdc0 	bl	8001e20 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2200      	movs	r2, #0
 80022a4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2200      	movs	r2, #0
 80022aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b2:	f003 0310 	and.w	r3, r3, #16
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d118      	bne.n	80022ec <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022be:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80022c2:	f023 0302 	bic.w	r3, r3, #2
 80022c6:	f043 0202 	orr.w	r2, r3, #2
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80022ce:	6878      	ldr	r0, [r7, #4]
 80022d0:	f000 f9e8 	bl	80026a4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2200      	movs	r2, #0
 80022d8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022de:	f023 0303 	bic.w	r3, r3, #3
 80022e2:	f043 0201 	orr.w	r2, r3, #1
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	641a      	str	r2, [r3, #64]	; 0x40
 80022ea:	e001      	b.n	80022f0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2200      	movs	r2, #0
 80022f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80022f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	3710      	adds	r7, #16
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}
	...

08002304 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002304:	b480      	push	{r7}
 8002306:	b085      	sub	sp, #20
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800230c:	2300      	movs	r3, #0
 800230e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002316:	2b01      	cmp	r3, #1
 8002318:	d101      	bne.n	800231e <HAL_ADC_Start+0x1a>
 800231a:	2302      	movs	r3, #2
 800231c:	e095      	b.n	800244a <HAL_ADC_Start+0x146>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2201      	movs	r2, #1
 8002322:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	f003 0301 	and.w	r3, r3, #1
 8002330:	2b01      	cmp	r3, #1
 8002332:	d018      	beq.n	8002366 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	689a      	ldr	r2, [r3, #8]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f042 0201 	orr.w	r2, r2, #1
 8002342:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002344:	4b43      	ldr	r3, [pc, #268]	; (8002454 <HAL_ADC_Start+0x150>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a43      	ldr	r2, [pc, #268]	; (8002458 <HAL_ADC_Start+0x154>)
 800234a:	fba2 2303 	umull	r2, r3, r2, r3
 800234e:	0c9a      	lsrs	r2, r3, #18
 8002350:	4613      	mov	r3, r2
 8002352:	005b      	lsls	r3, r3, #1
 8002354:	4413      	add	r3, r2
 8002356:	60fb      	str	r3, [r7, #12]
    while(counter != 0U)
 8002358:	e002      	b.n	8002360 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	3b01      	subs	r3, #1
 800235e:	60fb      	str	r3, [r7, #12]
    while(counter != 0U)
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d1f9      	bne.n	800235a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	689b      	ldr	r3, [r3, #8]
 800236c:	f003 0301 	and.w	r3, r3, #1
 8002370:	2b01      	cmp	r3, #1
 8002372:	d15d      	bne.n	8002430 <HAL_ADC_Start+0x12c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002378:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800237c:	f023 0301 	bic.w	r3, r3, #1
 8002380:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002392:	2b00      	cmp	r3, #0
 8002394:	d007      	beq.n	80023a6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800239e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023aa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023b2:	d106      	bne.n	80023c2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023b8:	f023 0206 	bic.w	r2, r3, #6
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	645a      	str	r2, [r3, #68]	; 0x44
 80023c0:	e002      	b.n	80023c8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2200      	movs	r2, #0
 80023c6:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2200      	movs	r2, #0
 80023cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80023d8:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80023da:	4b20      	ldr	r3, [pc, #128]	; (800245c <HAL_ADC_Start+0x158>)
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	f003 031f 	and.w	r3, r3, #31
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d10f      	bne.n	8002406 <HAL_ADC_Start+0x102>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d129      	bne.n	8002448 <HAL_ADC_Start+0x144>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	689a      	ldr	r2, [r3, #8]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002402:	609a      	str	r2, [r3, #8]
 8002404:	e020      	b.n	8002448 <HAL_ADC_Start+0x144>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a15      	ldr	r2, [pc, #84]	; (8002460 <HAL_ADC_Start+0x15c>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d11b      	bne.n	8002448 <HAL_ADC_Start+0x144>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800241a:	2b00      	cmp	r3, #0
 800241c:	d114      	bne.n	8002448 <HAL_ADC_Start+0x144>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	689a      	ldr	r2, [r3, #8]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800242c:	609a      	str	r2, [r3, #8]
 800242e:	e00b      	b.n	8002448 <HAL_ADC_Start+0x144>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002434:	f043 0210 	orr.w	r2, r3, #16
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002440:	f043 0201 	orr.w	r2, r3, #1
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002448:	2300      	movs	r3, #0
}
 800244a:	4618      	mov	r0, r3
 800244c:	3714      	adds	r7, #20
 800244e:	46bd      	mov	sp, r7
 8002450:	bc80      	pop	{r7}
 8002452:	4770      	bx	lr
 8002454:	20000004 	.word	0x20000004
 8002458:	431bde83 	.word	0x431bde83
 800245c:	40012300 	.word	0x40012300
 8002460:	40012000 	.word	0x40012000

08002464 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002464:	b480      	push	{r7}
 8002466:	b085      	sub	sp, #20
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
 800246c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800246e:	2300      	movs	r3, #0
 8002470:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002478:	2b01      	cmp	r3, #1
 800247a:	d101      	bne.n	8002480 <HAL_ADC_ConfigChannel+0x1c>
 800247c:	2302      	movs	r3, #2
 800247e:	e103      	b.n	8002688 <HAL_ADC_ConfigChannel+0x224>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2201      	movs	r2, #1
 8002484:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	2b09      	cmp	r3, #9
 800248e:	d925      	bls.n	80024dc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	68d9      	ldr	r1, [r3, #12]
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	b29b      	uxth	r3, r3
 800249c:	461a      	mov	r2, r3
 800249e:	4613      	mov	r3, r2
 80024a0:	005b      	lsls	r3, r3, #1
 80024a2:	4413      	add	r3, r2
 80024a4:	3b1e      	subs	r3, #30
 80024a6:	2207      	movs	r2, #7
 80024a8:	fa02 f303 	lsl.w	r3, r2, r3
 80024ac:	43da      	mvns	r2, r3
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	400a      	ands	r2, r1
 80024b4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	68d9      	ldr	r1, [r3, #12]
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	689a      	ldr	r2, [r3, #8]
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	b29b      	uxth	r3, r3
 80024c6:	4618      	mov	r0, r3
 80024c8:	4603      	mov	r3, r0
 80024ca:	005b      	lsls	r3, r3, #1
 80024cc:	4403      	add	r3, r0
 80024ce:	3b1e      	subs	r3, #30
 80024d0:	409a      	lsls	r2, r3
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	430a      	orrs	r2, r1
 80024d8:	60da      	str	r2, [r3, #12]
 80024da:	e022      	b.n	8002522 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	6919      	ldr	r1, [r3, #16]
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	b29b      	uxth	r3, r3
 80024e8:	461a      	mov	r2, r3
 80024ea:	4613      	mov	r3, r2
 80024ec:	005b      	lsls	r3, r3, #1
 80024ee:	4413      	add	r3, r2
 80024f0:	2207      	movs	r2, #7
 80024f2:	fa02 f303 	lsl.w	r3, r2, r3
 80024f6:	43da      	mvns	r2, r3
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	400a      	ands	r2, r1
 80024fe:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	6919      	ldr	r1, [r3, #16]
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	689a      	ldr	r2, [r3, #8]
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	b29b      	uxth	r3, r3
 8002510:	4618      	mov	r0, r3
 8002512:	4603      	mov	r3, r0
 8002514:	005b      	lsls	r3, r3, #1
 8002516:	4403      	add	r3, r0
 8002518:	409a      	lsls	r2, r3
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	430a      	orrs	r2, r1
 8002520:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	2b06      	cmp	r3, #6
 8002528:	d824      	bhi.n	8002574 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	685a      	ldr	r2, [r3, #4]
 8002534:	4613      	mov	r3, r2
 8002536:	009b      	lsls	r3, r3, #2
 8002538:	4413      	add	r3, r2
 800253a:	3b05      	subs	r3, #5
 800253c:	221f      	movs	r2, #31
 800253e:	fa02 f303 	lsl.w	r3, r2, r3
 8002542:	43da      	mvns	r2, r3
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	400a      	ands	r2, r1
 800254a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	b29b      	uxth	r3, r3
 8002558:	4618      	mov	r0, r3
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	685a      	ldr	r2, [r3, #4]
 800255e:	4613      	mov	r3, r2
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	4413      	add	r3, r2
 8002564:	3b05      	subs	r3, #5
 8002566:	fa00 f203 	lsl.w	r2, r0, r3
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	430a      	orrs	r2, r1
 8002570:	635a      	str	r2, [r3, #52]	; 0x34
 8002572:	e04c      	b.n	800260e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	2b0c      	cmp	r3, #12
 800257a:	d824      	bhi.n	80025c6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	685a      	ldr	r2, [r3, #4]
 8002586:	4613      	mov	r3, r2
 8002588:	009b      	lsls	r3, r3, #2
 800258a:	4413      	add	r3, r2
 800258c:	3b23      	subs	r3, #35	; 0x23
 800258e:	221f      	movs	r2, #31
 8002590:	fa02 f303 	lsl.w	r3, r2, r3
 8002594:	43da      	mvns	r2, r3
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	400a      	ands	r2, r1
 800259c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	b29b      	uxth	r3, r3
 80025aa:	4618      	mov	r0, r3
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	685a      	ldr	r2, [r3, #4]
 80025b0:	4613      	mov	r3, r2
 80025b2:	009b      	lsls	r3, r3, #2
 80025b4:	4413      	add	r3, r2
 80025b6:	3b23      	subs	r3, #35	; 0x23
 80025b8:	fa00 f203 	lsl.w	r2, r0, r3
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	430a      	orrs	r2, r1
 80025c2:	631a      	str	r2, [r3, #48]	; 0x30
 80025c4:	e023      	b.n	800260e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	685a      	ldr	r2, [r3, #4]
 80025d0:	4613      	mov	r3, r2
 80025d2:	009b      	lsls	r3, r3, #2
 80025d4:	4413      	add	r3, r2
 80025d6:	3b41      	subs	r3, #65	; 0x41
 80025d8:	221f      	movs	r2, #31
 80025da:	fa02 f303 	lsl.w	r3, r2, r3
 80025de:	43da      	mvns	r2, r3
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	400a      	ands	r2, r1
 80025e6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	b29b      	uxth	r3, r3
 80025f4:	4618      	mov	r0, r3
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	685a      	ldr	r2, [r3, #4]
 80025fa:	4613      	mov	r3, r2
 80025fc:	009b      	lsls	r3, r3, #2
 80025fe:	4413      	add	r3, r2
 8002600:	3b41      	subs	r3, #65	; 0x41
 8002602:	fa00 f203 	lsl.w	r2, r0, r3
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	430a      	orrs	r2, r1
 800260c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a20      	ldr	r2, [pc, #128]	; (8002694 <HAL_ADC_ConfigChannel+0x230>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d109      	bne.n	800262c <HAL_ADC_ConfigChannel+0x1c8>
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	2b12      	cmp	r3, #18
 800261e:	d105      	bne.n	800262c <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002620:	4b1d      	ldr	r3, [pc, #116]	; (8002698 <HAL_ADC_ConfigChannel+0x234>)
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	4a1c      	ldr	r2, [pc, #112]	; (8002698 <HAL_ADC_ConfigChannel+0x234>)
 8002626:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800262a:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a18      	ldr	r2, [pc, #96]	; (8002694 <HAL_ADC_ConfigChannel+0x230>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d123      	bne.n	800267e <HAL_ADC_ConfigChannel+0x21a>
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	2b10      	cmp	r3, #16
 800263c:	d003      	beq.n	8002646 <HAL_ADC_ConfigChannel+0x1e2>
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	2b11      	cmp	r3, #17
 8002644:	d11b      	bne.n	800267e <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002646:	4b14      	ldr	r3, [pc, #80]	; (8002698 <HAL_ADC_ConfigChannel+0x234>)
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	4a13      	ldr	r2, [pc, #76]	; (8002698 <HAL_ADC_ConfigChannel+0x234>)
 800264c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002650:	6053      	str	r3, [r2, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	2b10      	cmp	r3, #16
 8002658:	d111      	bne.n	800267e <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800265a:	4b10      	ldr	r3, [pc, #64]	; (800269c <HAL_ADC_ConfigChannel+0x238>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a10      	ldr	r2, [pc, #64]	; (80026a0 <HAL_ADC_ConfigChannel+0x23c>)
 8002660:	fba2 2303 	umull	r2, r3, r2, r3
 8002664:	0c9a      	lsrs	r2, r3, #18
 8002666:	4613      	mov	r3, r2
 8002668:	009b      	lsls	r3, r3, #2
 800266a:	4413      	add	r3, r2
 800266c:	005b      	lsls	r3, r3, #1
 800266e:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8002670:	e002      	b.n	8002678 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	3b01      	subs	r3, #1
 8002676:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d1f9      	bne.n	8002672 <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2200      	movs	r2, #0
 8002682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002686:	2300      	movs	r3, #0
}
 8002688:	4618      	mov	r0, r3
 800268a:	3714      	adds	r7, #20
 800268c:	46bd      	mov	sp, r7
 800268e:	bc80      	pop	{r7}
 8002690:	4770      	bx	lr
 8002692:	bf00      	nop
 8002694:	40012000 	.word	0x40012000
 8002698:	40012300 	.word	0x40012300
 800269c:	20000004 	.word	0x20000004
 80026a0:	431bde83 	.word	0x431bde83

080026a4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b085      	sub	sp, #20
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80026ac:	4b7e      	ldr	r3, [pc, #504]	; (80028a8 <ADC_Init+0x204>)
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	4a7d      	ldr	r2, [pc, #500]	; (80028a8 <ADC_Init+0x204>)
 80026b2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80026b6:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80026b8:	4b7b      	ldr	r3, [pc, #492]	; (80028a8 <ADC_Init+0x204>)
 80026ba:	685a      	ldr	r2, [r3, #4]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	4979      	ldr	r1, [pc, #484]	; (80028a8 <ADC_Init+0x204>)
 80026c2:	4313      	orrs	r3, r2
 80026c4:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	685a      	ldr	r2, [r3, #4]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80026d4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	6859      	ldr	r1, [r3, #4]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	691b      	ldr	r3, [r3, #16]
 80026e0:	021a      	lsls	r2, r3, #8
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	430a      	orrs	r2, r1
 80026e8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	685a      	ldr	r2, [r3, #4]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80026f8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	6859      	ldr	r1, [r3, #4]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	689a      	ldr	r2, [r3, #8]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	430a      	orrs	r2, r1
 800270a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	689a      	ldr	r2, [r3, #8]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800271a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	6899      	ldr	r1, [r3, #8]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	68da      	ldr	r2, [r3, #12]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	430a      	orrs	r2, r1
 800272c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002732:	4a5e      	ldr	r2, [pc, #376]	; (80028ac <ADC_Init+0x208>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d022      	beq.n	800277e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	689a      	ldr	r2, [r3, #8]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002746:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	6899      	ldr	r1, [r3, #8]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	430a      	orrs	r2, r1
 8002758:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	689a      	ldr	r2, [r3, #8]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002768:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	6899      	ldr	r1, [r3, #8]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	430a      	orrs	r2, r1
 800277a:	609a      	str	r2, [r3, #8]
 800277c:	e00f      	b.n	800279e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	689a      	ldr	r2, [r3, #8]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800278c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	689a      	ldr	r2, [r3, #8]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800279c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	689a      	ldr	r2, [r3, #8]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f022 0202 	bic.w	r2, r2, #2
 80027ac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	6899      	ldr	r1, [r3, #8]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	7e1b      	ldrb	r3, [r3, #24]
 80027b8:	005a      	lsls	r2, r3, #1
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	430a      	orrs	r2, r1
 80027c0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d027      	beq.n	800281c <ADC_Init+0x178>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	685a      	ldr	r2, [r3, #4]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80027da:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	685a      	ldr	r2, [r3, #4]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80027ea:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027f0:	3b01      	subs	r3, #1
 80027f2:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 80027f6:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027f8:	68fa      	ldr	r2, [r7, #12]
 80027fa:	fa92 f2a2 	rbit	r2, r2
 80027fe:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002800:	68ba      	ldr	r2, [r7, #8]
 8002802:	fab2 f282 	clz	r2, r2
 8002806:	b2d2      	uxtb	r2, r2
 8002808:	fa03 f102 	lsl.w	r1, r3, r2
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	685a      	ldr	r2, [r3, #4]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	430a      	orrs	r2, r1
 8002818:	605a      	str	r2, [r3, #4]
 800281a:	e007      	b.n	800282c <ADC_Init+0x188>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	685a      	ldr	r2, [r3, #4]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800282a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800283a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	69db      	ldr	r3, [r3, #28]
 8002846:	3b01      	subs	r3, #1
 8002848:	051a      	lsls	r2, r3, #20
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	430a      	orrs	r2, r1
 8002850:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	689a      	ldr	r2, [r3, #8]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002860:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	6899      	ldr	r1, [r3, #8]
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800286e:	025a      	lsls	r2, r3, #9
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	430a      	orrs	r2, r1
 8002876:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	689a      	ldr	r2, [r3, #8]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002886:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	6899      	ldr	r1, [r3, #8]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	695b      	ldr	r3, [r3, #20]
 8002892:	029a      	lsls	r2, r3, #10
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	430a      	orrs	r2, r1
 800289a:	609a      	str	r2, [r3, #8]
}
 800289c:	bf00      	nop
 800289e:	3714      	adds	r7, #20
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bc80      	pop	{r7}
 80028a4:	4770      	bx	lr
 80028a6:	bf00      	nop
 80028a8:	40012300 	.word	0x40012300
 80028ac:	0f000001 	.word	0x0f000001

080028b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b085      	sub	sp, #20
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	f003 0307 	and.w	r3, r3, #7
 80028be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028c0:	4b0c      	ldr	r3, [pc, #48]	; (80028f4 <__NVIC_SetPriorityGrouping+0x44>)
 80028c2:	68db      	ldr	r3, [r3, #12]
 80028c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028c6:	68ba      	ldr	r2, [r7, #8]
 80028c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80028cc:	4013      	ands	r3, r2
 80028ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80028dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028e2:	4a04      	ldr	r2, [pc, #16]	; (80028f4 <__NVIC_SetPriorityGrouping+0x44>)
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	60d3      	str	r3, [r2, #12]
}
 80028e8:	bf00      	nop
 80028ea:	3714      	adds	r7, #20
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bc80      	pop	{r7}
 80028f0:	4770      	bx	lr
 80028f2:	bf00      	nop
 80028f4:	e000ed00 	.word	0xe000ed00

080028f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028f8:	b480      	push	{r7}
 80028fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028fc:	4b04      	ldr	r3, [pc, #16]	; (8002910 <__NVIC_GetPriorityGrouping+0x18>)
 80028fe:	68db      	ldr	r3, [r3, #12]
 8002900:	0a1b      	lsrs	r3, r3, #8
 8002902:	f003 0307 	and.w	r3, r3, #7
}
 8002906:	4618      	mov	r0, r3
 8002908:	46bd      	mov	sp, r7
 800290a:	bc80      	pop	{r7}
 800290c:	4770      	bx	lr
 800290e:	bf00      	nop
 8002910:	e000ed00 	.word	0xe000ed00

08002914 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002914:	b480      	push	{r7}
 8002916:	b083      	sub	sp, #12
 8002918:	af00      	add	r7, sp, #0
 800291a:	4603      	mov	r3, r0
 800291c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800291e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002922:	2b00      	cmp	r3, #0
 8002924:	db0b      	blt.n	800293e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002926:	79fb      	ldrb	r3, [r7, #7]
 8002928:	f003 021f 	and.w	r2, r3, #31
 800292c:	4906      	ldr	r1, [pc, #24]	; (8002948 <__NVIC_EnableIRQ+0x34>)
 800292e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002932:	095b      	lsrs	r3, r3, #5
 8002934:	2001      	movs	r0, #1
 8002936:	fa00 f202 	lsl.w	r2, r0, r2
 800293a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800293e:	bf00      	nop
 8002940:	370c      	adds	r7, #12
 8002942:	46bd      	mov	sp, r7
 8002944:	bc80      	pop	{r7}
 8002946:	4770      	bx	lr
 8002948:	e000e100 	.word	0xe000e100

0800294c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800294c:	b480      	push	{r7}
 800294e:	b083      	sub	sp, #12
 8002950:	af00      	add	r7, sp, #0
 8002952:	4603      	mov	r3, r0
 8002954:	6039      	str	r1, [r7, #0]
 8002956:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002958:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800295c:	2b00      	cmp	r3, #0
 800295e:	db0a      	blt.n	8002976 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	b2da      	uxtb	r2, r3
 8002964:	490c      	ldr	r1, [pc, #48]	; (8002998 <__NVIC_SetPriority+0x4c>)
 8002966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800296a:	0112      	lsls	r2, r2, #4
 800296c:	b2d2      	uxtb	r2, r2
 800296e:	440b      	add	r3, r1
 8002970:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002974:	e00a      	b.n	800298c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	b2da      	uxtb	r2, r3
 800297a:	4908      	ldr	r1, [pc, #32]	; (800299c <__NVIC_SetPriority+0x50>)
 800297c:	79fb      	ldrb	r3, [r7, #7]
 800297e:	f003 030f 	and.w	r3, r3, #15
 8002982:	3b04      	subs	r3, #4
 8002984:	0112      	lsls	r2, r2, #4
 8002986:	b2d2      	uxtb	r2, r2
 8002988:	440b      	add	r3, r1
 800298a:	761a      	strb	r2, [r3, #24]
}
 800298c:	bf00      	nop
 800298e:	370c      	adds	r7, #12
 8002990:	46bd      	mov	sp, r7
 8002992:	bc80      	pop	{r7}
 8002994:	4770      	bx	lr
 8002996:	bf00      	nop
 8002998:	e000e100 	.word	0xe000e100
 800299c:	e000ed00 	.word	0xe000ed00

080029a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b089      	sub	sp, #36	; 0x24
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	60f8      	str	r0, [r7, #12]
 80029a8:	60b9      	str	r1, [r7, #8]
 80029aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	f003 0307 	and.w	r3, r3, #7
 80029b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029b4:	69fb      	ldr	r3, [r7, #28]
 80029b6:	f1c3 0307 	rsb	r3, r3, #7
 80029ba:	2b04      	cmp	r3, #4
 80029bc:	bf28      	it	cs
 80029be:	2304      	movcs	r3, #4
 80029c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029c2:	69fb      	ldr	r3, [r7, #28]
 80029c4:	3304      	adds	r3, #4
 80029c6:	2b06      	cmp	r3, #6
 80029c8:	d902      	bls.n	80029d0 <NVIC_EncodePriority+0x30>
 80029ca:	69fb      	ldr	r3, [r7, #28]
 80029cc:	3b03      	subs	r3, #3
 80029ce:	e000      	b.n	80029d2 <NVIC_EncodePriority+0x32>
 80029d0:	2300      	movs	r3, #0
 80029d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029d4:	f04f 32ff 	mov.w	r2, #4294967295
 80029d8:	69bb      	ldr	r3, [r7, #24]
 80029da:	fa02 f303 	lsl.w	r3, r2, r3
 80029de:	43da      	mvns	r2, r3
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	401a      	ands	r2, r3
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029e8:	f04f 31ff 	mov.w	r1, #4294967295
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	fa01 f303 	lsl.w	r3, r1, r3
 80029f2:	43d9      	mvns	r1, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029f8:	4313      	orrs	r3, r2
         );
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	3724      	adds	r7, #36	; 0x24
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bc80      	pop	{r7}
 8002a02:	4770      	bx	lr

08002a04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b082      	sub	sp, #8
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	3b01      	subs	r3, #1
 8002a10:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a14:	d301      	bcc.n	8002a1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a16:	2301      	movs	r3, #1
 8002a18:	e00f      	b.n	8002a3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a1a:	4a0a      	ldr	r2, [pc, #40]	; (8002a44 <SysTick_Config+0x40>)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	3b01      	subs	r3, #1
 8002a20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a22:	210f      	movs	r1, #15
 8002a24:	f04f 30ff 	mov.w	r0, #4294967295
 8002a28:	f7ff ff90 	bl	800294c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a2c:	4b05      	ldr	r3, [pc, #20]	; (8002a44 <SysTick_Config+0x40>)
 8002a2e:	2200      	movs	r2, #0
 8002a30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a32:	4b04      	ldr	r3, [pc, #16]	; (8002a44 <SysTick_Config+0x40>)
 8002a34:	2207      	movs	r2, #7
 8002a36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a38:	2300      	movs	r3, #0
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3708      	adds	r7, #8
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	e000e010 	.word	0xe000e010

08002a48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a50:	6878      	ldr	r0, [r7, #4]
 8002a52:	f7ff ff2d 	bl	80028b0 <__NVIC_SetPriorityGrouping>
}
 8002a56:	bf00      	nop
 8002a58:	3708      	adds	r7, #8
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}

08002a5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a5e:	b580      	push	{r7, lr}
 8002a60:	b086      	sub	sp, #24
 8002a62:	af00      	add	r7, sp, #0
 8002a64:	4603      	mov	r3, r0
 8002a66:	60b9      	str	r1, [r7, #8]
 8002a68:	607a      	str	r2, [r7, #4]
 8002a6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a70:	f7ff ff42 	bl	80028f8 <__NVIC_GetPriorityGrouping>
 8002a74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a76:	687a      	ldr	r2, [r7, #4]
 8002a78:	68b9      	ldr	r1, [r7, #8]
 8002a7a:	6978      	ldr	r0, [r7, #20]
 8002a7c:	f7ff ff90 	bl	80029a0 <NVIC_EncodePriority>
 8002a80:	4602      	mov	r2, r0
 8002a82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a86:	4611      	mov	r1, r2
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f7ff ff5f 	bl	800294c <__NVIC_SetPriority>
}
 8002a8e:	bf00      	nop
 8002a90:	3718      	adds	r7, #24
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}

08002a96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a96:	b580      	push	{r7, lr}
 8002a98:	b082      	sub	sp, #8
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002aa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f7ff ff35 	bl	8002914 <__NVIC_EnableIRQ>
}
 8002aaa:	bf00      	nop
 8002aac:	3708      	adds	r7, #8
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}

08002ab2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ab2:	b580      	push	{r7, lr}
 8002ab4:	b082      	sub	sp, #8
 8002ab6:	af00      	add	r7, sp, #0
 8002ab8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	f7ff ffa2 	bl	8002a04 <SysTick_Config>
 8002ac0:	4603      	mov	r3, r0
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3708      	adds	r7, #8
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
	...

08002acc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b087      	sub	sp, #28
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
 8002ad4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ada:	e16f      	b.n	8002dbc <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	2101      	movs	r1, #1
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ae8:	4013      	ands	r3, r2
 8002aea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	f000 8161 	beq.w	8002db6 <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	f003 0303 	and.w	r3, r3, #3
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d005      	beq.n	8002b0c <HAL_GPIO_Init+0x40>
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	f003 0303 	and.w	r3, r3, #3
 8002b08:	2b02      	cmp	r3, #2
 8002b0a:	d130      	bne.n	8002b6e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	005b      	lsls	r3, r3, #1
 8002b16:	2203      	movs	r2, #3
 8002b18:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1c:	43db      	mvns	r3, r3
 8002b1e:	693a      	ldr	r2, [r7, #16]
 8002b20:	4013      	ands	r3, r2
 8002b22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	68da      	ldr	r2, [r3, #12]
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	005b      	lsls	r3, r3, #1
 8002b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b30:	693a      	ldr	r2, [r7, #16]
 8002b32:	4313      	orrs	r3, r2
 8002b34:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	693a      	ldr	r2, [r7, #16]
 8002b3a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002b42:	2201      	movs	r2, #1
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	fa02 f303 	lsl.w	r3, r2, r3
 8002b4a:	43db      	mvns	r3, r3
 8002b4c:	693a      	ldr	r2, [r7, #16]
 8002b4e:	4013      	ands	r3, r2
 8002b50:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	091b      	lsrs	r3, r3, #4
 8002b58:	f003 0201 	and.w	r2, r3, #1
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b62:	693a      	ldr	r2, [r7, #16]
 8002b64:	4313      	orrs	r3, r2
 8002b66:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	693a      	ldr	r2, [r7, #16]
 8002b6c:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	f003 0303 	and.w	r3, r3, #3
 8002b76:	2b03      	cmp	r3, #3
 8002b78:	d017      	beq.n	8002baa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	68db      	ldr	r3, [r3, #12]
 8002b7e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	005b      	lsls	r3, r3, #1
 8002b84:	2203      	movs	r2, #3
 8002b86:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8a:	43db      	mvns	r3, r3
 8002b8c:	693a      	ldr	r2, [r7, #16]
 8002b8e:	4013      	ands	r3, r2
 8002b90:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	689a      	ldr	r2, [r3, #8]
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	005b      	lsls	r3, r3, #1
 8002b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9e:	693a      	ldr	r2, [r7, #16]
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	693a      	ldr	r2, [r7, #16]
 8002ba8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	f003 0303 	and.w	r3, r3, #3
 8002bb2:	2b02      	cmp	r3, #2
 8002bb4:	d123      	bne.n	8002bfe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	08da      	lsrs	r2, r3, #3
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	3208      	adds	r2, #8
 8002bbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bc2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	f003 0307 	and.w	r3, r3, #7
 8002bca:	009b      	lsls	r3, r3, #2
 8002bcc:	220f      	movs	r2, #15
 8002bce:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd2:	43db      	mvns	r3, r3
 8002bd4:	693a      	ldr	r2, [r7, #16]
 8002bd6:	4013      	ands	r3, r2
 8002bd8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	691a      	ldr	r2, [r3, #16]
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	f003 0307 	and.w	r3, r3, #7
 8002be4:	009b      	lsls	r3, r3, #2
 8002be6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bea:	693a      	ldr	r2, [r7, #16]
 8002bec:	4313      	orrs	r3, r2
 8002bee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	08da      	lsrs	r2, r3, #3
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	3208      	adds	r2, #8
 8002bf8:	6939      	ldr	r1, [r7, #16]
 8002bfa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	005b      	lsls	r3, r3, #1
 8002c08:	2203      	movs	r2, #3
 8002c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0e:	43db      	mvns	r3, r3
 8002c10:	693a      	ldr	r2, [r7, #16]
 8002c12:	4013      	ands	r3, r2
 8002c14:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	f003 0203 	and.w	r2, r3, #3
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	005b      	lsls	r3, r3, #1
 8002c22:	fa02 f303 	lsl.w	r3, r2, r3
 8002c26:	693a      	ldr	r2, [r7, #16]
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	693a      	ldr	r2, [r7, #16]
 8002c30:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	f000 80bb 	beq.w	8002db6 <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c40:	2300      	movs	r3, #0
 8002c42:	60bb      	str	r3, [r7, #8]
 8002c44:	4b64      	ldr	r3, [pc, #400]	; (8002dd8 <HAL_GPIO_Init+0x30c>)
 8002c46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c48:	4a63      	ldr	r2, [pc, #396]	; (8002dd8 <HAL_GPIO_Init+0x30c>)
 8002c4a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c4e:	6453      	str	r3, [r2, #68]	; 0x44
 8002c50:	4b61      	ldr	r3, [pc, #388]	; (8002dd8 <HAL_GPIO_Init+0x30c>)
 8002c52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c54:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c58:	60bb      	str	r3, [r7, #8]
 8002c5a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002c5c:	4a5f      	ldr	r2, [pc, #380]	; (8002ddc <HAL_GPIO_Init+0x310>)
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	089b      	lsrs	r3, r3, #2
 8002c62:	3302      	adds	r3, #2
 8002c64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c68:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	f003 0303 	and.w	r3, r3, #3
 8002c70:	009b      	lsls	r3, r3, #2
 8002c72:	220f      	movs	r2, #15
 8002c74:	fa02 f303 	lsl.w	r3, r2, r3
 8002c78:	43db      	mvns	r3, r3
 8002c7a:	693a      	ldr	r2, [r7, #16]
 8002c7c:	4013      	ands	r3, r2
 8002c7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	4a57      	ldr	r2, [pc, #348]	; (8002de0 <HAL_GPIO_Init+0x314>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d031      	beq.n	8002cec <HAL_GPIO_Init+0x220>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	4a56      	ldr	r2, [pc, #344]	; (8002de4 <HAL_GPIO_Init+0x318>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d02b      	beq.n	8002ce8 <HAL_GPIO_Init+0x21c>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	4a55      	ldr	r2, [pc, #340]	; (8002de8 <HAL_GPIO_Init+0x31c>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d025      	beq.n	8002ce4 <HAL_GPIO_Init+0x218>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	4a54      	ldr	r2, [pc, #336]	; (8002dec <HAL_GPIO_Init+0x320>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d01f      	beq.n	8002ce0 <HAL_GPIO_Init+0x214>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	4a53      	ldr	r2, [pc, #332]	; (8002df0 <HAL_GPIO_Init+0x324>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d019      	beq.n	8002cdc <HAL_GPIO_Init+0x210>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	4a52      	ldr	r2, [pc, #328]	; (8002df4 <HAL_GPIO_Init+0x328>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d013      	beq.n	8002cd8 <HAL_GPIO_Init+0x20c>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	4a51      	ldr	r2, [pc, #324]	; (8002df8 <HAL_GPIO_Init+0x32c>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d00d      	beq.n	8002cd4 <HAL_GPIO_Init+0x208>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	4a50      	ldr	r2, [pc, #320]	; (8002dfc <HAL_GPIO_Init+0x330>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d007      	beq.n	8002cd0 <HAL_GPIO_Init+0x204>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	4a4f      	ldr	r2, [pc, #316]	; (8002e00 <HAL_GPIO_Init+0x334>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d101      	bne.n	8002ccc <HAL_GPIO_Init+0x200>
 8002cc8:	2308      	movs	r3, #8
 8002cca:	e010      	b.n	8002cee <HAL_GPIO_Init+0x222>
 8002ccc:	2309      	movs	r3, #9
 8002cce:	e00e      	b.n	8002cee <HAL_GPIO_Init+0x222>
 8002cd0:	2307      	movs	r3, #7
 8002cd2:	e00c      	b.n	8002cee <HAL_GPIO_Init+0x222>
 8002cd4:	2306      	movs	r3, #6
 8002cd6:	e00a      	b.n	8002cee <HAL_GPIO_Init+0x222>
 8002cd8:	2305      	movs	r3, #5
 8002cda:	e008      	b.n	8002cee <HAL_GPIO_Init+0x222>
 8002cdc:	2304      	movs	r3, #4
 8002cde:	e006      	b.n	8002cee <HAL_GPIO_Init+0x222>
 8002ce0:	2303      	movs	r3, #3
 8002ce2:	e004      	b.n	8002cee <HAL_GPIO_Init+0x222>
 8002ce4:	2302      	movs	r3, #2
 8002ce6:	e002      	b.n	8002cee <HAL_GPIO_Init+0x222>
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e000      	b.n	8002cee <HAL_GPIO_Init+0x222>
 8002cec:	2300      	movs	r3, #0
 8002cee:	697a      	ldr	r2, [r7, #20]
 8002cf0:	f002 0203 	and.w	r2, r2, #3
 8002cf4:	0092      	lsls	r2, r2, #2
 8002cf6:	4093      	lsls	r3, r2
 8002cf8:	461a      	mov	r2, r3
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002d00:	4936      	ldr	r1, [pc, #216]	; (8002ddc <HAL_GPIO_Init+0x310>)
 8002d02:	697b      	ldr	r3, [r7, #20]
 8002d04:	089b      	lsrs	r3, r3, #2
 8002d06:	3302      	adds	r3, #2
 8002d08:	693a      	ldr	r2, [r7, #16]
 8002d0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d0e:	4b3d      	ldr	r3, [pc, #244]	; (8002e04 <HAL_GPIO_Init+0x338>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	43db      	mvns	r3, r3
 8002d18:	693a      	ldr	r2, [r7, #16]
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d003      	beq.n	8002d32 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002d2a:	693a      	ldr	r2, [r7, #16]
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002d32:	4a34      	ldr	r2, [pc, #208]	; (8002e04 <HAL_GPIO_Init+0x338>)
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002d38:	4b32      	ldr	r3, [pc, #200]	; (8002e04 <HAL_GPIO_Init+0x338>)
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	43db      	mvns	r3, r3
 8002d42:	693a      	ldr	r2, [r7, #16]
 8002d44:	4013      	ands	r3, r2
 8002d46:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d003      	beq.n	8002d5c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002d54:	693a      	ldr	r2, [r7, #16]
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002d5c:	4a29      	ldr	r2, [pc, #164]	; (8002e04 <HAL_GPIO_Init+0x338>)
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d62:	4b28      	ldr	r3, [pc, #160]	; (8002e04 <HAL_GPIO_Init+0x338>)
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	43db      	mvns	r3, r3
 8002d6c:	693a      	ldr	r2, [r7, #16]
 8002d6e:	4013      	ands	r3, r2
 8002d70:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d003      	beq.n	8002d86 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002d7e:	693a      	ldr	r2, [r7, #16]
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	4313      	orrs	r3, r2
 8002d84:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002d86:	4a1f      	ldr	r2, [pc, #124]	; (8002e04 <HAL_GPIO_Init+0x338>)
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d8c:	4b1d      	ldr	r3, [pc, #116]	; (8002e04 <HAL_GPIO_Init+0x338>)
 8002d8e:	68db      	ldr	r3, [r3, #12]
 8002d90:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	43db      	mvns	r3, r3
 8002d96:	693a      	ldr	r2, [r7, #16]
 8002d98:	4013      	ands	r3, r2
 8002d9a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d003      	beq.n	8002db0 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8002da8:	693a      	ldr	r2, [r7, #16]
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	4313      	orrs	r3, r2
 8002dae:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002db0:	4a14      	ldr	r2, [pc, #80]	; (8002e04 <HAL_GPIO_Init+0x338>)
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	3301      	adds	r3, #1
 8002dba:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	fa22 f303 	lsr.w	r3, r2, r3
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	f47f ae88 	bne.w	8002adc <HAL_GPIO_Init+0x10>
  }
}
 8002dcc:	bf00      	nop
 8002dce:	bf00      	nop
 8002dd0:	371c      	adds	r7, #28
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bc80      	pop	{r7}
 8002dd6:	4770      	bx	lr
 8002dd8:	40023800 	.word	0x40023800
 8002ddc:	40013800 	.word	0x40013800
 8002de0:	40020000 	.word	0x40020000
 8002de4:	40020400 	.word	0x40020400
 8002de8:	40020800 	.word	0x40020800
 8002dec:	40020c00 	.word	0x40020c00
 8002df0:	40021000 	.word	0x40021000
 8002df4:	40021400 	.word	0x40021400
 8002df8:	40021800 	.word	0x40021800
 8002dfc:	40021c00 	.word	0x40021c00
 8002e00:	40022000 	.word	0x40022000
 8002e04:	40013c00 	.word	0x40013c00

08002e08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b083      	sub	sp, #12
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
 8002e10:	460b      	mov	r3, r1
 8002e12:	807b      	strh	r3, [r7, #2]
 8002e14:	4613      	mov	r3, r2
 8002e16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e18:	787b      	ldrb	r3, [r7, #1]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d003      	beq.n	8002e26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e1e:	887a      	ldrh	r2, [r7, #2]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e24:	e003      	b.n	8002e2e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e26:	887b      	ldrh	r3, [r7, #2]
 8002e28:	041a      	lsls	r2, r3, #16
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	619a      	str	r2, [r3, #24]
}
 8002e2e:	bf00      	nop
 8002e30:	370c      	adds	r7, #12
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bc80      	pop	{r7}
 8002e36:	4770      	bx	lr

08002e38 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b082      	sub	sp, #8
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	4603      	mov	r3, r0
 8002e40:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002e42:	4b08      	ldr	r3, [pc, #32]	; (8002e64 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e44:	695a      	ldr	r2, [r3, #20]
 8002e46:	88fb      	ldrh	r3, [r7, #6]
 8002e48:	4013      	ands	r3, r2
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d006      	beq.n	8002e5c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002e4e:	4a05      	ldr	r2, [pc, #20]	; (8002e64 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e50:	88fb      	ldrh	r3, [r7, #6]
 8002e52:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002e54:	88fb      	ldrh	r3, [r7, #6]
 8002e56:	4618      	mov	r0, r3
 8002e58:	f000 f806 	bl	8002e68 <HAL_GPIO_EXTI_Callback>
  }
}
 8002e5c:	bf00      	nop
 8002e5e:	3708      	adds	r7, #8
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}
 8002e64:	40013c00 	.word	0x40013c00

08002e68 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b083      	sub	sp, #12
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	4603      	mov	r3, r0
 8002e70:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002e72:	bf00      	nop
 8002e74:	370c      	adds	r7, #12
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bc80      	pop	{r7}
 8002e7a:	4770      	bx	lr

08002e7c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b084      	sub	sp, #16
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d101      	bne.n	8002e8e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	e12b      	b.n	80030e6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e94:	b2db      	uxtb	r3, r3
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d106      	bne.n	8002ea8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	f7ff f800 	bl	8001ea8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2224      	movs	r2, #36	; 0x24
 8002eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	681a      	ldr	r2, [r3, #0]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f022 0201 	bic.w	r2, r2, #1
 8002ebe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002ece:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	681a      	ldr	r2, [r3, #0]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002ede:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ee0:	f002 fce8 	bl	80058b4 <HAL_RCC_GetPCLK1Freq>
 8002ee4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	4a81      	ldr	r2, [pc, #516]	; (80030f0 <HAL_I2C_Init+0x274>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d807      	bhi.n	8002f00 <HAL_I2C_Init+0x84>
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	4a80      	ldr	r2, [pc, #512]	; (80030f4 <HAL_I2C_Init+0x278>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	bf94      	ite	ls
 8002ef8:	2301      	movls	r3, #1
 8002efa:	2300      	movhi	r3, #0
 8002efc:	b2db      	uxtb	r3, r3
 8002efe:	e006      	b.n	8002f0e <HAL_I2C_Init+0x92>
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	4a7d      	ldr	r2, [pc, #500]	; (80030f8 <HAL_I2C_Init+0x27c>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	bf94      	ite	ls
 8002f08:	2301      	movls	r3, #1
 8002f0a:	2300      	movhi	r3, #0
 8002f0c:	b2db      	uxtb	r3, r3
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d001      	beq.n	8002f16 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	e0e7      	b.n	80030e6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	4a78      	ldr	r2, [pc, #480]	; (80030fc <HAL_I2C_Init+0x280>)
 8002f1a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f1e:	0c9b      	lsrs	r3, r3, #18
 8002f20:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	68ba      	ldr	r2, [r7, #8]
 8002f32:	430a      	orrs	r2, r1
 8002f34:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	6a1b      	ldr	r3, [r3, #32]
 8002f3c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	4a6a      	ldr	r2, [pc, #424]	; (80030f0 <HAL_I2C_Init+0x274>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d802      	bhi.n	8002f50 <HAL_I2C_Init+0xd4>
 8002f4a:	68bb      	ldr	r3, [r7, #8]
 8002f4c:	3301      	adds	r3, #1
 8002f4e:	e009      	b.n	8002f64 <HAL_I2C_Init+0xe8>
 8002f50:	68bb      	ldr	r3, [r7, #8]
 8002f52:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002f56:	fb02 f303 	mul.w	r3, r2, r3
 8002f5a:	4a69      	ldr	r2, [pc, #420]	; (8003100 <HAL_I2C_Init+0x284>)
 8002f5c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f60:	099b      	lsrs	r3, r3, #6
 8002f62:	3301      	adds	r3, #1
 8002f64:	687a      	ldr	r2, [r7, #4]
 8002f66:	6812      	ldr	r2, [r2, #0]
 8002f68:	430b      	orrs	r3, r1
 8002f6a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	69db      	ldr	r3, [r3, #28]
 8002f72:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002f76:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	495c      	ldr	r1, [pc, #368]	; (80030f0 <HAL_I2C_Init+0x274>)
 8002f80:	428b      	cmp	r3, r1
 8002f82:	d819      	bhi.n	8002fb8 <HAL_I2C_Init+0x13c>
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	1e59      	subs	r1, r3, #1
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	005b      	lsls	r3, r3, #1
 8002f8e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f92:	1c59      	adds	r1, r3, #1
 8002f94:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002f98:	400b      	ands	r3, r1
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d00a      	beq.n	8002fb4 <HAL_I2C_Init+0x138>
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	1e59      	subs	r1, r3, #1
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	005b      	lsls	r3, r3, #1
 8002fa8:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fac:	3301      	adds	r3, #1
 8002fae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fb2:	e051      	b.n	8003058 <HAL_I2C_Init+0x1dc>
 8002fb4:	2304      	movs	r3, #4
 8002fb6:	e04f      	b.n	8003058 <HAL_I2C_Init+0x1dc>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d111      	bne.n	8002fe4 <HAL_I2C_Init+0x168>
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	1e58      	subs	r0, r3, #1
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6859      	ldr	r1, [r3, #4]
 8002fc8:	460b      	mov	r3, r1
 8002fca:	005b      	lsls	r3, r3, #1
 8002fcc:	440b      	add	r3, r1
 8002fce:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fd2:	3301      	adds	r3, #1
 8002fd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	bf0c      	ite	eq
 8002fdc:	2301      	moveq	r3, #1
 8002fde:	2300      	movne	r3, #0
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	e012      	b.n	800300a <HAL_I2C_Init+0x18e>
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	1e58      	subs	r0, r3, #1
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6859      	ldr	r1, [r3, #4]
 8002fec:	460b      	mov	r3, r1
 8002fee:	009b      	lsls	r3, r3, #2
 8002ff0:	440b      	add	r3, r1
 8002ff2:	0099      	lsls	r1, r3, #2
 8002ff4:	440b      	add	r3, r1
 8002ff6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ffa:	3301      	adds	r3, #1
 8002ffc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003000:	2b00      	cmp	r3, #0
 8003002:	bf0c      	ite	eq
 8003004:	2301      	moveq	r3, #1
 8003006:	2300      	movne	r3, #0
 8003008:	b2db      	uxtb	r3, r3
 800300a:	2b00      	cmp	r3, #0
 800300c:	d001      	beq.n	8003012 <HAL_I2C_Init+0x196>
 800300e:	2301      	movs	r3, #1
 8003010:	e022      	b.n	8003058 <HAL_I2C_Init+0x1dc>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d10e      	bne.n	8003038 <HAL_I2C_Init+0x1bc>
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	1e58      	subs	r0, r3, #1
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6859      	ldr	r1, [r3, #4]
 8003022:	460b      	mov	r3, r1
 8003024:	005b      	lsls	r3, r3, #1
 8003026:	440b      	add	r3, r1
 8003028:	fbb0 f3f3 	udiv	r3, r0, r3
 800302c:	3301      	adds	r3, #1
 800302e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003032:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003036:	e00f      	b.n	8003058 <HAL_I2C_Init+0x1dc>
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	1e58      	subs	r0, r3, #1
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6859      	ldr	r1, [r3, #4]
 8003040:	460b      	mov	r3, r1
 8003042:	009b      	lsls	r3, r3, #2
 8003044:	440b      	add	r3, r1
 8003046:	0099      	lsls	r1, r3, #2
 8003048:	440b      	add	r3, r1
 800304a:	fbb0 f3f3 	udiv	r3, r0, r3
 800304e:	3301      	adds	r3, #1
 8003050:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003054:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003058:	6879      	ldr	r1, [r7, #4]
 800305a:	6809      	ldr	r1, [r1, #0]
 800305c:	4313      	orrs	r3, r2
 800305e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	69da      	ldr	r2, [r3, #28]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6a1b      	ldr	r3, [r3, #32]
 8003072:	431a      	orrs	r2, r3
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	430a      	orrs	r2, r1
 800307a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003086:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800308a:	687a      	ldr	r2, [r7, #4]
 800308c:	6911      	ldr	r1, [r2, #16]
 800308e:	687a      	ldr	r2, [r7, #4]
 8003090:	68d2      	ldr	r2, [r2, #12]
 8003092:	4311      	orrs	r1, r2
 8003094:	687a      	ldr	r2, [r7, #4]
 8003096:	6812      	ldr	r2, [r2, #0]
 8003098:	430b      	orrs	r3, r1
 800309a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	68db      	ldr	r3, [r3, #12]
 80030a2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	695a      	ldr	r2, [r3, #20]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	699b      	ldr	r3, [r3, #24]
 80030ae:	431a      	orrs	r2, r3
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	430a      	orrs	r2, r1
 80030b6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f042 0201 	orr.w	r2, r2, #1
 80030c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2200      	movs	r2, #0
 80030cc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2220      	movs	r2, #32
 80030d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2200      	movs	r2, #0
 80030da:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2200      	movs	r2, #0
 80030e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80030e4:	2300      	movs	r3, #0
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3710      	adds	r7, #16
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	000186a0 	.word	0x000186a0
 80030f4:	001e847f 	.word	0x001e847f
 80030f8:	003d08ff 	.word	0x003d08ff
 80030fc:	431bde83 	.word	0x431bde83
 8003100:	10624dd3 	.word	0x10624dd3

08003104 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b088      	sub	sp, #32
 8003108:	af02      	add	r7, sp, #8
 800310a:	60f8      	str	r0, [r7, #12]
 800310c:	607a      	str	r2, [r7, #4]
 800310e:	461a      	mov	r2, r3
 8003110:	460b      	mov	r3, r1
 8003112:	817b      	strh	r3, [r7, #10]
 8003114:	4613      	mov	r3, r2
 8003116:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003118:	f7ff f882 	bl	8002220 <HAL_GetTick>
 800311c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003124:	b2db      	uxtb	r3, r3
 8003126:	2b20      	cmp	r3, #32
 8003128:	f040 80e0 	bne.w	80032ec <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800312c:	697b      	ldr	r3, [r7, #20]
 800312e:	9300      	str	r3, [sp, #0]
 8003130:	2319      	movs	r3, #25
 8003132:	2201      	movs	r2, #1
 8003134:	4970      	ldr	r1, [pc, #448]	; (80032f8 <HAL_I2C_Master_Transmit+0x1f4>)
 8003136:	68f8      	ldr	r0, [r7, #12]
 8003138:	f000 fc58 	bl	80039ec <I2C_WaitOnFlagUntilTimeout>
 800313c:	4603      	mov	r3, r0
 800313e:	2b00      	cmp	r3, #0
 8003140:	d001      	beq.n	8003146 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003142:	2302      	movs	r3, #2
 8003144:	e0d3      	b.n	80032ee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800314c:	2b01      	cmp	r3, #1
 800314e:	d101      	bne.n	8003154 <HAL_I2C_Master_Transmit+0x50>
 8003150:	2302      	movs	r3, #2
 8003152:	e0cc      	b.n	80032ee <HAL_I2C_Master_Transmit+0x1ea>
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	2201      	movs	r2, #1
 8003158:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 0301 	and.w	r3, r3, #1
 8003166:	2b01      	cmp	r3, #1
 8003168:	d007      	beq.n	800317a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f042 0201 	orr.w	r2, r2, #1
 8003178:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003188:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	2221      	movs	r2, #33	; 0x21
 800318e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2210      	movs	r2, #16
 8003196:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	2200      	movs	r2, #0
 800319e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	687a      	ldr	r2, [r7, #4]
 80031a4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	893a      	ldrh	r2, [r7, #8]
 80031aa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031b0:	b29a      	uxth	r2, r3
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	4a50      	ldr	r2, [pc, #320]	; (80032fc <HAL_I2C_Master_Transmit+0x1f8>)
 80031ba:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80031bc:	8979      	ldrh	r1, [r7, #10]
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	6a3a      	ldr	r2, [r7, #32]
 80031c2:	68f8      	ldr	r0, [r7, #12]
 80031c4:	f000 fac2 	bl	800374c <I2C_MasterRequestWrite>
 80031c8:	4603      	mov	r3, r0
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d001      	beq.n	80031d2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80031ce:	2301      	movs	r3, #1
 80031d0:	e08d      	b.n	80032ee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031d2:	2300      	movs	r3, #0
 80031d4:	613b      	str	r3, [r7, #16]
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	695b      	ldr	r3, [r3, #20]
 80031dc:	613b      	str	r3, [r7, #16]
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	699b      	ldr	r3, [r3, #24]
 80031e4:	613b      	str	r3, [r7, #16]
 80031e6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80031e8:	e066      	b.n	80032b8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031ea:	697a      	ldr	r2, [r7, #20]
 80031ec:	6a39      	ldr	r1, [r7, #32]
 80031ee:	68f8      	ldr	r0, [r7, #12]
 80031f0:	f000 fcd2 	bl	8003b98 <I2C_WaitOnTXEFlagUntilTimeout>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d00d      	beq.n	8003216 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fe:	2b04      	cmp	r3, #4
 8003200:	d107      	bne.n	8003212 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003210:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003212:	2301      	movs	r3, #1
 8003214:	e06b      	b.n	80032ee <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800321a:	781a      	ldrb	r2, [r3, #0]
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003226:	1c5a      	adds	r2, r3, #1
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003230:	b29b      	uxth	r3, r3
 8003232:	3b01      	subs	r3, #1
 8003234:	b29a      	uxth	r2, r3
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800323e:	3b01      	subs	r3, #1
 8003240:	b29a      	uxth	r2, r3
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	695b      	ldr	r3, [r3, #20]
 800324c:	f003 0304 	and.w	r3, r3, #4
 8003250:	2b04      	cmp	r3, #4
 8003252:	d11b      	bne.n	800328c <HAL_I2C_Master_Transmit+0x188>
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003258:	2b00      	cmp	r3, #0
 800325a:	d017      	beq.n	800328c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003260:	781a      	ldrb	r2, [r3, #0]
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800326c:	1c5a      	adds	r2, r3, #1
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003276:	b29b      	uxth	r3, r3
 8003278:	3b01      	subs	r3, #1
 800327a:	b29a      	uxth	r2, r3
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003284:	3b01      	subs	r3, #1
 8003286:	b29a      	uxth	r2, r3
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800328c:	697a      	ldr	r2, [r7, #20]
 800328e:	6a39      	ldr	r1, [r7, #32]
 8003290:	68f8      	ldr	r0, [r7, #12]
 8003292:	f000 fcc2 	bl	8003c1a <I2C_WaitOnBTFFlagUntilTimeout>
 8003296:	4603      	mov	r3, r0
 8003298:	2b00      	cmp	r3, #0
 800329a:	d00d      	beq.n	80032b8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a0:	2b04      	cmp	r3, #4
 80032a2:	d107      	bne.n	80032b4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032b2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80032b4:	2301      	movs	r3, #1
 80032b6:	e01a      	b.n	80032ee <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d194      	bne.n	80031ea <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	681a      	ldr	r2, [r3, #0]
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	2220      	movs	r2, #32
 80032d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2200      	movs	r2, #0
 80032dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2200      	movs	r2, #0
 80032e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80032e8:	2300      	movs	r3, #0
 80032ea:	e000      	b.n	80032ee <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80032ec:	2302      	movs	r3, #2
  }
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3718      	adds	r7, #24
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}
 80032f6:	bf00      	nop
 80032f8:	00100002 	.word	0x00100002
 80032fc:	ffff0000 	.word	0xffff0000

08003300 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b08c      	sub	sp, #48	; 0x30
 8003304:	af02      	add	r7, sp, #8
 8003306:	60f8      	str	r0, [r7, #12]
 8003308:	607a      	str	r2, [r7, #4]
 800330a:	461a      	mov	r2, r3
 800330c:	460b      	mov	r3, r1
 800330e:	817b      	strh	r3, [r7, #10]
 8003310:	4613      	mov	r3, r2
 8003312:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003314:	f7fe ff84 	bl	8002220 <HAL_GetTick>
 8003318:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003320:	b2db      	uxtb	r3, r3
 8003322:	2b20      	cmp	r3, #32
 8003324:	f040 820b 	bne.w	800373e <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800332a:	9300      	str	r3, [sp, #0]
 800332c:	2319      	movs	r3, #25
 800332e:	2201      	movs	r2, #1
 8003330:	497c      	ldr	r1, [pc, #496]	; (8003524 <HAL_I2C_Master_Receive+0x224>)
 8003332:	68f8      	ldr	r0, [r7, #12]
 8003334:	f000 fb5a 	bl	80039ec <I2C_WaitOnFlagUntilTimeout>
 8003338:	4603      	mov	r3, r0
 800333a:	2b00      	cmp	r3, #0
 800333c:	d001      	beq.n	8003342 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800333e:	2302      	movs	r3, #2
 8003340:	e1fe      	b.n	8003740 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003348:	2b01      	cmp	r3, #1
 800334a:	d101      	bne.n	8003350 <HAL_I2C_Master_Receive+0x50>
 800334c:	2302      	movs	r3, #2
 800334e:	e1f7      	b.n	8003740 <HAL_I2C_Master_Receive+0x440>
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	2201      	movs	r2, #1
 8003354:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 0301 	and.w	r3, r3, #1
 8003362:	2b01      	cmp	r3, #1
 8003364:	d007      	beq.n	8003376 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f042 0201 	orr.w	r2, r2, #1
 8003374:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003384:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2222      	movs	r2, #34	; 0x22
 800338a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	2210      	movs	r2, #16
 8003392:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	2200      	movs	r2, #0
 800339a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	687a      	ldr	r2, [r7, #4]
 80033a0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	893a      	ldrh	r2, [r7, #8]
 80033a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033ac:	b29a      	uxth	r2, r3
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	4a5c      	ldr	r2, [pc, #368]	; (8003528 <HAL_I2C_Master_Receive+0x228>)
 80033b6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80033b8:	8979      	ldrh	r1, [r7, #10]
 80033ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80033be:	68f8      	ldr	r0, [r7, #12]
 80033c0:	f000 fa46 	bl	8003850 <I2C_MasterRequestRead>
 80033c4:	4603      	mov	r3, r0
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d001      	beq.n	80033ce <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e1b8      	b.n	8003740 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d113      	bne.n	80033fe <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033d6:	2300      	movs	r3, #0
 80033d8:	623b      	str	r3, [r7, #32]
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	695b      	ldr	r3, [r3, #20]
 80033e0:	623b      	str	r3, [r7, #32]
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	699b      	ldr	r3, [r3, #24]
 80033e8:	623b      	str	r3, [r7, #32]
 80033ea:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033fa:	601a      	str	r2, [r3, #0]
 80033fc:	e18c      	b.n	8003718 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003402:	2b01      	cmp	r3, #1
 8003404:	d11b      	bne.n	800343e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	681a      	ldr	r2, [r3, #0]
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003414:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003416:	2300      	movs	r3, #0
 8003418:	61fb      	str	r3, [r7, #28]
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	695b      	ldr	r3, [r3, #20]
 8003420:	61fb      	str	r3, [r7, #28]
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	699b      	ldr	r3, [r3, #24]
 8003428:	61fb      	str	r3, [r7, #28]
 800342a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800343a:	601a      	str	r2, [r3, #0]
 800343c:	e16c      	b.n	8003718 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003442:	2b02      	cmp	r3, #2
 8003444:	d11b      	bne.n	800347e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	681a      	ldr	r2, [r3, #0]
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003454:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	681a      	ldr	r2, [r3, #0]
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003464:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003466:	2300      	movs	r3, #0
 8003468:	61bb      	str	r3, [r7, #24]
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	695b      	ldr	r3, [r3, #20]
 8003470:	61bb      	str	r3, [r7, #24]
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	699b      	ldr	r3, [r3, #24]
 8003478:	61bb      	str	r3, [r7, #24]
 800347a:	69bb      	ldr	r3, [r7, #24]
 800347c:	e14c      	b.n	8003718 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	681a      	ldr	r2, [r3, #0]
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800348c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800348e:	2300      	movs	r3, #0
 8003490:	617b      	str	r3, [r7, #20]
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	695b      	ldr	r3, [r3, #20]
 8003498:	617b      	str	r3, [r7, #20]
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	699b      	ldr	r3, [r3, #24]
 80034a0:	617b      	str	r3, [r7, #20]
 80034a2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80034a4:	e138      	b.n	8003718 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034aa:	2b03      	cmp	r3, #3
 80034ac:	f200 80f1 	bhi.w	8003692 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d123      	bne.n	8003500 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034ba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80034bc:	68f8      	ldr	r0, [r7, #12]
 80034be:	f000 fbed 	bl	8003c9c <I2C_WaitOnRXNEFlagUntilTimeout>
 80034c2:	4603      	mov	r3, r0
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d001      	beq.n	80034cc <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80034c8:	2301      	movs	r3, #1
 80034ca:	e139      	b.n	8003740 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	691a      	ldr	r2, [r3, #16]
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034d6:	b2d2      	uxtb	r2, r2
 80034d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034de:	1c5a      	adds	r2, r3, #1
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034e8:	3b01      	subs	r3, #1
 80034ea:	b29a      	uxth	r2, r3
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034f4:	b29b      	uxth	r3, r3
 80034f6:	3b01      	subs	r3, #1
 80034f8:	b29a      	uxth	r2, r3
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	855a      	strh	r2, [r3, #42]	; 0x2a
 80034fe:	e10b      	b.n	8003718 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003504:	2b02      	cmp	r3, #2
 8003506:	d14e      	bne.n	80035a6 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800350a:	9300      	str	r3, [sp, #0]
 800350c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800350e:	2200      	movs	r2, #0
 8003510:	4906      	ldr	r1, [pc, #24]	; (800352c <HAL_I2C_Master_Receive+0x22c>)
 8003512:	68f8      	ldr	r0, [r7, #12]
 8003514:	f000 fa6a 	bl	80039ec <I2C_WaitOnFlagUntilTimeout>
 8003518:	4603      	mov	r3, r0
 800351a:	2b00      	cmp	r3, #0
 800351c:	d008      	beq.n	8003530 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800351e:	2301      	movs	r3, #1
 8003520:	e10e      	b.n	8003740 <HAL_I2C_Master_Receive+0x440>
 8003522:	bf00      	nop
 8003524:	00100002 	.word	0x00100002
 8003528:	ffff0000 	.word	0xffff0000
 800352c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	681a      	ldr	r2, [r3, #0]
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800353e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	691a      	ldr	r2, [r3, #16]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800354a:	b2d2      	uxtb	r2, r2
 800354c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003552:	1c5a      	adds	r2, r3, #1
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800355c:	3b01      	subs	r3, #1
 800355e:	b29a      	uxth	r2, r3
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003568:	b29b      	uxth	r3, r3
 800356a:	3b01      	subs	r3, #1
 800356c:	b29a      	uxth	r2, r3
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	691a      	ldr	r2, [r3, #16]
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800357c:	b2d2      	uxtb	r2, r2
 800357e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003584:	1c5a      	adds	r2, r3, #1
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800358e:	3b01      	subs	r3, #1
 8003590:	b29a      	uxth	r2, r3
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800359a:	b29b      	uxth	r3, r3
 800359c:	3b01      	subs	r3, #1
 800359e:	b29a      	uxth	r2, r3
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80035a4:	e0b8      	b.n	8003718 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80035a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a8:	9300      	str	r3, [sp, #0]
 80035aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035ac:	2200      	movs	r2, #0
 80035ae:	4966      	ldr	r1, [pc, #408]	; (8003748 <HAL_I2C_Master_Receive+0x448>)
 80035b0:	68f8      	ldr	r0, [r7, #12]
 80035b2:	f000 fa1b 	bl	80039ec <I2C_WaitOnFlagUntilTimeout>
 80035b6:	4603      	mov	r3, r0
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d001      	beq.n	80035c0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80035bc:	2301      	movs	r3, #1
 80035be:	e0bf      	b.n	8003740 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	681a      	ldr	r2, [r3, #0]
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035ce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	691a      	ldr	r2, [r3, #16]
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035da:	b2d2      	uxtb	r2, r2
 80035dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035e2:	1c5a      	adds	r2, r3, #1
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035ec:	3b01      	subs	r3, #1
 80035ee:	b29a      	uxth	r2, r3
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035f8:	b29b      	uxth	r3, r3
 80035fa:	3b01      	subs	r3, #1
 80035fc:	b29a      	uxth	r2, r3
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003604:	9300      	str	r3, [sp, #0]
 8003606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003608:	2200      	movs	r2, #0
 800360a:	494f      	ldr	r1, [pc, #316]	; (8003748 <HAL_I2C_Master_Receive+0x448>)
 800360c:	68f8      	ldr	r0, [r7, #12]
 800360e:	f000 f9ed 	bl	80039ec <I2C_WaitOnFlagUntilTimeout>
 8003612:	4603      	mov	r3, r0
 8003614:	2b00      	cmp	r3, #0
 8003616:	d001      	beq.n	800361c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003618:	2301      	movs	r3, #1
 800361a:	e091      	b.n	8003740 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	681a      	ldr	r2, [r3, #0]
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800362a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	691a      	ldr	r2, [r3, #16]
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003636:	b2d2      	uxtb	r2, r2
 8003638:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800363e:	1c5a      	adds	r2, r3, #1
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003648:	3b01      	subs	r3, #1
 800364a:	b29a      	uxth	r2, r3
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003654:	b29b      	uxth	r3, r3
 8003656:	3b01      	subs	r3, #1
 8003658:	b29a      	uxth	r2, r3
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	691a      	ldr	r2, [r3, #16]
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003668:	b2d2      	uxtb	r2, r2
 800366a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003670:	1c5a      	adds	r2, r3, #1
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800367a:	3b01      	subs	r3, #1
 800367c:	b29a      	uxth	r2, r3
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003686:	b29b      	uxth	r3, r3
 8003688:	3b01      	subs	r3, #1
 800368a:	b29a      	uxth	r2, r3
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003690:	e042      	b.n	8003718 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003692:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003694:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003696:	68f8      	ldr	r0, [r7, #12]
 8003698:	f000 fb00 	bl	8003c9c <I2C_WaitOnRXNEFlagUntilTimeout>
 800369c:	4603      	mov	r3, r0
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d001      	beq.n	80036a6 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	e04c      	b.n	8003740 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	691a      	ldr	r2, [r3, #16]
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b0:	b2d2      	uxtb	r2, r2
 80036b2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b8:	1c5a      	adds	r2, r3, #1
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036c2:	3b01      	subs	r3, #1
 80036c4:	b29a      	uxth	r2, r3
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036ce:	b29b      	uxth	r3, r3
 80036d0:	3b01      	subs	r3, #1
 80036d2:	b29a      	uxth	r2, r3
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	695b      	ldr	r3, [r3, #20]
 80036de:	f003 0304 	and.w	r3, r3, #4
 80036e2:	2b04      	cmp	r3, #4
 80036e4:	d118      	bne.n	8003718 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	691a      	ldr	r2, [r3, #16]
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f0:	b2d2      	uxtb	r2, r2
 80036f2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f8:	1c5a      	adds	r2, r3, #1
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003702:	3b01      	subs	r3, #1
 8003704:	b29a      	uxth	r2, r3
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800370e:	b29b      	uxth	r3, r3
 8003710:	3b01      	subs	r3, #1
 8003712:	b29a      	uxth	r2, r3
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800371c:	2b00      	cmp	r3, #0
 800371e:	f47f aec2 	bne.w	80034a6 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2220      	movs	r2, #32
 8003726:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	2200      	movs	r2, #0
 800372e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	2200      	movs	r2, #0
 8003736:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800373a:	2300      	movs	r3, #0
 800373c:	e000      	b.n	8003740 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800373e:	2302      	movs	r3, #2
  }
}
 8003740:	4618      	mov	r0, r3
 8003742:	3728      	adds	r7, #40	; 0x28
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}
 8003748:	00010004 	.word	0x00010004

0800374c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b088      	sub	sp, #32
 8003750:	af02      	add	r7, sp, #8
 8003752:	60f8      	str	r0, [r7, #12]
 8003754:	607a      	str	r2, [r7, #4]
 8003756:	603b      	str	r3, [r7, #0]
 8003758:	460b      	mov	r3, r1
 800375a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003760:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	2b08      	cmp	r3, #8
 8003766:	d006      	beq.n	8003776 <I2C_MasterRequestWrite+0x2a>
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	2b01      	cmp	r3, #1
 800376c:	d003      	beq.n	8003776 <I2C_MasterRequestWrite+0x2a>
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003774:	d108      	bne.n	8003788 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	681a      	ldr	r2, [r3, #0]
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003784:	601a      	str	r2, [r3, #0]
 8003786:	e00b      	b.n	80037a0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800378c:	2b12      	cmp	r3, #18
 800378e:	d107      	bne.n	80037a0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800379e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	9300      	str	r3, [sp, #0]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2200      	movs	r2, #0
 80037a8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80037ac:	68f8      	ldr	r0, [r7, #12]
 80037ae:	f000 f91d 	bl	80039ec <I2C_WaitOnFlagUntilTimeout>
 80037b2:	4603      	mov	r3, r0
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d00d      	beq.n	80037d4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037c6:	d103      	bne.n	80037d0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80037ce:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80037d0:	2303      	movs	r3, #3
 80037d2:	e035      	b.n	8003840 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	691b      	ldr	r3, [r3, #16]
 80037d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80037dc:	d108      	bne.n	80037f0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80037de:	897b      	ldrh	r3, [r7, #10]
 80037e0:	b2db      	uxtb	r3, r3
 80037e2:	461a      	mov	r2, r3
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80037ec:	611a      	str	r2, [r3, #16]
 80037ee:	e01b      	b.n	8003828 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80037f0:	897b      	ldrh	r3, [r7, #10]
 80037f2:	11db      	asrs	r3, r3, #7
 80037f4:	b2db      	uxtb	r3, r3
 80037f6:	f003 0306 	and.w	r3, r3, #6
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	f063 030f 	orn	r3, r3, #15
 8003800:	b2da      	uxtb	r2, r3
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	687a      	ldr	r2, [r7, #4]
 800380c:	490e      	ldr	r1, [pc, #56]	; (8003848 <I2C_MasterRequestWrite+0xfc>)
 800380e:	68f8      	ldr	r0, [r7, #12]
 8003810:	f000 f943 	bl	8003a9a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003814:	4603      	mov	r3, r0
 8003816:	2b00      	cmp	r3, #0
 8003818:	d001      	beq.n	800381e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e010      	b.n	8003840 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800381e:	897b      	ldrh	r3, [r7, #10]
 8003820:	b2da      	uxtb	r2, r3
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	687a      	ldr	r2, [r7, #4]
 800382c:	4907      	ldr	r1, [pc, #28]	; (800384c <I2C_MasterRequestWrite+0x100>)
 800382e:	68f8      	ldr	r0, [r7, #12]
 8003830:	f000 f933 	bl	8003a9a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003834:	4603      	mov	r3, r0
 8003836:	2b00      	cmp	r3, #0
 8003838:	d001      	beq.n	800383e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e000      	b.n	8003840 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800383e:	2300      	movs	r3, #0
}
 8003840:	4618      	mov	r0, r3
 8003842:	3718      	adds	r7, #24
 8003844:	46bd      	mov	sp, r7
 8003846:	bd80      	pop	{r7, pc}
 8003848:	00010008 	.word	0x00010008
 800384c:	00010002 	.word	0x00010002

08003850 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b088      	sub	sp, #32
 8003854:	af02      	add	r7, sp, #8
 8003856:	60f8      	str	r0, [r7, #12]
 8003858:	607a      	str	r2, [r7, #4]
 800385a:	603b      	str	r3, [r7, #0]
 800385c:	460b      	mov	r3, r1
 800385e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003864:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003874:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	2b08      	cmp	r3, #8
 800387a:	d006      	beq.n	800388a <I2C_MasterRequestRead+0x3a>
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	2b01      	cmp	r3, #1
 8003880:	d003      	beq.n	800388a <I2C_MasterRequestRead+0x3a>
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003888:	d108      	bne.n	800389c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003898:	601a      	str	r2, [r3, #0]
 800389a:	e00b      	b.n	80038b4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038a0:	2b11      	cmp	r3, #17
 80038a2:	d107      	bne.n	80038b4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80038b2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	9300      	str	r3, [sp, #0]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2200      	movs	r2, #0
 80038bc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80038c0:	68f8      	ldr	r0, [r7, #12]
 80038c2:	f000 f893 	bl	80039ec <I2C_WaitOnFlagUntilTimeout>
 80038c6:	4603      	mov	r3, r0
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d00d      	beq.n	80038e8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038da:	d103      	bne.n	80038e4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038e2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80038e4:	2303      	movs	r3, #3
 80038e6:	e079      	b.n	80039dc <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	691b      	ldr	r3, [r3, #16]
 80038ec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80038f0:	d108      	bne.n	8003904 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80038f2:	897b      	ldrh	r3, [r7, #10]
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	f043 0301 	orr.w	r3, r3, #1
 80038fa:	b2da      	uxtb	r2, r3
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	611a      	str	r2, [r3, #16]
 8003902:	e05f      	b.n	80039c4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003904:	897b      	ldrh	r3, [r7, #10]
 8003906:	11db      	asrs	r3, r3, #7
 8003908:	b2db      	uxtb	r3, r3
 800390a:	f003 0306 	and.w	r3, r3, #6
 800390e:	b2db      	uxtb	r3, r3
 8003910:	f063 030f 	orn	r3, r3, #15
 8003914:	b2da      	uxtb	r2, r3
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	687a      	ldr	r2, [r7, #4]
 8003920:	4930      	ldr	r1, [pc, #192]	; (80039e4 <I2C_MasterRequestRead+0x194>)
 8003922:	68f8      	ldr	r0, [r7, #12]
 8003924:	f000 f8b9 	bl	8003a9a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003928:	4603      	mov	r3, r0
 800392a:	2b00      	cmp	r3, #0
 800392c:	d001      	beq.n	8003932 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	e054      	b.n	80039dc <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003932:	897b      	ldrh	r3, [r7, #10]
 8003934:	b2da      	uxtb	r2, r3
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	687a      	ldr	r2, [r7, #4]
 8003940:	4929      	ldr	r1, [pc, #164]	; (80039e8 <I2C_MasterRequestRead+0x198>)
 8003942:	68f8      	ldr	r0, [r7, #12]
 8003944:	f000 f8a9 	bl	8003a9a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003948:	4603      	mov	r3, r0
 800394a:	2b00      	cmp	r3, #0
 800394c:	d001      	beq.n	8003952 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e044      	b.n	80039dc <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003952:	2300      	movs	r3, #0
 8003954:	613b      	str	r3, [r7, #16]
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	695b      	ldr	r3, [r3, #20]
 800395c:	613b      	str	r3, [r7, #16]
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	699b      	ldr	r3, [r3, #24]
 8003964:	613b      	str	r3, [r7, #16]
 8003966:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003976:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	9300      	str	r3, [sp, #0]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2200      	movs	r2, #0
 8003980:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003984:	68f8      	ldr	r0, [r7, #12]
 8003986:	f000 f831 	bl	80039ec <I2C_WaitOnFlagUntilTimeout>
 800398a:	4603      	mov	r3, r0
 800398c:	2b00      	cmp	r3, #0
 800398e:	d00d      	beq.n	80039ac <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800399a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800399e:	d103      	bne.n	80039a8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039a6:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80039a8:	2303      	movs	r3, #3
 80039aa:	e017      	b.n	80039dc <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80039ac:	897b      	ldrh	r3, [r7, #10]
 80039ae:	11db      	asrs	r3, r3, #7
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	f003 0306 	and.w	r3, r3, #6
 80039b6:	b2db      	uxtb	r3, r3
 80039b8:	f063 030e 	orn	r3, r3, #14
 80039bc:	b2da      	uxtb	r2, r3
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	687a      	ldr	r2, [r7, #4]
 80039c8:	4907      	ldr	r1, [pc, #28]	; (80039e8 <I2C_MasterRequestRead+0x198>)
 80039ca:	68f8      	ldr	r0, [r7, #12]
 80039cc:	f000 f865 	bl	8003a9a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039d0:	4603      	mov	r3, r0
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d001      	beq.n	80039da <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	e000      	b.n	80039dc <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80039da:	2300      	movs	r3, #0
}
 80039dc:	4618      	mov	r0, r3
 80039de:	3718      	adds	r7, #24
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bd80      	pop	{r7, pc}
 80039e4:	00010008 	.word	0x00010008
 80039e8:	00010002 	.word	0x00010002

080039ec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b084      	sub	sp, #16
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	60f8      	str	r0, [r7, #12]
 80039f4:	60b9      	str	r1, [r7, #8]
 80039f6:	603b      	str	r3, [r7, #0]
 80039f8:	4613      	mov	r3, r2
 80039fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80039fc:	e025      	b.n	8003a4a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a04:	d021      	beq.n	8003a4a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a06:	f7fe fc0b 	bl	8002220 <HAL_GetTick>
 8003a0a:	4602      	mov	r2, r0
 8003a0c:	69bb      	ldr	r3, [r7, #24]
 8003a0e:	1ad3      	subs	r3, r2, r3
 8003a10:	683a      	ldr	r2, [r7, #0]
 8003a12:	429a      	cmp	r2, r3
 8003a14:	d302      	bcc.n	8003a1c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d116      	bne.n	8003a4a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	2220      	movs	r2, #32
 8003a26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a36:	f043 0220 	orr.w	r2, r3, #32
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2200      	movs	r2, #0
 8003a42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	e023      	b.n	8003a92 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a4a:	68bb      	ldr	r3, [r7, #8]
 8003a4c:	0c1b      	lsrs	r3, r3, #16
 8003a4e:	b2db      	uxtb	r3, r3
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d10d      	bne.n	8003a70 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	695b      	ldr	r3, [r3, #20]
 8003a5a:	43da      	mvns	r2, r3
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	4013      	ands	r3, r2
 8003a60:	b29b      	uxth	r3, r3
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	bf0c      	ite	eq
 8003a66:	2301      	moveq	r3, #1
 8003a68:	2300      	movne	r3, #0
 8003a6a:	b2db      	uxtb	r3, r3
 8003a6c:	461a      	mov	r2, r3
 8003a6e:	e00c      	b.n	8003a8a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	699b      	ldr	r3, [r3, #24]
 8003a76:	43da      	mvns	r2, r3
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	4013      	ands	r3, r2
 8003a7c:	b29b      	uxth	r3, r3
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	bf0c      	ite	eq
 8003a82:	2301      	moveq	r3, #1
 8003a84:	2300      	movne	r3, #0
 8003a86:	b2db      	uxtb	r3, r3
 8003a88:	461a      	mov	r2, r3
 8003a8a:	79fb      	ldrb	r3, [r7, #7]
 8003a8c:	429a      	cmp	r2, r3
 8003a8e:	d0b6      	beq.n	80039fe <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003a90:	2300      	movs	r3, #0
}
 8003a92:	4618      	mov	r0, r3
 8003a94:	3710      	adds	r7, #16
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}

08003a9a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003a9a:	b580      	push	{r7, lr}
 8003a9c:	b084      	sub	sp, #16
 8003a9e:	af00      	add	r7, sp, #0
 8003aa0:	60f8      	str	r0, [r7, #12]
 8003aa2:	60b9      	str	r1, [r7, #8]
 8003aa4:	607a      	str	r2, [r7, #4]
 8003aa6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003aa8:	e051      	b.n	8003b4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	695b      	ldr	r3, [r3, #20]
 8003ab0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ab4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ab8:	d123      	bne.n	8003b02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	681a      	ldr	r2, [r3, #0]
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ac8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003ad2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2220      	movs	r2, #32
 8003ade:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aee:	f043 0204 	orr.w	r2, r3, #4
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2200      	movs	r2, #0
 8003afa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	e046      	b.n	8003b90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b08:	d021      	beq.n	8003b4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b0a:	f7fe fb89 	bl	8002220 <HAL_GetTick>
 8003b0e:	4602      	mov	r2, r0
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	1ad3      	subs	r3, r2, r3
 8003b14:	687a      	ldr	r2, [r7, #4]
 8003b16:	429a      	cmp	r2, r3
 8003b18:	d302      	bcc.n	8003b20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d116      	bne.n	8003b4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2200      	movs	r2, #0
 8003b24:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	2220      	movs	r2, #32
 8003b2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	2200      	movs	r2, #0
 8003b32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b3a:	f043 0220 	orr.w	r2, r3, #32
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	2200      	movs	r2, #0
 8003b46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e020      	b.n	8003b90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003b4e:	68bb      	ldr	r3, [r7, #8]
 8003b50:	0c1b      	lsrs	r3, r3, #16
 8003b52:	b2db      	uxtb	r3, r3
 8003b54:	2b01      	cmp	r3, #1
 8003b56:	d10c      	bne.n	8003b72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	695b      	ldr	r3, [r3, #20]
 8003b5e:	43da      	mvns	r2, r3
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	4013      	ands	r3, r2
 8003b64:	b29b      	uxth	r3, r3
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	bf14      	ite	ne
 8003b6a:	2301      	movne	r3, #1
 8003b6c:	2300      	moveq	r3, #0
 8003b6e:	b2db      	uxtb	r3, r3
 8003b70:	e00b      	b.n	8003b8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	699b      	ldr	r3, [r3, #24]
 8003b78:	43da      	mvns	r2, r3
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	b29b      	uxth	r3, r3
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	bf14      	ite	ne
 8003b84:	2301      	movne	r3, #1
 8003b86:	2300      	moveq	r3, #0
 8003b88:	b2db      	uxtb	r3, r3
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d18d      	bne.n	8003aaa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003b8e:	2300      	movs	r3, #0
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	3710      	adds	r7, #16
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bd80      	pop	{r7, pc}

08003b98 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b084      	sub	sp, #16
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	60f8      	str	r0, [r7, #12]
 8003ba0:	60b9      	str	r1, [r7, #8]
 8003ba2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ba4:	e02d      	b.n	8003c02 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003ba6:	68f8      	ldr	r0, [r7, #12]
 8003ba8:	f000 f8ce 	bl	8003d48 <I2C_IsAcknowledgeFailed>
 8003bac:	4603      	mov	r3, r0
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d001      	beq.n	8003bb6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	e02d      	b.n	8003c12 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bbc:	d021      	beq.n	8003c02 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bbe:	f7fe fb2f 	bl	8002220 <HAL_GetTick>
 8003bc2:	4602      	mov	r2, r0
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	1ad3      	subs	r3, r2, r3
 8003bc8:	68ba      	ldr	r2, [r7, #8]
 8003bca:	429a      	cmp	r2, r3
 8003bcc:	d302      	bcc.n	8003bd4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d116      	bne.n	8003c02 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	2220      	movs	r2, #32
 8003bde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	2200      	movs	r2, #0
 8003be6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bee:	f043 0220 	orr.w	r2, r3, #32
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e007      	b.n	8003c12 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	695b      	ldr	r3, [r3, #20]
 8003c08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c0c:	2b80      	cmp	r3, #128	; 0x80
 8003c0e:	d1ca      	bne.n	8003ba6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003c10:	2300      	movs	r3, #0
}
 8003c12:	4618      	mov	r0, r3
 8003c14:	3710      	adds	r7, #16
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bd80      	pop	{r7, pc}

08003c1a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c1a:	b580      	push	{r7, lr}
 8003c1c:	b084      	sub	sp, #16
 8003c1e:	af00      	add	r7, sp, #0
 8003c20:	60f8      	str	r0, [r7, #12]
 8003c22:	60b9      	str	r1, [r7, #8]
 8003c24:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003c26:	e02d      	b.n	8003c84 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003c28:	68f8      	ldr	r0, [r7, #12]
 8003c2a:	f000 f88d 	bl	8003d48 <I2C_IsAcknowledgeFailed>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d001      	beq.n	8003c38 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003c34:	2301      	movs	r3, #1
 8003c36:	e02d      	b.n	8003c94 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c3e:	d021      	beq.n	8003c84 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c40:	f7fe faee 	bl	8002220 <HAL_GetTick>
 8003c44:	4602      	mov	r2, r0
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	1ad3      	subs	r3, r2, r3
 8003c4a:	68ba      	ldr	r2, [r7, #8]
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	d302      	bcc.n	8003c56 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d116      	bne.n	8003c84 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2220      	movs	r2, #32
 8003c60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2200      	movs	r2, #0
 8003c68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c70:	f043 0220 	orr.w	r2, r3, #32
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	e007      	b.n	8003c94 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	695b      	ldr	r3, [r3, #20]
 8003c8a:	f003 0304 	and.w	r3, r3, #4
 8003c8e:	2b04      	cmp	r3, #4
 8003c90:	d1ca      	bne.n	8003c28 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003c92:	2300      	movs	r3, #0
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	3710      	adds	r7, #16
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}

08003c9c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b084      	sub	sp, #16
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	60f8      	str	r0, [r7, #12]
 8003ca4:	60b9      	str	r1, [r7, #8]
 8003ca6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003ca8:	e042      	b.n	8003d30 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	695b      	ldr	r3, [r3, #20]
 8003cb0:	f003 0310 	and.w	r3, r3, #16
 8003cb4:	2b10      	cmp	r3, #16
 8003cb6:	d119      	bne.n	8003cec <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f06f 0210 	mvn.w	r2, #16
 8003cc0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	2220      	movs	r2, #32
 8003ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	e029      	b.n	8003d40 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cec:	f7fe fa98 	bl	8002220 <HAL_GetTick>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	1ad3      	subs	r3, r2, r3
 8003cf6:	68ba      	ldr	r2, [r7, #8]
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	d302      	bcc.n	8003d02 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d116      	bne.n	8003d30 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2200      	movs	r2, #0
 8003d06:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2220      	movs	r2, #32
 8003d0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	2200      	movs	r2, #0
 8003d14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d1c:	f043 0220 	orr.w	r2, r3, #32
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2200      	movs	r2, #0
 8003d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	e007      	b.n	8003d40 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	695b      	ldr	r3, [r3, #20]
 8003d36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d3a:	2b40      	cmp	r3, #64	; 0x40
 8003d3c:	d1b5      	bne.n	8003caa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003d3e:	2300      	movs	r3, #0
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3710      	adds	r7, #16
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd80      	pop	{r7, pc}

08003d48 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b083      	sub	sp, #12
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	695b      	ldr	r3, [r3, #20]
 8003d56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d5e:	d11b      	bne.n	8003d98 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003d68:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2220      	movs	r2, #32
 8003d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d84:	f043 0204 	orr.w	r2, r3, #4
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	e000      	b.n	8003d9a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003d98:	2300      	movs	r3, #0
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	370c      	adds	r7, #12
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bc80      	pop	{r7}
 8003da2:	4770      	bx	lr

08003da4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003da4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003da6:	b08f      	sub	sp, #60	; 0x3c
 8003da8:	af0a      	add	r7, sp, #40	; 0x28
 8003daa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d101      	bne.n	8003db6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
 8003db4:	e10f      	b.n	8003fd6 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8003dc2:	b2db      	uxtb	r3, r3
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d106      	bne.n	8003dd6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003dd0:	6878      	ldr	r0, [r7, #4]
 8003dd2:	f005 f939 	bl	8009048 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2203      	movs	r2, #3
 8003dda:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003de2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d102      	bne.n	8003df0 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2200      	movs	r2, #0
 8003dee:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4618      	mov	r0, r3
 8003df6:	f002 f93d 	bl	8006074 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	603b      	str	r3, [r7, #0]
 8003e00:	687e      	ldr	r6, [r7, #4]
 8003e02:	466d      	mov	r5, sp
 8003e04:	f106 0410 	add.w	r4, r6, #16
 8003e08:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003e0a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003e0c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003e0e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003e10:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003e14:	e885 0003 	stmia.w	r5, {r0, r1}
 8003e18:	1d33      	adds	r3, r6, #4
 8003e1a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003e1c:	6838      	ldr	r0, [r7, #0]
 8003e1e:	f002 f81f 	bl	8005e60 <USB_CoreInit>
 8003e22:	4603      	mov	r3, r0
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d005      	beq.n	8003e34 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2202      	movs	r2, #2
 8003e2c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	e0d0      	b.n	8003fd6 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	2100      	movs	r1, #0
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f002 f92a 	bl	8006094 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e40:	2300      	movs	r3, #0
 8003e42:	73fb      	strb	r3, [r7, #15]
 8003e44:	e04a      	b.n	8003edc <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003e46:	7bfa      	ldrb	r2, [r7, #15]
 8003e48:	6879      	ldr	r1, [r7, #4]
 8003e4a:	4613      	mov	r3, r2
 8003e4c:	00db      	lsls	r3, r3, #3
 8003e4e:	1a9b      	subs	r3, r3, r2
 8003e50:	009b      	lsls	r3, r3, #2
 8003e52:	440b      	add	r3, r1
 8003e54:	333d      	adds	r3, #61	; 0x3d
 8003e56:	2201      	movs	r2, #1
 8003e58:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003e5a:	7bfa      	ldrb	r2, [r7, #15]
 8003e5c:	6879      	ldr	r1, [r7, #4]
 8003e5e:	4613      	mov	r3, r2
 8003e60:	00db      	lsls	r3, r3, #3
 8003e62:	1a9b      	subs	r3, r3, r2
 8003e64:	009b      	lsls	r3, r3, #2
 8003e66:	440b      	add	r3, r1
 8003e68:	333c      	adds	r3, #60	; 0x3c
 8003e6a:	7bfa      	ldrb	r2, [r7, #15]
 8003e6c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003e6e:	7bfa      	ldrb	r2, [r7, #15]
 8003e70:	7bfb      	ldrb	r3, [r7, #15]
 8003e72:	b298      	uxth	r0, r3
 8003e74:	6879      	ldr	r1, [r7, #4]
 8003e76:	4613      	mov	r3, r2
 8003e78:	00db      	lsls	r3, r3, #3
 8003e7a:	1a9b      	subs	r3, r3, r2
 8003e7c:	009b      	lsls	r3, r3, #2
 8003e7e:	440b      	add	r3, r1
 8003e80:	3342      	adds	r3, #66	; 0x42
 8003e82:	4602      	mov	r2, r0
 8003e84:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003e86:	7bfa      	ldrb	r2, [r7, #15]
 8003e88:	6879      	ldr	r1, [r7, #4]
 8003e8a:	4613      	mov	r3, r2
 8003e8c:	00db      	lsls	r3, r3, #3
 8003e8e:	1a9b      	subs	r3, r3, r2
 8003e90:	009b      	lsls	r3, r3, #2
 8003e92:	440b      	add	r3, r1
 8003e94:	333f      	adds	r3, #63	; 0x3f
 8003e96:	2200      	movs	r2, #0
 8003e98:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003e9a:	7bfa      	ldrb	r2, [r7, #15]
 8003e9c:	6879      	ldr	r1, [r7, #4]
 8003e9e:	4613      	mov	r3, r2
 8003ea0:	00db      	lsls	r3, r3, #3
 8003ea2:	1a9b      	subs	r3, r3, r2
 8003ea4:	009b      	lsls	r3, r3, #2
 8003ea6:	440b      	add	r3, r1
 8003ea8:	3344      	adds	r3, #68	; 0x44
 8003eaa:	2200      	movs	r2, #0
 8003eac:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003eae:	7bfa      	ldrb	r2, [r7, #15]
 8003eb0:	6879      	ldr	r1, [r7, #4]
 8003eb2:	4613      	mov	r3, r2
 8003eb4:	00db      	lsls	r3, r3, #3
 8003eb6:	1a9b      	subs	r3, r3, r2
 8003eb8:	009b      	lsls	r3, r3, #2
 8003eba:	440b      	add	r3, r1
 8003ebc:	3348      	adds	r3, #72	; 0x48
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003ec2:	7bfa      	ldrb	r2, [r7, #15]
 8003ec4:	6879      	ldr	r1, [r7, #4]
 8003ec6:	4613      	mov	r3, r2
 8003ec8:	00db      	lsls	r3, r3, #3
 8003eca:	1a9b      	subs	r3, r3, r2
 8003ecc:	009b      	lsls	r3, r3, #2
 8003ece:	440b      	add	r3, r1
 8003ed0:	3350      	adds	r3, #80	; 0x50
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ed6:	7bfb      	ldrb	r3, [r7, #15]
 8003ed8:	3301      	adds	r3, #1
 8003eda:	73fb      	strb	r3, [r7, #15]
 8003edc:	7bfa      	ldrb	r2, [r7, #15]
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	429a      	cmp	r2, r3
 8003ee4:	d3af      	bcc.n	8003e46 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	73fb      	strb	r3, [r7, #15]
 8003eea:	e044      	b.n	8003f76 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003eec:	7bfa      	ldrb	r2, [r7, #15]
 8003eee:	6879      	ldr	r1, [r7, #4]
 8003ef0:	4613      	mov	r3, r2
 8003ef2:	00db      	lsls	r3, r3, #3
 8003ef4:	1a9b      	subs	r3, r3, r2
 8003ef6:	009b      	lsls	r3, r3, #2
 8003ef8:	440b      	add	r3, r1
 8003efa:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8003efe:	2200      	movs	r2, #0
 8003f00:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003f02:	7bfa      	ldrb	r2, [r7, #15]
 8003f04:	6879      	ldr	r1, [r7, #4]
 8003f06:	4613      	mov	r3, r2
 8003f08:	00db      	lsls	r3, r3, #3
 8003f0a:	1a9b      	subs	r3, r3, r2
 8003f0c:	009b      	lsls	r3, r3, #2
 8003f0e:	440b      	add	r3, r1
 8003f10:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8003f14:	7bfa      	ldrb	r2, [r7, #15]
 8003f16:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003f18:	7bfa      	ldrb	r2, [r7, #15]
 8003f1a:	6879      	ldr	r1, [r7, #4]
 8003f1c:	4613      	mov	r3, r2
 8003f1e:	00db      	lsls	r3, r3, #3
 8003f20:	1a9b      	subs	r3, r3, r2
 8003f22:	009b      	lsls	r3, r3, #2
 8003f24:	440b      	add	r3, r1
 8003f26:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003f2e:	7bfa      	ldrb	r2, [r7, #15]
 8003f30:	6879      	ldr	r1, [r7, #4]
 8003f32:	4613      	mov	r3, r2
 8003f34:	00db      	lsls	r3, r3, #3
 8003f36:	1a9b      	subs	r3, r3, r2
 8003f38:	009b      	lsls	r3, r3, #2
 8003f3a:	440b      	add	r3, r1
 8003f3c:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003f40:	2200      	movs	r2, #0
 8003f42:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003f44:	7bfa      	ldrb	r2, [r7, #15]
 8003f46:	6879      	ldr	r1, [r7, #4]
 8003f48:	4613      	mov	r3, r2
 8003f4a:	00db      	lsls	r3, r3, #3
 8003f4c:	1a9b      	subs	r3, r3, r2
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	440b      	add	r3, r1
 8003f52:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003f56:	2200      	movs	r2, #0
 8003f58:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003f5a:	7bfa      	ldrb	r2, [r7, #15]
 8003f5c:	6879      	ldr	r1, [r7, #4]
 8003f5e:	4613      	mov	r3, r2
 8003f60:	00db      	lsls	r3, r3, #3
 8003f62:	1a9b      	subs	r3, r3, r2
 8003f64:	009b      	lsls	r3, r3, #2
 8003f66:	440b      	add	r3, r1
 8003f68:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f70:	7bfb      	ldrb	r3, [r7, #15]
 8003f72:	3301      	adds	r3, #1
 8003f74:	73fb      	strb	r3, [r7, #15]
 8003f76:	7bfa      	ldrb	r2, [r7, #15]
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	d3b5      	bcc.n	8003eec <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	603b      	str	r3, [r7, #0]
 8003f86:	687e      	ldr	r6, [r7, #4]
 8003f88:	466d      	mov	r5, sp
 8003f8a:	f106 0410 	add.w	r4, r6, #16
 8003f8e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003f90:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003f92:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003f94:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003f96:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003f9a:	e885 0003 	stmia.w	r5, {r0, r1}
 8003f9e:	1d33      	adds	r3, r6, #4
 8003fa0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003fa2:	6838      	ldr	r0, [r7, #0]
 8003fa4:	f002 f8c2 	bl	800612c <USB_DevInit>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d005      	beq.n	8003fba <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2202      	movs	r2, #2
 8003fb2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e00d      	b.n	8003fd6 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  (void)USB_DevDisconnect(hpcd->Instance);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f003 f933 	bl	800723a <USB_DevDisconnect>

  return HAL_OK;
 8003fd4:	2300      	movs	r3, #0
}
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	3714      	adds	r7, #20
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003fde <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003fde:	b580      	push	{r7, lr}
 8003fe0:	b082      	sub	sp, #8
 8003fe2:	af00      	add	r7, sp, #0
 8003fe4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	d101      	bne.n	8003ff4 <HAL_PCD_Start+0x16>
 8003ff0:	2302      	movs	r3, #2
 8003ff2:	e012      	b.n	800401a <HAL_PCD_Start+0x3c>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  __HAL_PCD_ENABLE(hpcd);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4618      	mov	r0, r3
 8004002:	f002 f827 	bl	8006054 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4618      	mov	r0, r3
 800400c:	f003 f8f5 	bl	80071fa <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2200      	movs	r2, #0
 8004014:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004018:	2300      	movs	r3, #0
}
 800401a:	4618      	mov	r0, r3
 800401c:	3708      	adds	r7, #8
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}

08004022 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004022:	b590      	push	{r4, r7, lr}
 8004024:	b08d      	sub	sp, #52	; 0x34
 8004026:	af00      	add	r7, sp, #0
 8004028:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004030:	6a3b      	ldr	r3, [r7, #32]
 8004032:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4618      	mov	r0, r3
 800403a:	f003 f9ac 	bl	8007396 <USB_GetMode>
 800403e:	4603      	mov	r3, r0
 8004040:	2b00      	cmp	r3, #0
 8004042:	f040 838f 	bne.w	8004764 <HAL_PCD_IRQHandler+0x742>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4618      	mov	r0, r3
 800404c:	f003 f915 	bl	800727a <USB_ReadInterrupts>
 8004050:	4603      	mov	r3, r0
 8004052:	2b00      	cmp	r3, #0
 8004054:	f000 8385 	beq.w	8004762 <HAL_PCD_IRQHandler+0x740>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4618      	mov	r0, r3
 800405e:	f003 f90c 	bl	800727a <USB_ReadInterrupts>
 8004062:	4603      	mov	r3, r0
 8004064:	f003 0302 	and.w	r3, r3, #2
 8004068:	2b02      	cmp	r3, #2
 800406a:	d107      	bne.n	800407c <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	695a      	ldr	r2, [r3, #20]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f002 0202 	and.w	r2, r2, #2
 800407a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4618      	mov	r0, r3
 8004082:	f003 f8fa 	bl	800727a <USB_ReadInterrupts>
 8004086:	4603      	mov	r3, r0
 8004088:	f003 0310 	and.w	r3, r3, #16
 800408c:	2b10      	cmp	r3, #16
 800408e:	d161      	bne.n	8004154 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	699a      	ldr	r2, [r3, #24]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f022 0210 	bic.w	r2, r2, #16
 800409e:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80040a0:	6a3b      	ldr	r3, [r7, #32]
 80040a2:	6a1b      	ldr	r3, [r3, #32]
 80040a4:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80040a6:	69bb      	ldr	r3, [r7, #24]
 80040a8:	f003 020f 	and.w	r2, r3, #15
 80040ac:	4613      	mov	r3, r2
 80040ae:	00db      	lsls	r3, r3, #3
 80040b0:	1a9b      	subs	r3, r3, r2
 80040b2:	009b      	lsls	r3, r3, #2
 80040b4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80040b8:	687a      	ldr	r2, [r7, #4]
 80040ba:	4413      	add	r3, r2
 80040bc:	3304      	adds	r3, #4
 80040be:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80040c0:	69bb      	ldr	r3, [r7, #24]
 80040c2:	0c5b      	lsrs	r3, r3, #17
 80040c4:	f003 030f 	and.w	r3, r3, #15
 80040c8:	2b02      	cmp	r3, #2
 80040ca:	d124      	bne.n	8004116 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80040cc:	69ba      	ldr	r2, [r7, #24]
 80040ce:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80040d2:	4013      	ands	r3, r2
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d035      	beq.n	8004144 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80040dc:	69bb      	ldr	r3, [r7, #24]
 80040de:	091b      	lsrs	r3, r3, #4
 80040e0:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80040e2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80040e6:	b29b      	uxth	r3, r3
 80040e8:	461a      	mov	r2, r3
 80040ea:	6a38      	ldr	r0, [r7, #32]
 80040ec:	f002 ff37 	bl	8006f5e <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80040f0:	697b      	ldr	r3, [r7, #20]
 80040f2:	68da      	ldr	r2, [r3, #12]
 80040f4:	69bb      	ldr	r3, [r7, #24]
 80040f6:	091b      	lsrs	r3, r3, #4
 80040f8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80040fc:	441a      	add	r2, r3
 80040fe:	697b      	ldr	r3, [r7, #20]
 8004100:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	699a      	ldr	r2, [r3, #24]
 8004106:	69bb      	ldr	r3, [r7, #24]
 8004108:	091b      	lsrs	r3, r3, #4
 800410a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800410e:	441a      	add	r2, r3
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	619a      	str	r2, [r3, #24]
 8004114:	e016      	b.n	8004144 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8004116:	69bb      	ldr	r3, [r7, #24]
 8004118:	0c5b      	lsrs	r3, r3, #17
 800411a:	f003 030f 	and.w	r3, r3, #15
 800411e:	2b06      	cmp	r3, #6
 8004120:	d110      	bne.n	8004144 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004128:	2208      	movs	r2, #8
 800412a:	4619      	mov	r1, r3
 800412c:	6a38      	ldr	r0, [r7, #32]
 800412e:	f002 ff16 	bl	8006f5e <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004132:	697b      	ldr	r3, [r7, #20]
 8004134:	699a      	ldr	r2, [r3, #24]
 8004136:	69bb      	ldr	r3, [r7, #24]
 8004138:	091b      	lsrs	r3, r3, #4
 800413a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800413e:	441a      	add	r2, r3
 8004140:	697b      	ldr	r3, [r7, #20]
 8004142:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	699a      	ldr	r2, [r3, #24]
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f042 0210 	orr.w	r2, r2, #16
 8004152:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4618      	mov	r0, r3
 800415a:	f003 f88e 	bl	800727a <USB_ReadInterrupts>
 800415e:	4603      	mov	r3, r0
 8004160:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004164:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004168:	d16e      	bne.n	8004248 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 800416a:	2300      	movs	r3, #0
 800416c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4618      	mov	r0, r3
 8004174:	f003 f893 	bl	800729e <USB_ReadDevAllOutEpInterrupt>
 8004178:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800417a:	e062      	b.n	8004242 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 800417c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800417e:	f003 0301 	and.w	r3, r3, #1
 8004182:	2b00      	cmp	r3, #0
 8004184:	d057      	beq.n	8004236 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800418c:	b2d2      	uxtb	r2, r2
 800418e:	4611      	mov	r1, r2
 8004190:	4618      	mov	r0, r3
 8004192:	f003 f8b6 	bl	8007302 <USB_ReadDevOutEPInterrupt>
 8004196:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004198:	693b      	ldr	r3, [r7, #16]
 800419a:	f003 0301 	and.w	r3, r3, #1
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d00c      	beq.n	80041bc <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80041a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041a4:	015a      	lsls	r2, r3, #5
 80041a6:	69fb      	ldr	r3, [r7, #28]
 80041a8:	4413      	add	r3, r2
 80041aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80041ae:	461a      	mov	r2, r3
 80041b0:	2301      	movs	r3, #1
 80041b2:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80041b4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80041b6:	6878      	ldr	r0, [r7, #4]
 80041b8:	f000 fda2 	bl	8004d00 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	f003 0308 	and.w	r3, r3, #8
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d00c      	beq.n	80041e0 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80041c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041c8:	015a      	lsls	r2, r3, #5
 80041ca:	69fb      	ldr	r3, [r7, #28]
 80041cc:	4413      	add	r3, r2
 80041ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80041d2:	461a      	mov	r2, r3
 80041d4:	2308      	movs	r3, #8
 80041d6:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80041d8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f000 fe9c 	bl	8004f18 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	f003 0310 	and.w	r3, r3, #16
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d008      	beq.n	80041fc <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80041ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ec:	015a      	lsls	r2, r3, #5
 80041ee:	69fb      	ldr	r3, [r7, #28]
 80041f0:	4413      	add	r3, r2
 80041f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80041f6:	461a      	mov	r2, r3
 80041f8:	2310      	movs	r3, #16
 80041fa:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80041fc:	693b      	ldr	r3, [r7, #16]
 80041fe:	f003 0320 	and.w	r3, r3, #32
 8004202:	2b00      	cmp	r3, #0
 8004204:	d008      	beq.n	8004218 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004208:	015a      	lsls	r2, r3, #5
 800420a:	69fb      	ldr	r3, [r7, #28]
 800420c:	4413      	add	r3, r2
 800420e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004212:	461a      	mov	r2, r3
 8004214:	2320      	movs	r3, #32
 8004216:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800421e:	2b00      	cmp	r3, #0
 8004220:	d009      	beq.n	8004236 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004224:	015a      	lsls	r2, r3, #5
 8004226:	69fb      	ldr	r3, [r7, #28]
 8004228:	4413      	add	r3, r2
 800422a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800422e:	461a      	mov	r2, r3
 8004230:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004234:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004238:	3301      	adds	r3, #1
 800423a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800423c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800423e:	085b      	lsrs	r3, r3, #1
 8004240:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004242:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004244:	2b00      	cmp	r3, #0
 8004246:	d199      	bne.n	800417c <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4618      	mov	r0, r3
 800424e:	f003 f814 	bl	800727a <USB_ReadInterrupts>
 8004252:	4603      	mov	r3, r0
 8004254:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004258:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800425c:	f040 80c0 	bne.w	80043e0 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4618      	mov	r0, r3
 8004266:	f003 f833 	bl	80072d0 <USB_ReadDevAllInEpInterrupt>
 800426a:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800426c:	2300      	movs	r3, #0
 800426e:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8004270:	e0b2      	b.n	80043d8 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004272:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004274:	f003 0301 	and.w	r3, r3, #1
 8004278:	2b00      	cmp	r3, #0
 800427a:	f000 80a7 	beq.w	80043cc <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004284:	b2d2      	uxtb	r2, r2
 8004286:	4611      	mov	r1, r2
 8004288:	4618      	mov	r0, r3
 800428a:	f003 f857 	bl	800733c <USB_ReadDevInEPInterrupt>
 800428e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	f003 0301 	and.w	r3, r3, #1
 8004296:	2b00      	cmp	r3, #0
 8004298:	d057      	beq.n	800434a <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800429a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800429c:	f003 030f 	and.w	r3, r3, #15
 80042a0:	2201      	movs	r2, #1
 80042a2:	fa02 f303 	lsl.w	r3, r2, r3
 80042a6:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80042a8:	69fb      	ldr	r3, [r7, #28]
 80042aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80042ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	43db      	mvns	r3, r3
 80042b4:	69f9      	ldr	r1, [r7, #28]
 80042b6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80042ba:	4013      	ands	r3, r2
 80042bc:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80042be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c0:	015a      	lsls	r2, r3, #5
 80042c2:	69fb      	ldr	r3, [r7, #28]
 80042c4:	4413      	add	r3, r2
 80042c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80042ca:	461a      	mov	r2, r3
 80042cc:	2301      	movs	r3, #1
 80042ce:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	691b      	ldr	r3, [r3, #16]
 80042d4:	2b01      	cmp	r3, #1
 80042d6:	d132      	bne.n	800433e <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80042d8:	6879      	ldr	r1, [r7, #4]
 80042da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042dc:	4613      	mov	r3, r2
 80042de:	00db      	lsls	r3, r3, #3
 80042e0:	1a9b      	subs	r3, r3, r2
 80042e2:	009b      	lsls	r3, r3, #2
 80042e4:	440b      	add	r3, r1
 80042e6:	3348      	adds	r3, #72	; 0x48
 80042e8:	6819      	ldr	r1, [r3, #0]
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042ee:	4613      	mov	r3, r2
 80042f0:	00db      	lsls	r3, r3, #3
 80042f2:	1a9b      	subs	r3, r3, r2
 80042f4:	009b      	lsls	r3, r3, #2
 80042f6:	4403      	add	r3, r0
 80042f8:	3344      	adds	r3, #68	; 0x44
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4419      	add	r1, r3
 80042fe:	6878      	ldr	r0, [r7, #4]
 8004300:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004302:	4613      	mov	r3, r2
 8004304:	00db      	lsls	r3, r3, #3
 8004306:	1a9b      	subs	r3, r3, r2
 8004308:	009b      	lsls	r3, r3, #2
 800430a:	4403      	add	r3, r0
 800430c:	3348      	adds	r3, #72	; 0x48
 800430e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004312:	2b00      	cmp	r3, #0
 8004314:	d113      	bne.n	800433e <HAL_PCD_IRQHandler+0x31c>
 8004316:	6879      	ldr	r1, [r7, #4]
 8004318:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800431a:	4613      	mov	r3, r2
 800431c:	00db      	lsls	r3, r3, #3
 800431e:	1a9b      	subs	r3, r3, r2
 8004320:	009b      	lsls	r3, r3, #2
 8004322:	440b      	add	r3, r1
 8004324:	3350      	adds	r3, #80	; 0x50
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d108      	bne.n	800433e <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6818      	ldr	r0, [r3, #0]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004336:	461a      	mov	r2, r3
 8004338:	2101      	movs	r1, #1
 800433a:	f003 f85b 	bl	80073f4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800433e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004340:	b2db      	uxtb	r3, r3
 8004342:	4619      	mov	r1, r3
 8004344:	6878      	ldr	r0, [r7, #4]
 8004346:	f004 ff00 	bl	800914a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	f003 0308 	and.w	r3, r3, #8
 8004350:	2b00      	cmp	r3, #0
 8004352:	d008      	beq.n	8004366 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004356:	015a      	lsls	r2, r3, #5
 8004358:	69fb      	ldr	r3, [r7, #28]
 800435a:	4413      	add	r3, r2
 800435c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004360:	461a      	mov	r2, r3
 8004362:	2308      	movs	r3, #8
 8004364:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	f003 0310 	and.w	r3, r3, #16
 800436c:	2b00      	cmp	r3, #0
 800436e:	d008      	beq.n	8004382 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004372:	015a      	lsls	r2, r3, #5
 8004374:	69fb      	ldr	r3, [r7, #28]
 8004376:	4413      	add	r3, r2
 8004378:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800437c:	461a      	mov	r2, r3
 800437e:	2310      	movs	r3, #16
 8004380:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004388:	2b00      	cmp	r3, #0
 800438a:	d008      	beq.n	800439e <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800438c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800438e:	015a      	lsls	r2, r3, #5
 8004390:	69fb      	ldr	r3, [r7, #28]
 8004392:	4413      	add	r3, r2
 8004394:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004398:	461a      	mov	r2, r3
 800439a:	2340      	movs	r3, #64	; 0x40
 800439c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	f003 0302 	and.w	r3, r3, #2
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d008      	beq.n	80043ba <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80043a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043aa:	015a      	lsls	r2, r3, #5
 80043ac:	69fb      	ldr	r3, [r7, #28]
 80043ae:	4413      	add	r3, r2
 80043b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80043b4:	461a      	mov	r2, r3
 80043b6:	2302      	movs	r3, #2
 80043b8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d003      	beq.n	80043cc <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80043c4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	f000 fc0c 	bl	8004be4 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80043cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ce:	3301      	adds	r3, #1
 80043d0:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80043d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043d4:	085b      	lsrs	r3, r3, #1
 80043d6:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80043d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043da:	2b00      	cmp	r3, #0
 80043dc:	f47f af49 	bne.w	8004272 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	4618      	mov	r0, r3
 80043e6:	f002 ff48 	bl	800727a <USB_ReadInterrupts>
 80043ea:	4603      	mov	r3, r0
 80043ec:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80043f0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80043f4:	d114      	bne.n	8004420 <HAL_PCD_IRQHandler+0x3fe>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80043f6:	69fb      	ldr	r3, [r7, #28]
 80043f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	69fa      	ldr	r2, [r7, #28]
 8004400:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004404:	f023 0301 	bic.w	r3, r3, #1
 8004408:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f004 ff14 	bl	8009238 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	695a      	ldr	r2, [r3, #20]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800441e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4618      	mov	r0, r3
 8004426:	f002 ff28 	bl	800727a <USB_ReadInterrupts>
 800442a:	4603      	mov	r3, r0
 800442c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004430:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004434:	d112      	bne.n	800445c <HAL_PCD_IRQHandler+0x43a>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004436:	69fb      	ldr	r3, [r7, #28]
 8004438:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800443c:	689b      	ldr	r3, [r3, #8]
 800443e:	f003 0301 	and.w	r3, r3, #1
 8004442:	2b01      	cmp	r3, #1
 8004444:	d102      	bne.n	800444c <HAL_PCD_IRQHandler+0x42a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004446:	6878      	ldr	r0, [r7, #4]
 8004448:	f004 fed0 	bl	80091ec <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	695a      	ldr	r2, [r3, #20]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800445a:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4618      	mov	r0, r3
 8004462:	f002 ff0a 	bl	800727a <USB_ReadInterrupts>
 8004466:	4603      	mov	r3, r0
 8004468:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800446c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004470:	f040 80c7 	bne.w	8004602 <HAL_PCD_IRQHandler+0x5e0>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004474:	69fb      	ldr	r3, [r7, #28]
 8004476:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	69fa      	ldr	r2, [r7, #28]
 800447e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004482:	f023 0301 	bic.w	r3, r3, #1
 8004486:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	2110      	movs	r1, #16
 800448e:	4618      	mov	r0, r3
 8004490:	f001 ffb0 	bl	80063f4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004494:	2300      	movs	r3, #0
 8004496:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004498:	e056      	b.n	8004548 <HAL_PCD_IRQHandler+0x526>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800449a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800449c:	015a      	lsls	r2, r3, #5
 800449e:	69fb      	ldr	r3, [r7, #28]
 80044a0:	4413      	add	r3, r2
 80044a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044a6:	461a      	mov	r2, r3
 80044a8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80044ac:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80044ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044b0:	015a      	lsls	r2, r3, #5
 80044b2:	69fb      	ldr	r3, [r7, #28]
 80044b4:	4413      	add	r3, r2
 80044b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80044be:	0151      	lsls	r1, r2, #5
 80044c0:	69fa      	ldr	r2, [r7, #28]
 80044c2:	440a      	add	r2, r1
 80044c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80044c8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80044cc:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80044ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044d0:	015a      	lsls	r2, r3, #5
 80044d2:	69fb      	ldr	r3, [r7, #28]
 80044d4:	4413      	add	r3, r2
 80044d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80044de:	0151      	lsls	r1, r2, #5
 80044e0:	69fa      	ldr	r2, [r7, #28]
 80044e2:	440a      	add	r2, r1
 80044e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80044e8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80044ec:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80044ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044f0:	015a      	lsls	r2, r3, #5
 80044f2:	69fb      	ldr	r3, [r7, #28]
 80044f4:	4413      	add	r3, r2
 80044f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044fa:	461a      	mov	r2, r3
 80044fc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004500:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004502:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004504:	015a      	lsls	r2, r3, #5
 8004506:	69fb      	ldr	r3, [r7, #28]
 8004508:	4413      	add	r3, r2
 800450a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004512:	0151      	lsls	r1, r2, #5
 8004514:	69fa      	ldr	r2, [r7, #28]
 8004516:	440a      	add	r2, r1
 8004518:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800451c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004520:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004522:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004524:	015a      	lsls	r2, r3, #5
 8004526:	69fb      	ldr	r3, [r7, #28]
 8004528:	4413      	add	r3, r2
 800452a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004532:	0151      	lsls	r1, r2, #5
 8004534:	69fa      	ldr	r2, [r7, #28]
 8004536:	440a      	add	r2, r1
 8004538:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800453c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004540:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004542:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004544:	3301      	adds	r3, #1
 8004546:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800454e:	429a      	cmp	r2, r3
 8004550:	d3a3      	bcc.n	800449a <HAL_PCD_IRQHandler+0x478>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004552:	69fb      	ldr	r3, [r7, #28]
 8004554:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004558:	69db      	ldr	r3, [r3, #28]
 800455a:	69fa      	ldr	r2, [r7, #28]
 800455c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004560:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8004564:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800456a:	2b00      	cmp	r3, #0
 800456c:	d016      	beq.n	800459c <HAL_PCD_IRQHandler+0x57a>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800456e:	69fb      	ldr	r3, [r7, #28]
 8004570:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004574:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004578:	69fa      	ldr	r2, [r7, #28]
 800457a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800457e:	f043 030b 	orr.w	r3, r3, #11
 8004582:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004586:	69fb      	ldr	r3, [r7, #28]
 8004588:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800458c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800458e:	69fa      	ldr	r2, [r7, #28]
 8004590:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004594:	f043 030b 	orr.w	r3, r3, #11
 8004598:	6453      	str	r3, [r2, #68]	; 0x44
 800459a:	e015      	b.n	80045c8 <HAL_PCD_IRQHandler+0x5a6>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800459c:	69fb      	ldr	r3, [r7, #28]
 800459e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80045a2:	695b      	ldr	r3, [r3, #20]
 80045a4:	69fa      	ldr	r2, [r7, #28]
 80045a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80045aa:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80045ae:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80045b2:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80045b4:	69fb      	ldr	r3, [r7, #28]
 80045b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80045ba:	691b      	ldr	r3, [r3, #16]
 80045bc:	69fa      	ldr	r2, [r7, #28]
 80045be:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80045c2:	f043 030b 	orr.w	r3, r3, #11
 80045c6:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80045c8:	69fb      	ldr	r3, [r7, #28]
 80045ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	69fa      	ldr	r2, [r7, #28]
 80045d2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80045d6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80045da:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6818      	ldr	r0, [r3, #0]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	691b      	ldr	r3, [r3, #16]
 80045e4:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80045ec:	461a      	mov	r2, r3
 80045ee:	f002 ff01 	bl	80073f4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	695a      	ldr	r2, [r3, #20]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8004600:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4618      	mov	r0, r3
 8004608:	f002 fe37 	bl	800727a <USB_ReadInterrupts>
 800460c:	4603      	mov	r3, r0
 800460e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004612:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004616:	d124      	bne.n	8004662 <HAL_PCD_IRQHandler+0x640>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4618      	mov	r0, r3
 800461e:	f002 fec7 	bl	80073b0 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4618      	mov	r0, r3
 8004628:	f001 ff40 	bl	80064ac <USB_GetDevSpeed>
 800462c:	4603      	mov	r3, r0
 800462e:	461a      	mov	r2, r3
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681c      	ldr	r4, [r3, #0]
 8004638:	f001 f932 	bl	80058a0 <HAL_RCC_GetHCLKFreq>
 800463c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004642:	b2db      	uxtb	r3, r3
 8004644:	461a      	mov	r2, r3
 8004646:	4620      	mov	r0, r4
 8004648:	f001 fc62 	bl	8005f10 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800464c:	6878      	ldr	r0, [r7, #4]
 800464e:	f004 fda4 	bl	800919a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	695a      	ldr	r2, [r3, #20]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004660:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4618      	mov	r0, r3
 8004668:	f002 fe07 	bl	800727a <USB_ReadInterrupts>
 800466c:	4603      	mov	r3, r0
 800466e:	f003 0308 	and.w	r3, r3, #8
 8004672:	2b08      	cmp	r3, #8
 8004674:	d10a      	bne.n	800468c <HAL_PCD_IRQHandler+0x66a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	f004 fd81 	bl	800917e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	695a      	ldr	r2, [r3, #20]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f002 0208 	and.w	r2, r2, #8
 800468a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4618      	mov	r0, r3
 8004692:	f002 fdf2 	bl	800727a <USB_ReadInterrupts>
 8004696:	4603      	mov	r3, r0
 8004698:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800469c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80046a0:	d10f      	bne.n	80046c2 <HAL_PCD_IRQHandler+0x6a0>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80046a2:	2300      	movs	r3, #0
 80046a4:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80046a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046a8:	b2db      	uxtb	r3, r3
 80046aa:	4619      	mov	r1, r3
 80046ac:	6878      	ldr	r0, [r7, #4]
 80046ae:	f004 fde3 	bl	8009278 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	695a      	ldr	r2, [r3, #20]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80046c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4618      	mov	r0, r3
 80046c8:	f002 fdd7 	bl	800727a <USB_ReadInterrupts>
 80046cc:	4603      	mov	r3, r0
 80046ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80046d2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80046d6:	d10f      	bne.n	80046f8 <HAL_PCD_IRQHandler+0x6d6>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80046d8:	2300      	movs	r3, #0
 80046da:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80046dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046de:	b2db      	uxtb	r3, r3
 80046e0:	4619      	mov	r1, r3
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	f004 fdb6 	bl	8009254 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	695a      	ldr	r2, [r3, #20]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80046f6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4618      	mov	r0, r3
 80046fe:	f002 fdbc 	bl	800727a <USB_ReadInterrupts>
 8004702:	4603      	mov	r3, r0
 8004704:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004708:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800470c:	d10a      	bne.n	8004724 <HAL_PCD_IRQHandler+0x702>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800470e:	6878      	ldr	r0, [r7, #4]
 8004710:	f004 fdc4 	bl	800929c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	695a      	ldr	r2, [r3, #20]
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004722:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4618      	mov	r0, r3
 800472a:	f002 fda6 	bl	800727a <USB_ReadInterrupts>
 800472e:	4603      	mov	r3, r0
 8004730:	f003 0304 	and.w	r3, r3, #4
 8004734:	2b04      	cmp	r3, #4
 8004736:	d115      	bne.n	8004764 <HAL_PCD_IRQHandler+0x742>
    {
      temp = hpcd->Instance->GOTGINT;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004740:	69bb      	ldr	r3, [r7, #24]
 8004742:	f003 0304 	and.w	r3, r3, #4
 8004746:	2b00      	cmp	r3, #0
 8004748:	d002      	beq.n	8004750 <HAL_PCD_IRQHandler+0x72e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800474a:	6878      	ldr	r0, [r7, #4]
 800474c:	f004 fdb4 	bl	80092b8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	6859      	ldr	r1, [r3, #4]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	69ba      	ldr	r2, [r7, #24]
 800475c:	430a      	orrs	r2, r1
 800475e:	605a      	str	r2, [r3, #4]
 8004760:	e000      	b.n	8004764 <HAL_PCD_IRQHandler+0x742>
      return;
 8004762:	bf00      	nop
    }
  }
}
 8004764:	3734      	adds	r7, #52	; 0x34
 8004766:	46bd      	mov	sp, r7
 8004768:	bd90      	pop	{r4, r7, pc}

0800476a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800476a:	b580      	push	{r7, lr}
 800476c:	b082      	sub	sp, #8
 800476e:	af00      	add	r7, sp, #0
 8004770:	6078      	str	r0, [r7, #4]
 8004772:	460b      	mov	r3, r1
 8004774:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800477c:	2b01      	cmp	r3, #1
 800477e:	d101      	bne.n	8004784 <HAL_PCD_SetAddress+0x1a>
 8004780:	2302      	movs	r3, #2
 8004782:	e013      	b.n	80047ac <HAL_PCD_SetAddress+0x42>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2201      	movs	r2, #1
 8004788:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	78fa      	ldrb	r2, [r7, #3]
 8004790:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	78fa      	ldrb	r2, [r7, #3]
 800479a:	4611      	mov	r1, r2
 800479c:	4618      	mov	r0, r3
 800479e:	f002 fd07 	bl	80071b0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2200      	movs	r2, #0
 80047a6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80047aa:	2300      	movs	r3, #0
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	3708      	adds	r7, #8
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bd80      	pop	{r7, pc}

080047b4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b084      	sub	sp, #16
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
 80047bc:	4608      	mov	r0, r1
 80047be:	4611      	mov	r1, r2
 80047c0:	461a      	mov	r2, r3
 80047c2:	4603      	mov	r3, r0
 80047c4:	70fb      	strb	r3, [r7, #3]
 80047c6:	460b      	mov	r3, r1
 80047c8:	803b      	strh	r3, [r7, #0]
 80047ca:	4613      	mov	r3, r2
 80047cc:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80047ce:	2300      	movs	r3, #0
 80047d0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80047d2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	da0f      	bge.n	80047fa <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80047da:	78fb      	ldrb	r3, [r7, #3]
 80047dc:	f003 020f 	and.w	r2, r3, #15
 80047e0:	4613      	mov	r3, r2
 80047e2:	00db      	lsls	r3, r3, #3
 80047e4:	1a9b      	subs	r3, r3, r2
 80047e6:	009b      	lsls	r3, r3, #2
 80047e8:	3338      	adds	r3, #56	; 0x38
 80047ea:	687a      	ldr	r2, [r7, #4]
 80047ec:	4413      	add	r3, r2
 80047ee:	3304      	adds	r3, #4
 80047f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2201      	movs	r2, #1
 80047f6:	705a      	strb	r2, [r3, #1]
 80047f8:	e00f      	b.n	800481a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80047fa:	78fb      	ldrb	r3, [r7, #3]
 80047fc:	f003 020f 	and.w	r2, r3, #15
 8004800:	4613      	mov	r3, r2
 8004802:	00db      	lsls	r3, r3, #3
 8004804:	1a9b      	subs	r3, r3, r2
 8004806:	009b      	lsls	r3, r3, #2
 8004808:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800480c:	687a      	ldr	r2, [r7, #4]
 800480e:	4413      	add	r3, r2
 8004810:	3304      	adds	r3, #4
 8004812:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	2200      	movs	r2, #0
 8004818:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800481a:	78fb      	ldrb	r3, [r7, #3]
 800481c:	f003 030f 	and.w	r3, r3, #15
 8004820:	b2da      	uxtb	r2, r3
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004826:	883a      	ldrh	r2, [r7, #0]
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	78ba      	ldrb	r2, [r7, #2]
 8004830:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	785b      	ldrb	r3, [r3, #1]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d004      	beq.n	8004844 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	781b      	ldrb	r3, [r3, #0]
 800483e:	b29a      	uxth	r2, r3
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004844:	78bb      	ldrb	r3, [r7, #2]
 8004846:	2b02      	cmp	r3, #2
 8004848:	d102      	bne.n	8004850 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	2200      	movs	r2, #0
 800484e:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004856:	2b01      	cmp	r3, #1
 8004858:	d101      	bne.n	800485e <HAL_PCD_EP_Open+0xaa>
 800485a:	2302      	movs	r3, #2
 800485c:	e00e      	b.n	800487c <HAL_PCD_EP_Open+0xc8>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2201      	movs	r2, #1
 8004862:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	68f9      	ldr	r1, [r7, #12]
 800486c:	4618      	mov	r0, r3
 800486e:	f001 fe41 	bl	80064f4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2200      	movs	r2, #0
 8004876:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 800487a:	7afb      	ldrb	r3, [r7, #11]
}
 800487c:	4618      	mov	r0, r3
 800487e:	3710      	adds	r7, #16
 8004880:	46bd      	mov	sp, r7
 8004882:	bd80      	pop	{r7, pc}

08004884 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b084      	sub	sp, #16
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
 800488c:	460b      	mov	r3, r1
 800488e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004890:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004894:	2b00      	cmp	r3, #0
 8004896:	da0f      	bge.n	80048b8 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004898:	78fb      	ldrb	r3, [r7, #3]
 800489a:	f003 020f 	and.w	r2, r3, #15
 800489e:	4613      	mov	r3, r2
 80048a0:	00db      	lsls	r3, r3, #3
 80048a2:	1a9b      	subs	r3, r3, r2
 80048a4:	009b      	lsls	r3, r3, #2
 80048a6:	3338      	adds	r3, #56	; 0x38
 80048a8:	687a      	ldr	r2, [r7, #4]
 80048aa:	4413      	add	r3, r2
 80048ac:	3304      	adds	r3, #4
 80048ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2201      	movs	r2, #1
 80048b4:	705a      	strb	r2, [r3, #1]
 80048b6:	e00f      	b.n	80048d8 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80048b8:	78fb      	ldrb	r3, [r7, #3]
 80048ba:	f003 020f 	and.w	r2, r3, #15
 80048be:	4613      	mov	r3, r2
 80048c0:	00db      	lsls	r3, r3, #3
 80048c2:	1a9b      	subs	r3, r3, r2
 80048c4:	009b      	lsls	r3, r3, #2
 80048c6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80048ca:	687a      	ldr	r2, [r7, #4]
 80048cc:	4413      	add	r3, r2
 80048ce:	3304      	adds	r3, #4
 80048d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	2200      	movs	r2, #0
 80048d6:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80048d8:	78fb      	ldrb	r3, [r7, #3]
 80048da:	f003 030f 	and.w	r3, r3, #15
 80048de:	b2da      	uxtb	r2, r3
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d101      	bne.n	80048f2 <HAL_PCD_EP_Close+0x6e>
 80048ee:	2302      	movs	r3, #2
 80048f0:	e00e      	b.n	8004910 <HAL_PCD_EP_Close+0x8c>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2201      	movs	r2, #1
 80048f6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	68f9      	ldr	r1, [r7, #12]
 8004900:	4618      	mov	r0, r3
 8004902:	f001 fe7d 	bl	8006600 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2200      	movs	r2, #0
 800490a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800490e:	2300      	movs	r3, #0
}
 8004910:	4618      	mov	r0, r3
 8004912:	3710      	adds	r7, #16
 8004914:	46bd      	mov	sp, r7
 8004916:	bd80      	pop	{r7, pc}

08004918 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b086      	sub	sp, #24
 800491c:	af00      	add	r7, sp, #0
 800491e:	60f8      	str	r0, [r7, #12]
 8004920:	607a      	str	r2, [r7, #4]
 8004922:	603b      	str	r3, [r7, #0]
 8004924:	460b      	mov	r3, r1
 8004926:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004928:	7afb      	ldrb	r3, [r7, #11]
 800492a:	f003 020f 	and.w	r2, r3, #15
 800492e:	4613      	mov	r3, r2
 8004930:	00db      	lsls	r3, r3, #3
 8004932:	1a9b      	subs	r3, r3, r2
 8004934:	009b      	lsls	r3, r3, #2
 8004936:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800493a:	68fa      	ldr	r2, [r7, #12]
 800493c:	4413      	add	r3, r2
 800493e:	3304      	adds	r3, #4
 8004940:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	687a      	ldr	r2, [r7, #4]
 8004946:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	683a      	ldr	r2, [r7, #0]
 800494c:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	2200      	movs	r2, #0
 8004952:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8004954:	697b      	ldr	r3, [r7, #20]
 8004956:	2200      	movs	r2, #0
 8004958:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800495a:	7afb      	ldrb	r3, [r7, #11]
 800495c:	f003 030f 	and.w	r3, r3, #15
 8004960:	b2da      	uxtb	r2, r3
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	691b      	ldr	r3, [r3, #16]
 800496a:	2b01      	cmp	r3, #1
 800496c:	d102      	bne.n	8004974 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800496e:	687a      	ldr	r2, [r7, #4]
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004974:	7afb      	ldrb	r3, [r7, #11]
 8004976:	f003 030f 	and.w	r3, r3, #15
 800497a:	2b00      	cmp	r3, #0
 800497c:	d109      	bne.n	8004992 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	6818      	ldr	r0, [r3, #0]
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	691b      	ldr	r3, [r3, #16]
 8004986:	b2db      	uxtb	r3, r3
 8004988:	461a      	mov	r2, r3
 800498a:	6979      	ldr	r1, [r7, #20]
 800498c:	f002 f958 	bl	8006c40 <USB_EP0StartXfer>
 8004990:	e008      	b.n	80049a4 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	6818      	ldr	r0, [r3, #0]
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	691b      	ldr	r3, [r3, #16]
 800499a:	b2db      	uxtb	r3, r3
 800499c:	461a      	mov	r2, r3
 800499e:	6979      	ldr	r1, [r7, #20]
 80049a0:	f001 ff0a 	bl	80067b8 <USB_EPStartXfer>
  }

  return HAL_OK;
 80049a4:	2300      	movs	r3, #0
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	3718      	adds	r7, #24
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}

080049ae <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80049ae:	b480      	push	{r7}
 80049b0:	b083      	sub	sp, #12
 80049b2:	af00      	add	r7, sp, #0
 80049b4:	6078      	str	r0, [r7, #4]
 80049b6:	460b      	mov	r3, r1
 80049b8:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80049ba:	78fb      	ldrb	r3, [r7, #3]
 80049bc:	f003 020f 	and.w	r2, r3, #15
 80049c0:	6879      	ldr	r1, [r7, #4]
 80049c2:	4613      	mov	r3, r2
 80049c4:	00db      	lsls	r3, r3, #3
 80049c6:	1a9b      	subs	r3, r3, r2
 80049c8:	009b      	lsls	r3, r3, #2
 80049ca:	440b      	add	r3, r1
 80049cc:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80049d0:	681b      	ldr	r3, [r3, #0]
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	370c      	adds	r7, #12
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bc80      	pop	{r7}
 80049da:	4770      	bx	lr

080049dc <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b086      	sub	sp, #24
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	60f8      	str	r0, [r7, #12]
 80049e4:	607a      	str	r2, [r7, #4]
 80049e6:	603b      	str	r3, [r7, #0]
 80049e8:	460b      	mov	r3, r1
 80049ea:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80049ec:	7afb      	ldrb	r3, [r7, #11]
 80049ee:	f003 020f 	and.w	r2, r3, #15
 80049f2:	4613      	mov	r3, r2
 80049f4:	00db      	lsls	r3, r3, #3
 80049f6:	1a9b      	subs	r3, r3, r2
 80049f8:	009b      	lsls	r3, r3, #2
 80049fa:	3338      	adds	r3, #56	; 0x38
 80049fc:	68fa      	ldr	r2, [r7, #12]
 80049fe:	4413      	add	r3, r2
 8004a00:	3304      	adds	r3, #4
 8004a02:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	687a      	ldr	r2, [r7, #4]
 8004a08:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004a0a:	697b      	ldr	r3, [r7, #20]
 8004a0c:	683a      	ldr	r2, [r7, #0]
 8004a0e:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	2200      	movs	r2, #0
 8004a14:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	2201      	movs	r2, #1
 8004a1a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004a1c:	7afb      	ldrb	r3, [r7, #11]
 8004a1e:	f003 030f 	and.w	r3, r3, #15
 8004a22:	b2da      	uxtb	r2, r3
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	691b      	ldr	r3, [r3, #16]
 8004a2c:	2b01      	cmp	r3, #1
 8004a2e:	d102      	bne.n	8004a36 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004a30:	687a      	ldr	r2, [r7, #4]
 8004a32:	697b      	ldr	r3, [r7, #20]
 8004a34:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004a36:	7afb      	ldrb	r3, [r7, #11]
 8004a38:	f003 030f 	and.w	r3, r3, #15
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d109      	bne.n	8004a54 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6818      	ldr	r0, [r3, #0]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	691b      	ldr	r3, [r3, #16]
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	461a      	mov	r2, r3
 8004a4c:	6979      	ldr	r1, [r7, #20]
 8004a4e:	f002 f8f7 	bl	8006c40 <USB_EP0StartXfer>
 8004a52:	e008      	b.n	8004a66 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	6818      	ldr	r0, [r3, #0]
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	691b      	ldr	r3, [r3, #16]
 8004a5c:	b2db      	uxtb	r3, r3
 8004a5e:	461a      	mov	r2, r3
 8004a60:	6979      	ldr	r1, [r7, #20]
 8004a62:	f001 fea9 	bl	80067b8 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004a66:	2300      	movs	r3, #0
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	3718      	adds	r7, #24
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}

08004a70 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b084      	sub	sp, #16
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
 8004a78:	460b      	mov	r3, r1
 8004a7a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004a7c:	78fb      	ldrb	r3, [r7, #3]
 8004a7e:	f003 020f 	and.w	r2, r3, #15
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	429a      	cmp	r2, r3
 8004a88:	d901      	bls.n	8004a8e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	e050      	b.n	8004b30 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004a8e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	da0f      	bge.n	8004ab6 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004a96:	78fb      	ldrb	r3, [r7, #3]
 8004a98:	f003 020f 	and.w	r2, r3, #15
 8004a9c:	4613      	mov	r3, r2
 8004a9e:	00db      	lsls	r3, r3, #3
 8004aa0:	1a9b      	subs	r3, r3, r2
 8004aa2:	009b      	lsls	r3, r3, #2
 8004aa4:	3338      	adds	r3, #56	; 0x38
 8004aa6:	687a      	ldr	r2, [r7, #4]
 8004aa8:	4413      	add	r3, r2
 8004aaa:	3304      	adds	r3, #4
 8004aac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	2201      	movs	r2, #1
 8004ab2:	705a      	strb	r2, [r3, #1]
 8004ab4:	e00d      	b.n	8004ad2 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004ab6:	78fa      	ldrb	r2, [r7, #3]
 8004ab8:	4613      	mov	r3, r2
 8004aba:	00db      	lsls	r3, r3, #3
 8004abc:	1a9b      	subs	r3, r3, r2
 8004abe:	009b      	lsls	r3, r3, #2
 8004ac0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004ac4:	687a      	ldr	r2, [r7, #4]
 8004ac6:	4413      	add	r3, r2
 8004ac8:	3304      	adds	r3, #4
 8004aca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004ad8:	78fb      	ldrb	r3, [r7, #3]
 8004ada:	f003 030f 	and.w	r3, r3, #15
 8004ade:	b2da      	uxtb	r2, r3
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004aea:	2b01      	cmp	r3, #1
 8004aec:	d101      	bne.n	8004af2 <HAL_PCD_EP_SetStall+0x82>
 8004aee:	2302      	movs	r3, #2
 8004af0:	e01e      	b.n	8004b30 <HAL_PCD_EP_SetStall+0xc0>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2201      	movs	r2, #1
 8004af6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	68f9      	ldr	r1, [r7, #12]
 8004b00:	4618      	mov	r0, r3
 8004b02:	f002 fa83 	bl	800700c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004b06:	78fb      	ldrb	r3, [r7, #3]
 8004b08:	f003 030f 	and.w	r3, r3, #15
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d10a      	bne.n	8004b26 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6818      	ldr	r0, [r3, #0]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	691b      	ldr	r3, [r3, #16]
 8004b18:	b2d9      	uxtb	r1, r3
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004b20:	461a      	mov	r2, r3
 8004b22:	f002 fc67 	bl	80073f4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004b2e:	2300      	movs	r3, #0
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	3710      	adds	r7, #16
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}

08004b38 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b084      	sub	sp, #16
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
 8004b40:	460b      	mov	r3, r1
 8004b42:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004b44:	78fb      	ldrb	r3, [r7, #3]
 8004b46:	f003 020f 	and.w	r2, r3, #15
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	429a      	cmp	r2, r3
 8004b50:	d901      	bls.n	8004b56 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004b52:	2301      	movs	r3, #1
 8004b54:	e042      	b.n	8004bdc <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004b56:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	da0f      	bge.n	8004b7e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b5e:	78fb      	ldrb	r3, [r7, #3]
 8004b60:	f003 020f 	and.w	r2, r3, #15
 8004b64:	4613      	mov	r3, r2
 8004b66:	00db      	lsls	r3, r3, #3
 8004b68:	1a9b      	subs	r3, r3, r2
 8004b6a:	009b      	lsls	r3, r3, #2
 8004b6c:	3338      	adds	r3, #56	; 0x38
 8004b6e:	687a      	ldr	r2, [r7, #4]
 8004b70:	4413      	add	r3, r2
 8004b72:	3304      	adds	r3, #4
 8004b74:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	2201      	movs	r2, #1
 8004b7a:	705a      	strb	r2, [r3, #1]
 8004b7c:	e00f      	b.n	8004b9e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004b7e:	78fb      	ldrb	r3, [r7, #3]
 8004b80:	f003 020f 	and.w	r2, r3, #15
 8004b84:	4613      	mov	r3, r2
 8004b86:	00db      	lsls	r3, r3, #3
 8004b88:	1a9b      	subs	r3, r3, r2
 8004b8a:	009b      	lsls	r3, r3, #2
 8004b8c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004b90:	687a      	ldr	r2, [r7, #4]
 8004b92:	4413      	add	r3, r2
 8004b94:	3304      	adds	r3, #4
 8004b96:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004ba4:	78fb      	ldrb	r3, [r7, #3]
 8004ba6:	f003 030f 	and.w	r3, r3, #15
 8004baa:	b2da      	uxtb	r2, r3
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004bb6:	2b01      	cmp	r3, #1
 8004bb8:	d101      	bne.n	8004bbe <HAL_PCD_EP_ClrStall+0x86>
 8004bba:	2302      	movs	r3, #2
 8004bbc:	e00e      	b.n	8004bdc <HAL_PCD_EP_ClrStall+0xa4>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	68f9      	ldr	r1, [r7, #12]
 8004bcc:	4618      	mov	r0, r3
 8004bce:	f002 fa8a 	bl	80070e6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004bda:	2300      	movs	r3, #0
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	3710      	adds	r7, #16
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}

08004be4 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b08a      	sub	sp, #40	; 0x28
 8004be8:	af02      	add	r7, sp, #8
 8004bea:	6078      	str	r0, [r7, #4]
 8004bec:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004bf4:	697b      	ldr	r3, [r7, #20]
 8004bf6:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004bf8:	683a      	ldr	r2, [r7, #0]
 8004bfa:	4613      	mov	r3, r2
 8004bfc:	00db      	lsls	r3, r3, #3
 8004bfe:	1a9b      	subs	r3, r3, r2
 8004c00:	009b      	lsls	r3, r3, #2
 8004c02:	3338      	adds	r3, #56	; 0x38
 8004c04:	687a      	ldr	r2, [r7, #4]
 8004c06:	4413      	add	r3, r2
 8004c08:	3304      	adds	r3, #4
 8004c0a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	699a      	ldr	r2, [r3, #24]
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	695b      	ldr	r3, [r3, #20]
 8004c14:	429a      	cmp	r2, r3
 8004c16:	d901      	bls.n	8004c1c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e06c      	b.n	8004cf6 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	695a      	ldr	r2, [r3, #20]
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	699b      	ldr	r3, [r3, #24]
 8004c24:	1ad3      	subs	r3, r2, r3
 8004c26:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	69fa      	ldr	r2, [r7, #28]
 8004c2e:	429a      	cmp	r2, r3
 8004c30:	d902      	bls.n	8004c38 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	689b      	ldr	r3, [r3, #8]
 8004c36:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004c38:	69fb      	ldr	r3, [r7, #28]
 8004c3a:	3303      	adds	r3, #3
 8004c3c:	089b      	lsrs	r3, r3, #2
 8004c3e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004c40:	e02b      	b.n	8004c9a <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	695a      	ldr	r2, [r3, #20]
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	699b      	ldr	r3, [r3, #24]
 8004c4a:	1ad3      	subs	r3, r2, r3
 8004c4c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	69fa      	ldr	r2, [r7, #28]
 8004c54:	429a      	cmp	r2, r3
 8004c56:	d902      	bls.n	8004c5e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	689b      	ldr	r3, [r3, #8]
 8004c5c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004c5e:	69fb      	ldr	r3, [r7, #28]
 8004c60:	3303      	adds	r3, #3
 8004c62:	089b      	lsrs	r3, r3, #2
 8004c64:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	68d9      	ldr	r1, [r3, #12]
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	b2da      	uxtb	r2, r3
 8004c6e:	69fb      	ldr	r3, [r7, #28]
 8004c70:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004c76:	b2db      	uxtb	r3, r3
 8004c78:	9300      	str	r3, [sp, #0]
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	6978      	ldr	r0, [r7, #20]
 8004c7e:	f002 f931 	bl	8006ee4 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	68da      	ldr	r2, [r3, #12]
 8004c86:	69fb      	ldr	r3, [r7, #28]
 8004c88:	441a      	add	r2, r3
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	699a      	ldr	r2, [r3, #24]
 8004c92:	69fb      	ldr	r3, [r7, #28]
 8004c94:	441a      	add	r2, r3
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	015a      	lsls	r2, r3, #5
 8004c9e:	693b      	ldr	r3, [r7, #16]
 8004ca0:	4413      	add	r3, r2
 8004ca2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ca6:	699b      	ldr	r3, [r3, #24]
 8004ca8:	b29b      	uxth	r3, r3
 8004caa:	69ba      	ldr	r2, [r7, #24]
 8004cac:	429a      	cmp	r2, r3
 8004cae:	d809      	bhi.n	8004cc4 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	699a      	ldr	r2, [r3, #24]
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004cb8:	429a      	cmp	r2, r3
 8004cba:	d203      	bcs.n	8004cc4 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	695b      	ldr	r3, [r3, #20]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d1be      	bne.n	8004c42 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	695a      	ldr	r2, [r3, #20]
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	699b      	ldr	r3, [r3, #24]
 8004ccc:	429a      	cmp	r2, r3
 8004cce:	d811      	bhi.n	8004cf4 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	f003 030f 	and.w	r3, r3, #15
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cdc:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004cde:	693b      	ldr	r3, [r7, #16]
 8004ce0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ce4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ce6:	68bb      	ldr	r3, [r7, #8]
 8004ce8:	43db      	mvns	r3, r3
 8004cea:	6939      	ldr	r1, [r7, #16]
 8004cec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004cf0:	4013      	ands	r3, r2
 8004cf2:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8004cf4:	2300      	movs	r3, #0
}
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	3720      	adds	r7, #32
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}
	...

08004d00 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b086      	sub	sp, #24
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
 8004d08:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	333c      	adds	r3, #60	; 0x3c
 8004d18:	3304      	adds	r3, #4
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	015a      	lsls	r2, r3, #5
 8004d22:	693b      	ldr	r3, [r7, #16]
 8004d24:	4413      	add	r3, r2
 8004d26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	691b      	ldr	r3, [r3, #16]
 8004d32:	2b01      	cmp	r3, #1
 8004d34:	f040 80a0 	bne.w	8004e78 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	f003 0308 	and.w	r3, r3, #8
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d015      	beq.n	8004d6e <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	4a72      	ldr	r2, [pc, #456]	; (8004f10 <PCD_EP_OutXfrComplete_int+0x210>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	f240 80dd 	bls.w	8004f06 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	f000 80d7 	beq.w	8004f06 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	015a      	lsls	r2, r3, #5
 8004d5c:	693b      	ldr	r3, [r7, #16]
 8004d5e:	4413      	add	r3, r2
 8004d60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d64:	461a      	mov	r2, r3
 8004d66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004d6a:	6093      	str	r3, [r2, #8]
 8004d6c:	e0cb      	b.n	8004f06 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	f003 0320 	and.w	r3, r3, #32
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d009      	beq.n	8004d8c <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	015a      	lsls	r2, r3, #5
 8004d7c:	693b      	ldr	r3, [r7, #16]
 8004d7e:	4413      	add	r3, r2
 8004d80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d84:	461a      	mov	r2, r3
 8004d86:	2320      	movs	r3, #32
 8004d88:	6093      	str	r3, [r2, #8]
 8004d8a:	e0bc      	b.n	8004f06 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004d8c:	68bb      	ldr	r3, [r7, #8]
 8004d8e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	f040 80b7 	bne.w	8004f06 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	4a5d      	ldr	r2, [pc, #372]	; (8004f10 <PCD_EP_OutXfrComplete_int+0x210>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d90f      	bls.n	8004dc0 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004da0:	68bb      	ldr	r3, [r7, #8]
 8004da2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d00a      	beq.n	8004dc0 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	015a      	lsls	r2, r3, #5
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	4413      	add	r3, r2
 8004db2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004db6:	461a      	mov	r2, r3
 8004db8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004dbc:	6093      	str	r3, [r2, #8]
 8004dbe:	e0a2      	b.n	8004f06 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8004dc0:	6879      	ldr	r1, [r7, #4]
 8004dc2:	683a      	ldr	r2, [r7, #0]
 8004dc4:	4613      	mov	r3, r2
 8004dc6:	00db      	lsls	r3, r3, #3
 8004dc8:	1a9b      	subs	r3, r3, r2
 8004dca:	009b      	lsls	r3, r3, #2
 8004dcc:	440b      	add	r3, r1
 8004dce:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004dd2:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	0159      	lsls	r1, r3, #5
 8004dd8:	693b      	ldr	r3, [r7, #16]
 8004dda:	440b      	add	r3, r1
 8004ddc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004de0:	691b      	ldr	r3, [r3, #16]
 8004de2:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8004de6:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8004de8:	6878      	ldr	r0, [r7, #4]
 8004dea:	683a      	ldr	r2, [r7, #0]
 8004dec:	4613      	mov	r3, r2
 8004dee:	00db      	lsls	r3, r3, #3
 8004df0:	1a9b      	subs	r3, r3, r2
 8004df2:	009b      	lsls	r3, r3, #2
 8004df4:	4403      	add	r3, r0
 8004df6:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8004dfa:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8004dfc:	6879      	ldr	r1, [r7, #4]
 8004dfe:	683a      	ldr	r2, [r7, #0]
 8004e00:	4613      	mov	r3, r2
 8004e02:	00db      	lsls	r3, r3, #3
 8004e04:	1a9b      	subs	r3, r3, r2
 8004e06:	009b      	lsls	r3, r3, #2
 8004e08:	440b      	add	r3, r1
 8004e0a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004e0e:	6819      	ldr	r1, [r3, #0]
 8004e10:	6878      	ldr	r0, [r7, #4]
 8004e12:	683a      	ldr	r2, [r7, #0]
 8004e14:	4613      	mov	r3, r2
 8004e16:	00db      	lsls	r3, r3, #3
 8004e18:	1a9b      	subs	r3, r3, r2
 8004e1a:	009b      	lsls	r3, r3, #2
 8004e1c:	4403      	add	r3, r0
 8004e1e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4419      	add	r1, r3
 8004e26:	6878      	ldr	r0, [r7, #4]
 8004e28:	683a      	ldr	r2, [r7, #0]
 8004e2a:	4613      	mov	r3, r2
 8004e2c:	00db      	lsls	r3, r3, #3
 8004e2e:	1a9b      	subs	r3, r3, r2
 8004e30:	009b      	lsls	r3, r3, #2
 8004e32:	4403      	add	r3, r0
 8004e34:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004e38:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d114      	bne.n	8004e6a <PCD_EP_OutXfrComplete_int+0x16a>
 8004e40:	6879      	ldr	r1, [r7, #4]
 8004e42:	683a      	ldr	r2, [r7, #0]
 8004e44:	4613      	mov	r3, r2
 8004e46:	00db      	lsls	r3, r3, #3
 8004e48:	1a9b      	subs	r3, r3, r2
 8004e4a:	009b      	lsls	r3, r3, #2
 8004e4c:	440b      	add	r3, r1
 8004e4e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d108      	bne.n	8004e6a <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6818      	ldr	r0, [r3, #0]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004e62:	461a      	mov	r2, r3
 8004e64:	2101      	movs	r1, #1
 8004e66:	f002 fac5 	bl	80073f4 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	b2db      	uxtb	r3, r3
 8004e6e:	4619      	mov	r1, r3
 8004e70:	6878      	ldr	r0, [r7, #4]
 8004e72:	f004 f94f 	bl	8009114 <HAL_PCD_DataOutStageCallback>
 8004e76:	e046      	b.n	8004f06 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	4a26      	ldr	r2, [pc, #152]	; (8004f14 <PCD_EP_OutXfrComplete_int+0x214>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d124      	bne.n	8004eca <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d00a      	beq.n	8004ea0 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	015a      	lsls	r2, r3, #5
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	4413      	add	r3, r2
 8004e92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e96:	461a      	mov	r2, r3
 8004e98:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004e9c:	6093      	str	r3, [r2, #8]
 8004e9e:	e032      	b.n	8004f06 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	f003 0320 	and.w	r3, r3, #32
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d008      	beq.n	8004ebc <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	015a      	lsls	r2, r3, #5
 8004eae:	693b      	ldr	r3, [r7, #16]
 8004eb0:	4413      	add	r3, r2
 8004eb2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004eb6:	461a      	mov	r2, r3
 8004eb8:	2320      	movs	r3, #32
 8004eba:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	b2db      	uxtb	r3, r3
 8004ec0:	4619      	mov	r1, r3
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	f004 f926 	bl	8009114 <HAL_PCD_DataOutStageCallback>
 8004ec8:	e01d      	b.n	8004f06 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d114      	bne.n	8004efa <PCD_EP_OutXfrComplete_int+0x1fa>
 8004ed0:	6879      	ldr	r1, [r7, #4]
 8004ed2:	683a      	ldr	r2, [r7, #0]
 8004ed4:	4613      	mov	r3, r2
 8004ed6:	00db      	lsls	r3, r3, #3
 8004ed8:	1a9b      	subs	r3, r3, r2
 8004eda:	009b      	lsls	r3, r3, #2
 8004edc:	440b      	add	r3, r1
 8004ede:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d108      	bne.n	8004efa <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6818      	ldr	r0, [r3, #0]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004ef2:	461a      	mov	r2, r3
 8004ef4:	2100      	movs	r1, #0
 8004ef6:	f002 fa7d 	bl	80073f4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	b2db      	uxtb	r3, r3
 8004efe:	4619      	mov	r1, r3
 8004f00:	6878      	ldr	r0, [r7, #4]
 8004f02:	f004 f907 	bl	8009114 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004f06:	2300      	movs	r3, #0
}
 8004f08:	4618      	mov	r0, r3
 8004f0a:	3718      	adds	r7, #24
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	bd80      	pop	{r7, pc}
 8004f10:	4f54300a 	.word	0x4f54300a
 8004f14:	4f54310a 	.word	0x4f54310a

08004f18 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b086      	sub	sp, #24
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
 8004f20:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004f2c:	697b      	ldr	r3, [r7, #20]
 8004f2e:	333c      	adds	r3, #60	; 0x3c
 8004f30:	3304      	adds	r3, #4
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	015a      	lsls	r2, r3, #5
 8004f3a:	693b      	ldr	r3, [r7, #16]
 8004f3c:	4413      	add	r3, r2
 8004f3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	4a15      	ldr	r2, [pc, #84]	; (8004fa0 <PCD_EP_OutSetupPacket_int+0x88>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d90e      	bls.n	8004f6c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004f4e:	68bb      	ldr	r3, [r7, #8]
 8004f50:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d009      	beq.n	8004f6c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	015a      	lsls	r2, r3, #5
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	4413      	add	r3, r2
 8004f60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f64:	461a      	mov	r2, r3
 8004f66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004f6a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004f6c:	6878      	ldr	r0, [r7, #4]
 8004f6e:	f004 f8bf 	bl	80090f0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	4a0a      	ldr	r2, [pc, #40]	; (8004fa0 <PCD_EP_OutSetupPacket_int+0x88>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d90c      	bls.n	8004f94 <PCD_EP_OutSetupPacket_int+0x7c>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	691b      	ldr	r3, [r3, #16]
 8004f7e:	2b01      	cmp	r3, #1
 8004f80:	d108      	bne.n	8004f94 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6818      	ldr	r0, [r3, #0]
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004f8c:	461a      	mov	r2, r3
 8004f8e:	2101      	movs	r1, #1
 8004f90:	f002 fa30 	bl	80073f4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004f94:	2300      	movs	r3, #0
}
 8004f96:	4618      	mov	r0, r3
 8004f98:	3718      	adds	r7, #24
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}
 8004f9e:	bf00      	nop
 8004fa0:	4f54300a 	.word	0x4f54300a

08004fa4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	b085      	sub	sp, #20
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
 8004fac:	460b      	mov	r3, r1
 8004fae:	70fb      	strb	r3, [r7, #3]
 8004fb0:	4613      	mov	r3, r2
 8004fb2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fba:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004fbc:	78fb      	ldrb	r3, [r7, #3]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d107      	bne.n	8004fd2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004fc2:	883b      	ldrh	r3, [r7, #0]
 8004fc4:	0419      	lsls	r1, r3, #16
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	68ba      	ldr	r2, [r7, #8]
 8004fcc:	430a      	orrs	r2, r1
 8004fce:	629a      	str	r2, [r3, #40]	; 0x28
 8004fd0:	e028      	b.n	8005024 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fd8:	0c1b      	lsrs	r3, r3, #16
 8004fda:	68ba      	ldr	r2, [r7, #8]
 8004fdc:	4413      	add	r3, r2
 8004fde:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	73fb      	strb	r3, [r7, #15]
 8004fe4:	e00d      	b.n	8005002 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681a      	ldr	r2, [r3, #0]
 8004fea:	7bfb      	ldrb	r3, [r7, #15]
 8004fec:	3340      	adds	r3, #64	; 0x40
 8004fee:	009b      	lsls	r3, r3, #2
 8004ff0:	4413      	add	r3, r2
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	0c1b      	lsrs	r3, r3, #16
 8004ff6:	68ba      	ldr	r2, [r7, #8]
 8004ff8:	4413      	add	r3, r2
 8004ffa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004ffc:	7bfb      	ldrb	r3, [r7, #15]
 8004ffe:	3301      	adds	r3, #1
 8005000:	73fb      	strb	r3, [r7, #15]
 8005002:	7bfa      	ldrb	r2, [r7, #15]
 8005004:	78fb      	ldrb	r3, [r7, #3]
 8005006:	3b01      	subs	r3, #1
 8005008:	429a      	cmp	r2, r3
 800500a:	d3ec      	bcc.n	8004fe6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800500c:	883b      	ldrh	r3, [r7, #0]
 800500e:	0418      	lsls	r0, r3, #16
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6819      	ldr	r1, [r3, #0]
 8005014:	78fb      	ldrb	r3, [r7, #3]
 8005016:	3b01      	subs	r3, #1
 8005018:	68ba      	ldr	r2, [r7, #8]
 800501a:	4302      	orrs	r2, r0
 800501c:	3340      	adds	r3, #64	; 0x40
 800501e:	009b      	lsls	r3, r3, #2
 8005020:	440b      	add	r3, r1
 8005022:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005024:	2300      	movs	r3, #0
}
 8005026:	4618      	mov	r0, r3
 8005028:	3714      	adds	r7, #20
 800502a:	46bd      	mov	sp, r7
 800502c:	bc80      	pop	{r7}
 800502e:	4770      	bx	lr

08005030 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005030:	b480      	push	{r7}
 8005032:	b083      	sub	sp, #12
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
 8005038:	460b      	mov	r3, r1
 800503a:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	887a      	ldrh	r2, [r7, #2]
 8005042:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005044:	2300      	movs	r3, #0
}
 8005046:	4618      	mov	r0, r3
 8005048:	370c      	adds	r7, #12
 800504a:	46bd      	mov	sp, r7
 800504c:	bc80      	pop	{r7}
 800504e:	4770      	bx	lr

08005050 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b08a      	sub	sp, #40	; 0x28
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d101      	bne.n	8005062 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800505e:	2301      	movs	r3, #1
 8005060:	e237      	b.n	80054d2 <HAL_RCC_OscConfig+0x482>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f003 0301 	and.w	r3, r3, #1
 800506a:	2b00      	cmp	r3, #0
 800506c:	d050      	beq.n	8005110 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800506e:	4ba3      	ldr	r3, [pc, #652]	; (80052fc <HAL_RCC_OscConfig+0x2ac>)
 8005070:	689b      	ldr	r3, [r3, #8]
 8005072:	f003 030c 	and.w	r3, r3, #12
 8005076:	2b04      	cmp	r3, #4
 8005078:	d00c      	beq.n	8005094 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800507a:	4ba0      	ldr	r3, [pc, #640]	; (80052fc <HAL_RCC_OscConfig+0x2ac>)
 800507c:	689b      	ldr	r3, [r3, #8]
 800507e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005082:	2b08      	cmp	r3, #8
 8005084:	d112      	bne.n	80050ac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005086:	4b9d      	ldr	r3, [pc, #628]	; (80052fc <HAL_RCC_OscConfig+0x2ac>)
 8005088:	685b      	ldr	r3, [r3, #4]
 800508a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800508e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005092:	d10b      	bne.n	80050ac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005094:	4b99      	ldr	r3, [pc, #612]	; (80052fc <HAL_RCC_OscConfig+0x2ac>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800509c:	2b00      	cmp	r3, #0
 800509e:	d036      	beq.n	800510e <HAL_RCC_OscConfig+0xbe>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	685b      	ldr	r3, [r3, #4]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d132      	bne.n	800510e <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 80050a8:	2301      	movs	r3, #1
 80050aa:	e212      	b.n	80054d2 <HAL_RCC_OscConfig+0x482>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	685a      	ldr	r2, [r3, #4]
 80050b0:	4b93      	ldr	r3, [pc, #588]	; (8005300 <HAL_RCC_OscConfig+0x2b0>)
 80050b2:	b2d2      	uxtb	r2, r2
 80050b4:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d013      	beq.n	80050e6 <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050be:	f7fd f8af 	bl	8002220 <HAL_GetTick>
 80050c2:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050c4:	e008      	b.n	80050d8 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80050c6:	f7fd f8ab 	bl	8002220 <HAL_GetTick>
 80050ca:	4602      	mov	r2, r0
 80050cc:	6a3b      	ldr	r3, [r7, #32]
 80050ce:	1ad3      	subs	r3, r2, r3
 80050d0:	2b64      	cmp	r3, #100	; 0x64
 80050d2:	d901      	bls.n	80050d8 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 80050d4:	2303      	movs	r3, #3
 80050d6:	e1fc      	b.n	80054d2 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050d8:	4b88      	ldr	r3, [pc, #544]	; (80052fc <HAL_RCC_OscConfig+0x2ac>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d0f0      	beq.n	80050c6 <HAL_RCC_OscConfig+0x76>
 80050e4:	e014      	b.n	8005110 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050e6:	f7fd f89b 	bl	8002220 <HAL_GetTick>
 80050ea:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050ec:	e008      	b.n	8005100 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80050ee:	f7fd f897 	bl	8002220 <HAL_GetTick>
 80050f2:	4602      	mov	r2, r0
 80050f4:	6a3b      	ldr	r3, [r7, #32]
 80050f6:	1ad3      	subs	r3, r2, r3
 80050f8:	2b64      	cmp	r3, #100	; 0x64
 80050fa:	d901      	bls.n	8005100 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 80050fc:	2303      	movs	r3, #3
 80050fe:	e1e8      	b.n	80054d2 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005100:	4b7e      	ldr	r3, [pc, #504]	; (80052fc <HAL_RCC_OscConfig+0x2ac>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005108:	2b00      	cmp	r3, #0
 800510a:	d1f0      	bne.n	80050ee <HAL_RCC_OscConfig+0x9e>
 800510c:	e000      	b.n	8005110 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800510e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f003 0302 	and.w	r3, r3, #2
 8005118:	2b00      	cmp	r3, #0
 800511a:	d077      	beq.n	800520c <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800511c:	4b77      	ldr	r3, [pc, #476]	; (80052fc <HAL_RCC_OscConfig+0x2ac>)
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	f003 030c 	and.w	r3, r3, #12
 8005124:	2b00      	cmp	r3, #0
 8005126:	d00b      	beq.n	8005140 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005128:	4b74      	ldr	r3, [pc, #464]	; (80052fc <HAL_RCC_OscConfig+0x2ac>)
 800512a:	689b      	ldr	r3, [r3, #8]
 800512c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005130:	2b08      	cmp	r3, #8
 8005132:	d126      	bne.n	8005182 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005134:	4b71      	ldr	r3, [pc, #452]	; (80052fc <HAL_RCC_OscConfig+0x2ac>)
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800513c:	2b00      	cmp	r3, #0
 800513e:	d120      	bne.n	8005182 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005140:	4b6e      	ldr	r3, [pc, #440]	; (80052fc <HAL_RCC_OscConfig+0x2ac>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f003 0302 	and.w	r3, r3, #2
 8005148:	2b00      	cmp	r3, #0
 800514a:	d005      	beq.n	8005158 <HAL_RCC_OscConfig+0x108>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	68db      	ldr	r3, [r3, #12]
 8005150:	2b01      	cmp	r3, #1
 8005152:	d001      	beq.n	8005158 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005154:	2301      	movs	r3, #1
 8005156:	e1bc      	b.n	80054d2 <HAL_RCC_OscConfig+0x482>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005158:	4b68      	ldr	r3, [pc, #416]	; (80052fc <HAL_RCC_OscConfig+0x2ac>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	691b      	ldr	r3, [r3, #16]
 8005164:	21f8      	movs	r1, #248	; 0xf8
 8005166:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005168:	69b9      	ldr	r1, [r7, #24]
 800516a:	fa91 f1a1 	rbit	r1, r1
 800516e:	6179      	str	r1, [r7, #20]
  return result;
 8005170:	6979      	ldr	r1, [r7, #20]
 8005172:	fab1 f181 	clz	r1, r1
 8005176:	b2c9      	uxtb	r1, r1
 8005178:	408b      	lsls	r3, r1
 800517a:	4960      	ldr	r1, [pc, #384]	; (80052fc <HAL_RCC_OscConfig+0x2ac>)
 800517c:	4313      	orrs	r3, r2
 800517e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005180:	e044      	b.n	800520c <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	68db      	ldr	r3, [r3, #12]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d02a      	beq.n	80051e0 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800518a:	4b5e      	ldr	r3, [pc, #376]	; (8005304 <HAL_RCC_OscConfig+0x2b4>)
 800518c:	2201      	movs	r2, #1
 800518e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005190:	f7fd f846 	bl	8002220 <HAL_GetTick>
 8005194:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005196:	e008      	b.n	80051aa <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005198:	f7fd f842 	bl	8002220 <HAL_GetTick>
 800519c:	4602      	mov	r2, r0
 800519e:	6a3b      	ldr	r3, [r7, #32]
 80051a0:	1ad3      	subs	r3, r2, r3
 80051a2:	2b02      	cmp	r3, #2
 80051a4:	d901      	bls.n	80051aa <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80051a6:	2303      	movs	r3, #3
 80051a8:	e193      	b.n	80054d2 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051aa:	4b54      	ldr	r3, [pc, #336]	; (80052fc <HAL_RCC_OscConfig+0x2ac>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f003 0302 	and.w	r3, r3, #2
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d0f0      	beq.n	8005198 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051b6:	4b51      	ldr	r3, [pc, #324]	; (80052fc <HAL_RCC_OscConfig+0x2ac>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	691b      	ldr	r3, [r3, #16]
 80051c2:	21f8      	movs	r1, #248	; 0xf8
 80051c4:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051c6:	6939      	ldr	r1, [r7, #16]
 80051c8:	fa91 f1a1 	rbit	r1, r1
 80051cc:	60f9      	str	r1, [r7, #12]
  return result;
 80051ce:	68f9      	ldr	r1, [r7, #12]
 80051d0:	fab1 f181 	clz	r1, r1
 80051d4:	b2c9      	uxtb	r1, r1
 80051d6:	408b      	lsls	r3, r1
 80051d8:	4948      	ldr	r1, [pc, #288]	; (80052fc <HAL_RCC_OscConfig+0x2ac>)
 80051da:	4313      	orrs	r3, r2
 80051dc:	600b      	str	r3, [r1, #0]
 80051de:	e015      	b.n	800520c <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80051e0:	4b48      	ldr	r3, [pc, #288]	; (8005304 <HAL_RCC_OscConfig+0x2b4>)
 80051e2:	2200      	movs	r2, #0
 80051e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051e6:	f7fd f81b 	bl	8002220 <HAL_GetTick>
 80051ea:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051ec:	e008      	b.n	8005200 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80051ee:	f7fd f817 	bl	8002220 <HAL_GetTick>
 80051f2:	4602      	mov	r2, r0
 80051f4:	6a3b      	ldr	r3, [r7, #32]
 80051f6:	1ad3      	subs	r3, r2, r3
 80051f8:	2b02      	cmp	r3, #2
 80051fa:	d901      	bls.n	8005200 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80051fc:	2303      	movs	r3, #3
 80051fe:	e168      	b.n	80054d2 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005200:	4b3e      	ldr	r3, [pc, #248]	; (80052fc <HAL_RCC_OscConfig+0x2ac>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f003 0302 	and.w	r3, r3, #2
 8005208:	2b00      	cmp	r3, #0
 800520a:	d1f0      	bne.n	80051ee <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f003 0308 	and.w	r3, r3, #8
 8005214:	2b00      	cmp	r3, #0
 8005216:	d030      	beq.n	800527a <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	695b      	ldr	r3, [r3, #20]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d016      	beq.n	800524e <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005220:	4b39      	ldr	r3, [pc, #228]	; (8005308 <HAL_RCC_OscConfig+0x2b8>)
 8005222:	2201      	movs	r2, #1
 8005224:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005226:	f7fc fffb 	bl	8002220 <HAL_GetTick>
 800522a:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800522c:	e008      	b.n	8005240 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800522e:	f7fc fff7 	bl	8002220 <HAL_GetTick>
 8005232:	4602      	mov	r2, r0
 8005234:	6a3b      	ldr	r3, [r7, #32]
 8005236:	1ad3      	subs	r3, r2, r3
 8005238:	2b02      	cmp	r3, #2
 800523a:	d901      	bls.n	8005240 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 800523c:	2303      	movs	r3, #3
 800523e:	e148      	b.n	80054d2 <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005240:	4b2e      	ldr	r3, [pc, #184]	; (80052fc <HAL_RCC_OscConfig+0x2ac>)
 8005242:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005244:	f003 0302 	and.w	r3, r3, #2
 8005248:	2b00      	cmp	r3, #0
 800524a:	d0f0      	beq.n	800522e <HAL_RCC_OscConfig+0x1de>
 800524c:	e015      	b.n	800527a <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800524e:	4b2e      	ldr	r3, [pc, #184]	; (8005308 <HAL_RCC_OscConfig+0x2b8>)
 8005250:	2200      	movs	r2, #0
 8005252:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005254:	f7fc ffe4 	bl	8002220 <HAL_GetTick>
 8005258:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800525a:	e008      	b.n	800526e <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800525c:	f7fc ffe0 	bl	8002220 <HAL_GetTick>
 8005260:	4602      	mov	r2, r0
 8005262:	6a3b      	ldr	r3, [r7, #32]
 8005264:	1ad3      	subs	r3, r2, r3
 8005266:	2b02      	cmp	r3, #2
 8005268:	d901      	bls.n	800526e <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 800526a:	2303      	movs	r3, #3
 800526c:	e131      	b.n	80054d2 <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800526e:	4b23      	ldr	r3, [pc, #140]	; (80052fc <HAL_RCC_OscConfig+0x2ac>)
 8005270:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005272:	f003 0302 	and.w	r3, r3, #2
 8005276:	2b00      	cmp	r3, #0
 8005278:	d1f0      	bne.n	800525c <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f003 0304 	and.w	r3, r3, #4
 8005282:	2b00      	cmp	r3, #0
 8005284:	f000 8088 	beq.w	8005398 <HAL_RCC_OscConfig+0x348>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005288:	2300      	movs	r3, #0
 800528a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800528e:	4b1b      	ldr	r3, [pc, #108]	; (80052fc <HAL_RCC_OscConfig+0x2ac>)
 8005290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005292:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005296:	2b00      	cmp	r3, #0
 8005298:	d110      	bne.n	80052bc <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800529a:	2300      	movs	r3, #0
 800529c:	60bb      	str	r3, [r7, #8]
 800529e:	4b17      	ldr	r3, [pc, #92]	; (80052fc <HAL_RCC_OscConfig+0x2ac>)
 80052a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052a2:	4a16      	ldr	r2, [pc, #88]	; (80052fc <HAL_RCC_OscConfig+0x2ac>)
 80052a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052a8:	6413      	str	r3, [r2, #64]	; 0x40
 80052aa:	4b14      	ldr	r3, [pc, #80]	; (80052fc <HAL_RCC_OscConfig+0x2ac>)
 80052ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052b2:	60bb      	str	r3, [r7, #8]
 80052b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052b6:	2301      	movs	r3, #1
 80052b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80052bc:	4b13      	ldr	r3, [pc, #76]	; (800530c <HAL_RCC_OscConfig+0x2bc>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	4a12      	ldr	r2, [pc, #72]	; (800530c <HAL_RCC_OscConfig+0x2bc>)
 80052c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052c6:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052c8:	4b10      	ldr	r3, [pc, #64]	; (800530c <HAL_RCC_OscConfig+0x2bc>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d123      	bne.n	800531c <HAL_RCC_OscConfig+0x2cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80052d4:	4b0d      	ldr	r3, [pc, #52]	; (800530c <HAL_RCC_OscConfig+0x2bc>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a0c      	ldr	r2, [pc, #48]	; (800530c <HAL_RCC_OscConfig+0x2bc>)
 80052da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052de:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052e0:	f7fc ff9e 	bl	8002220 <HAL_GetTick>
 80052e4:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052e6:	e013      	b.n	8005310 <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052e8:	f7fc ff9a 	bl	8002220 <HAL_GetTick>
 80052ec:	4602      	mov	r2, r0
 80052ee:	6a3b      	ldr	r3, [r7, #32]
 80052f0:	1ad3      	subs	r3, r2, r3
 80052f2:	2b02      	cmp	r3, #2
 80052f4:	d90c      	bls.n	8005310 <HAL_RCC_OscConfig+0x2c0>
        {
          return HAL_TIMEOUT;
 80052f6:	2303      	movs	r3, #3
 80052f8:	e0eb      	b.n	80054d2 <HAL_RCC_OscConfig+0x482>
 80052fa:	bf00      	nop
 80052fc:	40023800 	.word	0x40023800
 8005300:	40023802 	.word	0x40023802
 8005304:	42470000 	.word	0x42470000
 8005308:	42470e80 	.word	0x42470e80
 800530c:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005310:	4b72      	ldr	r3, [pc, #456]	; (80054dc <HAL_RCC_OscConfig+0x48c>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005318:	2b00      	cmp	r3, #0
 800531a:	d0e5      	beq.n	80052e8 <HAL_RCC_OscConfig+0x298>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	689a      	ldr	r2, [r3, #8]
 8005320:	4b6f      	ldr	r3, [pc, #444]	; (80054e0 <HAL_RCC_OscConfig+0x490>)
 8005322:	b2d2      	uxtb	r2, r2
 8005324:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	689b      	ldr	r3, [r3, #8]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d015      	beq.n	800535a <HAL_RCC_OscConfig+0x30a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800532e:	f7fc ff77 	bl	8002220 <HAL_GetTick>
 8005332:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005334:	e00a      	b.n	800534c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005336:	f7fc ff73 	bl	8002220 <HAL_GetTick>
 800533a:	4602      	mov	r2, r0
 800533c:	6a3b      	ldr	r3, [r7, #32]
 800533e:	1ad3      	subs	r3, r2, r3
 8005340:	f241 3288 	movw	r2, #5000	; 0x1388
 8005344:	4293      	cmp	r3, r2
 8005346:	d901      	bls.n	800534c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8005348:	2303      	movs	r3, #3
 800534a:	e0c2      	b.n	80054d2 <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800534c:	4b65      	ldr	r3, [pc, #404]	; (80054e4 <HAL_RCC_OscConfig+0x494>)
 800534e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005350:	f003 0302 	and.w	r3, r3, #2
 8005354:	2b00      	cmp	r3, #0
 8005356:	d0ee      	beq.n	8005336 <HAL_RCC_OscConfig+0x2e6>
 8005358:	e014      	b.n	8005384 <HAL_RCC_OscConfig+0x334>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800535a:	f7fc ff61 	bl	8002220 <HAL_GetTick>
 800535e:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005360:	e00a      	b.n	8005378 <HAL_RCC_OscConfig+0x328>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005362:	f7fc ff5d 	bl	8002220 <HAL_GetTick>
 8005366:	4602      	mov	r2, r0
 8005368:	6a3b      	ldr	r3, [r7, #32]
 800536a:	1ad3      	subs	r3, r2, r3
 800536c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005370:	4293      	cmp	r3, r2
 8005372:	d901      	bls.n	8005378 <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 8005374:	2303      	movs	r3, #3
 8005376:	e0ac      	b.n	80054d2 <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005378:	4b5a      	ldr	r3, [pc, #360]	; (80054e4 <HAL_RCC_OscConfig+0x494>)
 800537a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800537c:	f003 0302 	and.w	r3, r3, #2
 8005380:	2b00      	cmp	r3, #0
 8005382:	d1ee      	bne.n	8005362 <HAL_RCC_OscConfig+0x312>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005384:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005388:	2b01      	cmp	r3, #1
 800538a:	d105      	bne.n	8005398 <HAL_RCC_OscConfig+0x348>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800538c:	4b55      	ldr	r3, [pc, #340]	; (80054e4 <HAL_RCC_OscConfig+0x494>)
 800538e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005390:	4a54      	ldr	r2, [pc, #336]	; (80054e4 <HAL_RCC_OscConfig+0x494>)
 8005392:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005396:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	699b      	ldr	r3, [r3, #24]
 800539c:	2b00      	cmp	r3, #0
 800539e:	f000 8097 	beq.w	80054d0 <HAL_RCC_OscConfig+0x480>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80053a2:	4b50      	ldr	r3, [pc, #320]	; (80054e4 <HAL_RCC_OscConfig+0x494>)
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	f003 030c 	and.w	r3, r3, #12
 80053aa:	2b08      	cmp	r3, #8
 80053ac:	d061      	beq.n	8005472 <HAL_RCC_OscConfig+0x422>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	699b      	ldr	r3, [r3, #24]
 80053b2:	2b02      	cmp	r3, #2
 80053b4:	d146      	bne.n	8005444 <HAL_RCC_OscConfig+0x3f4>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053b6:	4b4c      	ldr	r3, [pc, #304]	; (80054e8 <HAL_RCC_OscConfig+0x498>)
 80053b8:	2200      	movs	r2, #0
 80053ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053bc:	f7fc ff30 	bl	8002220 <HAL_GetTick>
 80053c0:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053c2:	e008      	b.n	80053d6 <HAL_RCC_OscConfig+0x386>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80053c4:	f7fc ff2c 	bl	8002220 <HAL_GetTick>
 80053c8:	4602      	mov	r2, r0
 80053ca:	6a3b      	ldr	r3, [r7, #32]
 80053cc:	1ad3      	subs	r3, r2, r3
 80053ce:	2b64      	cmp	r3, #100	; 0x64
 80053d0:	d901      	bls.n	80053d6 <HAL_RCC_OscConfig+0x386>
          {
            return HAL_TIMEOUT;
 80053d2:	2303      	movs	r3, #3
 80053d4:	e07d      	b.n	80054d2 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053d6:	4b43      	ldr	r3, [pc, #268]	; (80054e4 <HAL_RCC_OscConfig+0x494>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d1f0      	bne.n	80053c4 <HAL_RCC_OscConfig+0x374>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80053e2:	4b40      	ldr	r3, [pc, #256]	; (80054e4 <HAL_RCC_OscConfig+0x494>)
 80053e4:	685a      	ldr	r2, [r3, #4]
 80053e6:	4b41      	ldr	r3, [pc, #260]	; (80054ec <HAL_RCC_OscConfig+0x49c>)
 80053e8:	4013      	ands	r3, r2
 80053ea:	687a      	ldr	r2, [r7, #4]
 80053ec:	69d1      	ldr	r1, [r2, #28]
 80053ee:	687a      	ldr	r2, [r7, #4]
 80053f0:	6a12      	ldr	r2, [r2, #32]
 80053f2:	4311      	orrs	r1, r2
 80053f4:	687a      	ldr	r2, [r7, #4]
 80053f6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80053f8:	0192      	lsls	r2, r2, #6
 80053fa:	4311      	orrs	r1, r2
 80053fc:	687a      	ldr	r2, [r7, #4]
 80053fe:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005400:	0612      	lsls	r2, r2, #24
 8005402:	4311      	orrs	r1, r2
 8005404:	687a      	ldr	r2, [r7, #4]
 8005406:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8005408:	0852      	lsrs	r2, r2, #1
 800540a:	3a01      	subs	r2, #1
 800540c:	0412      	lsls	r2, r2, #16
 800540e:	430a      	orrs	r2, r1
 8005410:	4934      	ldr	r1, [pc, #208]	; (80054e4 <HAL_RCC_OscConfig+0x494>)
 8005412:	4313      	orrs	r3, r2
 8005414:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005416:	4b34      	ldr	r3, [pc, #208]	; (80054e8 <HAL_RCC_OscConfig+0x498>)
 8005418:	2201      	movs	r2, #1
 800541a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800541c:	f7fc ff00 	bl	8002220 <HAL_GetTick>
 8005420:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005422:	e008      	b.n	8005436 <HAL_RCC_OscConfig+0x3e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005424:	f7fc fefc 	bl	8002220 <HAL_GetTick>
 8005428:	4602      	mov	r2, r0
 800542a:	6a3b      	ldr	r3, [r7, #32]
 800542c:	1ad3      	subs	r3, r2, r3
 800542e:	2b64      	cmp	r3, #100	; 0x64
 8005430:	d901      	bls.n	8005436 <HAL_RCC_OscConfig+0x3e6>
          {
            return HAL_TIMEOUT;
 8005432:	2303      	movs	r3, #3
 8005434:	e04d      	b.n	80054d2 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005436:	4b2b      	ldr	r3, [pc, #172]	; (80054e4 <HAL_RCC_OscConfig+0x494>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800543e:	2b00      	cmp	r3, #0
 8005440:	d0f0      	beq.n	8005424 <HAL_RCC_OscConfig+0x3d4>
 8005442:	e045      	b.n	80054d0 <HAL_RCC_OscConfig+0x480>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005444:	4b28      	ldr	r3, [pc, #160]	; (80054e8 <HAL_RCC_OscConfig+0x498>)
 8005446:	2200      	movs	r2, #0
 8005448:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800544a:	f7fc fee9 	bl	8002220 <HAL_GetTick>
 800544e:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005450:	e008      	b.n	8005464 <HAL_RCC_OscConfig+0x414>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005452:	f7fc fee5 	bl	8002220 <HAL_GetTick>
 8005456:	4602      	mov	r2, r0
 8005458:	6a3b      	ldr	r3, [r7, #32]
 800545a:	1ad3      	subs	r3, r2, r3
 800545c:	2b64      	cmp	r3, #100	; 0x64
 800545e:	d901      	bls.n	8005464 <HAL_RCC_OscConfig+0x414>
          {
            return HAL_TIMEOUT;
 8005460:	2303      	movs	r3, #3
 8005462:	e036      	b.n	80054d2 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005464:	4b1f      	ldr	r3, [pc, #124]	; (80054e4 <HAL_RCC_OscConfig+0x494>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800546c:	2b00      	cmp	r3, #0
 800546e:	d1f0      	bne.n	8005452 <HAL_RCC_OscConfig+0x402>
 8005470:	e02e      	b.n	80054d0 <HAL_RCC_OscConfig+0x480>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	699b      	ldr	r3, [r3, #24]
 8005476:	2b01      	cmp	r3, #1
 8005478:	d101      	bne.n	800547e <HAL_RCC_OscConfig+0x42e>
      {
        return HAL_ERROR;
 800547a:	2301      	movs	r3, #1
 800547c:	e029      	b.n	80054d2 <HAL_RCC_OscConfig+0x482>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 800547e:	4b19      	ldr	r3, [pc, #100]	; (80054e4 <HAL_RCC_OscConfig+0x494>)
 8005480:	685b      	ldr	r3, [r3, #4]
 8005482:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005484:	69fb      	ldr	r3, [r7, #28]
 8005486:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	69db      	ldr	r3, [r3, #28]
 800548e:	429a      	cmp	r2, r3
 8005490:	d11c      	bne.n	80054cc <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005492:	69fb      	ldr	r3, [r7, #28]
 8005494:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800549c:	429a      	cmp	r2, r3
 800549e:	d115      	bne.n	80054cc <HAL_RCC_OscConfig+0x47c>
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80054a0:	69fb      	ldr	r3, [r7, #28]
 80054a2:	099b      	lsrs	r3, r3, #6
 80054a4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80054ac:	429a      	cmp	r2, r3
 80054ae:	d10d      	bne.n	80054cc <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80054b0:	69fb      	ldr	r3, [r7, #28]
 80054b2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80054ba:	429a      	cmp	r2, r3
 80054bc:	d106      	bne.n	80054cc <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80054be:	69fb      	ldr	r3, [r7, #28]
 80054c0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80054c8:	429a      	cmp	r2, r3
 80054ca:	d001      	beq.n	80054d0 <HAL_RCC_OscConfig+0x480>
        {
          return HAL_ERROR;
 80054cc:	2301      	movs	r3, #1
 80054ce:	e000      	b.n	80054d2 <HAL_RCC_OscConfig+0x482>
        }
      }
    }
  }
  return HAL_OK;
 80054d0:	2300      	movs	r3, #0
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	3728      	adds	r7, #40	; 0x28
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}
 80054da:	bf00      	nop
 80054dc:	40007000 	.word	0x40007000
 80054e0:	40023870 	.word	0x40023870
 80054e4:	40023800 	.word	0x40023800
 80054e8:	42470060 	.word	0x42470060
 80054ec:	f0bc8000 	.word	0xf0bc8000

080054f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b086      	sub	sp, #24
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
 80054f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d101      	bne.n	8005504 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005500:	2301      	movs	r3, #1
 8005502:	e0d2      	b.n	80056aa <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005504:	4b6b      	ldr	r3, [pc, #428]	; (80056b4 <HAL_RCC_ClockConfig+0x1c4>)
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f003 030f 	and.w	r3, r3, #15
 800550c:	683a      	ldr	r2, [r7, #0]
 800550e:	429a      	cmp	r2, r3
 8005510:	d90c      	bls.n	800552c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005512:	4b68      	ldr	r3, [pc, #416]	; (80056b4 <HAL_RCC_ClockConfig+0x1c4>)
 8005514:	683a      	ldr	r2, [r7, #0]
 8005516:	b2d2      	uxtb	r2, r2
 8005518:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800551a:	4b66      	ldr	r3, [pc, #408]	; (80056b4 <HAL_RCC_ClockConfig+0x1c4>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f003 030f 	and.w	r3, r3, #15
 8005522:	683a      	ldr	r2, [r7, #0]
 8005524:	429a      	cmp	r2, r3
 8005526:	d001      	beq.n	800552c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005528:	2301      	movs	r3, #1
 800552a:	e0be      	b.n	80056aa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f003 0302 	and.w	r3, r3, #2
 8005534:	2b00      	cmp	r3, #0
 8005536:	d020      	beq.n	800557a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f003 0304 	and.w	r3, r3, #4
 8005540:	2b00      	cmp	r3, #0
 8005542:	d005      	beq.n	8005550 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005544:	4b5c      	ldr	r3, [pc, #368]	; (80056b8 <HAL_RCC_ClockConfig+0x1c8>)
 8005546:	689b      	ldr	r3, [r3, #8]
 8005548:	4a5b      	ldr	r2, [pc, #364]	; (80056b8 <HAL_RCC_ClockConfig+0x1c8>)
 800554a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800554e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f003 0308 	and.w	r3, r3, #8
 8005558:	2b00      	cmp	r3, #0
 800555a:	d005      	beq.n	8005568 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 800555c:	4b56      	ldr	r3, [pc, #344]	; (80056b8 <HAL_RCC_ClockConfig+0x1c8>)
 800555e:	689b      	ldr	r3, [r3, #8]
 8005560:	4a55      	ldr	r2, [pc, #340]	; (80056b8 <HAL_RCC_ClockConfig+0x1c8>)
 8005562:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005566:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005568:	4b53      	ldr	r3, [pc, #332]	; (80056b8 <HAL_RCC_ClockConfig+0x1c8>)
 800556a:	689b      	ldr	r3, [r3, #8]
 800556c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	689b      	ldr	r3, [r3, #8]
 8005574:	4950      	ldr	r1, [pc, #320]	; (80056b8 <HAL_RCC_ClockConfig+0x1c8>)
 8005576:	4313      	orrs	r3, r2
 8005578:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f003 0301 	and.w	r3, r3, #1
 8005582:	2b00      	cmp	r3, #0
 8005584:	d040      	beq.n	8005608 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	2b01      	cmp	r3, #1
 800558c:	d107      	bne.n	800559e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800558e:	4b4a      	ldr	r3, [pc, #296]	; (80056b8 <HAL_RCC_ClockConfig+0x1c8>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005596:	2b00      	cmp	r3, #0
 8005598:	d115      	bne.n	80055c6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800559a:	2301      	movs	r3, #1
 800559c:	e085      	b.n	80056aa <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	685b      	ldr	r3, [r3, #4]
 80055a2:	2b02      	cmp	r3, #2
 80055a4:	d107      	bne.n	80055b6 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055a6:	4b44      	ldr	r3, [pc, #272]	; (80056b8 <HAL_RCC_ClockConfig+0x1c8>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d109      	bne.n	80055c6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80055b2:	2301      	movs	r3, #1
 80055b4:	e079      	b.n	80056aa <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055b6:	4b40      	ldr	r3, [pc, #256]	; (80056b8 <HAL_RCC_ClockConfig+0x1c8>)
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f003 0302 	and.w	r3, r3, #2
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d101      	bne.n	80055c6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80055c2:	2301      	movs	r3, #1
 80055c4:	e071      	b.n	80056aa <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80055c6:	4b3c      	ldr	r3, [pc, #240]	; (80056b8 <HAL_RCC_ClockConfig+0x1c8>)
 80055c8:	689b      	ldr	r3, [r3, #8]
 80055ca:	f023 0203 	bic.w	r2, r3, #3
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	4939      	ldr	r1, [pc, #228]	; (80056b8 <HAL_RCC_ClockConfig+0x1c8>)
 80055d4:	4313      	orrs	r3, r2
 80055d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80055d8:	f7fc fe22 	bl	8002220 <HAL_GetTick>
 80055dc:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055de:	e00a      	b.n	80055f6 <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80055e0:	f7fc fe1e 	bl	8002220 <HAL_GetTick>
 80055e4:	4602      	mov	r2, r0
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	1ad3      	subs	r3, r2, r3
 80055ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d901      	bls.n	80055f6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80055f2:	2303      	movs	r3, #3
 80055f4:	e059      	b.n	80056aa <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055f6:	4b30      	ldr	r3, [pc, #192]	; (80056b8 <HAL_RCC_ClockConfig+0x1c8>)
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	f003 020c 	and.w	r2, r3, #12
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	685b      	ldr	r3, [r3, #4]
 8005602:	009b      	lsls	r3, r3, #2
 8005604:	429a      	cmp	r2, r3
 8005606:	d1eb      	bne.n	80055e0 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005608:	4b2a      	ldr	r3, [pc, #168]	; (80056b4 <HAL_RCC_ClockConfig+0x1c4>)
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f003 030f 	and.w	r3, r3, #15
 8005610:	683a      	ldr	r2, [r7, #0]
 8005612:	429a      	cmp	r2, r3
 8005614:	d20c      	bcs.n	8005630 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005616:	4b27      	ldr	r3, [pc, #156]	; (80056b4 <HAL_RCC_ClockConfig+0x1c4>)
 8005618:	683a      	ldr	r2, [r7, #0]
 800561a:	b2d2      	uxtb	r2, r2
 800561c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800561e:	4b25      	ldr	r3, [pc, #148]	; (80056b4 <HAL_RCC_ClockConfig+0x1c4>)
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f003 030f 	and.w	r3, r3, #15
 8005626:	683a      	ldr	r2, [r7, #0]
 8005628:	429a      	cmp	r2, r3
 800562a:	d001      	beq.n	8005630 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 800562c:	2301      	movs	r3, #1
 800562e:	e03c      	b.n	80056aa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f003 0304 	and.w	r3, r3, #4
 8005638:	2b00      	cmp	r3, #0
 800563a:	d008      	beq.n	800564e <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800563c:	4b1e      	ldr	r3, [pc, #120]	; (80056b8 <HAL_RCC_ClockConfig+0x1c8>)
 800563e:	689b      	ldr	r3, [r3, #8]
 8005640:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	68db      	ldr	r3, [r3, #12]
 8005648:	491b      	ldr	r1, [pc, #108]	; (80056b8 <HAL_RCC_ClockConfig+0x1c8>)
 800564a:	4313      	orrs	r3, r2
 800564c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f003 0308 	and.w	r3, r3, #8
 8005656:	2b00      	cmp	r3, #0
 8005658:	d009      	beq.n	800566e <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800565a:	4b17      	ldr	r3, [pc, #92]	; (80056b8 <HAL_RCC_ClockConfig+0x1c8>)
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	691b      	ldr	r3, [r3, #16]
 8005666:	00db      	lsls	r3, r3, #3
 8005668:	4913      	ldr	r1, [pc, #76]	; (80056b8 <HAL_RCC_ClockConfig+0x1c8>)
 800566a:	4313      	orrs	r3, r2
 800566c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 800566e:	f000 f837 	bl	80056e0 <HAL_RCC_GetSysClockFreq>
 8005672:	4601      	mov	r1, r0
 8005674:	4b10      	ldr	r3, [pc, #64]	; (80056b8 <HAL_RCC_ClockConfig+0x1c8>)
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800567c:	22f0      	movs	r2, #240	; 0xf0
 800567e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005680:	693a      	ldr	r2, [r7, #16]
 8005682:	fa92 f2a2 	rbit	r2, r2
 8005686:	60fa      	str	r2, [r7, #12]
  return result;
 8005688:	68fa      	ldr	r2, [r7, #12]
 800568a:	fab2 f282 	clz	r2, r2
 800568e:	b2d2      	uxtb	r2, r2
 8005690:	40d3      	lsrs	r3, r2
 8005692:	4a0a      	ldr	r2, [pc, #40]	; (80056bc <HAL_RCC_ClockConfig+0x1cc>)
 8005694:	5cd3      	ldrb	r3, [r2, r3]
 8005696:	fa21 f303 	lsr.w	r3, r1, r3
 800569a:	4a09      	ldr	r2, [pc, #36]	; (80056c0 <HAL_RCC_ClockConfig+0x1d0>)
 800569c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800569e:	4b09      	ldr	r3, [pc, #36]	; (80056c4 <HAL_RCC_ClockConfig+0x1d4>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	4618      	mov	r0, r3
 80056a4:	f7fc fd7a 	bl	800219c <HAL_InitTick>

  return HAL_OK;
 80056a8:	2300      	movs	r3, #0
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3718      	adds	r7, #24
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}
 80056b2:	bf00      	nop
 80056b4:	40023c00 	.word	0x40023c00
 80056b8:	40023800 	.word	0x40023800
 80056bc:	0800a1d8 	.word	0x0800a1d8
 80056c0:	20000004 	.word	0x20000004
 80056c4:	20000008 	.word	0x20000008

080056c8 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M3 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 80056c8:	b480      	push	{r7}
 80056ca:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 80056cc:	4b03      	ldr	r3, [pc, #12]	; (80056dc <HAL_RCC_EnableCSS+0x14>)
 80056ce:	2201      	movs	r2, #1
 80056d0:	601a      	str	r2, [r3, #0]
}
 80056d2:	bf00      	nop
 80056d4:	46bd      	mov	sp, r7
 80056d6:	bc80      	pop	{r7}
 80056d8:	4770      	bx	lr
 80056da:	bf00      	nop
 80056dc:	4247004c 	.word	0x4247004c

080056e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80056e0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80056e4:	b084      	sub	sp, #16
 80056e6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80056e8:	2300      	movs	r3, #0
 80056ea:	607b      	str	r3, [r7, #4]
 80056ec:	2300      	movs	r3, #0
 80056ee:	60fb      	str	r3, [r7, #12]
 80056f0:	2300      	movs	r3, #0
 80056f2:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80056f4:	2300      	movs	r3, #0
 80056f6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80056f8:	4b67      	ldr	r3, [pc, #412]	; (8005898 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80056fa:	689b      	ldr	r3, [r3, #8]
 80056fc:	f003 030c 	and.w	r3, r3, #12
 8005700:	2b08      	cmp	r3, #8
 8005702:	d00d      	beq.n	8005720 <HAL_RCC_GetSysClockFreq+0x40>
 8005704:	2b08      	cmp	r3, #8
 8005706:	f200 80bd 	bhi.w	8005884 <HAL_RCC_GetSysClockFreq+0x1a4>
 800570a:	2b00      	cmp	r3, #0
 800570c:	d002      	beq.n	8005714 <HAL_RCC_GetSysClockFreq+0x34>
 800570e:	2b04      	cmp	r3, #4
 8005710:	d003      	beq.n	800571a <HAL_RCC_GetSysClockFreq+0x3a>
 8005712:	e0b7      	b.n	8005884 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005714:	4b61      	ldr	r3, [pc, #388]	; (800589c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005716:	60bb      	str	r3, [r7, #8]
       break;
 8005718:	e0b7      	b.n	800588a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800571a:	4b60      	ldr	r3, [pc, #384]	; (800589c <HAL_RCC_GetSysClockFreq+0x1bc>)
 800571c:	60bb      	str	r3, [r7, #8]
      break;
 800571e:	e0b4      	b.n	800588a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005720:	4b5d      	ldr	r3, [pc, #372]	; (8005898 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005722:	685b      	ldr	r3, [r3, #4]
 8005724:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005728:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800572a:	4b5b      	ldr	r3, [pc, #364]	; (8005898 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005732:	2b00      	cmp	r3, #0
 8005734:	d04d      	beq.n	80057d2 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005736:	4b58      	ldr	r3, [pc, #352]	; (8005898 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	099b      	lsrs	r3, r3, #6
 800573c:	461a      	mov	r2, r3
 800573e:	f04f 0300 	mov.w	r3, #0
 8005742:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005746:	f04f 0100 	mov.w	r1, #0
 800574a:	ea02 0800 	and.w	r8, r2, r0
 800574e:	ea03 0901 	and.w	r9, r3, r1
 8005752:	4640      	mov	r0, r8
 8005754:	4649      	mov	r1, r9
 8005756:	f04f 0200 	mov.w	r2, #0
 800575a:	f04f 0300 	mov.w	r3, #0
 800575e:	014b      	lsls	r3, r1, #5
 8005760:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005764:	0142      	lsls	r2, r0, #5
 8005766:	4610      	mov	r0, r2
 8005768:	4619      	mov	r1, r3
 800576a:	ebb0 0008 	subs.w	r0, r0, r8
 800576e:	eb61 0109 	sbc.w	r1, r1, r9
 8005772:	f04f 0200 	mov.w	r2, #0
 8005776:	f04f 0300 	mov.w	r3, #0
 800577a:	018b      	lsls	r3, r1, #6
 800577c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005780:	0182      	lsls	r2, r0, #6
 8005782:	1a12      	subs	r2, r2, r0
 8005784:	eb63 0301 	sbc.w	r3, r3, r1
 8005788:	f04f 0000 	mov.w	r0, #0
 800578c:	f04f 0100 	mov.w	r1, #0
 8005790:	00d9      	lsls	r1, r3, #3
 8005792:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005796:	00d0      	lsls	r0, r2, #3
 8005798:	4602      	mov	r2, r0
 800579a:	460b      	mov	r3, r1
 800579c:	eb12 0208 	adds.w	r2, r2, r8
 80057a0:	eb43 0309 	adc.w	r3, r3, r9
 80057a4:	f04f 0000 	mov.w	r0, #0
 80057a8:	f04f 0100 	mov.w	r1, #0
 80057ac:	0299      	lsls	r1, r3, #10
 80057ae:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80057b2:	0290      	lsls	r0, r2, #10
 80057b4:	4602      	mov	r2, r0
 80057b6:	460b      	mov	r3, r1
 80057b8:	4610      	mov	r0, r2
 80057ba:	4619      	mov	r1, r3
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	461a      	mov	r2, r3
 80057c0:	f04f 0300 	mov.w	r3, #0
 80057c4:	f7fb fbe2 	bl	8000f8c <__aeabi_uldivmod>
 80057c8:	4602      	mov	r2, r0
 80057ca:	460b      	mov	r3, r1
 80057cc:	4613      	mov	r3, r2
 80057ce:	60fb      	str	r3, [r7, #12]
 80057d0:	e04a      	b.n	8005868 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80057d2:	4b31      	ldr	r3, [pc, #196]	; (8005898 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	099b      	lsrs	r3, r3, #6
 80057d8:	461a      	mov	r2, r3
 80057da:	f04f 0300 	mov.w	r3, #0
 80057de:	f240 10ff 	movw	r0, #511	; 0x1ff
 80057e2:	f04f 0100 	mov.w	r1, #0
 80057e6:	ea02 0400 	and.w	r4, r2, r0
 80057ea:	ea03 0501 	and.w	r5, r3, r1
 80057ee:	4620      	mov	r0, r4
 80057f0:	4629      	mov	r1, r5
 80057f2:	f04f 0200 	mov.w	r2, #0
 80057f6:	f04f 0300 	mov.w	r3, #0
 80057fa:	014b      	lsls	r3, r1, #5
 80057fc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005800:	0142      	lsls	r2, r0, #5
 8005802:	4610      	mov	r0, r2
 8005804:	4619      	mov	r1, r3
 8005806:	1b00      	subs	r0, r0, r4
 8005808:	eb61 0105 	sbc.w	r1, r1, r5
 800580c:	f04f 0200 	mov.w	r2, #0
 8005810:	f04f 0300 	mov.w	r3, #0
 8005814:	018b      	lsls	r3, r1, #6
 8005816:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800581a:	0182      	lsls	r2, r0, #6
 800581c:	1a12      	subs	r2, r2, r0
 800581e:	eb63 0301 	sbc.w	r3, r3, r1
 8005822:	f04f 0000 	mov.w	r0, #0
 8005826:	f04f 0100 	mov.w	r1, #0
 800582a:	00d9      	lsls	r1, r3, #3
 800582c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005830:	00d0      	lsls	r0, r2, #3
 8005832:	4602      	mov	r2, r0
 8005834:	460b      	mov	r3, r1
 8005836:	1912      	adds	r2, r2, r4
 8005838:	eb45 0303 	adc.w	r3, r5, r3
 800583c:	f04f 0000 	mov.w	r0, #0
 8005840:	f04f 0100 	mov.w	r1, #0
 8005844:	0299      	lsls	r1, r3, #10
 8005846:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800584a:	0290      	lsls	r0, r2, #10
 800584c:	4602      	mov	r2, r0
 800584e:	460b      	mov	r3, r1
 8005850:	4610      	mov	r0, r2
 8005852:	4619      	mov	r1, r3
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	461a      	mov	r2, r3
 8005858:	f04f 0300 	mov.w	r3, #0
 800585c:	f7fb fb96 	bl	8000f8c <__aeabi_uldivmod>
 8005860:	4602      	mov	r2, r0
 8005862:	460b      	mov	r3, r1
 8005864:	4613      	mov	r3, r2
 8005866:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005868:	4b0b      	ldr	r3, [pc, #44]	; (8005898 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	0c1b      	lsrs	r3, r3, #16
 800586e:	f003 0303 	and.w	r3, r3, #3
 8005872:	3301      	adds	r3, #1
 8005874:	005b      	lsls	r3, r3, #1
 8005876:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005878:	68fa      	ldr	r2, [r7, #12]
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005880:	60bb      	str	r3, [r7, #8]
      break;
 8005882:	e002      	b.n	800588a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005884:	4b05      	ldr	r3, [pc, #20]	; (800589c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005886:	60bb      	str	r3, [r7, #8]
      break;
 8005888:	bf00      	nop
    }
  }
  return sysclockfreq;
 800588a:	68bb      	ldr	r3, [r7, #8]
}
 800588c:	4618      	mov	r0, r3
 800588e:	3710      	adds	r7, #16
 8005890:	46bd      	mov	sp, r7
 8005892:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005896:	bf00      	nop
 8005898:	40023800 	.word	0x40023800
 800589c:	00f42400 	.word	0x00f42400

080058a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80058a0:	b480      	push	{r7}
 80058a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80058a4:	4b02      	ldr	r3, [pc, #8]	; (80058b0 <HAL_RCC_GetHCLKFreq+0x10>)
 80058a6:	681b      	ldr	r3, [r3, #0]
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bc80      	pop	{r7}
 80058ae:	4770      	bx	lr
 80058b0:	20000004 	.word	0x20000004

080058b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b082      	sub	sp, #8
 80058b8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 80058ba:	f7ff fff1 	bl	80058a0 <HAL_RCC_GetHCLKFreq>
 80058be:	4601      	mov	r1, r0
 80058c0:	4b0b      	ldr	r3, [pc, #44]	; (80058f0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80058c2:	689b      	ldr	r3, [r3, #8]
 80058c4:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80058c8:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 80058cc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058ce:	687a      	ldr	r2, [r7, #4]
 80058d0:	fa92 f2a2 	rbit	r2, r2
 80058d4:	603a      	str	r2, [r7, #0]
  return result;
 80058d6:	683a      	ldr	r2, [r7, #0]
 80058d8:	fab2 f282 	clz	r2, r2
 80058dc:	b2d2      	uxtb	r2, r2
 80058de:	40d3      	lsrs	r3, r2
 80058e0:	4a04      	ldr	r2, [pc, #16]	; (80058f4 <HAL_RCC_GetPCLK1Freq+0x40>)
 80058e2:	5cd3      	ldrb	r3, [r2, r3]
 80058e4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80058e8:	4618      	mov	r0, r3
 80058ea:	3708      	adds	r7, #8
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bd80      	pop	{r7, pc}
 80058f0:	40023800 	.word	0x40023800
 80058f4:	0800a1e8 	.word	0x0800a1e8

080058f8 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 80058fc:	4b06      	ldr	r3, [pc, #24]	; (8005918 <HAL_RCC_NMI_IRQHandler+0x20>)
 80058fe:	68db      	ldr	r3, [r3, #12]
 8005900:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005904:	2b80      	cmp	r3, #128	; 0x80
 8005906:	d104      	bne.n	8005912 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8005908:	f000 f80a 	bl	8005920 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800590c:	4b03      	ldr	r3, [pc, #12]	; (800591c <HAL_RCC_NMI_IRQHandler+0x24>)
 800590e:	2280      	movs	r2, #128	; 0x80
 8005910:	701a      	strb	r2, [r3, #0]
  }
}
 8005912:	bf00      	nop
 8005914:	bd80      	pop	{r7, pc}
 8005916:	bf00      	nop
 8005918:	40023800 	.word	0x40023800
 800591c:	4002380e 	.word	0x4002380e

08005920 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8005920:	b480      	push	{r7}
 8005922:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8005924:	bf00      	nop
 8005926:	46bd      	mov	sp, r7
 8005928:	bc80      	pop	{r7}
 800592a:	4770      	bx	lr

0800592c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b082      	sub	sp, #8
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d101      	bne.n	800593e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	e041      	b.n	80059c2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005944:	b2db      	uxtb	r3, r3
 8005946:	2b00      	cmp	r3, #0
 8005948:	d106      	bne.n	8005958 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2200      	movs	r2, #0
 800594e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	f7fc faf0 	bl	8001f38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2202      	movs	r2, #2
 800595c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	3304      	adds	r3, #4
 8005968:	4619      	mov	r1, r3
 800596a:	4610      	mov	r0, r2
 800596c:	f000 f9c8 	bl	8005d00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2201      	movs	r2, #1
 8005974:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2201      	movs	r2, #1
 800597c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2201      	movs	r2, #1
 8005984:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2201      	movs	r2, #1
 800598c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2201      	movs	r2, #1
 8005994:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2201      	movs	r2, #1
 800599c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2201      	movs	r2, #1
 80059a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2201      	movs	r2, #1
 80059ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2201      	movs	r2, #1
 80059b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2201      	movs	r2, #1
 80059bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80059c0:	2300      	movs	r3, #0
}
 80059c2:	4618      	mov	r0, r3
 80059c4:	3708      	adds	r7, #8
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}
	...

080059cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b085      	sub	sp, #20
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059da:	b2db      	uxtb	r3, r3
 80059dc:	2b01      	cmp	r3, #1
 80059de:	d001      	beq.n	80059e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80059e0:	2301      	movs	r3, #1
 80059e2:	e04e      	b.n	8005a82 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2202      	movs	r2, #2
 80059e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	68da      	ldr	r2, [r3, #12]
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f042 0201 	orr.w	r2, r2, #1
 80059fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4a22      	ldr	r2, [pc, #136]	; (8005a8c <HAL_TIM_Base_Start_IT+0xc0>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d022      	beq.n	8005a4c <HAL_TIM_Base_Start_IT+0x80>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a0e:	d01d      	beq.n	8005a4c <HAL_TIM_Base_Start_IT+0x80>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a1e      	ldr	r2, [pc, #120]	; (8005a90 <HAL_TIM_Base_Start_IT+0xc4>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d018      	beq.n	8005a4c <HAL_TIM_Base_Start_IT+0x80>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a1d      	ldr	r2, [pc, #116]	; (8005a94 <HAL_TIM_Base_Start_IT+0xc8>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d013      	beq.n	8005a4c <HAL_TIM_Base_Start_IT+0x80>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a1b      	ldr	r2, [pc, #108]	; (8005a98 <HAL_TIM_Base_Start_IT+0xcc>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d00e      	beq.n	8005a4c <HAL_TIM_Base_Start_IT+0x80>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a1a      	ldr	r2, [pc, #104]	; (8005a9c <HAL_TIM_Base_Start_IT+0xd0>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d009      	beq.n	8005a4c <HAL_TIM_Base_Start_IT+0x80>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a18      	ldr	r2, [pc, #96]	; (8005aa0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d004      	beq.n	8005a4c <HAL_TIM_Base_Start_IT+0x80>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a17      	ldr	r2, [pc, #92]	; (8005aa4 <HAL_TIM_Base_Start_IT+0xd8>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d111      	bne.n	8005a70 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	689b      	ldr	r3, [r3, #8]
 8005a52:	f003 0307 	and.w	r3, r3, #7
 8005a56:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	2b06      	cmp	r3, #6
 8005a5c:	d010      	beq.n	8005a80 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	681a      	ldr	r2, [r3, #0]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f042 0201 	orr.w	r2, r2, #1
 8005a6c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a6e:	e007      	b.n	8005a80 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	681a      	ldr	r2, [r3, #0]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f042 0201 	orr.w	r2, r2, #1
 8005a7e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a80:	2300      	movs	r3, #0
}
 8005a82:	4618      	mov	r0, r3
 8005a84:	3714      	adds	r7, #20
 8005a86:	46bd      	mov	sp, r7
 8005a88:	bc80      	pop	{r7}
 8005a8a:	4770      	bx	lr
 8005a8c:	40010000 	.word	0x40010000
 8005a90:	40000400 	.word	0x40000400
 8005a94:	40000800 	.word	0x40000800
 8005a98:	40000c00 	.word	0x40000c00
 8005a9c:	40010400 	.word	0x40010400
 8005aa0:	40014000 	.word	0x40014000
 8005aa4:	40001800 	.word	0x40001800

08005aa8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b082      	sub	sp, #8
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	691b      	ldr	r3, [r3, #16]
 8005ab6:	f003 0302 	and.w	r3, r3, #2
 8005aba:	2b02      	cmp	r3, #2
 8005abc:	d122      	bne.n	8005b04 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	68db      	ldr	r3, [r3, #12]
 8005ac4:	f003 0302 	and.w	r3, r3, #2
 8005ac8:	2b02      	cmp	r3, #2
 8005aca:	d11b      	bne.n	8005b04 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f06f 0202 	mvn.w	r2, #2
 8005ad4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2201      	movs	r2, #1
 8005ada:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	699b      	ldr	r3, [r3, #24]
 8005ae2:	f003 0303 	and.w	r3, r3, #3
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d003      	beq.n	8005af2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005aea:	6878      	ldr	r0, [r7, #4]
 8005aec:	f000 f8ed 	bl	8005cca <HAL_TIM_IC_CaptureCallback>
 8005af0:	e005      	b.n	8005afe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005af2:	6878      	ldr	r0, [r7, #4]
 8005af4:	f000 f8e0 	bl	8005cb8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005af8:	6878      	ldr	r0, [r7, #4]
 8005afa:	f000 f8ef 	bl	8005cdc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2200      	movs	r2, #0
 8005b02:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	691b      	ldr	r3, [r3, #16]
 8005b0a:	f003 0304 	and.w	r3, r3, #4
 8005b0e:	2b04      	cmp	r3, #4
 8005b10:	d122      	bne.n	8005b58 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	68db      	ldr	r3, [r3, #12]
 8005b18:	f003 0304 	and.w	r3, r3, #4
 8005b1c:	2b04      	cmp	r3, #4
 8005b1e:	d11b      	bne.n	8005b58 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f06f 0204 	mvn.w	r2, #4
 8005b28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2202      	movs	r2, #2
 8005b2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	699b      	ldr	r3, [r3, #24]
 8005b36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d003      	beq.n	8005b46 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b3e:	6878      	ldr	r0, [r7, #4]
 8005b40:	f000 f8c3 	bl	8005cca <HAL_TIM_IC_CaptureCallback>
 8005b44:	e005      	b.n	8005b52 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b46:	6878      	ldr	r0, [r7, #4]
 8005b48:	f000 f8b6 	bl	8005cb8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b4c:	6878      	ldr	r0, [r7, #4]
 8005b4e:	f000 f8c5 	bl	8005cdc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2200      	movs	r2, #0
 8005b56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	691b      	ldr	r3, [r3, #16]
 8005b5e:	f003 0308 	and.w	r3, r3, #8
 8005b62:	2b08      	cmp	r3, #8
 8005b64:	d122      	bne.n	8005bac <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	68db      	ldr	r3, [r3, #12]
 8005b6c:	f003 0308 	and.w	r3, r3, #8
 8005b70:	2b08      	cmp	r3, #8
 8005b72:	d11b      	bne.n	8005bac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f06f 0208 	mvn.w	r2, #8
 8005b7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2204      	movs	r2, #4
 8005b82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	69db      	ldr	r3, [r3, #28]
 8005b8a:	f003 0303 	and.w	r3, r3, #3
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d003      	beq.n	8005b9a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f000 f899 	bl	8005cca <HAL_TIM_IC_CaptureCallback>
 8005b98:	e005      	b.n	8005ba6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f000 f88c 	bl	8005cb8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ba0:	6878      	ldr	r0, [r7, #4]
 8005ba2:	f000 f89b 	bl	8005cdc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	691b      	ldr	r3, [r3, #16]
 8005bb2:	f003 0310 	and.w	r3, r3, #16
 8005bb6:	2b10      	cmp	r3, #16
 8005bb8:	d122      	bne.n	8005c00 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	68db      	ldr	r3, [r3, #12]
 8005bc0:	f003 0310 	and.w	r3, r3, #16
 8005bc4:	2b10      	cmp	r3, #16
 8005bc6:	d11b      	bne.n	8005c00 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f06f 0210 	mvn.w	r2, #16
 8005bd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2208      	movs	r2, #8
 8005bd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	69db      	ldr	r3, [r3, #28]
 8005bde:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d003      	beq.n	8005bee <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005be6:	6878      	ldr	r0, [r7, #4]
 8005be8:	f000 f86f 	bl	8005cca <HAL_TIM_IC_CaptureCallback>
 8005bec:	e005      	b.n	8005bfa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	f000 f862 	bl	8005cb8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bf4:	6878      	ldr	r0, [r7, #4]
 8005bf6:	f000 f871 	bl	8005cdc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	691b      	ldr	r3, [r3, #16]
 8005c06:	f003 0301 	and.w	r3, r3, #1
 8005c0a:	2b01      	cmp	r3, #1
 8005c0c:	d10e      	bne.n	8005c2c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	68db      	ldr	r3, [r3, #12]
 8005c14:	f003 0301 	and.w	r3, r3, #1
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	d107      	bne.n	8005c2c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f06f 0201 	mvn.w	r2, #1
 8005c24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005c26:	6878      	ldr	r0, [r7, #4]
 8005c28:	f7fb fe42 	bl	80018b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	691b      	ldr	r3, [r3, #16]
 8005c32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c36:	2b80      	cmp	r3, #128	; 0x80
 8005c38:	d10e      	bne.n	8005c58 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	68db      	ldr	r3, [r3, #12]
 8005c40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c44:	2b80      	cmp	r3, #128	; 0x80
 8005c46:	d107      	bne.n	8005c58 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005c50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005c52:	6878      	ldr	r0, [r7, #4]
 8005c54:	f000 f8fb 	bl	8005e4e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	691b      	ldr	r3, [r3, #16]
 8005c5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c62:	2b40      	cmp	r3, #64	; 0x40
 8005c64:	d10e      	bne.n	8005c84 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	68db      	ldr	r3, [r3, #12]
 8005c6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c70:	2b40      	cmp	r3, #64	; 0x40
 8005c72:	d107      	bne.n	8005c84 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005c7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	f000 f835 	bl	8005cee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	691b      	ldr	r3, [r3, #16]
 8005c8a:	f003 0320 	and.w	r3, r3, #32
 8005c8e:	2b20      	cmp	r3, #32
 8005c90:	d10e      	bne.n	8005cb0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	68db      	ldr	r3, [r3, #12]
 8005c98:	f003 0320 	and.w	r3, r3, #32
 8005c9c:	2b20      	cmp	r3, #32
 8005c9e:	d107      	bne.n	8005cb0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f06f 0220 	mvn.w	r2, #32
 8005ca8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005caa:	6878      	ldr	r0, [r7, #4]
 8005cac:	f000 f8c6 	bl	8005e3c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005cb0:	bf00      	nop
 8005cb2:	3708      	adds	r7, #8
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	bd80      	pop	{r7, pc}

08005cb8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005cb8:	b480      	push	{r7}
 8005cba:	b083      	sub	sp, #12
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005cc0:	bf00      	nop
 8005cc2:	370c      	adds	r7, #12
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	bc80      	pop	{r7}
 8005cc8:	4770      	bx	lr

08005cca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005cca:	b480      	push	{r7}
 8005ccc:	b083      	sub	sp, #12
 8005cce:	af00      	add	r7, sp, #0
 8005cd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005cd2:	bf00      	nop
 8005cd4:	370c      	adds	r7, #12
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	bc80      	pop	{r7}
 8005cda:	4770      	bx	lr

08005cdc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b083      	sub	sp, #12
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005ce4:	bf00      	nop
 8005ce6:	370c      	adds	r7, #12
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bc80      	pop	{r7}
 8005cec:	4770      	bx	lr

08005cee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005cee:	b480      	push	{r7}
 8005cf0:	b083      	sub	sp, #12
 8005cf2:	af00      	add	r7, sp, #0
 8005cf4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005cf6:	bf00      	nop
 8005cf8:	370c      	adds	r7, #12
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bc80      	pop	{r7}
 8005cfe:	4770      	bx	lr

08005d00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005d00:	b480      	push	{r7}
 8005d02:	b085      	sub	sp, #20
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
 8005d08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	4a3f      	ldr	r2, [pc, #252]	; (8005e10 <TIM_Base_SetConfig+0x110>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d013      	beq.n	8005d40 <TIM_Base_SetConfig+0x40>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d1e:	d00f      	beq.n	8005d40 <TIM_Base_SetConfig+0x40>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	4a3c      	ldr	r2, [pc, #240]	; (8005e14 <TIM_Base_SetConfig+0x114>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d00b      	beq.n	8005d40 <TIM_Base_SetConfig+0x40>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	4a3b      	ldr	r2, [pc, #236]	; (8005e18 <TIM_Base_SetConfig+0x118>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d007      	beq.n	8005d40 <TIM_Base_SetConfig+0x40>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	4a3a      	ldr	r2, [pc, #232]	; (8005e1c <TIM_Base_SetConfig+0x11c>)
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d003      	beq.n	8005d40 <TIM_Base_SetConfig+0x40>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	4a39      	ldr	r2, [pc, #228]	; (8005e20 <TIM_Base_SetConfig+0x120>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d108      	bne.n	8005d52 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	68fa      	ldr	r2, [r7, #12]
 8005d4e:	4313      	orrs	r3, r2
 8005d50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	4a2e      	ldr	r2, [pc, #184]	; (8005e10 <TIM_Base_SetConfig+0x110>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d02b      	beq.n	8005db2 <TIM_Base_SetConfig+0xb2>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d60:	d027      	beq.n	8005db2 <TIM_Base_SetConfig+0xb2>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	4a2b      	ldr	r2, [pc, #172]	; (8005e14 <TIM_Base_SetConfig+0x114>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d023      	beq.n	8005db2 <TIM_Base_SetConfig+0xb2>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	4a2a      	ldr	r2, [pc, #168]	; (8005e18 <TIM_Base_SetConfig+0x118>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d01f      	beq.n	8005db2 <TIM_Base_SetConfig+0xb2>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	4a29      	ldr	r2, [pc, #164]	; (8005e1c <TIM_Base_SetConfig+0x11c>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d01b      	beq.n	8005db2 <TIM_Base_SetConfig+0xb2>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	4a28      	ldr	r2, [pc, #160]	; (8005e20 <TIM_Base_SetConfig+0x120>)
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d017      	beq.n	8005db2 <TIM_Base_SetConfig+0xb2>
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	4a27      	ldr	r2, [pc, #156]	; (8005e24 <TIM_Base_SetConfig+0x124>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d013      	beq.n	8005db2 <TIM_Base_SetConfig+0xb2>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	4a26      	ldr	r2, [pc, #152]	; (8005e28 <TIM_Base_SetConfig+0x128>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d00f      	beq.n	8005db2 <TIM_Base_SetConfig+0xb2>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	4a25      	ldr	r2, [pc, #148]	; (8005e2c <TIM_Base_SetConfig+0x12c>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d00b      	beq.n	8005db2 <TIM_Base_SetConfig+0xb2>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	4a24      	ldr	r2, [pc, #144]	; (8005e30 <TIM_Base_SetConfig+0x130>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d007      	beq.n	8005db2 <TIM_Base_SetConfig+0xb2>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	4a23      	ldr	r2, [pc, #140]	; (8005e34 <TIM_Base_SetConfig+0x134>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d003      	beq.n	8005db2 <TIM_Base_SetConfig+0xb2>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	4a22      	ldr	r2, [pc, #136]	; (8005e38 <TIM_Base_SetConfig+0x138>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d108      	bne.n	8005dc4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005db8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	68db      	ldr	r3, [r3, #12]
 8005dbe:	68fa      	ldr	r2, [r7, #12]
 8005dc0:	4313      	orrs	r3, r2
 8005dc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	695b      	ldr	r3, [r3, #20]
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	68fa      	ldr	r2, [r7, #12]
 8005dd6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	689a      	ldr	r2, [r3, #8]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	4a09      	ldr	r2, [pc, #36]	; (8005e10 <TIM_Base_SetConfig+0x110>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d003      	beq.n	8005df8 <TIM_Base_SetConfig+0xf8>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	4a0b      	ldr	r2, [pc, #44]	; (8005e20 <TIM_Base_SetConfig+0x120>)
 8005df4:	4293      	cmp	r3, r2
 8005df6:	d103      	bne.n	8005e00 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	691a      	ldr	r2, [r3, #16]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2201      	movs	r2, #1
 8005e04:	615a      	str	r2, [r3, #20]
}
 8005e06:	bf00      	nop
 8005e08:	3714      	adds	r7, #20
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bc80      	pop	{r7}
 8005e0e:	4770      	bx	lr
 8005e10:	40010000 	.word	0x40010000
 8005e14:	40000400 	.word	0x40000400
 8005e18:	40000800 	.word	0x40000800
 8005e1c:	40000c00 	.word	0x40000c00
 8005e20:	40010400 	.word	0x40010400
 8005e24:	40014000 	.word	0x40014000
 8005e28:	40014400 	.word	0x40014400
 8005e2c:	40014800 	.word	0x40014800
 8005e30:	40001800 	.word	0x40001800
 8005e34:	40001c00 	.word	0x40001c00
 8005e38:	40002000 	.word	0x40002000

08005e3c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b083      	sub	sp, #12
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005e44:	bf00      	nop
 8005e46:	370c      	adds	r7, #12
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	bc80      	pop	{r7}
 8005e4c:	4770      	bx	lr

08005e4e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005e4e:	b480      	push	{r7}
 8005e50:	b083      	sub	sp, #12
 8005e52:	af00      	add	r7, sp, #0
 8005e54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005e56:	bf00      	nop
 8005e58:	370c      	adds	r7, #12
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bc80      	pop	{r7}
 8005e5e:	4770      	bx	lr

08005e60 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005e60:	b084      	sub	sp, #16
 8005e62:	b580      	push	{r7, lr}
 8005e64:	b084      	sub	sp, #16
 8005e66:	af00      	add	r7, sp, #0
 8005e68:	6078      	str	r0, [r7, #4]
 8005e6a:	f107 001c 	add.w	r0, r7, #28
 8005e6e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005e72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e74:	2b01      	cmp	r3, #1
 8005e76:	d122      	bne.n	8005ebe <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e7c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	68db      	ldr	r3, [r3, #12]
 8005e88:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8005e8c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e90:	687a      	ldr	r2, [r7, #4]
 8005e92:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	68db      	ldr	r3, [r3, #12]
 8005e98:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005ea0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ea2:	2b01      	cmp	r3, #1
 8005ea4:	d105      	bne.n	8005eb2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	68db      	ldr	r3, [r3, #12]
 8005eaa:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005eb2:	6878      	ldr	r0, [r7, #4]
 8005eb4:	f001 fafa 	bl	80074ac <USB_CoreReset>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	73fb      	strb	r3, [r7, #15]
 8005ebc:	e010      	b.n	8005ee0 <USB_CoreInit+0x80>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	68db      	ldr	r3, [r3, #12]
 8005ec2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005eca:	6878      	ldr	r0, [r7, #4]
 8005ecc:	f001 faee 	bl	80074ac <USB_CoreReset>
 8005ed0:	4603      	mov	r3, r0
 8005ed2:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ed8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8005ee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ee2:	2b01      	cmp	r3, #1
 8005ee4:	d10b      	bne.n	8005efe <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	689b      	ldr	r3, [r3, #8]
 8005eea:	f043 0206 	orr.w	r2, r3, #6
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	689b      	ldr	r3, [r3, #8]
 8005ef6:	f043 0220 	orr.w	r2, r3, #32
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005efe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f00:	4618      	mov	r0, r3
 8005f02:	3710      	adds	r7, #16
 8005f04:	46bd      	mov	sp, r7
 8005f06:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005f0a:	b004      	add	sp, #16
 8005f0c:	4770      	bx	lr
	...

08005f10 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005f10:	b480      	push	{r7}
 8005f12:	b087      	sub	sp, #28
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	60f8      	str	r0, [r7, #12]
 8005f18:	60b9      	str	r1, [r7, #8]
 8005f1a:	4613      	mov	r3, r2
 8005f1c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005f1e:	79fb      	ldrb	r3, [r7, #7]
 8005f20:	2b02      	cmp	r3, #2
 8005f22:	d165      	bne.n	8005ff0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	4a41      	ldr	r2, [pc, #260]	; (800602c <USB_SetTurnaroundTime+0x11c>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d906      	bls.n	8005f3a <USB_SetTurnaroundTime+0x2a>
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	4a40      	ldr	r2, [pc, #256]	; (8006030 <USB_SetTurnaroundTime+0x120>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d202      	bcs.n	8005f3a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005f34:	230f      	movs	r3, #15
 8005f36:	617b      	str	r3, [r7, #20]
 8005f38:	e062      	b.n	8006000 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	4a3c      	ldr	r2, [pc, #240]	; (8006030 <USB_SetTurnaroundTime+0x120>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d306      	bcc.n	8005f50 <USB_SetTurnaroundTime+0x40>
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	4a3b      	ldr	r2, [pc, #236]	; (8006034 <USB_SetTurnaroundTime+0x124>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d202      	bcs.n	8005f50 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005f4a:	230e      	movs	r3, #14
 8005f4c:	617b      	str	r3, [r7, #20]
 8005f4e:	e057      	b.n	8006000 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	4a38      	ldr	r2, [pc, #224]	; (8006034 <USB_SetTurnaroundTime+0x124>)
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d306      	bcc.n	8005f66 <USB_SetTurnaroundTime+0x56>
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	4a37      	ldr	r2, [pc, #220]	; (8006038 <USB_SetTurnaroundTime+0x128>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d202      	bcs.n	8005f66 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005f60:	230d      	movs	r3, #13
 8005f62:	617b      	str	r3, [r7, #20]
 8005f64:	e04c      	b.n	8006000 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	4a33      	ldr	r2, [pc, #204]	; (8006038 <USB_SetTurnaroundTime+0x128>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d306      	bcc.n	8005f7c <USB_SetTurnaroundTime+0x6c>
 8005f6e:	68bb      	ldr	r3, [r7, #8]
 8005f70:	4a32      	ldr	r2, [pc, #200]	; (800603c <USB_SetTurnaroundTime+0x12c>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d802      	bhi.n	8005f7c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8005f76:	230c      	movs	r3, #12
 8005f78:	617b      	str	r3, [r7, #20]
 8005f7a:	e041      	b.n	8006000 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	4a2f      	ldr	r2, [pc, #188]	; (800603c <USB_SetTurnaroundTime+0x12c>)
 8005f80:	4293      	cmp	r3, r2
 8005f82:	d906      	bls.n	8005f92 <USB_SetTurnaroundTime+0x82>
 8005f84:	68bb      	ldr	r3, [r7, #8]
 8005f86:	4a2e      	ldr	r2, [pc, #184]	; (8006040 <USB_SetTurnaroundTime+0x130>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d802      	bhi.n	8005f92 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005f8c:	230b      	movs	r3, #11
 8005f8e:	617b      	str	r3, [r7, #20]
 8005f90:	e036      	b.n	8006000 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	4a2a      	ldr	r2, [pc, #168]	; (8006040 <USB_SetTurnaroundTime+0x130>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d906      	bls.n	8005fa8 <USB_SetTurnaroundTime+0x98>
 8005f9a:	68bb      	ldr	r3, [r7, #8]
 8005f9c:	4a29      	ldr	r2, [pc, #164]	; (8006044 <USB_SetTurnaroundTime+0x134>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d802      	bhi.n	8005fa8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005fa2:	230a      	movs	r3, #10
 8005fa4:	617b      	str	r3, [r7, #20]
 8005fa6:	e02b      	b.n	8006000 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005fa8:	68bb      	ldr	r3, [r7, #8]
 8005faa:	4a26      	ldr	r2, [pc, #152]	; (8006044 <USB_SetTurnaroundTime+0x134>)
 8005fac:	4293      	cmp	r3, r2
 8005fae:	d906      	bls.n	8005fbe <USB_SetTurnaroundTime+0xae>
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	4a25      	ldr	r2, [pc, #148]	; (8006048 <USB_SetTurnaroundTime+0x138>)
 8005fb4:	4293      	cmp	r3, r2
 8005fb6:	d202      	bcs.n	8005fbe <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005fb8:	2309      	movs	r3, #9
 8005fba:	617b      	str	r3, [r7, #20]
 8005fbc:	e020      	b.n	8006000 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005fbe:	68bb      	ldr	r3, [r7, #8]
 8005fc0:	4a21      	ldr	r2, [pc, #132]	; (8006048 <USB_SetTurnaroundTime+0x138>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d306      	bcc.n	8005fd4 <USB_SetTurnaroundTime+0xc4>
 8005fc6:	68bb      	ldr	r3, [r7, #8]
 8005fc8:	4a20      	ldr	r2, [pc, #128]	; (800604c <USB_SetTurnaroundTime+0x13c>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d802      	bhi.n	8005fd4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005fce:	2308      	movs	r3, #8
 8005fd0:	617b      	str	r3, [r7, #20]
 8005fd2:	e015      	b.n	8006000 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	4a1d      	ldr	r2, [pc, #116]	; (800604c <USB_SetTurnaroundTime+0x13c>)
 8005fd8:	4293      	cmp	r3, r2
 8005fda:	d906      	bls.n	8005fea <USB_SetTurnaroundTime+0xda>
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	4a1c      	ldr	r2, [pc, #112]	; (8006050 <USB_SetTurnaroundTime+0x140>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d202      	bcs.n	8005fea <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005fe4:	2307      	movs	r3, #7
 8005fe6:	617b      	str	r3, [r7, #20]
 8005fe8:	e00a      	b.n	8006000 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005fea:	2306      	movs	r3, #6
 8005fec:	617b      	str	r3, [r7, #20]
 8005fee:	e007      	b.n	8006000 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005ff0:	79fb      	ldrb	r3, [r7, #7]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d102      	bne.n	8005ffc <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005ff6:	2309      	movs	r3, #9
 8005ff8:	617b      	str	r3, [r7, #20]
 8005ffa:	e001      	b.n	8006000 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005ffc:	2309      	movs	r3, #9
 8005ffe:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	68db      	ldr	r3, [r3, #12]
 8006004:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	68da      	ldr	r2, [r3, #12]
 8006010:	697b      	ldr	r3, [r7, #20]
 8006012:	029b      	lsls	r3, r3, #10
 8006014:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8006018:	431a      	orrs	r2, r3
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800601e:	2300      	movs	r3, #0
}
 8006020:	4618      	mov	r0, r3
 8006022:	371c      	adds	r7, #28
 8006024:	46bd      	mov	sp, r7
 8006026:	bc80      	pop	{r7}
 8006028:	4770      	bx	lr
 800602a:	bf00      	nop
 800602c:	00d8acbf 	.word	0x00d8acbf
 8006030:	00e4e1c0 	.word	0x00e4e1c0
 8006034:	00f42400 	.word	0x00f42400
 8006038:	01067380 	.word	0x01067380
 800603c:	011a499f 	.word	0x011a499f
 8006040:	01312cff 	.word	0x01312cff
 8006044:	014ca43f 	.word	0x014ca43f
 8006048:	016e3600 	.word	0x016e3600
 800604c:	01a6ab1f 	.word	0x01a6ab1f
 8006050:	01e84800 	.word	0x01e84800

08006054 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006054:	b480      	push	{r7}
 8006056:	b083      	sub	sp, #12
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	689b      	ldr	r3, [r3, #8]
 8006060:	f043 0201 	orr.w	r2, r3, #1
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006068:	2300      	movs	r3, #0
}
 800606a:	4618      	mov	r0, r3
 800606c:	370c      	adds	r7, #12
 800606e:	46bd      	mov	sp, r7
 8006070:	bc80      	pop	{r7}
 8006072:	4770      	bx	lr

08006074 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006074:	b480      	push	{r7}
 8006076:	b083      	sub	sp, #12
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	689b      	ldr	r3, [r3, #8]
 8006080:	f023 0201 	bic.w	r2, r3, #1
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006088:	2300      	movs	r3, #0
}
 800608a:	4618      	mov	r0, r3
 800608c:	370c      	adds	r7, #12
 800608e:	46bd      	mov	sp, r7
 8006090:	bc80      	pop	{r7}
 8006092:	4770      	bx	lr

08006094 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b084      	sub	sp, #16
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
 800609c:	460b      	mov	r3, r1
 800609e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80060a0:	2300      	movs	r3, #0
 80060a2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	68db      	ldr	r3, [r3, #12]
 80060a8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80060b0:	78fb      	ldrb	r3, [r7, #3]
 80060b2:	2b01      	cmp	r3, #1
 80060b4:	d115      	bne.n	80060e2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	68db      	ldr	r3, [r3, #12]
 80060ba:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80060c2:	2001      	movs	r0, #1
 80060c4:	f7fc f8b6 	bl	8002234 <HAL_Delay>
      ms++;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	3301      	adds	r3, #1
 80060cc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80060ce:	6878      	ldr	r0, [r7, #4]
 80060d0:	f001 f961 	bl	8007396 <USB_GetMode>
 80060d4:	4603      	mov	r3, r0
 80060d6:	2b01      	cmp	r3, #1
 80060d8:	d01e      	beq.n	8006118 <USB_SetCurrentMode+0x84>
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	2b31      	cmp	r3, #49	; 0x31
 80060de:	d9f0      	bls.n	80060c2 <USB_SetCurrentMode+0x2e>
 80060e0:	e01a      	b.n	8006118 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80060e2:	78fb      	ldrb	r3, [r7, #3]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d115      	bne.n	8006114 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	68db      	ldr	r3, [r3, #12]
 80060ec:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80060f4:	2001      	movs	r0, #1
 80060f6:	f7fc f89d 	bl	8002234 <HAL_Delay>
      ms++;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	3301      	adds	r3, #1
 80060fe:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8006100:	6878      	ldr	r0, [r7, #4]
 8006102:	f001 f948 	bl	8007396 <USB_GetMode>
 8006106:	4603      	mov	r3, r0
 8006108:	2b00      	cmp	r3, #0
 800610a:	d005      	beq.n	8006118 <USB_SetCurrentMode+0x84>
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	2b31      	cmp	r3, #49	; 0x31
 8006110:	d9f0      	bls.n	80060f4 <USB_SetCurrentMode+0x60>
 8006112:	e001      	b.n	8006118 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006114:	2301      	movs	r3, #1
 8006116:	e005      	b.n	8006124 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	2b32      	cmp	r3, #50	; 0x32
 800611c:	d101      	bne.n	8006122 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800611e:	2301      	movs	r3, #1
 8006120:	e000      	b.n	8006124 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006122:	2300      	movs	r3, #0
}
 8006124:	4618      	mov	r0, r3
 8006126:	3710      	adds	r7, #16
 8006128:	46bd      	mov	sp, r7
 800612a:	bd80      	pop	{r7, pc}

0800612c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800612c:	b084      	sub	sp, #16
 800612e:	b580      	push	{r7, lr}
 8006130:	b086      	sub	sp, #24
 8006132:	af00      	add	r7, sp, #0
 8006134:	6078      	str	r0, [r7, #4]
 8006136:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800613a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800613e:	2300      	movs	r3, #0
 8006140:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006146:	2300      	movs	r3, #0
 8006148:	613b      	str	r3, [r7, #16]
 800614a:	e009      	b.n	8006160 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800614c:	687a      	ldr	r2, [r7, #4]
 800614e:	693b      	ldr	r3, [r7, #16]
 8006150:	3340      	adds	r3, #64	; 0x40
 8006152:	009b      	lsls	r3, r3, #2
 8006154:	4413      	add	r3, r2
 8006156:	2200      	movs	r2, #0
 8006158:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800615a:	693b      	ldr	r3, [r7, #16]
 800615c:	3301      	adds	r3, #1
 800615e:	613b      	str	r3, [r7, #16]
 8006160:	693b      	ldr	r3, [r7, #16]
 8006162:	2b0e      	cmp	r3, #14
 8006164:	d9f2      	bls.n	800614c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006166:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006168:	2b00      	cmp	r3, #0
 800616a:	d11c      	bne.n	80061a6 <USB_DevInit+0x7a>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	68fa      	ldr	r2, [r7, #12]
 8006176:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800617a:	f043 0302 	orr.w	r3, r3, #2
 800617e:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006184:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006190:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800619c:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	639a      	str	r2, [r3, #56]	; 0x38
 80061a4:	e00b      	b.n	80061be <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061aa:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061b6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80061c4:	461a      	mov	r2, r3
 80061c6:	2300      	movs	r3, #0
 80061c8:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80061d0:	4619      	mov	r1, r3
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80061d8:	461a      	mov	r2, r3
 80061da:	680b      	ldr	r3, [r1, #0]
 80061dc:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80061de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061e0:	2b01      	cmp	r3, #1
 80061e2:	d10c      	bne.n	80061fe <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80061e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d104      	bne.n	80061f4 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80061ea:	2100      	movs	r1, #0
 80061ec:	6878      	ldr	r0, [r7, #4]
 80061ee:	f000 f945 	bl	800647c <USB_SetDevSpeed>
 80061f2:	e008      	b.n	8006206 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80061f4:	2101      	movs	r1, #1
 80061f6:	6878      	ldr	r0, [r7, #4]
 80061f8:	f000 f940 	bl	800647c <USB_SetDevSpeed>
 80061fc:	e003      	b.n	8006206 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80061fe:	2103      	movs	r1, #3
 8006200:	6878      	ldr	r0, [r7, #4]
 8006202:	f000 f93b 	bl	800647c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006206:	2110      	movs	r1, #16
 8006208:	6878      	ldr	r0, [r7, #4]
 800620a:	f000 f8f3 	bl	80063f4 <USB_FlushTxFifo>
 800620e:	4603      	mov	r3, r0
 8006210:	2b00      	cmp	r3, #0
 8006212:	d001      	beq.n	8006218 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8006214:	2301      	movs	r3, #1
 8006216:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006218:	6878      	ldr	r0, [r7, #4]
 800621a:	f000 f90f 	bl	800643c <USB_FlushRxFifo>
 800621e:	4603      	mov	r3, r0
 8006220:	2b00      	cmp	r3, #0
 8006222:	d001      	beq.n	8006228 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8006224:	2301      	movs	r3, #1
 8006226:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800622e:	461a      	mov	r2, r3
 8006230:	2300      	movs	r3, #0
 8006232:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800623a:	461a      	mov	r2, r3
 800623c:	2300      	movs	r3, #0
 800623e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006246:	461a      	mov	r2, r3
 8006248:	2300      	movs	r3, #0
 800624a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800624c:	2300      	movs	r3, #0
 800624e:	613b      	str	r3, [r7, #16]
 8006250:	e043      	b.n	80062da <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006252:	693b      	ldr	r3, [r7, #16]
 8006254:	015a      	lsls	r2, r3, #5
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	4413      	add	r3, r2
 800625a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006264:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006268:	d118      	bne.n	800629c <USB_DevInit+0x170>
    {
      if (i == 0U)
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d10a      	bne.n	8006286 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006270:	693b      	ldr	r3, [r7, #16]
 8006272:	015a      	lsls	r2, r3, #5
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	4413      	add	r3, r2
 8006278:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800627c:	461a      	mov	r2, r3
 800627e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006282:	6013      	str	r3, [r2, #0]
 8006284:	e013      	b.n	80062ae <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006286:	693b      	ldr	r3, [r7, #16]
 8006288:	015a      	lsls	r2, r3, #5
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	4413      	add	r3, r2
 800628e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006292:	461a      	mov	r2, r3
 8006294:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006298:	6013      	str	r3, [r2, #0]
 800629a:	e008      	b.n	80062ae <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800629c:	693b      	ldr	r3, [r7, #16]
 800629e:	015a      	lsls	r2, r3, #5
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	4413      	add	r3, r2
 80062a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80062a8:	461a      	mov	r2, r3
 80062aa:	2300      	movs	r3, #0
 80062ac:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80062ae:	693b      	ldr	r3, [r7, #16]
 80062b0:	015a      	lsls	r2, r3, #5
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	4413      	add	r3, r2
 80062b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80062ba:	461a      	mov	r2, r3
 80062bc:	2300      	movs	r3, #0
 80062be:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80062c0:	693b      	ldr	r3, [r7, #16]
 80062c2:	015a      	lsls	r2, r3, #5
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	4413      	add	r3, r2
 80062c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80062cc:	461a      	mov	r2, r3
 80062ce:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80062d2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80062d4:	693b      	ldr	r3, [r7, #16]
 80062d6:	3301      	adds	r3, #1
 80062d8:	613b      	str	r3, [r7, #16]
 80062da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062dc:	693a      	ldr	r2, [r7, #16]
 80062de:	429a      	cmp	r2, r3
 80062e0:	d3b7      	bcc.n	8006252 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80062e2:	2300      	movs	r3, #0
 80062e4:	613b      	str	r3, [r7, #16]
 80062e6:	e043      	b.n	8006370 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80062e8:	693b      	ldr	r3, [r7, #16]
 80062ea:	015a      	lsls	r2, r3, #5
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	4413      	add	r3, r2
 80062f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80062fa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80062fe:	d118      	bne.n	8006332 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8006300:	693b      	ldr	r3, [r7, #16]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d10a      	bne.n	800631c <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006306:	693b      	ldr	r3, [r7, #16]
 8006308:	015a      	lsls	r2, r3, #5
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	4413      	add	r3, r2
 800630e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006312:	461a      	mov	r2, r3
 8006314:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006318:	6013      	str	r3, [r2, #0]
 800631a:	e013      	b.n	8006344 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800631c:	693b      	ldr	r3, [r7, #16]
 800631e:	015a      	lsls	r2, r3, #5
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	4413      	add	r3, r2
 8006324:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006328:	461a      	mov	r2, r3
 800632a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800632e:	6013      	str	r3, [r2, #0]
 8006330:	e008      	b.n	8006344 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006332:	693b      	ldr	r3, [r7, #16]
 8006334:	015a      	lsls	r2, r3, #5
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	4413      	add	r3, r2
 800633a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800633e:	461a      	mov	r2, r3
 8006340:	2300      	movs	r3, #0
 8006342:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006344:	693b      	ldr	r3, [r7, #16]
 8006346:	015a      	lsls	r2, r3, #5
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	4413      	add	r3, r2
 800634c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006350:	461a      	mov	r2, r3
 8006352:	2300      	movs	r3, #0
 8006354:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006356:	693b      	ldr	r3, [r7, #16]
 8006358:	015a      	lsls	r2, r3, #5
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	4413      	add	r3, r2
 800635e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006362:	461a      	mov	r2, r3
 8006364:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006368:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800636a:	693b      	ldr	r3, [r7, #16]
 800636c:	3301      	adds	r3, #1
 800636e:	613b      	str	r3, [r7, #16]
 8006370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006372:	693a      	ldr	r2, [r7, #16]
 8006374:	429a      	cmp	r2, r3
 8006376:	d3b7      	bcc.n	80062e8 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800637e:	691b      	ldr	r3, [r3, #16]
 8006380:	68fa      	ldr	r2, [r7, #12]
 8006382:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006386:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800638a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2200      	movs	r2, #0
 8006390:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006398:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800639a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800639c:	2b00      	cmp	r3, #0
 800639e:	d105      	bne.n	80063ac <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	699b      	ldr	r3, [r3, #24]
 80063a4:	f043 0210 	orr.w	r2, r3, #16
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	699a      	ldr	r2, [r3, #24]
 80063b0:	4b0f      	ldr	r3, [pc, #60]	; (80063f0 <USB_DevInit+0x2c4>)
 80063b2:	4313      	orrs	r3, r2
 80063b4:	687a      	ldr	r2, [r7, #4]
 80063b6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80063b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d005      	beq.n	80063ca <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	699b      	ldr	r3, [r3, #24]
 80063c2:	f043 0208 	orr.w	r2, r3, #8
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80063ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80063cc:	2b01      	cmp	r3, #1
 80063ce:	d107      	bne.n	80063e0 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	699b      	ldr	r3, [r3, #24]
 80063d4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80063d8:	f043 0304 	orr.w	r3, r3, #4
 80063dc:	687a      	ldr	r2, [r7, #4]
 80063de:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80063e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80063e2:	4618      	mov	r0, r3
 80063e4:	3718      	adds	r7, #24
 80063e6:	46bd      	mov	sp, r7
 80063e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80063ec:	b004      	add	sp, #16
 80063ee:	4770      	bx	lr
 80063f0:	803c3800 	.word	0x803c3800

080063f4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80063f4:	b480      	push	{r7}
 80063f6:	b085      	sub	sp, #20
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
 80063fc:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 80063fe:	2300      	movs	r3, #0
 8006400:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	019b      	lsls	r3, r3, #6
 8006406:	f043 0220 	orr.w	r2, r3, #32
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	3301      	adds	r3, #1
 8006412:	60fb      	str	r3, [r7, #12]
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	4a08      	ldr	r2, [pc, #32]	; (8006438 <USB_FlushTxFifo+0x44>)
 8006418:	4293      	cmp	r3, r2
 800641a:	d901      	bls.n	8006420 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800641c:	2303      	movs	r3, #3
 800641e:	e006      	b.n	800642e <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	691b      	ldr	r3, [r3, #16]
 8006424:	f003 0320 	and.w	r3, r3, #32
 8006428:	2b20      	cmp	r3, #32
 800642a:	d0f0      	beq.n	800640e <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800642c:	2300      	movs	r3, #0
}
 800642e:	4618      	mov	r0, r3
 8006430:	3714      	adds	r7, #20
 8006432:	46bd      	mov	sp, r7
 8006434:	bc80      	pop	{r7}
 8006436:	4770      	bx	lr
 8006438:	00030d40 	.word	0x00030d40

0800643c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800643c:	b480      	push	{r7}
 800643e:	b085      	sub	sp, #20
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8006444:	2300      	movs	r3, #0
 8006446:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2210      	movs	r2, #16
 800644c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	3301      	adds	r3, #1
 8006452:	60fb      	str	r3, [r7, #12]
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	4a08      	ldr	r2, [pc, #32]	; (8006478 <USB_FlushRxFifo+0x3c>)
 8006458:	4293      	cmp	r3, r2
 800645a:	d901      	bls.n	8006460 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800645c:	2303      	movs	r3, #3
 800645e:	e006      	b.n	800646e <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	691b      	ldr	r3, [r3, #16]
 8006464:	f003 0310 	and.w	r3, r3, #16
 8006468:	2b10      	cmp	r3, #16
 800646a:	d0f0      	beq.n	800644e <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800646c:	2300      	movs	r3, #0
}
 800646e:	4618      	mov	r0, r3
 8006470:	3714      	adds	r7, #20
 8006472:	46bd      	mov	sp, r7
 8006474:	bc80      	pop	{r7}
 8006476:	4770      	bx	lr
 8006478:	00030d40 	.word	0x00030d40

0800647c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800647c:	b480      	push	{r7}
 800647e:	b085      	sub	sp, #20
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
 8006484:	460b      	mov	r3, r1
 8006486:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006492:	681a      	ldr	r2, [r3, #0]
 8006494:	78fb      	ldrb	r3, [r7, #3]
 8006496:	68f9      	ldr	r1, [r7, #12]
 8006498:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800649c:	4313      	orrs	r3, r2
 800649e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80064a0:	2300      	movs	r3, #0
}
 80064a2:	4618      	mov	r0, r3
 80064a4:	3714      	adds	r7, #20
 80064a6:	46bd      	mov	sp, r7
 80064a8:	bc80      	pop	{r7}
 80064aa:	4770      	bx	lr

080064ac <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80064ac:	b480      	push	{r7}
 80064ae:	b087      	sub	sp, #28
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80064b8:	693b      	ldr	r3, [r7, #16]
 80064ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80064be:	689b      	ldr	r3, [r3, #8]
 80064c0:	f003 0306 	and.w	r3, r3, #6
 80064c4:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d102      	bne.n	80064d2 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80064cc:	2300      	movs	r3, #0
 80064ce:	75fb      	strb	r3, [r7, #23]
 80064d0:	e00a      	b.n	80064e8 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	2b02      	cmp	r3, #2
 80064d6:	d002      	beq.n	80064de <USB_GetDevSpeed+0x32>
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	2b06      	cmp	r3, #6
 80064dc:	d102      	bne.n	80064e4 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80064de:	2302      	movs	r3, #2
 80064e0:	75fb      	strb	r3, [r7, #23]
 80064e2:	e001      	b.n	80064e8 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80064e4:	230f      	movs	r3, #15
 80064e6:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80064e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	371c      	adds	r7, #28
 80064ee:	46bd      	mov	sp, r7
 80064f0:	bc80      	pop	{r7}
 80064f2:	4770      	bx	lr

080064f4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b085      	sub	sp, #20
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
 80064fc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	781b      	ldrb	r3, [r3, #0]
 8006506:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	785b      	ldrb	r3, [r3, #1]
 800650c:	2b01      	cmp	r3, #1
 800650e:	d13a      	bne.n	8006586 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006516:	69da      	ldr	r2, [r3, #28]
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	781b      	ldrb	r3, [r3, #0]
 800651c:	f003 030f 	and.w	r3, r3, #15
 8006520:	2101      	movs	r1, #1
 8006522:	fa01 f303 	lsl.w	r3, r1, r3
 8006526:	b29b      	uxth	r3, r3
 8006528:	68f9      	ldr	r1, [r7, #12]
 800652a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800652e:	4313      	orrs	r3, r2
 8006530:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	015a      	lsls	r2, r3, #5
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	4413      	add	r3, r2
 800653a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006544:	2b00      	cmp	r3, #0
 8006546:	d155      	bne.n	80065f4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	015a      	lsls	r2, r3, #5
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	4413      	add	r3, r2
 8006550:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006554:	681a      	ldr	r2, [r3, #0]
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	689b      	ldr	r3, [r3, #8]
 800655a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	78db      	ldrb	r3, [r3, #3]
 8006562:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006564:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	059b      	lsls	r3, r3, #22
 800656a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800656c:	4313      	orrs	r3, r2
 800656e:	68ba      	ldr	r2, [r7, #8]
 8006570:	0151      	lsls	r1, r2, #5
 8006572:	68fa      	ldr	r2, [r7, #12]
 8006574:	440a      	add	r2, r1
 8006576:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800657a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800657e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006582:	6013      	str	r3, [r2, #0]
 8006584:	e036      	b.n	80065f4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800658c:	69da      	ldr	r2, [r3, #28]
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	781b      	ldrb	r3, [r3, #0]
 8006592:	f003 030f 	and.w	r3, r3, #15
 8006596:	2101      	movs	r1, #1
 8006598:	fa01 f303 	lsl.w	r3, r1, r3
 800659c:	041b      	lsls	r3, r3, #16
 800659e:	68f9      	ldr	r1, [r7, #12]
 80065a0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80065a4:	4313      	orrs	r3, r2
 80065a6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	015a      	lsls	r2, r3, #5
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	4413      	add	r3, r2
 80065b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d11a      	bne.n	80065f4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80065be:	68bb      	ldr	r3, [r7, #8]
 80065c0:	015a      	lsls	r2, r3, #5
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	4413      	add	r3, r2
 80065c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065ca:	681a      	ldr	r2, [r3, #0]
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	689b      	ldr	r3, [r3, #8]
 80065d0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	78db      	ldrb	r3, [r3, #3]
 80065d8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80065da:	430b      	orrs	r3, r1
 80065dc:	4313      	orrs	r3, r2
 80065de:	68ba      	ldr	r2, [r7, #8]
 80065e0:	0151      	lsls	r1, r2, #5
 80065e2:	68fa      	ldr	r2, [r7, #12]
 80065e4:	440a      	add	r2, r1
 80065e6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80065ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80065ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80065f2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80065f4:	2300      	movs	r3, #0
}
 80065f6:	4618      	mov	r0, r3
 80065f8:	3714      	adds	r7, #20
 80065fa:	46bd      	mov	sp, r7
 80065fc:	bc80      	pop	{r7}
 80065fe:	4770      	bx	lr

08006600 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006600:	b480      	push	{r7}
 8006602:	b085      	sub	sp, #20
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
 8006608:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	781b      	ldrb	r3, [r3, #0]
 8006612:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	785b      	ldrb	r3, [r3, #1]
 8006618:	2b01      	cmp	r3, #1
 800661a:	d161      	bne.n	80066e0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	015a      	lsls	r2, r3, #5
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	4413      	add	r3, r2
 8006624:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800662e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006632:	d11f      	bne.n	8006674 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	015a      	lsls	r2, r3, #5
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	4413      	add	r3, r2
 800663c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	68ba      	ldr	r2, [r7, #8]
 8006644:	0151      	lsls	r1, r2, #5
 8006646:	68fa      	ldr	r2, [r7, #12]
 8006648:	440a      	add	r2, r1
 800664a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800664e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006652:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006654:	68bb      	ldr	r3, [r7, #8]
 8006656:	015a      	lsls	r2, r3, #5
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	4413      	add	r3, r2
 800665c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	68ba      	ldr	r2, [r7, #8]
 8006664:	0151      	lsls	r1, r2, #5
 8006666:	68fa      	ldr	r2, [r7, #12]
 8006668:	440a      	add	r2, r1
 800666a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800666e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006672:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800667a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	781b      	ldrb	r3, [r3, #0]
 8006680:	f003 030f 	and.w	r3, r3, #15
 8006684:	2101      	movs	r1, #1
 8006686:	fa01 f303 	lsl.w	r3, r1, r3
 800668a:	b29b      	uxth	r3, r3
 800668c:	43db      	mvns	r3, r3
 800668e:	68f9      	ldr	r1, [r7, #12]
 8006690:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006694:	4013      	ands	r3, r2
 8006696:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800669e:	69da      	ldr	r2, [r3, #28]
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	781b      	ldrb	r3, [r3, #0]
 80066a4:	f003 030f 	and.w	r3, r3, #15
 80066a8:	2101      	movs	r1, #1
 80066aa:	fa01 f303 	lsl.w	r3, r1, r3
 80066ae:	b29b      	uxth	r3, r3
 80066b0:	43db      	mvns	r3, r3
 80066b2:	68f9      	ldr	r1, [r7, #12]
 80066b4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80066b8:	4013      	ands	r3, r2
 80066ba:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	015a      	lsls	r2, r3, #5
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	4413      	add	r3, r2
 80066c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066c8:	681a      	ldr	r2, [r3, #0]
 80066ca:	68bb      	ldr	r3, [r7, #8]
 80066cc:	0159      	lsls	r1, r3, #5
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	440b      	add	r3, r1
 80066d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066d6:	4619      	mov	r1, r3
 80066d8:	4b35      	ldr	r3, [pc, #212]	; (80067b0 <USB_DeactivateEndpoint+0x1b0>)
 80066da:	4013      	ands	r3, r2
 80066dc:	600b      	str	r3, [r1, #0]
 80066de:	e060      	b.n	80067a2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	015a      	lsls	r2, r3, #5
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	4413      	add	r3, r2
 80066e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80066f2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80066f6:	d11f      	bne.n	8006738 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	015a      	lsls	r2, r3, #5
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	4413      	add	r3, r2
 8006700:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	68ba      	ldr	r2, [r7, #8]
 8006708:	0151      	lsls	r1, r2, #5
 800670a:	68fa      	ldr	r2, [r7, #12]
 800670c:	440a      	add	r2, r1
 800670e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006712:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006716:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006718:	68bb      	ldr	r3, [r7, #8]
 800671a:	015a      	lsls	r2, r3, #5
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	4413      	add	r3, r2
 8006720:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	68ba      	ldr	r2, [r7, #8]
 8006728:	0151      	lsls	r1, r2, #5
 800672a:	68fa      	ldr	r2, [r7, #12]
 800672c:	440a      	add	r2, r1
 800672e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006732:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006736:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800673e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	781b      	ldrb	r3, [r3, #0]
 8006744:	f003 030f 	and.w	r3, r3, #15
 8006748:	2101      	movs	r1, #1
 800674a:	fa01 f303 	lsl.w	r3, r1, r3
 800674e:	041b      	lsls	r3, r3, #16
 8006750:	43db      	mvns	r3, r3
 8006752:	68f9      	ldr	r1, [r7, #12]
 8006754:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006758:	4013      	ands	r3, r2
 800675a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006762:	69da      	ldr	r2, [r3, #28]
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	781b      	ldrb	r3, [r3, #0]
 8006768:	f003 030f 	and.w	r3, r3, #15
 800676c:	2101      	movs	r1, #1
 800676e:	fa01 f303 	lsl.w	r3, r1, r3
 8006772:	041b      	lsls	r3, r3, #16
 8006774:	43db      	mvns	r3, r3
 8006776:	68f9      	ldr	r1, [r7, #12]
 8006778:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800677c:	4013      	ands	r3, r2
 800677e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006780:	68bb      	ldr	r3, [r7, #8]
 8006782:	015a      	lsls	r2, r3, #5
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	4413      	add	r3, r2
 8006788:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800678c:	681a      	ldr	r2, [r3, #0]
 800678e:	68bb      	ldr	r3, [r7, #8]
 8006790:	0159      	lsls	r1, r3, #5
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	440b      	add	r3, r1
 8006796:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800679a:	4619      	mov	r1, r3
 800679c:	4b05      	ldr	r3, [pc, #20]	; (80067b4 <USB_DeactivateEndpoint+0x1b4>)
 800679e:	4013      	ands	r3, r2
 80067a0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80067a2:	2300      	movs	r3, #0
}
 80067a4:	4618      	mov	r0, r3
 80067a6:	3714      	adds	r7, #20
 80067a8:	46bd      	mov	sp, r7
 80067aa:	bc80      	pop	{r7}
 80067ac:	4770      	bx	lr
 80067ae:	bf00      	nop
 80067b0:	ec337800 	.word	0xec337800
 80067b4:	eff37800 	.word	0xeff37800

080067b8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b08a      	sub	sp, #40	; 0x28
 80067bc:	af02      	add	r7, sp, #8
 80067be:	60f8      	str	r0, [r7, #12]
 80067c0:	60b9      	str	r1, [r7, #8]
 80067c2:	4613      	mov	r3, r2
 80067c4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	781b      	ldrb	r3, [r3, #0]
 80067ce:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	785b      	ldrb	r3, [r3, #1]
 80067d4:	2b01      	cmp	r3, #1
 80067d6:	f040 815c 	bne.w	8006a92 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	695b      	ldr	r3, [r3, #20]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d132      	bne.n	8006848 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80067e2:	69bb      	ldr	r3, [r7, #24]
 80067e4:	015a      	lsls	r2, r3, #5
 80067e6:	69fb      	ldr	r3, [r7, #28]
 80067e8:	4413      	add	r3, r2
 80067ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067ee:	691b      	ldr	r3, [r3, #16]
 80067f0:	69ba      	ldr	r2, [r7, #24]
 80067f2:	0151      	lsls	r1, r2, #5
 80067f4:	69fa      	ldr	r2, [r7, #28]
 80067f6:	440a      	add	r2, r1
 80067f8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80067fc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006800:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006804:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006806:	69bb      	ldr	r3, [r7, #24]
 8006808:	015a      	lsls	r2, r3, #5
 800680a:	69fb      	ldr	r3, [r7, #28]
 800680c:	4413      	add	r3, r2
 800680e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006812:	691b      	ldr	r3, [r3, #16]
 8006814:	69ba      	ldr	r2, [r7, #24]
 8006816:	0151      	lsls	r1, r2, #5
 8006818:	69fa      	ldr	r2, [r7, #28]
 800681a:	440a      	add	r2, r1
 800681c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006820:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006824:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006826:	69bb      	ldr	r3, [r7, #24]
 8006828:	015a      	lsls	r2, r3, #5
 800682a:	69fb      	ldr	r3, [r7, #28]
 800682c:	4413      	add	r3, r2
 800682e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006832:	691b      	ldr	r3, [r3, #16]
 8006834:	69ba      	ldr	r2, [r7, #24]
 8006836:	0151      	lsls	r1, r2, #5
 8006838:	69fa      	ldr	r2, [r7, #28]
 800683a:	440a      	add	r2, r1
 800683c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006840:	0cdb      	lsrs	r3, r3, #19
 8006842:	04db      	lsls	r3, r3, #19
 8006844:	6113      	str	r3, [r2, #16]
 8006846:	e074      	b.n	8006932 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006848:	69bb      	ldr	r3, [r7, #24]
 800684a:	015a      	lsls	r2, r3, #5
 800684c:	69fb      	ldr	r3, [r7, #28]
 800684e:	4413      	add	r3, r2
 8006850:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006854:	691b      	ldr	r3, [r3, #16]
 8006856:	69ba      	ldr	r2, [r7, #24]
 8006858:	0151      	lsls	r1, r2, #5
 800685a:	69fa      	ldr	r2, [r7, #28]
 800685c:	440a      	add	r2, r1
 800685e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006862:	0cdb      	lsrs	r3, r3, #19
 8006864:	04db      	lsls	r3, r3, #19
 8006866:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006868:	69bb      	ldr	r3, [r7, #24]
 800686a:	015a      	lsls	r2, r3, #5
 800686c:	69fb      	ldr	r3, [r7, #28]
 800686e:	4413      	add	r3, r2
 8006870:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006874:	691b      	ldr	r3, [r3, #16]
 8006876:	69ba      	ldr	r2, [r7, #24]
 8006878:	0151      	lsls	r1, r2, #5
 800687a:	69fa      	ldr	r2, [r7, #28]
 800687c:	440a      	add	r2, r1
 800687e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006882:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006886:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800688a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800688c:	69bb      	ldr	r3, [r7, #24]
 800688e:	015a      	lsls	r2, r3, #5
 8006890:	69fb      	ldr	r3, [r7, #28]
 8006892:	4413      	add	r3, r2
 8006894:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006898:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	6959      	ldr	r1, [r3, #20]
 800689e:	68bb      	ldr	r3, [r7, #8]
 80068a0:	689b      	ldr	r3, [r3, #8]
 80068a2:	440b      	add	r3, r1
 80068a4:	1e59      	subs	r1, r3, #1
 80068a6:	68bb      	ldr	r3, [r7, #8]
 80068a8:	689b      	ldr	r3, [r3, #8]
 80068aa:	fbb1 f3f3 	udiv	r3, r1, r3
 80068ae:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80068b0:	4b9d      	ldr	r3, [pc, #628]	; (8006b28 <USB_EPStartXfer+0x370>)
 80068b2:	400b      	ands	r3, r1
 80068b4:	69b9      	ldr	r1, [r7, #24]
 80068b6:	0148      	lsls	r0, r1, #5
 80068b8:	69f9      	ldr	r1, [r7, #28]
 80068ba:	4401      	add	r1, r0
 80068bc:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80068c0:	4313      	orrs	r3, r2
 80068c2:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80068c4:	69bb      	ldr	r3, [r7, #24]
 80068c6:	015a      	lsls	r2, r3, #5
 80068c8:	69fb      	ldr	r3, [r7, #28]
 80068ca:	4413      	add	r3, r2
 80068cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80068d0:	691a      	ldr	r2, [r3, #16]
 80068d2:	68bb      	ldr	r3, [r7, #8]
 80068d4:	695b      	ldr	r3, [r3, #20]
 80068d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80068da:	69b9      	ldr	r1, [r7, #24]
 80068dc:	0148      	lsls	r0, r1, #5
 80068de:	69f9      	ldr	r1, [r7, #28]
 80068e0:	4401      	add	r1, r0
 80068e2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80068e6:	4313      	orrs	r3, r2
 80068e8:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80068ea:	68bb      	ldr	r3, [r7, #8]
 80068ec:	78db      	ldrb	r3, [r3, #3]
 80068ee:	2b01      	cmp	r3, #1
 80068f0:	d11f      	bne.n	8006932 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80068f2:	69bb      	ldr	r3, [r7, #24]
 80068f4:	015a      	lsls	r2, r3, #5
 80068f6:	69fb      	ldr	r3, [r7, #28]
 80068f8:	4413      	add	r3, r2
 80068fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80068fe:	691b      	ldr	r3, [r3, #16]
 8006900:	69ba      	ldr	r2, [r7, #24]
 8006902:	0151      	lsls	r1, r2, #5
 8006904:	69fa      	ldr	r2, [r7, #28]
 8006906:	440a      	add	r2, r1
 8006908:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800690c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8006910:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8006912:	69bb      	ldr	r3, [r7, #24]
 8006914:	015a      	lsls	r2, r3, #5
 8006916:	69fb      	ldr	r3, [r7, #28]
 8006918:	4413      	add	r3, r2
 800691a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800691e:	691b      	ldr	r3, [r3, #16]
 8006920:	69ba      	ldr	r2, [r7, #24]
 8006922:	0151      	lsls	r1, r2, #5
 8006924:	69fa      	ldr	r2, [r7, #28]
 8006926:	440a      	add	r2, r1
 8006928:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800692c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006930:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8006932:	79fb      	ldrb	r3, [r7, #7]
 8006934:	2b01      	cmp	r3, #1
 8006936:	d14b      	bne.n	80069d0 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006938:	68bb      	ldr	r3, [r7, #8]
 800693a:	691b      	ldr	r3, [r3, #16]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d009      	beq.n	8006954 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006940:	69bb      	ldr	r3, [r7, #24]
 8006942:	015a      	lsls	r2, r3, #5
 8006944:	69fb      	ldr	r3, [r7, #28]
 8006946:	4413      	add	r3, r2
 8006948:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800694c:	461a      	mov	r2, r3
 800694e:	68bb      	ldr	r3, [r7, #8]
 8006950:	691b      	ldr	r3, [r3, #16]
 8006952:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006954:	68bb      	ldr	r3, [r7, #8]
 8006956:	78db      	ldrb	r3, [r3, #3]
 8006958:	2b01      	cmp	r3, #1
 800695a:	d128      	bne.n	80069ae <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800695c:	69fb      	ldr	r3, [r7, #28]
 800695e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006962:	689b      	ldr	r3, [r3, #8]
 8006964:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006968:	2b00      	cmp	r3, #0
 800696a:	d110      	bne.n	800698e <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800696c:	69bb      	ldr	r3, [r7, #24]
 800696e:	015a      	lsls	r2, r3, #5
 8006970:	69fb      	ldr	r3, [r7, #28]
 8006972:	4413      	add	r3, r2
 8006974:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	69ba      	ldr	r2, [r7, #24]
 800697c:	0151      	lsls	r1, r2, #5
 800697e:	69fa      	ldr	r2, [r7, #28]
 8006980:	440a      	add	r2, r1
 8006982:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006986:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800698a:	6013      	str	r3, [r2, #0]
 800698c:	e00f      	b.n	80069ae <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800698e:	69bb      	ldr	r3, [r7, #24]
 8006990:	015a      	lsls	r2, r3, #5
 8006992:	69fb      	ldr	r3, [r7, #28]
 8006994:	4413      	add	r3, r2
 8006996:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	69ba      	ldr	r2, [r7, #24]
 800699e:	0151      	lsls	r1, r2, #5
 80069a0:	69fa      	ldr	r2, [r7, #28]
 80069a2:	440a      	add	r2, r1
 80069a4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80069a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80069ac:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80069ae:	69bb      	ldr	r3, [r7, #24]
 80069b0:	015a      	lsls	r2, r3, #5
 80069b2:	69fb      	ldr	r3, [r7, #28]
 80069b4:	4413      	add	r3, r2
 80069b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	69ba      	ldr	r2, [r7, #24]
 80069be:	0151      	lsls	r1, r2, #5
 80069c0:	69fa      	ldr	r2, [r7, #28]
 80069c2:	440a      	add	r2, r1
 80069c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80069c8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80069cc:	6013      	str	r3, [r2, #0]
 80069ce:	e12f      	b.n	8006c30 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80069d0:	69bb      	ldr	r3, [r7, #24]
 80069d2:	015a      	lsls	r2, r3, #5
 80069d4:	69fb      	ldr	r3, [r7, #28]
 80069d6:	4413      	add	r3, r2
 80069d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	69ba      	ldr	r2, [r7, #24]
 80069e0:	0151      	lsls	r1, r2, #5
 80069e2:	69fa      	ldr	r2, [r7, #28]
 80069e4:	440a      	add	r2, r1
 80069e6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80069ea:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80069ee:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	78db      	ldrb	r3, [r3, #3]
 80069f4:	2b01      	cmp	r3, #1
 80069f6:	d015      	beq.n	8006a24 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80069f8:	68bb      	ldr	r3, [r7, #8]
 80069fa:	695b      	ldr	r3, [r3, #20]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	f000 8117 	beq.w	8006c30 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006a02:	69fb      	ldr	r3, [r7, #28]
 8006a04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a08:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	781b      	ldrb	r3, [r3, #0]
 8006a0e:	f003 030f 	and.w	r3, r3, #15
 8006a12:	2101      	movs	r1, #1
 8006a14:	fa01 f303 	lsl.w	r3, r1, r3
 8006a18:	69f9      	ldr	r1, [r7, #28]
 8006a1a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006a1e:	4313      	orrs	r3, r2
 8006a20:	634b      	str	r3, [r1, #52]	; 0x34
 8006a22:	e105      	b.n	8006c30 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006a24:	69fb      	ldr	r3, [r7, #28]
 8006a26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a2a:	689b      	ldr	r3, [r3, #8]
 8006a2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d110      	bne.n	8006a56 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006a34:	69bb      	ldr	r3, [r7, #24]
 8006a36:	015a      	lsls	r2, r3, #5
 8006a38:	69fb      	ldr	r3, [r7, #28]
 8006a3a:	4413      	add	r3, r2
 8006a3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	69ba      	ldr	r2, [r7, #24]
 8006a44:	0151      	lsls	r1, r2, #5
 8006a46:	69fa      	ldr	r2, [r7, #28]
 8006a48:	440a      	add	r2, r1
 8006a4a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006a4e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006a52:	6013      	str	r3, [r2, #0]
 8006a54:	e00f      	b.n	8006a76 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006a56:	69bb      	ldr	r3, [r7, #24]
 8006a58:	015a      	lsls	r2, r3, #5
 8006a5a:	69fb      	ldr	r3, [r7, #28]
 8006a5c:	4413      	add	r3, r2
 8006a5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	69ba      	ldr	r2, [r7, #24]
 8006a66:	0151      	lsls	r1, r2, #5
 8006a68:	69fa      	ldr	r2, [r7, #28]
 8006a6a:	440a      	add	r2, r1
 8006a6c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006a70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006a74:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	68d9      	ldr	r1, [r3, #12]
 8006a7a:	68bb      	ldr	r3, [r7, #8]
 8006a7c:	781a      	ldrb	r2, [r3, #0]
 8006a7e:	68bb      	ldr	r3, [r7, #8]
 8006a80:	695b      	ldr	r3, [r3, #20]
 8006a82:	b298      	uxth	r0, r3
 8006a84:	79fb      	ldrb	r3, [r7, #7]
 8006a86:	9300      	str	r3, [sp, #0]
 8006a88:	4603      	mov	r3, r0
 8006a8a:	68f8      	ldr	r0, [r7, #12]
 8006a8c:	f000 fa2a 	bl	8006ee4 <USB_WritePacket>
 8006a90:	e0ce      	b.n	8006c30 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006a92:	69bb      	ldr	r3, [r7, #24]
 8006a94:	015a      	lsls	r2, r3, #5
 8006a96:	69fb      	ldr	r3, [r7, #28]
 8006a98:	4413      	add	r3, r2
 8006a9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a9e:	691b      	ldr	r3, [r3, #16]
 8006aa0:	69ba      	ldr	r2, [r7, #24]
 8006aa2:	0151      	lsls	r1, r2, #5
 8006aa4:	69fa      	ldr	r2, [r7, #28]
 8006aa6:	440a      	add	r2, r1
 8006aa8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006aac:	0cdb      	lsrs	r3, r3, #19
 8006aae:	04db      	lsls	r3, r3, #19
 8006ab0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006ab2:	69bb      	ldr	r3, [r7, #24]
 8006ab4:	015a      	lsls	r2, r3, #5
 8006ab6:	69fb      	ldr	r3, [r7, #28]
 8006ab8:	4413      	add	r3, r2
 8006aba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006abe:	691b      	ldr	r3, [r3, #16]
 8006ac0:	69ba      	ldr	r2, [r7, #24]
 8006ac2:	0151      	lsls	r1, r2, #5
 8006ac4:	69fa      	ldr	r2, [r7, #28]
 8006ac6:	440a      	add	r2, r1
 8006ac8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006acc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006ad0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006ad4:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8006ad6:	68bb      	ldr	r3, [r7, #8]
 8006ad8:	695b      	ldr	r3, [r3, #20]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d126      	bne.n	8006b2c <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006ade:	69bb      	ldr	r3, [r7, #24]
 8006ae0:	015a      	lsls	r2, r3, #5
 8006ae2:	69fb      	ldr	r3, [r7, #28]
 8006ae4:	4413      	add	r3, r2
 8006ae6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006aea:	691a      	ldr	r2, [r3, #16]
 8006aec:	68bb      	ldr	r3, [r7, #8]
 8006aee:	689b      	ldr	r3, [r3, #8]
 8006af0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006af4:	69b9      	ldr	r1, [r7, #24]
 8006af6:	0148      	lsls	r0, r1, #5
 8006af8:	69f9      	ldr	r1, [r7, #28]
 8006afa:	4401      	add	r1, r0
 8006afc:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006b00:	4313      	orrs	r3, r2
 8006b02:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006b04:	69bb      	ldr	r3, [r7, #24]
 8006b06:	015a      	lsls	r2, r3, #5
 8006b08:	69fb      	ldr	r3, [r7, #28]
 8006b0a:	4413      	add	r3, r2
 8006b0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b10:	691b      	ldr	r3, [r3, #16]
 8006b12:	69ba      	ldr	r2, [r7, #24]
 8006b14:	0151      	lsls	r1, r2, #5
 8006b16:	69fa      	ldr	r2, [r7, #28]
 8006b18:	440a      	add	r2, r1
 8006b1a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006b1e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006b22:	6113      	str	r3, [r2, #16]
 8006b24:	e036      	b.n	8006b94 <USB_EPStartXfer+0x3dc>
 8006b26:	bf00      	nop
 8006b28:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	695a      	ldr	r2, [r3, #20]
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	689b      	ldr	r3, [r3, #8]
 8006b34:	4413      	add	r3, r2
 8006b36:	1e5a      	subs	r2, r3, #1
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	689b      	ldr	r3, [r3, #8]
 8006b3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b40:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006b42:	69bb      	ldr	r3, [r7, #24]
 8006b44:	015a      	lsls	r2, r3, #5
 8006b46:	69fb      	ldr	r3, [r7, #28]
 8006b48:	4413      	add	r3, r2
 8006b4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b4e:	691a      	ldr	r2, [r3, #16]
 8006b50:	8afb      	ldrh	r3, [r7, #22]
 8006b52:	04d9      	lsls	r1, r3, #19
 8006b54:	4b39      	ldr	r3, [pc, #228]	; (8006c3c <USB_EPStartXfer+0x484>)
 8006b56:	400b      	ands	r3, r1
 8006b58:	69b9      	ldr	r1, [r7, #24]
 8006b5a:	0148      	lsls	r0, r1, #5
 8006b5c:	69f9      	ldr	r1, [r7, #28]
 8006b5e:	4401      	add	r1, r0
 8006b60:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006b64:	4313      	orrs	r3, r2
 8006b66:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8006b68:	69bb      	ldr	r3, [r7, #24]
 8006b6a:	015a      	lsls	r2, r3, #5
 8006b6c:	69fb      	ldr	r3, [r7, #28]
 8006b6e:	4413      	add	r3, r2
 8006b70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b74:	691a      	ldr	r2, [r3, #16]
 8006b76:	68bb      	ldr	r3, [r7, #8]
 8006b78:	689b      	ldr	r3, [r3, #8]
 8006b7a:	8af9      	ldrh	r1, [r7, #22]
 8006b7c:	fb01 f303 	mul.w	r3, r1, r3
 8006b80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b84:	69b9      	ldr	r1, [r7, #24]
 8006b86:	0148      	lsls	r0, r1, #5
 8006b88:	69f9      	ldr	r1, [r7, #28]
 8006b8a:	4401      	add	r1, r0
 8006b8c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006b90:	4313      	orrs	r3, r2
 8006b92:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006b94:	79fb      	ldrb	r3, [r7, #7]
 8006b96:	2b01      	cmp	r3, #1
 8006b98:	d10d      	bne.n	8006bb6 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	68db      	ldr	r3, [r3, #12]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d009      	beq.n	8006bb6 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	68d9      	ldr	r1, [r3, #12]
 8006ba6:	69bb      	ldr	r3, [r7, #24]
 8006ba8:	015a      	lsls	r2, r3, #5
 8006baa:	69fb      	ldr	r3, [r7, #28]
 8006bac:	4413      	add	r3, r2
 8006bae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bb2:	460a      	mov	r2, r1
 8006bb4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	78db      	ldrb	r3, [r3, #3]
 8006bba:	2b01      	cmp	r3, #1
 8006bbc:	d128      	bne.n	8006c10 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006bbe:	69fb      	ldr	r3, [r7, #28]
 8006bc0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006bc4:	689b      	ldr	r3, [r3, #8]
 8006bc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d110      	bne.n	8006bf0 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006bce:	69bb      	ldr	r3, [r7, #24]
 8006bd0:	015a      	lsls	r2, r3, #5
 8006bd2:	69fb      	ldr	r3, [r7, #28]
 8006bd4:	4413      	add	r3, r2
 8006bd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	69ba      	ldr	r2, [r7, #24]
 8006bde:	0151      	lsls	r1, r2, #5
 8006be0:	69fa      	ldr	r2, [r7, #28]
 8006be2:	440a      	add	r2, r1
 8006be4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006be8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006bec:	6013      	str	r3, [r2, #0]
 8006bee:	e00f      	b.n	8006c10 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006bf0:	69bb      	ldr	r3, [r7, #24]
 8006bf2:	015a      	lsls	r2, r3, #5
 8006bf4:	69fb      	ldr	r3, [r7, #28]
 8006bf6:	4413      	add	r3, r2
 8006bf8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	69ba      	ldr	r2, [r7, #24]
 8006c00:	0151      	lsls	r1, r2, #5
 8006c02:	69fa      	ldr	r2, [r7, #28]
 8006c04:	440a      	add	r2, r1
 8006c06:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006c0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006c0e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006c10:	69bb      	ldr	r3, [r7, #24]
 8006c12:	015a      	lsls	r2, r3, #5
 8006c14:	69fb      	ldr	r3, [r7, #28]
 8006c16:	4413      	add	r3, r2
 8006c18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	69ba      	ldr	r2, [r7, #24]
 8006c20:	0151      	lsls	r1, r2, #5
 8006c22:	69fa      	ldr	r2, [r7, #28]
 8006c24:	440a      	add	r2, r1
 8006c26:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006c2a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006c2e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006c30:	2300      	movs	r3, #0
}
 8006c32:	4618      	mov	r0, r3
 8006c34:	3720      	adds	r7, #32
 8006c36:	46bd      	mov	sp, r7
 8006c38:	bd80      	pop	{r7, pc}
 8006c3a:	bf00      	nop
 8006c3c:	1ff80000 	.word	0x1ff80000

08006c40 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006c40:	b480      	push	{r7}
 8006c42:	b087      	sub	sp, #28
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	60f8      	str	r0, [r7, #12]
 8006c48:	60b9      	str	r1, [r7, #8]
 8006c4a:	4613      	mov	r3, r2
 8006c4c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8006c52:	68bb      	ldr	r3, [r7, #8]
 8006c54:	781b      	ldrb	r3, [r3, #0]
 8006c56:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006c58:	68bb      	ldr	r3, [r7, #8]
 8006c5a:	785b      	ldrb	r3, [r3, #1]
 8006c5c:	2b01      	cmp	r3, #1
 8006c5e:	f040 80cd 	bne.w	8006dfc <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	695b      	ldr	r3, [r3, #20]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d132      	bne.n	8006cd0 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006c6a:	693b      	ldr	r3, [r7, #16]
 8006c6c:	015a      	lsls	r2, r3, #5
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	4413      	add	r3, r2
 8006c72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c76:	691b      	ldr	r3, [r3, #16]
 8006c78:	693a      	ldr	r2, [r7, #16]
 8006c7a:	0151      	lsls	r1, r2, #5
 8006c7c:	697a      	ldr	r2, [r7, #20]
 8006c7e:	440a      	add	r2, r1
 8006c80:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006c84:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006c88:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006c8c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006c8e:	693b      	ldr	r3, [r7, #16]
 8006c90:	015a      	lsls	r2, r3, #5
 8006c92:	697b      	ldr	r3, [r7, #20]
 8006c94:	4413      	add	r3, r2
 8006c96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c9a:	691b      	ldr	r3, [r3, #16]
 8006c9c:	693a      	ldr	r2, [r7, #16]
 8006c9e:	0151      	lsls	r1, r2, #5
 8006ca0:	697a      	ldr	r2, [r7, #20]
 8006ca2:	440a      	add	r2, r1
 8006ca4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ca8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006cac:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	015a      	lsls	r2, r3, #5
 8006cb2:	697b      	ldr	r3, [r7, #20]
 8006cb4:	4413      	add	r3, r2
 8006cb6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cba:	691b      	ldr	r3, [r3, #16]
 8006cbc:	693a      	ldr	r2, [r7, #16]
 8006cbe:	0151      	lsls	r1, r2, #5
 8006cc0:	697a      	ldr	r2, [r7, #20]
 8006cc2:	440a      	add	r2, r1
 8006cc4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006cc8:	0cdb      	lsrs	r3, r3, #19
 8006cca:	04db      	lsls	r3, r3, #19
 8006ccc:	6113      	str	r3, [r2, #16]
 8006cce:	e04e      	b.n	8006d6e <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006cd0:	693b      	ldr	r3, [r7, #16]
 8006cd2:	015a      	lsls	r2, r3, #5
 8006cd4:	697b      	ldr	r3, [r7, #20]
 8006cd6:	4413      	add	r3, r2
 8006cd8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cdc:	691b      	ldr	r3, [r3, #16]
 8006cde:	693a      	ldr	r2, [r7, #16]
 8006ce0:	0151      	lsls	r1, r2, #5
 8006ce2:	697a      	ldr	r2, [r7, #20]
 8006ce4:	440a      	add	r2, r1
 8006ce6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006cea:	0cdb      	lsrs	r3, r3, #19
 8006cec:	04db      	lsls	r3, r3, #19
 8006cee:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006cf0:	693b      	ldr	r3, [r7, #16]
 8006cf2:	015a      	lsls	r2, r3, #5
 8006cf4:	697b      	ldr	r3, [r7, #20]
 8006cf6:	4413      	add	r3, r2
 8006cf8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cfc:	691b      	ldr	r3, [r3, #16]
 8006cfe:	693a      	ldr	r2, [r7, #16]
 8006d00:	0151      	lsls	r1, r2, #5
 8006d02:	697a      	ldr	r2, [r7, #20]
 8006d04:	440a      	add	r2, r1
 8006d06:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006d0a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006d0e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006d12:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	695a      	ldr	r2, [r3, #20]
 8006d18:	68bb      	ldr	r3, [r7, #8]
 8006d1a:	689b      	ldr	r3, [r3, #8]
 8006d1c:	429a      	cmp	r2, r3
 8006d1e:	d903      	bls.n	8006d28 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	689a      	ldr	r2, [r3, #8]
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006d28:	693b      	ldr	r3, [r7, #16]
 8006d2a:	015a      	lsls	r2, r3, #5
 8006d2c:	697b      	ldr	r3, [r7, #20]
 8006d2e:	4413      	add	r3, r2
 8006d30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d34:	691b      	ldr	r3, [r3, #16]
 8006d36:	693a      	ldr	r2, [r7, #16]
 8006d38:	0151      	lsls	r1, r2, #5
 8006d3a:	697a      	ldr	r2, [r7, #20]
 8006d3c:	440a      	add	r2, r1
 8006d3e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006d42:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006d46:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006d48:	693b      	ldr	r3, [r7, #16]
 8006d4a:	015a      	lsls	r2, r3, #5
 8006d4c:	697b      	ldr	r3, [r7, #20]
 8006d4e:	4413      	add	r3, r2
 8006d50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d54:	691a      	ldr	r2, [r3, #16]
 8006d56:	68bb      	ldr	r3, [r7, #8]
 8006d58:	695b      	ldr	r3, [r3, #20]
 8006d5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d5e:	6939      	ldr	r1, [r7, #16]
 8006d60:	0148      	lsls	r0, r1, #5
 8006d62:	6979      	ldr	r1, [r7, #20]
 8006d64:	4401      	add	r1, r0
 8006d66:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006d6a:	4313      	orrs	r3, r2
 8006d6c:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006d6e:	79fb      	ldrb	r3, [r7, #7]
 8006d70:	2b01      	cmp	r3, #1
 8006d72:	d11e      	bne.n	8006db2 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	691b      	ldr	r3, [r3, #16]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d009      	beq.n	8006d90 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006d7c:	693b      	ldr	r3, [r7, #16]
 8006d7e:	015a      	lsls	r2, r3, #5
 8006d80:	697b      	ldr	r3, [r7, #20]
 8006d82:	4413      	add	r3, r2
 8006d84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d88:	461a      	mov	r2, r3
 8006d8a:	68bb      	ldr	r3, [r7, #8]
 8006d8c:	691b      	ldr	r3, [r3, #16]
 8006d8e:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006d90:	693b      	ldr	r3, [r7, #16]
 8006d92:	015a      	lsls	r2, r3, #5
 8006d94:	697b      	ldr	r3, [r7, #20]
 8006d96:	4413      	add	r3, r2
 8006d98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	693a      	ldr	r2, [r7, #16]
 8006da0:	0151      	lsls	r1, r2, #5
 8006da2:	697a      	ldr	r2, [r7, #20]
 8006da4:	440a      	add	r2, r1
 8006da6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006daa:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006dae:	6013      	str	r3, [r2, #0]
 8006db0:	e092      	b.n	8006ed8 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006db2:	693b      	ldr	r3, [r7, #16]
 8006db4:	015a      	lsls	r2, r3, #5
 8006db6:	697b      	ldr	r3, [r7, #20]
 8006db8:	4413      	add	r3, r2
 8006dba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	693a      	ldr	r2, [r7, #16]
 8006dc2:	0151      	lsls	r1, r2, #5
 8006dc4:	697a      	ldr	r2, [r7, #20]
 8006dc6:	440a      	add	r2, r1
 8006dc8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006dcc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006dd0:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8006dd2:	68bb      	ldr	r3, [r7, #8]
 8006dd4:	695b      	ldr	r3, [r3, #20]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d07e      	beq.n	8006ed8 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006dda:	697b      	ldr	r3, [r7, #20]
 8006ddc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006de0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006de2:	68bb      	ldr	r3, [r7, #8]
 8006de4:	781b      	ldrb	r3, [r3, #0]
 8006de6:	f003 030f 	and.w	r3, r3, #15
 8006dea:	2101      	movs	r1, #1
 8006dec:	fa01 f303 	lsl.w	r3, r1, r3
 8006df0:	6979      	ldr	r1, [r7, #20]
 8006df2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006df6:	4313      	orrs	r3, r2
 8006df8:	634b      	str	r3, [r1, #52]	; 0x34
 8006dfa:	e06d      	b.n	8006ed8 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006dfc:	693b      	ldr	r3, [r7, #16]
 8006dfe:	015a      	lsls	r2, r3, #5
 8006e00:	697b      	ldr	r3, [r7, #20]
 8006e02:	4413      	add	r3, r2
 8006e04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e08:	691b      	ldr	r3, [r3, #16]
 8006e0a:	693a      	ldr	r2, [r7, #16]
 8006e0c:	0151      	lsls	r1, r2, #5
 8006e0e:	697a      	ldr	r2, [r7, #20]
 8006e10:	440a      	add	r2, r1
 8006e12:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006e16:	0cdb      	lsrs	r3, r3, #19
 8006e18:	04db      	lsls	r3, r3, #19
 8006e1a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006e1c:	693b      	ldr	r3, [r7, #16]
 8006e1e:	015a      	lsls	r2, r3, #5
 8006e20:	697b      	ldr	r3, [r7, #20]
 8006e22:	4413      	add	r3, r2
 8006e24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e28:	691b      	ldr	r3, [r3, #16]
 8006e2a:	693a      	ldr	r2, [r7, #16]
 8006e2c:	0151      	lsls	r1, r2, #5
 8006e2e:	697a      	ldr	r2, [r7, #20]
 8006e30:	440a      	add	r2, r1
 8006e32:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006e36:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006e3a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006e3e:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	695b      	ldr	r3, [r3, #20]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d003      	beq.n	8006e50 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8006e48:	68bb      	ldr	r3, [r7, #8]
 8006e4a:	689a      	ldr	r2, [r3, #8]
 8006e4c:	68bb      	ldr	r3, [r7, #8]
 8006e4e:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006e50:	693b      	ldr	r3, [r7, #16]
 8006e52:	015a      	lsls	r2, r3, #5
 8006e54:	697b      	ldr	r3, [r7, #20]
 8006e56:	4413      	add	r3, r2
 8006e58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e5c:	691b      	ldr	r3, [r3, #16]
 8006e5e:	693a      	ldr	r2, [r7, #16]
 8006e60:	0151      	lsls	r1, r2, #5
 8006e62:	697a      	ldr	r2, [r7, #20]
 8006e64:	440a      	add	r2, r1
 8006e66:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006e6a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006e6e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8006e70:	693b      	ldr	r3, [r7, #16]
 8006e72:	015a      	lsls	r2, r3, #5
 8006e74:	697b      	ldr	r3, [r7, #20]
 8006e76:	4413      	add	r3, r2
 8006e78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e7c:	691a      	ldr	r2, [r3, #16]
 8006e7e:	68bb      	ldr	r3, [r7, #8]
 8006e80:	689b      	ldr	r3, [r3, #8]
 8006e82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e86:	6939      	ldr	r1, [r7, #16]
 8006e88:	0148      	lsls	r0, r1, #5
 8006e8a:	6979      	ldr	r1, [r7, #20]
 8006e8c:	4401      	add	r1, r0
 8006e8e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006e92:	4313      	orrs	r3, r2
 8006e94:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8006e96:	79fb      	ldrb	r3, [r7, #7]
 8006e98:	2b01      	cmp	r3, #1
 8006e9a:	d10d      	bne.n	8006eb8 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006e9c:	68bb      	ldr	r3, [r7, #8]
 8006e9e:	68db      	ldr	r3, [r3, #12]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d009      	beq.n	8006eb8 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	68d9      	ldr	r1, [r3, #12]
 8006ea8:	693b      	ldr	r3, [r7, #16]
 8006eaa:	015a      	lsls	r2, r3, #5
 8006eac:	697b      	ldr	r3, [r7, #20]
 8006eae:	4413      	add	r3, r2
 8006eb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006eb4:	460a      	mov	r2, r1
 8006eb6:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006eb8:	693b      	ldr	r3, [r7, #16]
 8006eba:	015a      	lsls	r2, r3, #5
 8006ebc:	697b      	ldr	r3, [r7, #20]
 8006ebe:	4413      	add	r3, r2
 8006ec0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	693a      	ldr	r2, [r7, #16]
 8006ec8:	0151      	lsls	r1, r2, #5
 8006eca:	697a      	ldr	r2, [r7, #20]
 8006ecc:	440a      	add	r2, r1
 8006ece:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006ed2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006ed6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006ed8:	2300      	movs	r3, #0
}
 8006eda:	4618      	mov	r0, r3
 8006edc:	371c      	adds	r7, #28
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	bc80      	pop	{r7}
 8006ee2:	4770      	bx	lr

08006ee4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006ee4:	b480      	push	{r7}
 8006ee6:	b089      	sub	sp, #36	; 0x24
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	60f8      	str	r0, [r7, #12]
 8006eec:	60b9      	str	r1, [r7, #8]
 8006eee:	4611      	mov	r1, r2
 8006ef0:	461a      	mov	r2, r3
 8006ef2:	460b      	mov	r3, r1
 8006ef4:	71fb      	strb	r3, [r7, #7]
 8006ef6:	4613      	mov	r3, r2
 8006ef8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006efe:	68bb      	ldr	r3, [r7, #8]
 8006f00:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006f02:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d123      	bne.n	8006f52 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006f0a:	88bb      	ldrh	r3, [r7, #4]
 8006f0c:	3303      	adds	r3, #3
 8006f0e:	089b      	lsrs	r3, r3, #2
 8006f10:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006f12:	2300      	movs	r3, #0
 8006f14:	61bb      	str	r3, [r7, #24]
 8006f16:	e018      	b.n	8006f4a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006f18:	79fb      	ldrb	r3, [r7, #7]
 8006f1a:	031a      	lsls	r2, r3, #12
 8006f1c:	697b      	ldr	r3, [r7, #20]
 8006f1e:	4413      	add	r3, r2
 8006f20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006f24:	461a      	mov	r2, r3
 8006f26:	69fb      	ldr	r3, [r7, #28]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006f2c:	69fb      	ldr	r3, [r7, #28]
 8006f2e:	3301      	adds	r3, #1
 8006f30:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006f32:	69fb      	ldr	r3, [r7, #28]
 8006f34:	3301      	adds	r3, #1
 8006f36:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006f38:	69fb      	ldr	r3, [r7, #28]
 8006f3a:	3301      	adds	r3, #1
 8006f3c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006f3e:	69fb      	ldr	r3, [r7, #28]
 8006f40:	3301      	adds	r3, #1
 8006f42:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006f44:	69bb      	ldr	r3, [r7, #24]
 8006f46:	3301      	adds	r3, #1
 8006f48:	61bb      	str	r3, [r7, #24]
 8006f4a:	69ba      	ldr	r2, [r7, #24]
 8006f4c:	693b      	ldr	r3, [r7, #16]
 8006f4e:	429a      	cmp	r2, r3
 8006f50:	d3e2      	bcc.n	8006f18 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006f52:	2300      	movs	r3, #0
}
 8006f54:	4618      	mov	r0, r3
 8006f56:	3724      	adds	r7, #36	; 0x24
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	bc80      	pop	{r7}
 8006f5c:	4770      	bx	lr

08006f5e <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006f5e:	b480      	push	{r7}
 8006f60:	b08b      	sub	sp, #44	; 0x2c
 8006f62:	af00      	add	r7, sp, #0
 8006f64:	60f8      	str	r0, [r7, #12]
 8006f66:	60b9      	str	r1, [r7, #8]
 8006f68:	4613      	mov	r3, r2
 8006f6a:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006f74:	88fb      	ldrh	r3, [r7, #6]
 8006f76:	089b      	lsrs	r3, r3, #2
 8006f78:	b29b      	uxth	r3, r3
 8006f7a:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006f7c:	88fb      	ldrh	r3, [r7, #6]
 8006f7e:	f003 0303 	and.w	r3, r3, #3
 8006f82:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006f84:	2300      	movs	r3, #0
 8006f86:	623b      	str	r3, [r7, #32]
 8006f88:	e014      	b.n	8006fb4 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006f8a:	69bb      	ldr	r3, [r7, #24]
 8006f8c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006f90:	681a      	ldr	r2, [r3, #0]
 8006f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f94:	601a      	str	r2, [r3, #0]
    pDest++;
 8006f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f98:	3301      	adds	r3, #1
 8006f9a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f9e:	3301      	adds	r3, #1
 8006fa0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fa4:	3301      	adds	r3, #1
 8006fa6:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006faa:	3301      	adds	r3, #1
 8006fac:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8006fae:	6a3b      	ldr	r3, [r7, #32]
 8006fb0:	3301      	adds	r3, #1
 8006fb2:	623b      	str	r3, [r7, #32]
 8006fb4:	6a3a      	ldr	r2, [r7, #32]
 8006fb6:	697b      	ldr	r3, [r7, #20]
 8006fb8:	429a      	cmp	r2, r3
 8006fba:	d3e6      	bcc.n	8006f8a <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006fbc:	8bfb      	ldrh	r3, [r7, #30]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d01e      	beq.n	8007000 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006fc6:	69bb      	ldr	r3, [r7, #24]
 8006fc8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006fcc:	461a      	mov	r2, r3
 8006fce:	f107 0310 	add.w	r3, r7, #16
 8006fd2:	6812      	ldr	r2, [r2, #0]
 8006fd4:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006fd6:	693a      	ldr	r2, [r7, #16]
 8006fd8:	6a3b      	ldr	r3, [r7, #32]
 8006fda:	b2db      	uxtb	r3, r3
 8006fdc:	00db      	lsls	r3, r3, #3
 8006fde:	fa22 f303 	lsr.w	r3, r2, r3
 8006fe2:	b2da      	uxtb	r2, r3
 8006fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fe6:	701a      	strb	r2, [r3, #0]
      i++;
 8006fe8:	6a3b      	ldr	r3, [r7, #32]
 8006fea:	3301      	adds	r3, #1
 8006fec:	623b      	str	r3, [r7, #32]
      pDest++;
 8006fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ff0:	3301      	adds	r3, #1
 8006ff2:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8006ff4:	8bfb      	ldrh	r3, [r7, #30]
 8006ff6:	3b01      	subs	r3, #1
 8006ff8:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006ffa:	8bfb      	ldrh	r3, [r7, #30]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d1ea      	bne.n	8006fd6 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007002:	4618      	mov	r0, r3
 8007004:	372c      	adds	r7, #44	; 0x2c
 8007006:	46bd      	mov	sp, r7
 8007008:	bc80      	pop	{r7}
 800700a:	4770      	bx	lr

0800700c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800700c:	b480      	push	{r7}
 800700e:	b085      	sub	sp, #20
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
 8007014:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	781b      	ldrb	r3, [r3, #0]
 800701e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	785b      	ldrb	r3, [r3, #1]
 8007024:	2b01      	cmp	r3, #1
 8007026:	d12c      	bne.n	8007082 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007028:	68bb      	ldr	r3, [r7, #8]
 800702a:	015a      	lsls	r2, r3, #5
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	4413      	add	r3, r2
 8007030:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	2b00      	cmp	r3, #0
 8007038:	db12      	blt.n	8007060 <USB_EPSetStall+0x54>
 800703a:	68bb      	ldr	r3, [r7, #8]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d00f      	beq.n	8007060 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	015a      	lsls	r2, r3, #5
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	4413      	add	r3, r2
 8007048:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	68ba      	ldr	r2, [r7, #8]
 8007050:	0151      	lsls	r1, r2, #5
 8007052:	68fa      	ldr	r2, [r7, #12]
 8007054:	440a      	add	r2, r1
 8007056:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800705a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800705e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007060:	68bb      	ldr	r3, [r7, #8]
 8007062:	015a      	lsls	r2, r3, #5
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	4413      	add	r3, r2
 8007068:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	68ba      	ldr	r2, [r7, #8]
 8007070:	0151      	lsls	r1, r2, #5
 8007072:	68fa      	ldr	r2, [r7, #12]
 8007074:	440a      	add	r2, r1
 8007076:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800707a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800707e:	6013      	str	r3, [r2, #0]
 8007080:	e02b      	b.n	80070da <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007082:	68bb      	ldr	r3, [r7, #8]
 8007084:	015a      	lsls	r2, r3, #5
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	4413      	add	r3, r2
 800708a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	2b00      	cmp	r3, #0
 8007092:	db12      	blt.n	80070ba <USB_EPSetStall+0xae>
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d00f      	beq.n	80070ba <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800709a:	68bb      	ldr	r3, [r7, #8]
 800709c:	015a      	lsls	r2, r3, #5
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	4413      	add	r3, r2
 80070a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	68ba      	ldr	r2, [r7, #8]
 80070aa:	0151      	lsls	r1, r2, #5
 80070ac:	68fa      	ldr	r2, [r7, #12]
 80070ae:	440a      	add	r2, r1
 80070b0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80070b4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80070b8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80070ba:	68bb      	ldr	r3, [r7, #8]
 80070bc:	015a      	lsls	r2, r3, #5
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	4413      	add	r3, r2
 80070c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	68ba      	ldr	r2, [r7, #8]
 80070ca:	0151      	lsls	r1, r2, #5
 80070cc:	68fa      	ldr	r2, [r7, #12]
 80070ce:	440a      	add	r2, r1
 80070d0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80070d4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80070d8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80070da:	2300      	movs	r3, #0
}
 80070dc:	4618      	mov	r0, r3
 80070de:	3714      	adds	r7, #20
 80070e0:	46bd      	mov	sp, r7
 80070e2:	bc80      	pop	{r7}
 80070e4:	4770      	bx	lr

080070e6 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80070e6:	b480      	push	{r7}
 80070e8:	b085      	sub	sp, #20
 80070ea:	af00      	add	r7, sp, #0
 80070ec:	6078      	str	r0, [r7, #4]
 80070ee:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	781b      	ldrb	r3, [r3, #0]
 80070f8:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80070fa:	683b      	ldr	r3, [r7, #0]
 80070fc:	785b      	ldrb	r3, [r3, #1]
 80070fe:	2b01      	cmp	r3, #1
 8007100:	d128      	bne.n	8007154 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007102:	68bb      	ldr	r3, [r7, #8]
 8007104:	015a      	lsls	r2, r3, #5
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	4413      	add	r3, r2
 800710a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	68ba      	ldr	r2, [r7, #8]
 8007112:	0151      	lsls	r1, r2, #5
 8007114:	68fa      	ldr	r2, [r7, #12]
 8007116:	440a      	add	r2, r1
 8007118:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800711c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007120:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	78db      	ldrb	r3, [r3, #3]
 8007126:	2b03      	cmp	r3, #3
 8007128:	d003      	beq.n	8007132 <USB_EPClearStall+0x4c>
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	78db      	ldrb	r3, [r3, #3]
 800712e:	2b02      	cmp	r3, #2
 8007130:	d138      	bne.n	80071a4 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007132:	68bb      	ldr	r3, [r7, #8]
 8007134:	015a      	lsls	r2, r3, #5
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	4413      	add	r3, r2
 800713a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	68ba      	ldr	r2, [r7, #8]
 8007142:	0151      	lsls	r1, r2, #5
 8007144:	68fa      	ldr	r2, [r7, #12]
 8007146:	440a      	add	r2, r1
 8007148:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800714c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007150:	6013      	str	r3, [r2, #0]
 8007152:	e027      	b.n	80071a4 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007154:	68bb      	ldr	r3, [r7, #8]
 8007156:	015a      	lsls	r2, r3, #5
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	4413      	add	r3, r2
 800715c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	68ba      	ldr	r2, [r7, #8]
 8007164:	0151      	lsls	r1, r2, #5
 8007166:	68fa      	ldr	r2, [r7, #12]
 8007168:	440a      	add	r2, r1
 800716a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800716e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007172:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	78db      	ldrb	r3, [r3, #3]
 8007178:	2b03      	cmp	r3, #3
 800717a:	d003      	beq.n	8007184 <USB_EPClearStall+0x9e>
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	78db      	ldrb	r3, [r3, #3]
 8007180:	2b02      	cmp	r3, #2
 8007182:	d10f      	bne.n	80071a4 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007184:	68bb      	ldr	r3, [r7, #8]
 8007186:	015a      	lsls	r2, r3, #5
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	4413      	add	r3, r2
 800718c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	68ba      	ldr	r2, [r7, #8]
 8007194:	0151      	lsls	r1, r2, #5
 8007196:	68fa      	ldr	r2, [r7, #12]
 8007198:	440a      	add	r2, r1
 800719a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800719e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80071a2:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80071a4:	2300      	movs	r3, #0
}
 80071a6:	4618      	mov	r0, r3
 80071a8:	3714      	adds	r7, #20
 80071aa:	46bd      	mov	sp, r7
 80071ac:	bc80      	pop	{r7}
 80071ae:	4770      	bx	lr

080071b0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80071b0:	b480      	push	{r7}
 80071b2:	b085      	sub	sp, #20
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]
 80071b8:	460b      	mov	r3, r1
 80071ba:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	68fa      	ldr	r2, [r7, #12]
 80071ca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80071ce:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80071d2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071da:	681a      	ldr	r2, [r3, #0]
 80071dc:	78fb      	ldrb	r3, [r7, #3]
 80071de:	011b      	lsls	r3, r3, #4
 80071e0:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 80071e4:	68f9      	ldr	r1, [r7, #12]
 80071e6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80071ea:	4313      	orrs	r3, r2
 80071ec:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80071ee:	2300      	movs	r3, #0
}
 80071f0:	4618      	mov	r0, r3
 80071f2:	3714      	adds	r7, #20
 80071f4:	46bd      	mov	sp, r7
 80071f6:	bc80      	pop	{r7}
 80071f8:	4770      	bx	lr

080071fa <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80071fa:	b480      	push	{r7}
 80071fc:	b085      	sub	sp, #20
 80071fe:	af00      	add	r7, sp, #0
 8007200:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	68fa      	ldr	r2, [r7, #12]
 8007210:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007214:	f023 0303 	bic.w	r3, r3, #3
 8007218:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007220:	685b      	ldr	r3, [r3, #4]
 8007222:	68fa      	ldr	r2, [r7, #12]
 8007224:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007228:	f023 0302 	bic.w	r3, r3, #2
 800722c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800722e:	2300      	movs	r3, #0
}
 8007230:	4618      	mov	r0, r3
 8007232:	3714      	adds	r7, #20
 8007234:	46bd      	mov	sp, r7
 8007236:	bc80      	pop	{r7}
 8007238:	4770      	bx	lr

0800723a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800723a:	b480      	push	{r7}
 800723c:	b085      	sub	sp, #20
 800723e:	af00      	add	r7, sp, #0
 8007240:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	68fa      	ldr	r2, [r7, #12]
 8007250:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007254:	f023 0303 	bic.w	r3, r3, #3
 8007258:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007260:	685b      	ldr	r3, [r3, #4]
 8007262:	68fa      	ldr	r2, [r7, #12]
 8007264:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007268:	f043 0302 	orr.w	r3, r3, #2
 800726c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800726e:	2300      	movs	r3, #0
}
 8007270:	4618      	mov	r0, r3
 8007272:	3714      	adds	r7, #20
 8007274:	46bd      	mov	sp, r7
 8007276:	bc80      	pop	{r7}
 8007278:	4770      	bx	lr

0800727a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800727a:	b480      	push	{r7}
 800727c:	b085      	sub	sp, #20
 800727e:	af00      	add	r7, sp, #0
 8007280:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	695b      	ldr	r3, [r3, #20]
 8007286:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	699b      	ldr	r3, [r3, #24]
 800728c:	68fa      	ldr	r2, [r7, #12]
 800728e:	4013      	ands	r3, r2
 8007290:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007292:	68fb      	ldr	r3, [r7, #12]
}
 8007294:	4618      	mov	r0, r3
 8007296:	3714      	adds	r7, #20
 8007298:	46bd      	mov	sp, r7
 800729a:	bc80      	pop	{r7}
 800729c:	4770      	bx	lr

0800729e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800729e:	b480      	push	{r7}
 80072a0:	b085      	sub	sp, #20
 80072a2:	af00      	add	r7, sp, #0
 80072a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072b0:	699b      	ldr	r3, [r3, #24]
 80072b2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072ba:	69db      	ldr	r3, [r3, #28]
 80072bc:	68ba      	ldr	r2, [r7, #8]
 80072be:	4013      	ands	r3, r2
 80072c0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80072c2:	68bb      	ldr	r3, [r7, #8]
 80072c4:	0c1b      	lsrs	r3, r3, #16
}
 80072c6:	4618      	mov	r0, r3
 80072c8:	3714      	adds	r7, #20
 80072ca:	46bd      	mov	sp, r7
 80072cc:	bc80      	pop	{r7}
 80072ce:	4770      	bx	lr

080072d0 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80072d0:	b480      	push	{r7}
 80072d2:	b085      	sub	sp, #20
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072e2:	699b      	ldr	r3, [r3, #24]
 80072e4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072ec:	69db      	ldr	r3, [r3, #28]
 80072ee:	68ba      	ldr	r2, [r7, #8]
 80072f0:	4013      	ands	r3, r2
 80072f2:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80072f4:	68bb      	ldr	r3, [r7, #8]
 80072f6:	b29b      	uxth	r3, r3
}
 80072f8:	4618      	mov	r0, r3
 80072fa:	3714      	adds	r7, #20
 80072fc:	46bd      	mov	sp, r7
 80072fe:	bc80      	pop	{r7}
 8007300:	4770      	bx	lr

08007302 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007302:	b480      	push	{r7}
 8007304:	b085      	sub	sp, #20
 8007306:	af00      	add	r7, sp, #0
 8007308:	6078      	str	r0, [r7, #4]
 800730a:	460b      	mov	r3, r1
 800730c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007312:	78fb      	ldrb	r3, [r7, #3]
 8007314:	015a      	lsls	r2, r3, #5
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	4413      	add	r3, r2
 800731a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800731e:	689b      	ldr	r3, [r3, #8]
 8007320:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007328:	695b      	ldr	r3, [r3, #20]
 800732a:	68ba      	ldr	r2, [r7, #8]
 800732c:	4013      	ands	r3, r2
 800732e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007330:	68bb      	ldr	r3, [r7, #8]
}
 8007332:	4618      	mov	r0, r3
 8007334:	3714      	adds	r7, #20
 8007336:	46bd      	mov	sp, r7
 8007338:	bc80      	pop	{r7}
 800733a:	4770      	bx	lr

0800733c <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800733c:	b480      	push	{r7}
 800733e:	b087      	sub	sp, #28
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
 8007344:	460b      	mov	r3, r1
 8007346:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800734c:	697b      	ldr	r3, [r7, #20]
 800734e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007352:	691b      	ldr	r3, [r3, #16]
 8007354:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007356:	697b      	ldr	r3, [r7, #20]
 8007358:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800735c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800735e:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007360:	78fb      	ldrb	r3, [r7, #3]
 8007362:	f003 030f 	and.w	r3, r3, #15
 8007366:	68fa      	ldr	r2, [r7, #12]
 8007368:	fa22 f303 	lsr.w	r3, r2, r3
 800736c:	01db      	lsls	r3, r3, #7
 800736e:	b2db      	uxtb	r3, r3
 8007370:	693a      	ldr	r2, [r7, #16]
 8007372:	4313      	orrs	r3, r2
 8007374:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007376:	78fb      	ldrb	r3, [r7, #3]
 8007378:	015a      	lsls	r2, r3, #5
 800737a:	697b      	ldr	r3, [r7, #20]
 800737c:	4413      	add	r3, r2
 800737e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007382:	689b      	ldr	r3, [r3, #8]
 8007384:	693a      	ldr	r2, [r7, #16]
 8007386:	4013      	ands	r3, r2
 8007388:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800738a:	68bb      	ldr	r3, [r7, #8]
}
 800738c:	4618      	mov	r0, r3
 800738e:	371c      	adds	r7, #28
 8007390:	46bd      	mov	sp, r7
 8007392:	bc80      	pop	{r7}
 8007394:	4770      	bx	lr

08007396 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007396:	b480      	push	{r7}
 8007398:	b083      	sub	sp, #12
 800739a:	af00      	add	r7, sp, #0
 800739c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	695b      	ldr	r3, [r3, #20]
 80073a2:	f003 0301 	and.w	r3, r3, #1
}
 80073a6:	4618      	mov	r0, r3
 80073a8:	370c      	adds	r7, #12
 80073aa:	46bd      	mov	sp, r7
 80073ac:	bc80      	pop	{r7}
 80073ae:	4770      	bx	lr

080073b0 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80073b0:	b480      	push	{r7}
 80073b2:	b085      	sub	sp, #20
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	68fa      	ldr	r2, [r7, #12]
 80073c6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80073ca:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80073ce:	f023 0307 	bic.w	r3, r3, #7
 80073d2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073da:	685b      	ldr	r3, [r3, #4]
 80073dc:	68fa      	ldr	r2, [r7, #12]
 80073de:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80073e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80073e6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80073e8:	2300      	movs	r3, #0
}
 80073ea:	4618      	mov	r0, r3
 80073ec:	3714      	adds	r7, #20
 80073ee:	46bd      	mov	sp, r7
 80073f0:	bc80      	pop	{r7}
 80073f2:	4770      	bx	lr

080073f4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80073f4:	b480      	push	{r7}
 80073f6:	b087      	sub	sp, #28
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	60f8      	str	r0, [r7, #12]
 80073fc:	460b      	mov	r3, r1
 80073fe:	607a      	str	r2, [r7, #4]
 8007400:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	333c      	adds	r3, #60	; 0x3c
 800740a:	3304      	adds	r3, #4
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007410:	693b      	ldr	r3, [r7, #16]
 8007412:	4a25      	ldr	r2, [pc, #148]	; (80074a8 <USB_EP0_OutStart+0xb4>)
 8007414:	4293      	cmp	r3, r2
 8007416:	d90a      	bls.n	800742e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007418:	697b      	ldr	r3, [r7, #20]
 800741a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007424:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007428:	d101      	bne.n	800742e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800742a:	2300      	movs	r3, #0
 800742c:	e037      	b.n	800749e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800742e:	697b      	ldr	r3, [r7, #20]
 8007430:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007434:	461a      	mov	r2, r3
 8007436:	2300      	movs	r3, #0
 8007438:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800743a:	697b      	ldr	r3, [r7, #20]
 800743c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007440:	691b      	ldr	r3, [r3, #16]
 8007442:	697a      	ldr	r2, [r7, #20]
 8007444:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007448:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800744c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800744e:	697b      	ldr	r3, [r7, #20]
 8007450:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007454:	691b      	ldr	r3, [r3, #16]
 8007456:	697a      	ldr	r2, [r7, #20]
 8007458:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800745c:	f043 0318 	orr.w	r3, r3, #24
 8007460:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007462:	697b      	ldr	r3, [r7, #20]
 8007464:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007468:	691b      	ldr	r3, [r3, #16]
 800746a:	697a      	ldr	r2, [r7, #20]
 800746c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007470:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8007474:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007476:	7afb      	ldrb	r3, [r7, #11]
 8007478:	2b01      	cmp	r3, #1
 800747a:	d10f      	bne.n	800749c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800747c:	697b      	ldr	r3, [r7, #20]
 800747e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007482:	461a      	mov	r2, r3
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007488:	697b      	ldr	r3, [r7, #20]
 800748a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	697a      	ldr	r2, [r7, #20]
 8007492:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007496:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800749a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800749c:	2300      	movs	r3, #0
}
 800749e:	4618      	mov	r0, r3
 80074a0:	371c      	adds	r7, #28
 80074a2:	46bd      	mov	sp, r7
 80074a4:	bc80      	pop	{r7}
 80074a6:	4770      	bx	lr
 80074a8:	4f54300a 	.word	0x4f54300a

080074ac <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80074ac:	b480      	push	{r7}
 80074ae:	b085      	sub	sp, #20
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 80074b4:	2300      	movs	r3, #0
 80074b6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	3301      	adds	r3, #1
 80074bc:	60fb      	str	r3, [r7, #12]
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	4a12      	ldr	r2, [pc, #72]	; (800750c <USB_CoreReset+0x60>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d901      	bls.n	80074ca <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80074c6:	2303      	movs	r3, #3
 80074c8:	e01b      	b.n	8007502 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	691b      	ldr	r3, [r3, #16]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	daf2      	bge.n	80074b8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80074d2:	2300      	movs	r3, #0
 80074d4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	691b      	ldr	r3, [r3, #16]
 80074da:	f043 0201 	orr.w	r2, r3, #1
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	3301      	adds	r3, #1
 80074e6:	60fb      	str	r3, [r7, #12]
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	4a08      	ldr	r2, [pc, #32]	; (800750c <USB_CoreReset+0x60>)
 80074ec:	4293      	cmp	r3, r2
 80074ee:	d901      	bls.n	80074f4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80074f0:	2303      	movs	r3, #3
 80074f2:	e006      	b.n	8007502 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	691b      	ldr	r3, [r3, #16]
 80074f8:	f003 0301 	and.w	r3, r3, #1
 80074fc:	2b01      	cmp	r3, #1
 80074fe:	d0f0      	beq.n	80074e2 <USB_CoreReset+0x36>

  return HAL_OK;
 8007500:	2300      	movs	r3, #0
}
 8007502:	4618      	mov	r0, r3
 8007504:	3714      	adds	r7, #20
 8007506:	46bd      	mov	sp, r7
 8007508:	bc80      	pop	{r7}
 800750a:	4770      	bx	lr
 800750c:	00030d40 	.word	0x00030d40

08007510 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b084      	sub	sp, #16
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
 8007518:	460b      	mov	r3, r1
 800751a:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800751c:	2300      	movs	r3, #0
 800751e:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	7c1b      	ldrb	r3, [r3, #16]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d115      	bne.n	8007554 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007528:	f44f 7300 	mov.w	r3, #512	; 0x200
 800752c:	2202      	movs	r2, #2
 800752e:	2181      	movs	r1, #129	; 0x81
 8007530:	6878      	ldr	r0, [r7, #4]
 8007532:	f001 ff34 	bl	800939e <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2201      	movs	r2, #1
 800753a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800753c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007540:	2202      	movs	r2, #2
 8007542:	2101      	movs	r1, #1
 8007544:	6878      	ldr	r0, [r7, #4]
 8007546:	f001 ff2a 	bl	800939e <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2201      	movs	r2, #1
 800754e:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8007552:	e012      	b.n	800757a <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007554:	2340      	movs	r3, #64	; 0x40
 8007556:	2202      	movs	r2, #2
 8007558:	2181      	movs	r1, #129	; 0x81
 800755a:	6878      	ldr	r0, [r7, #4]
 800755c:	f001 ff1f 	bl	800939e <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2201      	movs	r2, #1
 8007564:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007566:	2340      	movs	r3, #64	; 0x40
 8007568:	2202      	movs	r2, #2
 800756a:	2101      	movs	r1, #1
 800756c:	6878      	ldr	r0, [r7, #4]
 800756e:	f001 ff16 	bl	800939e <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2201      	movs	r2, #1
 8007576:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800757a:	2308      	movs	r3, #8
 800757c:	2203      	movs	r2, #3
 800757e:	2182      	movs	r1, #130	; 0x82
 8007580:	6878      	ldr	r0, [r7, #4]
 8007582:	f001 ff0c 	bl	800939e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2201      	movs	r2, #1
 800758a:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800758c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8007590:	f002 f992 	bl	80098b8 <malloc>
 8007594:	4603      	mov	r3, r0
 8007596:	461a      	mov	r2, r3
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d102      	bne.n	80075ae <USBD_CDC_Init+0x9e>
  {
    ret = 1U;
 80075a8:	2301      	movs	r3, #1
 80075aa:	73fb      	strb	r3, [r7, #15]
 80075ac:	e026      	b.n	80075fc <USBD_CDC_Init+0xec>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80075b4:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 80075c0:	68bb      	ldr	r3, [r7, #8]
 80075c2:	2200      	movs	r2, #0
 80075c4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	2200      	movs	r2, #0
 80075cc:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	7c1b      	ldrb	r3, [r3, #16]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d109      	bne.n	80075ec <USBD_CDC_Init+0xdc>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80075de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80075e2:	2101      	movs	r1, #1
 80075e4:	6878      	ldr	r0, [r7, #4]
 80075e6:	f001 ffca 	bl	800957e <USBD_LL_PrepareReceive>
 80075ea:	e007      	b.n	80075fc <USBD_CDC_Init+0xec>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80075f2:	2340      	movs	r3, #64	; 0x40
 80075f4:	2101      	movs	r1, #1
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	f001 ffc1 	bl	800957e <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 80075fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80075fe:	4618      	mov	r0, r3
 8007600:	3710      	adds	r7, #16
 8007602:	46bd      	mov	sp, r7
 8007604:	bd80      	pop	{r7, pc}

08007606 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007606:	b580      	push	{r7, lr}
 8007608:	b084      	sub	sp, #16
 800760a:	af00      	add	r7, sp, #0
 800760c:	6078      	str	r0, [r7, #4]
 800760e:	460b      	mov	r3, r1
 8007610:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007612:	2300      	movs	r3, #0
 8007614:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8007616:	2181      	movs	r1, #129	; 0x81
 8007618:	6878      	ldr	r0, [r7, #4]
 800761a:	f001 fee6 	bl	80093ea <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2200      	movs	r2, #0
 8007622:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007624:	2101      	movs	r1, #1
 8007626:	6878      	ldr	r0, [r7, #4]
 8007628:	f001 fedf 	bl	80093ea <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2200      	movs	r2, #0
 8007630:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8007634:	2182      	movs	r1, #130	; 0x82
 8007636:	6878      	ldr	r0, [r7, #4]
 8007638:	f001 fed7 	bl	80093ea <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	2200      	movs	r2, #0
 8007640:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007648:	2b00      	cmp	r3, #0
 800764a:	d00e      	beq.n	800766a <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007652:	685b      	ldr	r3, [r3, #4]
 8007654:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800765c:	4618      	mov	r0, r3
 800765e:	f002 f933 	bl	80098c8 <free>
    pdev->pClassData = NULL;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	2200      	movs	r2, #0
 8007666:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800766a:	7bfb      	ldrb	r3, [r7, #15]
}
 800766c:	4618      	mov	r0, r3
 800766e:	3710      	adds	r7, #16
 8007670:	46bd      	mov	sp, r7
 8007672:	bd80      	pop	{r7, pc}

08007674 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8007674:	b580      	push	{r7, lr}
 8007676:	b086      	sub	sp, #24
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
 800767c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007684:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8007686:	2300      	movs	r3, #0
 8007688:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800768a:	2300      	movs	r3, #0
 800768c:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800768e:	2300      	movs	r3, #0
 8007690:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	781b      	ldrb	r3, [r3, #0]
 8007696:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800769a:	2b00      	cmp	r3, #0
 800769c:	d039      	beq.n	8007712 <USBD_CDC_Setup+0x9e>
 800769e:	2b20      	cmp	r3, #32
 80076a0:	d17f      	bne.n	80077a2 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 80076a2:	683b      	ldr	r3, [r7, #0]
 80076a4:	88db      	ldrh	r3, [r3, #6]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d029      	beq.n	80076fe <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	781b      	ldrb	r3, [r3, #0]
 80076ae:	b25b      	sxtb	r3, r3
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	da11      	bge.n	80076d8 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80076ba:	689b      	ldr	r3, [r3, #8]
 80076bc:	683a      	ldr	r2, [r7, #0]
 80076be:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 80076c0:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80076c2:	683a      	ldr	r2, [r7, #0]
 80076c4:	88d2      	ldrh	r2, [r2, #6]
 80076c6:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80076c8:	6939      	ldr	r1, [r7, #16]
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	88db      	ldrh	r3, [r3, #6]
 80076ce:	461a      	mov	r2, r3
 80076d0:	6878      	ldr	r0, [r7, #4]
 80076d2:	f001 fa42 	bl	8008b5a <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 80076d6:	e06b      	b.n	80077b0 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 80076d8:	683b      	ldr	r3, [r7, #0]
 80076da:	785a      	ldrb	r2, [r3, #1]
 80076dc:	693b      	ldr	r3, [r7, #16]
 80076de:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	88db      	ldrh	r3, [r3, #6]
 80076e6:	b2da      	uxtb	r2, r3
 80076e8:	693b      	ldr	r3, [r7, #16]
 80076ea:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80076ee:	6939      	ldr	r1, [r7, #16]
 80076f0:	683b      	ldr	r3, [r7, #0]
 80076f2:	88db      	ldrh	r3, [r3, #6]
 80076f4:	461a      	mov	r2, r3
 80076f6:	6878      	ldr	r0, [r7, #4]
 80076f8:	f001 fa5d 	bl	8008bb6 <USBD_CtlPrepareRx>
      break;
 80076fc:	e058      	b.n	80077b0 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007704:	689b      	ldr	r3, [r3, #8]
 8007706:	683a      	ldr	r2, [r7, #0]
 8007708:	7850      	ldrb	r0, [r2, #1]
 800770a:	2200      	movs	r2, #0
 800770c:	6839      	ldr	r1, [r7, #0]
 800770e:	4798      	blx	r3
      break;
 8007710:	e04e      	b.n	80077b0 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	785b      	ldrb	r3, [r3, #1]
 8007716:	2b0b      	cmp	r3, #11
 8007718:	d02e      	beq.n	8007778 <USBD_CDC_Setup+0x104>
 800771a:	2b0b      	cmp	r3, #11
 800771c:	dc38      	bgt.n	8007790 <USBD_CDC_Setup+0x11c>
 800771e:	2b00      	cmp	r3, #0
 8007720:	d002      	beq.n	8007728 <USBD_CDC_Setup+0xb4>
 8007722:	2b0a      	cmp	r3, #10
 8007724:	d014      	beq.n	8007750 <USBD_CDC_Setup+0xdc>
 8007726:	e033      	b.n	8007790 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800772e:	2b03      	cmp	r3, #3
 8007730:	d107      	bne.n	8007742 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8007732:	f107 030c 	add.w	r3, r7, #12
 8007736:	2202      	movs	r2, #2
 8007738:	4619      	mov	r1, r3
 800773a:	6878      	ldr	r0, [r7, #4]
 800773c:	f001 fa0d 	bl	8008b5a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007740:	e02e      	b.n	80077a0 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007742:	6839      	ldr	r1, [r7, #0]
 8007744:	6878      	ldr	r0, [r7, #4]
 8007746:	f001 f99e 	bl	8008a86 <USBD_CtlError>
            ret = USBD_FAIL;
 800774a:	2302      	movs	r3, #2
 800774c:	75fb      	strb	r3, [r7, #23]
          break;
 800774e:	e027      	b.n	80077a0 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007756:	2b03      	cmp	r3, #3
 8007758:	d107      	bne.n	800776a <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800775a:	f107 030f 	add.w	r3, r7, #15
 800775e:	2201      	movs	r2, #1
 8007760:	4619      	mov	r1, r3
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f001 f9f9 	bl	8008b5a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007768:	e01a      	b.n	80077a0 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800776a:	6839      	ldr	r1, [r7, #0]
 800776c:	6878      	ldr	r0, [r7, #4]
 800776e:	f001 f98a 	bl	8008a86 <USBD_CtlError>
            ret = USBD_FAIL;
 8007772:	2302      	movs	r3, #2
 8007774:	75fb      	strb	r3, [r7, #23]
          break;
 8007776:	e013      	b.n	80077a0 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800777e:	2b03      	cmp	r3, #3
 8007780:	d00d      	beq.n	800779e <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8007782:	6839      	ldr	r1, [r7, #0]
 8007784:	6878      	ldr	r0, [r7, #4]
 8007786:	f001 f97e 	bl	8008a86 <USBD_CtlError>
            ret = USBD_FAIL;
 800778a:	2302      	movs	r3, #2
 800778c:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800778e:	e006      	b.n	800779e <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8007790:	6839      	ldr	r1, [r7, #0]
 8007792:	6878      	ldr	r0, [r7, #4]
 8007794:	f001 f977 	bl	8008a86 <USBD_CtlError>
          ret = USBD_FAIL;
 8007798:	2302      	movs	r3, #2
 800779a:	75fb      	strb	r3, [r7, #23]
          break;
 800779c:	e000      	b.n	80077a0 <USBD_CDC_Setup+0x12c>
          break;
 800779e:	bf00      	nop
      }
      break;
 80077a0:	e006      	b.n	80077b0 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80077a2:	6839      	ldr	r1, [r7, #0]
 80077a4:	6878      	ldr	r0, [r7, #4]
 80077a6:	f001 f96e 	bl	8008a86 <USBD_CtlError>
      ret = USBD_FAIL;
 80077aa:	2302      	movs	r3, #2
 80077ac:	75fb      	strb	r3, [r7, #23]
      break;
 80077ae:	bf00      	nop
  }

  return ret;
 80077b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80077b2:	4618      	mov	r0, r3
 80077b4:	3718      	adds	r7, #24
 80077b6:	46bd      	mov	sp, r7
 80077b8:	bd80      	pop	{r7, pc}

080077ba <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80077ba:	b580      	push	{r7, lr}
 80077bc:	b084      	sub	sp, #16
 80077be:	af00      	add	r7, sp, #0
 80077c0:	6078      	str	r0, [r7, #4]
 80077c2:	460b      	mov	r3, r1
 80077c4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80077cc:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80077d4:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d03a      	beq.n	8007856 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80077e0:	78fa      	ldrb	r2, [r7, #3]
 80077e2:	6879      	ldr	r1, [r7, #4]
 80077e4:	4613      	mov	r3, r2
 80077e6:	009b      	lsls	r3, r3, #2
 80077e8:	4413      	add	r3, r2
 80077ea:	009b      	lsls	r3, r3, #2
 80077ec:	440b      	add	r3, r1
 80077ee:	331c      	adds	r3, #28
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d029      	beq.n	800784a <USBD_CDC_DataIn+0x90>
 80077f6:	78fa      	ldrb	r2, [r7, #3]
 80077f8:	6879      	ldr	r1, [r7, #4]
 80077fa:	4613      	mov	r3, r2
 80077fc:	009b      	lsls	r3, r3, #2
 80077fe:	4413      	add	r3, r2
 8007800:	009b      	lsls	r3, r3, #2
 8007802:	440b      	add	r3, r1
 8007804:	331c      	adds	r3, #28
 8007806:	681a      	ldr	r2, [r3, #0]
 8007808:	78f9      	ldrb	r1, [r7, #3]
 800780a:	68b8      	ldr	r0, [r7, #8]
 800780c:	460b      	mov	r3, r1
 800780e:	00db      	lsls	r3, r3, #3
 8007810:	1a5b      	subs	r3, r3, r1
 8007812:	009b      	lsls	r3, r3, #2
 8007814:	4403      	add	r3, r0
 8007816:	3344      	adds	r3, #68	; 0x44
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	fbb2 f1f3 	udiv	r1, r2, r3
 800781e:	fb03 f301 	mul.w	r3, r3, r1
 8007822:	1ad3      	subs	r3, r2, r3
 8007824:	2b00      	cmp	r3, #0
 8007826:	d110      	bne.n	800784a <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8007828:	78fa      	ldrb	r2, [r7, #3]
 800782a:	6879      	ldr	r1, [r7, #4]
 800782c:	4613      	mov	r3, r2
 800782e:	009b      	lsls	r3, r3, #2
 8007830:	4413      	add	r3, r2
 8007832:	009b      	lsls	r3, r3, #2
 8007834:	440b      	add	r3, r1
 8007836:	331c      	adds	r3, #28
 8007838:	2200      	movs	r2, #0
 800783a:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800783c:	78f9      	ldrb	r1, [r7, #3]
 800783e:	2300      	movs	r3, #0
 8007840:	2200      	movs	r2, #0
 8007842:	6878      	ldr	r0, [r7, #4]
 8007844:	f001 fe78 	bl	8009538 <USBD_LL_Transmit>
 8007848:	e003      	b.n	8007852 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	2200      	movs	r2, #0
 800784e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8007852:	2300      	movs	r3, #0
 8007854:	e000      	b.n	8007858 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8007856:	2302      	movs	r3, #2
  }
}
 8007858:	4618      	mov	r0, r3
 800785a:	3710      	adds	r7, #16
 800785c:	46bd      	mov	sp, r7
 800785e:	bd80      	pop	{r7, pc}

08007860 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007860:	b580      	push	{r7, lr}
 8007862:	b084      	sub	sp, #16
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
 8007868:	460b      	mov	r3, r1
 800786a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007872:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007874:	78fb      	ldrb	r3, [r7, #3]
 8007876:	4619      	mov	r1, r3
 8007878:	6878      	ldr	r0, [r7, #4]
 800787a:	f001 fea3 	bl	80095c4 <USBD_LL_GetRxDataSize>
 800787e:	4602      	mov	r2, r0
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800788c:	2b00      	cmp	r3, #0
 800788e:	d00d      	beq.n	80078ac <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007896:	68db      	ldr	r3, [r3, #12]
 8007898:	68fa      	ldr	r2, [r7, #12]
 800789a:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800789e:	68fa      	ldr	r2, [r7, #12]
 80078a0:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80078a4:	4611      	mov	r1, r2
 80078a6:	4798      	blx	r3

    return USBD_OK;
 80078a8:	2300      	movs	r3, #0
 80078aa:	e000      	b.n	80078ae <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 80078ac:	2302      	movs	r3, #2
  }
}
 80078ae:	4618      	mov	r0, r3
 80078b0:	3710      	adds	r7, #16
 80078b2:	46bd      	mov	sp, r7
 80078b4:	bd80      	pop	{r7, pc}

080078b6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80078b6:	b580      	push	{r7, lr}
 80078b8:	b084      	sub	sp, #16
 80078ba:	af00      	add	r7, sp, #0
 80078bc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80078c4:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d015      	beq.n	80078fc <USBD_CDC_EP0_RxReady+0x46>
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80078d6:	2bff      	cmp	r3, #255	; 0xff
 80078d8:	d010      	beq.n	80078fc <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80078e0:	689b      	ldr	r3, [r3, #8]
 80078e2:	68fa      	ldr	r2, [r7, #12]
 80078e4:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 80078e8:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80078ea:	68fa      	ldr	r2, [r7, #12]
 80078ec:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80078f0:	b292      	uxth	r2, r2
 80078f2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	22ff      	movs	r2, #255	; 0xff
 80078f8:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 80078fc:	2300      	movs	r3, #0
}
 80078fe:	4618      	mov	r0, r3
 8007900:	3710      	adds	r7, #16
 8007902:	46bd      	mov	sp, r7
 8007904:	bd80      	pop	{r7, pc}
	...

08007908 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007908:	b480      	push	{r7}
 800790a:	b083      	sub	sp, #12
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2243      	movs	r2, #67	; 0x43
 8007914:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8007916:	4b03      	ldr	r3, [pc, #12]	; (8007924 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8007918:	4618      	mov	r0, r3
 800791a:	370c      	adds	r7, #12
 800791c:	46bd      	mov	sp, r7
 800791e:	bc80      	pop	{r7}
 8007920:	4770      	bx	lr
 8007922:	bf00      	nop
 8007924:	20000098 	.word	0x20000098

08007928 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007928:	b480      	push	{r7}
 800792a:	b083      	sub	sp, #12
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2243      	movs	r2, #67	; 0x43
 8007934:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8007936:	4b03      	ldr	r3, [pc, #12]	; (8007944 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8007938:	4618      	mov	r0, r3
 800793a:	370c      	adds	r7, #12
 800793c:	46bd      	mov	sp, r7
 800793e:	bc80      	pop	{r7}
 8007940:	4770      	bx	lr
 8007942:	bf00      	nop
 8007944:	20000054 	.word	0x20000054

08007948 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007948:	b480      	push	{r7}
 800794a:	b083      	sub	sp, #12
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2243      	movs	r2, #67	; 0x43
 8007954:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8007956:	4b03      	ldr	r3, [pc, #12]	; (8007964 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8007958:	4618      	mov	r0, r3
 800795a:	370c      	adds	r7, #12
 800795c:	46bd      	mov	sp, r7
 800795e:	bc80      	pop	{r7}
 8007960:	4770      	bx	lr
 8007962:	bf00      	nop
 8007964:	200000dc 	.word	0x200000dc

08007968 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007968:	b480      	push	{r7}
 800796a:	b083      	sub	sp, #12
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	220a      	movs	r2, #10
 8007974:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8007976:	4b03      	ldr	r3, [pc, #12]	; (8007984 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007978:	4618      	mov	r0, r3
 800797a:	370c      	adds	r7, #12
 800797c:	46bd      	mov	sp, r7
 800797e:	bc80      	pop	{r7}
 8007980:	4770      	bx	lr
 8007982:	bf00      	nop
 8007984:	20000010 	.word	0x20000010

08007988 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8007988:	b480      	push	{r7}
 800798a:	b085      	sub	sp, #20
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
 8007990:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8007992:	2302      	movs	r3, #2
 8007994:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d005      	beq.n	80079a8 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	683a      	ldr	r2, [r7, #0]
 80079a0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 80079a4:	2300      	movs	r3, #0
 80079a6:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80079a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80079aa:	4618      	mov	r0, r3
 80079ac:	3714      	adds	r7, #20
 80079ae:	46bd      	mov	sp, r7
 80079b0:	bc80      	pop	{r7}
 80079b2:	4770      	bx	lr

080079b4 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 80079b4:	b480      	push	{r7}
 80079b6:	b087      	sub	sp, #28
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	60f8      	str	r0, [r7, #12]
 80079bc:	60b9      	str	r1, [r7, #8]
 80079be:	4613      	mov	r3, r2
 80079c0:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80079c8:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80079ca:	697b      	ldr	r3, [r7, #20]
 80079cc:	68ba      	ldr	r2, [r7, #8]
 80079ce:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80079d2:	88fa      	ldrh	r2, [r7, #6]
 80079d4:	697b      	ldr	r3, [r7, #20]
 80079d6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 80079da:	2300      	movs	r3, #0
}
 80079dc:	4618      	mov	r0, r3
 80079de:	371c      	adds	r7, #28
 80079e0:	46bd      	mov	sp, r7
 80079e2:	bc80      	pop	{r7}
 80079e4:	4770      	bx	lr

080079e6 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 80079e6:	b480      	push	{r7}
 80079e8:	b085      	sub	sp, #20
 80079ea:	af00      	add	r7, sp, #0
 80079ec:	6078      	str	r0, [r7, #4]
 80079ee:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80079f6:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	683a      	ldr	r2, [r7, #0]
 80079fc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8007a00:	2300      	movs	r3, #0
}
 8007a02:	4618      	mov	r0, r3
 8007a04:	3714      	adds	r7, #20
 8007a06:	46bd      	mov	sp, r7
 8007a08:	bc80      	pop	{r7}
 8007a0a:	4770      	bx	lr

08007a0c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b084      	sub	sp, #16
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007a1a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d01c      	beq.n	8007a60 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d115      	bne.n	8007a5c <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	2201      	movs	r2, #1
 8007a34:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8007a4e:	b29b      	uxth	r3, r3
 8007a50:	2181      	movs	r1, #129	; 0x81
 8007a52:	6878      	ldr	r0, [r7, #4]
 8007a54:	f001 fd70 	bl	8009538 <USBD_LL_Transmit>

      return USBD_OK;
 8007a58:	2300      	movs	r3, #0
 8007a5a:	e002      	b.n	8007a62 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8007a5c:	2301      	movs	r3, #1
 8007a5e:	e000      	b.n	8007a62 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8007a60:	2302      	movs	r3, #2
  }
}
 8007a62:	4618      	mov	r0, r3
 8007a64:	3710      	adds	r7, #16
 8007a66:	46bd      	mov	sp, r7
 8007a68:	bd80      	pop	{r7, pc}

08007a6a <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007a6a:	b580      	push	{r7, lr}
 8007a6c:	b084      	sub	sp, #16
 8007a6e:	af00      	add	r7, sp, #0
 8007a70:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007a78:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d017      	beq.n	8007ab4 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	7c1b      	ldrb	r3, [r3, #16]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d109      	bne.n	8007aa0 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007a92:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007a96:	2101      	movs	r1, #1
 8007a98:	6878      	ldr	r0, [r7, #4]
 8007a9a:	f001 fd70 	bl	800957e <USBD_LL_PrepareReceive>
 8007a9e:	e007      	b.n	8007ab0 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007aa6:	2340      	movs	r3, #64	; 0x40
 8007aa8:	2101      	movs	r1, #1
 8007aaa:	6878      	ldr	r0, [r7, #4]
 8007aac:	f001 fd67 	bl	800957e <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	e000      	b.n	8007ab6 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8007ab4:	2302      	movs	r3, #2
  }
}
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	3710      	adds	r7, #16
 8007aba:	46bd      	mov	sp, r7
 8007abc:	bd80      	pop	{r7, pc}

08007abe <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007abe:	b580      	push	{r7, lr}
 8007ac0:	b084      	sub	sp, #16
 8007ac2:	af00      	add	r7, sp, #0
 8007ac4:	60f8      	str	r0, [r7, #12]
 8007ac6:	60b9      	str	r1, [r7, #8]
 8007ac8:	4613      	mov	r3, r2
 8007aca:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d101      	bne.n	8007ad6 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8007ad2:	2302      	movs	r3, #2
 8007ad4:	e01a      	b.n	8007b0c <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d003      	beq.n	8007ae8 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007ae8:	68bb      	ldr	r3, [r7, #8]
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d003      	beq.n	8007af6 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	68ba      	ldr	r2, [r7, #8]
 8007af2:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	2201      	movs	r2, #1
 8007afa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	79fa      	ldrb	r2, [r7, #7]
 8007b02:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8007b04:	68f8      	ldr	r0, [r7, #12]
 8007b06:	f001 fbe5 	bl	80092d4 <USBD_LL_Init>

  return USBD_OK;
 8007b0a:	2300      	movs	r3, #0
}
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	3710      	adds	r7, #16
 8007b10:	46bd      	mov	sp, r7
 8007b12:	bd80      	pop	{r7, pc}

08007b14 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007b14:	b480      	push	{r7}
 8007b16:	b085      	sub	sp, #20
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
 8007b1c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8007b1e:	2300      	movs	r3, #0
 8007b20:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8007b22:	683b      	ldr	r3, [r7, #0]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d006      	beq.n	8007b36 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	683a      	ldr	r2, [r7, #0]
 8007b2c:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8007b30:	2300      	movs	r3, #0
 8007b32:	73fb      	strb	r3, [r7, #15]
 8007b34:	e001      	b.n	8007b3a <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8007b36:	2302      	movs	r3, #2
 8007b38:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007b3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	3714      	adds	r7, #20
 8007b40:	46bd      	mov	sp, r7
 8007b42:	bc80      	pop	{r7}
 8007b44:	4770      	bx	lr

08007b46 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007b46:	b580      	push	{r7, lr}
 8007b48:	b082      	sub	sp, #8
 8007b4a:	af00      	add	r7, sp, #0
 8007b4c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8007b4e:	6878      	ldr	r0, [r7, #4]
 8007b50:	f001 fc0a 	bl	8009368 <USBD_LL_Start>

  return USBD_OK;
 8007b54:	2300      	movs	r3, #0
}
 8007b56:	4618      	mov	r0, r3
 8007b58:	3708      	adds	r7, #8
 8007b5a:	46bd      	mov	sp, r7
 8007b5c:	bd80      	pop	{r7, pc}

08007b5e <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8007b5e:	b480      	push	{r7}
 8007b60:	b083      	sub	sp, #12
 8007b62:	af00      	add	r7, sp, #0
 8007b64:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007b66:	2300      	movs	r3, #0
}
 8007b68:	4618      	mov	r0, r3
 8007b6a:	370c      	adds	r7, #12
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	bc80      	pop	{r7}
 8007b70:	4770      	bx	lr

08007b72 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007b72:	b580      	push	{r7, lr}
 8007b74:	b084      	sub	sp, #16
 8007b76:	af00      	add	r7, sp, #0
 8007b78:	6078      	str	r0, [r7, #4]
 8007b7a:	460b      	mov	r3, r1
 8007b7c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8007b7e:	2302      	movs	r3, #2
 8007b80:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d00c      	beq.n	8007ba6 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	78fa      	ldrb	r2, [r7, #3]
 8007b96:	4611      	mov	r1, r2
 8007b98:	6878      	ldr	r0, [r7, #4]
 8007b9a:	4798      	blx	r3
 8007b9c:	4603      	mov	r3, r0
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d101      	bne.n	8007ba6 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8007ba6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ba8:	4618      	mov	r0, r3
 8007baa:	3710      	adds	r7, #16
 8007bac:	46bd      	mov	sp, r7
 8007bae:	bd80      	pop	{r7, pc}

08007bb0 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b082      	sub	sp, #8
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
 8007bb8:	460b      	mov	r3, r1
 8007bba:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007bc2:	685b      	ldr	r3, [r3, #4]
 8007bc4:	78fa      	ldrb	r2, [r7, #3]
 8007bc6:	4611      	mov	r1, r2
 8007bc8:	6878      	ldr	r0, [r7, #4]
 8007bca:	4798      	blx	r3

  return USBD_OK;
 8007bcc:	2300      	movs	r3, #0
}
 8007bce:	4618      	mov	r0, r3
 8007bd0:	3708      	adds	r7, #8
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	bd80      	pop	{r7, pc}

08007bd6 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007bd6:	b580      	push	{r7, lr}
 8007bd8:	b082      	sub	sp, #8
 8007bda:	af00      	add	r7, sp, #0
 8007bdc:	6078      	str	r0, [r7, #4]
 8007bde:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007be6:	6839      	ldr	r1, [r7, #0]
 8007be8:	4618      	mov	r0, r3
 8007bea:	f000 ff10 	bl	8008a0e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	2201      	movs	r2, #1
 8007bf2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8007bfc:	461a      	mov	r2, r3
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8007c0a:	f003 031f 	and.w	r3, r3, #31
 8007c0e:	2b02      	cmp	r3, #2
 8007c10:	d016      	beq.n	8007c40 <USBD_LL_SetupStage+0x6a>
 8007c12:	2b02      	cmp	r3, #2
 8007c14:	d81c      	bhi.n	8007c50 <USBD_LL_SetupStage+0x7a>
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d002      	beq.n	8007c20 <USBD_LL_SetupStage+0x4a>
 8007c1a:	2b01      	cmp	r3, #1
 8007c1c:	d008      	beq.n	8007c30 <USBD_LL_SetupStage+0x5a>
 8007c1e:	e017      	b.n	8007c50 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007c26:	4619      	mov	r1, r3
 8007c28:	6878      	ldr	r0, [r7, #4]
 8007c2a:	f000 fa03 	bl	8008034 <USBD_StdDevReq>
      break;
 8007c2e:	e01a      	b.n	8007c66 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007c36:	4619      	mov	r1, r3
 8007c38:	6878      	ldr	r0, [r7, #4]
 8007c3a:	f000 fa65 	bl	8008108 <USBD_StdItfReq>
      break;
 8007c3e:	e012      	b.n	8007c66 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007c46:	4619      	mov	r1, r3
 8007c48:	6878      	ldr	r0, [r7, #4]
 8007c4a:	f000 faa5 	bl	8008198 <USBD_StdEPReq>
      break;
 8007c4e:	e00a      	b.n	8007c66 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8007c56:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007c5a:	b2db      	uxtb	r3, r3
 8007c5c:	4619      	mov	r1, r3
 8007c5e:	6878      	ldr	r0, [r7, #4]
 8007c60:	f001 fbe2 	bl	8009428 <USBD_LL_StallEP>
      break;
 8007c64:	bf00      	nop
  }

  return USBD_OK;
 8007c66:	2300      	movs	r3, #0
}
 8007c68:	4618      	mov	r0, r3
 8007c6a:	3708      	adds	r7, #8
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	bd80      	pop	{r7, pc}

08007c70 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b086      	sub	sp, #24
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	60f8      	str	r0, [r7, #12]
 8007c78:	460b      	mov	r3, r1
 8007c7a:	607a      	str	r2, [r7, #4]
 8007c7c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007c7e:	7afb      	ldrb	r3, [r7, #11]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d14b      	bne.n	8007d1c <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8007c8a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007c92:	2b03      	cmp	r3, #3
 8007c94:	d134      	bne.n	8007d00 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8007c96:	697b      	ldr	r3, [r7, #20]
 8007c98:	68da      	ldr	r2, [r3, #12]
 8007c9a:	697b      	ldr	r3, [r7, #20]
 8007c9c:	691b      	ldr	r3, [r3, #16]
 8007c9e:	429a      	cmp	r2, r3
 8007ca0:	d919      	bls.n	8007cd6 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8007ca2:	697b      	ldr	r3, [r7, #20]
 8007ca4:	68da      	ldr	r2, [r3, #12]
 8007ca6:	697b      	ldr	r3, [r7, #20]
 8007ca8:	691b      	ldr	r3, [r3, #16]
 8007caa:	1ad2      	subs	r2, r2, r3
 8007cac:	697b      	ldr	r3, [r7, #20]
 8007cae:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007cb0:	697b      	ldr	r3, [r7, #20]
 8007cb2:	68da      	ldr	r2, [r3, #12]
 8007cb4:	697b      	ldr	r3, [r7, #20]
 8007cb6:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007cb8:	429a      	cmp	r2, r3
 8007cba:	d203      	bcs.n	8007cc4 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007cbc:	697b      	ldr	r3, [r7, #20]
 8007cbe:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8007cc0:	b29b      	uxth	r3, r3
 8007cc2:	e002      	b.n	8007cca <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007cc4:	697b      	ldr	r3, [r7, #20]
 8007cc6:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007cc8:	b29b      	uxth	r3, r3
 8007cca:	461a      	mov	r2, r3
 8007ccc:	6879      	ldr	r1, [r7, #4]
 8007cce:	68f8      	ldr	r0, [r7, #12]
 8007cd0:	f000 ff8f 	bl	8008bf2 <USBD_CtlContinueRx>
 8007cd4:	e038      	b.n	8007d48 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007cdc:	691b      	ldr	r3, [r3, #16]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d00a      	beq.n	8007cf8 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007ce8:	2b03      	cmp	r3, #3
 8007cea:	d105      	bne.n	8007cf8 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007cf2:	691b      	ldr	r3, [r3, #16]
 8007cf4:	68f8      	ldr	r0, [r7, #12]
 8007cf6:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8007cf8:	68f8      	ldr	r0, [r7, #12]
 8007cfa:	f000 ff8c 	bl	8008c16 <USBD_CtlSendStatus>
 8007cfe:	e023      	b.n	8007d48 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007d06:	2b05      	cmp	r3, #5
 8007d08:	d11e      	bne.n	8007d48 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8007d12:	2100      	movs	r1, #0
 8007d14:	68f8      	ldr	r0, [r7, #12]
 8007d16:	f001 fb87 	bl	8009428 <USBD_LL_StallEP>
 8007d1a:	e015      	b.n	8007d48 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007d22:	699b      	ldr	r3, [r3, #24]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d00d      	beq.n	8007d44 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8007d2e:	2b03      	cmp	r3, #3
 8007d30:	d108      	bne.n	8007d44 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007d38:	699b      	ldr	r3, [r3, #24]
 8007d3a:	7afa      	ldrb	r2, [r7, #11]
 8007d3c:	4611      	mov	r1, r2
 8007d3e:	68f8      	ldr	r0, [r7, #12]
 8007d40:	4798      	blx	r3
 8007d42:	e001      	b.n	8007d48 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007d44:	2302      	movs	r3, #2
 8007d46:	e000      	b.n	8007d4a <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8007d48:	2300      	movs	r3, #0
}
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	3718      	adds	r7, #24
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	bd80      	pop	{r7, pc}

08007d52 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007d52:	b580      	push	{r7, lr}
 8007d54:	b086      	sub	sp, #24
 8007d56:	af00      	add	r7, sp, #0
 8007d58:	60f8      	str	r0, [r7, #12]
 8007d5a:	460b      	mov	r3, r1
 8007d5c:	607a      	str	r2, [r7, #4]
 8007d5e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007d60:	7afb      	ldrb	r3, [r7, #11]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d17f      	bne.n	8007e66 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	3314      	adds	r3, #20
 8007d6a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007d72:	2b02      	cmp	r3, #2
 8007d74:	d15c      	bne.n	8007e30 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8007d76:	697b      	ldr	r3, [r7, #20]
 8007d78:	68da      	ldr	r2, [r3, #12]
 8007d7a:	697b      	ldr	r3, [r7, #20]
 8007d7c:	691b      	ldr	r3, [r3, #16]
 8007d7e:	429a      	cmp	r2, r3
 8007d80:	d915      	bls.n	8007dae <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8007d82:	697b      	ldr	r3, [r7, #20]
 8007d84:	68da      	ldr	r2, [r3, #12]
 8007d86:	697b      	ldr	r3, [r7, #20]
 8007d88:	691b      	ldr	r3, [r3, #16]
 8007d8a:	1ad2      	subs	r2, r2, r3
 8007d8c:	697b      	ldr	r3, [r7, #20]
 8007d8e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8007d90:	697b      	ldr	r3, [r7, #20]
 8007d92:	68db      	ldr	r3, [r3, #12]
 8007d94:	b29b      	uxth	r3, r3
 8007d96:	461a      	mov	r2, r3
 8007d98:	6879      	ldr	r1, [r7, #4]
 8007d9a:	68f8      	ldr	r0, [r7, #12]
 8007d9c:	f000 fef9 	bl	8008b92 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007da0:	2300      	movs	r3, #0
 8007da2:	2200      	movs	r2, #0
 8007da4:	2100      	movs	r1, #0
 8007da6:	68f8      	ldr	r0, [r7, #12]
 8007da8:	f001 fbe9 	bl	800957e <USBD_LL_PrepareReceive>
 8007dac:	e04e      	b.n	8007e4c <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8007dae:	697b      	ldr	r3, [r7, #20]
 8007db0:	689b      	ldr	r3, [r3, #8]
 8007db2:	697a      	ldr	r2, [r7, #20]
 8007db4:	6912      	ldr	r2, [r2, #16]
 8007db6:	fbb3 f1f2 	udiv	r1, r3, r2
 8007dba:	fb02 f201 	mul.w	r2, r2, r1
 8007dbe:	1a9b      	subs	r3, r3, r2
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d11c      	bne.n	8007dfe <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8007dc4:	697b      	ldr	r3, [r7, #20]
 8007dc6:	689a      	ldr	r2, [r3, #8]
 8007dc8:	697b      	ldr	r3, [r7, #20]
 8007dca:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8007dcc:	429a      	cmp	r2, r3
 8007dce:	d316      	bcc.n	8007dfe <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8007dd0:	697b      	ldr	r3, [r7, #20]
 8007dd2:	689a      	ldr	r2, [r3, #8]
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007dda:	429a      	cmp	r2, r3
 8007ddc:	d20f      	bcs.n	8007dfe <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007dde:	2200      	movs	r2, #0
 8007de0:	2100      	movs	r1, #0
 8007de2:	68f8      	ldr	r0, [r7, #12]
 8007de4:	f000 fed5 	bl	8008b92 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	2200      	movs	r2, #0
 8007dec:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007df0:	2300      	movs	r3, #0
 8007df2:	2200      	movs	r2, #0
 8007df4:	2100      	movs	r1, #0
 8007df6:	68f8      	ldr	r0, [r7, #12]
 8007df8:	f001 fbc1 	bl	800957e <USBD_LL_PrepareReceive>
 8007dfc:	e026      	b.n	8007e4c <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007e04:	68db      	ldr	r3, [r3, #12]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d00a      	beq.n	8007e20 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007e10:	2b03      	cmp	r3, #3
 8007e12:	d105      	bne.n	8007e20 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007e1a:	68db      	ldr	r3, [r3, #12]
 8007e1c:	68f8      	ldr	r0, [r7, #12]
 8007e1e:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8007e20:	2180      	movs	r1, #128	; 0x80
 8007e22:	68f8      	ldr	r0, [r7, #12]
 8007e24:	f001 fb00 	bl	8009428 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8007e28:	68f8      	ldr	r0, [r7, #12]
 8007e2a:	f000 ff07 	bl	8008c3c <USBD_CtlReceiveStatus>
 8007e2e:	e00d      	b.n	8007e4c <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007e36:	2b04      	cmp	r3, #4
 8007e38:	d004      	beq.n	8007e44 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d103      	bne.n	8007e4c <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8007e44:	2180      	movs	r1, #128	; 0x80
 8007e46:	68f8      	ldr	r0, [r7, #12]
 8007e48:	f001 faee 	bl	8009428 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8007e52:	2b01      	cmp	r3, #1
 8007e54:	d11d      	bne.n	8007e92 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8007e56:	68f8      	ldr	r0, [r7, #12]
 8007e58:	f7ff fe81 	bl	8007b5e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	2200      	movs	r2, #0
 8007e60:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8007e64:	e015      	b.n	8007e92 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007e6c:	695b      	ldr	r3, [r3, #20]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d00d      	beq.n	8007e8e <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8007e78:	2b03      	cmp	r3, #3
 8007e7a:	d108      	bne.n	8007e8e <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007e82:	695b      	ldr	r3, [r3, #20]
 8007e84:	7afa      	ldrb	r2, [r7, #11]
 8007e86:	4611      	mov	r1, r2
 8007e88:	68f8      	ldr	r0, [r7, #12]
 8007e8a:	4798      	blx	r3
 8007e8c:	e001      	b.n	8007e92 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007e8e:	2302      	movs	r3, #2
 8007e90:	e000      	b.n	8007e94 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8007e92:	2300      	movs	r3, #0
}
 8007e94:	4618      	mov	r0, r3
 8007e96:	3718      	adds	r7, #24
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	bd80      	pop	{r7, pc}

08007e9c <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b082      	sub	sp, #8
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007ea4:	2340      	movs	r3, #64	; 0x40
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	2100      	movs	r1, #0
 8007eaa:	6878      	ldr	r0, [r7, #4]
 8007eac:	f001 fa77 	bl	800939e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2201      	movs	r2, #1
 8007eb4:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2240      	movs	r2, #64	; 0x40
 8007ebc:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007ec0:	2340      	movs	r3, #64	; 0x40
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	2180      	movs	r1, #128	; 0x80
 8007ec6:	6878      	ldr	r0, [r7, #4]
 8007ec8:	f001 fa69 	bl	800939e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2201      	movs	r2, #1
 8007ed0:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2240      	movs	r2, #64	; 0x40
 8007ed6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2201      	movs	r2, #1
 8007edc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2200      	movs	r2, #0
 8007eec:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d009      	beq.n	8007f14 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007f06:	685b      	ldr	r3, [r3, #4]
 8007f08:	687a      	ldr	r2, [r7, #4]
 8007f0a:	6852      	ldr	r2, [r2, #4]
 8007f0c:	b2d2      	uxtb	r2, r2
 8007f0e:	4611      	mov	r1, r2
 8007f10:	6878      	ldr	r0, [r7, #4]
 8007f12:	4798      	blx	r3
  }

  return USBD_OK;
 8007f14:	2300      	movs	r3, #0
}
 8007f16:	4618      	mov	r0, r3
 8007f18:	3708      	adds	r7, #8
 8007f1a:	46bd      	mov	sp, r7
 8007f1c:	bd80      	pop	{r7, pc}

08007f1e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007f1e:	b480      	push	{r7}
 8007f20:	b083      	sub	sp, #12
 8007f22:	af00      	add	r7, sp, #0
 8007f24:	6078      	str	r0, [r7, #4]
 8007f26:	460b      	mov	r3, r1
 8007f28:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	78fa      	ldrb	r2, [r7, #3]
 8007f2e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007f30:	2300      	movs	r3, #0
}
 8007f32:	4618      	mov	r0, r3
 8007f34:	370c      	adds	r7, #12
 8007f36:	46bd      	mov	sp, r7
 8007f38:	bc80      	pop	{r7}
 8007f3a:	4770      	bx	lr

08007f3c <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007f3c:	b480      	push	{r7}
 8007f3e:	b083      	sub	sp, #12
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2204      	movs	r2, #4
 8007f54:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8007f58:	2300      	movs	r3, #0
}
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	370c      	adds	r7, #12
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	bc80      	pop	{r7}
 8007f62:	4770      	bx	lr

08007f64 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007f64:	b480      	push	{r7}
 8007f66:	b083      	sub	sp, #12
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007f72:	2b04      	cmp	r3, #4
 8007f74:	d105      	bne.n	8007f82 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8007f82:	2300      	movs	r3, #0
}
 8007f84:	4618      	mov	r0, r3
 8007f86:	370c      	adds	r7, #12
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	bc80      	pop	{r7}
 8007f8c:	4770      	bx	lr

08007f8e <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007f8e:	b580      	push	{r7, lr}
 8007f90:	b082      	sub	sp, #8
 8007f92:	af00      	add	r7, sp, #0
 8007f94:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007f9c:	2b03      	cmp	r3, #3
 8007f9e:	d10b      	bne.n	8007fb8 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007fa6:	69db      	ldr	r3, [r3, #28]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d005      	beq.n	8007fb8 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007fb2:	69db      	ldr	r3, [r3, #28]
 8007fb4:	6878      	ldr	r0, [r7, #4]
 8007fb6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007fb8:	2300      	movs	r3, #0
}
 8007fba:	4618      	mov	r0, r3
 8007fbc:	3708      	adds	r7, #8
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	bd80      	pop	{r7, pc}

08007fc2 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007fc2:	b480      	push	{r7}
 8007fc4:	b083      	sub	sp, #12
 8007fc6:	af00      	add	r7, sp, #0
 8007fc8:	6078      	str	r0, [r7, #4]
 8007fca:	460b      	mov	r3, r1
 8007fcc:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8007fce:	2300      	movs	r3, #0
}
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	370c      	adds	r7, #12
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	bc80      	pop	{r7}
 8007fd8:	4770      	bx	lr

08007fda <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007fda:	b480      	push	{r7}
 8007fdc:	b083      	sub	sp, #12
 8007fde:	af00      	add	r7, sp, #0
 8007fe0:	6078      	str	r0, [r7, #4]
 8007fe2:	460b      	mov	r3, r1
 8007fe4:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8007fe6:	2300      	movs	r3, #0
}
 8007fe8:	4618      	mov	r0, r3
 8007fea:	370c      	adds	r7, #12
 8007fec:	46bd      	mov	sp, r7
 8007fee:	bc80      	pop	{r7}
 8007ff0:	4770      	bx	lr

08007ff2 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007ff2:	b480      	push	{r7}
 8007ff4:	b083      	sub	sp, #12
 8007ff6:	af00      	add	r7, sp, #0
 8007ff8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007ffa:	2300      	movs	r3, #0
}
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	370c      	adds	r7, #12
 8008000:	46bd      	mov	sp, r7
 8008002:	bc80      	pop	{r7}
 8008004:	4770      	bx	lr

08008006 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008006:	b580      	push	{r7, lr}
 8008008:	b082      	sub	sp, #8
 800800a:	af00      	add	r7, sp, #0
 800800c:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	2201      	movs	r2, #1
 8008012:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800801c:	685b      	ldr	r3, [r3, #4]
 800801e:	687a      	ldr	r2, [r7, #4]
 8008020:	6852      	ldr	r2, [r2, #4]
 8008022:	b2d2      	uxtb	r2, r2
 8008024:	4611      	mov	r1, r2
 8008026:	6878      	ldr	r0, [r7, #4]
 8008028:	4798      	blx	r3

  return USBD_OK;
 800802a:	2300      	movs	r3, #0
}
 800802c:	4618      	mov	r0, r3
 800802e:	3708      	adds	r7, #8
 8008030:	46bd      	mov	sp, r7
 8008032:	bd80      	pop	{r7, pc}

08008034 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8008034:	b580      	push	{r7, lr}
 8008036:	b084      	sub	sp, #16
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
 800803c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800803e:	2300      	movs	r3, #0
 8008040:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008042:	683b      	ldr	r3, [r7, #0]
 8008044:	781b      	ldrb	r3, [r3, #0]
 8008046:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800804a:	2b40      	cmp	r3, #64	; 0x40
 800804c:	d005      	beq.n	800805a <USBD_StdDevReq+0x26>
 800804e:	2b40      	cmp	r3, #64	; 0x40
 8008050:	d84f      	bhi.n	80080f2 <USBD_StdDevReq+0xbe>
 8008052:	2b00      	cmp	r3, #0
 8008054:	d009      	beq.n	800806a <USBD_StdDevReq+0x36>
 8008056:	2b20      	cmp	r3, #32
 8008058:	d14b      	bne.n	80080f2 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008060:	689b      	ldr	r3, [r3, #8]
 8008062:	6839      	ldr	r1, [r7, #0]
 8008064:	6878      	ldr	r0, [r7, #4]
 8008066:	4798      	blx	r3
      break;
 8008068:	e048      	b.n	80080fc <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	785b      	ldrb	r3, [r3, #1]
 800806e:	2b09      	cmp	r3, #9
 8008070:	d839      	bhi.n	80080e6 <USBD_StdDevReq+0xb2>
 8008072:	a201      	add	r2, pc, #4	; (adr r2, 8008078 <USBD_StdDevReq+0x44>)
 8008074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008078:	080080c9 	.word	0x080080c9
 800807c:	080080dd 	.word	0x080080dd
 8008080:	080080e7 	.word	0x080080e7
 8008084:	080080d3 	.word	0x080080d3
 8008088:	080080e7 	.word	0x080080e7
 800808c:	080080ab 	.word	0x080080ab
 8008090:	080080a1 	.word	0x080080a1
 8008094:	080080e7 	.word	0x080080e7
 8008098:	080080bf 	.word	0x080080bf
 800809c:	080080b5 	.word	0x080080b5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80080a0:	6839      	ldr	r1, [r7, #0]
 80080a2:	6878      	ldr	r0, [r7, #4]
 80080a4:	f000 f9dc 	bl	8008460 <USBD_GetDescriptor>
          break;
 80080a8:	e022      	b.n	80080f0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80080aa:	6839      	ldr	r1, [r7, #0]
 80080ac:	6878      	ldr	r0, [r7, #4]
 80080ae:	f000 fb3f 	bl	8008730 <USBD_SetAddress>
          break;
 80080b2:	e01d      	b.n	80080f0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 80080b4:	6839      	ldr	r1, [r7, #0]
 80080b6:	6878      	ldr	r0, [r7, #4]
 80080b8:	f000 fb7e 	bl	80087b8 <USBD_SetConfig>
          break;
 80080bc:	e018      	b.n	80080f0 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80080be:	6839      	ldr	r1, [r7, #0]
 80080c0:	6878      	ldr	r0, [r7, #4]
 80080c2:	f000 fc07 	bl	80088d4 <USBD_GetConfig>
          break;
 80080c6:	e013      	b.n	80080f0 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80080c8:	6839      	ldr	r1, [r7, #0]
 80080ca:	6878      	ldr	r0, [r7, #4]
 80080cc:	f000 fc37 	bl	800893e <USBD_GetStatus>
          break;
 80080d0:	e00e      	b.n	80080f0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80080d2:	6839      	ldr	r1, [r7, #0]
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	f000 fc65 	bl	80089a4 <USBD_SetFeature>
          break;
 80080da:	e009      	b.n	80080f0 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80080dc:	6839      	ldr	r1, [r7, #0]
 80080de:	6878      	ldr	r0, [r7, #4]
 80080e0:	f000 fc74 	bl	80089cc <USBD_ClrFeature>
          break;
 80080e4:	e004      	b.n	80080f0 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 80080e6:	6839      	ldr	r1, [r7, #0]
 80080e8:	6878      	ldr	r0, [r7, #4]
 80080ea:	f000 fccc 	bl	8008a86 <USBD_CtlError>
          break;
 80080ee:	bf00      	nop
      }
      break;
 80080f0:	e004      	b.n	80080fc <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 80080f2:	6839      	ldr	r1, [r7, #0]
 80080f4:	6878      	ldr	r0, [r7, #4]
 80080f6:	f000 fcc6 	bl	8008a86 <USBD_CtlError>
      break;
 80080fa:	bf00      	nop
  }

  return ret;
 80080fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80080fe:	4618      	mov	r0, r3
 8008100:	3710      	adds	r7, #16
 8008102:	46bd      	mov	sp, r7
 8008104:	bd80      	pop	{r7, pc}
 8008106:	bf00      	nop

08008108 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8008108:	b580      	push	{r7, lr}
 800810a:	b084      	sub	sp, #16
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]
 8008110:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008112:	2300      	movs	r3, #0
 8008114:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008116:	683b      	ldr	r3, [r7, #0]
 8008118:	781b      	ldrb	r3, [r3, #0]
 800811a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800811e:	2b40      	cmp	r3, #64	; 0x40
 8008120:	d005      	beq.n	800812e <USBD_StdItfReq+0x26>
 8008122:	2b40      	cmp	r3, #64	; 0x40
 8008124:	d82e      	bhi.n	8008184 <USBD_StdItfReq+0x7c>
 8008126:	2b00      	cmp	r3, #0
 8008128:	d001      	beq.n	800812e <USBD_StdItfReq+0x26>
 800812a:	2b20      	cmp	r3, #32
 800812c:	d12a      	bne.n	8008184 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008134:	3b01      	subs	r3, #1
 8008136:	2b02      	cmp	r3, #2
 8008138:	d81d      	bhi.n	8008176 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	889b      	ldrh	r3, [r3, #4]
 800813e:	b2db      	uxtb	r3, r3
 8008140:	2b01      	cmp	r3, #1
 8008142:	d813      	bhi.n	800816c <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800814a:	689b      	ldr	r3, [r3, #8]
 800814c:	6839      	ldr	r1, [r7, #0]
 800814e:	6878      	ldr	r0, [r7, #4]
 8008150:	4798      	blx	r3
 8008152:	4603      	mov	r3, r0
 8008154:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	88db      	ldrh	r3, [r3, #6]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d110      	bne.n	8008180 <USBD_StdItfReq+0x78>
 800815e:	7bfb      	ldrb	r3, [r7, #15]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d10d      	bne.n	8008180 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8008164:	6878      	ldr	r0, [r7, #4]
 8008166:	f000 fd56 	bl	8008c16 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800816a:	e009      	b.n	8008180 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800816c:	6839      	ldr	r1, [r7, #0]
 800816e:	6878      	ldr	r0, [r7, #4]
 8008170:	f000 fc89 	bl	8008a86 <USBD_CtlError>
          break;
 8008174:	e004      	b.n	8008180 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8008176:	6839      	ldr	r1, [r7, #0]
 8008178:	6878      	ldr	r0, [r7, #4]
 800817a:	f000 fc84 	bl	8008a86 <USBD_CtlError>
          break;
 800817e:	e000      	b.n	8008182 <USBD_StdItfReq+0x7a>
          break;
 8008180:	bf00      	nop
      }
      break;
 8008182:	e004      	b.n	800818e <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8008184:	6839      	ldr	r1, [r7, #0]
 8008186:	6878      	ldr	r0, [r7, #4]
 8008188:	f000 fc7d 	bl	8008a86 <USBD_CtlError>
      break;
 800818c:	bf00      	nop
  }

  return USBD_OK;
 800818e:	2300      	movs	r3, #0
}
 8008190:	4618      	mov	r0, r3
 8008192:	3710      	adds	r7, #16
 8008194:	46bd      	mov	sp, r7
 8008196:	bd80      	pop	{r7, pc}

08008198 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8008198:	b580      	push	{r7, lr}
 800819a:	b084      	sub	sp, #16
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
 80081a0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80081a2:	2300      	movs	r3, #0
 80081a4:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 80081a6:	683b      	ldr	r3, [r7, #0]
 80081a8:	889b      	ldrh	r3, [r3, #4]
 80081aa:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	781b      	ldrb	r3, [r3, #0]
 80081b0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80081b4:	2b40      	cmp	r3, #64	; 0x40
 80081b6:	d007      	beq.n	80081c8 <USBD_StdEPReq+0x30>
 80081b8:	2b40      	cmp	r3, #64	; 0x40
 80081ba:	f200 8146 	bhi.w	800844a <USBD_StdEPReq+0x2b2>
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d00a      	beq.n	80081d8 <USBD_StdEPReq+0x40>
 80081c2:	2b20      	cmp	r3, #32
 80081c4:	f040 8141 	bne.w	800844a <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80081ce:	689b      	ldr	r3, [r3, #8]
 80081d0:	6839      	ldr	r1, [r7, #0]
 80081d2:	6878      	ldr	r0, [r7, #4]
 80081d4:	4798      	blx	r3
      break;
 80081d6:	e13d      	b.n	8008454 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	781b      	ldrb	r3, [r3, #0]
 80081dc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80081e0:	2b20      	cmp	r3, #32
 80081e2:	d10a      	bne.n	80081fa <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80081ea:	689b      	ldr	r3, [r3, #8]
 80081ec:	6839      	ldr	r1, [r7, #0]
 80081ee:	6878      	ldr	r0, [r7, #4]
 80081f0:	4798      	blx	r3
 80081f2:	4603      	mov	r3, r0
 80081f4:	73fb      	strb	r3, [r7, #15]

        return ret;
 80081f6:	7bfb      	ldrb	r3, [r7, #15]
 80081f8:	e12d      	b.n	8008456 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 80081fa:	683b      	ldr	r3, [r7, #0]
 80081fc:	785b      	ldrb	r3, [r3, #1]
 80081fe:	2b03      	cmp	r3, #3
 8008200:	d007      	beq.n	8008212 <USBD_StdEPReq+0x7a>
 8008202:	2b03      	cmp	r3, #3
 8008204:	f300 811b 	bgt.w	800843e <USBD_StdEPReq+0x2a6>
 8008208:	2b00      	cmp	r3, #0
 800820a:	d072      	beq.n	80082f2 <USBD_StdEPReq+0x15a>
 800820c:	2b01      	cmp	r3, #1
 800820e:	d03a      	beq.n	8008286 <USBD_StdEPReq+0xee>
 8008210:	e115      	b.n	800843e <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008218:	2b02      	cmp	r3, #2
 800821a:	d002      	beq.n	8008222 <USBD_StdEPReq+0x8a>
 800821c:	2b03      	cmp	r3, #3
 800821e:	d015      	beq.n	800824c <USBD_StdEPReq+0xb4>
 8008220:	e02b      	b.n	800827a <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008222:	7bbb      	ldrb	r3, [r7, #14]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d00c      	beq.n	8008242 <USBD_StdEPReq+0xaa>
 8008228:	7bbb      	ldrb	r3, [r7, #14]
 800822a:	2b80      	cmp	r3, #128	; 0x80
 800822c:	d009      	beq.n	8008242 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800822e:	7bbb      	ldrb	r3, [r7, #14]
 8008230:	4619      	mov	r1, r3
 8008232:	6878      	ldr	r0, [r7, #4]
 8008234:	f001 f8f8 	bl	8009428 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008238:	2180      	movs	r1, #128	; 0x80
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	f001 f8f4 	bl	8009428 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008240:	e020      	b.n	8008284 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8008242:	6839      	ldr	r1, [r7, #0]
 8008244:	6878      	ldr	r0, [r7, #4]
 8008246:	f000 fc1e 	bl	8008a86 <USBD_CtlError>
              break;
 800824a:	e01b      	b.n	8008284 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	885b      	ldrh	r3, [r3, #2]
 8008250:	2b00      	cmp	r3, #0
 8008252:	d10e      	bne.n	8008272 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8008254:	7bbb      	ldrb	r3, [r7, #14]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d00b      	beq.n	8008272 <USBD_StdEPReq+0xda>
 800825a:	7bbb      	ldrb	r3, [r7, #14]
 800825c:	2b80      	cmp	r3, #128	; 0x80
 800825e:	d008      	beq.n	8008272 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008260:	683b      	ldr	r3, [r7, #0]
 8008262:	88db      	ldrh	r3, [r3, #6]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d104      	bne.n	8008272 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8008268:	7bbb      	ldrb	r3, [r7, #14]
 800826a:	4619      	mov	r1, r3
 800826c:	6878      	ldr	r0, [r7, #4]
 800826e:	f001 f8db 	bl	8009428 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8008272:	6878      	ldr	r0, [r7, #4]
 8008274:	f000 fccf 	bl	8008c16 <USBD_CtlSendStatus>

              break;
 8008278:	e004      	b.n	8008284 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800827a:	6839      	ldr	r1, [r7, #0]
 800827c:	6878      	ldr	r0, [r7, #4]
 800827e:	f000 fc02 	bl	8008a86 <USBD_CtlError>
              break;
 8008282:	bf00      	nop
          }
          break;
 8008284:	e0e0      	b.n	8008448 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800828c:	2b02      	cmp	r3, #2
 800828e:	d002      	beq.n	8008296 <USBD_StdEPReq+0xfe>
 8008290:	2b03      	cmp	r3, #3
 8008292:	d015      	beq.n	80082c0 <USBD_StdEPReq+0x128>
 8008294:	e026      	b.n	80082e4 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008296:	7bbb      	ldrb	r3, [r7, #14]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d00c      	beq.n	80082b6 <USBD_StdEPReq+0x11e>
 800829c:	7bbb      	ldrb	r3, [r7, #14]
 800829e:	2b80      	cmp	r3, #128	; 0x80
 80082a0:	d009      	beq.n	80082b6 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80082a2:	7bbb      	ldrb	r3, [r7, #14]
 80082a4:	4619      	mov	r1, r3
 80082a6:	6878      	ldr	r0, [r7, #4]
 80082a8:	f001 f8be 	bl	8009428 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80082ac:	2180      	movs	r1, #128	; 0x80
 80082ae:	6878      	ldr	r0, [r7, #4]
 80082b0:	f001 f8ba 	bl	8009428 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80082b4:	e01c      	b.n	80082f0 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 80082b6:	6839      	ldr	r1, [r7, #0]
 80082b8:	6878      	ldr	r0, [r7, #4]
 80082ba:	f000 fbe4 	bl	8008a86 <USBD_CtlError>
              break;
 80082be:	e017      	b.n	80082f0 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80082c0:	683b      	ldr	r3, [r7, #0]
 80082c2:	885b      	ldrh	r3, [r3, #2]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d112      	bne.n	80082ee <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80082c8:	7bbb      	ldrb	r3, [r7, #14]
 80082ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d004      	beq.n	80082dc <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 80082d2:	7bbb      	ldrb	r3, [r7, #14]
 80082d4:	4619      	mov	r1, r3
 80082d6:	6878      	ldr	r0, [r7, #4]
 80082d8:	f001 f8c5 	bl	8009466 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 80082dc:	6878      	ldr	r0, [r7, #4]
 80082de:	f000 fc9a 	bl	8008c16 <USBD_CtlSendStatus>
              }
              break;
 80082e2:	e004      	b.n	80082ee <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 80082e4:	6839      	ldr	r1, [r7, #0]
 80082e6:	6878      	ldr	r0, [r7, #4]
 80082e8:	f000 fbcd 	bl	8008a86 <USBD_CtlError>
              break;
 80082ec:	e000      	b.n	80082f0 <USBD_StdEPReq+0x158>
              break;
 80082ee:	bf00      	nop
          }
          break;
 80082f0:	e0aa      	b.n	8008448 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80082f8:	2b02      	cmp	r3, #2
 80082fa:	d002      	beq.n	8008302 <USBD_StdEPReq+0x16a>
 80082fc:	2b03      	cmp	r3, #3
 80082fe:	d032      	beq.n	8008366 <USBD_StdEPReq+0x1ce>
 8008300:	e097      	b.n	8008432 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008302:	7bbb      	ldrb	r3, [r7, #14]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d007      	beq.n	8008318 <USBD_StdEPReq+0x180>
 8008308:	7bbb      	ldrb	r3, [r7, #14]
 800830a:	2b80      	cmp	r3, #128	; 0x80
 800830c:	d004      	beq.n	8008318 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800830e:	6839      	ldr	r1, [r7, #0]
 8008310:	6878      	ldr	r0, [r7, #4]
 8008312:	f000 fbb8 	bl	8008a86 <USBD_CtlError>
                break;
 8008316:	e091      	b.n	800843c <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008318:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800831c:	2b00      	cmp	r3, #0
 800831e:	da0b      	bge.n	8008338 <USBD_StdEPReq+0x1a0>
 8008320:	7bbb      	ldrb	r3, [r7, #14]
 8008322:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008326:	4613      	mov	r3, r2
 8008328:	009b      	lsls	r3, r3, #2
 800832a:	4413      	add	r3, r2
 800832c:	009b      	lsls	r3, r3, #2
 800832e:	3310      	adds	r3, #16
 8008330:	687a      	ldr	r2, [r7, #4]
 8008332:	4413      	add	r3, r2
 8008334:	3304      	adds	r3, #4
 8008336:	e00b      	b.n	8008350 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008338:	7bbb      	ldrb	r3, [r7, #14]
 800833a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800833e:	4613      	mov	r3, r2
 8008340:	009b      	lsls	r3, r3, #2
 8008342:	4413      	add	r3, r2
 8008344:	009b      	lsls	r3, r3, #2
 8008346:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800834a:	687a      	ldr	r2, [r7, #4]
 800834c:	4413      	add	r3, r2
 800834e:	3304      	adds	r3, #4
 8008350:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008352:	68bb      	ldr	r3, [r7, #8]
 8008354:	2200      	movs	r2, #0
 8008356:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008358:	68bb      	ldr	r3, [r7, #8]
 800835a:	2202      	movs	r2, #2
 800835c:	4619      	mov	r1, r3
 800835e:	6878      	ldr	r0, [r7, #4]
 8008360:	f000 fbfb 	bl	8008b5a <USBD_CtlSendData>
              break;
 8008364:	e06a      	b.n	800843c <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008366:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800836a:	2b00      	cmp	r3, #0
 800836c:	da11      	bge.n	8008392 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800836e:	7bbb      	ldrb	r3, [r7, #14]
 8008370:	f003 020f 	and.w	r2, r3, #15
 8008374:	6879      	ldr	r1, [r7, #4]
 8008376:	4613      	mov	r3, r2
 8008378:	009b      	lsls	r3, r3, #2
 800837a:	4413      	add	r3, r2
 800837c:	009b      	lsls	r3, r3, #2
 800837e:	440b      	add	r3, r1
 8008380:	3318      	adds	r3, #24
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	2b00      	cmp	r3, #0
 8008386:	d117      	bne.n	80083b8 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8008388:	6839      	ldr	r1, [r7, #0]
 800838a:	6878      	ldr	r0, [r7, #4]
 800838c:	f000 fb7b 	bl	8008a86 <USBD_CtlError>
                  break;
 8008390:	e054      	b.n	800843c <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008392:	7bbb      	ldrb	r3, [r7, #14]
 8008394:	f003 020f 	and.w	r2, r3, #15
 8008398:	6879      	ldr	r1, [r7, #4]
 800839a:	4613      	mov	r3, r2
 800839c:	009b      	lsls	r3, r3, #2
 800839e:	4413      	add	r3, r2
 80083a0:	009b      	lsls	r3, r3, #2
 80083a2:	440b      	add	r3, r1
 80083a4:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d104      	bne.n	80083b8 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80083ae:	6839      	ldr	r1, [r7, #0]
 80083b0:	6878      	ldr	r0, [r7, #4]
 80083b2:	f000 fb68 	bl	8008a86 <USBD_CtlError>
                  break;
 80083b6:	e041      	b.n	800843c <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80083b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	da0b      	bge.n	80083d8 <USBD_StdEPReq+0x240>
 80083c0:	7bbb      	ldrb	r3, [r7, #14]
 80083c2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80083c6:	4613      	mov	r3, r2
 80083c8:	009b      	lsls	r3, r3, #2
 80083ca:	4413      	add	r3, r2
 80083cc:	009b      	lsls	r3, r3, #2
 80083ce:	3310      	adds	r3, #16
 80083d0:	687a      	ldr	r2, [r7, #4]
 80083d2:	4413      	add	r3, r2
 80083d4:	3304      	adds	r3, #4
 80083d6:	e00b      	b.n	80083f0 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80083d8:	7bbb      	ldrb	r3, [r7, #14]
 80083da:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80083de:	4613      	mov	r3, r2
 80083e0:	009b      	lsls	r3, r3, #2
 80083e2:	4413      	add	r3, r2
 80083e4:	009b      	lsls	r3, r3, #2
 80083e6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80083ea:	687a      	ldr	r2, [r7, #4]
 80083ec:	4413      	add	r3, r2
 80083ee:	3304      	adds	r3, #4
 80083f0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80083f2:	7bbb      	ldrb	r3, [r7, #14]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d002      	beq.n	80083fe <USBD_StdEPReq+0x266>
 80083f8:	7bbb      	ldrb	r3, [r7, #14]
 80083fa:	2b80      	cmp	r3, #128	; 0x80
 80083fc:	d103      	bne.n	8008406 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 80083fe:	68bb      	ldr	r3, [r7, #8]
 8008400:	2200      	movs	r2, #0
 8008402:	601a      	str	r2, [r3, #0]
 8008404:	e00e      	b.n	8008424 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8008406:	7bbb      	ldrb	r3, [r7, #14]
 8008408:	4619      	mov	r1, r3
 800840a:	6878      	ldr	r0, [r7, #4]
 800840c:	f001 f84a 	bl	80094a4 <USBD_LL_IsStallEP>
 8008410:	4603      	mov	r3, r0
 8008412:	2b00      	cmp	r3, #0
 8008414:	d003      	beq.n	800841e <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8008416:	68bb      	ldr	r3, [r7, #8]
 8008418:	2201      	movs	r2, #1
 800841a:	601a      	str	r2, [r3, #0]
 800841c:	e002      	b.n	8008424 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800841e:	68bb      	ldr	r3, [r7, #8]
 8008420:	2200      	movs	r2, #0
 8008422:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008424:	68bb      	ldr	r3, [r7, #8]
 8008426:	2202      	movs	r2, #2
 8008428:	4619      	mov	r1, r3
 800842a:	6878      	ldr	r0, [r7, #4]
 800842c:	f000 fb95 	bl	8008b5a <USBD_CtlSendData>
              break;
 8008430:	e004      	b.n	800843c <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8008432:	6839      	ldr	r1, [r7, #0]
 8008434:	6878      	ldr	r0, [r7, #4]
 8008436:	f000 fb26 	bl	8008a86 <USBD_CtlError>
              break;
 800843a:	bf00      	nop
          }
          break;
 800843c:	e004      	b.n	8008448 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800843e:	6839      	ldr	r1, [r7, #0]
 8008440:	6878      	ldr	r0, [r7, #4]
 8008442:	f000 fb20 	bl	8008a86 <USBD_CtlError>
          break;
 8008446:	bf00      	nop
      }
      break;
 8008448:	e004      	b.n	8008454 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800844a:	6839      	ldr	r1, [r7, #0]
 800844c:	6878      	ldr	r0, [r7, #4]
 800844e:	f000 fb1a 	bl	8008a86 <USBD_CtlError>
      break;
 8008452:	bf00      	nop
  }

  return ret;
 8008454:	7bfb      	ldrb	r3, [r7, #15]
}
 8008456:	4618      	mov	r0, r3
 8008458:	3710      	adds	r7, #16
 800845a:	46bd      	mov	sp, r7
 800845c:	bd80      	pop	{r7, pc}
	...

08008460 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b084      	sub	sp, #16
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
 8008468:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800846a:	2300      	movs	r3, #0
 800846c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800846e:	2300      	movs	r3, #0
 8008470:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008472:	2300      	movs	r3, #0
 8008474:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	885b      	ldrh	r3, [r3, #2]
 800847a:	0a1b      	lsrs	r3, r3, #8
 800847c:	b29b      	uxth	r3, r3
 800847e:	3b01      	subs	r3, #1
 8008480:	2b06      	cmp	r3, #6
 8008482:	f200 8128 	bhi.w	80086d6 <USBD_GetDescriptor+0x276>
 8008486:	a201      	add	r2, pc, #4	; (adr r2, 800848c <USBD_GetDescriptor+0x2c>)
 8008488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800848c:	080084a9 	.word	0x080084a9
 8008490:	080084c1 	.word	0x080084c1
 8008494:	08008501 	.word	0x08008501
 8008498:	080086d7 	.word	0x080086d7
 800849c:	080086d7 	.word	0x080086d7
 80084a0:	08008677 	.word	0x08008677
 80084a4:	080086a3 	.word	0x080086a3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	687a      	ldr	r2, [r7, #4]
 80084b2:	7c12      	ldrb	r2, [r2, #16]
 80084b4:	f107 0108 	add.w	r1, r7, #8
 80084b8:	4610      	mov	r0, r2
 80084ba:	4798      	blx	r3
 80084bc:	60f8      	str	r0, [r7, #12]
      break;
 80084be:	e112      	b.n	80086e6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	7c1b      	ldrb	r3, [r3, #16]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d10d      	bne.n	80084e4 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80084ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084d0:	f107 0208 	add.w	r2, r7, #8
 80084d4:	4610      	mov	r0, r2
 80084d6:	4798      	blx	r3
 80084d8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	3301      	adds	r3, #1
 80084de:	2202      	movs	r2, #2
 80084e0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80084e2:	e100      	b.n	80086e6 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80084ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084ec:	f107 0208 	add.w	r2, r7, #8
 80084f0:	4610      	mov	r0, r2
 80084f2:	4798      	blx	r3
 80084f4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	3301      	adds	r3, #1
 80084fa:	2202      	movs	r2, #2
 80084fc:	701a      	strb	r2, [r3, #0]
      break;
 80084fe:	e0f2      	b.n	80086e6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008500:	683b      	ldr	r3, [r7, #0]
 8008502:	885b      	ldrh	r3, [r3, #2]
 8008504:	b2db      	uxtb	r3, r3
 8008506:	2b05      	cmp	r3, #5
 8008508:	f200 80ac 	bhi.w	8008664 <USBD_GetDescriptor+0x204>
 800850c:	a201      	add	r2, pc, #4	; (adr r2, 8008514 <USBD_GetDescriptor+0xb4>)
 800850e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008512:	bf00      	nop
 8008514:	0800852d 	.word	0x0800852d
 8008518:	08008561 	.word	0x08008561
 800851c:	08008595 	.word	0x08008595
 8008520:	080085c9 	.word	0x080085c9
 8008524:	080085fd 	.word	0x080085fd
 8008528:	08008631 	.word	0x08008631
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008532:	685b      	ldr	r3, [r3, #4]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d00b      	beq.n	8008550 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800853e:	685b      	ldr	r3, [r3, #4]
 8008540:	687a      	ldr	r2, [r7, #4]
 8008542:	7c12      	ldrb	r2, [r2, #16]
 8008544:	f107 0108 	add.w	r1, r7, #8
 8008548:	4610      	mov	r0, r2
 800854a:	4798      	blx	r3
 800854c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800854e:	e091      	b.n	8008674 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008550:	6839      	ldr	r1, [r7, #0]
 8008552:	6878      	ldr	r0, [r7, #4]
 8008554:	f000 fa97 	bl	8008a86 <USBD_CtlError>
            err++;
 8008558:	7afb      	ldrb	r3, [r7, #11]
 800855a:	3301      	adds	r3, #1
 800855c:	72fb      	strb	r3, [r7, #11]
          break;
 800855e:	e089      	b.n	8008674 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008566:	689b      	ldr	r3, [r3, #8]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d00b      	beq.n	8008584 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008572:	689b      	ldr	r3, [r3, #8]
 8008574:	687a      	ldr	r2, [r7, #4]
 8008576:	7c12      	ldrb	r2, [r2, #16]
 8008578:	f107 0108 	add.w	r1, r7, #8
 800857c:	4610      	mov	r0, r2
 800857e:	4798      	blx	r3
 8008580:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008582:	e077      	b.n	8008674 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008584:	6839      	ldr	r1, [r7, #0]
 8008586:	6878      	ldr	r0, [r7, #4]
 8008588:	f000 fa7d 	bl	8008a86 <USBD_CtlError>
            err++;
 800858c:	7afb      	ldrb	r3, [r7, #11]
 800858e:	3301      	adds	r3, #1
 8008590:	72fb      	strb	r3, [r7, #11]
          break;
 8008592:	e06f      	b.n	8008674 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800859a:	68db      	ldr	r3, [r3, #12]
 800859c:	2b00      	cmp	r3, #0
 800859e:	d00b      	beq.n	80085b8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80085a6:	68db      	ldr	r3, [r3, #12]
 80085a8:	687a      	ldr	r2, [r7, #4]
 80085aa:	7c12      	ldrb	r2, [r2, #16]
 80085ac:	f107 0108 	add.w	r1, r7, #8
 80085b0:	4610      	mov	r0, r2
 80085b2:	4798      	blx	r3
 80085b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80085b6:	e05d      	b.n	8008674 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80085b8:	6839      	ldr	r1, [r7, #0]
 80085ba:	6878      	ldr	r0, [r7, #4]
 80085bc:	f000 fa63 	bl	8008a86 <USBD_CtlError>
            err++;
 80085c0:	7afb      	ldrb	r3, [r7, #11]
 80085c2:	3301      	adds	r3, #1
 80085c4:	72fb      	strb	r3, [r7, #11]
          break;
 80085c6:	e055      	b.n	8008674 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80085ce:	691b      	ldr	r3, [r3, #16]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d00b      	beq.n	80085ec <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80085da:	691b      	ldr	r3, [r3, #16]
 80085dc:	687a      	ldr	r2, [r7, #4]
 80085de:	7c12      	ldrb	r2, [r2, #16]
 80085e0:	f107 0108 	add.w	r1, r7, #8
 80085e4:	4610      	mov	r0, r2
 80085e6:	4798      	blx	r3
 80085e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80085ea:	e043      	b.n	8008674 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80085ec:	6839      	ldr	r1, [r7, #0]
 80085ee:	6878      	ldr	r0, [r7, #4]
 80085f0:	f000 fa49 	bl	8008a86 <USBD_CtlError>
            err++;
 80085f4:	7afb      	ldrb	r3, [r7, #11]
 80085f6:	3301      	adds	r3, #1
 80085f8:	72fb      	strb	r3, [r7, #11]
          break;
 80085fa:	e03b      	b.n	8008674 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008602:	695b      	ldr	r3, [r3, #20]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d00b      	beq.n	8008620 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800860e:	695b      	ldr	r3, [r3, #20]
 8008610:	687a      	ldr	r2, [r7, #4]
 8008612:	7c12      	ldrb	r2, [r2, #16]
 8008614:	f107 0108 	add.w	r1, r7, #8
 8008618:	4610      	mov	r0, r2
 800861a:	4798      	blx	r3
 800861c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800861e:	e029      	b.n	8008674 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008620:	6839      	ldr	r1, [r7, #0]
 8008622:	6878      	ldr	r0, [r7, #4]
 8008624:	f000 fa2f 	bl	8008a86 <USBD_CtlError>
            err++;
 8008628:	7afb      	ldrb	r3, [r7, #11]
 800862a:	3301      	adds	r3, #1
 800862c:	72fb      	strb	r3, [r7, #11]
          break;
 800862e:	e021      	b.n	8008674 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008636:	699b      	ldr	r3, [r3, #24]
 8008638:	2b00      	cmp	r3, #0
 800863a:	d00b      	beq.n	8008654 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008642:	699b      	ldr	r3, [r3, #24]
 8008644:	687a      	ldr	r2, [r7, #4]
 8008646:	7c12      	ldrb	r2, [r2, #16]
 8008648:	f107 0108 	add.w	r1, r7, #8
 800864c:	4610      	mov	r0, r2
 800864e:	4798      	blx	r3
 8008650:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008652:	e00f      	b.n	8008674 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008654:	6839      	ldr	r1, [r7, #0]
 8008656:	6878      	ldr	r0, [r7, #4]
 8008658:	f000 fa15 	bl	8008a86 <USBD_CtlError>
            err++;
 800865c:	7afb      	ldrb	r3, [r7, #11]
 800865e:	3301      	adds	r3, #1
 8008660:	72fb      	strb	r3, [r7, #11]
          break;
 8008662:	e007      	b.n	8008674 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8008664:	6839      	ldr	r1, [r7, #0]
 8008666:	6878      	ldr	r0, [r7, #4]
 8008668:	f000 fa0d 	bl	8008a86 <USBD_CtlError>
          err++;
 800866c:	7afb      	ldrb	r3, [r7, #11]
 800866e:	3301      	adds	r3, #1
 8008670:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8008672:	e038      	b.n	80086e6 <USBD_GetDescriptor+0x286>
 8008674:	e037      	b.n	80086e6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	7c1b      	ldrb	r3, [r3, #16]
 800867a:	2b00      	cmp	r3, #0
 800867c:	d109      	bne.n	8008692 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008684:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008686:	f107 0208 	add.w	r2, r7, #8
 800868a:	4610      	mov	r0, r2
 800868c:	4798      	blx	r3
 800868e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008690:	e029      	b.n	80086e6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008692:	6839      	ldr	r1, [r7, #0]
 8008694:	6878      	ldr	r0, [r7, #4]
 8008696:	f000 f9f6 	bl	8008a86 <USBD_CtlError>
        err++;
 800869a:	7afb      	ldrb	r3, [r7, #11]
 800869c:	3301      	adds	r3, #1
 800869e:	72fb      	strb	r3, [r7, #11]
      break;
 80086a0:	e021      	b.n	80086e6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	7c1b      	ldrb	r3, [r3, #16]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d10d      	bne.n	80086c6 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80086b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086b2:	f107 0208 	add.w	r2, r7, #8
 80086b6:	4610      	mov	r0, r2
 80086b8:	4798      	blx	r3
 80086ba:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	3301      	adds	r3, #1
 80086c0:	2207      	movs	r2, #7
 80086c2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80086c4:	e00f      	b.n	80086e6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80086c6:	6839      	ldr	r1, [r7, #0]
 80086c8:	6878      	ldr	r0, [r7, #4]
 80086ca:	f000 f9dc 	bl	8008a86 <USBD_CtlError>
        err++;
 80086ce:	7afb      	ldrb	r3, [r7, #11]
 80086d0:	3301      	adds	r3, #1
 80086d2:	72fb      	strb	r3, [r7, #11]
      break;
 80086d4:	e007      	b.n	80086e6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80086d6:	6839      	ldr	r1, [r7, #0]
 80086d8:	6878      	ldr	r0, [r7, #4]
 80086da:	f000 f9d4 	bl	8008a86 <USBD_CtlError>
      err++;
 80086de:	7afb      	ldrb	r3, [r7, #11]
 80086e0:	3301      	adds	r3, #1
 80086e2:	72fb      	strb	r3, [r7, #11]
      break;
 80086e4:	bf00      	nop
  }

  if (err != 0U)
 80086e6:	7afb      	ldrb	r3, [r7, #11]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d11c      	bne.n	8008726 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 80086ec:	893b      	ldrh	r3, [r7, #8]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d011      	beq.n	8008716 <USBD_GetDescriptor+0x2b6>
 80086f2:	683b      	ldr	r3, [r7, #0]
 80086f4:	88db      	ldrh	r3, [r3, #6]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d00d      	beq.n	8008716 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	88da      	ldrh	r2, [r3, #6]
 80086fe:	893b      	ldrh	r3, [r7, #8]
 8008700:	4293      	cmp	r3, r2
 8008702:	bf28      	it	cs
 8008704:	4613      	movcs	r3, r2
 8008706:	b29b      	uxth	r3, r3
 8008708:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800870a:	893b      	ldrh	r3, [r7, #8]
 800870c:	461a      	mov	r2, r3
 800870e:	68f9      	ldr	r1, [r7, #12]
 8008710:	6878      	ldr	r0, [r7, #4]
 8008712:	f000 fa22 	bl	8008b5a <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8008716:	683b      	ldr	r3, [r7, #0]
 8008718:	88db      	ldrh	r3, [r3, #6]
 800871a:	2b00      	cmp	r3, #0
 800871c:	d104      	bne.n	8008728 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800871e:	6878      	ldr	r0, [r7, #4]
 8008720:	f000 fa79 	bl	8008c16 <USBD_CtlSendStatus>
 8008724:	e000      	b.n	8008728 <USBD_GetDescriptor+0x2c8>
    return;
 8008726:	bf00      	nop
    }
  }
}
 8008728:	3710      	adds	r7, #16
 800872a:	46bd      	mov	sp, r7
 800872c:	bd80      	pop	{r7, pc}
 800872e:	bf00      	nop

08008730 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008730:	b580      	push	{r7, lr}
 8008732:	b084      	sub	sp, #16
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
 8008738:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	889b      	ldrh	r3, [r3, #4]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d130      	bne.n	80087a4 <USBD_SetAddress+0x74>
 8008742:	683b      	ldr	r3, [r7, #0]
 8008744:	88db      	ldrh	r3, [r3, #6]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d12c      	bne.n	80087a4 <USBD_SetAddress+0x74>
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	885b      	ldrh	r3, [r3, #2]
 800874e:	2b7f      	cmp	r3, #127	; 0x7f
 8008750:	d828      	bhi.n	80087a4 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008752:	683b      	ldr	r3, [r7, #0]
 8008754:	885b      	ldrh	r3, [r3, #2]
 8008756:	b2db      	uxtb	r3, r3
 8008758:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800875c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008764:	2b03      	cmp	r3, #3
 8008766:	d104      	bne.n	8008772 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8008768:	6839      	ldr	r1, [r7, #0]
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f000 f98b 	bl	8008a86 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008770:	e01d      	b.n	80087ae <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	7bfa      	ldrb	r2, [r7, #15]
 8008776:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800877a:	7bfb      	ldrb	r3, [r7, #15]
 800877c:	4619      	mov	r1, r3
 800877e:	6878      	ldr	r0, [r7, #4]
 8008780:	f000 febb 	bl	80094fa <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8008784:	6878      	ldr	r0, [r7, #4]
 8008786:	f000 fa46 	bl	8008c16 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800878a:	7bfb      	ldrb	r3, [r7, #15]
 800878c:	2b00      	cmp	r3, #0
 800878e:	d004      	beq.n	800879a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2202      	movs	r2, #2
 8008794:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008798:	e009      	b.n	80087ae <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	2201      	movs	r2, #1
 800879e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087a2:	e004      	b.n	80087ae <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80087a4:	6839      	ldr	r1, [r7, #0]
 80087a6:	6878      	ldr	r0, [r7, #4]
 80087a8:	f000 f96d 	bl	8008a86 <USBD_CtlError>
  }
}
 80087ac:	bf00      	nop
 80087ae:	bf00      	nop
 80087b0:	3710      	adds	r7, #16
 80087b2:	46bd      	mov	sp, r7
 80087b4:	bd80      	pop	{r7, pc}
	...

080087b8 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b082      	sub	sp, #8
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
 80087c0:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80087c2:	683b      	ldr	r3, [r7, #0]
 80087c4:	885b      	ldrh	r3, [r3, #2]
 80087c6:	b2da      	uxtb	r2, r3
 80087c8:	4b41      	ldr	r3, [pc, #260]	; (80088d0 <USBD_SetConfig+0x118>)
 80087ca:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80087cc:	4b40      	ldr	r3, [pc, #256]	; (80088d0 <USBD_SetConfig+0x118>)
 80087ce:	781b      	ldrb	r3, [r3, #0]
 80087d0:	2b01      	cmp	r3, #1
 80087d2:	d904      	bls.n	80087de <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 80087d4:	6839      	ldr	r1, [r7, #0]
 80087d6:	6878      	ldr	r0, [r7, #4]
 80087d8:	f000 f955 	bl	8008a86 <USBD_CtlError>
 80087dc:	e075      	b.n	80088ca <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80087e4:	2b02      	cmp	r3, #2
 80087e6:	d002      	beq.n	80087ee <USBD_SetConfig+0x36>
 80087e8:	2b03      	cmp	r3, #3
 80087ea:	d023      	beq.n	8008834 <USBD_SetConfig+0x7c>
 80087ec:	e062      	b.n	80088b4 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 80087ee:	4b38      	ldr	r3, [pc, #224]	; (80088d0 <USBD_SetConfig+0x118>)
 80087f0:	781b      	ldrb	r3, [r3, #0]
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d01a      	beq.n	800882c <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 80087f6:	4b36      	ldr	r3, [pc, #216]	; (80088d0 <USBD_SetConfig+0x118>)
 80087f8:	781b      	ldrb	r3, [r3, #0]
 80087fa:	461a      	mov	r2, r3
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	2203      	movs	r2, #3
 8008804:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008808:	4b31      	ldr	r3, [pc, #196]	; (80088d0 <USBD_SetConfig+0x118>)
 800880a:	781b      	ldrb	r3, [r3, #0]
 800880c:	4619      	mov	r1, r3
 800880e:	6878      	ldr	r0, [r7, #4]
 8008810:	f7ff f9af 	bl	8007b72 <USBD_SetClassConfig>
 8008814:	4603      	mov	r3, r0
 8008816:	2b02      	cmp	r3, #2
 8008818:	d104      	bne.n	8008824 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800881a:	6839      	ldr	r1, [r7, #0]
 800881c:	6878      	ldr	r0, [r7, #4]
 800881e:	f000 f932 	bl	8008a86 <USBD_CtlError>
            return;
 8008822:	e052      	b.n	80088ca <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8008824:	6878      	ldr	r0, [r7, #4]
 8008826:	f000 f9f6 	bl	8008c16 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800882a:	e04e      	b.n	80088ca <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800882c:	6878      	ldr	r0, [r7, #4]
 800882e:	f000 f9f2 	bl	8008c16 <USBD_CtlSendStatus>
        break;
 8008832:	e04a      	b.n	80088ca <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8008834:	4b26      	ldr	r3, [pc, #152]	; (80088d0 <USBD_SetConfig+0x118>)
 8008836:	781b      	ldrb	r3, [r3, #0]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d112      	bne.n	8008862 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2202      	movs	r2, #2
 8008840:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8008844:	4b22      	ldr	r3, [pc, #136]	; (80088d0 <USBD_SetConfig+0x118>)
 8008846:	781b      	ldrb	r3, [r3, #0]
 8008848:	461a      	mov	r2, r3
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800884e:	4b20      	ldr	r3, [pc, #128]	; (80088d0 <USBD_SetConfig+0x118>)
 8008850:	781b      	ldrb	r3, [r3, #0]
 8008852:	4619      	mov	r1, r3
 8008854:	6878      	ldr	r0, [r7, #4]
 8008856:	f7ff f9ab 	bl	8007bb0 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800885a:	6878      	ldr	r0, [r7, #4]
 800885c:	f000 f9db 	bl	8008c16 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008860:	e033      	b.n	80088ca <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8008862:	4b1b      	ldr	r3, [pc, #108]	; (80088d0 <USBD_SetConfig+0x118>)
 8008864:	781b      	ldrb	r3, [r3, #0]
 8008866:	461a      	mov	r2, r3
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	685b      	ldr	r3, [r3, #4]
 800886c:	429a      	cmp	r2, r3
 800886e:	d01d      	beq.n	80088ac <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	685b      	ldr	r3, [r3, #4]
 8008874:	b2db      	uxtb	r3, r3
 8008876:	4619      	mov	r1, r3
 8008878:	6878      	ldr	r0, [r7, #4]
 800887a:	f7ff f999 	bl	8007bb0 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800887e:	4b14      	ldr	r3, [pc, #80]	; (80088d0 <USBD_SetConfig+0x118>)
 8008880:	781b      	ldrb	r3, [r3, #0]
 8008882:	461a      	mov	r2, r3
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008888:	4b11      	ldr	r3, [pc, #68]	; (80088d0 <USBD_SetConfig+0x118>)
 800888a:	781b      	ldrb	r3, [r3, #0]
 800888c:	4619      	mov	r1, r3
 800888e:	6878      	ldr	r0, [r7, #4]
 8008890:	f7ff f96f 	bl	8007b72 <USBD_SetClassConfig>
 8008894:	4603      	mov	r3, r0
 8008896:	2b02      	cmp	r3, #2
 8008898:	d104      	bne.n	80088a4 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800889a:	6839      	ldr	r1, [r7, #0]
 800889c:	6878      	ldr	r0, [r7, #4]
 800889e:	f000 f8f2 	bl	8008a86 <USBD_CtlError>
            return;
 80088a2:	e012      	b.n	80088ca <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80088a4:	6878      	ldr	r0, [r7, #4]
 80088a6:	f000 f9b6 	bl	8008c16 <USBD_CtlSendStatus>
        break;
 80088aa:	e00e      	b.n	80088ca <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80088ac:	6878      	ldr	r0, [r7, #4]
 80088ae:	f000 f9b2 	bl	8008c16 <USBD_CtlSendStatus>
        break;
 80088b2:	e00a      	b.n	80088ca <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 80088b4:	6839      	ldr	r1, [r7, #0]
 80088b6:	6878      	ldr	r0, [r7, #4]
 80088b8:	f000 f8e5 	bl	8008a86 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 80088bc:	4b04      	ldr	r3, [pc, #16]	; (80088d0 <USBD_SetConfig+0x118>)
 80088be:	781b      	ldrb	r3, [r3, #0]
 80088c0:	4619      	mov	r1, r3
 80088c2:	6878      	ldr	r0, [r7, #4]
 80088c4:	f7ff f974 	bl	8007bb0 <USBD_ClrClassConfig>
        break;
 80088c8:	bf00      	nop
    }
  }
}
 80088ca:	3708      	adds	r7, #8
 80088cc:	46bd      	mov	sp, r7
 80088ce:	bd80      	pop	{r7, pc}
 80088d0:	200003a8 	.word	0x200003a8

080088d4 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80088d4:	b580      	push	{r7, lr}
 80088d6:	b082      	sub	sp, #8
 80088d8:	af00      	add	r7, sp, #0
 80088da:	6078      	str	r0, [r7, #4]
 80088dc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80088de:	683b      	ldr	r3, [r7, #0]
 80088e0:	88db      	ldrh	r3, [r3, #6]
 80088e2:	2b01      	cmp	r3, #1
 80088e4:	d004      	beq.n	80088f0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80088e6:	6839      	ldr	r1, [r7, #0]
 80088e8:	6878      	ldr	r0, [r7, #4]
 80088ea:	f000 f8cc 	bl	8008a86 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80088ee:	e022      	b.n	8008936 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80088f6:	2b02      	cmp	r3, #2
 80088f8:	dc02      	bgt.n	8008900 <USBD_GetConfig+0x2c>
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	dc03      	bgt.n	8008906 <USBD_GetConfig+0x32>
 80088fe:	e015      	b.n	800892c <USBD_GetConfig+0x58>
 8008900:	2b03      	cmp	r3, #3
 8008902:	d00b      	beq.n	800891c <USBD_GetConfig+0x48>
 8008904:	e012      	b.n	800892c <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	2200      	movs	r2, #0
 800890a:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	3308      	adds	r3, #8
 8008910:	2201      	movs	r2, #1
 8008912:	4619      	mov	r1, r3
 8008914:	6878      	ldr	r0, [r7, #4]
 8008916:	f000 f920 	bl	8008b5a <USBD_CtlSendData>
        break;
 800891a:	e00c      	b.n	8008936 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	3304      	adds	r3, #4
 8008920:	2201      	movs	r2, #1
 8008922:	4619      	mov	r1, r3
 8008924:	6878      	ldr	r0, [r7, #4]
 8008926:	f000 f918 	bl	8008b5a <USBD_CtlSendData>
        break;
 800892a:	e004      	b.n	8008936 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800892c:	6839      	ldr	r1, [r7, #0]
 800892e:	6878      	ldr	r0, [r7, #4]
 8008930:	f000 f8a9 	bl	8008a86 <USBD_CtlError>
        break;
 8008934:	bf00      	nop
}
 8008936:	bf00      	nop
 8008938:	3708      	adds	r7, #8
 800893a:	46bd      	mov	sp, r7
 800893c:	bd80      	pop	{r7, pc}

0800893e <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800893e:	b580      	push	{r7, lr}
 8008940:	b082      	sub	sp, #8
 8008942:	af00      	add	r7, sp, #0
 8008944:	6078      	str	r0, [r7, #4]
 8008946:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800894e:	3b01      	subs	r3, #1
 8008950:	2b02      	cmp	r3, #2
 8008952:	d81e      	bhi.n	8008992 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	88db      	ldrh	r3, [r3, #6]
 8008958:	2b02      	cmp	r3, #2
 800895a:	d004      	beq.n	8008966 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800895c:	6839      	ldr	r1, [r7, #0]
 800895e:	6878      	ldr	r0, [r7, #4]
 8008960:	f000 f891 	bl	8008a86 <USBD_CtlError>
        break;
 8008964:	e01a      	b.n	800899c <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	2201      	movs	r2, #1
 800896a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8008972:	2b00      	cmp	r3, #0
 8008974:	d005      	beq.n	8008982 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	68db      	ldr	r3, [r3, #12]
 800897a:	f043 0202 	orr.w	r2, r3, #2
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	330c      	adds	r3, #12
 8008986:	2202      	movs	r2, #2
 8008988:	4619      	mov	r1, r3
 800898a:	6878      	ldr	r0, [r7, #4]
 800898c:	f000 f8e5 	bl	8008b5a <USBD_CtlSendData>
      break;
 8008990:	e004      	b.n	800899c <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8008992:	6839      	ldr	r1, [r7, #0]
 8008994:	6878      	ldr	r0, [r7, #4]
 8008996:	f000 f876 	bl	8008a86 <USBD_CtlError>
      break;
 800899a:	bf00      	nop
  }
}
 800899c:	bf00      	nop
 800899e:	3708      	adds	r7, #8
 80089a0:	46bd      	mov	sp, r7
 80089a2:	bd80      	pop	{r7, pc}

080089a4 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	b082      	sub	sp, #8
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	6078      	str	r0, [r7, #4]
 80089ac:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80089ae:	683b      	ldr	r3, [r7, #0]
 80089b0:	885b      	ldrh	r3, [r3, #2]
 80089b2:	2b01      	cmp	r3, #1
 80089b4:	d106      	bne.n	80089c4 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	2201      	movs	r2, #1
 80089ba:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 80089be:	6878      	ldr	r0, [r7, #4]
 80089c0:	f000 f929 	bl	8008c16 <USBD_CtlSendStatus>
  }
}
 80089c4:	bf00      	nop
 80089c6:	3708      	adds	r7, #8
 80089c8:	46bd      	mov	sp, r7
 80089ca:	bd80      	pop	{r7, pc}

080089cc <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80089cc:	b580      	push	{r7, lr}
 80089ce:	b082      	sub	sp, #8
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
 80089d4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80089dc:	3b01      	subs	r3, #1
 80089de:	2b02      	cmp	r3, #2
 80089e0:	d80b      	bhi.n	80089fa <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80089e2:	683b      	ldr	r3, [r7, #0]
 80089e4:	885b      	ldrh	r3, [r3, #2]
 80089e6:	2b01      	cmp	r3, #1
 80089e8:	d10c      	bne.n	8008a04 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	2200      	movs	r2, #0
 80089ee:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 80089f2:	6878      	ldr	r0, [r7, #4]
 80089f4:	f000 f90f 	bl	8008c16 <USBD_CtlSendStatus>
      }
      break;
 80089f8:	e004      	b.n	8008a04 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 80089fa:	6839      	ldr	r1, [r7, #0]
 80089fc:	6878      	ldr	r0, [r7, #4]
 80089fe:	f000 f842 	bl	8008a86 <USBD_CtlError>
      break;
 8008a02:	e000      	b.n	8008a06 <USBD_ClrFeature+0x3a>
      break;
 8008a04:	bf00      	nop
  }
}
 8008a06:	bf00      	nop
 8008a08:	3708      	adds	r7, #8
 8008a0a:	46bd      	mov	sp, r7
 8008a0c:	bd80      	pop	{r7, pc}

08008a0e <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008a0e:	b480      	push	{r7}
 8008a10:	b083      	sub	sp, #12
 8008a12:	af00      	add	r7, sp, #0
 8008a14:	6078      	str	r0, [r7, #4]
 8008a16:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8008a18:	683b      	ldr	r3, [r7, #0]
 8008a1a:	781a      	ldrb	r2, [r3, #0]
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8008a20:	683b      	ldr	r3, [r7, #0]
 8008a22:	785a      	ldrb	r2, [r3, #1]
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8008a28:	683b      	ldr	r3, [r7, #0]
 8008a2a:	3302      	adds	r3, #2
 8008a2c:	781b      	ldrb	r3, [r3, #0]
 8008a2e:	b29a      	uxth	r2, r3
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	3303      	adds	r3, #3
 8008a34:	781b      	ldrb	r3, [r3, #0]
 8008a36:	b29b      	uxth	r3, r3
 8008a38:	021b      	lsls	r3, r3, #8
 8008a3a:	b29b      	uxth	r3, r3
 8008a3c:	4413      	add	r3, r2
 8008a3e:	b29a      	uxth	r2, r3
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8008a44:	683b      	ldr	r3, [r7, #0]
 8008a46:	3304      	adds	r3, #4
 8008a48:	781b      	ldrb	r3, [r3, #0]
 8008a4a:	b29a      	uxth	r2, r3
 8008a4c:	683b      	ldr	r3, [r7, #0]
 8008a4e:	3305      	adds	r3, #5
 8008a50:	781b      	ldrb	r3, [r3, #0]
 8008a52:	b29b      	uxth	r3, r3
 8008a54:	021b      	lsls	r3, r3, #8
 8008a56:	b29b      	uxth	r3, r3
 8008a58:	4413      	add	r3, r2
 8008a5a:	b29a      	uxth	r2, r3
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8008a60:	683b      	ldr	r3, [r7, #0]
 8008a62:	3306      	adds	r3, #6
 8008a64:	781b      	ldrb	r3, [r3, #0]
 8008a66:	b29a      	uxth	r2, r3
 8008a68:	683b      	ldr	r3, [r7, #0]
 8008a6a:	3307      	adds	r3, #7
 8008a6c:	781b      	ldrb	r3, [r3, #0]
 8008a6e:	b29b      	uxth	r3, r3
 8008a70:	021b      	lsls	r3, r3, #8
 8008a72:	b29b      	uxth	r3, r3
 8008a74:	4413      	add	r3, r2
 8008a76:	b29a      	uxth	r2, r3
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	80da      	strh	r2, [r3, #6]

}
 8008a7c:	bf00      	nop
 8008a7e:	370c      	adds	r7, #12
 8008a80:	46bd      	mov	sp, r7
 8008a82:	bc80      	pop	{r7}
 8008a84:	4770      	bx	lr

08008a86 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8008a86:	b580      	push	{r7, lr}
 8008a88:	b082      	sub	sp, #8
 8008a8a:	af00      	add	r7, sp, #0
 8008a8c:	6078      	str	r0, [r7, #4]
 8008a8e:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8008a90:	2180      	movs	r1, #128	; 0x80
 8008a92:	6878      	ldr	r0, [r7, #4]
 8008a94:	f000 fcc8 	bl	8009428 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8008a98:	2100      	movs	r1, #0
 8008a9a:	6878      	ldr	r0, [r7, #4]
 8008a9c:	f000 fcc4 	bl	8009428 <USBD_LL_StallEP>
}
 8008aa0:	bf00      	nop
 8008aa2:	3708      	adds	r7, #8
 8008aa4:	46bd      	mov	sp, r7
 8008aa6:	bd80      	pop	{r7, pc}

08008aa8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b086      	sub	sp, #24
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	60f8      	str	r0, [r7, #12]
 8008ab0:	60b9      	str	r1, [r7, #8]
 8008ab2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d032      	beq.n	8008b24 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8008abe:	68f8      	ldr	r0, [r7, #12]
 8008ac0:	f000 f834 	bl	8008b2c <USBD_GetLen>
 8008ac4:	4603      	mov	r3, r0
 8008ac6:	3301      	adds	r3, #1
 8008ac8:	b29b      	uxth	r3, r3
 8008aca:	005b      	lsls	r3, r3, #1
 8008acc:	b29a      	uxth	r2, r3
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8008ad2:	7dfb      	ldrb	r3, [r7, #23]
 8008ad4:	1c5a      	adds	r2, r3, #1
 8008ad6:	75fa      	strb	r2, [r7, #23]
 8008ad8:	461a      	mov	r2, r3
 8008ada:	68bb      	ldr	r3, [r7, #8]
 8008adc:	4413      	add	r3, r2
 8008ade:	687a      	ldr	r2, [r7, #4]
 8008ae0:	7812      	ldrb	r2, [r2, #0]
 8008ae2:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8008ae4:	7dfb      	ldrb	r3, [r7, #23]
 8008ae6:	1c5a      	adds	r2, r3, #1
 8008ae8:	75fa      	strb	r2, [r7, #23]
 8008aea:	461a      	mov	r2, r3
 8008aec:	68bb      	ldr	r3, [r7, #8]
 8008aee:	4413      	add	r3, r2
 8008af0:	2203      	movs	r2, #3
 8008af2:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8008af4:	e012      	b.n	8008b1c <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	1c5a      	adds	r2, r3, #1
 8008afa:	60fa      	str	r2, [r7, #12]
 8008afc:	7dfa      	ldrb	r2, [r7, #23]
 8008afe:	1c51      	adds	r1, r2, #1
 8008b00:	75f9      	strb	r1, [r7, #23]
 8008b02:	4611      	mov	r1, r2
 8008b04:	68ba      	ldr	r2, [r7, #8]
 8008b06:	440a      	add	r2, r1
 8008b08:	781b      	ldrb	r3, [r3, #0]
 8008b0a:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8008b0c:	7dfb      	ldrb	r3, [r7, #23]
 8008b0e:	1c5a      	adds	r2, r3, #1
 8008b10:	75fa      	strb	r2, [r7, #23]
 8008b12:	461a      	mov	r2, r3
 8008b14:	68bb      	ldr	r3, [r7, #8]
 8008b16:	4413      	add	r3, r2
 8008b18:	2200      	movs	r2, #0
 8008b1a:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	781b      	ldrb	r3, [r3, #0]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d1e8      	bne.n	8008af6 <USBD_GetString+0x4e>
    }
  }
}
 8008b24:	bf00      	nop
 8008b26:	3718      	adds	r7, #24
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	bd80      	pop	{r7, pc}

08008b2c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008b2c:	b480      	push	{r7}
 8008b2e:	b085      	sub	sp, #20
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008b34:	2300      	movs	r3, #0
 8008b36:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8008b38:	e005      	b.n	8008b46 <USBD_GetLen+0x1a>
  {
    len++;
 8008b3a:	7bfb      	ldrb	r3, [r7, #15]
 8008b3c:	3301      	adds	r3, #1
 8008b3e:	73fb      	strb	r3, [r7, #15]
    buf++;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	3301      	adds	r3, #1
 8008b44:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	781b      	ldrb	r3, [r3, #0]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d1f5      	bne.n	8008b3a <USBD_GetLen+0xe>
  }

  return len;
 8008b4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b50:	4618      	mov	r0, r3
 8008b52:	3714      	adds	r7, #20
 8008b54:	46bd      	mov	sp, r7
 8008b56:	bc80      	pop	{r7}
 8008b58:	4770      	bx	lr

08008b5a <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8008b5a:	b580      	push	{r7, lr}
 8008b5c:	b084      	sub	sp, #16
 8008b5e:	af00      	add	r7, sp, #0
 8008b60:	60f8      	str	r0, [r7, #12]
 8008b62:	60b9      	str	r1, [r7, #8]
 8008b64:	4613      	mov	r3, r2
 8008b66:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	2202      	movs	r2, #2
 8008b6c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8008b70:	88fa      	ldrh	r2, [r7, #6]
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8008b76:	88fa      	ldrh	r2, [r7, #6]
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008b7c:	88fb      	ldrh	r3, [r7, #6]
 8008b7e:	68ba      	ldr	r2, [r7, #8]
 8008b80:	2100      	movs	r1, #0
 8008b82:	68f8      	ldr	r0, [r7, #12]
 8008b84:	f000 fcd8 	bl	8009538 <USBD_LL_Transmit>

  return USBD_OK;
 8008b88:	2300      	movs	r3, #0
}
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	3710      	adds	r7, #16
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	bd80      	pop	{r7, pc}

08008b92 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8008b92:	b580      	push	{r7, lr}
 8008b94:	b084      	sub	sp, #16
 8008b96:	af00      	add	r7, sp, #0
 8008b98:	60f8      	str	r0, [r7, #12]
 8008b9a:	60b9      	str	r1, [r7, #8]
 8008b9c:	4613      	mov	r3, r2
 8008b9e:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008ba0:	88fb      	ldrh	r3, [r7, #6]
 8008ba2:	68ba      	ldr	r2, [r7, #8]
 8008ba4:	2100      	movs	r1, #0
 8008ba6:	68f8      	ldr	r0, [r7, #12]
 8008ba8:	f000 fcc6 	bl	8009538 <USBD_LL_Transmit>

  return USBD_OK;
 8008bac:	2300      	movs	r3, #0
}
 8008bae:	4618      	mov	r0, r3
 8008bb0:	3710      	adds	r7, #16
 8008bb2:	46bd      	mov	sp, r7
 8008bb4:	bd80      	pop	{r7, pc}

08008bb6 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8008bb6:	b580      	push	{r7, lr}
 8008bb8:	b084      	sub	sp, #16
 8008bba:	af00      	add	r7, sp, #0
 8008bbc:	60f8      	str	r0, [r7, #12]
 8008bbe:	60b9      	str	r1, [r7, #8]
 8008bc0:	4613      	mov	r3, r2
 8008bc2:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	2203      	movs	r2, #3
 8008bc8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8008bcc:	88fa      	ldrh	r2, [r7, #6]
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8008bd4:	88fa      	ldrh	r2, [r7, #6]
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008bdc:	88fb      	ldrh	r3, [r7, #6]
 8008bde:	68ba      	ldr	r2, [r7, #8]
 8008be0:	2100      	movs	r1, #0
 8008be2:	68f8      	ldr	r0, [r7, #12]
 8008be4:	f000 fccb 	bl	800957e <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008be8:	2300      	movs	r3, #0
}
 8008bea:	4618      	mov	r0, r3
 8008bec:	3710      	adds	r7, #16
 8008bee:	46bd      	mov	sp, r7
 8008bf0:	bd80      	pop	{r7, pc}

08008bf2 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8008bf2:	b580      	push	{r7, lr}
 8008bf4:	b084      	sub	sp, #16
 8008bf6:	af00      	add	r7, sp, #0
 8008bf8:	60f8      	str	r0, [r7, #12]
 8008bfa:	60b9      	str	r1, [r7, #8]
 8008bfc:	4613      	mov	r3, r2
 8008bfe:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008c00:	88fb      	ldrh	r3, [r7, #6]
 8008c02:	68ba      	ldr	r2, [r7, #8]
 8008c04:	2100      	movs	r1, #0
 8008c06:	68f8      	ldr	r0, [r7, #12]
 8008c08:	f000 fcb9 	bl	800957e <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008c0c:	2300      	movs	r3, #0
}
 8008c0e:	4618      	mov	r0, r3
 8008c10:	3710      	adds	r7, #16
 8008c12:	46bd      	mov	sp, r7
 8008c14:	bd80      	pop	{r7, pc}

08008c16 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008c16:	b580      	push	{r7, lr}
 8008c18:	b082      	sub	sp, #8
 8008c1a:	af00      	add	r7, sp, #0
 8008c1c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	2204      	movs	r2, #4
 8008c22:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008c26:	2300      	movs	r3, #0
 8008c28:	2200      	movs	r2, #0
 8008c2a:	2100      	movs	r1, #0
 8008c2c:	6878      	ldr	r0, [r7, #4]
 8008c2e:	f000 fc83 	bl	8009538 <USBD_LL_Transmit>

  return USBD_OK;
 8008c32:	2300      	movs	r3, #0
}
 8008c34:	4618      	mov	r0, r3
 8008c36:	3708      	adds	r7, #8
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	bd80      	pop	{r7, pc}

08008c3c <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b082      	sub	sp, #8
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2205      	movs	r2, #5
 8008c48:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	2200      	movs	r2, #0
 8008c50:	2100      	movs	r1, #0
 8008c52:	6878      	ldr	r0, [r7, #4]
 8008c54:	f000 fc93 	bl	800957e <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008c58:	2300      	movs	r3, #0
}
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	3708      	adds	r7, #8
 8008c5e:	46bd      	mov	sp, r7
 8008c60:	bd80      	pop	{r7, pc}
	...

08008c64 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008c64:	b580      	push	{r7, lr}
 8008c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008c68:	2200      	movs	r2, #0
 8008c6a:	4912      	ldr	r1, [pc, #72]	; (8008cb4 <MX_USB_DEVICE_Init+0x50>)
 8008c6c:	4812      	ldr	r0, [pc, #72]	; (8008cb8 <MX_USB_DEVICE_Init+0x54>)
 8008c6e:	f7fe ff26 	bl	8007abe <USBD_Init>
 8008c72:	4603      	mov	r3, r0
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d001      	beq.n	8008c7c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008c78:	f7f8 fed0 	bl	8001a1c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008c7c:	490f      	ldr	r1, [pc, #60]	; (8008cbc <MX_USB_DEVICE_Init+0x58>)
 8008c7e:	480e      	ldr	r0, [pc, #56]	; (8008cb8 <MX_USB_DEVICE_Init+0x54>)
 8008c80:	f7fe ff48 	bl	8007b14 <USBD_RegisterClass>
 8008c84:	4603      	mov	r3, r0
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d001      	beq.n	8008c8e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008c8a:	f7f8 fec7 	bl	8001a1c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008c8e:	490c      	ldr	r1, [pc, #48]	; (8008cc0 <MX_USB_DEVICE_Init+0x5c>)
 8008c90:	4809      	ldr	r0, [pc, #36]	; (8008cb8 <MX_USB_DEVICE_Init+0x54>)
 8008c92:	f7fe fe79 	bl	8007988 <USBD_CDC_RegisterInterface>
 8008c96:	4603      	mov	r3, r0
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d001      	beq.n	8008ca0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008c9c:	f7f8 febe 	bl	8001a1c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008ca0:	4805      	ldr	r0, [pc, #20]	; (8008cb8 <MX_USB_DEVICE_Init+0x54>)
 8008ca2:	f7fe ff50 	bl	8007b46 <USBD_Start>
 8008ca6:	4603      	mov	r3, r0
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d001      	beq.n	8008cb0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008cac:	f7f8 feb6 	bl	8001a1c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008cb0:	bf00      	nop
 8008cb2:	bd80      	pop	{r7, pc}
 8008cb4:	20000130 	.word	0x20000130
 8008cb8:	200003b8 	.word	0x200003b8
 8008cbc:	2000001c 	.word	0x2000001c
 8008cc0:	20000120 	.word	0x20000120

08008cc4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008cc8:	2200      	movs	r2, #0
 8008cca:	4905      	ldr	r1, [pc, #20]	; (8008ce0 <CDC_Init_FS+0x1c>)
 8008ccc:	4805      	ldr	r0, [pc, #20]	; (8008ce4 <CDC_Init_FS+0x20>)
 8008cce:	f7fe fe71 	bl	80079b4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008cd2:	4905      	ldr	r1, [pc, #20]	; (8008ce8 <CDC_Init_FS+0x24>)
 8008cd4:	4803      	ldr	r0, [pc, #12]	; (8008ce4 <CDC_Init_FS+0x20>)
 8008cd6:	f7fe fe86 	bl	80079e6 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008cda:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008cdc:	4618      	mov	r0, r3
 8008cde:	bd80      	pop	{r7, pc}
 8008ce0:	20000e7c 	.word	0x20000e7c
 8008ce4:	200003b8 	.word	0x200003b8
 8008ce8:	2000067c 	.word	0x2000067c

08008cec <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008cec:	b480      	push	{r7}
 8008cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008cf0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	bc80      	pop	{r7}
 8008cf8:	4770      	bx	lr
	...

08008cfc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008cfc:	b480      	push	{r7}
 8008cfe:	b083      	sub	sp, #12
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	4603      	mov	r3, r0
 8008d04:	6039      	str	r1, [r7, #0]
 8008d06:	71fb      	strb	r3, [r7, #7]
 8008d08:	4613      	mov	r3, r2
 8008d0a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008d0c:	79fb      	ldrb	r3, [r7, #7]
 8008d0e:	2b23      	cmp	r3, #35	; 0x23
 8008d10:	d84a      	bhi.n	8008da8 <CDC_Control_FS+0xac>
 8008d12:	a201      	add	r2, pc, #4	; (adr r2, 8008d18 <CDC_Control_FS+0x1c>)
 8008d14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d18:	08008da9 	.word	0x08008da9
 8008d1c:	08008da9 	.word	0x08008da9
 8008d20:	08008da9 	.word	0x08008da9
 8008d24:	08008da9 	.word	0x08008da9
 8008d28:	08008da9 	.word	0x08008da9
 8008d2c:	08008da9 	.word	0x08008da9
 8008d30:	08008da9 	.word	0x08008da9
 8008d34:	08008da9 	.word	0x08008da9
 8008d38:	08008da9 	.word	0x08008da9
 8008d3c:	08008da9 	.word	0x08008da9
 8008d40:	08008da9 	.word	0x08008da9
 8008d44:	08008da9 	.word	0x08008da9
 8008d48:	08008da9 	.word	0x08008da9
 8008d4c:	08008da9 	.word	0x08008da9
 8008d50:	08008da9 	.word	0x08008da9
 8008d54:	08008da9 	.word	0x08008da9
 8008d58:	08008da9 	.word	0x08008da9
 8008d5c:	08008da9 	.word	0x08008da9
 8008d60:	08008da9 	.word	0x08008da9
 8008d64:	08008da9 	.word	0x08008da9
 8008d68:	08008da9 	.word	0x08008da9
 8008d6c:	08008da9 	.word	0x08008da9
 8008d70:	08008da9 	.word	0x08008da9
 8008d74:	08008da9 	.word	0x08008da9
 8008d78:	08008da9 	.word	0x08008da9
 8008d7c:	08008da9 	.word	0x08008da9
 8008d80:	08008da9 	.word	0x08008da9
 8008d84:	08008da9 	.word	0x08008da9
 8008d88:	08008da9 	.word	0x08008da9
 8008d8c:	08008da9 	.word	0x08008da9
 8008d90:	08008da9 	.word	0x08008da9
 8008d94:	08008da9 	.word	0x08008da9
 8008d98:	08008da9 	.word	0x08008da9
 8008d9c:	08008da9 	.word	0x08008da9
 8008da0:	08008da9 	.word	0x08008da9
 8008da4:	08008da9 	.word	0x08008da9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008da8:	bf00      	nop
  }

  return (USBD_OK);
 8008daa:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008dac:	4618      	mov	r0, r3
 8008dae:	370c      	adds	r7, #12
 8008db0:	46bd      	mov	sp, r7
 8008db2:	bc80      	pop	{r7}
 8008db4:	4770      	bx	lr
 8008db6:	bf00      	nop

08008db8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008db8:	b580      	push	{r7, lr}
 8008dba:	b082      	sub	sp, #8
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	6078      	str	r0, [r7, #4]
 8008dc0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008dc2:	6879      	ldr	r1, [r7, #4]
 8008dc4:	4805      	ldr	r0, [pc, #20]	; (8008ddc <CDC_Receive_FS+0x24>)
 8008dc6:	f7fe fe0e 	bl	80079e6 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008dca:	4804      	ldr	r0, [pc, #16]	; (8008ddc <CDC_Receive_FS+0x24>)
 8008dcc:	f7fe fe4d 	bl	8007a6a <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008dd0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	3708      	adds	r7, #8
 8008dd6:	46bd      	mov	sp, r7
 8008dd8:	bd80      	pop	{r7, pc}
 8008dda:	bf00      	nop
 8008ddc:	200003b8 	.word	0x200003b8

08008de0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b084      	sub	sp, #16
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
 8008de8:	460b      	mov	r3, r1
 8008dea:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008dec:	2300      	movs	r3, #0
 8008dee:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008df0:	4b0d      	ldr	r3, [pc, #52]	; (8008e28 <CDC_Transmit_FS+0x48>)
 8008df2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008df6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008df8:	68bb      	ldr	r3, [r7, #8]
 8008dfa:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d001      	beq.n	8008e06 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8008e02:	2301      	movs	r3, #1
 8008e04:	e00b      	b.n	8008e1e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008e06:	887b      	ldrh	r3, [r7, #2]
 8008e08:	461a      	mov	r2, r3
 8008e0a:	6879      	ldr	r1, [r7, #4]
 8008e0c:	4806      	ldr	r0, [pc, #24]	; (8008e28 <CDC_Transmit_FS+0x48>)
 8008e0e:	f7fe fdd1 	bl	80079b4 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008e12:	4805      	ldr	r0, [pc, #20]	; (8008e28 <CDC_Transmit_FS+0x48>)
 8008e14:	f7fe fdfa 	bl	8007a0c <USBD_CDC_TransmitPacket>
 8008e18:	4603      	mov	r3, r0
 8008e1a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008e1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e1e:	4618      	mov	r0, r3
 8008e20:	3710      	adds	r7, #16
 8008e22:	46bd      	mov	sp, r7
 8008e24:	bd80      	pop	{r7, pc}
 8008e26:	bf00      	nop
 8008e28:	200003b8 	.word	0x200003b8

08008e2c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008e2c:	b480      	push	{r7}
 8008e2e:	b083      	sub	sp, #12
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	4603      	mov	r3, r0
 8008e34:	6039      	str	r1, [r7, #0]
 8008e36:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008e38:	683b      	ldr	r3, [r7, #0]
 8008e3a:	2212      	movs	r2, #18
 8008e3c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008e3e:	4b03      	ldr	r3, [pc, #12]	; (8008e4c <USBD_FS_DeviceDescriptor+0x20>)
}
 8008e40:	4618      	mov	r0, r3
 8008e42:	370c      	adds	r7, #12
 8008e44:	46bd      	mov	sp, r7
 8008e46:	bc80      	pop	{r7}
 8008e48:	4770      	bx	lr
 8008e4a:	bf00      	nop
 8008e4c:	2000014c 	.word	0x2000014c

08008e50 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008e50:	b480      	push	{r7}
 8008e52:	b083      	sub	sp, #12
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	4603      	mov	r3, r0
 8008e58:	6039      	str	r1, [r7, #0]
 8008e5a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008e5c:	683b      	ldr	r3, [r7, #0]
 8008e5e:	2204      	movs	r2, #4
 8008e60:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008e62:	4b03      	ldr	r3, [pc, #12]	; (8008e70 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008e64:	4618      	mov	r0, r3
 8008e66:	370c      	adds	r7, #12
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	bc80      	pop	{r7}
 8008e6c:	4770      	bx	lr
 8008e6e:	bf00      	nop
 8008e70:	20000160 	.word	0x20000160

08008e74 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008e74:	b580      	push	{r7, lr}
 8008e76:	b082      	sub	sp, #8
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	4603      	mov	r3, r0
 8008e7c:	6039      	str	r1, [r7, #0]
 8008e7e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008e80:	79fb      	ldrb	r3, [r7, #7]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d105      	bne.n	8008e92 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008e86:	683a      	ldr	r2, [r7, #0]
 8008e88:	4907      	ldr	r1, [pc, #28]	; (8008ea8 <USBD_FS_ProductStrDescriptor+0x34>)
 8008e8a:	4808      	ldr	r0, [pc, #32]	; (8008eac <USBD_FS_ProductStrDescriptor+0x38>)
 8008e8c:	f7ff fe0c 	bl	8008aa8 <USBD_GetString>
 8008e90:	e004      	b.n	8008e9c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008e92:	683a      	ldr	r2, [r7, #0]
 8008e94:	4904      	ldr	r1, [pc, #16]	; (8008ea8 <USBD_FS_ProductStrDescriptor+0x34>)
 8008e96:	4805      	ldr	r0, [pc, #20]	; (8008eac <USBD_FS_ProductStrDescriptor+0x38>)
 8008e98:	f7ff fe06 	bl	8008aa8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008e9c:	4b02      	ldr	r3, [pc, #8]	; (8008ea8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	3708      	adds	r7, #8
 8008ea2:	46bd      	mov	sp, r7
 8008ea4:	bd80      	pop	{r7, pc}
 8008ea6:	bf00      	nop
 8008ea8:	2000167c 	.word	0x2000167c
 8008eac:	0800a190 	.word	0x0800a190

08008eb0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b082      	sub	sp, #8
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	4603      	mov	r3, r0
 8008eb8:	6039      	str	r1, [r7, #0]
 8008eba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008ebc:	683a      	ldr	r2, [r7, #0]
 8008ebe:	4904      	ldr	r1, [pc, #16]	; (8008ed0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008ec0:	4804      	ldr	r0, [pc, #16]	; (8008ed4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008ec2:	f7ff fdf1 	bl	8008aa8 <USBD_GetString>
  return USBD_StrDesc;
 8008ec6:	4b02      	ldr	r3, [pc, #8]	; (8008ed0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008ec8:	4618      	mov	r0, r3
 8008eca:	3708      	adds	r7, #8
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	bd80      	pop	{r7, pc}
 8008ed0:	2000167c 	.word	0x2000167c
 8008ed4:	0800a1a8 	.word	0x0800a1a8

08008ed8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b082      	sub	sp, #8
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	4603      	mov	r3, r0
 8008ee0:	6039      	str	r1, [r7, #0]
 8008ee2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008ee4:	683b      	ldr	r3, [r7, #0]
 8008ee6:	221a      	movs	r2, #26
 8008ee8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008eea:	f000 f843 	bl	8008f74 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008eee:	4b02      	ldr	r3, [pc, #8]	; (8008ef8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	3708      	adds	r7, #8
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	bd80      	pop	{r7, pc}
 8008ef8:	20000164 	.word	0x20000164

08008efc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	b082      	sub	sp, #8
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	4603      	mov	r3, r0
 8008f04:	6039      	str	r1, [r7, #0]
 8008f06:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008f08:	79fb      	ldrb	r3, [r7, #7]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d105      	bne.n	8008f1a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008f0e:	683a      	ldr	r2, [r7, #0]
 8008f10:	4907      	ldr	r1, [pc, #28]	; (8008f30 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008f12:	4808      	ldr	r0, [pc, #32]	; (8008f34 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008f14:	f7ff fdc8 	bl	8008aa8 <USBD_GetString>
 8008f18:	e004      	b.n	8008f24 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008f1a:	683a      	ldr	r2, [r7, #0]
 8008f1c:	4904      	ldr	r1, [pc, #16]	; (8008f30 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008f1e:	4805      	ldr	r0, [pc, #20]	; (8008f34 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008f20:	f7ff fdc2 	bl	8008aa8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008f24:	4b02      	ldr	r3, [pc, #8]	; (8008f30 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008f26:	4618      	mov	r0, r3
 8008f28:	3708      	adds	r7, #8
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	bd80      	pop	{r7, pc}
 8008f2e:	bf00      	nop
 8008f30:	2000167c 	.word	0x2000167c
 8008f34:	0800a1bc 	.word	0x0800a1bc

08008f38 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f38:	b580      	push	{r7, lr}
 8008f3a:	b082      	sub	sp, #8
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	4603      	mov	r3, r0
 8008f40:	6039      	str	r1, [r7, #0]
 8008f42:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008f44:	79fb      	ldrb	r3, [r7, #7]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d105      	bne.n	8008f56 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008f4a:	683a      	ldr	r2, [r7, #0]
 8008f4c:	4907      	ldr	r1, [pc, #28]	; (8008f6c <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008f4e:	4808      	ldr	r0, [pc, #32]	; (8008f70 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008f50:	f7ff fdaa 	bl	8008aa8 <USBD_GetString>
 8008f54:	e004      	b.n	8008f60 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008f56:	683a      	ldr	r2, [r7, #0]
 8008f58:	4904      	ldr	r1, [pc, #16]	; (8008f6c <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008f5a:	4805      	ldr	r0, [pc, #20]	; (8008f70 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008f5c:	f7ff fda4 	bl	8008aa8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008f60:	4b02      	ldr	r3, [pc, #8]	; (8008f6c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008f62:	4618      	mov	r0, r3
 8008f64:	3708      	adds	r7, #8
 8008f66:	46bd      	mov	sp, r7
 8008f68:	bd80      	pop	{r7, pc}
 8008f6a:	bf00      	nop
 8008f6c:	2000167c 	.word	0x2000167c
 8008f70:	0800a1c8 	.word	0x0800a1c8

08008f74 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008f74:	b580      	push	{r7, lr}
 8008f76:	b084      	sub	sp, #16
 8008f78:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008f7a:	4b0f      	ldr	r3, [pc, #60]	; (8008fb8 <Get_SerialNum+0x44>)
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008f80:	4b0e      	ldr	r3, [pc, #56]	; (8008fbc <Get_SerialNum+0x48>)
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008f86:	4b0e      	ldr	r3, [pc, #56]	; (8008fc0 <Get_SerialNum+0x4c>)
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008f8c:	68fa      	ldr	r2, [r7, #12]
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	4413      	add	r3, r2
 8008f92:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d009      	beq.n	8008fae <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008f9a:	2208      	movs	r2, #8
 8008f9c:	4909      	ldr	r1, [pc, #36]	; (8008fc4 <Get_SerialNum+0x50>)
 8008f9e:	68f8      	ldr	r0, [r7, #12]
 8008fa0:	f000 f814 	bl	8008fcc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008fa4:	2204      	movs	r2, #4
 8008fa6:	4908      	ldr	r1, [pc, #32]	; (8008fc8 <Get_SerialNum+0x54>)
 8008fa8:	68b8      	ldr	r0, [r7, #8]
 8008faa:	f000 f80f 	bl	8008fcc <IntToUnicode>
  }
}
 8008fae:	bf00      	nop
 8008fb0:	3710      	adds	r7, #16
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	bd80      	pop	{r7, pc}
 8008fb6:	bf00      	nop
 8008fb8:	1fff7a10 	.word	0x1fff7a10
 8008fbc:	1fff7a14 	.word	0x1fff7a14
 8008fc0:	1fff7a18 	.word	0x1fff7a18
 8008fc4:	20000166 	.word	0x20000166
 8008fc8:	20000176 	.word	0x20000176

08008fcc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008fcc:	b480      	push	{r7}
 8008fce:	b087      	sub	sp, #28
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	60f8      	str	r0, [r7, #12]
 8008fd4:	60b9      	str	r1, [r7, #8]
 8008fd6:	4613      	mov	r3, r2
 8008fd8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008fda:	2300      	movs	r3, #0
 8008fdc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008fde:	2300      	movs	r3, #0
 8008fe0:	75fb      	strb	r3, [r7, #23]
 8008fe2:	e027      	b.n	8009034 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	0f1b      	lsrs	r3, r3, #28
 8008fe8:	2b09      	cmp	r3, #9
 8008fea:	d80b      	bhi.n	8009004 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	0f1b      	lsrs	r3, r3, #28
 8008ff0:	b2da      	uxtb	r2, r3
 8008ff2:	7dfb      	ldrb	r3, [r7, #23]
 8008ff4:	005b      	lsls	r3, r3, #1
 8008ff6:	4619      	mov	r1, r3
 8008ff8:	68bb      	ldr	r3, [r7, #8]
 8008ffa:	440b      	add	r3, r1
 8008ffc:	3230      	adds	r2, #48	; 0x30
 8008ffe:	b2d2      	uxtb	r2, r2
 8009000:	701a      	strb	r2, [r3, #0]
 8009002:	e00a      	b.n	800901a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	0f1b      	lsrs	r3, r3, #28
 8009008:	b2da      	uxtb	r2, r3
 800900a:	7dfb      	ldrb	r3, [r7, #23]
 800900c:	005b      	lsls	r3, r3, #1
 800900e:	4619      	mov	r1, r3
 8009010:	68bb      	ldr	r3, [r7, #8]
 8009012:	440b      	add	r3, r1
 8009014:	3237      	adds	r2, #55	; 0x37
 8009016:	b2d2      	uxtb	r2, r2
 8009018:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	011b      	lsls	r3, r3, #4
 800901e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009020:	7dfb      	ldrb	r3, [r7, #23]
 8009022:	005b      	lsls	r3, r3, #1
 8009024:	3301      	adds	r3, #1
 8009026:	68ba      	ldr	r2, [r7, #8]
 8009028:	4413      	add	r3, r2
 800902a:	2200      	movs	r2, #0
 800902c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800902e:	7dfb      	ldrb	r3, [r7, #23]
 8009030:	3301      	adds	r3, #1
 8009032:	75fb      	strb	r3, [r7, #23]
 8009034:	7dfa      	ldrb	r2, [r7, #23]
 8009036:	79fb      	ldrb	r3, [r7, #7]
 8009038:	429a      	cmp	r2, r3
 800903a:	d3d3      	bcc.n	8008fe4 <IntToUnicode+0x18>
  }
}
 800903c:	bf00      	nop
 800903e:	bf00      	nop
 8009040:	371c      	adds	r7, #28
 8009042:	46bd      	mov	sp, r7
 8009044:	bc80      	pop	{r7}
 8009046:	4770      	bx	lr

08009048 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b08a      	sub	sp, #40	; 0x28
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009050:	f107 0314 	add.w	r3, r7, #20
 8009054:	2200      	movs	r2, #0
 8009056:	601a      	str	r2, [r3, #0]
 8009058:	605a      	str	r2, [r3, #4]
 800905a:	609a      	str	r2, [r3, #8]
 800905c:	60da      	str	r2, [r3, #12]
 800905e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009068:	d13a      	bne.n	80090e0 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800906a:	2300      	movs	r3, #0
 800906c:	613b      	str	r3, [r7, #16]
 800906e:	4b1e      	ldr	r3, [pc, #120]	; (80090e8 <HAL_PCD_MspInit+0xa0>)
 8009070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009072:	4a1d      	ldr	r2, [pc, #116]	; (80090e8 <HAL_PCD_MspInit+0xa0>)
 8009074:	f043 0301 	orr.w	r3, r3, #1
 8009078:	6313      	str	r3, [r2, #48]	; 0x30
 800907a:	4b1b      	ldr	r3, [pc, #108]	; (80090e8 <HAL_PCD_MspInit+0xa0>)
 800907c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800907e:	f003 0301 	and.w	r3, r3, #1
 8009082:	613b      	str	r3, [r7, #16]
 8009084:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8009086:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800908a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800908c:	2302      	movs	r3, #2
 800908e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009090:	2300      	movs	r3, #0
 8009092:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009094:	2303      	movs	r3, #3
 8009096:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009098:	230a      	movs	r3, #10
 800909a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800909c:	f107 0314 	add.w	r3, r7, #20
 80090a0:	4619      	mov	r1, r3
 80090a2:	4812      	ldr	r0, [pc, #72]	; (80090ec <HAL_PCD_MspInit+0xa4>)
 80090a4:	f7f9 fd12 	bl	8002acc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80090a8:	4b0f      	ldr	r3, [pc, #60]	; (80090e8 <HAL_PCD_MspInit+0xa0>)
 80090aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090ac:	4a0e      	ldr	r2, [pc, #56]	; (80090e8 <HAL_PCD_MspInit+0xa0>)
 80090ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80090b2:	6353      	str	r3, [r2, #52]	; 0x34
 80090b4:	2300      	movs	r3, #0
 80090b6:	60fb      	str	r3, [r7, #12]
 80090b8:	4b0b      	ldr	r3, [pc, #44]	; (80090e8 <HAL_PCD_MspInit+0xa0>)
 80090ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80090bc:	4a0a      	ldr	r2, [pc, #40]	; (80090e8 <HAL_PCD_MspInit+0xa0>)
 80090be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80090c2:	6453      	str	r3, [r2, #68]	; 0x44
 80090c4:	4b08      	ldr	r3, [pc, #32]	; (80090e8 <HAL_PCD_MspInit+0xa0>)
 80090c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80090c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80090cc:	60fb      	str	r3, [r7, #12]
 80090ce:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80090d0:	2200      	movs	r2, #0
 80090d2:	2100      	movs	r1, #0
 80090d4:	2043      	movs	r0, #67	; 0x43
 80090d6:	f7f9 fcc2 	bl	8002a5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80090da:	2043      	movs	r0, #67	; 0x43
 80090dc:	f7f9 fcdb 	bl	8002a96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80090e0:	bf00      	nop
 80090e2:	3728      	adds	r7, #40	; 0x28
 80090e4:	46bd      	mov	sp, r7
 80090e6:	bd80      	pop	{r7, pc}
 80090e8:	40023800 	.word	0x40023800
 80090ec:	40020000 	.word	0x40020000

080090f0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80090f0:	b580      	push	{r7, lr}
 80090f2:	b082      	sub	sp, #8
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	f8d3 23fc 	ldr.w	r2, [r3, #1020]	; 0x3fc
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009104:	4619      	mov	r1, r3
 8009106:	4610      	mov	r0, r2
 8009108:	f7fe fd65 	bl	8007bd6 <USBD_LL_SetupStage>
}
 800910c:	bf00      	nop
 800910e:	3708      	adds	r7, #8
 8009110:	46bd      	mov	sp, r7
 8009112:	bd80      	pop	{r7, pc}

08009114 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009114:	b580      	push	{r7, lr}
 8009116:	b082      	sub	sp, #8
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]
 800911c:	460b      	mov	r3, r1
 800911e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 8009126:	78fa      	ldrb	r2, [r7, #3]
 8009128:	6879      	ldr	r1, [r7, #4]
 800912a:	4613      	mov	r3, r2
 800912c:	00db      	lsls	r3, r3, #3
 800912e:	1a9b      	subs	r3, r3, r2
 8009130:	009b      	lsls	r3, r3, #2
 8009132:	440b      	add	r3, r1
 8009134:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009138:	681a      	ldr	r2, [r3, #0]
 800913a:	78fb      	ldrb	r3, [r7, #3]
 800913c:	4619      	mov	r1, r3
 800913e:	f7fe fd97 	bl	8007c70 <USBD_LL_DataOutStage>
}
 8009142:	bf00      	nop
 8009144:	3708      	adds	r7, #8
 8009146:	46bd      	mov	sp, r7
 8009148:	bd80      	pop	{r7, pc}

0800914a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800914a:	b580      	push	{r7, lr}
 800914c:	b082      	sub	sp, #8
 800914e:	af00      	add	r7, sp, #0
 8009150:	6078      	str	r0, [r7, #4]
 8009152:	460b      	mov	r3, r1
 8009154:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 800915c:	78fa      	ldrb	r2, [r7, #3]
 800915e:	6879      	ldr	r1, [r7, #4]
 8009160:	4613      	mov	r3, r2
 8009162:	00db      	lsls	r3, r3, #3
 8009164:	1a9b      	subs	r3, r3, r2
 8009166:	009b      	lsls	r3, r3, #2
 8009168:	440b      	add	r3, r1
 800916a:	3348      	adds	r3, #72	; 0x48
 800916c:	681a      	ldr	r2, [r3, #0]
 800916e:	78fb      	ldrb	r3, [r7, #3]
 8009170:	4619      	mov	r1, r3
 8009172:	f7fe fdee 	bl	8007d52 <USBD_LL_DataInStage>
}
 8009176:	bf00      	nop
 8009178:	3708      	adds	r7, #8
 800917a:	46bd      	mov	sp, r7
 800917c:	bd80      	pop	{r7, pc}

0800917e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800917e:	b580      	push	{r7, lr}
 8009180:	b082      	sub	sp, #8
 8009182:	af00      	add	r7, sp, #0
 8009184:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800918c:	4618      	mov	r0, r3
 800918e:	f7fe fefe 	bl	8007f8e <USBD_LL_SOF>
}
 8009192:	bf00      	nop
 8009194:	3708      	adds	r7, #8
 8009196:	46bd      	mov	sp, r7
 8009198:	bd80      	pop	{r7, pc}

0800919a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800919a:	b580      	push	{r7, lr}
 800919c:	b084      	sub	sp, #16
 800919e:	af00      	add	r7, sp, #0
 80091a0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80091a2:	2301      	movs	r3, #1
 80091a4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	68db      	ldr	r3, [r3, #12]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d102      	bne.n	80091b4 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80091ae:	2300      	movs	r3, #0
 80091b0:	73fb      	strb	r3, [r7, #15]
 80091b2:	e008      	b.n	80091c6 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	68db      	ldr	r3, [r3, #12]
 80091b8:	2b02      	cmp	r3, #2
 80091ba:	d102      	bne.n	80091c2 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80091bc:	2301      	movs	r3, #1
 80091be:	73fb      	strb	r3, [r7, #15]
 80091c0:	e001      	b.n	80091c6 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80091c2:	f7f8 fc2b 	bl	8001a1c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 80091cc:	7bfa      	ldrb	r2, [r7, #15]
 80091ce:	4611      	mov	r1, r2
 80091d0:	4618      	mov	r0, r3
 80091d2:	f7fe fea4 	bl	8007f1e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 80091dc:	4618      	mov	r0, r3
 80091de:	f7fe fe5d 	bl	8007e9c <USBD_LL_Reset>
}
 80091e2:	bf00      	nop
 80091e4:	3710      	adds	r7, #16
 80091e6:	46bd      	mov	sp, r7
 80091e8:	bd80      	pop	{r7, pc}
	...

080091ec <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80091ec:	b580      	push	{r7, lr}
 80091ee:	b082      	sub	sp, #8
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 80091fa:	4618      	mov	r0, r3
 80091fc:	f7fe fe9e 	bl	8007f3c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	687a      	ldr	r2, [r7, #4]
 800920c:	6812      	ldr	r2, [r2, #0]
 800920e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009212:	f043 0301 	orr.w	r3, r3, #1
 8009216:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	6a1b      	ldr	r3, [r3, #32]
 800921c:	2b00      	cmp	r3, #0
 800921e:	d005      	beq.n	800922c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009220:	4b04      	ldr	r3, [pc, #16]	; (8009234 <HAL_PCD_SuspendCallback+0x48>)
 8009222:	691b      	ldr	r3, [r3, #16]
 8009224:	4a03      	ldr	r2, [pc, #12]	; (8009234 <HAL_PCD_SuspendCallback+0x48>)
 8009226:	f043 0306 	orr.w	r3, r3, #6
 800922a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800922c:	bf00      	nop
 800922e:	3708      	adds	r7, #8
 8009230:	46bd      	mov	sp, r7
 8009232:	bd80      	pop	{r7, pc}
 8009234:	e000ed00 	.word	0xe000ed00

08009238 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009238:	b580      	push	{r7, lr}
 800923a:	b082      	sub	sp, #8
 800923c:	af00      	add	r7, sp, #0
 800923e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8009246:	4618      	mov	r0, r3
 8009248:	f7fe fe8c 	bl	8007f64 <USBD_LL_Resume>
}
 800924c:	bf00      	nop
 800924e:	3708      	adds	r7, #8
 8009250:	46bd      	mov	sp, r7
 8009252:	bd80      	pop	{r7, pc}

08009254 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009254:	b580      	push	{r7, lr}
 8009256:	b082      	sub	sp, #8
 8009258:	af00      	add	r7, sp, #0
 800925a:	6078      	str	r0, [r7, #4]
 800925c:	460b      	mov	r3, r1
 800925e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8009266:	78fa      	ldrb	r2, [r7, #3]
 8009268:	4611      	mov	r1, r2
 800926a:	4618      	mov	r0, r3
 800926c:	f7fe feb5 	bl	8007fda <USBD_LL_IsoOUTIncomplete>
}
 8009270:	bf00      	nop
 8009272:	3708      	adds	r7, #8
 8009274:	46bd      	mov	sp, r7
 8009276:	bd80      	pop	{r7, pc}

08009278 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009278:	b580      	push	{r7, lr}
 800927a:	b082      	sub	sp, #8
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
 8009280:	460b      	mov	r3, r1
 8009282:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800928a:	78fa      	ldrb	r2, [r7, #3]
 800928c:	4611      	mov	r1, r2
 800928e:	4618      	mov	r0, r3
 8009290:	f7fe fe97 	bl	8007fc2 <USBD_LL_IsoINIncomplete>
}
 8009294:	bf00      	nop
 8009296:	3708      	adds	r7, #8
 8009298:	46bd      	mov	sp, r7
 800929a:	bd80      	pop	{r7, pc}

0800929c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b082      	sub	sp, #8
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 80092aa:	4618      	mov	r0, r3
 80092ac:	f7fe fea1 	bl	8007ff2 <USBD_LL_DevConnected>
}
 80092b0:	bf00      	nop
 80092b2:	3708      	adds	r7, #8
 80092b4:	46bd      	mov	sp, r7
 80092b6:	bd80      	pop	{r7, pc}

080092b8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b082      	sub	sp, #8
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 80092c6:	4618      	mov	r0, r3
 80092c8:	f7fe fe9d 	bl	8008006 <USBD_LL_DevDisconnected>
}
 80092cc:	bf00      	nop
 80092ce:	3708      	adds	r7, #8
 80092d0:	46bd      	mov	sp, r7
 80092d2:	bd80      	pop	{r7, pc}

080092d4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80092d4:	b580      	push	{r7, lr}
 80092d6:	b082      	sub	sp, #8
 80092d8:	af00      	add	r7, sp, #0
 80092da:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	781b      	ldrb	r3, [r3, #0]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d139      	bne.n	8009358 <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80092e4:	4a1f      	ldr	r2, [pc, #124]	; (8009364 <USBD_LL_Init+0x90>)
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	f8c2 33fc 	str.w	r3, [r2, #1020]	; 0x3fc
  pdev->pData = &hpcd_USB_OTG_FS;
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	4a1d      	ldr	r2, [pc, #116]	; (8009364 <USBD_LL_Init+0x90>)
 80092f0:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80092f4:	4b1b      	ldr	r3, [pc, #108]	; (8009364 <USBD_LL_Init+0x90>)
 80092f6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80092fa:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80092fc:	4b19      	ldr	r3, [pc, #100]	; (8009364 <USBD_LL_Init+0x90>)
 80092fe:	2204      	movs	r2, #4
 8009300:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009302:	4b18      	ldr	r3, [pc, #96]	; (8009364 <USBD_LL_Init+0x90>)
 8009304:	2202      	movs	r2, #2
 8009306:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009308:	4b16      	ldr	r3, [pc, #88]	; (8009364 <USBD_LL_Init+0x90>)
 800930a:	2200      	movs	r2, #0
 800930c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800930e:	4b15      	ldr	r3, [pc, #84]	; (8009364 <USBD_LL_Init+0x90>)
 8009310:	2202      	movs	r2, #2
 8009312:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009314:	4b13      	ldr	r3, [pc, #76]	; (8009364 <USBD_LL_Init+0x90>)
 8009316:	2200      	movs	r2, #0
 8009318:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800931a:	4b12      	ldr	r3, [pc, #72]	; (8009364 <USBD_LL_Init+0x90>)
 800931c:	2200      	movs	r2, #0
 800931e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8009320:	4b10      	ldr	r3, [pc, #64]	; (8009364 <USBD_LL_Init+0x90>)
 8009322:	2200      	movs	r2, #0
 8009324:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009326:	4b0f      	ldr	r3, [pc, #60]	; (8009364 <USBD_LL_Init+0x90>)
 8009328:	2200      	movs	r2, #0
 800932a:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800932c:	480d      	ldr	r0, [pc, #52]	; (8009364 <USBD_LL_Init+0x90>)
 800932e:	f7fa fd39 	bl	8003da4 <HAL_PCD_Init>
 8009332:	4603      	mov	r3, r0
 8009334:	2b00      	cmp	r3, #0
 8009336:	d001      	beq.n	800933c <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 8009338:	f7f8 fb70 	bl	8001a1c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800933c:	2180      	movs	r1, #128	; 0x80
 800933e:	4809      	ldr	r0, [pc, #36]	; (8009364 <USBD_LL_Init+0x90>)
 8009340:	f7fb fe76 	bl	8005030 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009344:	2240      	movs	r2, #64	; 0x40
 8009346:	2100      	movs	r1, #0
 8009348:	4806      	ldr	r0, [pc, #24]	; (8009364 <USBD_LL_Init+0x90>)
 800934a:	f7fb fe2b 	bl	8004fa4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800934e:	2280      	movs	r2, #128	; 0x80
 8009350:	2101      	movs	r1, #1
 8009352:	4804      	ldr	r0, [pc, #16]	; (8009364 <USBD_LL_Init+0x90>)
 8009354:	f7fb fe26 	bl	8004fa4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8009358:	2300      	movs	r3, #0
}
 800935a:	4618      	mov	r0, r3
 800935c:	3708      	adds	r7, #8
 800935e:	46bd      	mov	sp, r7
 8009360:	bd80      	pop	{r7, pc}
 8009362:	bf00      	nop
 8009364:	2000187c 	.word	0x2000187c

08009368 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009368:	b580      	push	{r7, lr}
 800936a:	b084      	sub	sp, #16
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009370:	2300      	movs	r3, #0
 8009372:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009374:	2300      	movs	r3, #0
 8009376:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800937e:	4618      	mov	r0, r3
 8009380:	f7fa fe2d 	bl	8003fde <HAL_PCD_Start>
 8009384:	4603      	mov	r3, r0
 8009386:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009388:	7bfb      	ldrb	r3, [r7, #15]
 800938a:	4618      	mov	r0, r3
 800938c:	f000 f92e 	bl	80095ec <USBD_Get_USB_Status>
 8009390:	4603      	mov	r3, r0
 8009392:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009394:	7bbb      	ldrb	r3, [r7, #14]
}
 8009396:	4618      	mov	r0, r3
 8009398:	3710      	adds	r7, #16
 800939a:	46bd      	mov	sp, r7
 800939c:	bd80      	pop	{r7, pc}

0800939e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800939e:	b580      	push	{r7, lr}
 80093a0:	b084      	sub	sp, #16
 80093a2:	af00      	add	r7, sp, #0
 80093a4:	6078      	str	r0, [r7, #4]
 80093a6:	4608      	mov	r0, r1
 80093a8:	4611      	mov	r1, r2
 80093aa:	461a      	mov	r2, r3
 80093ac:	4603      	mov	r3, r0
 80093ae:	70fb      	strb	r3, [r7, #3]
 80093b0:	460b      	mov	r3, r1
 80093b2:	70bb      	strb	r3, [r7, #2]
 80093b4:	4613      	mov	r3, r2
 80093b6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80093b8:	2300      	movs	r3, #0
 80093ba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80093bc:	2300      	movs	r3, #0
 80093be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80093c6:	78bb      	ldrb	r3, [r7, #2]
 80093c8:	883a      	ldrh	r2, [r7, #0]
 80093ca:	78f9      	ldrb	r1, [r7, #3]
 80093cc:	f7fb f9f2 	bl	80047b4 <HAL_PCD_EP_Open>
 80093d0:	4603      	mov	r3, r0
 80093d2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80093d4:	7bfb      	ldrb	r3, [r7, #15]
 80093d6:	4618      	mov	r0, r3
 80093d8:	f000 f908 	bl	80095ec <USBD_Get_USB_Status>
 80093dc:	4603      	mov	r3, r0
 80093de:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80093e0:	7bbb      	ldrb	r3, [r7, #14]
}
 80093e2:	4618      	mov	r0, r3
 80093e4:	3710      	adds	r7, #16
 80093e6:	46bd      	mov	sp, r7
 80093e8:	bd80      	pop	{r7, pc}

080093ea <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80093ea:	b580      	push	{r7, lr}
 80093ec:	b084      	sub	sp, #16
 80093ee:	af00      	add	r7, sp, #0
 80093f0:	6078      	str	r0, [r7, #4]
 80093f2:	460b      	mov	r3, r1
 80093f4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80093f6:	2300      	movs	r3, #0
 80093f8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80093fa:	2300      	movs	r3, #0
 80093fc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009404:	78fa      	ldrb	r2, [r7, #3]
 8009406:	4611      	mov	r1, r2
 8009408:	4618      	mov	r0, r3
 800940a:	f7fb fa3b 	bl	8004884 <HAL_PCD_EP_Close>
 800940e:	4603      	mov	r3, r0
 8009410:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009412:	7bfb      	ldrb	r3, [r7, #15]
 8009414:	4618      	mov	r0, r3
 8009416:	f000 f8e9 	bl	80095ec <USBD_Get_USB_Status>
 800941a:	4603      	mov	r3, r0
 800941c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800941e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009420:	4618      	mov	r0, r3
 8009422:	3710      	adds	r7, #16
 8009424:	46bd      	mov	sp, r7
 8009426:	bd80      	pop	{r7, pc}

08009428 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009428:	b580      	push	{r7, lr}
 800942a:	b084      	sub	sp, #16
 800942c:	af00      	add	r7, sp, #0
 800942e:	6078      	str	r0, [r7, #4]
 8009430:	460b      	mov	r3, r1
 8009432:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009434:	2300      	movs	r3, #0
 8009436:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009438:	2300      	movs	r3, #0
 800943a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009442:	78fa      	ldrb	r2, [r7, #3]
 8009444:	4611      	mov	r1, r2
 8009446:	4618      	mov	r0, r3
 8009448:	f7fb fb12 	bl	8004a70 <HAL_PCD_EP_SetStall>
 800944c:	4603      	mov	r3, r0
 800944e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009450:	7bfb      	ldrb	r3, [r7, #15]
 8009452:	4618      	mov	r0, r3
 8009454:	f000 f8ca 	bl	80095ec <USBD_Get_USB_Status>
 8009458:	4603      	mov	r3, r0
 800945a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800945c:	7bbb      	ldrb	r3, [r7, #14]
}
 800945e:	4618      	mov	r0, r3
 8009460:	3710      	adds	r7, #16
 8009462:	46bd      	mov	sp, r7
 8009464:	bd80      	pop	{r7, pc}

08009466 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009466:	b580      	push	{r7, lr}
 8009468:	b084      	sub	sp, #16
 800946a:	af00      	add	r7, sp, #0
 800946c:	6078      	str	r0, [r7, #4]
 800946e:	460b      	mov	r3, r1
 8009470:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009472:	2300      	movs	r3, #0
 8009474:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009476:	2300      	movs	r3, #0
 8009478:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009480:	78fa      	ldrb	r2, [r7, #3]
 8009482:	4611      	mov	r1, r2
 8009484:	4618      	mov	r0, r3
 8009486:	f7fb fb57 	bl	8004b38 <HAL_PCD_EP_ClrStall>
 800948a:	4603      	mov	r3, r0
 800948c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800948e:	7bfb      	ldrb	r3, [r7, #15]
 8009490:	4618      	mov	r0, r3
 8009492:	f000 f8ab 	bl	80095ec <USBD_Get_USB_Status>
 8009496:	4603      	mov	r3, r0
 8009498:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800949a:	7bbb      	ldrb	r3, [r7, #14]
}
 800949c:	4618      	mov	r0, r3
 800949e:	3710      	adds	r7, #16
 80094a0:	46bd      	mov	sp, r7
 80094a2:	bd80      	pop	{r7, pc}

080094a4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80094a4:	b480      	push	{r7}
 80094a6:	b085      	sub	sp, #20
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	6078      	str	r0, [r7, #4]
 80094ac:	460b      	mov	r3, r1
 80094ae:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80094b6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80094b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	da0b      	bge.n	80094d8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80094c0:	78fb      	ldrb	r3, [r7, #3]
 80094c2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80094c6:	68f9      	ldr	r1, [r7, #12]
 80094c8:	4613      	mov	r3, r2
 80094ca:	00db      	lsls	r3, r3, #3
 80094cc:	1a9b      	subs	r3, r3, r2
 80094ce:	009b      	lsls	r3, r3, #2
 80094d0:	440b      	add	r3, r1
 80094d2:	333e      	adds	r3, #62	; 0x3e
 80094d4:	781b      	ldrb	r3, [r3, #0]
 80094d6:	e00b      	b.n	80094f0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80094d8:	78fb      	ldrb	r3, [r7, #3]
 80094da:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80094de:	68f9      	ldr	r1, [r7, #12]
 80094e0:	4613      	mov	r3, r2
 80094e2:	00db      	lsls	r3, r3, #3
 80094e4:	1a9b      	subs	r3, r3, r2
 80094e6:	009b      	lsls	r3, r3, #2
 80094e8:	440b      	add	r3, r1
 80094ea:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80094ee:	781b      	ldrb	r3, [r3, #0]
  }
}
 80094f0:	4618      	mov	r0, r3
 80094f2:	3714      	adds	r7, #20
 80094f4:	46bd      	mov	sp, r7
 80094f6:	bc80      	pop	{r7}
 80094f8:	4770      	bx	lr

080094fa <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80094fa:	b580      	push	{r7, lr}
 80094fc:	b084      	sub	sp, #16
 80094fe:	af00      	add	r7, sp, #0
 8009500:	6078      	str	r0, [r7, #4]
 8009502:	460b      	mov	r3, r1
 8009504:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009506:	2300      	movs	r3, #0
 8009508:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800950a:	2300      	movs	r3, #0
 800950c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009514:	78fa      	ldrb	r2, [r7, #3]
 8009516:	4611      	mov	r1, r2
 8009518:	4618      	mov	r0, r3
 800951a:	f7fb f926 	bl	800476a <HAL_PCD_SetAddress>
 800951e:	4603      	mov	r3, r0
 8009520:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009522:	7bfb      	ldrb	r3, [r7, #15]
 8009524:	4618      	mov	r0, r3
 8009526:	f000 f861 	bl	80095ec <USBD_Get_USB_Status>
 800952a:	4603      	mov	r3, r0
 800952c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800952e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009530:	4618      	mov	r0, r3
 8009532:	3710      	adds	r7, #16
 8009534:	46bd      	mov	sp, r7
 8009536:	bd80      	pop	{r7, pc}

08009538 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009538:	b580      	push	{r7, lr}
 800953a:	b086      	sub	sp, #24
 800953c:	af00      	add	r7, sp, #0
 800953e:	60f8      	str	r0, [r7, #12]
 8009540:	607a      	str	r2, [r7, #4]
 8009542:	461a      	mov	r2, r3
 8009544:	460b      	mov	r3, r1
 8009546:	72fb      	strb	r3, [r7, #11]
 8009548:	4613      	mov	r3, r2
 800954a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800954c:	2300      	movs	r3, #0
 800954e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009550:	2300      	movs	r3, #0
 8009552:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800955a:	893b      	ldrh	r3, [r7, #8]
 800955c:	7af9      	ldrb	r1, [r7, #11]
 800955e:	687a      	ldr	r2, [r7, #4]
 8009560:	f7fb fa3c 	bl	80049dc <HAL_PCD_EP_Transmit>
 8009564:	4603      	mov	r3, r0
 8009566:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009568:	7dfb      	ldrb	r3, [r7, #23]
 800956a:	4618      	mov	r0, r3
 800956c:	f000 f83e 	bl	80095ec <USBD_Get_USB_Status>
 8009570:	4603      	mov	r3, r0
 8009572:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009574:	7dbb      	ldrb	r3, [r7, #22]
}
 8009576:	4618      	mov	r0, r3
 8009578:	3718      	adds	r7, #24
 800957a:	46bd      	mov	sp, r7
 800957c:	bd80      	pop	{r7, pc}

0800957e <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800957e:	b580      	push	{r7, lr}
 8009580:	b086      	sub	sp, #24
 8009582:	af00      	add	r7, sp, #0
 8009584:	60f8      	str	r0, [r7, #12]
 8009586:	607a      	str	r2, [r7, #4]
 8009588:	461a      	mov	r2, r3
 800958a:	460b      	mov	r3, r1
 800958c:	72fb      	strb	r3, [r7, #11]
 800958e:	4613      	mov	r3, r2
 8009590:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009592:	2300      	movs	r3, #0
 8009594:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009596:	2300      	movs	r3, #0
 8009598:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80095a0:	893b      	ldrh	r3, [r7, #8]
 80095a2:	7af9      	ldrb	r1, [r7, #11]
 80095a4:	687a      	ldr	r2, [r7, #4]
 80095a6:	f7fb f9b7 	bl	8004918 <HAL_PCD_EP_Receive>
 80095aa:	4603      	mov	r3, r0
 80095ac:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80095ae:	7dfb      	ldrb	r3, [r7, #23]
 80095b0:	4618      	mov	r0, r3
 80095b2:	f000 f81b 	bl	80095ec <USBD_Get_USB_Status>
 80095b6:	4603      	mov	r3, r0
 80095b8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80095ba:	7dbb      	ldrb	r3, [r7, #22]
}
 80095bc:	4618      	mov	r0, r3
 80095be:	3718      	adds	r7, #24
 80095c0:	46bd      	mov	sp, r7
 80095c2:	bd80      	pop	{r7, pc}

080095c4 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80095c4:	b580      	push	{r7, lr}
 80095c6:	b082      	sub	sp, #8
 80095c8:	af00      	add	r7, sp, #0
 80095ca:	6078      	str	r0, [r7, #4]
 80095cc:	460b      	mov	r3, r1
 80095ce:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80095d6:	78fa      	ldrb	r2, [r7, #3]
 80095d8:	4611      	mov	r1, r2
 80095da:	4618      	mov	r0, r3
 80095dc:	f7fb f9e7 	bl	80049ae <HAL_PCD_EP_GetRxCount>
 80095e0:	4603      	mov	r3, r0
}
 80095e2:	4618      	mov	r0, r3
 80095e4:	3708      	adds	r7, #8
 80095e6:	46bd      	mov	sp, r7
 80095e8:	bd80      	pop	{r7, pc}
	...

080095ec <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80095ec:	b480      	push	{r7}
 80095ee:	b085      	sub	sp, #20
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	4603      	mov	r3, r0
 80095f4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80095f6:	2300      	movs	r3, #0
 80095f8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80095fa:	79fb      	ldrb	r3, [r7, #7]
 80095fc:	2b03      	cmp	r3, #3
 80095fe:	d817      	bhi.n	8009630 <USBD_Get_USB_Status+0x44>
 8009600:	a201      	add	r2, pc, #4	; (adr r2, 8009608 <USBD_Get_USB_Status+0x1c>)
 8009602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009606:	bf00      	nop
 8009608:	08009619 	.word	0x08009619
 800960c:	0800961f 	.word	0x0800961f
 8009610:	08009625 	.word	0x08009625
 8009614:	0800962b 	.word	0x0800962b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009618:	2300      	movs	r3, #0
 800961a:	73fb      	strb	r3, [r7, #15]
    break;
 800961c:	e00b      	b.n	8009636 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800961e:	2302      	movs	r3, #2
 8009620:	73fb      	strb	r3, [r7, #15]
    break;
 8009622:	e008      	b.n	8009636 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009624:	2301      	movs	r3, #1
 8009626:	73fb      	strb	r3, [r7, #15]
    break;
 8009628:	e005      	b.n	8009636 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800962a:	2302      	movs	r3, #2
 800962c:	73fb      	strb	r3, [r7, #15]
    break;
 800962e:	e002      	b.n	8009636 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009630:	2302      	movs	r3, #2
 8009632:	73fb      	strb	r3, [r7, #15]
    break;
 8009634:	bf00      	nop
  }
  return usb_status;
 8009636:	7bfb      	ldrb	r3, [r7, #15]
}
 8009638:	4618      	mov	r0, r3
 800963a:	3714      	adds	r7, #20
 800963c:	46bd      	mov	sp, r7
 800963e:	bc80      	pop	{r7}
 8009640:	4770      	bx	lr
 8009642:	bf00      	nop

08009644 <atanf>:
 8009644:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009648:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 800964c:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
 8009650:	4604      	mov	r4, r0
 8009652:	4680      	mov	r8, r0
 8009654:	db0e      	blt.n	8009674 <atanf+0x30>
 8009656:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800965a:	dd04      	ble.n	8009666 <atanf+0x22>
 800965c:	4601      	mov	r1, r0
 800965e:	f7f7 f9a7 	bl	80009b0 <__addsf3>
 8009662:	4604      	mov	r4, r0
 8009664:	e003      	b.n	800966e <atanf+0x2a>
 8009666:	2800      	cmp	r0, #0
 8009668:	f300 80ce 	bgt.w	8009808 <atanf+0x1c4>
 800966c:	4c67      	ldr	r4, [pc, #412]	; (800980c <atanf+0x1c8>)
 800966e:	4620      	mov	r0, r4
 8009670:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009674:	4b66      	ldr	r3, [pc, #408]	; (8009810 <atanf+0x1cc>)
 8009676:	429d      	cmp	r5, r3
 8009678:	dc0e      	bgt.n	8009698 <atanf+0x54>
 800967a:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
 800967e:	da08      	bge.n	8009692 <atanf+0x4e>
 8009680:	4964      	ldr	r1, [pc, #400]	; (8009814 <atanf+0x1d0>)
 8009682:	f7f7 f995 	bl	80009b0 <__addsf3>
 8009686:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800968a:	f7f7 fc55 	bl	8000f38 <__aeabi_fcmpgt>
 800968e:	2800      	cmp	r0, #0
 8009690:	d1ed      	bne.n	800966e <atanf+0x2a>
 8009692:	f04f 36ff 	mov.w	r6, #4294967295
 8009696:	e01c      	b.n	80096d2 <atanf+0x8e>
 8009698:	f000 f8e0 	bl	800985c <fabsf>
 800969c:	4b5e      	ldr	r3, [pc, #376]	; (8009818 <atanf+0x1d4>)
 800969e:	4604      	mov	r4, r0
 80096a0:	429d      	cmp	r5, r3
 80096a2:	dc7c      	bgt.n	800979e <atanf+0x15a>
 80096a4:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 80096a8:	429d      	cmp	r5, r3
 80096aa:	dc67      	bgt.n	800977c <atanf+0x138>
 80096ac:	4601      	mov	r1, r0
 80096ae:	f7f7 f97f 	bl	80009b0 <__addsf3>
 80096b2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80096b6:	f7f7 f979 	bl	80009ac <__aeabi_fsub>
 80096ba:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80096be:	4605      	mov	r5, r0
 80096c0:	4620      	mov	r0, r4
 80096c2:	f7f7 f975 	bl	80009b0 <__addsf3>
 80096c6:	4601      	mov	r1, r0
 80096c8:	4628      	mov	r0, r5
 80096ca:	f7f7 fb2d 	bl	8000d28 <__aeabi_fdiv>
 80096ce:	2600      	movs	r6, #0
 80096d0:	4604      	mov	r4, r0
 80096d2:	4621      	mov	r1, r4
 80096d4:	4620      	mov	r0, r4
 80096d6:	f7f7 fa73 	bl	8000bc0 <__aeabi_fmul>
 80096da:	4601      	mov	r1, r0
 80096dc:	4607      	mov	r7, r0
 80096de:	f7f7 fa6f 	bl	8000bc0 <__aeabi_fmul>
 80096e2:	4605      	mov	r5, r0
 80096e4:	494d      	ldr	r1, [pc, #308]	; (800981c <atanf+0x1d8>)
 80096e6:	f7f7 fa6b 	bl	8000bc0 <__aeabi_fmul>
 80096ea:	494d      	ldr	r1, [pc, #308]	; (8009820 <atanf+0x1dc>)
 80096ec:	f7f7 f960 	bl	80009b0 <__addsf3>
 80096f0:	4629      	mov	r1, r5
 80096f2:	f7f7 fa65 	bl	8000bc0 <__aeabi_fmul>
 80096f6:	494b      	ldr	r1, [pc, #300]	; (8009824 <atanf+0x1e0>)
 80096f8:	f7f7 f95a 	bl	80009b0 <__addsf3>
 80096fc:	4629      	mov	r1, r5
 80096fe:	f7f7 fa5f 	bl	8000bc0 <__aeabi_fmul>
 8009702:	4949      	ldr	r1, [pc, #292]	; (8009828 <atanf+0x1e4>)
 8009704:	f7f7 f954 	bl	80009b0 <__addsf3>
 8009708:	4629      	mov	r1, r5
 800970a:	f7f7 fa59 	bl	8000bc0 <__aeabi_fmul>
 800970e:	4947      	ldr	r1, [pc, #284]	; (800982c <atanf+0x1e8>)
 8009710:	f7f7 f94e 	bl	80009b0 <__addsf3>
 8009714:	4629      	mov	r1, r5
 8009716:	f7f7 fa53 	bl	8000bc0 <__aeabi_fmul>
 800971a:	4945      	ldr	r1, [pc, #276]	; (8009830 <atanf+0x1ec>)
 800971c:	f7f7 f948 	bl	80009b0 <__addsf3>
 8009720:	4639      	mov	r1, r7
 8009722:	f7f7 fa4d 	bl	8000bc0 <__aeabi_fmul>
 8009726:	4943      	ldr	r1, [pc, #268]	; (8009834 <atanf+0x1f0>)
 8009728:	4607      	mov	r7, r0
 800972a:	4628      	mov	r0, r5
 800972c:	f7f7 fa48 	bl	8000bc0 <__aeabi_fmul>
 8009730:	4941      	ldr	r1, [pc, #260]	; (8009838 <atanf+0x1f4>)
 8009732:	f7f7 f93b 	bl	80009ac <__aeabi_fsub>
 8009736:	4629      	mov	r1, r5
 8009738:	f7f7 fa42 	bl	8000bc0 <__aeabi_fmul>
 800973c:	493f      	ldr	r1, [pc, #252]	; (800983c <atanf+0x1f8>)
 800973e:	f7f7 f935 	bl	80009ac <__aeabi_fsub>
 8009742:	4629      	mov	r1, r5
 8009744:	f7f7 fa3c 	bl	8000bc0 <__aeabi_fmul>
 8009748:	493d      	ldr	r1, [pc, #244]	; (8009840 <atanf+0x1fc>)
 800974a:	f7f7 f92f 	bl	80009ac <__aeabi_fsub>
 800974e:	4629      	mov	r1, r5
 8009750:	f7f7 fa36 	bl	8000bc0 <__aeabi_fmul>
 8009754:	493b      	ldr	r1, [pc, #236]	; (8009844 <atanf+0x200>)
 8009756:	f7f7 f929 	bl	80009ac <__aeabi_fsub>
 800975a:	4629      	mov	r1, r5
 800975c:	f7f7 fa30 	bl	8000bc0 <__aeabi_fmul>
 8009760:	4601      	mov	r1, r0
 8009762:	4638      	mov	r0, r7
 8009764:	f7f7 f924 	bl	80009b0 <__addsf3>
 8009768:	4621      	mov	r1, r4
 800976a:	f7f7 fa29 	bl	8000bc0 <__aeabi_fmul>
 800976e:	1c73      	adds	r3, r6, #1
 8009770:	4601      	mov	r1, r0
 8009772:	d133      	bne.n	80097dc <atanf+0x198>
 8009774:	4620      	mov	r0, r4
 8009776:	f7f7 f919 	bl	80009ac <__aeabi_fsub>
 800977a:	e772      	b.n	8009662 <atanf+0x1e>
 800977c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8009780:	f7f7 f914 	bl	80009ac <__aeabi_fsub>
 8009784:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8009788:	4605      	mov	r5, r0
 800978a:	4620      	mov	r0, r4
 800978c:	f7f7 f910 	bl	80009b0 <__addsf3>
 8009790:	4601      	mov	r1, r0
 8009792:	4628      	mov	r0, r5
 8009794:	f7f7 fac8 	bl	8000d28 <__aeabi_fdiv>
 8009798:	2601      	movs	r6, #1
 800979a:	4604      	mov	r4, r0
 800979c:	e799      	b.n	80096d2 <atanf+0x8e>
 800979e:	4b2a      	ldr	r3, [pc, #168]	; (8009848 <atanf+0x204>)
 80097a0:	429d      	cmp	r5, r3
 80097a2:	dc14      	bgt.n	80097ce <atanf+0x18a>
 80097a4:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 80097a8:	f7f7 f900 	bl	80009ac <__aeabi_fsub>
 80097ac:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 80097b0:	4605      	mov	r5, r0
 80097b2:	4620      	mov	r0, r4
 80097b4:	f7f7 fa04 	bl	8000bc0 <__aeabi_fmul>
 80097b8:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80097bc:	f7f7 f8f8 	bl	80009b0 <__addsf3>
 80097c0:	4601      	mov	r1, r0
 80097c2:	4628      	mov	r0, r5
 80097c4:	f7f7 fab0 	bl	8000d28 <__aeabi_fdiv>
 80097c8:	2602      	movs	r6, #2
 80097ca:	4604      	mov	r4, r0
 80097cc:	e781      	b.n	80096d2 <atanf+0x8e>
 80097ce:	4601      	mov	r1, r0
 80097d0:	481e      	ldr	r0, [pc, #120]	; (800984c <atanf+0x208>)
 80097d2:	f7f7 faa9 	bl	8000d28 <__aeabi_fdiv>
 80097d6:	2603      	movs	r6, #3
 80097d8:	4604      	mov	r4, r0
 80097da:	e77a      	b.n	80096d2 <atanf+0x8e>
 80097dc:	4b1c      	ldr	r3, [pc, #112]	; (8009850 <atanf+0x20c>)
 80097de:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 80097e2:	f7f7 f8e3 	bl	80009ac <__aeabi_fsub>
 80097e6:	4621      	mov	r1, r4
 80097e8:	f7f7 f8e0 	bl	80009ac <__aeabi_fsub>
 80097ec:	4b19      	ldr	r3, [pc, #100]	; (8009854 <atanf+0x210>)
 80097ee:	4601      	mov	r1, r0
 80097f0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80097f4:	f7f7 f8da 	bl	80009ac <__aeabi_fsub>
 80097f8:	f1b8 0f00 	cmp.w	r8, #0
 80097fc:	4604      	mov	r4, r0
 80097fe:	f6bf af36 	bge.w	800966e <atanf+0x2a>
 8009802:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8009806:	e72c      	b.n	8009662 <atanf+0x1e>
 8009808:	4c13      	ldr	r4, [pc, #76]	; (8009858 <atanf+0x214>)
 800980a:	e730      	b.n	800966e <atanf+0x2a>
 800980c:	bfc90fdb 	.word	0xbfc90fdb
 8009810:	3edfffff 	.word	0x3edfffff
 8009814:	7149f2ca 	.word	0x7149f2ca
 8009818:	3f97ffff 	.word	0x3f97ffff
 800981c:	3c8569d7 	.word	0x3c8569d7
 8009820:	3d4bda59 	.word	0x3d4bda59
 8009824:	3d886b35 	.word	0x3d886b35
 8009828:	3dba2e6e 	.word	0x3dba2e6e
 800982c:	3e124925 	.word	0x3e124925
 8009830:	3eaaaaab 	.word	0x3eaaaaab
 8009834:	bd15a221 	.word	0xbd15a221
 8009838:	3d6ef16b 	.word	0x3d6ef16b
 800983c:	3d9d8795 	.word	0x3d9d8795
 8009840:	3de38e38 	.word	0x3de38e38
 8009844:	3e4ccccd 	.word	0x3e4ccccd
 8009848:	401bffff 	.word	0x401bffff
 800984c:	bf800000 	.word	0xbf800000
 8009850:	0800a200 	.word	0x0800a200
 8009854:	0800a1f0 	.word	0x0800a1f0
 8009858:	3fc90fdb 	.word	0x3fc90fdb

0800985c <fabsf>:
 800985c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8009860:	4770      	bx	lr
	...

08009864 <__errno>:
 8009864:	4b01      	ldr	r3, [pc, #4]	; (800986c <__errno+0x8>)
 8009866:	6818      	ldr	r0, [r3, #0]
 8009868:	4770      	bx	lr
 800986a:	bf00      	nop
 800986c:	20000180 	.word	0x20000180

08009870 <__libc_init_array>:
 8009870:	b570      	push	{r4, r5, r6, lr}
 8009872:	2600      	movs	r6, #0
 8009874:	4d0c      	ldr	r5, [pc, #48]	; (80098a8 <__libc_init_array+0x38>)
 8009876:	4c0d      	ldr	r4, [pc, #52]	; (80098ac <__libc_init_array+0x3c>)
 8009878:	1b64      	subs	r4, r4, r5
 800987a:	10a4      	asrs	r4, r4, #2
 800987c:	42a6      	cmp	r6, r4
 800987e:	d109      	bne.n	8009894 <__libc_init_array+0x24>
 8009880:	f000 fc6c 	bl	800a15c <_init>
 8009884:	2600      	movs	r6, #0
 8009886:	4d0a      	ldr	r5, [pc, #40]	; (80098b0 <__libc_init_array+0x40>)
 8009888:	4c0a      	ldr	r4, [pc, #40]	; (80098b4 <__libc_init_array+0x44>)
 800988a:	1b64      	subs	r4, r4, r5
 800988c:	10a4      	asrs	r4, r4, #2
 800988e:	42a6      	cmp	r6, r4
 8009890:	d105      	bne.n	800989e <__libc_init_array+0x2e>
 8009892:	bd70      	pop	{r4, r5, r6, pc}
 8009894:	f855 3b04 	ldr.w	r3, [r5], #4
 8009898:	4798      	blx	r3
 800989a:	3601      	adds	r6, #1
 800989c:	e7ee      	b.n	800987c <__libc_init_array+0xc>
 800989e:	f855 3b04 	ldr.w	r3, [r5], #4
 80098a2:	4798      	blx	r3
 80098a4:	3601      	adds	r6, #1
 80098a6:	e7f2      	b.n	800988e <__libc_init_array+0x1e>
 80098a8:	0800a24c 	.word	0x0800a24c
 80098ac:	0800a24c 	.word	0x0800a24c
 80098b0:	0800a24c 	.word	0x0800a24c
 80098b4:	0800a254 	.word	0x0800a254

080098b8 <malloc>:
 80098b8:	4b02      	ldr	r3, [pc, #8]	; (80098c4 <malloc+0xc>)
 80098ba:	4601      	mov	r1, r0
 80098bc:	6818      	ldr	r0, [r3, #0]
 80098be:	f000 b85f 	b.w	8009980 <_malloc_r>
 80098c2:	bf00      	nop
 80098c4:	20000180 	.word	0x20000180

080098c8 <free>:
 80098c8:	4b02      	ldr	r3, [pc, #8]	; (80098d4 <free+0xc>)
 80098ca:	4601      	mov	r1, r0
 80098cc:	6818      	ldr	r0, [r3, #0]
 80098ce:	f000 b80b 	b.w	80098e8 <_free_r>
 80098d2:	bf00      	nop
 80098d4:	20000180 	.word	0x20000180

080098d8 <memset>:
 80098d8:	4603      	mov	r3, r0
 80098da:	4402      	add	r2, r0
 80098dc:	4293      	cmp	r3, r2
 80098de:	d100      	bne.n	80098e2 <memset+0xa>
 80098e0:	4770      	bx	lr
 80098e2:	f803 1b01 	strb.w	r1, [r3], #1
 80098e6:	e7f9      	b.n	80098dc <memset+0x4>

080098e8 <_free_r>:
 80098e8:	b538      	push	{r3, r4, r5, lr}
 80098ea:	4605      	mov	r5, r0
 80098ec:	2900      	cmp	r1, #0
 80098ee:	d043      	beq.n	8009978 <_free_r+0x90>
 80098f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80098f4:	1f0c      	subs	r4, r1, #4
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	bfb8      	it	lt
 80098fa:	18e4      	addlt	r4, r4, r3
 80098fc:	f000 f8ca 	bl	8009a94 <__malloc_lock>
 8009900:	4a1e      	ldr	r2, [pc, #120]	; (800997c <_free_r+0x94>)
 8009902:	6813      	ldr	r3, [r2, #0]
 8009904:	4610      	mov	r0, r2
 8009906:	b933      	cbnz	r3, 8009916 <_free_r+0x2e>
 8009908:	6063      	str	r3, [r4, #4]
 800990a:	6014      	str	r4, [r2, #0]
 800990c:	4628      	mov	r0, r5
 800990e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009912:	f000 b8c5 	b.w	8009aa0 <__malloc_unlock>
 8009916:	42a3      	cmp	r3, r4
 8009918:	d90a      	bls.n	8009930 <_free_r+0x48>
 800991a:	6821      	ldr	r1, [r4, #0]
 800991c:	1862      	adds	r2, r4, r1
 800991e:	4293      	cmp	r3, r2
 8009920:	bf01      	itttt	eq
 8009922:	681a      	ldreq	r2, [r3, #0]
 8009924:	685b      	ldreq	r3, [r3, #4]
 8009926:	1852      	addeq	r2, r2, r1
 8009928:	6022      	streq	r2, [r4, #0]
 800992a:	6063      	str	r3, [r4, #4]
 800992c:	6004      	str	r4, [r0, #0]
 800992e:	e7ed      	b.n	800990c <_free_r+0x24>
 8009930:	461a      	mov	r2, r3
 8009932:	685b      	ldr	r3, [r3, #4]
 8009934:	b10b      	cbz	r3, 800993a <_free_r+0x52>
 8009936:	42a3      	cmp	r3, r4
 8009938:	d9fa      	bls.n	8009930 <_free_r+0x48>
 800993a:	6811      	ldr	r1, [r2, #0]
 800993c:	1850      	adds	r0, r2, r1
 800993e:	42a0      	cmp	r0, r4
 8009940:	d10b      	bne.n	800995a <_free_r+0x72>
 8009942:	6820      	ldr	r0, [r4, #0]
 8009944:	4401      	add	r1, r0
 8009946:	1850      	adds	r0, r2, r1
 8009948:	4283      	cmp	r3, r0
 800994a:	6011      	str	r1, [r2, #0]
 800994c:	d1de      	bne.n	800990c <_free_r+0x24>
 800994e:	6818      	ldr	r0, [r3, #0]
 8009950:	685b      	ldr	r3, [r3, #4]
 8009952:	4401      	add	r1, r0
 8009954:	6011      	str	r1, [r2, #0]
 8009956:	6053      	str	r3, [r2, #4]
 8009958:	e7d8      	b.n	800990c <_free_r+0x24>
 800995a:	d902      	bls.n	8009962 <_free_r+0x7a>
 800995c:	230c      	movs	r3, #12
 800995e:	602b      	str	r3, [r5, #0]
 8009960:	e7d4      	b.n	800990c <_free_r+0x24>
 8009962:	6820      	ldr	r0, [r4, #0]
 8009964:	1821      	adds	r1, r4, r0
 8009966:	428b      	cmp	r3, r1
 8009968:	bf01      	itttt	eq
 800996a:	6819      	ldreq	r1, [r3, #0]
 800996c:	685b      	ldreq	r3, [r3, #4]
 800996e:	1809      	addeq	r1, r1, r0
 8009970:	6021      	streq	r1, [r4, #0]
 8009972:	6063      	str	r3, [r4, #4]
 8009974:	6054      	str	r4, [r2, #4]
 8009976:	e7c9      	b.n	800990c <_free_r+0x24>
 8009978:	bd38      	pop	{r3, r4, r5, pc}
 800997a:	bf00      	nop
 800997c:	200003ac 	.word	0x200003ac

08009980 <_malloc_r>:
 8009980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009982:	1ccd      	adds	r5, r1, #3
 8009984:	f025 0503 	bic.w	r5, r5, #3
 8009988:	3508      	adds	r5, #8
 800998a:	2d0c      	cmp	r5, #12
 800998c:	bf38      	it	cc
 800998e:	250c      	movcc	r5, #12
 8009990:	2d00      	cmp	r5, #0
 8009992:	4606      	mov	r6, r0
 8009994:	db01      	blt.n	800999a <_malloc_r+0x1a>
 8009996:	42a9      	cmp	r1, r5
 8009998:	d903      	bls.n	80099a2 <_malloc_r+0x22>
 800999a:	230c      	movs	r3, #12
 800999c:	6033      	str	r3, [r6, #0]
 800999e:	2000      	movs	r0, #0
 80099a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099a2:	f000 f877 	bl	8009a94 <__malloc_lock>
 80099a6:	4921      	ldr	r1, [pc, #132]	; (8009a2c <_malloc_r+0xac>)
 80099a8:	680a      	ldr	r2, [r1, #0]
 80099aa:	4614      	mov	r4, r2
 80099ac:	b99c      	cbnz	r4, 80099d6 <_malloc_r+0x56>
 80099ae:	4f20      	ldr	r7, [pc, #128]	; (8009a30 <_malloc_r+0xb0>)
 80099b0:	683b      	ldr	r3, [r7, #0]
 80099b2:	b923      	cbnz	r3, 80099be <_malloc_r+0x3e>
 80099b4:	4621      	mov	r1, r4
 80099b6:	4630      	mov	r0, r6
 80099b8:	f000 f83c 	bl	8009a34 <_sbrk_r>
 80099bc:	6038      	str	r0, [r7, #0]
 80099be:	4629      	mov	r1, r5
 80099c0:	4630      	mov	r0, r6
 80099c2:	f000 f837 	bl	8009a34 <_sbrk_r>
 80099c6:	1c43      	adds	r3, r0, #1
 80099c8:	d123      	bne.n	8009a12 <_malloc_r+0x92>
 80099ca:	230c      	movs	r3, #12
 80099cc:	4630      	mov	r0, r6
 80099ce:	6033      	str	r3, [r6, #0]
 80099d0:	f000 f866 	bl	8009aa0 <__malloc_unlock>
 80099d4:	e7e3      	b.n	800999e <_malloc_r+0x1e>
 80099d6:	6823      	ldr	r3, [r4, #0]
 80099d8:	1b5b      	subs	r3, r3, r5
 80099da:	d417      	bmi.n	8009a0c <_malloc_r+0x8c>
 80099dc:	2b0b      	cmp	r3, #11
 80099de:	d903      	bls.n	80099e8 <_malloc_r+0x68>
 80099e0:	6023      	str	r3, [r4, #0]
 80099e2:	441c      	add	r4, r3
 80099e4:	6025      	str	r5, [r4, #0]
 80099e6:	e004      	b.n	80099f2 <_malloc_r+0x72>
 80099e8:	6863      	ldr	r3, [r4, #4]
 80099ea:	42a2      	cmp	r2, r4
 80099ec:	bf0c      	ite	eq
 80099ee:	600b      	streq	r3, [r1, #0]
 80099f0:	6053      	strne	r3, [r2, #4]
 80099f2:	4630      	mov	r0, r6
 80099f4:	f000 f854 	bl	8009aa0 <__malloc_unlock>
 80099f8:	f104 000b 	add.w	r0, r4, #11
 80099fc:	1d23      	adds	r3, r4, #4
 80099fe:	f020 0007 	bic.w	r0, r0, #7
 8009a02:	1ac2      	subs	r2, r0, r3
 8009a04:	d0cc      	beq.n	80099a0 <_malloc_r+0x20>
 8009a06:	1a1b      	subs	r3, r3, r0
 8009a08:	50a3      	str	r3, [r4, r2]
 8009a0a:	e7c9      	b.n	80099a0 <_malloc_r+0x20>
 8009a0c:	4622      	mov	r2, r4
 8009a0e:	6864      	ldr	r4, [r4, #4]
 8009a10:	e7cc      	b.n	80099ac <_malloc_r+0x2c>
 8009a12:	1cc4      	adds	r4, r0, #3
 8009a14:	f024 0403 	bic.w	r4, r4, #3
 8009a18:	42a0      	cmp	r0, r4
 8009a1a:	d0e3      	beq.n	80099e4 <_malloc_r+0x64>
 8009a1c:	1a21      	subs	r1, r4, r0
 8009a1e:	4630      	mov	r0, r6
 8009a20:	f000 f808 	bl	8009a34 <_sbrk_r>
 8009a24:	3001      	adds	r0, #1
 8009a26:	d1dd      	bne.n	80099e4 <_malloc_r+0x64>
 8009a28:	e7cf      	b.n	80099ca <_malloc_r+0x4a>
 8009a2a:	bf00      	nop
 8009a2c:	200003ac 	.word	0x200003ac
 8009a30:	200003b0 	.word	0x200003b0

08009a34 <_sbrk_r>:
 8009a34:	b538      	push	{r3, r4, r5, lr}
 8009a36:	2300      	movs	r3, #0
 8009a38:	4d05      	ldr	r5, [pc, #20]	; (8009a50 <_sbrk_r+0x1c>)
 8009a3a:	4604      	mov	r4, r0
 8009a3c:	4608      	mov	r0, r1
 8009a3e:	602b      	str	r3, [r5, #0]
 8009a40:	f7f8 fb24 	bl	800208c <_sbrk>
 8009a44:	1c43      	adds	r3, r0, #1
 8009a46:	d102      	bne.n	8009a4e <_sbrk_r+0x1a>
 8009a48:	682b      	ldr	r3, [r5, #0]
 8009a4a:	b103      	cbz	r3, 8009a4e <_sbrk_r+0x1a>
 8009a4c:	6023      	str	r3, [r4, #0]
 8009a4e:	bd38      	pop	{r3, r4, r5, pc}
 8009a50:	20001c7c 	.word	0x20001c7c

08009a54 <siprintf>:
 8009a54:	b40e      	push	{r1, r2, r3}
 8009a56:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009a5a:	b500      	push	{lr}
 8009a5c:	b09c      	sub	sp, #112	; 0x70
 8009a5e:	ab1d      	add	r3, sp, #116	; 0x74
 8009a60:	9002      	str	r0, [sp, #8]
 8009a62:	9006      	str	r0, [sp, #24]
 8009a64:	9107      	str	r1, [sp, #28]
 8009a66:	9104      	str	r1, [sp, #16]
 8009a68:	4808      	ldr	r0, [pc, #32]	; (8009a8c <siprintf+0x38>)
 8009a6a:	4909      	ldr	r1, [pc, #36]	; (8009a90 <siprintf+0x3c>)
 8009a6c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a70:	9105      	str	r1, [sp, #20]
 8009a72:	6800      	ldr	r0, [r0, #0]
 8009a74:	a902      	add	r1, sp, #8
 8009a76:	9301      	str	r3, [sp, #4]
 8009a78:	f000 f874 	bl	8009b64 <_svfiprintf_r>
 8009a7c:	2200      	movs	r2, #0
 8009a7e:	9b02      	ldr	r3, [sp, #8]
 8009a80:	701a      	strb	r2, [r3, #0]
 8009a82:	b01c      	add	sp, #112	; 0x70
 8009a84:	f85d eb04 	ldr.w	lr, [sp], #4
 8009a88:	b003      	add	sp, #12
 8009a8a:	4770      	bx	lr
 8009a8c:	20000180 	.word	0x20000180
 8009a90:	ffff0208 	.word	0xffff0208

08009a94 <__malloc_lock>:
 8009a94:	4801      	ldr	r0, [pc, #4]	; (8009a9c <__malloc_lock+0x8>)
 8009a96:	f000 bafb 	b.w	800a090 <__retarget_lock_acquire_recursive>
 8009a9a:	bf00      	nop
 8009a9c:	20001c84 	.word	0x20001c84

08009aa0 <__malloc_unlock>:
 8009aa0:	4801      	ldr	r0, [pc, #4]	; (8009aa8 <__malloc_unlock+0x8>)
 8009aa2:	f000 baf6 	b.w	800a092 <__retarget_lock_release_recursive>
 8009aa6:	bf00      	nop
 8009aa8:	20001c84 	.word	0x20001c84

08009aac <__ssputs_r>:
 8009aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ab0:	688e      	ldr	r6, [r1, #8]
 8009ab2:	4682      	mov	sl, r0
 8009ab4:	429e      	cmp	r6, r3
 8009ab6:	460c      	mov	r4, r1
 8009ab8:	4690      	mov	r8, r2
 8009aba:	461f      	mov	r7, r3
 8009abc:	d838      	bhi.n	8009b30 <__ssputs_r+0x84>
 8009abe:	898a      	ldrh	r2, [r1, #12]
 8009ac0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009ac4:	d032      	beq.n	8009b2c <__ssputs_r+0x80>
 8009ac6:	6825      	ldr	r5, [r4, #0]
 8009ac8:	6909      	ldr	r1, [r1, #16]
 8009aca:	3301      	adds	r3, #1
 8009acc:	eba5 0901 	sub.w	r9, r5, r1
 8009ad0:	6965      	ldr	r5, [r4, #20]
 8009ad2:	444b      	add	r3, r9
 8009ad4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009ad8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009adc:	106d      	asrs	r5, r5, #1
 8009ade:	429d      	cmp	r5, r3
 8009ae0:	bf38      	it	cc
 8009ae2:	461d      	movcc	r5, r3
 8009ae4:	0553      	lsls	r3, r2, #21
 8009ae6:	d531      	bpl.n	8009b4c <__ssputs_r+0xa0>
 8009ae8:	4629      	mov	r1, r5
 8009aea:	f7ff ff49 	bl	8009980 <_malloc_r>
 8009aee:	4606      	mov	r6, r0
 8009af0:	b950      	cbnz	r0, 8009b08 <__ssputs_r+0x5c>
 8009af2:	230c      	movs	r3, #12
 8009af4:	f04f 30ff 	mov.w	r0, #4294967295
 8009af8:	f8ca 3000 	str.w	r3, [sl]
 8009afc:	89a3      	ldrh	r3, [r4, #12]
 8009afe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b02:	81a3      	strh	r3, [r4, #12]
 8009b04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b08:	464a      	mov	r2, r9
 8009b0a:	6921      	ldr	r1, [r4, #16]
 8009b0c:	f000 fad0 	bl	800a0b0 <memcpy>
 8009b10:	89a3      	ldrh	r3, [r4, #12]
 8009b12:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009b16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b1a:	81a3      	strh	r3, [r4, #12]
 8009b1c:	6126      	str	r6, [r4, #16]
 8009b1e:	444e      	add	r6, r9
 8009b20:	6026      	str	r6, [r4, #0]
 8009b22:	463e      	mov	r6, r7
 8009b24:	6165      	str	r5, [r4, #20]
 8009b26:	eba5 0509 	sub.w	r5, r5, r9
 8009b2a:	60a5      	str	r5, [r4, #8]
 8009b2c:	42be      	cmp	r6, r7
 8009b2e:	d900      	bls.n	8009b32 <__ssputs_r+0x86>
 8009b30:	463e      	mov	r6, r7
 8009b32:	4632      	mov	r2, r6
 8009b34:	4641      	mov	r1, r8
 8009b36:	6820      	ldr	r0, [r4, #0]
 8009b38:	f000 fac8 	bl	800a0cc <memmove>
 8009b3c:	68a3      	ldr	r3, [r4, #8]
 8009b3e:	6822      	ldr	r2, [r4, #0]
 8009b40:	1b9b      	subs	r3, r3, r6
 8009b42:	4432      	add	r2, r6
 8009b44:	2000      	movs	r0, #0
 8009b46:	60a3      	str	r3, [r4, #8]
 8009b48:	6022      	str	r2, [r4, #0]
 8009b4a:	e7db      	b.n	8009b04 <__ssputs_r+0x58>
 8009b4c:	462a      	mov	r2, r5
 8009b4e:	f000 fad7 	bl	800a100 <_realloc_r>
 8009b52:	4606      	mov	r6, r0
 8009b54:	2800      	cmp	r0, #0
 8009b56:	d1e1      	bne.n	8009b1c <__ssputs_r+0x70>
 8009b58:	4650      	mov	r0, sl
 8009b5a:	6921      	ldr	r1, [r4, #16]
 8009b5c:	f7ff fec4 	bl	80098e8 <_free_r>
 8009b60:	e7c7      	b.n	8009af2 <__ssputs_r+0x46>
	...

08009b64 <_svfiprintf_r>:
 8009b64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b68:	4698      	mov	r8, r3
 8009b6a:	898b      	ldrh	r3, [r1, #12]
 8009b6c:	4607      	mov	r7, r0
 8009b6e:	061b      	lsls	r3, r3, #24
 8009b70:	460d      	mov	r5, r1
 8009b72:	4614      	mov	r4, r2
 8009b74:	b09d      	sub	sp, #116	; 0x74
 8009b76:	d50e      	bpl.n	8009b96 <_svfiprintf_r+0x32>
 8009b78:	690b      	ldr	r3, [r1, #16]
 8009b7a:	b963      	cbnz	r3, 8009b96 <_svfiprintf_r+0x32>
 8009b7c:	2140      	movs	r1, #64	; 0x40
 8009b7e:	f7ff feff 	bl	8009980 <_malloc_r>
 8009b82:	6028      	str	r0, [r5, #0]
 8009b84:	6128      	str	r0, [r5, #16]
 8009b86:	b920      	cbnz	r0, 8009b92 <_svfiprintf_r+0x2e>
 8009b88:	230c      	movs	r3, #12
 8009b8a:	603b      	str	r3, [r7, #0]
 8009b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8009b90:	e0d1      	b.n	8009d36 <_svfiprintf_r+0x1d2>
 8009b92:	2340      	movs	r3, #64	; 0x40
 8009b94:	616b      	str	r3, [r5, #20]
 8009b96:	2300      	movs	r3, #0
 8009b98:	9309      	str	r3, [sp, #36]	; 0x24
 8009b9a:	2320      	movs	r3, #32
 8009b9c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009ba0:	2330      	movs	r3, #48	; 0x30
 8009ba2:	f04f 0901 	mov.w	r9, #1
 8009ba6:	f8cd 800c 	str.w	r8, [sp, #12]
 8009baa:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009d50 <_svfiprintf_r+0x1ec>
 8009bae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009bb2:	4623      	mov	r3, r4
 8009bb4:	469a      	mov	sl, r3
 8009bb6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009bba:	b10a      	cbz	r2, 8009bc0 <_svfiprintf_r+0x5c>
 8009bbc:	2a25      	cmp	r2, #37	; 0x25
 8009bbe:	d1f9      	bne.n	8009bb4 <_svfiprintf_r+0x50>
 8009bc0:	ebba 0b04 	subs.w	fp, sl, r4
 8009bc4:	d00b      	beq.n	8009bde <_svfiprintf_r+0x7a>
 8009bc6:	465b      	mov	r3, fp
 8009bc8:	4622      	mov	r2, r4
 8009bca:	4629      	mov	r1, r5
 8009bcc:	4638      	mov	r0, r7
 8009bce:	f7ff ff6d 	bl	8009aac <__ssputs_r>
 8009bd2:	3001      	adds	r0, #1
 8009bd4:	f000 80aa 	beq.w	8009d2c <_svfiprintf_r+0x1c8>
 8009bd8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009bda:	445a      	add	r2, fp
 8009bdc:	9209      	str	r2, [sp, #36]	; 0x24
 8009bde:	f89a 3000 	ldrb.w	r3, [sl]
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	f000 80a2 	beq.w	8009d2c <_svfiprintf_r+0x1c8>
 8009be8:	2300      	movs	r3, #0
 8009bea:	f04f 32ff 	mov.w	r2, #4294967295
 8009bee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009bf2:	f10a 0a01 	add.w	sl, sl, #1
 8009bf6:	9304      	str	r3, [sp, #16]
 8009bf8:	9307      	str	r3, [sp, #28]
 8009bfa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009bfe:	931a      	str	r3, [sp, #104]	; 0x68
 8009c00:	4654      	mov	r4, sl
 8009c02:	2205      	movs	r2, #5
 8009c04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c08:	4851      	ldr	r0, [pc, #324]	; (8009d50 <_svfiprintf_r+0x1ec>)
 8009c0a:	f000 fa43 	bl	800a094 <memchr>
 8009c0e:	9a04      	ldr	r2, [sp, #16]
 8009c10:	b9d8      	cbnz	r0, 8009c4a <_svfiprintf_r+0xe6>
 8009c12:	06d0      	lsls	r0, r2, #27
 8009c14:	bf44      	itt	mi
 8009c16:	2320      	movmi	r3, #32
 8009c18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009c1c:	0711      	lsls	r1, r2, #28
 8009c1e:	bf44      	itt	mi
 8009c20:	232b      	movmi	r3, #43	; 0x2b
 8009c22:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009c26:	f89a 3000 	ldrb.w	r3, [sl]
 8009c2a:	2b2a      	cmp	r3, #42	; 0x2a
 8009c2c:	d015      	beq.n	8009c5a <_svfiprintf_r+0xf6>
 8009c2e:	4654      	mov	r4, sl
 8009c30:	2000      	movs	r0, #0
 8009c32:	f04f 0c0a 	mov.w	ip, #10
 8009c36:	9a07      	ldr	r2, [sp, #28]
 8009c38:	4621      	mov	r1, r4
 8009c3a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c3e:	3b30      	subs	r3, #48	; 0x30
 8009c40:	2b09      	cmp	r3, #9
 8009c42:	d94e      	bls.n	8009ce2 <_svfiprintf_r+0x17e>
 8009c44:	b1b0      	cbz	r0, 8009c74 <_svfiprintf_r+0x110>
 8009c46:	9207      	str	r2, [sp, #28]
 8009c48:	e014      	b.n	8009c74 <_svfiprintf_r+0x110>
 8009c4a:	eba0 0308 	sub.w	r3, r0, r8
 8009c4e:	fa09 f303 	lsl.w	r3, r9, r3
 8009c52:	4313      	orrs	r3, r2
 8009c54:	46a2      	mov	sl, r4
 8009c56:	9304      	str	r3, [sp, #16]
 8009c58:	e7d2      	b.n	8009c00 <_svfiprintf_r+0x9c>
 8009c5a:	9b03      	ldr	r3, [sp, #12]
 8009c5c:	1d19      	adds	r1, r3, #4
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	9103      	str	r1, [sp, #12]
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	bfbb      	ittet	lt
 8009c66:	425b      	neglt	r3, r3
 8009c68:	f042 0202 	orrlt.w	r2, r2, #2
 8009c6c:	9307      	strge	r3, [sp, #28]
 8009c6e:	9307      	strlt	r3, [sp, #28]
 8009c70:	bfb8      	it	lt
 8009c72:	9204      	strlt	r2, [sp, #16]
 8009c74:	7823      	ldrb	r3, [r4, #0]
 8009c76:	2b2e      	cmp	r3, #46	; 0x2e
 8009c78:	d10c      	bne.n	8009c94 <_svfiprintf_r+0x130>
 8009c7a:	7863      	ldrb	r3, [r4, #1]
 8009c7c:	2b2a      	cmp	r3, #42	; 0x2a
 8009c7e:	d135      	bne.n	8009cec <_svfiprintf_r+0x188>
 8009c80:	9b03      	ldr	r3, [sp, #12]
 8009c82:	3402      	adds	r4, #2
 8009c84:	1d1a      	adds	r2, r3, #4
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	9203      	str	r2, [sp, #12]
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	bfb8      	it	lt
 8009c8e:	f04f 33ff 	movlt.w	r3, #4294967295
 8009c92:	9305      	str	r3, [sp, #20]
 8009c94:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009d60 <_svfiprintf_r+0x1fc>
 8009c98:	2203      	movs	r2, #3
 8009c9a:	4650      	mov	r0, sl
 8009c9c:	7821      	ldrb	r1, [r4, #0]
 8009c9e:	f000 f9f9 	bl	800a094 <memchr>
 8009ca2:	b140      	cbz	r0, 8009cb6 <_svfiprintf_r+0x152>
 8009ca4:	2340      	movs	r3, #64	; 0x40
 8009ca6:	eba0 000a 	sub.w	r0, r0, sl
 8009caa:	fa03 f000 	lsl.w	r0, r3, r0
 8009cae:	9b04      	ldr	r3, [sp, #16]
 8009cb0:	3401      	adds	r4, #1
 8009cb2:	4303      	orrs	r3, r0
 8009cb4:	9304      	str	r3, [sp, #16]
 8009cb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cba:	2206      	movs	r2, #6
 8009cbc:	4825      	ldr	r0, [pc, #148]	; (8009d54 <_svfiprintf_r+0x1f0>)
 8009cbe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009cc2:	f000 f9e7 	bl	800a094 <memchr>
 8009cc6:	2800      	cmp	r0, #0
 8009cc8:	d038      	beq.n	8009d3c <_svfiprintf_r+0x1d8>
 8009cca:	4b23      	ldr	r3, [pc, #140]	; (8009d58 <_svfiprintf_r+0x1f4>)
 8009ccc:	bb1b      	cbnz	r3, 8009d16 <_svfiprintf_r+0x1b2>
 8009cce:	9b03      	ldr	r3, [sp, #12]
 8009cd0:	3307      	adds	r3, #7
 8009cd2:	f023 0307 	bic.w	r3, r3, #7
 8009cd6:	3308      	adds	r3, #8
 8009cd8:	9303      	str	r3, [sp, #12]
 8009cda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cdc:	4433      	add	r3, r6
 8009cde:	9309      	str	r3, [sp, #36]	; 0x24
 8009ce0:	e767      	b.n	8009bb2 <_svfiprintf_r+0x4e>
 8009ce2:	460c      	mov	r4, r1
 8009ce4:	2001      	movs	r0, #1
 8009ce6:	fb0c 3202 	mla	r2, ip, r2, r3
 8009cea:	e7a5      	b.n	8009c38 <_svfiprintf_r+0xd4>
 8009cec:	2300      	movs	r3, #0
 8009cee:	f04f 0c0a 	mov.w	ip, #10
 8009cf2:	4619      	mov	r1, r3
 8009cf4:	3401      	adds	r4, #1
 8009cf6:	9305      	str	r3, [sp, #20]
 8009cf8:	4620      	mov	r0, r4
 8009cfa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009cfe:	3a30      	subs	r2, #48	; 0x30
 8009d00:	2a09      	cmp	r2, #9
 8009d02:	d903      	bls.n	8009d0c <_svfiprintf_r+0x1a8>
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d0c5      	beq.n	8009c94 <_svfiprintf_r+0x130>
 8009d08:	9105      	str	r1, [sp, #20]
 8009d0a:	e7c3      	b.n	8009c94 <_svfiprintf_r+0x130>
 8009d0c:	4604      	mov	r4, r0
 8009d0e:	2301      	movs	r3, #1
 8009d10:	fb0c 2101 	mla	r1, ip, r1, r2
 8009d14:	e7f0      	b.n	8009cf8 <_svfiprintf_r+0x194>
 8009d16:	ab03      	add	r3, sp, #12
 8009d18:	9300      	str	r3, [sp, #0]
 8009d1a:	462a      	mov	r2, r5
 8009d1c:	4638      	mov	r0, r7
 8009d1e:	4b0f      	ldr	r3, [pc, #60]	; (8009d5c <_svfiprintf_r+0x1f8>)
 8009d20:	a904      	add	r1, sp, #16
 8009d22:	f3af 8000 	nop.w
 8009d26:	1c42      	adds	r2, r0, #1
 8009d28:	4606      	mov	r6, r0
 8009d2a:	d1d6      	bne.n	8009cda <_svfiprintf_r+0x176>
 8009d2c:	89ab      	ldrh	r3, [r5, #12]
 8009d2e:	065b      	lsls	r3, r3, #25
 8009d30:	f53f af2c 	bmi.w	8009b8c <_svfiprintf_r+0x28>
 8009d34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009d36:	b01d      	add	sp, #116	; 0x74
 8009d38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d3c:	ab03      	add	r3, sp, #12
 8009d3e:	9300      	str	r3, [sp, #0]
 8009d40:	462a      	mov	r2, r5
 8009d42:	4638      	mov	r0, r7
 8009d44:	4b05      	ldr	r3, [pc, #20]	; (8009d5c <_svfiprintf_r+0x1f8>)
 8009d46:	a904      	add	r1, sp, #16
 8009d48:	f000 f87c 	bl	8009e44 <_printf_i>
 8009d4c:	e7eb      	b.n	8009d26 <_svfiprintf_r+0x1c2>
 8009d4e:	bf00      	nop
 8009d50:	0800a210 	.word	0x0800a210
 8009d54:	0800a21a 	.word	0x0800a21a
 8009d58:	00000000 	.word	0x00000000
 8009d5c:	08009aad 	.word	0x08009aad
 8009d60:	0800a216 	.word	0x0800a216

08009d64 <_printf_common>:
 8009d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d68:	4616      	mov	r6, r2
 8009d6a:	4699      	mov	r9, r3
 8009d6c:	688a      	ldr	r2, [r1, #8]
 8009d6e:	690b      	ldr	r3, [r1, #16]
 8009d70:	4607      	mov	r7, r0
 8009d72:	4293      	cmp	r3, r2
 8009d74:	bfb8      	it	lt
 8009d76:	4613      	movlt	r3, r2
 8009d78:	6033      	str	r3, [r6, #0]
 8009d7a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009d7e:	460c      	mov	r4, r1
 8009d80:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009d84:	b10a      	cbz	r2, 8009d8a <_printf_common+0x26>
 8009d86:	3301      	adds	r3, #1
 8009d88:	6033      	str	r3, [r6, #0]
 8009d8a:	6823      	ldr	r3, [r4, #0]
 8009d8c:	0699      	lsls	r1, r3, #26
 8009d8e:	bf42      	ittt	mi
 8009d90:	6833      	ldrmi	r3, [r6, #0]
 8009d92:	3302      	addmi	r3, #2
 8009d94:	6033      	strmi	r3, [r6, #0]
 8009d96:	6825      	ldr	r5, [r4, #0]
 8009d98:	f015 0506 	ands.w	r5, r5, #6
 8009d9c:	d106      	bne.n	8009dac <_printf_common+0x48>
 8009d9e:	f104 0a19 	add.w	sl, r4, #25
 8009da2:	68e3      	ldr	r3, [r4, #12]
 8009da4:	6832      	ldr	r2, [r6, #0]
 8009da6:	1a9b      	subs	r3, r3, r2
 8009da8:	42ab      	cmp	r3, r5
 8009daa:	dc28      	bgt.n	8009dfe <_printf_common+0x9a>
 8009dac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009db0:	1e13      	subs	r3, r2, #0
 8009db2:	6822      	ldr	r2, [r4, #0]
 8009db4:	bf18      	it	ne
 8009db6:	2301      	movne	r3, #1
 8009db8:	0692      	lsls	r2, r2, #26
 8009dba:	d42d      	bmi.n	8009e18 <_printf_common+0xb4>
 8009dbc:	4649      	mov	r1, r9
 8009dbe:	4638      	mov	r0, r7
 8009dc0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009dc4:	47c0      	blx	r8
 8009dc6:	3001      	adds	r0, #1
 8009dc8:	d020      	beq.n	8009e0c <_printf_common+0xa8>
 8009dca:	6823      	ldr	r3, [r4, #0]
 8009dcc:	68e5      	ldr	r5, [r4, #12]
 8009dce:	f003 0306 	and.w	r3, r3, #6
 8009dd2:	2b04      	cmp	r3, #4
 8009dd4:	bf18      	it	ne
 8009dd6:	2500      	movne	r5, #0
 8009dd8:	6832      	ldr	r2, [r6, #0]
 8009dda:	f04f 0600 	mov.w	r6, #0
 8009dde:	68a3      	ldr	r3, [r4, #8]
 8009de0:	bf08      	it	eq
 8009de2:	1aad      	subeq	r5, r5, r2
 8009de4:	6922      	ldr	r2, [r4, #16]
 8009de6:	bf08      	it	eq
 8009de8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009dec:	4293      	cmp	r3, r2
 8009dee:	bfc4      	itt	gt
 8009df0:	1a9b      	subgt	r3, r3, r2
 8009df2:	18ed      	addgt	r5, r5, r3
 8009df4:	341a      	adds	r4, #26
 8009df6:	42b5      	cmp	r5, r6
 8009df8:	d11a      	bne.n	8009e30 <_printf_common+0xcc>
 8009dfa:	2000      	movs	r0, #0
 8009dfc:	e008      	b.n	8009e10 <_printf_common+0xac>
 8009dfe:	2301      	movs	r3, #1
 8009e00:	4652      	mov	r2, sl
 8009e02:	4649      	mov	r1, r9
 8009e04:	4638      	mov	r0, r7
 8009e06:	47c0      	blx	r8
 8009e08:	3001      	adds	r0, #1
 8009e0a:	d103      	bne.n	8009e14 <_printf_common+0xb0>
 8009e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8009e10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e14:	3501      	adds	r5, #1
 8009e16:	e7c4      	b.n	8009da2 <_printf_common+0x3e>
 8009e18:	2030      	movs	r0, #48	; 0x30
 8009e1a:	18e1      	adds	r1, r4, r3
 8009e1c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009e20:	1c5a      	adds	r2, r3, #1
 8009e22:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009e26:	4422      	add	r2, r4
 8009e28:	3302      	adds	r3, #2
 8009e2a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009e2e:	e7c5      	b.n	8009dbc <_printf_common+0x58>
 8009e30:	2301      	movs	r3, #1
 8009e32:	4622      	mov	r2, r4
 8009e34:	4649      	mov	r1, r9
 8009e36:	4638      	mov	r0, r7
 8009e38:	47c0      	blx	r8
 8009e3a:	3001      	adds	r0, #1
 8009e3c:	d0e6      	beq.n	8009e0c <_printf_common+0xa8>
 8009e3e:	3601      	adds	r6, #1
 8009e40:	e7d9      	b.n	8009df6 <_printf_common+0x92>
	...

08009e44 <_printf_i>:
 8009e44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009e48:	460c      	mov	r4, r1
 8009e4a:	7e27      	ldrb	r7, [r4, #24]
 8009e4c:	4691      	mov	r9, r2
 8009e4e:	2f78      	cmp	r7, #120	; 0x78
 8009e50:	4680      	mov	r8, r0
 8009e52:	469a      	mov	sl, r3
 8009e54:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009e56:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009e5a:	d807      	bhi.n	8009e6c <_printf_i+0x28>
 8009e5c:	2f62      	cmp	r7, #98	; 0x62
 8009e5e:	d80a      	bhi.n	8009e76 <_printf_i+0x32>
 8009e60:	2f00      	cmp	r7, #0
 8009e62:	f000 80d9 	beq.w	800a018 <_printf_i+0x1d4>
 8009e66:	2f58      	cmp	r7, #88	; 0x58
 8009e68:	f000 80a4 	beq.w	8009fb4 <_printf_i+0x170>
 8009e6c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009e70:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009e74:	e03a      	b.n	8009eec <_printf_i+0xa8>
 8009e76:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009e7a:	2b15      	cmp	r3, #21
 8009e7c:	d8f6      	bhi.n	8009e6c <_printf_i+0x28>
 8009e7e:	a001      	add	r0, pc, #4	; (adr r0, 8009e84 <_printf_i+0x40>)
 8009e80:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009e84:	08009edd 	.word	0x08009edd
 8009e88:	08009ef1 	.word	0x08009ef1
 8009e8c:	08009e6d 	.word	0x08009e6d
 8009e90:	08009e6d 	.word	0x08009e6d
 8009e94:	08009e6d 	.word	0x08009e6d
 8009e98:	08009e6d 	.word	0x08009e6d
 8009e9c:	08009ef1 	.word	0x08009ef1
 8009ea0:	08009e6d 	.word	0x08009e6d
 8009ea4:	08009e6d 	.word	0x08009e6d
 8009ea8:	08009e6d 	.word	0x08009e6d
 8009eac:	08009e6d 	.word	0x08009e6d
 8009eb0:	08009fff 	.word	0x08009fff
 8009eb4:	08009f21 	.word	0x08009f21
 8009eb8:	08009fe1 	.word	0x08009fe1
 8009ebc:	08009e6d 	.word	0x08009e6d
 8009ec0:	08009e6d 	.word	0x08009e6d
 8009ec4:	0800a021 	.word	0x0800a021
 8009ec8:	08009e6d 	.word	0x08009e6d
 8009ecc:	08009f21 	.word	0x08009f21
 8009ed0:	08009e6d 	.word	0x08009e6d
 8009ed4:	08009e6d 	.word	0x08009e6d
 8009ed8:	08009fe9 	.word	0x08009fe9
 8009edc:	680b      	ldr	r3, [r1, #0]
 8009ede:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009ee2:	1d1a      	adds	r2, r3, #4
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	600a      	str	r2, [r1, #0]
 8009ee8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009eec:	2301      	movs	r3, #1
 8009eee:	e0a4      	b.n	800a03a <_printf_i+0x1f6>
 8009ef0:	6825      	ldr	r5, [r4, #0]
 8009ef2:	6808      	ldr	r0, [r1, #0]
 8009ef4:	062e      	lsls	r6, r5, #24
 8009ef6:	f100 0304 	add.w	r3, r0, #4
 8009efa:	d50a      	bpl.n	8009f12 <_printf_i+0xce>
 8009efc:	6805      	ldr	r5, [r0, #0]
 8009efe:	600b      	str	r3, [r1, #0]
 8009f00:	2d00      	cmp	r5, #0
 8009f02:	da03      	bge.n	8009f0c <_printf_i+0xc8>
 8009f04:	232d      	movs	r3, #45	; 0x2d
 8009f06:	426d      	negs	r5, r5
 8009f08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009f0c:	230a      	movs	r3, #10
 8009f0e:	485e      	ldr	r0, [pc, #376]	; (800a088 <_printf_i+0x244>)
 8009f10:	e019      	b.n	8009f46 <_printf_i+0x102>
 8009f12:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009f16:	6805      	ldr	r5, [r0, #0]
 8009f18:	600b      	str	r3, [r1, #0]
 8009f1a:	bf18      	it	ne
 8009f1c:	b22d      	sxthne	r5, r5
 8009f1e:	e7ef      	b.n	8009f00 <_printf_i+0xbc>
 8009f20:	680b      	ldr	r3, [r1, #0]
 8009f22:	6825      	ldr	r5, [r4, #0]
 8009f24:	1d18      	adds	r0, r3, #4
 8009f26:	6008      	str	r0, [r1, #0]
 8009f28:	0628      	lsls	r0, r5, #24
 8009f2a:	d501      	bpl.n	8009f30 <_printf_i+0xec>
 8009f2c:	681d      	ldr	r5, [r3, #0]
 8009f2e:	e002      	b.n	8009f36 <_printf_i+0xf2>
 8009f30:	0669      	lsls	r1, r5, #25
 8009f32:	d5fb      	bpl.n	8009f2c <_printf_i+0xe8>
 8009f34:	881d      	ldrh	r5, [r3, #0]
 8009f36:	2f6f      	cmp	r7, #111	; 0x6f
 8009f38:	bf0c      	ite	eq
 8009f3a:	2308      	moveq	r3, #8
 8009f3c:	230a      	movne	r3, #10
 8009f3e:	4852      	ldr	r0, [pc, #328]	; (800a088 <_printf_i+0x244>)
 8009f40:	2100      	movs	r1, #0
 8009f42:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009f46:	6866      	ldr	r6, [r4, #4]
 8009f48:	2e00      	cmp	r6, #0
 8009f4a:	bfa8      	it	ge
 8009f4c:	6821      	ldrge	r1, [r4, #0]
 8009f4e:	60a6      	str	r6, [r4, #8]
 8009f50:	bfa4      	itt	ge
 8009f52:	f021 0104 	bicge.w	r1, r1, #4
 8009f56:	6021      	strge	r1, [r4, #0]
 8009f58:	b90d      	cbnz	r5, 8009f5e <_printf_i+0x11a>
 8009f5a:	2e00      	cmp	r6, #0
 8009f5c:	d04d      	beq.n	8009ffa <_printf_i+0x1b6>
 8009f5e:	4616      	mov	r6, r2
 8009f60:	fbb5 f1f3 	udiv	r1, r5, r3
 8009f64:	fb03 5711 	mls	r7, r3, r1, r5
 8009f68:	5dc7      	ldrb	r7, [r0, r7]
 8009f6a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009f6e:	462f      	mov	r7, r5
 8009f70:	42bb      	cmp	r3, r7
 8009f72:	460d      	mov	r5, r1
 8009f74:	d9f4      	bls.n	8009f60 <_printf_i+0x11c>
 8009f76:	2b08      	cmp	r3, #8
 8009f78:	d10b      	bne.n	8009f92 <_printf_i+0x14e>
 8009f7a:	6823      	ldr	r3, [r4, #0]
 8009f7c:	07df      	lsls	r7, r3, #31
 8009f7e:	d508      	bpl.n	8009f92 <_printf_i+0x14e>
 8009f80:	6923      	ldr	r3, [r4, #16]
 8009f82:	6861      	ldr	r1, [r4, #4]
 8009f84:	4299      	cmp	r1, r3
 8009f86:	bfde      	ittt	le
 8009f88:	2330      	movle	r3, #48	; 0x30
 8009f8a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009f8e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009f92:	1b92      	subs	r2, r2, r6
 8009f94:	6122      	str	r2, [r4, #16]
 8009f96:	464b      	mov	r3, r9
 8009f98:	4621      	mov	r1, r4
 8009f9a:	4640      	mov	r0, r8
 8009f9c:	f8cd a000 	str.w	sl, [sp]
 8009fa0:	aa03      	add	r2, sp, #12
 8009fa2:	f7ff fedf 	bl	8009d64 <_printf_common>
 8009fa6:	3001      	adds	r0, #1
 8009fa8:	d14c      	bne.n	800a044 <_printf_i+0x200>
 8009faa:	f04f 30ff 	mov.w	r0, #4294967295
 8009fae:	b004      	add	sp, #16
 8009fb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fb4:	4834      	ldr	r0, [pc, #208]	; (800a088 <_printf_i+0x244>)
 8009fb6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009fba:	680e      	ldr	r6, [r1, #0]
 8009fbc:	6823      	ldr	r3, [r4, #0]
 8009fbe:	f856 5b04 	ldr.w	r5, [r6], #4
 8009fc2:	061f      	lsls	r7, r3, #24
 8009fc4:	600e      	str	r6, [r1, #0]
 8009fc6:	d514      	bpl.n	8009ff2 <_printf_i+0x1ae>
 8009fc8:	07d9      	lsls	r1, r3, #31
 8009fca:	bf44      	itt	mi
 8009fcc:	f043 0320 	orrmi.w	r3, r3, #32
 8009fd0:	6023      	strmi	r3, [r4, #0]
 8009fd2:	b91d      	cbnz	r5, 8009fdc <_printf_i+0x198>
 8009fd4:	6823      	ldr	r3, [r4, #0]
 8009fd6:	f023 0320 	bic.w	r3, r3, #32
 8009fda:	6023      	str	r3, [r4, #0]
 8009fdc:	2310      	movs	r3, #16
 8009fde:	e7af      	b.n	8009f40 <_printf_i+0xfc>
 8009fe0:	6823      	ldr	r3, [r4, #0]
 8009fe2:	f043 0320 	orr.w	r3, r3, #32
 8009fe6:	6023      	str	r3, [r4, #0]
 8009fe8:	2378      	movs	r3, #120	; 0x78
 8009fea:	4828      	ldr	r0, [pc, #160]	; (800a08c <_printf_i+0x248>)
 8009fec:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009ff0:	e7e3      	b.n	8009fba <_printf_i+0x176>
 8009ff2:	065e      	lsls	r6, r3, #25
 8009ff4:	bf48      	it	mi
 8009ff6:	b2ad      	uxthmi	r5, r5
 8009ff8:	e7e6      	b.n	8009fc8 <_printf_i+0x184>
 8009ffa:	4616      	mov	r6, r2
 8009ffc:	e7bb      	b.n	8009f76 <_printf_i+0x132>
 8009ffe:	680b      	ldr	r3, [r1, #0]
 800a000:	6826      	ldr	r6, [r4, #0]
 800a002:	1d1d      	adds	r5, r3, #4
 800a004:	6960      	ldr	r0, [r4, #20]
 800a006:	600d      	str	r5, [r1, #0]
 800a008:	0635      	lsls	r5, r6, #24
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	d501      	bpl.n	800a012 <_printf_i+0x1ce>
 800a00e:	6018      	str	r0, [r3, #0]
 800a010:	e002      	b.n	800a018 <_printf_i+0x1d4>
 800a012:	0671      	lsls	r1, r6, #25
 800a014:	d5fb      	bpl.n	800a00e <_printf_i+0x1ca>
 800a016:	8018      	strh	r0, [r3, #0]
 800a018:	2300      	movs	r3, #0
 800a01a:	4616      	mov	r6, r2
 800a01c:	6123      	str	r3, [r4, #16]
 800a01e:	e7ba      	b.n	8009f96 <_printf_i+0x152>
 800a020:	680b      	ldr	r3, [r1, #0]
 800a022:	1d1a      	adds	r2, r3, #4
 800a024:	600a      	str	r2, [r1, #0]
 800a026:	681e      	ldr	r6, [r3, #0]
 800a028:	2100      	movs	r1, #0
 800a02a:	4630      	mov	r0, r6
 800a02c:	6862      	ldr	r2, [r4, #4]
 800a02e:	f000 f831 	bl	800a094 <memchr>
 800a032:	b108      	cbz	r0, 800a038 <_printf_i+0x1f4>
 800a034:	1b80      	subs	r0, r0, r6
 800a036:	6060      	str	r0, [r4, #4]
 800a038:	6863      	ldr	r3, [r4, #4]
 800a03a:	6123      	str	r3, [r4, #16]
 800a03c:	2300      	movs	r3, #0
 800a03e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a042:	e7a8      	b.n	8009f96 <_printf_i+0x152>
 800a044:	4632      	mov	r2, r6
 800a046:	4649      	mov	r1, r9
 800a048:	4640      	mov	r0, r8
 800a04a:	6923      	ldr	r3, [r4, #16]
 800a04c:	47d0      	blx	sl
 800a04e:	3001      	adds	r0, #1
 800a050:	d0ab      	beq.n	8009faa <_printf_i+0x166>
 800a052:	6823      	ldr	r3, [r4, #0]
 800a054:	079b      	lsls	r3, r3, #30
 800a056:	d413      	bmi.n	800a080 <_printf_i+0x23c>
 800a058:	68e0      	ldr	r0, [r4, #12]
 800a05a:	9b03      	ldr	r3, [sp, #12]
 800a05c:	4298      	cmp	r0, r3
 800a05e:	bfb8      	it	lt
 800a060:	4618      	movlt	r0, r3
 800a062:	e7a4      	b.n	8009fae <_printf_i+0x16a>
 800a064:	2301      	movs	r3, #1
 800a066:	4632      	mov	r2, r6
 800a068:	4649      	mov	r1, r9
 800a06a:	4640      	mov	r0, r8
 800a06c:	47d0      	blx	sl
 800a06e:	3001      	adds	r0, #1
 800a070:	d09b      	beq.n	8009faa <_printf_i+0x166>
 800a072:	3501      	adds	r5, #1
 800a074:	68e3      	ldr	r3, [r4, #12]
 800a076:	9903      	ldr	r1, [sp, #12]
 800a078:	1a5b      	subs	r3, r3, r1
 800a07a:	42ab      	cmp	r3, r5
 800a07c:	dcf2      	bgt.n	800a064 <_printf_i+0x220>
 800a07e:	e7eb      	b.n	800a058 <_printf_i+0x214>
 800a080:	2500      	movs	r5, #0
 800a082:	f104 0619 	add.w	r6, r4, #25
 800a086:	e7f5      	b.n	800a074 <_printf_i+0x230>
 800a088:	0800a221 	.word	0x0800a221
 800a08c:	0800a232 	.word	0x0800a232

0800a090 <__retarget_lock_acquire_recursive>:
 800a090:	4770      	bx	lr

0800a092 <__retarget_lock_release_recursive>:
 800a092:	4770      	bx	lr

0800a094 <memchr>:
 800a094:	4603      	mov	r3, r0
 800a096:	b510      	push	{r4, lr}
 800a098:	b2c9      	uxtb	r1, r1
 800a09a:	4402      	add	r2, r0
 800a09c:	4293      	cmp	r3, r2
 800a09e:	4618      	mov	r0, r3
 800a0a0:	d101      	bne.n	800a0a6 <memchr+0x12>
 800a0a2:	2000      	movs	r0, #0
 800a0a4:	e003      	b.n	800a0ae <memchr+0x1a>
 800a0a6:	7804      	ldrb	r4, [r0, #0]
 800a0a8:	3301      	adds	r3, #1
 800a0aa:	428c      	cmp	r4, r1
 800a0ac:	d1f6      	bne.n	800a09c <memchr+0x8>
 800a0ae:	bd10      	pop	{r4, pc}

0800a0b0 <memcpy>:
 800a0b0:	440a      	add	r2, r1
 800a0b2:	4291      	cmp	r1, r2
 800a0b4:	f100 33ff 	add.w	r3, r0, #4294967295
 800a0b8:	d100      	bne.n	800a0bc <memcpy+0xc>
 800a0ba:	4770      	bx	lr
 800a0bc:	b510      	push	{r4, lr}
 800a0be:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a0c2:	4291      	cmp	r1, r2
 800a0c4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a0c8:	d1f9      	bne.n	800a0be <memcpy+0xe>
 800a0ca:	bd10      	pop	{r4, pc}

0800a0cc <memmove>:
 800a0cc:	4288      	cmp	r0, r1
 800a0ce:	b510      	push	{r4, lr}
 800a0d0:	eb01 0402 	add.w	r4, r1, r2
 800a0d4:	d902      	bls.n	800a0dc <memmove+0x10>
 800a0d6:	4284      	cmp	r4, r0
 800a0d8:	4623      	mov	r3, r4
 800a0da:	d807      	bhi.n	800a0ec <memmove+0x20>
 800a0dc:	1e43      	subs	r3, r0, #1
 800a0de:	42a1      	cmp	r1, r4
 800a0e0:	d008      	beq.n	800a0f4 <memmove+0x28>
 800a0e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a0e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a0ea:	e7f8      	b.n	800a0de <memmove+0x12>
 800a0ec:	4601      	mov	r1, r0
 800a0ee:	4402      	add	r2, r0
 800a0f0:	428a      	cmp	r2, r1
 800a0f2:	d100      	bne.n	800a0f6 <memmove+0x2a>
 800a0f4:	bd10      	pop	{r4, pc}
 800a0f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a0fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a0fe:	e7f7      	b.n	800a0f0 <memmove+0x24>

0800a100 <_realloc_r>:
 800a100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a102:	4607      	mov	r7, r0
 800a104:	4614      	mov	r4, r2
 800a106:	460e      	mov	r6, r1
 800a108:	b921      	cbnz	r1, 800a114 <_realloc_r+0x14>
 800a10a:	4611      	mov	r1, r2
 800a10c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a110:	f7ff bc36 	b.w	8009980 <_malloc_r>
 800a114:	b922      	cbnz	r2, 800a120 <_realloc_r+0x20>
 800a116:	f7ff fbe7 	bl	80098e8 <_free_r>
 800a11a:	4625      	mov	r5, r4
 800a11c:	4628      	mov	r0, r5
 800a11e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a120:	f000 f814 	bl	800a14c <_malloc_usable_size_r>
 800a124:	42a0      	cmp	r0, r4
 800a126:	d20f      	bcs.n	800a148 <_realloc_r+0x48>
 800a128:	4621      	mov	r1, r4
 800a12a:	4638      	mov	r0, r7
 800a12c:	f7ff fc28 	bl	8009980 <_malloc_r>
 800a130:	4605      	mov	r5, r0
 800a132:	2800      	cmp	r0, #0
 800a134:	d0f2      	beq.n	800a11c <_realloc_r+0x1c>
 800a136:	4631      	mov	r1, r6
 800a138:	4622      	mov	r2, r4
 800a13a:	f7ff ffb9 	bl	800a0b0 <memcpy>
 800a13e:	4631      	mov	r1, r6
 800a140:	4638      	mov	r0, r7
 800a142:	f7ff fbd1 	bl	80098e8 <_free_r>
 800a146:	e7e9      	b.n	800a11c <_realloc_r+0x1c>
 800a148:	4635      	mov	r5, r6
 800a14a:	e7e7      	b.n	800a11c <_realloc_r+0x1c>

0800a14c <_malloc_usable_size_r>:
 800a14c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a150:	1f18      	subs	r0, r3, #4
 800a152:	2b00      	cmp	r3, #0
 800a154:	bfbc      	itt	lt
 800a156:	580b      	ldrlt	r3, [r1, r0]
 800a158:	18c0      	addlt	r0, r0, r3
 800a15a:	4770      	bx	lr

0800a15c <_init>:
 800a15c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a15e:	bf00      	nop
 800a160:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a162:	bc08      	pop	{r3}
 800a164:	469e      	mov	lr, r3
 800a166:	4770      	bx	lr

0800a168 <_fini>:
 800a168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a16a:	bf00      	nop
 800a16c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a16e:	bc08      	pop	{r3}
 800a170:	469e      	mov	lr, r3
 800a172:	4770      	bx	lr
