vendor_name = ModelSim
source_file = 1, C:/Users/Leandro Bergmann/Documents/UnB/Ciencia_da_Computacao/2015_2/Organizacao_Arquitetura_Computadores/Projeto/Projeto_Final_OAC/imports/registerbank.vhd
source_file = 1, C:/Users/Leandro Bergmann/Documents/UnB/Ciencia_da_Computacao/2015_2/Organizacao_Arquitetura_Computadores/Projeto/Projeto_Final_OAC/processador_tb.vhd
source_file = 1, C:/Users/Leandro Bergmann/Documents/UnB/Ciencia_da_Computacao/2015_2/Organizacao_Arquitetura_Computadores/Projeto/Projeto_Final_OAC/imports/ulamips.vhd
source_file = 1, C:/Users/Leandro Bergmann/Documents/UnB/Ciencia_da_Computacao/2015_2/Organizacao_Arquitetura_Computadores/Projeto/Projeto_Final_OAC/imports/regbuf.vhd
source_file = 1, C:/Users/Leandro Bergmann/Documents/UnB/Ciencia_da_Computacao/2015_2/Organizacao_Arquitetura_Computadores/Projeto/Projeto_Final_OAC/imports/reg.vhd
source_file = 1, C:/Users/Leandro Bergmann/Documents/UnB/Ciencia_da_Computacao/2015_2/Organizacao_Arquitetura_Computadores/Projeto/Projeto_Final_OAC/imports/mux_4.vhd
source_file = 1, C:/Users/Leandro Bergmann/Documents/UnB/Ciencia_da_Computacao/2015_2/Organizacao_Arquitetura_Computadores/Projeto/Projeto_Final_OAC/imports/mux_3.vhd
source_file = 1, C:/Users/Leandro Bergmann/Documents/UnB/Ciencia_da_Computacao/2015_2/Organizacao_Arquitetura_Computadores/Projeto/Projeto_Final_OAC/imports/mux_2_regdst.vhd
source_file = 1, C:/Users/Leandro Bergmann/Documents/UnB/Ciencia_da_Computacao/2015_2/Organizacao_Arquitetura_Computadores/Projeto/Projeto_Final_OAC/imports/mux_2.vhd
source_file = 1, C:/Users/Leandro Bergmann/Documents/UnB/Ciencia_da_Computacao/2015_2/Organizacao_Arquitetura_Computadores/Projeto/Projeto_Final_OAC/imports/mips_pkg.vhd
source_file = 1, C:/Users/Leandro Bergmann/Documents/UnB/Ciencia_da_Computacao/2015_2/Organizacao_Arquitetura_Computadores/Projeto/Projeto_Final_OAC/imports/mips_mem.vhd
source_file = 1, C:/Users/Leandro Bergmann/Documents/UnB/Ciencia_da_Computacao/2015_2/Organizacao_Arquitetura_Computadores/Projeto/Projeto_Final_OAC/imports/mips_control.vhd
source_file = 1, C:/Users/Leandro Bergmann/Documents/UnB/Ciencia_da_Computacao/2015_2/Organizacao_Arquitetura_Computadores/Projeto/Projeto_Final_OAC/imports/mem_addr.vhd
source_file = 1, C:/Users/Leandro Bergmann/Documents/UnB/Ciencia_da_Computacao/2015_2/Organizacao_Arquitetura_Computadores/Projeto/Projeto_Final_OAC/imports/logextsgn.vhd
source_file = 1, C:/Users/Leandro Bergmann/Documents/UnB/Ciencia_da_Computacao/2015_2/Organizacao_Arquitetura_Computadores/Projeto/Projeto_Final_OAC/imports/extsgn.vhd
source_file = 1, C:/Users/Leandro Bergmann/Documents/UnB/Ciencia_da_Computacao/2015_2/Organizacao_Arquitetura_Computadores/Projeto/Projeto_Final_OAC/imports/breg.vhd
source_file = 1, C:/Users/Leandro Bergmann/Documents/UnB/Ciencia_da_Computacao/2015_2/Organizacao_Arquitetura_Computadores/Projeto/Projeto_Final_OAC/imports/alu_ctr.vhd
source_file = 1, C:/Users/Leandro Bergmann/Documents/UnB/Ciencia_da_Computacao/2015_2/Organizacao_Arquitetura_Computadores/Projeto/Projeto_Final_OAC/imports/alu_control.vhd
source_file = 1, C:/Users/Leandro Bergmann/Documents/UnB/Ciencia_da_Computacao/2015_2/Organizacao_Arquitetura_Computadores/Projeto/Projeto_Final_OAC/processador.vhd
source_file = 1, C:/Users/Leandro Bergmann/Documents/UnB/Ciencia_da_Computacao/2015_2/Organizacao_Arquitetura_Computadores/Projeto/Projeto_Final_OAC/db/Projeto_Final_OAC.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Leandro Bergmann/Documents/UnB/Ciencia_da_Computacao/2015_2/Organizacao_Arquitetura_Computadores/Projeto/Projeto_Final_OAC/db/altsyncram_qkc1.tdf
source_file = 1, C:/Users/Leandro Bergmann/Documents/UnB/Ciencia_da_Computacao/2015_2/Organizacao_Arquitetura_Computadores/Projeto/Projeto_Final_OAC/mem.mif
source_file = 1, C:/Users/Leandro Bergmann/Documents/UnB/Ciencia_da_Computacao/2015_2/Organizacao_Arquitetura_Computadores/Projeto/Projeto_Final_OAC/db/altsyncram_48c1.tdf
design_name = processador
instance = comp, \ULA|Add1~0\, ULA|Add1~0, processador, 1
instance = comp, \ULA|Add1~26\, ULA|Add1~26, processador, 1
instance = comp, \ULA|Add1~30\, ULA|Add1~30, processador, 1
instance = comp, \ULA|Add1~34\, ULA|Add1~34, processador, 1
instance = comp, \ULA|Add1~36\, ULA|Add1~36, processador, 1
instance = comp, \ULA|Add1~44\, ULA|Add1~44, processador, 1
instance = comp, \ULA|Add1~46\, ULA|Add1~46, processador, 1
instance = comp, \ULA|Add2~10\, ULA|Add2~10, processador, 1
instance = comp, \ULA|Add2~12\, ULA|Add2~12, processador, 1
instance = comp, \ULA|Add2~14\, ULA|Add2~14, processador, 1
instance = comp, \ULA|Add2~16\, ULA|Add2~16, processador, 1
instance = comp, \ULA|Add2~24\, ULA|Add2~24, processador, 1
instance = comp, \ULA|Add2~26\, ULA|Add2~26, processador, 1
instance = comp, \ULA|Add2~40\, ULA|Add2~40, processador, 1
instance = comp, \ULA|Add2~42\, ULA|Add2~42, processador, 1
instance = comp, \ULA|Add2~56\, ULA|Add2~56, processador, 1
instance = comp, \ULA|Add2~58\, ULA|Add2~58, processador, 1
instance = comp, \ULA|Add0~3\, ULA|Add0~3, processador, 1
instance = comp, \ULA|Add0~15\, ULA|Add0~15, processador, 1
instance = comp, \ULA|Add0~17\, ULA|Add0~17, processador, 1
instance = comp, \ULA|Add0~21\, ULA|Add0~21, processador, 1
instance = comp, \ULA|Add0~23\, ULA|Add0~23, processador, 1
instance = comp, \ULA|Add0~35\, ULA|Add0~35, processador, 1
instance = comp, \ULA|Add0~37\, ULA|Add0~37, processador, 1
instance = comp, \ULA|Add0~49\, ULA|Add0~49, processador, 1
instance = comp, \BREG|breg32_rtl_0|auto_generated|ram_block1a0\, BREG|breg32_rtl_0|auto_generated|ram_block1a0, processador, 1
instance = comp, \BREG|breg32_rtl_1|auto_generated|ram_block1a0\, BREG|breg32_rtl_1|auto_generated|ram_block1a0, processador, 1
instance = comp, \ULA|Mux31~6\, ULA|Mux31~6, processador, 1
instance = comp, \ORIGBALU|m_out[15]~20\, ORIGBALU|m_out[15]~20, processador, 1
instance = comp, \ULA|ShiftRight1~30\, ULA|ShiftRight1~30, processador, 1
instance = comp, \ULA|Mux31~11\, ULA|Mux31~11, processador, 1
instance = comp, \ULA|Mux31~12\, ULA|Mux31~12, processador, 1
instance = comp, \ULA|ShiftLeft0~7\, ULA|ShiftLeft0~7, processador, 1
instance = comp, \ULA|ShiftRight0~21\, ULA|ShiftRight0~21, processador, 1
instance = comp, \ULA|a32~10\, ULA|a32~10, processador, 1
instance = comp, \ULA|a32~11\, ULA|a32~11, processador, 1
instance = comp, \ULA|a32~18\, ULA|a32~18, processador, 1
instance = comp, \ULA|a32~26\, ULA|a32~26, processador, 1
instance = comp, \ULA|Mux29~11\, ULA|Mux29~11, processador, 1
instance = comp, \ULA|a32~27\, ULA|a32~27, processador, 1
instance = comp, \ULA|Mux29~20\, ULA|Mux29~20, processador, 1
instance = comp, \ULA|Mux29~25\, ULA|Mux29~25, processador, 1
instance = comp, \ULA|ShiftRight0~78\, ULA|ShiftRight0~78, processador, 1
instance = comp, \ULA|ShiftRight0~79\, ULA|ShiftRight0~79, processador, 1
instance = comp, \ULA|ShiftLeft0~18\, ULA|ShiftLeft0~18, processador, 1
instance = comp, \ULA|ShiftRight0~84\, ULA|ShiftRight0~84, processador, 1
instance = comp, \ULA|ShiftLeft1~15\, ULA|ShiftLeft1~15, processador, 1
instance = comp, \ULA|Mux27~16\, ULA|Mux27~16, processador, 1
instance = comp, \ULA|a32~31\, ULA|a32~31, processador, 1
instance = comp, \ULA|Mux26~9\, ULA|Mux26~9, processador, 1
instance = comp, \ULA|ShiftRight1~86\, ULA|ShiftRight1~86, processador, 1
instance = comp, \ULA|Mux25~6\, ULA|Mux25~6, processador, 1
instance = comp, \ULA|Mux9~2\, ULA|Mux9~2, processador, 1
instance = comp, \ULA|ShiftRight1~94\, ULA|ShiftRight1~94, processador, 1
instance = comp, \ULA|a32~33\, ULA|a32~33, processador, 1
instance = comp, \ULA|Mux24~5\, ULA|Mux24~5, processador, 1
instance = comp, \ULA|ShiftRight1~99\, ULA|ShiftRight1~99, processador, 1
instance = comp, \ULA|ShiftRight1~103\, ULA|ShiftRight1~103, processador, 1
instance = comp, \ULA|a32~35\, ULA|a32~35, processador, 1
instance = comp, \ULA|Mux24~9\, ULA|Mux24~9, processador, 1
instance = comp, \ULA|a32~37\, ULA|a32~37, processador, 1
instance = comp, \ULA|Mux22~1\, ULA|Mux22~1, processador, 1
instance = comp, \ULA|ShiftRight1~104\, ULA|ShiftRight1~104, processador, 1
instance = comp, \ULA|ShiftRight1~105\, ULA|ShiftRight1~105, processador, 1
instance = comp, \ULA|Mux22~5\, ULA|Mux22~5, processador, 1
instance = comp, \ULA|ShiftRight0~110\, ULA|ShiftRight0~110, processador, 1
instance = comp, \ULA|ShiftRight0~111\, ULA|ShiftRight0~111, processador, 1
instance = comp, \ULA|ShiftLeft1~31\, ULA|ShiftLeft1~31, processador, 1
instance = comp, \ULA|a32~39\, ULA|a32~39, processador, 1
instance = comp, \ULA|ShiftRight0~112\, ULA|ShiftRight0~112, processador, 1
instance = comp, \ULA|ShiftLeft0~47\, ULA|ShiftLeft0~47, processador, 1
instance = comp, \ULA|ShiftLeft0~48\, ULA|ShiftLeft0~48, processador, 1
instance = comp, \ULA|ShiftLeft0~49\, ULA|ShiftLeft0~49, processador, 1
instance = comp, \ULA|Mux20~8\, ULA|Mux20~8, processador, 1
instance = comp, \ULA|ShiftRight0~115\, ULA|ShiftRight0~115, processador, 1
instance = comp, \ULA|Mux13~4\, ULA|Mux13~4, processador, 1
instance = comp, \ULA|Mux19~5\, ULA|Mux19~5, processador, 1
instance = comp, \ULA|Mux19~6\, ULA|Mux19~6, processador, 1
instance = comp, \ULA|Mux18~4\, ULA|Mux18~4, processador, 1
instance = comp, \ULA|ShiftLeft1~38\, ULA|ShiftLeft1~38, processador, 1
instance = comp, \ULA|ShiftRight0~118\, ULA|ShiftRight0~118, processador, 1
instance = comp, \ULA|Mux17~4\, ULA|Mux17~4, processador, 1
instance = comp, \ULA|Mux17~5\, ULA|Mux17~5, processador, 1
instance = comp, \ULA|Mux16~0\, ULA|Mux16~0, processador, 1
instance = comp, \ULA|ShiftRight0~120\, ULA|ShiftRight0~120, processador, 1
instance = comp, \ULA|Mux16~4\, ULA|Mux16~4, processador, 1
instance = comp, \ULA|ShiftLeft1~49\, ULA|ShiftLeft1~49, processador, 1
instance = comp, \ULA|Mux15~0\, ULA|Mux15~0, processador, 1
instance = comp, \ULA|Mux15~4\, ULA|Mux15~4, processador, 1
instance = comp, \ULA|a32~46\, ULA|a32~46, processador, 1
instance = comp, \ULA|Mux14~1\, ULA|Mux14~1, processador, 1
instance = comp, \ULA|a32~47\, ULA|a32~47, processador, 1
instance = comp, \ULA|Mux11~9\, ULA|Mux11~9, processador, 1
instance = comp, \ULA|a32~48\, ULA|a32~48, processador, 1
instance = comp, \ULA|Mux10~7\, ULA|Mux10~7, processador, 1
instance = comp, \ULA|ShiftLeft0~88\, ULA|ShiftLeft0~88, processador, 1
instance = comp, \ULA|Mux8~5\, ULA|Mux8~5, processador, 1
instance = comp, \ULA|a32~51\, ULA|a32~51, processador, 1
instance = comp, \ULA|Mux7~9\, ULA|Mux7~9, processador, 1
instance = comp, \ULA|ShiftLeft0~97\, ULA|ShiftLeft0~97, processador, 1
instance = comp, \ULA|ShiftLeft0~98\, ULA|ShiftLeft0~98, processador, 1
instance = comp, \ULA|Mux6~8\, ULA|Mux6~8, processador, 1
instance = comp, \ULA|Mux6~11\, ULA|Mux6~11, processador, 1
instance = comp, \ULA|Mux5~9\, ULA|Mux5~9, processador, 1
instance = comp, \ULA|a32~55\, ULA|a32~55, processador, 1
instance = comp, \ULA|ShiftLeft0~104\, ULA|ShiftLeft0~104, processador, 1
instance = comp, \ULA|Mux4~3\, ULA|Mux4~3, processador, 1
instance = comp, \ULA|Mux4~4\, ULA|Mux4~4, processador, 1
instance = comp, \ULA|Mux4~5\, ULA|Mux4~5, processador, 1
instance = comp, \ULA|Mux4~8\, ULA|Mux4~8, processador, 1
instance = comp, \ULA|ShiftLeft0~106\, ULA|ShiftLeft0~106, processador, 1
instance = comp, \ULA|ShiftLeft0~107\, ULA|ShiftLeft0~107, processador, 1
instance = comp, \ULA|Mux3~2\, ULA|Mux3~2, processador, 1
instance = comp, \ULA|ShiftLeft0~108\, ULA|ShiftLeft0~108, processador, 1
instance = comp, \ULA|ShiftRight1~113\, ULA|ShiftRight1~113, processador, 1
instance = comp, \ULA|Mux2~8\, ULA|Mux2~8, processador, 1
instance = comp, \ULA|Mux2~10\, ULA|Mux2~10, processador, 1
instance = comp, \ULA|Mux2~11\, ULA|Mux2~11, processador, 1
instance = comp, \ULA|Mux1~2\, ULA|Mux1~2, processador, 1
instance = comp, \ULA|ShiftRight1~115\, ULA|ShiftRight1~115, processador, 1
instance = comp, \ULA|ShiftLeft0~113\, ULA|ShiftLeft0~113, processador, 1
instance = comp, \ULA|ShiftLeft0~114\, ULA|ShiftLeft0~114, processador, 1
instance = comp, \ULA|ShiftLeft0~115\, ULA|ShiftLeft0~115, processador, 1
instance = comp, \ULA|a32~59\, ULA|a32~59, processador, 1
instance = comp, \ULA|a32~60\, ULA|a32~60, processador, 1
instance = comp, \ULA|Mux0~9\, ULA|Mux0~9, processador, 1
instance = comp, \DATA_MEM_REG|sr_out[6]\, DATA_MEM_REG|sr_out[6], processador, 1
instance = comp, \MemparaReg_MUX|m_out[6]~12\, MemparaReg_MUX|m_out[6]~12, processador, 1
instance = comp, \DATA_MEM_REG|sr_out[7]\, DATA_MEM_REG|sr_out[7], processador, 1
instance = comp, \MemparaReg_MUX|m_out[7]~14\, MemparaReg_MUX|m_out[7]~14, processador, 1
instance = comp, \DATA_MEM_REG|sr_out[11]\, DATA_MEM_REG|sr_out[11], processador, 1
instance = comp, \MemparaReg_MUX|m_out[11]~22\, MemparaReg_MUX|m_out[11]~22, processador, 1
instance = comp, \DATA_MEM_REG|sr_out[17]\, DATA_MEM_REG|sr_out[17], processador, 1
instance = comp, \DATA_MEM_REG|sr_out[20]\, DATA_MEM_REG|sr_out[20], processador, 1
instance = comp, \MemparaReg_MUX|m_out[20]~40\, MemparaReg_MUX|m_out[20]~40, processador, 1
instance = comp, \DATA_MEM_REG|sr_out[23]\, DATA_MEM_REG|sr_out[23], processador, 1
instance = comp, \DATA_MEM_REG|sr_out[25]\, DATA_MEM_REG|sr_out[25], processador, 1
instance = comp, \MemparaReg_MUX|m_out[25]~50\, MemparaReg_MUX|m_out[25]~50, processador, 1
instance = comp, \pc_temp~6\, pc_temp~6, processador, 1
instance = comp, \PC|sr_out[0]~30\, PC|sr_out[0]~30, processador, 1
instance = comp, \pc_temp~13\, pc_temp~13, processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[3]\, BREG|breg32_rtl_0_bypass[3], processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[0]\, BREG|breg32_rtl_0_bypass[0], processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[9]\, BREG|breg32_rtl_0_bypass[9], processador, 1
instance = comp, \BREG|breg32~40\, BREG|breg32~40, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|Selector0~3\, MULTI_CYCLE_CONTROL|Selector0~3, processador, 1
instance = comp, \BREG|breg32~44\, BREG|breg32~44, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|Selector1~0\, MULTI_CYCLE_CONTROL|Selector1~0, processador, 1
instance = comp, \DATA_MEM_REG|sr_out~1\, DATA_MEM_REG|sr_out~1, processador, 1
instance = comp, \DATA_MEM_REG|sr_out~4\, DATA_MEM_REG|sr_out~4, processador, 1
instance = comp, \DATA_MEM_REG|sr_out~7\, DATA_MEM_REG|sr_out~7, processador, 1
instance = comp, \DATA_MEM_REG|sr_out~9\, DATA_MEM_REG|sr_out~9, processador, 1
instance = comp, \ALU_CTRL|Equal8~9\, ALU_CTRL|Equal8~9, processador, 1
instance = comp, \ULA|ShiftLeft0~120\, ULA|ShiftLeft0~120, processador, 1
instance = comp, \ULA|ShiftRight0~124\, ULA|ShiftRight0~124, processador, 1
instance = comp, \ULA|ShiftRight0~126\, ULA|ShiftRight0~126, processador, 1
instance = comp, \ULA|Mux11~19\, ULA|Mux11~19, processador, 1
instance = comp, \ULA|Mux4~16\, ULA|Mux4~16, processador, 1
instance = comp, \ULA|Mux26~24\, ULA|Mux26~24, processador, 1
instance = comp, \ULA|Mux0~12\, ULA|Mux0~12, processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[0]~feeder\, BREG|breg32_rtl_0_bypass[0]~feeder, processador, 1
instance = comp, \DATA_MEM_REG|sr_out[11]~feeder\, DATA_MEM_REG|sr_out[11]~feeder, processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[3]~feeder\, BREG|breg32_rtl_0_bypass[3]~feeder, processador, 1
instance = comp, \clk~I\, clk, processador, 1
instance = comp, \clk~clkctrl\, clk~clkctrl, processador, 1
instance = comp, \rst~I\, rst, processador, 1
instance = comp, \rst~clkctrl\, rst~clkctrl, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|pstate.ldreg_st\, MULTI_CYCLE_CONTROL|pstate.ldreg_st, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|Mux0~0\, MULTI_CYCLE_CONTROL|Mux0~0, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|nstate.rtype_ex_st~0\, MULTI_CYCLE_CONTROL|nstate.rtype_ex_st~0, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|pstate.rtype_ex_st\, MULTI_CYCLE_CONTROL|pstate.rtype_ex_st, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|pstate.decode_st~0\, MULTI_CYCLE_CONTROL|pstate.decode_st~0, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|pstate.decode_st\, MULTI_CYCLE_CONTROL|pstate.decode_st, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|nstate.slti_st~0\, MULTI_CYCLE_CONTROL|nstate.slti_st~0, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|pstate.slti_st\, MULTI_CYCLE_CONTROL|pstate.slti_st, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|op_alu[1]\, MULTI_CYCLE_CONTROL|op_alu[1], processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|nstate.logic_imm_andi_st~0\, MULTI_CYCLE_CONTROL|nstate.logic_imm_andi_st~0, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|pstate.logic_imm_andi_st\, MULTI_CYCLE_CONTROL|pstate.logic_imm_andi_st, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|op_alu[0]\, MULTI_CYCLE_CONTROL|op_alu[0], processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|nstate.logic_imm_ori_st~1\, MULTI_CYCLE_CONTROL|nstate.logic_imm_ori_st~1, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|pstate.logic_imm_ori_st\, MULTI_CYCLE_CONTROL|pstate.logic_imm_ori_st, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|WideOr1~0\, MULTI_CYCLE_CONTROL|WideOr1~0, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|WideOr1\, MULTI_CYCLE_CONTROL|WideOr1, processador, 1
instance = comp, \ORIGBALU|m_out[1]~48\, ORIGBALU|m_out[1]~48, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|nstate.jump_ex_st~1\, MULTI_CYCLE_CONTROL|nstate.jump_ex_st~1, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|pstate.jump_ex_st\, MULTI_CYCLE_CONTROL|pstate.jump_ex_st, processador, 1
instance = comp, \PC|sr_out[0]~29\, PC|sr_out[0]~29, processador, 1
instance = comp, \PC|sr_out~32\, PC|sr_out~32, processador, 1
instance = comp, \INST_REG|sr_out[10]~1\, INST_REG|sr_out[10]~1, processador, 1
instance = comp, \INST_REG|sr_out[0]\, INST_REG|sr_out[0], processador, 1
instance = comp, \DATA_MEM_REG|sr_out[3]\, DATA_MEM_REG|sr_out[3], processador, 1
instance = comp, \MemparaReg_MUX|m_out[3]~6\, MemparaReg_MUX|m_out[3]~6, processador, 1
instance = comp, \MemparaReg_MUX|m_out[3]~7\, MemparaReg_MUX|m_out[3]~7, processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[14]\, BREG|breg32_rtl_0_bypass[14], processador, 1
instance = comp, \DATA_MEM_REG|sr_out~3\, DATA_MEM_REG|sr_out~3, processador, 1
instance = comp, \DATA_MEM_REG|sr_out[19]\, DATA_MEM_REG|sr_out[19], processador, 1
instance = comp, \MemparaReg_MUX|m_out[19]~38\, MemparaReg_MUX|m_out[19]~38, processador, 1
instance = comp, \ULA|ShiftRight1~4\, ULA|ShiftRight1~4, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|WideOr2~0\, MULTI_CYCLE_CONTROL|WideOr2~0, processador, 1
instance = comp, \ORIGBALU|m_out[31]~49\, ORIGBALU|m_out[31]~49, processador, 1
instance = comp, \ORIGBALU|m_out[19]~15\, ORIGBALU|m_out[19]~15, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|pstate.writereg_st\, MULTI_CYCLE_CONTROL|pstate.writereg_st, processador, 1
instance = comp, \INST_REG|sr_out[20]~feeder\, INST_REG|sr_out[20]~feeder, processador, 1
instance = comp, \INST_REG|sr_out[20]\, INST_REG|sr_out[20], processador, 1
instance = comp, \DATA_MEM_REG|sr_out[2]~feeder\, DATA_MEM_REG|sr_out[2]~feeder, processador, 1
instance = comp, \DATA_MEM_REG|sr_out[2]\, DATA_MEM_REG|sr_out[2], processador, 1
instance = comp, \MemparaReg_MUX|m_out[2]~4\, MemparaReg_MUX|m_out[2]~4, processador, 1
instance = comp, \MemparaReg_MUX|m_out[2]~5\, MemparaReg_MUX|m_out[2]~5, processador, 1
instance = comp, \DATA_MEM_REG|sr_out[4]\, DATA_MEM_REG|sr_out[4], processador, 1
instance = comp, \MemparaReg_MUX|m_out[4]~8\, MemparaReg_MUX|m_out[4]~8, processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[15]\, BREG|breg32_rtl_0_bypass[15], processador, 1
instance = comp, \INST_REG|sr_out~22\, INST_REG|sr_out~22, processador, 1
instance = comp, \INST_REG|sr_out[21]\, INST_REG|sr_out[21], processador, 1
instance = comp, \INST_REG|sr_out~23\, INST_REG|sr_out~23, processador, 1
instance = comp, \INST_REG|sr_out[22]~feeder\, INST_REG|sr_out[22]~feeder, processador, 1
instance = comp, \INST_REG|sr_out[22]\, INST_REG|sr_out[22], processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[1]~feeder\, BREG|breg32_rtl_0_bypass[1]~feeder, processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[1]\, BREG|breg32_rtl_0_bypass[1], processador, 1
instance = comp, \BREG|breg32~38\, BREG|breg32~38, processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[7]\, BREG|breg32_rtl_0_bypass[7], processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[5]\, BREG|breg32_rtl_0_bypass[5], processador, 1
instance = comp, \DATA_MEM_REG|sr_out[5]\, DATA_MEM_REG|sr_out[5], processador, 1
instance = comp, \MemparaReg_MUX|m_out[5]~10\, MemparaReg_MUX|m_out[5]~10, processador, 1
instance = comp, \ORIGBALU|m_out[5]~40\, ORIGBALU|m_out[5]~40, processador, 1
instance = comp, \ORIGBALU|m_out[5]~41\, ORIGBALU|m_out[5]~41, processador, 1
instance = comp, \ORIGBALU|m_out[3]~44\, ORIGBALU|m_out[3]~44, processador, 1
instance = comp, \ORIGBALU|m_out[3]~45\, ORIGBALU|m_out[3]~45, processador, 1
instance = comp, \ORIGBALU|m_out[0]~2\, ORIGBALU|m_out[0]~2, processador, 1
instance = comp, \ULA|Add1~2\, ULA|Add1~2, processador, 1
instance = comp, \ULA|Add1~4\, ULA|Add1~4, processador, 1
instance = comp, \ULA|Add1~6\, ULA|Add1~6, processador, 1
instance = comp, \ULA|Add1~8\, ULA|Add1~8, processador, 1
instance = comp, \ULA|Add1~10\, ULA|Add1~10, processador, 1
instance = comp, \ULA|Mux26~6\, ULA|Mux26~6, processador, 1
instance = comp, \ULA|Mux27~25\, ULA|Mux27~25, processador, 1
instance = comp, \MemparaReg_MUX|m_out[6]~13\, MemparaReg_MUX|m_out[6]~13, processador, 1
instance = comp, \MemparaReg_MUX|m_out[7]~15\, MemparaReg_MUX|m_out[7]~15, processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[20]\, BREG|breg32_rtl_0_bypass[20], processador, 1
instance = comp, \BREG|breg32~43\, BREG|breg32~43, processador, 1
instance = comp, \BREG|breg32~42\, BREG|breg32~42, processador, 1
instance = comp, \BREG|breg32~45\, BREG|breg32~45, processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[19]\, BREG|breg32_rtl_0_bypass[19], processador, 1
instance = comp, \BREG|regB[8]~24\, BREG|regB[8]~24, processador, 1
instance = comp, \B_REG|sr_out[8]\, B_REG|sr_out[8], processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[21]\, BREG|breg32_rtl_0_bypass[21], processador, 1
instance = comp, \ULA|Mux23~15\, ULA|Mux23~15, processador, 1
instance = comp, \DATA_MEM_REG|sr_out[15]\, DATA_MEM_REG|sr_out[15], processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[26]\, BREG|breg32_rtl_0_bypass[26], processador, 1
instance = comp, \DATA_MEM_REG|sr_out~0\, DATA_MEM_REG|sr_out~0, processador, 1
instance = comp, \DATA_MEM_REG|sr_out[16]\, DATA_MEM_REG|sr_out[16], processador, 1
instance = comp, \MemparaReg_MUX|m_out[16]~32\, MemparaReg_MUX|m_out[16]~32, processador, 1
instance = comp, \ULA|Mux20~6\, ULA|Mux20~6, processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[27]\, BREG|breg32_rtl_0_bypass[27], processador, 1
instance = comp, \BREG|regA[16]~16\, BREG|regA[16]~16, processador, 1
instance = comp, \A_REG|sr_out[16]\, A_REG|sr_out[16], processador, 1
instance = comp, \ALU_CTRL|alu_ctr~47\, ALU_CTRL|alu_ctr~47, processador, 1
instance = comp, \ALU_CTRL|alu_ctr~48\, ALU_CTRL|alu_ctr~48, processador, 1
instance = comp, \ALU_CTRL|alu_ctr~74\, ALU_CTRL|alu_ctr~74, processador, 1
instance = comp, \ALU_CTRL|logical_sel~0\, ALU_CTRL|logical_sel~0, processador, 1
instance = comp, \ORIGAALU|m_out[16]~17\, ORIGAALU|m_out[16]~17, processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[25]\, BREG|breg32_rtl_0_bypass[25], processador, 1
instance = comp, \PC|sr_out[17]~16\, PC|sr_out[17]~16, processador, 1
instance = comp, \PC|sr_out[17]\, PC|sr_out[17], processador, 1
instance = comp, \ORIGAALU|m_out[17]~16\, ORIGAALU|m_out[17]~16, processador, 1
instance = comp, \ULA|Mux20~3\, ULA|Mux20~3, processador, 1
instance = comp, \PC|sr_out[7]~6\, PC|sr_out[7]~6, processador, 1
instance = comp, \PC|sr_out[7]\, PC|sr_out[7], processador, 1
instance = comp, \ORIGAALU|m_out[7]~26\, ORIGAALU|m_out[7]~26, processador, 1
instance = comp, \ULA|Mux20~5\, ULA|Mux20~5, processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[31]\, BREG|breg32_rtl_0_bypass[31], processador, 1
instance = comp, \BREG|regA[20]~20\, BREG|regA[20]~20, processador, 1
instance = comp, \A_REG|sr_out[20]\, A_REG|sr_out[20], processador, 1
instance = comp, \ORIGAALU|m_out[20]~13\, ORIGAALU|m_out[20]~13, processador, 1
instance = comp, \ORIGBALU|m_out[23]~11\, ORIGBALU|m_out[23]~11, processador, 1
instance = comp, \ULA|Mux8~2\, ULA|Mux8~2, processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[34]\, BREG|breg32_rtl_0_bypass[34], processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[36]\, BREG|breg32_rtl_0_bypass[36], processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[38]\, BREG|breg32_rtl_0_bypass[38], processador, 1
instance = comp, \ORIGBALU|m_out[28]~6\, ORIGBALU|m_out[28]~6, processador, 1
instance = comp, \PC|sr_out[28]~feeder\, PC|sr_out[28]~feeder, processador, 1
instance = comp, \PC|sr_out[28]\, PC|sr_out[28], processador, 1
instance = comp, \ORIGAALU|m_out[28]~5\, ORIGAALU|m_out[28]~5, processador, 1
instance = comp, \ORIGBALU|m_out[26]~8\, ORIGBALU|m_out[26]~8, processador, 1
instance = comp, \ORIGBALU|m_out[21]~13\, ORIGBALU|m_out[21]~13, processador, 1
instance = comp, \ULA|Mux10~4\, ULA|Mux10~4, processador, 1
instance = comp, \ULA|Add1~40\, ULA|Add1~40, processador, 1
instance = comp, \ULA|Add1~42\, ULA|Add1~42, processador, 1
instance = comp, \ORIGBALU|m_out[20]~14\, ORIGBALU|m_out[20]~14, processador, 1
instance = comp, \PC|sr_out[18]~17\, PC|sr_out[18]~17, processador, 1
instance = comp, \PC|sr_out[18]\, PC|sr_out[18], processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[40]\, BREG|breg32_rtl_0_bypass[40], processador, 1
instance = comp, \BREG|regA[29]~29\, BREG|regA[29]~29, processador, 1
instance = comp, \A_REG|sr_out[29]\, A_REG|sr_out[29], processador, 1
instance = comp, \ORIGAALU|m_out[29]~4\, ORIGAALU|m_out[29]~4, processador, 1
instance = comp, \PC|sr_out~34\, PC|sr_out~34, processador, 1
instance = comp, \PC|sr_out[30]\, PC|sr_out[30], processador, 1
instance = comp, \ORIGAALU|m_out[30]~3\, ORIGAALU|m_out[30]~3, processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[41]\, BREG|breg32_rtl_0_bypass[41], processador, 1
instance = comp, \ORIGAALU|m_out[0]~37\, ORIGAALU|m_out[0]~37, processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[11]\, BREG|breg32_rtl_0_bypass[11], processador, 1
instance = comp, \BREG|regA[0]~0\, BREG|regA[0]~0, processador, 1
instance = comp, \A_REG|sr_out[0]\, A_REG|sr_out[0], processador, 1
instance = comp, \BREG|regB[16]~16\, BREG|regB[16]~16, processador, 1
instance = comp, \B_REG|sr_out[16]\, B_REG|sr_out[16], processador, 1
instance = comp, \INST_MEM|altsyncram_component|auto_generated|ram_block1a0\, INST_MEM|altsyncram_component|auto_generated|ram_block1a0, processador, 1
instance = comp, \INST_REG|sr_out~7\, INST_REG|sr_out~7, processador, 1
instance = comp, \INST_REG|sr_out[6]\, INST_REG|sr_out[6], processador, 1
instance = comp, \ORIGAALU|m_out[0]~0\, ORIGAALU|m_out[0]~0, processador, 1
instance = comp, \ULA|ShiftLeft0~72\, ULA|ShiftLeft0~72, processador, 1
instance = comp, \ULA|ShiftRight0~127\, ULA|ShiftRight0~127, processador, 1
instance = comp, \ULA|ShiftRight1~112\, ULA|ShiftRight1~112, processador, 1
instance = comp, \ULA|ShiftLeft0~73\, ULA|ShiftLeft0~73, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|s_log_imm~0\, MULTI_CYCLE_CONTROL|s_log_imm~0, processador, 1
instance = comp, \INST_REG|sr_out[14]\, INST_REG|sr_out[14], processador, 1
instance = comp, \ORIGBALU|m_out[16]~18\, ORIGBALU|m_out[16]~18, processador, 1
instance = comp, \ORIGBALU|m_out[16]~19\, ORIGBALU|m_out[16]~19, processador, 1
instance = comp, \ULA|ShiftLeft0~65\, ULA|ShiftLeft0~65, processador, 1
instance = comp, \ULA|ShiftLeft0~74\, ULA|ShiftLeft0~74, processador, 1
instance = comp, \PC|sr_out[2]~1\, PC|sr_out[2]~1, processador, 1
instance = comp, \PC|sr_out[2]\, PC|sr_out[2], processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[13]\, BREG|breg32_rtl_0_bypass[13], processador, 1
instance = comp, \BREG|regA[2]~2\, BREG|regA[2]~2, processador, 1
instance = comp, \A_REG|sr_out[2]\, A_REG|sr_out[2], processador, 1
instance = comp, \INST_REG|sr_out~9\, INST_REG|sr_out~9, processador, 1
instance = comp, \INST_REG|sr_out[8]\, INST_REG|sr_out[8], processador, 1
instance = comp, \ORIGAALU|m_out[2]~33\, ORIGAALU|m_out[2]~33, processador, 1
instance = comp, \ORIGAALU|m_out[2]~34\, ORIGAALU|m_out[2]~34, processador, 1
instance = comp, \ULA|ShiftLeft0~89\, ULA|ShiftLeft0~89, processador, 1
instance = comp, \ULA|ShiftLeft0~81\, ULA|ShiftLeft0~81, processador, 1
instance = comp, \ULA|ShiftLeft0~90\, ULA|ShiftLeft0~90, processador, 1
instance = comp, \ULA|ShiftLeft0~91\, ULA|ShiftLeft0~91, processador, 1
instance = comp, \ULA|ShiftLeft0~92\, ULA|ShiftLeft0~92, processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[42]\, BREG|breg32_rtl_0_bypass[42], processador, 1
instance = comp, \BREG|regB[31]~1\, BREG|regB[31]~1, processador, 1
instance = comp, \B_REG|sr_out[31]~feeder\, B_REG|sr_out[31]~feeder, processador, 1
instance = comp, \B_REG|sr_out[31]\, B_REG|sr_out[31], processador, 1
instance = comp, \ORIGAALU|m_out[0]~1\, ORIGAALU|m_out[0]~1, processador, 1
instance = comp, \ULA|ShiftLeft0~116\, ULA|ShiftLeft0~116, processador, 1
instance = comp, \BREG|regB[28]~4\, BREG|regB[28]~4, processador, 1
instance = comp, \B_REG|sr_out[28]\, B_REG|sr_out[28], processador, 1
instance = comp, \ULA|ShiftLeft0~117\, ULA|ShiftLeft0~117, processador, 1
instance = comp, \ULA|ShiftLeft0~96\, ULA|ShiftLeft0~96, processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[37]\, BREG|breg32_rtl_0_bypass[37], processador, 1
instance = comp, \BREG|regB[26]~6\, BREG|regB[26]~6, processador, 1
instance = comp, \B_REG|sr_out[26]~feeder\, B_REG|sr_out[26]~feeder, processador, 1
instance = comp, \B_REG|sr_out[26]\, B_REG|sr_out[26], processador, 1
instance = comp, \ULA|ShiftLeft0~102\, ULA|ShiftLeft0~102, processador, 1
instance = comp, \ULA|ShiftLeft0~103\, ULA|ShiftLeft0~103, processador, 1
instance = comp, \ULA|ShiftLeft0~118\, ULA|ShiftLeft0~118, processador, 1
instance = comp, \ULA|a32~64\, ULA|a32~64, processador, 1
instance = comp, \ULA|a32~65\, ULA|a32~65, processador, 1
instance = comp, \ORIGBALU|m_out[31]~3\, ORIGBALU|m_out[31]~3, processador, 1
instance = comp, \ULA|ShiftLeft0~17\, ULA|ShiftLeft0~17, processador, 1
instance = comp, \ULA|ShiftLeft1~8\, ULA|ShiftLeft1~8, processador, 1
instance = comp, \ULA|ShiftLeft0~28\, ULA|ShiftLeft0~28, processador, 1
instance = comp, \INST_REG|sr_out~8\, INST_REG|sr_out~8, processador, 1
instance = comp, \INST_REG|sr_out[7]\, INST_REG|sr_out[7], processador, 1
instance = comp, \ORIGBALU|m_out[7]~36\, ORIGBALU|m_out[7]~36, processador, 1
instance = comp, \ORIGBALU|m_out[7]~37\, ORIGBALU|m_out[7]~37, processador, 1
instance = comp, \ORIGBALU|m_out[6]~38\, ORIGBALU|m_out[6]~38, processador, 1
instance = comp, \ORIGBALU|m_out[6]~39\, ORIGBALU|m_out[6]~39, processador, 1
instance = comp, \ULA|ShiftLeft0~29\, ULA|ShiftLeft0~29, processador, 1
instance = comp, \ORIGBALU|m_out[4]~42\, ORIGBALU|m_out[4]~42, processador, 1
instance = comp, \ORIGBALU|m_out[4]~43\, ORIGBALU|m_out[4]~43, processador, 1
instance = comp, \ULA|ShiftLeft0~22\, ULA|ShiftLeft0~22, processador, 1
instance = comp, \ULA|ShiftLeft0~30\, ULA|ShiftLeft0~30, processador, 1
instance = comp, \ULA|ShiftLeft0~31\, ULA|ShiftLeft0~31, processador, 1
instance = comp, \ULA|a32~63\, ULA|a32~63, processador, 1
instance = comp, \ULA|a32~66\, ULA|a32~66, processador, 1
instance = comp, \ULA|Add2~1\, ULA|Add2~1, processador, 1
instance = comp, \ULA|Add2~2\, ULA|Add2~2, processador, 1
instance = comp, \ULA|ShiftLeft1~6\, ULA|ShiftLeft1~6, processador, 1
instance = comp, \ULA|Add2~4\, ULA|Add2~4, processador, 1
instance = comp, \ULA|Add2~6\, ULA|Add2~6, processador, 1
instance = comp, \ULA|Add2~8\, ULA|Add2~8, processador, 1
instance = comp, \ULA|Mux6~18\, ULA|Mux6~18, processador, 1
instance = comp, \PC|sr_out[25]~24\, PC|sr_out[25]~24, processador, 1
instance = comp, \PC|sr_out[25]\, PC|sr_out[25], processador, 1
instance = comp, \ORIGAALU|m_out[25]~8\, ORIGAALU|m_out[25]~8, processador, 1
instance = comp, \BREG|regA[13]~13\, BREG|regA[13]~13, processador, 1
instance = comp, \A_REG|sr_out[13]\, A_REG|sr_out[13], processador, 1
instance = comp, \ORIGAALU|m_out[13]~20\, ORIGAALU|m_out[13]~20, processador, 1
instance = comp, \BREG|regA[12]~12\, BREG|regA[12]~12, processador, 1
instance = comp, \A_REG|sr_out[12]\, A_REG|sr_out[12], processador, 1
instance = comp, \ORIGAALU|m_out[12]~21\, ORIGAALU|m_out[12]~21, processador, 1
instance = comp, \BREG|regA[9]~9\, BREG|regA[9]~9, processador, 1
instance = comp, \A_REG|sr_out[9]\, A_REG|sr_out[9], processador, 1
instance = comp, \ORIGAALU|m_out[9]~24\, ORIGAALU|m_out[9]~24, processador, 1
instance = comp, \ORIGAALU|m_out[5]~28\, ORIGAALU|m_out[5]~28, processador, 1
instance = comp, \ULA|Add2~18\, ULA|Add2~18, processador, 1
instance = comp, \ULA|Add2~20\, ULA|Add2~20, processador, 1
instance = comp, \ULA|Add2~22\, ULA|Add2~22, processador, 1
instance = comp, \ULA|Add2~28\, ULA|Add2~28, processador, 1
instance = comp, \ULA|Add2~30\, ULA|Add2~30, processador, 1
instance = comp, \ULA|Add2~32\, ULA|Add2~32, processador, 1
instance = comp, \ULA|Add2~34\, ULA|Add2~34, processador, 1
instance = comp, \ULA|Add2~36\, ULA|Add2~36, processador, 1
instance = comp, \ULA|Add2~38\, ULA|Add2~38, processador, 1
instance = comp, \ULA|Add2~44\, ULA|Add2~44, processador, 1
instance = comp, \ULA|Add2~46\, ULA|Add2~46, processador, 1
instance = comp, \ULA|Add2~48\, ULA|Add2~48, processador, 1
instance = comp, \ULA|Add2~50\, ULA|Add2~50, processador, 1
instance = comp, \ULA|Add2~52\, ULA|Add2~52, processador, 1
instance = comp, \ULA|Add2~54\, ULA|Add2~54, processador, 1
instance = comp, \ULA|ShiftRight0~27\, ULA|ShiftRight0~27, processador, 1
instance = comp, \PC|sr_out[31]~feeder\, PC|sr_out[31]~feeder, processador, 1
instance = comp, \PC|sr_out[31]\, PC|sr_out[31], processador, 1
instance = comp, \ORIGAALU|m_out[31]~2\, ORIGAALU|m_out[31]~2, processador, 1
instance = comp, \ULA|Add2~60\, ULA|Add2~60, processador, 1
instance = comp, \ULA|Add2~62\, ULA|Add2~62, processador, 1
instance = comp, \ULA|Add2~64\, ULA|Add2~64, processador, 1
instance = comp, \ULA|ShiftRight0~28\, ULA|ShiftRight0~28, processador, 1
instance = comp, \ULA|ShiftRight0~22\, ULA|ShiftRight0~22, processador, 1
instance = comp, \ULA|ShiftRight0~23\, ULA|ShiftRight0~23, processador, 1
instance = comp, \ULA|ShiftRight0~24\, ULA|ShiftRight0~24, processador, 1
instance = comp, \ULA|ShiftRight0~25\, ULA|ShiftRight0~25, processador, 1
instance = comp, \ULA|ShiftRight0~29\, ULA|ShiftRight0~29, processador, 1
instance = comp, \ULA|a32~1\, ULA|a32~1, processador, 1
instance = comp, \ULA|Mux0~10\, ULA|Mux0~10, processador, 1
instance = comp, \ULA|Mux0~11\, ULA|Mux0~11, processador, 1
instance = comp, \ULA|Add1~56\, ULA|Add1~56, processador, 1
instance = comp, \ULA|Add1~58\, ULA|Add1~58, processador, 1
instance = comp, \ULA|Add1~60\, ULA|Add1~60, processador, 1
instance = comp, \ULA|tmp[31]~0\, ULA|tmp[31]~0, processador, 1
instance = comp, \ORIGBALU|m_out[27]~7\, ORIGBALU|m_out[27]~7, processador, 1
instance = comp, \ORIGBALU|m_out[22]~12\, ORIGBALU|m_out[22]~12, processador, 1
instance = comp, \ULA|Add0~43\, ULA|Add0~43, processador, 1
instance = comp, \ULA|Add0~45\, ULA|Add0~45, processador, 1
instance = comp, \ULA|Add0~47\, ULA|Add0~47, processador, 1
instance = comp, \ULA|Add0~51\, ULA|Add0~51, processador, 1
instance = comp, \ULA|Add0~53\, ULA|Add0~53, processador, 1
instance = comp, \ULA|Add0~55\, ULA|Add0~55, processador, 1
instance = comp, \ULA|Add0~57\, ULA|Add0~57, processador, 1
instance = comp, \ULA|Add0~59\, ULA|Add0~59, processador, 1
instance = comp, \ULA|Add0~61\, ULA|Add0~61, processador, 1
instance = comp, \ULA|Add0~63\, ULA|Add0~63, processador, 1
instance = comp, \ULA|Mux0~7\, ULA|Mux0~7, processador, 1
instance = comp, \ULA|ShiftLeft1~21\, ULA|ShiftLeft1~21, processador, 1
instance = comp, \ULA|ShiftLeft1~11\, ULA|ShiftLeft1~11, processador, 1
instance = comp, \ULA|ShiftLeft1~44\, ULA|ShiftLeft1~44, processador, 1
instance = comp, \ULA|ShiftLeft0~53\, ULA|ShiftLeft0~53, processador, 1
instance = comp, \ULA|ShiftLeft0~59\, ULA|ShiftLeft0~59, processador, 1
instance = comp, \ULA|ShiftLeft1~45\, ULA|ShiftLeft1~45, processador, 1
instance = comp, \ORIGBALU|m_out[10]~30\, ORIGBALU|m_out[10]~30, processador, 1
instance = comp, \ORIGBALU|m_out[10]~31\, ORIGBALU|m_out[10]~31, processador, 1
instance = comp, \INST_REG|sr_out~10\, INST_REG|sr_out~10, processador, 1
instance = comp, \INST_REG|sr_out[9]\, INST_REG|sr_out[9], processador, 1
instance = comp, \ORIGBALU|m_out[11]~28\, ORIGBALU|m_out[11]~28, processador, 1
instance = comp, \ORIGBALU|m_out[11]~29\, ORIGBALU|m_out[11]~29, processador, 1
instance = comp, \ULA|ShiftLeft0~46\, ULA|ShiftLeft0~46, processador, 1
instance = comp, \ULA|ShiftLeft1~32\, ULA|ShiftLeft1~32, processador, 1
instance = comp, \ULA|ShiftLeft1~46\, ULA|ShiftLeft1~46, processador, 1
instance = comp, \ULA|ShiftLeft1~47\, ULA|ShiftLeft1~47, processador, 1
instance = comp, \ULA|ShiftRight0~52\, ULA|ShiftRight0~52, processador, 1
instance = comp, \ULA|Mux0~1\, ULA|Mux0~1, processador, 1
instance = comp, \ULA|Mux0~0\, ULA|Mux0~0, processador, 1
instance = comp, \ULA|ShiftLeft1~75\, ULA|ShiftLeft1~75, processador, 1
instance = comp, \ULA|Mux0~2\, ULA|Mux0~2, processador, 1
instance = comp, \ULA|Mux0~3\, ULA|Mux0~3, processador, 1
instance = comp, \ULA|ShiftLeft1~54\, ULA|ShiftLeft1~54, processador, 1
instance = comp, \ULA|ShiftLeft1~65\, ULA|ShiftLeft1~65, processador, 1
instance = comp, \ULA|ShiftLeft1~66\, ULA|ShiftLeft1~66, processador, 1
instance = comp, \ULA|ShiftLeft1~67\, ULA|ShiftLeft1~67, processador, 1
instance = comp, \ULA|Mux0~4\, ULA|Mux0~4, processador, 1
instance = comp, \ULA|Mux0~5\, ULA|Mux0~5, processador, 1
instance = comp, \ULA|ShiftRight1~116\, ULA|ShiftRight1~116, processador, 1
instance = comp, \ULA|a32~7\, ULA|a32~7, processador, 1
instance = comp, \ULA|a32~8\, ULA|a32~8, processador, 1
instance = comp, \ULA|Mux0~6\, ULA|Mux0~6, processador, 1
instance = comp, \ULA|Mux0~13\, ULA|Mux0~13, processador, 1
instance = comp, \ULA|Mux0~8\, ULA|Mux0~8, processador, 1
instance = comp, \PC|sr_out[31]~28\, PC|sr_out[31]~28, processador, 1
instance = comp, \ULA_OUT|sr_out[31]\, ULA_OUT|sr_out[31], processador, 1
instance = comp, \BREG|regB[27]~5\, BREG|regB[27]~5, processador, 1
instance = comp, \B_REG|sr_out[27]\, B_REG|sr_out[27], processador, 1
instance = comp, \INST_MEM|altsyncram_component|auto_generated|ram_block1a18\, INST_MEM|altsyncram_component|auto_generated|ram_block1a18, processador, 1
instance = comp, \DATA_MEM_REG|sr_out~15\, DATA_MEM_REG|sr_out~15, processador, 1
instance = comp, \DATA_MEM_REG|sr_out[31]\, DATA_MEM_REG|sr_out[31], processador, 1
instance = comp, \MemparaReg_MUX|m_out[31]~62\, MemparaReg_MUX|m_out[31]~62, processador, 1
instance = comp, \MemparaReg_MUX|m_out[31]~63\, MemparaReg_MUX|m_out[31]~63, processador, 1
instance = comp, \BREG|regB[30]~2\, BREG|regB[30]~2, processador, 1
instance = comp, \B_REG|sr_out[30]\, B_REG|sr_out[30], processador, 1
instance = comp, \ORIGBALU|m_out[30]~4\, ORIGBALU|m_out[30]~4, processador, 1
instance = comp, \ULA|Mux1~1\, ULA|Mux1~1, processador, 1
instance = comp, \ULA|ShiftLeft0~85\, ULA|ShiftLeft0~85, processador, 1
instance = comp, \ULA|ShiftLeft1~62\, ULA|ShiftLeft1~62, processador, 1
instance = comp, \ULA|ShiftLeft1~63\, ULA|ShiftLeft1~63, processador, 1
instance = comp, \ULA|ShiftLeft0~68\, ULA|ShiftLeft0~68, processador, 1
instance = comp, \ULA|ShiftLeft0~69\, ULA|ShiftLeft0~69, processador, 1
instance = comp, \ULA|ShiftLeft1~61\, ULA|ShiftLeft1~61, processador, 1
instance = comp, \ULA|ShiftLeft1~64\, ULA|ShiftLeft1~64, processador, 1
instance = comp, \ULA|ShiftLeft1~78\, ULA|ShiftLeft1~78, processador, 1
instance = comp, \ULA|ShiftLeft1~77\, ULA|ShiftLeft1~77, processador, 1
instance = comp, \ULA|ShiftLeft1~79\, ULA|ShiftLeft1~79, processador, 1
instance = comp, \ULA|Mux1~3\, ULA|Mux1~3, processador, 1
instance = comp, \ULA|Mux1~4\, ULA|Mux1~4, processador, 1
instance = comp, \ULA|ShiftLeft0~14\, ULA|ShiftLeft0~14, processador, 1
instance = comp, \ULA|ShiftLeft1~9\, ULA|ShiftLeft1~9, processador, 1
instance = comp, \ULA|ShiftLeft0~25\, ULA|ShiftLeft0~25, processador, 1
instance = comp, \ULA|ShiftLeft0~19\, ULA|ShiftLeft0~19, processador, 1
instance = comp, \ULA|ShiftLeft1~19\, ULA|ShiftLeft1~19, processador, 1
instance = comp, \ULA|ShiftLeft1~40\, ULA|ShiftLeft1~40, processador, 1
instance = comp, \ORIGBALU|m_out[8]~34\, ORIGBALU|m_out[8]~34, processador, 1
instance = comp, \ORIGBALU|m_out[8]~35\, ORIGBALU|m_out[8]~35, processador, 1
instance = comp, \ULA|ShiftLeft0~33\, ULA|ShiftLeft0~33, processador, 1
instance = comp, \ULA|ShiftLeft0~42\, ULA|ShiftLeft0~42, processador, 1
instance = comp, \ULA|ShiftLeft1~30\, ULA|ShiftLeft1~30, processador, 1
instance = comp, \ULA|ShiftLeft0~56\, ULA|ShiftLeft0~56, processador, 1
instance = comp, \ULA|ShiftLeft0~50\, ULA|ShiftLeft0~50, processador, 1
instance = comp, \ULA|ShiftLeft1~41\, ULA|ShiftLeft1~41, processador, 1
instance = comp, \ULA|ShiftLeft1~42\, ULA|ShiftLeft1~42, processador, 1
instance = comp, \ULA|ShiftLeft1~43\, ULA|ShiftLeft1~43, processador, 1
instance = comp, \ULA|Mux1~5\, ULA|Mux1~5, processador, 1
instance = comp, \ULA|a32~23\, ULA|a32~23, processador, 1
instance = comp, \ULA|a32~24\, ULA|a32~24, processador, 1
instance = comp, \ULA|Mux1~6\, ULA|Mux1~6, processador, 1
instance = comp, \ULA|Mux1~7\, ULA|Mux1~7, processador, 1
instance = comp, \PC|sr_out[15]~14\, PC|sr_out[15]~14, processador, 1
instance = comp, \PC|sr_out[15]\, PC|sr_out[15], processador, 1
instance = comp, \ORIGAALU|m_out[15]~18\, ORIGAALU|m_out[15]~18, processador, 1
instance = comp, \ULA|ShiftLeft0~11\, ULA|ShiftLeft0~11, processador, 1
instance = comp, \ULA|a32~0\, ULA|a32~0, processador, 1
instance = comp, \ULA|ShiftRight1~5\, ULA|ShiftRight1~5, processador, 1
instance = comp, \ULA|ShiftRight0~65\, ULA|ShiftRight0~65, processador, 1
instance = comp, \ULA|ShiftLeft0~57\, ULA|ShiftLeft0~57, processador, 1
instance = comp, \ULA|ShiftLeft0~43\, ULA|ShiftLeft0~43, processador, 1
instance = comp, \ULA|ShiftLeft0~58\, ULA|ShiftLeft0~58, processador, 1
instance = comp, \ULA|ShiftLeft1~80\, ULA|ShiftLeft1~80, processador, 1
instance = comp, \ULA|ShiftLeft0~15\, ULA|ShiftLeft0~15, processador, 1
instance = comp, \ULA|ShiftLeft0~27\, ULA|ShiftLeft0~27, processador, 1
instance = comp, \ULA|a32~58\, ULA|a32~58, processador, 1
instance = comp, \ULA|a32~61\, ULA|a32~61, processador, 1
instance = comp, \ULA|a32~17\, ULA|a32~17, processador, 1
instance = comp, \ULA|a32~62\, ULA|a32~62, processador, 1
instance = comp, \ULA|Mux1~11\, ULA|Mux1~11, processador, 1
instance = comp, \ULA|Mux1~12\, ULA|Mux1~12, processador, 1
instance = comp, \ULA|Mux1~8\, ULA|Mux1~8, processador, 1
instance = comp, \ULA|Mux1~9\, ULA|Mux1~9, processador, 1
instance = comp, \ULA|Mux1~10\, ULA|Mux1~10, processador, 1
instance = comp, \ULA_OUT|sr_out[30]\, ULA_OUT|sr_out[30], processador, 1
instance = comp, \DATA_MEM_REG|sr_out[30]\, DATA_MEM_REG|sr_out[30], processador, 1
instance = comp, \MemparaReg_MUX|m_out[30]~60\, MemparaReg_MUX|m_out[30]~60, processador, 1
instance = comp, \MemparaReg_MUX|m_out[30]~61\, MemparaReg_MUX|m_out[30]~61, processador, 1
instance = comp, \BREG|regB[29]~3\, BREG|regB[29]~3, processador, 1
instance = comp, \B_REG|sr_out[29]\, B_REG|sr_out[29], processador, 1
instance = comp, \ORIGBALU|m_out[29]~5\, ORIGBALU|m_out[29]~5, processador, 1
instance = comp, \ULA|Mux2~20\, ULA|Mux2~20, processador, 1
instance = comp, \ULA|Mux2~21\, ULA|Mux2~21, processador, 1
instance = comp, \ULA|Mux29~32\, ULA|Mux29~32, processador, 1
instance = comp, \ULA|ShiftLeft0~80\, ULA|ShiftLeft0~80, processador, 1
instance = comp, \ULA|ShiftLeft1~58\, ULA|ShiftLeft1~58, processador, 1
instance = comp, \ULA|ShiftLeft1~59\, ULA|ShiftLeft1~59, processador, 1
instance = comp, \ULA|ShiftLeft1~50\, ULA|ShiftLeft1~50, processador, 1
instance = comp, \ULA|ShiftLeft1~60\, ULA|ShiftLeft1~60, processador, 1
instance = comp, \ULA|ShiftLeft0~110\, ULA|ShiftLeft0~110, processador, 1
instance = comp, \ULA|ShiftLeft0~111\, ULA|ShiftLeft0~111, processador, 1
instance = comp, \ULA|ShiftLeft1~71\, ULA|ShiftLeft1~71, processador, 1
instance = comp, \ULA|ShiftLeft1~72\, ULA|ShiftLeft1~72, processador, 1
instance = comp, \ULA|Mux29~13\, ULA|Mux29~13, processador, 1
instance = comp, \ULA|Mux2~14\, ULA|Mux2~14, processador, 1
instance = comp, \ULA|ShiftLeft0~109\, ULA|ShiftLeft0~109, processador, 1
instance = comp, \ULA|Mux2~15\, ULA|Mux2~15, processador, 1
instance = comp, \ULA|ShiftLeft1~16\, ULA|ShiftLeft1~16, processador, 1
instance = comp, \ULA|ShiftLeft1~17\, ULA|ShiftLeft1~17, processador, 1
instance = comp, \ULA|ShiftLeft1~39\, ULA|ShiftLeft1~39, processador, 1
instance = comp, \ULA|Mux2~5\, ULA|Mux2~5, processador, 1
instance = comp, \ULA|ShiftRight1~42\, ULA|ShiftRight1~42, processador, 1
instance = comp, \ULA|ShiftRight0~43\, ULA|ShiftRight0~43, processador, 1
instance = comp, \ULA|ShiftRight1~43\, ULA|ShiftRight1~43, processador, 1
instance = comp, \ULA|ShiftRight1~88\, ULA|ShiftRight1~88, processador, 1
instance = comp, \ULA|ShiftLeft0~119\, ULA|ShiftLeft0~119, processador, 1
instance = comp, \ULA|ShiftRight1~114\, ULA|ShiftRight1~114, processador, 1
instance = comp, \ULA|Mux2~16\, ULA|Mux2~16, processador, 1
instance = comp, \ULA|Mux2~17\, ULA|Mux2~17, processador, 1
instance = comp, \ULA|Mux2~22\, ULA|Mux2~22, processador, 1
instance = comp, \ULA|Mux29~22\, ULA|Mux29~22, processador, 1
instance = comp, \ULA|ShiftLeft0~82\, ULA|ShiftLeft0~82, processador, 1
instance = comp, \ULA|ShiftLeft0~83\, ULA|ShiftLeft0~83, processador, 1
instance = comp, \ULA|ShiftLeft0~66\, ULA|ShiftLeft0~66, processador, 1
instance = comp, \ULA|ShiftLeft0~84\, ULA|ShiftLeft0~84, processador, 1
instance = comp, \ULA|Mux2~9\, ULA|Mux2~9, processador, 1
instance = comp, \BREG|regA[1]~1\, BREG|regA[1]~1, processador, 1
instance = comp, \A_REG|sr_out[1]\, A_REG|sr_out[1], processador, 1
instance = comp, \ORIGAALU|m_out[1]~35\, ORIGAALU|m_out[1]~35, processador, 1
instance = comp, \ULA|Mux29~36\, ULA|Mux29~36, processador, 1
instance = comp, \ULA|ShiftLeft0~23\, ULA|ShiftLeft0~23, processador, 1
instance = comp, \ULA|ShiftLeft0~24\, ULA|ShiftLeft0~24, processador, 1
instance = comp, \ULA|ShiftLeft0~54\, ULA|ShiftLeft0~54, processador, 1
instance = comp, \ULA|ShiftLeft0~38\, ULA|ShiftLeft0~38, processador, 1
instance = comp, \ULA|ShiftLeft0~39\, ULA|ShiftLeft0~39, processador, 1
instance = comp, \ULA|ShiftLeft0~55\, ULA|ShiftLeft0~55, processador, 1
instance = comp, \ULA|ShiftLeft0~112\, ULA|ShiftLeft0~112, processador, 1
instance = comp, \ULA|Mux2~3\, ULA|Mux2~3, processador, 1
instance = comp, \ULA|ShiftRight0~56\, ULA|ShiftRight0~56, processador, 1
instance = comp, \ULA|ShiftRight0~91\, ULA|ShiftRight0~91, processador, 1
instance = comp, \ULA|ShiftRight0~125\, ULA|ShiftRight0~125, processador, 1
instance = comp, \ULA|Mux2~12\, ULA|Mux2~12, processador, 1
instance = comp, \ULA|Mux2~13\, ULA|Mux2~13, processador, 1
instance = comp, \ULA|Mux2~18\, ULA|Mux2~18, processador, 1
instance = comp, \ULA|Mux2~19\, ULA|Mux2~19, processador, 1
instance = comp, \PC|sr_out[29]~27\, PC|sr_out[29]~27, processador, 1
instance = comp, \ULA_OUT|sr_out[29]\, ULA_OUT|sr_out[29], processador, 1
instance = comp, \DATA_MEM_REG|sr_out[29]\, DATA_MEM_REG|sr_out[29], processador, 1
instance = comp, \MemparaReg_MUX|m_out[29]~58\, MemparaReg_MUX|m_out[29]~58, processador, 1
instance = comp, \MemparaReg_MUX|m_out[29]~59\, MemparaReg_MUX|m_out[29]~59, processador, 1
instance = comp, \BREG|regA[18]~18\, BREG|regA[18]~18, processador, 1
instance = comp, \A_REG|sr_out[18]\, A_REG|sr_out[18], processador, 1
instance = comp, \ORIGAALU|m_out[18]~15\, ORIGAALU|m_out[18]~15, processador, 1
instance = comp, \ULA|Add0~1\, ULA|Add0~1, processador, 1
instance = comp, \ULA|Add0~5\, ULA|Add0~5, processador, 1
instance = comp, \ULA|Add0~7\, ULA|Add0~7, processador, 1
instance = comp, \ULA|Add0~9\, ULA|Add0~9, processador, 1
instance = comp, \ULA|Add0~11\, ULA|Add0~11, processador, 1
instance = comp, \ULA|Add0~13\, ULA|Add0~13, processador, 1
instance = comp, \ULA|Add0~19\, ULA|Add0~19, processador, 1
instance = comp, \ULA|Add0~25\, ULA|Add0~25, processador, 1
instance = comp, \ULA|Add0~27\, ULA|Add0~27, processador, 1
instance = comp, \ULA|Add0~29\, ULA|Add0~29, processador, 1
instance = comp, \ULA|Add0~31\, ULA|Add0~31, processador, 1
instance = comp, \ULA|Add0~33\, ULA|Add0~33, processador, 1
instance = comp, \ULA|Add0~39\, ULA|Add0~39, processador, 1
instance = comp, \ULA|Add0~41\, ULA|Add0~41, processador, 1
instance = comp, \ULA|Mux20~0\, ULA|Mux20~0, processador, 1
instance = comp, \ULA|Mux10~16\, ULA|Mux10~16, processador, 1
instance = comp, \ULA|ShiftRight1~45\, ULA|ShiftRight1~45, processador, 1
instance = comp, \ULA|ShiftRight1~46\, ULA|ShiftRight1~46, processador, 1
instance = comp, \ULA|ShiftRight1~90\, ULA|ShiftRight1~90, processador, 1
instance = comp, \ULA|ShiftRight1~50\, ULA|ShiftRight1~50, processador, 1
instance = comp, \ULA|ShiftRight1~49\, ULA|ShiftRight1~49, processador, 1
instance = comp, \ULA|ShiftRight1~51\, ULA|ShiftRight1~51, processador, 1
instance = comp, \ULA|ShiftRight1~89\, ULA|ShiftRight1~89, processador, 1
instance = comp, \ULA|ShiftRight1~91\, ULA|ShiftRight1~91, processador, 1
instance = comp, \ULA|Mux11~18\, ULA|Mux11~18, processador, 1
instance = comp, \ULA|Mux10~8\, ULA|Mux10~8, processador, 1
instance = comp, \ULA|Mux10~9\, ULA|Mux10~9, processador, 1
instance = comp, \ULA|Mux10~10\, ULA|Mux10~10, processador, 1
instance = comp, \ULA|Mux10~11\, ULA|Mux10~11, processador, 1
instance = comp, \ULA|Mux10~12\, ULA|Mux10~12, processador, 1
instance = comp, \ULA|ShiftRight0~48\, ULA|ShiftRight0~48, processador, 1
instance = comp, \ULA|ShiftRight0~54\, ULA|ShiftRight0~54, processador, 1
instance = comp, \ULA|ShiftRight0~93\, ULA|ShiftRight0~93, processador, 1
instance = comp, \ULA|ShiftRight0~92\, ULA|ShiftRight0~92, processador, 1
instance = comp, \ULA|ShiftRight0~94\, ULA|ShiftRight0~94, processador, 1
instance = comp, \ULA|Mux10~15\, ULA|Mux10~15, processador, 1
instance = comp, \ULA|Mux20~4\, ULA|Mux20~4, processador, 1
instance = comp, \ULA|Mux20~20\, ULA|Mux20~20, processador, 1
instance = comp, \ULA|Mux10~5\, ULA|Mux10~5, processador, 1
instance = comp, \ULA|Mux10~6\, ULA|Mux10~6, processador, 1
instance = comp, \ULA|Mux10~13\, ULA|Mux10~13, processador, 1
instance = comp, \ULA|Mux10~14\, ULA|Mux10~14, processador, 1
instance = comp, \PC|sr_out[21]~20\, PC|sr_out[21]~20, processador, 1
instance = comp, \PC|sr_out[21]\, PC|sr_out[21], processador, 1
instance = comp, \BREG|regA[21]~21\, BREG|regA[21]~21, processador, 1
instance = comp, \A_REG|sr_out[21]\, A_REG|sr_out[21], processador, 1
instance = comp, \ORIGAALU|m_out[21]~12\, ORIGAALU|m_out[21]~12, processador, 1
instance = comp, \ULA|ShiftLeft0~8\, ULA|ShiftLeft0~8, processador, 1
instance = comp, \ULA|ShiftLeft0~9\, ULA|ShiftLeft0~9, processador, 1
instance = comp, \ULA|ShiftLeft0~6\, ULA|ShiftLeft0~6, processador, 1
instance = comp, \ULA|ShiftLeft0~10\, ULA|ShiftLeft0~10, processador, 1
instance = comp, \ULA|Mux23~1\, ULA|Mux23~1, processador, 1
instance = comp, \ULA|ShiftLeft0~26\, ULA|ShiftLeft0~26, processador, 1
instance = comp, \ULA|Mux9~15\, ULA|Mux9~15, processador, 1
instance = comp, \ULA|ShiftRight0~98\, ULA|ShiftRight0~98, processador, 1
instance = comp, \ULA|ShiftRight1~6\, ULA|ShiftRight1~6, processador, 1
instance = comp, \ULA|ShiftRight1~8\, ULA|ShiftRight1~8, processador, 1
instance = comp, \ULA|ShiftRight0~100\, ULA|ShiftRight0~100, processador, 1
instance = comp, \ULA|ShiftRight1~9\, ULA|ShiftRight1~9, processador, 1
instance = comp, \ULA|ShiftRight1~12\, ULA|ShiftRight1~12, processador, 1
instance = comp, \ULA|ShiftRight0~99\, ULA|ShiftRight0~99, processador, 1
instance = comp, \ULA|ShiftRight0~101\, ULA|ShiftRight0~101, processador, 1
instance = comp, \ULA|ShiftRight0~102\, ULA|ShiftRight0~102, processador, 1
instance = comp, \ULA|Mux9~10\, ULA|Mux9~10, processador, 1
instance = comp, \ULA|Mux9~11\, ULA|Mux9~11, processador, 1
instance = comp, \ULA|ShiftRight1~60\, ULA|ShiftRight1~60, processador, 1
instance = comp, \ULA|ShiftRight1~95\, ULA|ShiftRight1~95, processador, 1
instance = comp, \ULA|Mux9~3\, ULA|Mux9~3, processador, 1
instance = comp, \ULA|ShiftLeft1~20\, ULA|ShiftLeft1~20, processador, 1
instance = comp, \ULA|Mux9~4\, ULA|Mux9~4, processador, 1
instance = comp, \ULA|Mux9~5\, ULA|Mux9~5, processador, 1
instance = comp, \ULA|Mux9~6\, ULA|Mux9~6, processador, 1
instance = comp, \ULA|Mux9~7\, ULA|Mux9~7, processador, 1
instance = comp, \ULA|Mux9~8\, ULA|Mux9~8, processador, 1
instance = comp, \ULA|Mux9~9\, ULA|Mux9~9, processador, 1
instance = comp, \ULA|Mux9~12\, ULA|Mux9~12, processador, 1
instance = comp, \ULA|Mux9~13\, ULA|Mux9~13, processador, 1
instance = comp, \ULA|Mux9~14\, ULA|Mux9~14, processador, 1
instance = comp, \ULA_OUT|sr_out[22]\, ULA_OUT|sr_out[22], processador, 1
instance = comp, \PC|sr_out[22]~21\, PC|sr_out[22]~21, processador, 1
instance = comp, \PC|sr_out[22]\, PC|sr_out[22], processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[33]\, BREG|breg32_rtl_0_bypass[33], processador, 1
instance = comp, \BREG|regA[22]~22\, BREG|regA[22]~22, processador, 1
instance = comp, \A_REG|sr_out[22]\, A_REG|sr_out[22], processador, 1
instance = comp, \ORIGAALU|m_out[22]~11\, ORIGAALU|m_out[22]~11, processador, 1
instance = comp, \ULA|Add1~48\, ULA|Add1~48, processador, 1
instance = comp, \ULA|Add1~50\, ULA|Add1~50, processador, 1
instance = comp, \ULA|Add1~52\, ULA|Add1~52, processador, 1
instance = comp, \ULA|Add1~54\, ULA|Add1~54, processador, 1
instance = comp, \ULA|Mux3~14\, ULA|Mux3~14, processador, 1
instance = comp, \ULA|Mux3~15\, ULA|Mux3~15, processador, 1
instance = comp, \ULA|Mux29~30\, ULA|Mux29~30, processador, 1
instance = comp, \ULA|Mux2~2\, ULA|Mux2~2, processador, 1
instance = comp, \ULA|Mux2~7\, ULA|Mux2~7, processador, 1
instance = comp, \ULA|ShiftLeft0~76\, ULA|ShiftLeft0~76, processador, 1
instance = comp, \ULA|ShiftLeft1~56\, ULA|ShiftLeft1~56, processador, 1
instance = comp, \ULA|ShiftLeft0~62\, ULA|ShiftLeft0~62, processador, 1
instance = comp, \ULA|ShiftLeft1~48\, ULA|ShiftLeft1~48, processador, 1
instance = comp, \ULA|ShiftLeft1~57\, ULA|ShiftLeft1~57, processador, 1
instance = comp, \ULA|Mux29~12\, ULA|Mux29~12, processador, 1
instance = comp, \ULA|ShiftRight0~71\, ULA|ShiftRight0~71, processador, 1
instance = comp, \ULA|ShiftLeft0~93\, ULA|ShiftLeft0~93, processador, 1
instance = comp, \ULA|ShiftLeft1~69\, ULA|ShiftLeft1~69, processador, 1
instance = comp, \ULA|ShiftLeft1~70\, ULA|ShiftLeft1~70, processador, 1
instance = comp, \ULA|Mux3~8\, ULA|Mux3~8, processador, 1
instance = comp, \ULA|ShiftLeft0~99\, ULA|ShiftLeft0~99, processador, 1
instance = comp, \ULA|ShiftLeft0~105\, ULA|ShiftLeft0~105, processador, 1
instance = comp, \ULA|Mux3~9\, ULA|Mux3~9, processador, 1
instance = comp, \ULA|Mux2~4\, ULA|Mux2~4, processador, 1
instance = comp, \ULA|Mux2~6\, ULA|Mux2~6, processador, 1
instance = comp, \ULA|Mux3~10\, ULA|Mux3~10, processador, 1
instance = comp, \ULA|Mux3~11\, ULA|Mux3~11, processador, 1
instance = comp, \ULA|Mux3~16\, ULA|Mux3~16, processador, 1
instance = comp, \ULA|ShiftLeft0~63\, ULA|ShiftLeft0~63, processador, 1
instance = comp, \ULA|ShiftLeft0~77\, ULA|ShiftLeft0~77, processador, 1
instance = comp, \ULA|ShiftLeft0~78\, ULA|ShiftLeft0~78, processador, 1
instance = comp, \ULA|ShiftLeft0~79\, ULA|ShiftLeft0~79, processador, 1
instance = comp, \ULA|Mux3~3\, ULA|Mux3~3, processador, 1
instance = comp, \ULA|Mux3~4\, ULA|Mux3~4, processador, 1
instance = comp, \ULA|Mux3~5\, ULA|Mux3~5, processador, 1
instance = comp, \ULA|Mux3~6\, ULA|Mux3~6, processador, 1
instance = comp, \ULA|Mux3~7\, ULA|Mux3~7, processador, 1
instance = comp, \ULA|Mux3~12\, ULA|Mux3~12, processador, 1
instance = comp, \ULA|Mux3~13\, ULA|Mux3~13, processador, 1
instance = comp, \PC|sr_out[28]~26\, PC|sr_out[28]~26, processador, 1
instance = comp, \ULA_OUT|sr_out[28]\, ULA_OUT|sr_out[28], processador, 1
instance = comp, \DATA_MEM_REG|sr_out[28]\, DATA_MEM_REG|sr_out[28], processador, 1
instance = comp, \MemparaReg_MUX|m_out[28]~56\, MemparaReg_MUX|m_out[28]~56, processador, 1
instance = comp, \MemparaReg_MUX|m_out[28]~57\, MemparaReg_MUX|m_out[28]~57, processador, 1
instance = comp, \BREG|regA[27]~27\, BREG|regA[27]~27, processador, 1
instance = comp, \A_REG|sr_out[27]\, A_REG|sr_out[27], processador, 1
instance = comp, \ORIGAALU|m_out[27]~6\, ORIGAALU|m_out[27]~6, processador, 1
instance = comp, \ULA|Mux4~2\, ULA|Mux4~2, processador, 1
instance = comp, \ULA|a32~56\, ULA|a32~56, processador, 1
instance = comp, \ULA|ShiftRight0~80\, ULA|ShiftRight0~80, processador, 1
instance = comp, \ULA|ShiftRight0~81\, ULA|ShiftRight0~81, processador, 1
instance = comp, \ULA|ShiftRight0~82\, ULA|ShiftRight0~82, processador, 1
instance = comp, \ULA|ShiftRight0~83\, ULA|ShiftRight0~83, processador, 1
instance = comp, \ULA|ShiftRight0~113\, ULA|ShiftRight0~113, processador, 1
instance = comp, \ULA|Mux27~12\, ULA|Mux27~12, processador, 1
instance = comp, \ULA|Mux27~11\, ULA|Mux27~11, processador, 1
instance = comp, \ULA|ShiftLeft1~76\, ULA|ShiftLeft1~76, processador, 1
instance = comp, \ULA|ShiftLeft1~55\, ULA|ShiftLeft1~55, processador, 1
instance = comp, \ULA|Mux4~6\, ULA|Mux4~6, processador, 1
instance = comp, \ULA|ShiftLeft1~33\, ULA|ShiftLeft1~33, processador, 1
instance = comp, \ULA|ShiftLeft1~82\, ULA|ShiftLeft1~82, processador, 1
instance = comp, \ULA|Mux4~7\, ULA|Mux4~7, processador, 1
instance = comp, \ULA|a32~57\, ULA|a32~57, processador, 1
instance = comp, \ULA|Mux27~18\, ULA|Mux27~18, processador, 1
instance = comp, \ULA|Mux4~9\, ULA|Mux4~9, processador, 1
instance = comp, \ULA|ShiftRight0~26\, ULA|ShiftRight0~26, processador, 1
instance = comp, \ULA|Mux27~19\, ULA|Mux27~19, processador, 1
instance = comp, \ULA|Mux6~3\, ULA|Mux6~3, processador, 1
instance = comp, \ULA|Mux6~4\, ULA|Mux6~4, processador, 1
instance = comp, \ULA|Mux4~10\, ULA|Mux4~10, processador, 1
instance = comp, \ULA|Mux4~11\, ULA|Mux4~11, processador, 1
instance = comp, \ULA|Mux6~2\, ULA|Mux6~2, processador, 1
instance = comp, \ULA|Mux4~12\, ULA|Mux4~12, processador, 1
instance = comp, \ULA|Mux4~13\, ULA|Mux4~13, processador, 1
instance = comp, \ULA|Mux4~14\, ULA|Mux4~14, processador, 1
instance = comp, \ULA|Mux4~15\, ULA|Mux4~15, processador, 1
instance = comp, \ULA_OUT|sr_out[27]\, ULA_OUT|sr_out[27], processador, 1
instance = comp, \DATA_MEM_REG|sr_out[27]\, DATA_MEM_REG|sr_out[27], processador, 1
instance = comp, \MemparaReg_MUX|m_out[27]~54\, MemparaReg_MUX|m_out[27]~54, processador, 1
instance = comp, \MemparaReg_MUX|m_out[27]~55\, MemparaReg_MUX|m_out[27]~55, processador, 1
instance = comp, \BREG|regA[26]~26\, BREG|regA[26]~26, processador, 1
instance = comp, \A_REG|sr_out[26]\, A_REG|sr_out[26], processador, 1
instance = comp, \ORIGAALU|m_out[26]~7\, ORIGAALU|m_out[26]~7, processador, 1
instance = comp, \ULA|a32~54\, ULA|a32~54, processador, 1
instance = comp, \ULA|Mux5~3\, ULA|Mux5~3, processador, 1
instance = comp, \ULA|Mux31~20\, ULA|Mux31~20, processador, 1
instance = comp, \ULA|ShiftLeft0~86\, ULA|ShiftLeft0~86, processador, 1
instance = comp, \ULA|ShiftLeft0~87\, ULA|ShiftLeft0~87, processador, 1
instance = comp, \ULA|ShiftLeft0~100\, ULA|ShiftLeft0~100, processador, 1
instance = comp, \ULA|ShiftLeft0~101\, ULA|ShiftLeft0~101, processador, 1
instance = comp, \ULA|Mux5~4\, ULA|Mux5~4, processador, 1
instance = comp, \ULA|ShiftLeft0~44\, ULA|ShiftLeft0~44, processador, 1
instance = comp, \ULA|ShiftLeft0~45\, ULA|ShiftLeft0~45, processador, 1
instance = comp, \ULA|Mux5~5\, ULA|Mux5~5, processador, 1
instance = comp, \ULA|Mux5~17\, ULA|Mux5~17, processador, 1
instance = comp, \ULA|Mux5~6\, ULA|Mux5~6, processador, 1
instance = comp, \ULA|ShiftLeft1~81\, ULA|ShiftLeft1~81, processador, 1
instance = comp, \ULA|Mux27~6\, ULA|Mux27~6, processador, 1
instance = comp, \ULA|ShiftLeft1~73\, ULA|ShiftLeft1~73, processador, 1
instance = comp, \ULA|ShiftLeft1~74\, ULA|ShiftLeft1~74, processador, 1
instance = comp, \ULA|Mux5~7\, ULA|Mux5~7, processador, 1
instance = comp, \ULA|Mux5~8\, ULA|Mux5~8, processador, 1
instance = comp, \ULA|Mux5~10\, ULA|Mux5~10, processador, 1
instance = comp, \ULA|Mux5~11\, ULA|Mux5~11, processador, 1
instance = comp, \ULA|Mux5~12\, ULA|Mux5~12, processador, 1
instance = comp, \ULA|Mux5~13\, ULA|Mux5~13, processador, 1
instance = comp, \ULA|Mux5~14\, ULA|Mux5~14, processador, 1
instance = comp, \ULA|Mux5~15\, ULA|Mux5~15, processador, 1
instance = comp, \DATA_MEM_REG|sr_out[26]\, DATA_MEM_REG|sr_out[26], processador, 1
instance = comp, \MemparaReg_MUX|m_out[26]~52\, MemparaReg_MUX|m_out[26]~52, processador, 1
instance = comp, \MemparaReg_MUX|m_out[26]~53\, MemparaReg_MUX|m_out[26]~53, processador, 1
instance = comp, \BREG|regB[25]~7\, BREG|regB[25]~7, processador, 1
instance = comp, \B_REG|sr_out[25]\, B_REG|sr_out[25], processador, 1
instance = comp, \ORIGBALU|m_out[25]~9\, ORIGBALU|m_out[25]~9, processador, 1
instance = comp, \ULA|Mux6~5\, ULA|Mux6~5, processador, 1
instance = comp, \ULA|a32~52\, ULA|a32~52, processador, 1
instance = comp, \ULA|a32~53\, ULA|a32~53, processador, 1
instance = comp, \ULA|Mux6~12\, ULA|Mux6~12, processador, 1
instance = comp, \ULA|ShiftLeft1~37\, ULA|ShiftLeft1~37, processador, 1
instance = comp, \ULA|ShiftLeft1~51\, ULA|ShiftLeft1~51, processador, 1
instance = comp, \ULA|Mux6~9\, ULA|Mux6~9, processador, 1
instance = comp, \ULA|ShiftLeft1~27\, ULA|ShiftLeft1~27, processador, 1
instance = comp, \ULA|ShiftLeft1~28\, ULA|ShiftLeft1~28, processador, 1
instance = comp, \ULA|ShiftLeft1~26\, ULA|ShiftLeft1~26, processador, 1
instance = comp, \ULA|ShiftLeft1~29\, ULA|ShiftLeft1~29, processador, 1
instance = comp, \ULA|Mux6~10\, ULA|Mux6~10, processador, 1
instance = comp, \ULA|Mux6~13\, ULA|Mux6~13, processador, 1
instance = comp, \ULA|Mux6~14\, ULA|Mux6~14, processador, 1
instance = comp, \ULA|ShiftLeft0~37\, ULA|ShiftLeft0~37, processador, 1
instance = comp, \ULA|ShiftLeft0~40\, ULA|ShiftLeft0~40, processador, 1
instance = comp, \ULA|ShiftLeft0~41\, ULA|ShiftLeft0~41, processador, 1
instance = comp, \ULA|Mux27~15\, ULA|Mux27~15, processador, 1
instance = comp, \ULA|ShiftLeft0~67\, ULA|ShiftLeft0~67, processador, 1
instance = comp, \ULA|Mux6~6\, ULA|Mux6~6, processador, 1
instance = comp, \ULA|Mux6~7\, ULA|Mux6~7, processador, 1
instance = comp, \ULA|Mux6~19\, ULA|Mux6~19, processador, 1
instance = comp, \ULA|Mux6~15\, ULA|Mux6~15, processador, 1
instance = comp, \ULA|Mux6~16\, ULA|Mux6~16, processador, 1
instance = comp, \ULA|Mux6~17\, ULA|Mux6~17, processador, 1
instance = comp, \MemparaReg_MUX|m_out[25]~51\, MemparaReg_MUX|m_out[25]~51, processador, 1
instance = comp, \BREG|regA[23]~23\, BREG|regA[23]~23, processador, 1
instance = comp, \A_REG|sr_out[23]\, A_REG|sr_out[23], processador, 1
instance = comp, \PC|sr_out[23]~22\, PC|sr_out[23]~22, processador, 1
instance = comp, \PC|sr_out[23]\, PC|sr_out[23], processador, 1
instance = comp, \ORIGAALU|m_out[23]~10\, ORIGAALU|m_out[23]~10, processador, 1
instance = comp, \ULA|a32~49\, ULA|a32~49, processador, 1
instance = comp, \ULA|ShiftLeft0~60\, ULA|ShiftLeft0~60, processador, 1
instance = comp, \ULA|ShiftLeft0~61\, ULA|ShiftLeft0~61, processador, 1
instance = comp, \ULA|Mux8~14\, ULA|Mux8~14, processador, 1
instance = comp, \ULA|ShiftLeft1~7\, ULA|ShiftLeft1~7, processador, 1
instance = comp, \ULA|ShiftRight0~105\, ULA|ShiftRight0~105, processador, 1
instance = comp, \ULA|ShiftRight0~76\, ULA|ShiftRight0~76, processador, 1
instance = comp, \ULA|ShiftRight0~106\, ULA|ShiftRight0~106, processador, 1
instance = comp, \ULA|ShiftRight0~107\, ULA|ShiftRight0~107, processador, 1
instance = comp, \ULA|Mux8~3\, ULA|Mux8~3, processador, 1
instance = comp, \ULA|Mux8~4\, ULA|Mux8~4, processador, 1
instance = comp, \ULA|Mux8~6\, ULA|Mux8~6, processador, 1
instance = comp, \ULA|ShiftLeft1~22\, ULA|ShiftLeft1~22, processador, 1
instance = comp, \ULA|Mux8~7\, ULA|Mux8~7, processador, 1
instance = comp, \ULA|Mux8~8\, ULA|Mux8~8, processador, 1
instance = comp, \ULA|Mux8~9\, ULA|Mux8~9, processador, 1
instance = comp, \ULA|Mux8~10\, ULA|Mux8~10, processador, 1
instance = comp, \ULA|Mux8~11\, ULA|Mux8~11, processador, 1
instance = comp, \ULA|Mux8~12\, ULA|Mux8~12, processador, 1
instance = comp, \ULA|Mux8~13\, ULA|Mux8~13, processador, 1
instance = comp, \ULA_OUT|sr_out[23]\, ULA_OUT|sr_out[23], processador, 1
instance = comp, \MemparaReg_MUX|m_out[23]~46\, MemparaReg_MUX|m_out[23]~46, processador, 1
instance = comp, \MemparaReg_MUX|m_out[23]~47\, MemparaReg_MUX|m_out[23]~47, processador, 1
instance = comp, \BREG|regA[24]~24\, BREG|regA[24]~24, processador, 1
instance = comp, \A_REG|sr_out[24]\, A_REG|sr_out[24], processador, 1
instance = comp, \ORIGAALU|m_out[24]~9\, ORIGAALU|m_out[24]~9, processador, 1
instance = comp, \ORIGBALU|m_out[24]~10\, ORIGBALU|m_out[24]~10, processador, 1
instance = comp, \ULA|a32~50\, ULA|a32~50, processador, 1
instance = comp, \ULA|Mux7~2\, ULA|Mux7~2, processador, 1
instance = comp, \ULA|ShiftLeft0~32\, ULA|ShiftLeft0~32, processador, 1
instance = comp, \ULA|ShiftLeft0~34\, ULA|ShiftLeft0~34, processador, 1
instance = comp, \ULA|ShiftLeft0~35\, ULA|ShiftLeft0~35, processador, 1
instance = comp, \ULA|ShiftLeft0~36\, ULA|ShiftLeft0~36, processador, 1
instance = comp, \ULA|ShiftLeft0~94\, ULA|ShiftLeft0~94, processador, 1
instance = comp, \ULA|ShiftLeft0~95\, ULA|ShiftLeft0~95, processador, 1
instance = comp, \ULA|Mux7~3\, ULA|Mux7~3, processador, 1
instance = comp, \ULA|ShiftLeft0~51\, ULA|ShiftLeft0~51, processador, 1
instance = comp, \ULA|ShiftLeft0~64\, ULA|ShiftLeft0~64, processador, 1
instance = comp, \ULA|Mux7~4\, ULA|Mux7~4, processador, 1
instance = comp, \ULA|Mux7~16\, ULA|Mux7~16, processador, 1
instance = comp, \ULA|Mux7~5\, ULA|Mux7~5, processador, 1
instance = comp, \ULA|ShiftRight1~10\, ULA|ShiftRight1~10, processador, 1
instance = comp, \ULA|ShiftRight1~7\, ULA|ShiftRight1~7, processador, 1
instance = comp, \ULA|ShiftRight1~11\, ULA|ShiftRight1~11, processador, 1
instance = comp, \ULA|Mux23~0\, ULA|Mux23~0, processador, 1
instance = comp, \ULA|Mux7~8\, ULA|Mux7~8, processador, 1
instance = comp, \ULA|ShiftLeft1~13\, ULA|ShiftLeft1~13, processador, 1
instance = comp, \ULA|ShiftLeft1~23\, ULA|ShiftLeft1~23, processador, 1
instance = comp, \ULA|ShiftLeft1~24\, ULA|ShiftLeft1~24, processador, 1
instance = comp, \ULA|ShiftLeft1~25\, ULA|ShiftLeft1~25, processador, 1
instance = comp, \ULA|ShiftLeft1~68\, ULA|ShiftLeft1~68, processador, 1
instance = comp, \ULA|Mux7~6\, ULA|Mux7~6, processador, 1
instance = comp, \ULA|Mux7~7\, ULA|Mux7~7, processador, 1
instance = comp, \ULA|Mux7~10\, ULA|Mux7~10, processador, 1
instance = comp, \ULA|Mux7~11\, ULA|Mux7~11, processador, 1
instance = comp, \ULA|Mux7~12\, ULA|Mux7~12, processador, 1
instance = comp, \ULA|Mux7~13\, ULA|Mux7~13, processador, 1
instance = comp, \ULA|Mux7~14\, ULA|Mux7~14, processador, 1
instance = comp, \DATA_MEM_REG|sr_out~8\, DATA_MEM_REG|sr_out~8, processador, 1
instance = comp, \DATA_MEM_REG|sr_out[24]\, DATA_MEM_REG|sr_out[24], processador, 1
instance = comp, \MemparaReg_MUX|m_out[24]~48\, MemparaReg_MUX|m_out[24]~48, processador, 1
instance = comp, \MemparaReg_MUX|m_out[24]~49\, MemparaReg_MUX|m_out[24]~49, processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[35]\, BREG|breg32_rtl_0_bypass[35], processador, 1
instance = comp, \BREG|regB[24]~8\, BREG|regB[24]~8, processador, 1
instance = comp, \B_REG|sr_out[24]\, B_REG|sr_out[24], processador, 1
instance = comp, \DATA_MEM_REG|sr_out~6\, DATA_MEM_REG|sr_out~6, processador, 1
instance = comp, \DATA_MEM_REG|sr_out[22]\, DATA_MEM_REG|sr_out[22], processador, 1
instance = comp, \MemparaReg_MUX|m_out[22]~44\, MemparaReg_MUX|m_out[22]~44, processador, 1
instance = comp, \MemparaReg_MUX|m_out[22]~45\, MemparaReg_MUX|m_out[22]~45, processador, 1
instance = comp, \BREG|regA[19]~19\, BREG|regA[19]~19, processador, 1
instance = comp, \A_REG|sr_out[19]\, A_REG|sr_out[19], processador, 1
instance = comp, \ORIGAALU|m_out[19]~14\, ORIGAALU|m_out[19]~14, processador, 1
instance = comp, \ORIGBALU|m_out[18]~16\, ORIGBALU|m_out[18]~16, processador, 1
instance = comp, \ULA|Add1~32\, ULA|Add1~32, processador, 1
instance = comp, \ULA|Add1~38\, ULA|Add1~38, processador, 1
instance = comp, \ULA|ShiftLeft1~14\, ULA|ShiftLeft1~14, processador, 1
instance = comp, \ULA|Mux11~17\, ULA|Mux11~17, processador, 1
instance = comp, \ULA|ShiftRight1~80\, ULA|ShiftRight1~80, processador, 1
instance = comp, \ULA|ShiftRight1~13\, ULA|ShiftRight1~13, processador, 1
instance = comp, \ULA|ShiftRight1~14\, ULA|ShiftRight1~14, processador, 1
instance = comp, \ULA|ShiftRight1~81\, ULA|ShiftRight1~81, processador, 1
instance = comp, \ULA|ShiftRight1~82\, ULA|ShiftRight1~82, processador, 1
instance = comp, \ULA|Mux11~6\, ULA|Mux11~6, processador, 1
instance = comp, \ULA|Mux11~7\, ULA|Mux11~7, processador, 1
instance = comp, \ULA|Mux11~8\, ULA|Mux11~8, processador, 1
instance = comp, \ULA|Mux11~10\, ULA|Mux11~10, processador, 1
instance = comp, \ULA|Mux11~11\, ULA|Mux11~11, processador, 1
instance = comp, \ULA|ShiftRight0~34\, ULA|ShiftRight0~34, processador, 1
instance = comp, \ULA|ShiftRight0~31\, ULA|ShiftRight0~31, processador, 1
instance = comp, \ULA|ShiftRight0~85\, ULA|ShiftRight0~85, processador, 1
instance = comp, \ULA|ShiftRight0~86\, ULA|ShiftRight0~86, processador, 1
instance = comp, \ULA|ShiftRight0~87\, ULA|ShiftRight0~87, processador, 1
instance = comp, \ULA|ShiftRight0~88\, ULA|ShiftRight0~88, processador, 1
instance = comp, \ULA|Mux11~12\, ULA|Mux11~12, processador, 1
instance = comp, \ULA|Mux11~13\, ULA|Mux11~13, processador, 1
instance = comp, \ULA|Mux11~14\, ULA|Mux11~14, processador, 1
instance = comp, \ULA|Mux11~15\, ULA|Mux11~15, processador, 1
instance = comp, \ULA|Mux11~16\, ULA|Mux11~16, processador, 1
instance = comp, \MemparaReg_MUX|m_out[20]~41\, MemparaReg_MUX|m_out[20]~41, processador, 1
instance = comp, \BREG|regA[10]~10\, BREG|regA[10]~10, processador, 1
instance = comp, \A_REG|sr_out[10]\, A_REG|sr_out[10], processador, 1
instance = comp, \ULA|Mux21~0\, ULA|Mux21~0, processador, 1
instance = comp, \ULA|a32~38\, ULA|a32~38, processador, 1
instance = comp, \ULA|ShiftRight1~17\, ULA|ShiftRight1~17, processador, 1
instance = comp, \ULA|ShiftRight0~59\, ULA|ShiftRight0~59, processador, 1
instance = comp, \ULA|ShiftRight1~23\, ULA|ShiftRight1~23, processador, 1
instance = comp, \ULA|ShiftRight1~21\, ULA|ShiftRight1~21, processador, 1
instance = comp, \ULA|ShiftRight0~60\, ULA|ShiftRight0~60, processador, 1
instance = comp, \ULA|ShiftRight0~61\, ULA|ShiftRight0~61, processador, 1
instance = comp, \ULA|Mux21~1\, ULA|Mux21~1, processador, 1
instance = comp, \ULA|Mux20~1\, ULA|Mux20~1, processador, 1
instance = comp, \ULA|Mux20~2\, ULA|Mux20~2, processador, 1
instance = comp, \ULA|Mux21~2\, ULA|Mux21~2, processador, 1
instance = comp, \ULA|Mux21~3\, ULA|Mux21~3, processador, 1
instance = comp, \ULA|Add1~12\, ULA|Add1~12, processador, 1
instance = comp, \ULA|Add1~14\, ULA|Add1~14, processador, 1
instance = comp, \ULA|Add1~16\, ULA|Add1~16, processador, 1
instance = comp, \ULA|Add1~18\, ULA|Add1~18, processador, 1
instance = comp, \ULA|Add1~20\, ULA|Add1~20, processador, 1
instance = comp, \ULA|Mux21~4\, ULA|Mux21~4, processador, 1
instance = comp, \ULA|ShiftRight1~61\, ULA|ShiftRight1~61, processador, 1
instance = comp, \ULA|ShiftRight1~62\, ULA|ShiftRight1~62, processador, 1
instance = comp, \ULA|ShiftRight1~106\, ULA|ShiftRight1~106, processador, 1
instance = comp, \ULA|ShiftRight1~57\, ULA|ShiftRight1~57, processador, 1
instance = comp, \ULA|ShiftRight1~58\, ULA|ShiftRight1~58, processador, 1
instance = comp, \ULA|ShiftRight0~69\, ULA|ShiftRight0~69, processador, 1
instance = comp, \ULA|ShiftRight1~59\, ULA|ShiftRight1~59, processador, 1
instance = comp, \ULA|Mux5~2\, ULA|Mux5~2, processador, 1
instance = comp, \ULA|Mux21~5\, ULA|Mux21~5, processador, 1
instance = comp, \ULA|Mux21~6\, ULA|Mux21~6, processador, 1
instance = comp, \ULA|Mux21~7\, ULA|Mux21~7, processador, 1
instance = comp, \ULA|Mux21~8\, ULA|Mux21~8, processador, 1
instance = comp, \ULA|Mux21~9\, ULA|Mux21~9, processador, 1
instance = comp, \ULA|Mux21~10\, ULA|Mux21~10, processador, 1
instance = comp, \ULA|Mux21~11\, ULA|Mux21~11, processador, 1
instance = comp, \ULA|Mux21~12\, ULA|Mux21~12, processador, 1
instance = comp, \PC|sr_out[10]~9\, PC|sr_out[10]~9, processador, 1
instance = comp, \PC|sr_out[10]\, PC|sr_out[10], processador, 1
instance = comp, \ORIGAALU|m_out[10]~23\, ORIGAALU|m_out[10]~23, processador, 1
instance = comp, \ULA|ShiftLeft0~12\, ULA|ShiftLeft0~12, processador, 1
instance = comp, \ULA|ShiftLeft0~13\, ULA|ShiftLeft0~13, processador, 1
instance = comp, \ULA|Mux29~17\, ULA|Mux29~17, processador, 1
instance = comp, \ULA|ShiftLeft0~70\, ULA|ShiftLeft0~70, processador, 1
instance = comp, \ULA|ShiftLeft0~71\, ULA|ShiftLeft0~71, processador, 1
instance = comp, \ULA|Mux13~16\, ULA|Mux13~16, processador, 1
instance = comp, \ULA|ShiftRight0~62\, ULA|ShiftRight0~62, processador, 1
instance = comp, \ULA|ShiftRight0~63\, ULA|ShiftRight0~63, processador, 1
instance = comp, \ULA|ShiftRight0~64\, ULA|ShiftRight0~64, processador, 1
instance = comp, \ULA|ShiftRight0~66\, ULA|ShiftRight0~66, processador, 1
instance = comp, \ULA|ShiftRight0~67\, ULA|ShiftRight0~67, processador, 1
instance = comp, \ULA|ShiftRight0~68\, ULA|ShiftRight0~68, processador, 1
instance = comp, \ULA|ShiftRight0~122\, ULA|ShiftRight0~122, processador, 1
instance = comp, \ULA|Mux13~11\, ULA|Mux13~11, processador, 1
instance = comp, \ULA|Mux13~12\, ULA|Mux13~12, processador, 1
instance = comp, \ULA|Mux13~8\, ULA|Mux13~8, processador, 1
instance = comp, \ULA|ShiftLeft1~52\, ULA|ShiftLeft1~52, processador, 1
instance = comp, \ULA|ShiftLeft1~53\, ULA|ShiftLeft1~53, processador, 1
instance = comp, \ULA|Mux13~2\, ULA|Mux13~2, processador, 1
instance = comp, \ULA|ShiftRight1~63\, ULA|ShiftRight1~63, processador, 1
instance = comp, \ULA|Mux13~3\, ULA|Mux13~3, processador, 1
instance = comp, \ULA|ShiftLeft1~10\, ULA|ShiftLeft1~10, processador, 1
instance = comp, \ULA|Mux13~5\, ULA|Mux13~5, processador, 1
instance = comp, \ULA|Mux13~6\, ULA|Mux13~6, processador, 1
instance = comp, \ULA|Mux13~7\, ULA|Mux13~7, processador, 1
instance = comp, \ULA|Mux13~9\, ULA|Mux13~9, processador, 1
instance = comp, \ULA|Mux13~10\, ULA|Mux13~10, processador, 1
instance = comp, \ULA|Mux13~13\, ULA|Mux13~13, processador, 1
instance = comp, \ULA|Mux13~14\, ULA|Mux13~14, processador, 1
instance = comp, \ULA|Mux13~15\, ULA|Mux13~15, processador, 1
instance = comp, \ULA_OUT|sr_out[18]\, ULA_OUT|sr_out[18], processador, 1
instance = comp, \DATA_MEM_REG|sr_out~2\, DATA_MEM_REG|sr_out~2, processador, 1
instance = comp, \DATA_MEM_REG|sr_out[18]\, DATA_MEM_REG|sr_out[18], processador, 1
instance = comp, \MemparaReg_MUX|m_out[18]~36\, MemparaReg_MUX|m_out[18]~36, processador, 1
instance = comp, \MemparaReg_MUX|m_out[18]~37\, MemparaReg_MUX|m_out[18]~37, processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[28]\, BREG|breg32_rtl_0_bypass[28], processador, 1
instance = comp, \BREG|regB[17]~15\, BREG|regB[17]~15, processador, 1
instance = comp, \B_REG|sr_out[17]\, B_REG|sr_out[17], processador, 1
instance = comp, \ORIGBALU|m_out[17]~17\, ORIGBALU|m_out[17]~17, processador, 1
instance = comp, \ULA|Mux14~0\, ULA|Mux14~0, processador, 1
instance = comp, \ULA|Mux14~4\, ULA|Mux14~4, processador, 1
instance = comp, \ULA|Mux14~5\, ULA|Mux14~5, processador, 1
instance = comp, \ULA|a32~13\, ULA|a32~13, processador, 1
instance = comp, \ULA|ShiftRight1~44\, ULA|ShiftRight1~44, processador, 1
instance = comp, \ULA|ShiftRight1~47\, ULA|ShiftRight1~47, processador, 1
instance = comp, \ULA|ShiftRight1~48\, ULA|ShiftRight1~48, processador, 1
instance = comp, \ULA|ShiftRight1~52\, ULA|ShiftRight1~52, processador, 1
instance = comp, \ULA|ShiftRight1~53\, ULA|ShiftRight1~53, processador, 1
instance = comp, \ULA|ShiftRight1~54\, ULA|ShiftRight1~54, processador, 1
instance = comp, \ULA|ShiftRight1~55\, ULA|ShiftRight1~55, processador, 1
instance = comp, \ULA|ShiftRight1~56\, ULA|ShiftRight1~56, processador, 1
instance = comp, \ULA|a32~14\, ULA|a32~14, processador, 1
instance = comp, \ULA|Mux14~6\, ULA|Mux14~6, processador, 1
instance = comp, \ULA|Mux14~7\, ULA|Mux14~7, processador, 1
instance = comp, \ULA|Mux14~8\, ULA|Mux14~8, processador, 1
instance = comp, \ULA|Mux14~9\, ULA|Mux14~9, processador, 1
instance = comp, \ULA|Mux14~10\, ULA|Mux14~10, processador, 1
instance = comp, \ULA|ShiftRight0~49\, ULA|ShiftRight0~49, processador, 1
instance = comp, \ULA|ShiftRight0~50\, ULA|ShiftRight0~50, processador, 1
instance = comp, \ULA|ShiftRight0~51\, ULA|ShiftRight0~51, processador, 1
instance = comp, \ULA|ShiftRight0~55\, ULA|ShiftRight0~55, processador, 1
instance = comp, \ULA|ShiftRight0~53\, ULA|ShiftRight0~53, processador, 1
instance = comp, \ULA|ShiftRight0~57\, ULA|ShiftRight0~57, processador, 1
instance = comp, \ULA|ShiftRight0~121\, ULA|ShiftRight0~121, processador, 1
instance = comp, \ULA|Mux14~2\, ULA|Mux14~2, processador, 1
instance = comp, \ULA|Mux14~3\, ULA|Mux14~3, processador, 1
instance = comp, \ULA|Mux14~11\, ULA|Mux14~11, processador, 1
instance = comp, \ULA|Mux14~12\, ULA|Mux14~12, processador, 1
instance = comp, \ULA_OUT|sr_out[17]\, ULA_OUT|sr_out[17], processador, 1
instance = comp, \MemparaReg_MUX|m_out[17]~34\, MemparaReg_MUX|m_out[17]~34, processador, 1
instance = comp, \MemparaReg_MUX|m_out[17]~35\, MemparaReg_MUX|m_out[17]~35, processador, 1
instance = comp, \BREG|regB[14]~18\, BREG|regB[14]~18, processador, 1
instance = comp, \B_REG|sr_out[14]\, B_REG|sr_out[14], processador, 1
instance = comp, \ORIGBALU|m_out[14]~22\, ORIGBALU|m_out[14]~22, processador, 1
instance = comp, \ORIGBALU|m_out[14]~23\, ORIGBALU|m_out[14]~23, processador, 1
instance = comp, \ULA|a32~43\, ULA|a32~43, processador, 1
instance = comp, \ULA|a32~42\, ULA|a32~42, processador, 1
instance = comp, \ULA|ShiftRight0~117\, ULA|ShiftRight0~117, processador, 1
instance = comp, \ULA|Mux17~0\, ULA|Mux17~0, processador, 1
instance = comp, \ULA|Mux17~1\, ULA|Mux17~1, processador, 1
instance = comp, \ULA|Mux17~2\, ULA|Mux17~2, processador, 1
instance = comp, \ULA|Add1~22\, ULA|Add1~22, processador, 1
instance = comp, \ULA|Add1~24\, ULA|Add1~24, processador, 1
instance = comp, \ULA|Add1~28\, ULA|Add1~28, processador, 1
instance = comp, \ULA|a32~44\, ULA|a32~44, processador, 1
instance = comp, \ULA|Mux17~3\, ULA|Mux17~3, processador, 1
instance = comp, \ULA|ShiftRight1~20\, ULA|ShiftRight1~20, processador, 1
instance = comp, \ULA|ShiftRight1~65\, ULA|ShiftRight1~65, processador, 1
instance = comp, \ULA|ShiftRight1~92\, ULA|ShiftRight1~92, processador, 1
instance = comp, \ULA|ShiftRight1~93\, ULA|ShiftRight1~93, processador, 1
instance = comp, \ULA|ShiftRight1~110\, ULA|ShiftRight1~110, processador, 1
instance = comp, \ULA|Mux17~6\, ULA|Mux17~6, processador, 1
instance = comp, \ULA|Mux17~7\, ULA|Mux17~7, processador, 1
instance = comp, \ULA|Mux17~8\, ULA|Mux17~8, processador, 1
instance = comp, \ULA|Mux17~9\, ULA|Mux17~9, processador, 1
instance = comp, \ULA|Mux17~10\, ULA|Mux17~10, processador, 1
instance = comp, \ULA|Mux17~11\, ULA|Mux17~11, processador, 1
instance = comp, \PC|sr_out[14]~13\, PC|sr_out[14]~13, processador, 1
instance = comp, \PC|sr_out[14]\, PC|sr_out[14], processador, 1
instance = comp, \ORIGAALU|m_out[14]~19\, ORIGAALU|m_out[14]~19, processador, 1
instance = comp, \ULA|ShiftRight1~15\, ULA|ShiftRight1~15, processador, 1
instance = comp, \ULA|ShiftRight0~20\, ULA|ShiftRight0~20, processador, 1
instance = comp, \ULA|ShiftRight1~16\, ULA|ShiftRight1~16, processador, 1
instance = comp, \ULA|ShiftRight1~18\, ULA|ShiftRight1~18, processador, 1
instance = comp, \ULA|ShiftRight1~19\, ULA|ShiftRight1~19, processador, 1
instance = comp, \ULA|Mux15~1\, ULA|Mux15~1, processador, 1
instance = comp, \ULA|Mux15~2\, ULA|Mux15~2, processador, 1
instance = comp, \ULA|Mux15~3\, ULA|Mux15~3, processador, 1
instance = comp, \ULA|Mux15~5\, ULA|Mux15~5, processador, 1
instance = comp, \ULA|Mux15~6\, ULA|Mux15~6, processador, 1
instance = comp, \ULA|Mux15~7\, ULA|Mux15~7, processador, 1
instance = comp, \ULA|Mux15~8\, ULA|Mux15~8, processador, 1
instance = comp, \ULA|Mux15~9\, ULA|Mux15~9, processador, 1
instance = comp, \ULA|Mux15~10\, ULA|Mux15~10, processador, 1
instance = comp, \ULA|Mux15~11\, ULA|Mux15~11, processador, 1
instance = comp, \ULA|Mux15~12\, ULA|Mux15~12, processador, 1
instance = comp, \MemparaReg_MUX|m_out[16]~33\, MemparaReg_MUX|m_out[16]~33, processador, 1
instance = comp, \BREG|regB[15]~17\, BREG|regB[15]~17, processador, 1
instance = comp, \B_REG|sr_out[15]\, B_REG|sr_out[15], processador, 1
instance = comp, \ORIGBALU|m_out[15]~21\, ORIGBALU|m_out[15]~21, processador, 1
instance = comp, \ULA|a32~45\, ULA|a32~45, processador, 1
instance = comp, \ULA|ShiftRight0~119\, ULA|ShiftRight0~119, processador, 1
instance = comp, \ULA|Mux16~1\, ULA|Mux16~1, processador, 1
instance = comp, \ULA|Mux16~2\, ULA|Mux16~2, processador, 1
instance = comp, \ULA|Mux16~3\, ULA|Mux16~3, processador, 1
instance = comp, \ULA|ShiftRight1~101\, ULA|ShiftRight1~101, processador, 1
instance = comp, \ULA|ShiftRight1~100\, ULA|ShiftRight1~100, processador, 1
instance = comp, \ULA|ShiftRight1~102\, ULA|ShiftRight1~102, processador, 1
instance = comp, \ULA|ShiftRight1~111\, ULA|ShiftRight1~111, processador, 1
instance = comp, \ULA|Mux16~5\, ULA|Mux16~5, processador, 1
instance = comp, \ULA|Mux16~6\, ULA|Mux16~6, processador, 1
instance = comp, \ULA|Mux16~7\, ULA|Mux16~7, processador, 1
instance = comp, \ULA|Mux16~8\, ULA|Mux16~8, processador, 1
instance = comp, \ULA|Mux16~9\, ULA|Mux16~9, processador, 1
instance = comp, \ULA|Mux16~10\, ULA|Mux16~10, processador, 1
instance = comp, \ULA|Mux16~11\, ULA|Mux16~11, processador, 1
instance = comp, \ULA|Mux16~12\, ULA|Mux16~12, processador, 1
instance = comp, \ULA_OUT|sr_out[15]\, ULA_OUT|sr_out[15], processador, 1
instance = comp, \MemparaReg_MUX|m_out[15]~30\, MemparaReg_MUX|m_out[15]~30, processador, 1
instance = comp, \MemparaReg_MUX|m_out[15]~31\, MemparaReg_MUX|m_out[15]~31, processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[24]\, BREG|breg32_rtl_0_bypass[24], processador, 1
instance = comp, \BREG|regB[13]~19\, BREG|regB[13]~19, processador, 1
instance = comp, \B_REG|sr_out[13]\, B_REG|sr_out[13], processador, 1
instance = comp, \INST_REG|sr_out~15\, INST_REG|sr_out~15, processador, 1
instance = comp, \DATA_MEM_REG|sr_out[14]\, DATA_MEM_REG|sr_out[14], processador, 1
instance = comp, \ULA_OUT|sr_out[14]\, ULA_OUT|sr_out[14], processador, 1
instance = comp, \MemparaReg_MUX|m_out[14]~28\, MemparaReg_MUX|m_out[14]~28, processador, 1
instance = comp, \MemparaReg_MUX|m_out[14]~29\, MemparaReg_MUX|m_out[14]~29, processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[23]\, BREG|breg32_rtl_0_bypass[23], processador, 1
instance = comp, \BREG|regB[12]~20\, BREG|regB[12]~20, processador, 1
instance = comp, \B_REG|sr_out[12]\, B_REG|sr_out[12], processador, 1
instance = comp, \INST_REG|sr_out~12\, INST_REG|sr_out~12, processador, 1
instance = comp, \INST_REG|sr_out[11]\, INST_REG|sr_out[11], processador, 1
instance = comp, \ORIGBALU|m_out[13]~24\, ORIGBALU|m_out[13]~24, processador, 1
instance = comp, \ORIGBALU|m_out[13]~25\, ORIGBALU|m_out[13]~25, processador, 1
instance = comp, \ULA|Mux18~0\, ULA|Mux18~0, processador, 1
instance = comp, \ULA|a32~41\, ULA|a32~41, processador, 1
instance = comp, \ULA|ShiftRight0~116\, ULA|ShiftRight0~116, processador, 1
instance = comp, \ULA|Mux18~1\, ULA|Mux18~1, processador, 1
instance = comp, \ULA|Mux18~2\, ULA|Mux18~2, processador, 1
instance = comp, \ULA|Mux18~3\, ULA|Mux18~3, processador, 1
instance = comp, \ULA|ShiftRight1~109\, ULA|ShiftRight1~109, processador, 1
instance = comp, \ULA|Mux18~5\, ULA|Mux18~5, processador, 1
instance = comp, \ULA|Mux18~6\, ULA|Mux18~6, processador, 1
instance = comp, \ULA|Mux18~7\, ULA|Mux18~7, processador, 1
instance = comp, \ULA|Mux18~8\, ULA|Mux18~8, processador, 1
instance = comp, \ULA|Mux18~9\, ULA|Mux18~9, processador, 1
instance = comp, \ULA|Mux18~10\, ULA|Mux18~10, processador, 1
instance = comp, \ULA|Mux18~11\, ULA|Mux18~11, processador, 1
instance = comp, \ULA|Mux18~12\, ULA|Mux18~12, processador, 1
instance = comp, \ULA_OUT|sr_out[13]\, ULA_OUT|sr_out[13], processador, 1
instance = comp, \DATA_MEM_REG|sr_out[13]\, DATA_MEM_REG|sr_out[13], processador, 1
instance = comp, \MemparaReg_MUX|m_out[13]~26\, MemparaReg_MUX|m_out[13]~26, processador, 1
instance = comp, \MemparaReg_MUX|m_out[13]~27\, MemparaReg_MUX|m_out[13]~27, processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[22]\, BREG|breg32_rtl_0_bypass[22], processador, 1
instance = comp, \BREG|regB[11]~21\, BREG|regB[11]~21, processador, 1
instance = comp, \B_REG|sr_out[11]\, B_REG|sr_out[11], processador, 1
instance = comp, \INST_REG|sr_out~13\, INST_REG|sr_out~13, processador, 1
instance = comp, \INST_REG|sr_out[12]\, INST_REG|sr_out[12], processador, 1
instance = comp, \ORIGBALU|m_out[12]~26\, ORIGBALU|m_out[12]~26, processador, 1
instance = comp, \ORIGBALU|m_out[12]~27\, ORIGBALU|m_out[12]~27, processador, 1
instance = comp, \ULA|Mux19~0\, ULA|Mux19~0, processador, 1
instance = comp, \ULA|a32~40\, ULA|a32~40, processador, 1
instance = comp, \ULA|ShiftRight0~114\, ULA|ShiftRight0~114, processador, 1
instance = comp, \ULA|ShiftLeft0~20\, ULA|ShiftLeft0~20, processador, 1
instance = comp, \ULA|ShiftLeft0~21\, ULA|ShiftLeft0~21, processador, 1
instance = comp, \ULA|ShiftLeft0~52\, ULA|ShiftLeft0~52, processador, 1
instance = comp, \ULA|Mux19~1\, ULA|Mux19~1, processador, 1
instance = comp, \ULA|Mux19~2\, ULA|Mux19~2, processador, 1
instance = comp, \ULA|Mux19~3\, ULA|Mux19~3, processador, 1
instance = comp, \ULA|Mux19~4\, ULA|Mux19~4, processador, 1
instance = comp, \ULA|ShiftRight1~22\, ULA|ShiftRight1~22, processador, 1
instance = comp, \ULA|ShiftRight1~78\, ULA|ShiftRight1~78, processador, 1
instance = comp, \ULA|ShiftRight1~108\, ULA|ShiftRight1~108, processador, 1
instance = comp, \ULA|ShiftLeft1~34\, ULA|ShiftLeft1~34, processador, 1
instance = comp, \ULA|ShiftLeft1~35\, ULA|ShiftLeft1~35, processador, 1
instance = comp, \ULA|ShiftLeft1~36\, ULA|ShiftLeft1~36, processador, 1
instance = comp, \ULA|Mux19~7\, ULA|Mux19~7, processador, 1
instance = comp, \ULA|Mux19~8\, ULA|Mux19~8, processador, 1
instance = comp, \ULA|Mux19~9\, ULA|Mux19~9, processador, 1
instance = comp, \ULA|Mux19~10\, ULA|Mux19~10, processador, 1
instance = comp, \ULA|Mux19~11\, ULA|Mux19~11, processador, 1
instance = comp, \ULA|Mux19~12\, ULA|Mux19~12, processador, 1
instance = comp, \ULA_OUT|sr_out[12]\, ULA_OUT|sr_out[12], processador, 1
instance = comp, \DATA_MEM_REG|sr_out[12]\, DATA_MEM_REG|sr_out[12], processador, 1
instance = comp, \MemparaReg_MUX|m_out[12]~24\, MemparaReg_MUX|m_out[12]~24, processador, 1
instance = comp, \MemparaReg_MUX|m_out[12]~25\, MemparaReg_MUX|m_out[12]~25, processador, 1
instance = comp, \BREG|regA[11]~11\, BREG|regA[11]~11, processador, 1
instance = comp, \A_REG|sr_out[11]\, A_REG|sr_out[11], processador, 1
instance = comp, \PC|sr_out[11]~10\, PC|sr_out[11]~10, processador, 1
instance = comp, \PC|sr_out[11]\, PC|sr_out[11], processador, 1
instance = comp, \ORIGAALU|m_out[11]~22\, ORIGAALU|m_out[11]~22, processador, 1
instance = comp, \ULA|Mux20~7\, ULA|Mux20~7, processador, 1
instance = comp, \ULA|Mux20~11\, ULA|Mux20~11, processador, 1
instance = comp, \ULA|ShiftRight1~35\, ULA|ShiftRight1~35, processador, 1
instance = comp, \ULA|ShiftRight0~72\, ULA|ShiftRight0~72, processador, 1
instance = comp, \ULA|ShiftRight1~75\, ULA|ShiftRight1~75, processador, 1
instance = comp, \ULA|ShiftRight1~38\, ULA|ShiftRight1~38, processador, 1
instance = comp, \ULA|ShiftRight1~36\, ULA|ShiftRight1~36, processador, 1
instance = comp, \ULA|ShiftRight1~76\, ULA|ShiftRight1~76, processador, 1
instance = comp, \ULA|ShiftRight1~77\, ULA|ShiftRight1~77, processador, 1
instance = comp, \ULA|ShiftRight1~72\, ULA|ShiftRight1~72, processador, 1
instance = comp, \ULA|ShiftRight1~71\, ULA|ShiftRight1~71, processador, 1
instance = comp, \ULA|ShiftRight1~73\, ULA|ShiftRight1~73, processador, 1
instance = comp, \ULA|ShiftRight1~107\, ULA|ShiftRight1~107, processador, 1
instance = comp, \ULA|Mux20~13\, ULA|Mux20~13, processador, 1
instance = comp, \ULA|ShiftRight1~69\, ULA|ShiftRight1~69, processador, 1
instance = comp, \ULA|ShiftRight1~70\, ULA|ShiftRight1~70, processador, 1
instance = comp, \ULA|Mux20~12\, ULA|Mux20~12, processador, 1
instance = comp, \ULA|Mux20~14\, ULA|Mux20~14, processador, 1
instance = comp, \ULA|Mux20~15\, ULA|Mux20~15, processador, 1
instance = comp, \ULA|Mux20~16\, ULA|Mux20~16, processador, 1
instance = comp, \ULA|Mux20~17\, ULA|Mux20~17, processador, 1
instance = comp, \ULA|ShiftRight0~73\, ULA|ShiftRight0~73, processador, 1
instance = comp, \ULA|ShiftRight0~74\, ULA|ShiftRight0~74, processador, 1
instance = comp, \ULA|ShiftRight0~75\, ULA|ShiftRight0~75, processador, 1
instance = comp, \ULA|Mux20~9\, ULA|Mux20~9, processador, 1
instance = comp, \ULA|Mux20~10\, ULA|Mux20~10, processador, 1
instance = comp, \ULA|Mux20~18\, ULA|Mux20~18, processador, 1
instance = comp, \ULA|Mux20~19\, ULA|Mux20~19, processador, 1
instance = comp, \MemparaReg_MUX|m_out[11]~23\, MemparaReg_MUX|m_out[11]~23, processador, 1
instance = comp, \BREG|regB[10]~22\, BREG|regB[10]~22, processador, 1
instance = comp, \B_REG|sr_out[10]\, B_REG|sr_out[10], processador, 1
instance = comp, \INST_REG|sr_out~11\, INST_REG|sr_out~11, processador, 1
instance = comp, \DATA_MEM_REG|sr_out[10]\, DATA_MEM_REG|sr_out[10], processador, 1
instance = comp, \MemparaReg_MUX|m_out[10]~20\, MemparaReg_MUX|m_out[10]~20, processador, 1
instance = comp, \MemparaReg_MUX|m_out[10]~21\, MemparaReg_MUX|m_out[10]~21, processador, 1
instance = comp, \BREG|regB[9]~23\, BREG|regB[9]~23, processador, 1
instance = comp, \B_REG|sr_out[9]\, B_REG|sr_out[9], processador, 1
instance = comp, \ORIGBALU|m_out[9]~32\, ORIGBALU|m_out[9]~32, processador, 1
instance = comp, \ORIGBALU|m_out[9]~33\, ORIGBALU|m_out[9]~33, processador, 1
instance = comp, \ULA|Mux22~0\, ULA|Mux22~0, processador, 1
instance = comp, \ULA|Mux22~4\, ULA|Mux22~4, processador, 1
instance = comp, \ULA|ShiftRight1~37\, ULA|ShiftRight1~37, processador, 1
instance = comp, \ULA|ShiftRight1~39\, ULA|ShiftRight1~39, processador, 1
instance = comp, \ULA|ShiftRight1~40\, ULA|ShiftRight1~40, processador, 1
instance = comp, \ULA|ShiftRight1~41\, ULA|ShiftRight1~41, processador, 1
instance = comp, \ULA|Mux22~6\, ULA|Mux22~6, processador, 1
instance = comp, \ULA|Mux22~7\, ULA|Mux22~7, processador, 1
instance = comp, \ULA|Mux22~8\, ULA|Mux22~8, processador, 1
instance = comp, \ULA|Mux22~9\, ULA|Mux22~9, processador, 1
instance = comp, \ULA|Mux22~10\, ULA|Mux22~10, processador, 1
instance = comp, \ULA|ShiftRight0~108\, ULA|ShiftRight0~108, processador, 1
instance = comp, \ULA|ShiftRight0~109\, ULA|ShiftRight0~109, processador, 1
instance = comp, \ULA|Mux22~2\, ULA|Mux22~2, processador, 1
instance = comp, \ULA|Mux22~3\, ULA|Mux22~3, processador, 1
instance = comp, \ULA|Mux22~11\, ULA|Mux22~11, processador, 1
instance = comp, \ULA|Mux22~12\, ULA|Mux22~12, processador, 1
instance = comp, \ULA_OUT|sr_out[9]\, ULA_OUT|sr_out[9], processador, 1
instance = comp, \DATA_MEM_REG|sr_out[9]\, DATA_MEM_REG|sr_out[9], processador, 1
instance = comp, \MemparaReg_MUX|m_out[9]~18\, MemparaReg_MUX|m_out[9]~18, processador, 1
instance = comp, \MemparaReg_MUX|m_out[9]~19\, MemparaReg_MUX|m_out[9]~19, processador, 1
instance = comp, \BREG|regA[8]~8\, BREG|regA[8]~8, processador, 1
instance = comp, \A_REG|sr_out[8]\, A_REG|sr_out[8], processador, 1
instance = comp, \PC|sr_out[8]~7\, PC|sr_out[8]~7, processador, 1
instance = comp, \PC|sr_out[8]\, PC|sr_out[8], processador, 1
instance = comp, \ORIGAALU|m_out[8]~25\, ORIGAALU|m_out[8]~25, processador, 1
instance = comp, \ULA|Mux23~3\, ULA|Mux23~3, processador, 1
instance = comp, \ULA|a32~36\, ULA|a32~36, processador, 1
instance = comp, \ULA|ShiftRight1~24\, ULA|ShiftRight1~24, processador, 1
instance = comp, \ULA|ShiftRight0~40\, ULA|ShiftRight0~40, processador, 1
instance = comp, \ULA|ShiftRight0~39\, ULA|ShiftRight0~39, processador, 1
instance = comp, \ULA|ShiftRight0~41\, ULA|ShiftRight0~41, processador, 1
instance = comp, \ULA|Mux23~4\, ULA|Mux23~4, processador, 1
instance = comp, \ULA|Mux23~5\, ULA|Mux23~5, processador, 1
instance = comp, \ULA|Mux23~6\, ULA|Mux23~6, processador, 1
instance = comp, \ULA|Mux23~7\, ULA|Mux23~7, processador, 1
instance = comp, \ULA|ShiftRight1~25\, ULA|ShiftRight1~25, processador, 1
instance = comp, \ULA|ShiftRight1~26\, ULA|ShiftRight1~26, processador, 1
instance = comp, \ULA|Mux23~8\, ULA|Mux23~8, processador, 1
instance = comp, \ULA|Mux23~9\, ULA|Mux23~9, processador, 1
instance = comp, \ULA|Mux23~10\, ULA|Mux23~10, processador, 1
instance = comp, \ULA|Mux23~11\, ULA|Mux23~11, processador, 1
instance = comp, \ULA|Mux23~12\, ULA|Mux23~12, processador, 1
instance = comp, \ULA|Mux23~13\, ULA|Mux23~13, processador, 1
instance = comp, \ULA|Mux23~14\, ULA|Mux23~14, processador, 1
instance = comp, \ULA|Mux23~16\, ULA|Mux23~16, processador, 1
instance = comp, \ULA_OUT|sr_out[8]\, ULA_OUT|sr_out[8], processador, 1
instance = comp, \DATA_MEM_REG|sr_out[8]\, DATA_MEM_REG|sr_out[8], processador, 1
instance = comp, \MemparaReg_MUX|m_out[8]~16\, MemparaReg_MUX|m_out[8]~16, processador, 1
instance = comp, \MemparaReg_MUX|m_out[8]~17\, MemparaReg_MUX|m_out[8]~17, processador, 1
instance = comp, \BREG|regB[23]~9\, BREG|regB[23]~9, processador, 1
instance = comp, \B_REG|sr_out[23]\, B_REG|sr_out[23], processador, 1
instance = comp, \INST_REG|sr_out~25\, INST_REG|sr_out~25, processador, 1
instance = comp, \BREG|regA[3]~3\, BREG|regA[3]~3, processador, 1
instance = comp, \A_REG|sr_out[3]\, A_REG|sr_out[3], processador, 1
instance = comp, \ORIGAALU|m_out[3]~31\, ORIGAALU|m_out[3]~31, processador, 1
instance = comp, \ORIGAALU|m_out[3]~32\, ORIGAALU|m_out[3]~32, processador, 1
instance = comp, \ULA|Mux27~7\, ULA|Mux27~7, processador, 1
instance = comp, \ULA|ShiftRight1~32\, ULA|ShiftRight1~32, processador, 1
instance = comp, \ULA|ShiftRight0~44\, ULA|ShiftRight0~44, processador, 1
instance = comp, \ULA|ShiftRight0~89\, ULA|ShiftRight0~89, processador, 1
instance = comp, \ULA|ShiftRight0~45\, ULA|ShiftRight0~45, processador, 1
instance = comp, \ULA|ShiftRight0~90\, ULA|ShiftRight0~90, processador, 1
instance = comp, \ULA|Mux26~7\, ULA|Mux26~7, processador, 1
instance = comp, \ULA|Mux26~8\, ULA|Mux26~8, processador, 1
instance = comp, \ULA|Mux27~13\, ULA|Mux27~13, processador, 1
instance = comp, \ULA|Mux26~10\, ULA|Mux26~10, processador, 1
instance = comp, \ULA|Mux26~23\, ULA|Mux26~23, processador, 1
instance = comp, \ULA|ShiftLeft0~16\, ULA|ShiftLeft0~16, processador, 1
instance = comp, \ULA|ShiftLeft1~18\, ULA|ShiftLeft1~18, processador, 1
instance = comp, \ULA|Mux26~11\, ULA|Mux26~11, processador, 1
instance = comp, \ULA|Mux26~15\, ULA|Mux26~15, processador, 1
instance = comp, \ULA|ShiftRight1~34\, ULA|ShiftRight1~34, processador, 1
instance = comp, \ULA|ShiftRight1~84\, ULA|ShiftRight1~84, processador, 1
instance = comp, \ULA|ShiftRight1~85\, ULA|ShiftRight1~85, processador, 1
instance = comp, \ULA|ShiftRight1~87\, ULA|ShiftRight1~87, processador, 1
instance = comp, \ULA|Mux26~12\, ULA|Mux26~12, processador, 1
instance = comp, \ULA|ShiftRight1~79\, ULA|ShiftRight1~79, processador, 1
instance = comp, \ULA|Mux26~13\, ULA|Mux26~13, processador, 1
instance = comp, \ULA|Mux26~14\, ULA|Mux26~14, processador, 1
instance = comp, \ULA|Mux26~16\, ULA|Mux26~16, processador, 1
instance = comp, \ULA|Mux26~17\, ULA|Mux26~17, processador, 1
instance = comp, \ULA|Mux26~18\, ULA|Mux26~18, processador, 1
instance = comp, \ULA|Mux26~19\, ULA|Mux26~19, processador, 1
instance = comp, \ULA|Mux26~20\, ULA|Mux26~20, processador, 1
instance = comp, \ULA|Mux26~21\, ULA|Mux26~21, processador, 1
instance = comp, \MemparaReg_MUX|m_out[5]~11\, MemparaReg_MUX|m_out[5]~11, processador, 1
instance = comp, \BREG|regB[22]~10\, BREG|regB[22]~10, processador, 1
instance = comp, \B_REG|sr_out[22]\, B_REG|sr_out[22], processador, 1
instance = comp, \DATA_MEM_REG|sr_out~5\, DATA_MEM_REG|sr_out~5, processador, 1
instance = comp, \DATA_MEM_REG|sr_out[21]\, DATA_MEM_REG|sr_out[21], processador, 1
instance = comp, \ULA_OUT|sr_out[21]\, ULA_OUT|sr_out[21], processador, 1
instance = comp, \MemparaReg_MUX|m_out[21]~42\, MemparaReg_MUX|m_out[21]~42, processador, 1
instance = comp, \MemparaReg_MUX|m_out[21]~43\, MemparaReg_MUX|m_out[21]~43, processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[32]\, BREG|breg32_rtl_0_bypass[32], processador, 1
instance = comp, \BREG|regB[21]~11\, BREG|regB[21]~11, processador, 1
instance = comp, \B_REG|sr_out[21]\, B_REG|sr_out[21], processador, 1
instance = comp, \INST_REG|sr_out~24\, INST_REG|sr_out~24, processador, 1
instance = comp, \INST_REG|sr_out[23]\, INST_REG|sr_out[23], processador, 1
instance = comp, \BREG|breg32~39\, BREG|breg32~39, processador, 1
instance = comp, \BREG|breg32~41\, BREG|breg32~41, processador, 1
instance = comp, \BREG|regA[4]~4\, BREG|regA[4]~4, processador, 1
instance = comp, \A_REG|sr_out[4]\, A_REG|sr_out[4], processador, 1
instance = comp, \INST_REG|sr_out[10]\, INST_REG|sr_out[10], processador, 1
instance = comp, \ORIGAALU|m_out[4]~29\, ORIGAALU|m_out[4]~29, processador, 1
instance = comp, \ORIGAALU|m_out[4]~30\, ORIGAALU|m_out[4]~30, processador, 1
instance = comp, \ULA|Mux27~4\, ULA|Mux27~4, processador, 1
instance = comp, \ULA|a32~29\, ULA|a32~29, processador, 1
instance = comp, \ULA|Mux27~10\, ULA|Mux27~10, processador, 1
instance = comp, \ULA|ShiftRight1~29\, ULA|ShiftRight1~29, processador, 1
instance = comp, \ULA|ShiftRight1~28\, ULA|ShiftRight1~28, processador, 1
instance = comp, \ULA|ShiftRight0~42\, ULA|ShiftRight0~42, processador, 1
instance = comp, \ULA|Mux27~8\, ULA|Mux27~8, processador, 1
instance = comp, \ULA|Mux27~9\, ULA|Mux27~9, processador, 1
instance = comp, \ULA|Mux27~14\, ULA|Mux27~14, processador, 1
instance = comp, \ULA|a32~30\, ULA|a32~30, processador, 1
instance = comp, \ULA|Mux27~21\, ULA|Mux27~21, processador, 1
instance = comp, \ULA|ShiftRight1~83\, ULA|ShiftRight1~83, processador, 1
instance = comp, \ULA|Mux27~17\, ULA|Mux27~17, processador, 1
instance = comp, \ULA|Mux27~30\, ULA|Mux27~30, processador, 1
instance = comp, \ULA|Mux27~20\, ULA|Mux27~20, processador, 1
instance = comp, \ULA|Mux27~22\, ULA|Mux27~22, processador, 1
instance = comp, \ULA|Mux27~23\, ULA|Mux27~23, processador, 1
instance = comp, \ULA|Mux27~24\, ULA|Mux27~24, processador, 1
instance = comp, \ULA|Mux27~26\, ULA|Mux27~26, processador, 1
instance = comp, \ULA|Mux27~27\, ULA|Mux27~27, processador, 1
instance = comp, \MemparaReg_MUX|m_out[4]~9\, MemparaReg_MUX|m_out[4]~9, processador, 1
instance = comp, \BREG|regB[20]~12\, BREG|regB[20]~12, processador, 1
instance = comp, \B_REG|sr_out[20]\, B_REG|sr_out[20], processador, 1
instance = comp, \INST_REG|sr_out~21\, INST_REG|sr_out~21, processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[18]\, BREG|breg32_rtl_0_bypass[18], processador, 1
instance = comp, \BREG|regB[7]~25\, BREG|regB[7]~25, processador, 1
instance = comp, \B_REG|sr_out[7]\, B_REG|sr_out[7], processador, 1
instance = comp, \INST_REG|sr_out~16\, INST_REG|sr_out~16, processador, 1
instance = comp, \INST_REG|sr_out[15]\, INST_REG|sr_out[15], processador, 1
instance = comp, \RegDst_MUX|m_out[4]~4\, RegDst_MUX|m_out[4]~4, processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[17]\, BREG|breg32_rtl_0_bypass[17], processador, 1
instance = comp, \BREG|regB[6]~26\, BREG|regB[6]~26, processador, 1
instance = comp, \B_REG|sr_out[6]\, B_REG|sr_out[6], processador, 1
instance = comp, \INST_REG|sr_out~3\, INST_REG|sr_out~3, processador, 1
instance = comp, \INST_REG|sr_out[2]\, INST_REG|sr_out[2], processador, 1
instance = comp, \ALU_CTRL|alu_ctr[3]~14\, ALU_CTRL|alu_ctr[3]~14, processador, 1
instance = comp, \ALU_CTRL|alu_ctr[3]~11\, ALU_CTRL|alu_ctr[3]~11, processador, 1
instance = comp, \ALU_CTRL|alu_ctr[3]~75\, ALU_CTRL|alu_ctr[3]~75, processador, 1
instance = comp, \ALU_CTRL|alu_ctr[0]~68\, ALU_CTRL|alu_ctr[0]~68, processador, 1
instance = comp, \ALU_CTRL|alu_ctr~65\, ALU_CTRL|alu_ctr~65, processador, 1
instance = comp, \ALU_CTRL|alu_ctr~53\, ALU_CTRL|alu_ctr~53, processador, 1
instance = comp, \ALU_CTRL|alu_ctr[0]~66\, ALU_CTRL|alu_ctr[0]~66, processador, 1
instance = comp, \ALU_CTRL|alu_ctr[0]~70\, ALU_CTRL|alu_ctr[0]~70, processador, 1
instance = comp, \ULA|Mux23~2\, ULA|Mux23~2, processador, 1
instance = comp, \ULA|Mux12~4\, ULA|Mux12~4, processador, 1
instance = comp, \ULA|ShiftLeft0~75\, ULA|ShiftLeft0~75, processador, 1
instance = comp, \ULA|Mux12~15\, ULA|Mux12~15, processador, 1
instance = comp, \ULA|ShiftRight0~123\, ULA|ShiftRight0~123, processador, 1
instance = comp, \ULA|Mux12~5\, ULA|Mux12~5, processador, 1
instance = comp, \ULA|Mux12~6\, ULA|Mux12~6, processador, 1
instance = comp, \ULA|Mux12~7\, ULA|Mux12~7, processador, 1
instance = comp, \ULA|ShiftRight1~68\, ULA|ShiftRight1~68, processador, 1
instance = comp, \ULA|Mux12~2\, ULA|Mux12~2, processador, 1
instance = comp, \ULA|Mux12~3\, ULA|Mux12~3, processador, 1
instance = comp, \ULA|ShiftLeft1~12\, ULA|ShiftLeft1~12, processador, 1
instance = comp, \ULA|Mux12~8\, ULA|Mux12~8, processador, 1
instance = comp, \ULA|Mux12~9\, ULA|Mux12~9, processador, 1
instance = comp, \ULA|Mux12~10\, ULA|Mux12~10, processador, 1
instance = comp, \ULA|Mux12~11\, ULA|Mux12~11, processador, 1
instance = comp, \ULA|Mux12~12\, ULA|Mux12~12, processador, 1
instance = comp, \ULA|Mux12~13\, ULA|Mux12~13, processador, 1
instance = comp, \ULA|Mux12~14\, ULA|Mux12~14, processador, 1
instance = comp, \MemparaReg_MUX|m_out[19]~39\, MemparaReg_MUX|m_out[19]~39, processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[30]\, BREG|breg32_rtl_0_bypass[30], processador, 1
instance = comp, \BREG|regB[19]~13\, BREG|regB[19]~13, processador, 1
instance = comp, \B_REG|sr_out[19]\, B_REG|sr_out[19], processador, 1
instance = comp, \INST_REG|sr_out~20\, INST_REG|sr_out~20, processador, 1
instance = comp, \INST_REG|sr_out[19]\, INST_REG|sr_out[19], processador, 1
instance = comp, \RegDst_MUX|m_out[3]~3\, RegDst_MUX|m_out[3]~3, processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[16]\, BREG|breg32_rtl_0_bypass[16], processador, 1
instance = comp, \BREG|regB[5]~27\, BREG|regB[5]~27, processador, 1
instance = comp, \B_REG|sr_out[5]\, B_REG|sr_out[5], processador, 1
instance = comp, \INST_REG|sr_out~14\, INST_REG|sr_out~14, processador, 1
instance = comp, \INST_REG|sr_out[13]\, INST_REG|sr_out[13], processador, 1
instance = comp, \RegDst_MUX|m_out[2]~2\, RegDst_MUX|m_out[2]~2, processador, 1
instance = comp, \BREG|regB[4]~28\, BREG|regB[4]~28, processador, 1
instance = comp, \B_REG|sr_out[4]\, B_REG|sr_out[4], processador, 1
instance = comp, \INST_REG|sr_out~18\, INST_REG|sr_out~18, processador, 1
instance = comp, \INST_REG|sr_out[17]~feeder\, INST_REG|sr_out[17]~feeder, processador, 1
instance = comp, \INST_REG|sr_out[17]\, INST_REG|sr_out[17], processador, 1
instance = comp, \RegDst_MUX|m_out[1]~1\, RegDst_MUX|m_out[1]~1, processador, 1
instance = comp, \BREG|regB[3]~29\, BREG|regB[3]~29, processador, 1
instance = comp, \B_REG|sr_out[3]\, B_REG|sr_out[3], processador, 1
instance = comp, \INST_REG|sr_out~6\, INST_REG|sr_out~6, processador, 1
instance = comp, \INST_REG|sr_out[5]\, INST_REG|sr_out[5], processador, 1
instance = comp, \ALU_CTRL|alu_ctr~57\, ALU_CTRL|alu_ctr~57, processador, 1
instance = comp, \ALU_CTRL|alu_ctr~50\, ALU_CTRL|alu_ctr~50, processador, 1
instance = comp, \ALU_CTRL|alu_ctr~51\, ALU_CTRL|alu_ctr~51, processador, 1
instance = comp, \ALU_CTRL|alu_ctr~58\, ALU_CTRL|alu_ctr~58, processador, 1
instance = comp, \ALU_CTRL|alu_ctr~55\, ALU_CTRL|alu_ctr~55, processador, 1
instance = comp, \ALU_CTRL|alu_ctr~56\, ALU_CTRL|alu_ctr~56, processador, 1
instance = comp, \ALU_CTRL|alu_ctr[1]~59\, ALU_CTRL|alu_ctr[1]~59, processador, 1
instance = comp, \ALU_CTRL|alu_ctr~73\, ALU_CTRL|alu_ctr~73, processador, 1
instance = comp, \ALU_CTRL|alu_ctr[1]~63\, ALU_CTRL|alu_ctr[1]~63, processador, 1
instance = comp, \pc_temp~12\, pc_temp~12, processador, 1
instance = comp, \BREG|regA[30]~30\, BREG|regA[30]~30, processador, 1
instance = comp, \A_REG|sr_out[30]\, A_REG|sr_out[30], processador, 1
instance = comp, \ULA|Add0~66\, ULA|Add0~66, processador, 1
instance = comp, \ULA|Add0~68\, ULA|Add0~68, processador, 1
instance = comp, \ULA|Add0~70\, ULA|Add0~70, processador, 1
instance = comp, \ULA|Add0~72\, ULA|Add0~72, processador, 1
instance = comp, \ULA|Add0~74\, ULA|Add0~74, processador, 1
instance = comp, \ULA|Add0~76\, ULA|Add0~76, processador, 1
instance = comp, \ULA|Add0~78\, ULA|Add0~78, processador, 1
instance = comp, \ULA|Add0~80\, ULA|Add0~80, processador, 1
instance = comp, \ULA|Add0~82\, ULA|Add0~82, processador, 1
instance = comp, \ULA|Add0~84\, ULA|Add0~84, processador, 1
instance = comp, \ULA|Add0~86\, ULA|Add0~86, processador, 1
instance = comp, \ULA|Add0~88\, ULA|Add0~88, processador, 1
instance = comp, \ULA|Add0~90\, ULA|Add0~90, processador, 1
instance = comp, \ULA|Add0~92\, ULA|Add0~92, processador, 1
instance = comp, \ULA|Add0~94\, ULA|Add0~94, processador, 1
instance = comp, \ULA|Add0~96\, ULA|Add0~96, processador, 1
instance = comp, \ULA|Add0~98\, ULA|Add0~98, processador, 1
instance = comp, \ULA|Add0~100\, ULA|Add0~100, processador, 1
instance = comp, \ULA|Add0~102\, ULA|Add0~102, processador, 1
instance = comp, \ULA|Add0~104\, ULA|Add0~104, processador, 1
instance = comp, \ULA|Add0~106\, ULA|Add0~106, processador, 1
instance = comp, \ULA|Add0~108\, ULA|Add0~108, processador, 1
instance = comp, \ULA|Add0~110\, ULA|Add0~110, processador, 1
instance = comp, \ULA|Add0~112\, ULA|Add0~112, processador, 1
instance = comp, \ULA|Add0~114\, ULA|Add0~114, processador, 1
instance = comp, \ULA|Add0~116\, ULA|Add0~116, processador, 1
instance = comp, \ULA|Add0~118\, ULA|Add0~118, processador, 1
instance = comp, \ULA|Add0~120\, ULA|Add0~120, processador, 1
instance = comp, \ULA|Add0~122\, ULA|Add0~122, processador, 1
instance = comp, \ULA|Add0~124\, ULA|Add0~124, processador, 1
instance = comp, \ULA|Add0~125\, ULA|Add0~125, processador, 1
instance = comp, \ULA|Add0~127\, ULA|Add0~127, processador, 1
instance = comp, \pc_temp~11\, pc_temp~11, processador, 1
instance = comp, \pc_temp~14\, pc_temp~14, processador, 1
instance = comp, \pc_temp~15\, pc_temp~15, processador, 1
instance = comp, \ULA|Mux5~16\, ULA|Mux5~16, processador, 1
instance = comp, \pc_temp~0\, pc_temp~0, processador, 1
instance = comp, \pc_temp~1\, pc_temp~1, processador, 1
instance = comp, \pc_temp~3\, pc_temp~3, processador, 1
instance = comp, \pc_temp~2\, pc_temp~2, processador, 1
instance = comp, \pc_temp~4\, pc_temp~4, processador, 1
instance = comp, \pc_temp~5\, pc_temp~5, processador, 1
instance = comp, \pc_temp~7\, pc_temp~7, processador, 1
instance = comp, \pc_temp~8\, pc_temp~8, processador, 1
instance = comp, \pc_temp~9\, pc_temp~9, processador, 1
instance = comp, \pc_temp~10\, pc_temp~10, processador, 1
instance = comp, \PC|sr_out[0]~31\, PC|sr_out[0]~31, processador, 1
instance = comp, \PC|sr_out[1]\, PC|sr_out[1], processador, 1
instance = comp, \ORIGAALU|m_out[1]~36\, ORIGAALU|m_out[1]~36, processador, 1
instance = comp, \ULA|Mux30~0\, ULA|Mux30~0, processador, 1
instance = comp, \ULA|Mux30~4\, ULA|Mux30~4, processador, 1
instance = comp, \ULA|a32~12\, ULA|a32~12, processador, 1
instance = comp, \ULA|a32~15\, ULA|a32~15, processador, 1
instance = comp, \ULA|a32~16\, ULA|a32~16, processador, 1
instance = comp, \ULA|Mux30~6\, ULA|Mux30~6, processador, 1
instance = comp, \ULA|Mux30~7\, ULA|Mux30~7, processador, 1
instance = comp, \ULA|Mux30~1\, ULA|Mux30~1, processador, 1
instance = comp, \ULA|ShiftRight0~46\, ULA|ShiftRight0~46, processador, 1
instance = comp, \ULA|ShiftRight0~47\, ULA|ShiftRight0~47, processador, 1
instance = comp, \ULA|a32~9\, ULA|a32~9, processador, 1
instance = comp, \ULA|a32~19\, ULA|a32~19, processador, 1
instance = comp, \ULA|a32~20\, ULA|a32~20, processador, 1
instance = comp, \ULA|a32~21\, ULA|a32~21, processador, 1
instance = comp, \ULA|a32~22\, ULA|a32~22, processador, 1
instance = comp, \ULA|a32~25\, ULA|a32~25, processador, 1
instance = comp, \ULA|Mux30~2\, ULA|Mux30~2, processador, 1
instance = comp, \ULA|Mux30~3\, ULA|Mux30~3, processador, 1
instance = comp, \ULA|Mux30~5\, ULA|Mux30~5, processador, 1
instance = comp, \ULA_OUT|sr_out[1]\, ULA_OUT|sr_out[1], processador, 1
instance = comp, \DATA_MEM_REG|sr_out[1]\, DATA_MEM_REG|sr_out[1], processador, 1
instance = comp, \MemparaReg_MUX|m_out[1]~2\, MemparaReg_MUX|m_out[1]~2, processador, 1
instance = comp, \MemparaReg_MUX|m_out[1]~3\, MemparaReg_MUX|m_out[1]~3, processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[12]\, BREG|breg32_rtl_0_bypass[12], processador, 1
instance = comp, \BREG|regB[1]~31\, BREG|regB[1]~31, processador, 1
instance = comp, \B_REG|sr_out[1]\, B_REG|sr_out[1], processador, 1
instance = comp, \INST_REG|sr_out~4\, INST_REG|sr_out~4, processador, 1
instance = comp, \INST_REG|sr_out[3]\, INST_REG|sr_out[3], processador, 1
instance = comp, \ALU_CTRL|alu_ctr~52\, ALU_CTRL|alu_ctr~52, processador, 1
instance = comp, \ALU_CTRL|alu_ctr~67\, ALU_CTRL|alu_ctr~67, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|WideOr5~0\, MULTI_CYCLE_CONTROL|WideOr5~0, processador, 1
instance = comp, \ALU_CTRL|Equal8~10\, ALU_CTRL|Equal8~10, processador, 1
instance = comp, \ALU_CTRL|alu_ctr[3]~69\, ALU_CTRL|alu_ctr[3]~69, processador, 1
instance = comp, \ALU_CTRL|alu_ctr[3]~71\, ALU_CTRL|alu_ctr[3]~71, processador, 1
instance = comp, \ALU_CTRL|alu_ctr[3]~72\, ALU_CTRL|alu_ctr[3]~72, processador, 1
instance = comp, \ULA|Mux27~5\, ULA|Mux27~5, processador, 1
instance = comp, \ULA|a32~34\, ULA|a32~34, processador, 1
instance = comp, \ULA|ShiftRight0~77\, ULA|ShiftRight0~77, processador, 1
instance = comp, \ULA|ShiftRight0~103\, ULA|ShiftRight0~103, processador, 1
instance = comp, \ULA|ShiftRight0~104\, ULA|ShiftRight0~104, processador, 1
instance = comp, \ULA|Mux24~3\, ULA|Mux24~3, processador, 1
instance = comp, \ULA|Mux24~4\, ULA|Mux24~4, processador, 1
instance = comp, \ULA|Mux24~6\, ULA|Mux24~6, processador, 1
instance = comp, \ULA|ShiftRight1~96\, ULA|ShiftRight1~96, processador, 1
instance = comp, \ULA|ShiftRight1~97\, ULA|ShiftRight1~97, processador, 1
instance = comp, \ULA|ShiftRight1~98\, ULA|ShiftRight1~98, processador, 1
instance = comp, \ULA|Mux24~7\, ULA|Mux24~7, processador, 1
instance = comp, \ULA|Mux24~8\, ULA|Mux24~8, processador, 1
instance = comp, \ULA|Mux24~16\, ULA|Mux24~16, processador, 1
instance = comp, \ULA|Mux24~10\, ULA|Mux24~10, processador, 1
instance = comp, \ULA|Mux24~11\, ULA|Mux24~11, processador, 1
instance = comp, \ULA|Mux24~12\, ULA|Mux24~12, processador, 1
instance = comp, \ULA|Mux24~13\, ULA|Mux24~13, processador, 1
instance = comp, \ULA|Mux24~2\, ULA|Mux24~2, processador, 1
instance = comp, \ULA|Mux24~14\, ULA|Mux24~14, processador, 1
instance = comp, \ULA|Mux24~15\, ULA|Mux24~15, processador, 1
instance = comp, \ULA_OUT|sr_out[7]\, ULA_OUT|sr_out[7], processador, 1
instance = comp, \PC_MUX|m_out[7]~7\, PC_MUX|m_out[7]~7, processador, 1
instance = comp, \DATA_MEM_REG|sr_out~14\, DATA_MEM_REG|sr_out~14, processador, 1
instance = comp, \INST_REG|sr_out[30]\, INST_REG|sr_out[30], processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|Selector0~4\, MULTI_CYCLE_CONTROL|Selector0~4, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|Mux9~0\, MULTI_CYCLE_CONTROL|Mux9~0, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|nstate.c_mem_add_st~0\, MULTI_CYCLE_CONTROL|nstate.c_mem_add_st~0, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|pstate.c_mem_add_st\, MULTI_CYCLE_CONTROL|pstate.c_mem_add_st, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|Selector0~2\, MULTI_CYCLE_CONTROL|Selector0~2, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|Selector0~5\, MULTI_CYCLE_CONTROL|Selector0~5, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|pstate.fetch_st\, MULTI_CYCLE_CONTROL|pstate.fetch_st, processador, 1
instance = comp, \INST_REG|sr_out~26\, INST_REG|sr_out~26, processador, 1
instance = comp, \INST_REG|sr_out[25]\, INST_REG|sr_out[25], processador, 1
instance = comp, \BREG|Equal0~0\, BREG|Equal0~0, processador, 1
instance = comp, \BREG|Equal0~1\, BREG|Equal0~1, processador, 1
instance = comp, \BREG|regA[6]~6\, BREG|regA[6]~6, processador, 1
instance = comp, \A_REG|sr_out[6]\, A_REG|sr_out[6], processador, 1
instance = comp, \ORIGAALU|m_out[6]~27\, ORIGAALU|m_out[6]~27, processador, 1
instance = comp, \ULA|Mux25~2\, ULA|Mux25~2, processador, 1
instance = comp, \ULA|a32~32\, ULA|a32~32, processador, 1
instance = comp, \ULA|Mux25~5\, ULA|Mux25~5, processador, 1
instance = comp, \ULA|ShiftRight0~95\, ULA|ShiftRight0~95, processador, 1
instance = comp, \ULA|ShiftRight0~96\, ULA|ShiftRight0~96, processador, 1
instance = comp, \ULA|ShiftRight0~97\, ULA|ShiftRight0~97, processador, 1
instance = comp, \ULA|ShiftRight0~58\, ULA|ShiftRight0~58, processador, 1
instance = comp, \ULA|Mux25~3\, ULA|Mux25~3, processador, 1
instance = comp, \ULA|Mux25~4\, ULA|Mux25~4, processador, 1
instance = comp, \ULA|Mux25~9\, ULA|Mux25~9, processador, 1
instance = comp, \ULA|ShiftRight1~66\, ULA|ShiftRight1~66, processador, 1
instance = comp, \ULA|Mux25~7\, ULA|Mux25~7, processador, 1
instance = comp, \ULA|Mux25~8\, ULA|Mux25~8, processador, 1
instance = comp, \ULA|Mux25~16\, ULA|Mux25~16, processador, 1
instance = comp, \ULA|Mux25~10\, ULA|Mux25~10, processador, 1
instance = comp, \ULA|Mux25~11\, ULA|Mux25~11, processador, 1
instance = comp, \ULA|Mux25~12\, ULA|Mux25~12, processador, 1
instance = comp, \ULA|Mux25~13\, ULA|Mux25~13, processador, 1
instance = comp, \ULA|Mux25~14\, ULA|Mux25~14, processador, 1
instance = comp, \ULA|Mux25~15\, ULA|Mux25~15, processador, 1
instance = comp, \PC|sr_out[6]~5\, PC|sr_out[6]~5, processador, 1
instance = comp, \PC|sr_out[6]\, PC|sr_out[6], processador, 1
instance = comp, \PC_MUX|m_out[6]~6\, PC_MUX|m_out[6]~6, processador, 1
instance = comp, \DATA_MEM_REG|sr_out~10\, DATA_MEM_REG|sr_out~10, processador, 1
instance = comp, \INST_REG|sr_out[26]\, INST_REG|sr_out[26], processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|nstate.bgez_st~0\, MULTI_CYCLE_CONTROL|nstate.bgez_st~0, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|pstate.bgez_st\, MULTI_CYCLE_CONTROL|pstate.bgez_st, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|pstate.change_pc_st\, MULTI_CYCLE_CONTROL|pstate.change_pc_st, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|Selector0~0\, MULTI_CYCLE_CONTROL|Selector0~0, processador, 1
instance = comp, \ULA|Mux26~22\, ULA|Mux26~22, processador, 1
instance = comp, \PC|sr_out[5]~4\, PC|sr_out[5]~4, processador, 1
instance = comp, \PC|sr_out[5]\, PC|sr_out[5], processador, 1
instance = comp, \PC_MUX|m_out[5]~5\, PC_MUX|m_out[5]~5, processador, 1
instance = comp, \INST_REG|sr_out~2\, INST_REG|sr_out~2, processador, 1
instance = comp, \INST_REG|sr_out[1]\, INST_REG|sr_out[1], processador, 1
instance = comp, \ALU_CTRL|alu_ctr~49\, ALU_CTRL|alu_ctr~49, processador, 1
instance = comp, \ALU_CTRL|alu_ctr[2]~60\, ALU_CTRL|alu_ctr[2]~60, processador, 1
instance = comp, \ALU_CTRL|alu_ctr[1]~54\, ALU_CTRL|alu_ctr[1]~54, processador, 1
instance = comp, \ALU_CTRL|alu_ctr~61\, ALU_CTRL|alu_ctr~61, processador, 1
instance = comp, \ALU_CTRL|alu_ctr[2]~62\, ALU_CTRL|alu_ctr[2]~62, processador, 1
instance = comp, \ULA|Mux27~29\, ULA|Mux27~29, processador, 1
instance = comp, \ULA|Mux27~28\, ULA|Mux27~28, processador, 1
instance = comp, \ULA_OUT|sr_out[4]\, ULA_OUT|sr_out[4], processador, 1
instance = comp, \PC|sr_out[4]~3\, PC|sr_out[4]~3, processador, 1
instance = comp, \PC|sr_out[4]\, PC|sr_out[4], processador, 1
instance = comp, \PC_MUX|m_out[4]~4\, PC_MUX|m_out[4]~4, processador, 1
instance = comp, \INST_REG|sr_out~5\, INST_REG|sr_out~5, processador, 1
instance = comp, \INST_REG|sr_out[4]\, INST_REG|sr_out[4], processador, 1
instance = comp, \ALU_CTRL|alu_ctr[2]~38\, ALU_CTRL|alu_ctr[2]~38, processador, 1
instance = comp, \ALU_CTRL|alu_ctr[2]~36\, ALU_CTRL|alu_ctr[2]~36, processador, 1
instance = comp, \ALU_CTRL|alu_ctr[2]~33\, ALU_CTRL|alu_ctr[2]~33, processador, 1
instance = comp, \ALU_CTRL|alu_ctr[2]~76\, ALU_CTRL|alu_ctr[2]~76, processador, 1
instance = comp, \ALU_CTRL|alu_ctr[2]~64\, ALU_CTRL|alu_ctr[2]~64, processador, 1
instance = comp, \ULA|Mux28~2\, ULA|Mux28~2, processador, 1
instance = comp, \ULA|Mux29~18\, ULA|Mux29~18, processador, 1
instance = comp, \PC|sr_out[3]~2\, PC|sr_out[3]~2, processador, 1
instance = comp, \PC|sr_out[3]\, PC|sr_out[3], processador, 1
instance = comp, \ULA|a32~28\, ULA|a32~28, processador, 1
instance = comp, \ULA|Mux29~19\, ULA|Mux29~19, processador, 1
instance = comp, \ULA|Mux28~5\, ULA|Mux28~5, processador, 1
instance = comp, \ULA|ShiftRight1~31\, ULA|ShiftRight1~31, processador, 1
instance = comp, \ULA|ShiftRight0~70\, ULA|ShiftRight0~70, processador, 1
instance = comp, \ULA|Mux28~3\, ULA|Mux28~3, processador, 1
instance = comp, \ULA|ShiftRight1~33\, ULA|ShiftRight1~33, processador, 1
instance = comp, \ULA|Mux28~4\, ULA|Mux28~4, processador, 1
instance = comp, \ULA|Mux28~6\, ULA|Mux28~6, processador, 1
instance = comp, \ULA|Mux29~26\, ULA|Mux29~26, processador, 1
instance = comp, \ULA|Mux29~27\, ULA|Mux29~27, processador, 1
instance = comp, \ULA|Mux28~9\, ULA|Mux28~9, processador, 1
instance = comp, \ULA|ShiftRight1~74\, ULA|ShiftRight1~74, processador, 1
instance = comp, \ULA|Mux28~7\, ULA|Mux28~7, processador, 1
instance = comp, \ULA|Mux28~8\, ULA|Mux28~8, processador, 1
instance = comp, \ULA|Mux28~10\, ULA|Mux28~10, processador, 1
instance = comp, \ULA|Mux28~14\, ULA|Mux28~14, processador, 1
instance = comp, \ULA|Mux28~11\, ULA|Mux28~11, processador, 1
instance = comp, \ULA|Mux28~12\, ULA|Mux28~12, processador, 1
instance = comp, \ULA|Mux28~13\, ULA|Mux28~13, processador, 1
instance = comp, \ULA_OUT|sr_out[3]\, ULA_OUT|sr_out[3], processador, 1
instance = comp, \PC_MUX|m_out[3]~3\, PC_MUX|m_out[3]~3, processador, 1
instance = comp, \INST_REG|sr_out~17\, INST_REG|sr_out~17, processador, 1
instance = comp, \INST_REG|sr_out[16]\, INST_REG|sr_out[16], processador, 1
instance = comp, \RegDst_MUX|m_out[0]~0\, RegDst_MUX|m_out[0]~0, processador, 1
instance = comp, \BREG|regB[0]~0\, BREG|regB[0]~0, processador, 1
instance = comp, \B_REG|sr_out[0]\, B_REG|sr_out[0], processador, 1
instance = comp, \INST_REG|sr_out~0\, INST_REG|sr_out~0, processador, 1
instance = comp, \DATA_MEM_REG|sr_out[0]\, DATA_MEM_REG|sr_out[0], processador, 1
instance = comp, \ULA_OUT|sr_out[0]\, ULA_OUT|sr_out[0], processador, 1
instance = comp, \MemparaReg_MUX|m_out[0]~0\, MemparaReg_MUX|m_out[0]~0, processador, 1
instance = comp, \MemparaReg_MUX|m_out[0]~1\, MemparaReg_MUX|m_out[0]~1, processador, 1
instance = comp, \BREG|regB[2]~30\, BREG|regB[2]~30, processador, 1
instance = comp, \B_REG|sr_out[2]\, B_REG|sr_out[2], processador, 1
instance = comp, \ORIGBALU|m_out[2]~46\, ORIGBALU|m_out[2]~46, processador, 1
instance = comp, \ORIGBALU|m_out[2]~47\, ORIGBALU|m_out[2]~47, processador, 1
instance = comp, \ULA|Mux29~10\, ULA|Mux29~10, processador, 1
instance = comp, \ULA|Mux29~16\, ULA|Mux29~16, processador, 1
instance = comp, \ULA|Mux29~14\, ULA|Mux29~14, processador, 1
instance = comp, \ULA|Mux29~15\, ULA|Mux29~15, processador, 1
instance = comp, \ULA|Mux29~21\, ULA|Mux29~21, processador, 1
instance = comp, \ULA|ShiftRight1~27\, ULA|ShiftRight1~27, processador, 1
instance = comp, \ULA|ShiftRight1~64\, ULA|ShiftRight1~64, processador, 1
instance = comp, \ULA|Mux29~23\, ULA|Mux29~23, processador, 1
instance = comp, \ULA|ShiftRight1~67\, ULA|ShiftRight1~67, processador, 1
instance = comp, \ULA|Mux29~24\, ULA|Mux29~24, processador, 1
instance = comp, \ULA|Mux29~28\, ULA|Mux29~28, processador, 1
instance = comp, \ULA|Mux29~29\, ULA|Mux29~29, processador, 1
instance = comp, \ULA|Mux29~37\, ULA|Mux29~37, processador, 1
instance = comp, \ULA|Mux29~31\, ULA|Mux29~31, processador, 1
instance = comp, \ULA|Mux29~38\, ULA|Mux29~38, processador, 1
instance = comp, \ULA|Mux29~33\, ULA|Mux29~33, processador, 1
instance = comp, \ULA|Mux29~34\, ULA|Mux29~34, processador, 1
instance = comp, \ULA|Mux29~35\, ULA|Mux29~35, processador, 1
instance = comp, \ULA_OUT|sr_out[2]\, ULA_OUT|sr_out[2], processador, 1
instance = comp, \PC_MUX|m_out[2]~2\, PC_MUX|m_out[2]~2, processador, 1
instance = comp, \DATA_MEM_REG|sr_out~13\, DATA_MEM_REG|sr_out~13, processador, 1
instance = comp, \INST_REG|sr_out[29]\, INST_REG|sr_out[29], processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|nstate.writemem_st~0\, MULTI_CYCLE_CONTROL|nstate.writemem_st~0, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|pstate.writemem_st\, MULTI_CYCLE_CONTROL|pstate.writemem_st, processador, 1
instance = comp, \PC_MUX|m_out[1]~1\, PC_MUX|m_out[1]~1, processador, 1
instance = comp, \DATA_MEM_REG|sr_out~12\, DATA_MEM_REG|sr_out~12, processador, 1
instance = comp, \INST_REG|sr_out[28]\, INST_REG|sr_out[28], processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|Selector0~1\, MULTI_CYCLE_CONTROL|Selector0~1, processador, 1
instance = comp, \INST_REG|sr_out[31]\, INST_REG|sr_out[31], processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|nstate.readmem_st~0\, MULTI_CYCLE_CONTROL|nstate.readmem_st~0, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|nstate.readmem_st~1\, MULTI_CYCLE_CONTROL|nstate.readmem_st~1, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|pstate.readmem_st\, MULTI_CYCLE_CONTROL|pstate.readmem_st, processador, 1
instance = comp, \PC_MUX|m_out[0]~0\, PC_MUX|m_out[0]~0, processador, 1
instance = comp, \INST_REG|sr_out~19\, INST_REG|sr_out~19, processador, 1
instance = comp, \INST_REG|sr_out[18]\, INST_REG|sr_out[18], processador, 1
instance = comp, \BREG|Equal1~0\, BREG|Equal1~0, processador, 1
instance = comp, \BREG|Equal1~1\, BREG|Equal1~1, processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[29]\, BREG|breg32_rtl_0_bypass[29], processador, 1
instance = comp, \BREG|regB[18]~14\, BREG|regB[18]~14, processador, 1
instance = comp, \B_REG|sr_out[18]\, B_REG|sr_out[18], processador, 1
instance = comp, \DATA_MEM_REG|sr_out~11\, DATA_MEM_REG|sr_out~11, processador, 1
instance = comp, \INST_REG|sr_out[27]\, INST_REG|sr_out[27], processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|nstate.logic_imm_ori_st~0\, MULTI_CYCLE_CONTROL|nstate.logic_imm_ori_st~0, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|nstate.branch_ex_st~0\, MULTI_CYCLE_CONTROL|nstate.branch_ex_st~0, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|pstate.branch_ex_st\, MULTI_CYCLE_CONTROL|pstate.branch_ex_st, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|WideOr3\, MULTI_CYCLE_CONTROL|WideOr3, processador, 1
instance = comp, \ULA|Mux31~21\, ULA|Mux31~21, processador, 1
instance = comp, \ULA|Mux31~18\, ULA|Mux31~18, processador, 1
instance = comp, \ULA|ShiftRight0~30\, ULA|ShiftRight0~30, processador, 1
instance = comp, \ULA|ShiftRight0~32\, ULA|ShiftRight0~32, processador, 1
instance = comp, \ULA|ShiftRight0~33\, ULA|ShiftRight0~33, processador, 1
instance = comp, \ULA|ShiftRight0~35\, ULA|ShiftRight0~35, processador, 1
instance = comp, \ULA|ShiftRight0~36\, ULA|ShiftRight0~36, processador, 1
instance = comp, \ULA|ShiftRight0~37\, ULA|ShiftRight0~37, processador, 1
instance = comp, \ULA|ShiftRight0~38\, ULA|ShiftRight0~38, processador, 1
instance = comp, \ULA|a32~2\, ULA|a32~2, processador, 1
instance = comp, \ULA|a32~3\, ULA|a32~3, processador, 1
instance = comp, \ULA|a32~4\, ULA|a32~4, processador, 1
instance = comp, \ULA|a32~5\, ULA|a32~5, processador, 1
instance = comp, \ULA|a32~6\, ULA|a32~6, processador, 1
instance = comp, \ULA|Mux31~17\, ULA|Mux31~17, processador, 1
instance = comp, \ULA|Mux31~19\, ULA|Mux31~19, processador, 1
instance = comp, \ULA|Mux31~8\, ULA|Mux31~8, processador, 1
instance = comp, \ULA|Mux31~9\, ULA|Mux31~9, processador, 1
instance = comp, \ULA|Mux31~10\, ULA|Mux31~10, processador, 1
instance = comp, \ULA|Mux31~13\, ULA|Mux31~13, processador, 1
instance = comp, \ULA|Mux31~14\, ULA|Mux31~14, processador, 1
instance = comp, \ULA|Mux31~15\, ULA|Mux31~15, processador, 1
instance = comp, \ULA|Mux31~7\, ULA|Mux31~7, processador, 1
instance = comp, \ULA|Mux31~16\, ULA|Mux31~16, processador, 1
instance = comp, \PC|sr_out[0]~0\, PC|sr_out[0]~0, processador, 1
instance = comp, \PC|sr_out[0]~feeder\, PC|sr_out[0]~feeder, processador, 1
instance = comp, \PC|sr_out[0]\, PC|sr_out[0], processador, 1
instance = comp, \PC|sr_out[9]~8\, PC|sr_out[9]~8, processador, 1
instance = comp, \PC|sr_out[9]\, PC|sr_out[9], processador, 1
instance = comp, \PC|sr_out[12]~11\, PC|sr_out[12]~11, processador, 1
instance = comp, \PC|sr_out[12]\, PC|sr_out[12], processador, 1
instance = comp, \PC|sr_out[13]~12\, PC|sr_out[13]~12, processador, 1
instance = comp, \PC|sr_out[13]\, PC|sr_out[13], processador, 1
instance = comp, \ULA_OUT|sr_out[16]\, ULA_OUT|sr_out[16], processador, 1
instance = comp, \PC|sr_out[16]~15\, PC|sr_out[16]~15, processador, 1
instance = comp, \PC|sr_out[16]\, PC|sr_out[16], processador, 1
instance = comp, \ULA_OUT|sr_out[19]\, ULA_OUT|sr_out[19], processador, 1
instance = comp, \PC|sr_out[19]~18\, PC|sr_out[19]~18, processador, 1
instance = comp, \PC|sr_out[19]\, PC|sr_out[19], processador, 1
instance = comp, \PC|sr_out[20]~19\, PC|sr_out[20]~19, processador, 1
instance = comp, \PC|sr_out[20]\, PC|sr_out[20], processador, 1
instance = comp, \ULA|Mux7~15\, ULA|Mux7~15, processador, 1
instance = comp, \PC|sr_out[24]~23\, PC|sr_out[24]~23, processador, 1
instance = comp, \PC|sr_out[24]\, PC|sr_out[24], processador, 1
instance = comp, \PC|sr_out[26]~25\, PC|sr_out[26]~25, processador, 1
instance = comp, \INST_REG|sr_out[24]~feeder\, INST_REG|sr_out[24]~feeder, processador, 1
instance = comp, \INST_REG|sr_out[24]\, INST_REG|sr_out[24], processador, 1
instance = comp, \PC|sr_out[26]\, PC|sr_out[26], processador, 1
instance = comp, \PC|sr_out~33\, PC|sr_out~33, processador, 1
instance = comp, \PC|sr_out[27]\, PC|sr_out[27], processador, 1
instance = comp, \PC|sr_out[29]~feeder\, PC|sr_out[29]~feeder, processador, 1
instance = comp, \PC|sr_out[29]\, PC|sr_out[29], processador, 1
instance = comp, \BREG|regA[5]~5\, BREG|regA[5]~5, processador, 1
instance = comp, \A_REG|sr_out[5]\, A_REG|sr_out[5], processador, 1
instance = comp, \BREG|regA[7]~7\, BREG|regA[7]~7, processador, 1
instance = comp, \A_REG|sr_out[7]\, A_REG|sr_out[7], processador, 1
instance = comp, \BREG|regA[14]~14\, BREG|regA[14]~14, processador, 1
instance = comp, \A_REG|sr_out[14]\, A_REG|sr_out[14], processador, 1
instance = comp, \BREG|regA[15]~15\, BREG|regA[15]~15, processador, 1
instance = comp, \A_REG|sr_out[15]\, A_REG|sr_out[15], processador, 1
instance = comp, \BREG|regA[17]~17\, BREG|regA[17]~17, processador, 1
instance = comp, \A_REG|sr_out[17]\, A_REG|sr_out[17], processador, 1
instance = comp, \BREG|regA[25]~25\, BREG|regA[25]~25, processador, 1
instance = comp, \A_REG|sr_out[25]\, A_REG|sr_out[25], processador, 1
instance = comp, \BREG|breg32_rtl_0_bypass[39]\, BREG|breg32_rtl_0_bypass[39], processador, 1
instance = comp, \BREG|regA[28]~28\, BREG|regA[28]~28, processador, 1
instance = comp, \A_REG|sr_out[28]\, A_REG|sr_out[28], processador, 1
instance = comp, \BREG|regA[31]~31\, BREG|regA[31]~31, processador, 1
instance = comp, \A_REG|sr_out[31]\, A_REG|sr_out[31], processador, 1
instance = comp, \LOG_IMM_MUX|m_out[16]~0\, LOG_IMM_MUX|m_out[16]~0, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|nstate.jump_ex_st~0\, MULTI_CYCLE_CONTROL|nstate.jump_ex_st~0, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|Selector1~1\, MULTI_CYCLE_CONTROL|Selector1~1, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|pstate.arith_imm_st\, MULTI_CYCLE_CONTROL|pstate.arith_imm_st, processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|WideOr4~0\, MULTI_CYCLE_CONTROL|WideOr4~0, processador, 1
instance = comp, \ULA_OUT|sr_out[5]\, ULA_OUT|sr_out[5], processador, 1
instance = comp, \ULA_OUT|sr_out[6]\, ULA_OUT|sr_out[6], processador, 1
instance = comp, \ULA_OUT|sr_out[10]\, ULA_OUT|sr_out[10], processador, 1
instance = comp, \ULA_OUT|sr_out[11]\, ULA_OUT|sr_out[11], processador, 1
instance = comp, \ULA_OUT|sr_out[20]\, ULA_OUT|sr_out[20], processador, 1
instance = comp, \ULA_OUT|sr_out[24]\, ULA_OUT|sr_out[24], processador, 1
instance = comp, \ULA_OUT|sr_out[25]\, ULA_OUT|sr_out[25], processador, 1
instance = comp, \ULA_OUT|sr_out[26]\, ULA_OUT|sr_out[26], processador, 1
instance = comp, \MULTI_CYCLE_CONTROL|s_PCin[0]~0\, MULTI_CYCLE_CONTROL|s_PCin[0]~0, processador, 1
instance = comp, \BGEZ_MUX|m_out[0]~0\, BGEZ_MUX|m_out[0]~0, processador, 1
instance = comp, \BGEZ_MUX|m_out[0]~1\, BGEZ_MUX|m_out[0]~1, processador, 1
instance = comp, \tb_pc_out[0]~I\, tb_pc_out[0], processador, 1
instance = comp, \tb_pc_out[1]~I\, tb_pc_out[1], processador, 1
instance = comp, \tb_pc_out[2]~I\, tb_pc_out[2], processador, 1
instance = comp, \tb_pc_out[3]~I\, tb_pc_out[3], processador, 1
instance = comp, \tb_pc_out[4]~I\, tb_pc_out[4], processador, 1
instance = comp, \tb_pc_out[5]~I\, tb_pc_out[5], processador, 1
instance = comp, \tb_pc_out[6]~I\, tb_pc_out[6], processador, 1
instance = comp, \tb_pc_out[7]~I\, tb_pc_out[7], processador, 1
instance = comp, \tb_pc_out[8]~I\, tb_pc_out[8], processador, 1
instance = comp, \tb_pc_out[9]~I\, tb_pc_out[9], processador, 1
instance = comp, \tb_pc_out[10]~I\, tb_pc_out[10], processador, 1
instance = comp, \tb_pc_out[11]~I\, tb_pc_out[11], processador, 1
instance = comp, \tb_pc_out[12]~I\, tb_pc_out[12], processador, 1
instance = comp, \tb_pc_out[13]~I\, tb_pc_out[13], processador, 1
instance = comp, \tb_pc_out[14]~I\, tb_pc_out[14], processador, 1
instance = comp, \tb_pc_out[15]~I\, tb_pc_out[15], processador, 1
instance = comp, \tb_pc_out[16]~I\, tb_pc_out[16], processador, 1
instance = comp, \tb_pc_out[17]~I\, tb_pc_out[17], processador, 1
instance = comp, \tb_pc_out[18]~I\, tb_pc_out[18], processador, 1
instance = comp, \tb_pc_out[19]~I\, tb_pc_out[19], processador, 1
instance = comp, \tb_pc_out[20]~I\, tb_pc_out[20], processador, 1
instance = comp, \tb_pc_out[21]~I\, tb_pc_out[21], processador, 1
instance = comp, \tb_pc_out[22]~I\, tb_pc_out[22], processador, 1
instance = comp, \tb_pc_out[23]~I\, tb_pc_out[23], processador, 1
instance = comp, \tb_pc_out[24]~I\, tb_pc_out[24], processador, 1
instance = comp, \tb_pc_out[25]~I\, tb_pc_out[25], processador, 1
instance = comp, \tb_pc_out[26]~I\, tb_pc_out[26], processador, 1
instance = comp, \tb_pc_out[27]~I\, tb_pc_out[27], processador, 1
instance = comp, \tb_pc_out[28]~I\, tb_pc_out[28], processador, 1
instance = comp, \tb_pc_out[29]~I\, tb_pc_out[29], processador, 1
instance = comp, \tb_pc_out[30]~I\, tb_pc_out[30], processador, 1
instance = comp, \tb_pc_out[31]~I\, tb_pc_out[31], processador, 1
instance = comp, \tb_inst_mem_in[0]~I\, tb_inst_mem_in[0], processador, 1
instance = comp, \tb_inst_mem_in[1]~I\, tb_inst_mem_in[1], processador, 1
instance = comp, \tb_inst_mem_in[2]~I\, tb_inst_mem_in[2], processador, 1
instance = comp, \tb_inst_mem_in[3]~I\, tb_inst_mem_in[3], processador, 1
instance = comp, \tb_inst_mem_in[4]~I\, tb_inst_mem_in[4], processador, 1
instance = comp, \tb_inst_mem_in[5]~I\, tb_inst_mem_in[5], processador, 1
instance = comp, \tb_inst_mem_in[6]~I\, tb_inst_mem_in[6], processador, 1
instance = comp, \tb_inst_mem_in[7]~I\, tb_inst_mem_in[7], processador, 1
instance = comp, \tb_inst_mem_out[0]~I\, tb_inst_mem_out[0], processador, 1
instance = comp, \tb_inst_mem_out[1]~I\, tb_inst_mem_out[1], processador, 1
instance = comp, \tb_inst_mem_out[2]~I\, tb_inst_mem_out[2], processador, 1
instance = comp, \tb_inst_mem_out[3]~I\, tb_inst_mem_out[3], processador, 1
instance = comp, \tb_inst_mem_out[4]~I\, tb_inst_mem_out[4], processador, 1
instance = comp, \tb_inst_mem_out[5]~I\, tb_inst_mem_out[5], processador, 1
instance = comp, \tb_inst_mem_out[6]~I\, tb_inst_mem_out[6], processador, 1
instance = comp, \tb_inst_mem_out[7]~I\, tb_inst_mem_out[7], processador, 1
instance = comp, \tb_inst_mem_out[8]~I\, tb_inst_mem_out[8], processador, 1
instance = comp, \tb_inst_mem_out[9]~I\, tb_inst_mem_out[9], processador, 1
instance = comp, \tb_inst_mem_out[10]~I\, tb_inst_mem_out[10], processador, 1
instance = comp, \tb_inst_mem_out[11]~I\, tb_inst_mem_out[11], processador, 1
instance = comp, \tb_inst_mem_out[12]~I\, tb_inst_mem_out[12], processador, 1
instance = comp, \tb_inst_mem_out[13]~I\, tb_inst_mem_out[13], processador, 1
instance = comp, \tb_inst_mem_out[14]~I\, tb_inst_mem_out[14], processador, 1
instance = comp, \tb_inst_mem_out[15]~I\, tb_inst_mem_out[15], processador, 1
instance = comp, \tb_inst_mem_out[16]~I\, tb_inst_mem_out[16], processador, 1
instance = comp, \tb_inst_mem_out[17]~I\, tb_inst_mem_out[17], processador, 1
instance = comp, \tb_inst_mem_out[18]~I\, tb_inst_mem_out[18], processador, 1
instance = comp, \tb_inst_mem_out[19]~I\, tb_inst_mem_out[19], processador, 1
instance = comp, \tb_inst_mem_out[20]~I\, tb_inst_mem_out[20], processador, 1
instance = comp, \tb_inst_mem_out[21]~I\, tb_inst_mem_out[21], processador, 1
instance = comp, \tb_inst_mem_out[22]~I\, tb_inst_mem_out[22], processador, 1
instance = comp, \tb_inst_mem_out[23]~I\, tb_inst_mem_out[23], processador, 1
instance = comp, \tb_inst_mem_out[24]~I\, tb_inst_mem_out[24], processador, 1
instance = comp, \tb_inst_mem_out[25]~I\, tb_inst_mem_out[25], processador, 1
instance = comp, \tb_inst_mem_out[26]~I\, tb_inst_mem_out[26], processador, 1
instance = comp, \tb_inst_mem_out[27]~I\, tb_inst_mem_out[27], processador, 1
instance = comp, \tb_inst_mem_out[28]~I\, tb_inst_mem_out[28], processador, 1
instance = comp, \tb_inst_mem_out[29]~I\, tb_inst_mem_out[29], processador, 1
instance = comp, \tb_inst_mem_out[30]~I\, tb_inst_mem_out[30], processador, 1
instance = comp, \tb_inst_mem_out[31]~I\, tb_inst_mem_out[31], processador, 1
instance = comp, \tb_breg_out_a_aux[0]~I\, tb_breg_out_a_aux[0], processador, 1
instance = comp, \tb_breg_out_a_aux[1]~I\, tb_breg_out_a_aux[1], processador, 1
instance = comp, \tb_breg_out_a_aux[2]~I\, tb_breg_out_a_aux[2], processador, 1
instance = comp, \tb_breg_out_a_aux[3]~I\, tb_breg_out_a_aux[3], processador, 1
instance = comp, \tb_breg_out_a_aux[4]~I\, tb_breg_out_a_aux[4], processador, 1
instance = comp, \tb_breg_out_a_aux[5]~I\, tb_breg_out_a_aux[5], processador, 1
instance = comp, \tb_breg_out_a_aux[6]~I\, tb_breg_out_a_aux[6], processador, 1
instance = comp, \tb_breg_out_a_aux[7]~I\, tb_breg_out_a_aux[7], processador, 1
instance = comp, \tb_breg_out_a_aux[8]~I\, tb_breg_out_a_aux[8], processador, 1
instance = comp, \tb_breg_out_a_aux[9]~I\, tb_breg_out_a_aux[9], processador, 1
instance = comp, \tb_breg_out_a_aux[10]~I\, tb_breg_out_a_aux[10], processador, 1
instance = comp, \tb_breg_out_a_aux[11]~I\, tb_breg_out_a_aux[11], processador, 1
instance = comp, \tb_breg_out_a_aux[12]~I\, tb_breg_out_a_aux[12], processador, 1
instance = comp, \tb_breg_out_a_aux[13]~I\, tb_breg_out_a_aux[13], processador, 1
instance = comp, \tb_breg_out_a_aux[14]~I\, tb_breg_out_a_aux[14], processador, 1
instance = comp, \tb_breg_out_a_aux[15]~I\, tb_breg_out_a_aux[15], processador, 1
instance = comp, \tb_breg_out_a_aux[16]~I\, tb_breg_out_a_aux[16], processador, 1
instance = comp, \tb_breg_out_a_aux[17]~I\, tb_breg_out_a_aux[17], processador, 1
instance = comp, \tb_breg_out_a_aux[18]~I\, tb_breg_out_a_aux[18], processador, 1
instance = comp, \tb_breg_out_a_aux[19]~I\, tb_breg_out_a_aux[19], processador, 1
instance = comp, \tb_breg_out_a_aux[20]~I\, tb_breg_out_a_aux[20], processador, 1
instance = comp, \tb_breg_out_a_aux[21]~I\, tb_breg_out_a_aux[21], processador, 1
instance = comp, \tb_breg_out_a_aux[22]~I\, tb_breg_out_a_aux[22], processador, 1
instance = comp, \tb_breg_out_a_aux[23]~I\, tb_breg_out_a_aux[23], processador, 1
instance = comp, \tb_breg_out_a_aux[24]~I\, tb_breg_out_a_aux[24], processador, 1
instance = comp, \tb_breg_out_a_aux[25]~I\, tb_breg_out_a_aux[25], processador, 1
instance = comp, \tb_breg_out_a_aux[26]~I\, tb_breg_out_a_aux[26], processador, 1
instance = comp, \tb_breg_out_a_aux[27]~I\, tb_breg_out_a_aux[27], processador, 1
instance = comp, \tb_breg_out_a_aux[28]~I\, tb_breg_out_a_aux[28], processador, 1
instance = comp, \tb_breg_out_a_aux[29]~I\, tb_breg_out_a_aux[29], processador, 1
instance = comp, \tb_breg_out_a_aux[30]~I\, tb_breg_out_a_aux[30], processador, 1
instance = comp, \tb_breg_out_a_aux[31]~I\, tb_breg_out_a_aux[31], processador, 1
instance = comp, \tb_log_imm_mux_out[0]~I\, tb_log_imm_mux_out[0], processador, 1
instance = comp, \tb_log_imm_mux_out[1]~I\, tb_log_imm_mux_out[1], processador, 1
instance = comp, \tb_log_imm_mux_out[2]~I\, tb_log_imm_mux_out[2], processador, 1
instance = comp, \tb_log_imm_mux_out[3]~I\, tb_log_imm_mux_out[3], processador, 1
instance = comp, \tb_log_imm_mux_out[4]~I\, tb_log_imm_mux_out[4], processador, 1
instance = comp, \tb_log_imm_mux_out[5]~I\, tb_log_imm_mux_out[5], processador, 1
instance = comp, \tb_log_imm_mux_out[6]~I\, tb_log_imm_mux_out[6], processador, 1
instance = comp, \tb_log_imm_mux_out[7]~I\, tb_log_imm_mux_out[7], processador, 1
instance = comp, \tb_log_imm_mux_out[8]~I\, tb_log_imm_mux_out[8], processador, 1
instance = comp, \tb_log_imm_mux_out[9]~I\, tb_log_imm_mux_out[9], processador, 1
instance = comp, \tb_log_imm_mux_out[10]~I\, tb_log_imm_mux_out[10], processador, 1
instance = comp, \tb_log_imm_mux_out[11]~I\, tb_log_imm_mux_out[11], processador, 1
instance = comp, \tb_log_imm_mux_out[12]~I\, tb_log_imm_mux_out[12], processador, 1
instance = comp, \tb_log_imm_mux_out[13]~I\, tb_log_imm_mux_out[13], processador, 1
instance = comp, \tb_log_imm_mux_out[14]~I\, tb_log_imm_mux_out[14], processador, 1
instance = comp, \tb_log_imm_mux_out[15]~I\, tb_log_imm_mux_out[15], processador, 1
instance = comp, \tb_log_imm_mux_out[16]~I\, tb_log_imm_mux_out[16], processador, 1
instance = comp, \tb_log_imm_mux_out[17]~I\, tb_log_imm_mux_out[17], processador, 1
instance = comp, \tb_log_imm_mux_out[18]~I\, tb_log_imm_mux_out[18], processador, 1
instance = comp, \tb_log_imm_mux_out[19]~I\, tb_log_imm_mux_out[19], processador, 1
instance = comp, \tb_log_imm_mux_out[20]~I\, tb_log_imm_mux_out[20], processador, 1
instance = comp, \tb_log_imm_mux_out[21]~I\, tb_log_imm_mux_out[21], processador, 1
instance = comp, \tb_log_imm_mux_out[22]~I\, tb_log_imm_mux_out[22], processador, 1
instance = comp, \tb_log_imm_mux_out[23]~I\, tb_log_imm_mux_out[23], processador, 1
instance = comp, \tb_log_imm_mux_out[24]~I\, tb_log_imm_mux_out[24], processador, 1
instance = comp, \tb_log_imm_mux_out[25]~I\, tb_log_imm_mux_out[25], processador, 1
instance = comp, \tb_log_imm_mux_out[26]~I\, tb_log_imm_mux_out[26], processador, 1
instance = comp, \tb_log_imm_mux_out[27]~I\, tb_log_imm_mux_out[27], processador, 1
instance = comp, \tb_log_imm_mux_out[28]~I\, tb_log_imm_mux_out[28], processador, 1
instance = comp, \tb_log_imm_mux_out[29]~I\, tb_log_imm_mux_out[29], processador, 1
instance = comp, \tb_log_imm_mux_out[30]~I\, tb_log_imm_mux_out[30], processador, 1
instance = comp, \tb_log_imm_mux_out[31]~I\, tb_log_imm_mux_out[31], processador, 1
instance = comp, \tb_alu_out[0]~I\, tb_alu_out[0], processador, 1
instance = comp, \tb_alu_out[1]~I\, tb_alu_out[1], processador, 1
instance = comp, \tb_alu_out[2]~I\, tb_alu_out[2], processador, 1
instance = comp, \tb_alu_out[3]~I\, tb_alu_out[3], processador, 1
instance = comp, \tb_alu_out[4]~I\, tb_alu_out[4], processador, 1
instance = comp, \tb_alu_out[5]~I\, tb_alu_out[5], processador, 1
instance = comp, \tb_alu_out[6]~I\, tb_alu_out[6], processador, 1
instance = comp, \tb_alu_out[7]~I\, tb_alu_out[7], processador, 1
instance = comp, \tb_alu_out[8]~I\, tb_alu_out[8], processador, 1
instance = comp, \tb_alu_out[9]~I\, tb_alu_out[9], processador, 1
instance = comp, \tb_alu_out[10]~I\, tb_alu_out[10], processador, 1
instance = comp, \tb_alu_out[11]~I\, tb_alu_out[11], processador, 1
instance = comp, \tb_alu_out[12]~I\, tb_alu_out[12], processador, 1
instance = comp, \tb_alu_out[13]~I\, tb_alu_out[13], processador, 1
instance = comp, \tb_alu_out[14]~I\, tb_alu_out[14], processador, 1
instance = comp, \tb_alu_out[15]~I\, tb_alu_out[15], processador, 1
instance = comp, \tb_alu_out[16]~I\, tb_alu_out[16], processador, 1
instance = comp, \tb_alu_out[17]~I\, tb_alu_out[17], processador, 1
instance = comp, \tb_alu_out[18]~I\, tb_alu_out[18], processador, 1
instance = comp, \tb_alu_out[19]~I\, tb_alu_out[19], processador, 1
instance = comp, \tb_alu_out[20]~I\, tb_alu_out[20], processador, 1
instance = comp, \tb_alu_out[21]~I\, tb_alu_out[21], processador, 1
instance = comp, \tb_alu_out[22]~I\, tb_alu_out[22], processador, 1
instance = comp, \tb_alu_out[23]~I\, tb_alu_out[23], processador, 1
instance = comp, \tb_alu_out[24]~I\, tb_alu_out[24], processador, 1
instance = comp, \tb_alu_out[25]~I\, tb_alu_out[25], processador, 1
instance = comp, \tb_alu_out[26]~I\, tb_alu_out[26], processador, 1
instance = comp, \tb_alu_out[27]~I\, tb_alu_out[27], processador, 1
instance = comp, \tb_alu_out[28]~I\, tb_alu_out[28], processador, 1
instance = comp, \tb_alu_out[29]~I\, tb_alu_out[29], processador, 1
instance = comp, \tb_alu_out[30]~I\, tb_alu_out[30], processador, 1
instance = comp, \tb_alu_out[31]~I\, tb_alu_out[31], processador, 1
instance = comp, \tb_s_log_imm~I\, tb_s_log_imm, processador, 1
instance = comp, \tb_wr_breg~I\, tb_wr_breg, processador, 1
instance = comp, \tb_alu_out_buf[0]~I\, tb_alu_out_buf[0], processador, 1
instance = comp, \tb_alu_out_buf[1]~I\, tb_alu_out_buf[1], processador, 1
instance = comp, \tb_alu_out_buf[2]~I\, tb_alu_out_buf[2], processador, 1
instance = comp, \tb_alu_out_buf[3]~I\, tb_alu_out_buf[3], processador, 1
instance = comp, \tb_alu_out_buf[4]~I\, tb_alu_out_buf[4], processador, 1
instance = comp, \tb_alu_out_buf[5]~I\, tb_alu_out_buf[5], processador, 1
instance = comp, \tb_alu_out_buf[6]~I\, tb_alu_out_buf[6], processador, 1
instance = comp, \tb_alu_out_buf[7]~I\, tb_alu_out_buf[7], processador, 1
instance = comp, \tb_alu_out_buf[8]~I\, tb_alu_out_buf[8], processador, 1
instance = comp, \tb_alu_out_buf[9]~I\, tb_alu_out_buf[9], processador, 1
instance = comp, \tb_alu_out_buf[10]~I\, tb_alu_out_buf[10], processador, 1
instance = comp, \tb_alu_out_buf[11]~I\, tb_alu_out_buf[11], processador, 1
instance = comp, \tb_alu_out_buf[12]~I\, tb_alu_out_buf[12], processador, 1
instance = comp, \tb_alu_out_buf[13]~I\, tb_alu_out_buf[13], processador, 1
instance = comp, \tb_alu_out_buf[14]~I\, tb_alu_out_buf[14], processador, 1
instance = comp, \tb_alu_out_buf[15]~I\, tb_alu_out_buf[15], processador, 1
instance = comp, \tb_alu_out_buf[16]~I\, tb_alu_out_buf[16], processador, 1
instance = comp, \tb_alu_out_buf[17]~I\, tb_alu_out_buf[17], processador, 1
instance = comp, \tb_alu_out_buf[18]~I\, tb_alu_out_buf[18], processador, 1
instance = comp, \tb_alu_out_buf[19]~I\, tb_alu_out_buf[19], processador, 1
instance = comp, \tb_alu_out_buf[20]~I\, tb_alu_out_buf[20], processador, 1
instance = comp, \tb_alu_out_buf[21]~I\, tb_alu_out_buf[21], processador, 1
instance = comp, \tb_alu_out_buf[22]~I\, tb_alu_out_buf[22], processador, 1
instance = comp, \tb_alu_out_buf[23]~I\, tb_alu_out_buf[23], processador, 1
instance = comp, \tb_alu_out_buf[24]~I\, tb_alu_out_buf[24], processador, 1
instance = comp, \tb_alu_out_buf[25]~I\, tb_alu_out_buf[25], processador, 1
instance = comp, \tb_alu_out_buf[26]~I\, tb_alu_out_buf[26], processador, 1
instance = comp, \tb_alu_out_buf[27]~I\, tb_alu_out_buf[27], processador, 1
instance = comp, \tb_alu_out_buf[28]~I\, tb_alu_out_buf[28], processador, 1
instance = comp, \tb_alu_out_buf[29]~I\, tb_alu_out_buf[29], processador, 1
instance = comp, \tb_alu_out_buf[30]~I\, tb_alu_out_buf[30], processador, 1
instance = comp, \tb_alu_out_buf[31]~I\, tb_alu_out_buf[31], processador, 1
instance = comp, \tb_mem_para_reg_out[0]~I\, tb_mem_para_reg_out[0], processador, 1
instance = comp, \tb_mem_para_reg_out[1]~I\, tb_mem_para_reg_out[1], processador, 1
instance = comp, \tb_mem_para_reg_out[2]~I\, tb_mem_para_reg_out[2], processador, 1
instance = comp, \tb_mem_para_reg_out[3]~I\, tb_mem_para_reg_out[3], processador, 1
instance = comp, \tb_mem_para_reg_out[4]~I\, tb_mem_para_reg_out[4], processador, 1
instance = comp, \tb_mem_para_reg_out[5]~I\, tb_mem_para_reg_out[5], processador, 1
instance = comp, \tb_mem_para_reg_out[6]~I\, tb_mem_para_reg_out[6], processador, 1
instance = comp, \tb_mem_para_reg_out[7]~I\, tb_mem_para_reg_out[7], processador, 1
instance = comp, \tb_mem_para_reg_out[8]~I\, tb_mem_para_reg_out[8], processador, 1
instance = comp, \tb_mem_para_reg_out[9]~I\, tb_mem_para_reg_out[9], processador, 1
instance = comp, \tb_mem_para_reg_out[10]~I\, tb_mem_para_reg_out[10], processador, 1
instance = comp, \tb_mem_para_reg_out[11]~I\, tb_mem_para_reg_out[11], processador, 1
instance = comp, \tb_mem_para_reg_out[12]~I\, tb_mem_para_reg_out[12], processador, 1
instance = comp, \tb_mem_para_reg_out[13]~I\, tb_mem_para_reg_out[13], processador, 1
instance = comp, \tb_mem_para_reg_out[14]~I\, tb_mem_para_reg_out[14], processador, 1
instance = comp, \tb_mem_para_reg_out[15]~I\, tb_mem_para_reg_out[15], processador, 1
instance = comp, \tb_mem_para_reg_out[16]~I\, tb_mem_para_reg_out[16], processador, 1
instance = comp, \tb_mem_para_reg_out[17]~I\, tb_mem_para_reg_out[17], processador, 1
instance = comp, \tb_mem_para_reg_out[18]~I\, tb_mem_para_reg_out[18], processador, 1
instance = comp, \tb_mem_para_reg_out[19]~I\, tb_mem_para_reg_out[19], processador, 1
instance = comp, \tb_mem_para_reg_out[20]~I\, tb_mem_para_reg_out[20], processador, 1
instance = comp, \tb_mem_para_reg_out[21]~I\, tb_mem_para_reg_out[21], processador, 1
instance = comp, \tb_mem_para_reg_out[22]~I\, tb_mem_para_reg_out[22], processador, 1
instance = comp, \tb_mem_para_reg_out[23]~I\, tb_mem_para_reg_out[23], processador, 1
instance = comp, \tb_mem_para_reg_out[24]~I\, tb_mem_para_reg_out[24], processador, 1
instance = comp, \tb_mem_para_reg_out[25]~I\, tb_mem_para_reg_out[25], processador, 1
instance = comp, \tb_mem_para_reg_out[26]~I\, tb_mem_para_reg_out[26], processador, 1
instance = comp, \tb_mem_para_reg_out[27]~I\, tb_mem_para_reg_out[27], processador, 1
instance = comp, \tb_mem_para_reg_out[28]~I\, tb_mem_para_reg_out[28], processador, 1
instance = comp, \tb_mem_para_reg_out[29]~I\, tb_mem_para_reg_out[29], processador, 1
instance = comp, \tb_mem_para_reg_out[30]~I\, tb_mem_para_reg_out[30], processador, 1
instance = comp, \tb_mem_para_reg_out[31]~I\, tb_mem_para_reg_out[31], processador, 1
instance = comp, \tb_imm_signalextend_out[0]~I\, tb_imm_signalextend_out[0], processador, 1
instance = comp, \tb_imm_signalextend_out[1]~I\, tb_imm_signalextend_out[1], processador, 1
instance = comp, \tb_imm_signalextend_out[2]~I\, tb_imm_signalextend_out[2], processador, 1
instance = comp, \tb_imm_signalextend_out[3]~I\, tb_imm_signalextend_out[3], processador, 1
instance = comp, \tb_imm_signalextend_out[4]~I\, tb_imm_signalextend_out[4], processador, 1
instance = comp, \tb_imm_signalextend_out[5]~I\, tb_imm_signalextend_out[5], processador, 1
instance = comp, \tb_imm_signalextend_out[6]~I\, tb_imm_signalextend_out[6], processador, 1
instance = comp, \tb_imm_signalextend_out[7]~I\, tb_imm_signalextend_out[7], processador, 1
instance = comp, \tb_imm_signalextend_out[8]~I\, tb_imm_signalextend_out[8], processador, 1
instance = comp, \tb_imm_signalextend_out[9]~I\, tb_imm_signalextend_out[9], processador, 1
instance = comp, \tb_imm_signalextend_out[10]~I\, tb_imm_signalextend_out[10], processador, 1
instance = comp, \tb_imm_signalextend_out[11]~I\, tb_imm_signalextend_out[11], processador, 1
instance = comp, \tb_imm_signalextend_out[12]~I\, tb_imm_signalextend_out[12], processador, 1
instance = comp, \tb_imm_signalextend_out[13]~I\, tb_imm_signalextend_out[13], processador, 1
instance = comp, \tb_imm_signalextend_out[14]~I\, tb_imm_signalextend_out[14], processador, 1
instance = comp, \tb_imm_signalextend_out[15]~I\, tb_imm_signalextend_out[15], processador, 1
instance = comp, \tb_imm_signalextend_out[16]~I\, tb_imm_signalextend_out[16], processador, 1
instance = comp, \tb_imm_signalextend_out[17]~I\, tb_imm_signalextend_out[17], processador, 1
instance = comp, \tb_imm_signalextend_out[18]~I\, tb_imm_signalextend_out[18], processador, 1
instance = comp, \tb_imm_signalextend_out[19]~I\, tb_imm_signalextend_out[19], processador, 1
instance = comp, \tb_imm_signalextend_out[20]~I\, tb_imm_signalextend_out[20], processador, 1
instance = comp, \tb_imm_signalextend_out[21]~I\, tb_imm_signalextend_out[21], processador, 1
instance = comp, \tb_imm_signalextend_out[22]~I\, tb_imm_signalextend_out[22], processador, 1
instance = comp, \tb_imm_signalextend_out[23]~I\, tb_imm_signalextend_out[23], processador, 1
instance = comp, \tb_imm_signalextend_out[24]~I\, tb_imm_signalextend_out[24], processador, 1
instance = comp, \tb_imm_signalextend_out[25]~I\, tb_imm_signalextend_out[25], processador, 1
instance = comp, \tb_imm_signalextend_out[26]~I\, tb_imm_signalextend_out[26], processador, 1
instance = comp, \tb_imm_signalextend_out[27]~I\, tb_imm_signalextend_out[27], processador, 1
instance = comp, \tb_imm_signalextend_out[28]~I\, tb_imm_signalextend_out[28], processador, 1
instance = comp, \tb_imm_signalextend_out[29]~I\, tb_imm_signalextend_out[29], processador, 1
instance = comp, \tb_imm_signalextend_out[30]~I\, tb_imm_signalextend_out[30], processador, 1
instance = comp, \tb_imm_signalextend_out[31]~I\, tb_imm_signalextend_out[31], processador, 1
instance = comp, \tb_decode_inst_mem[0]~I\, tb_decode_inst_mem[0], processador, 1
instance = comp, \tb_decode_inst_mem[1]~I\, tb_decode_inst_mem[1], processador, 1
instance = comp, \tb_decode_inst_mem[2]~I\, tb_decode_inst_mem[2], processador, 1
instance = comp, \tb_decode_inst_mem[3]~I\, tb_decode_inst_mem[3], processador, 1
instance = comp, \tb_decode_inst_mem[4]~I\, tb_decode_inst_mem[4], processador, 1
instance = comp, \tb_decode_inst_mem[5]~I\, tb_decode_inst_mem[5], processador, 1
instance = comp, \tb_decode_inst_mem[6]~I\, tb_decode_inst_mem[6], processador, 1
instance = comp, \tb_decode_inst_mem[7]~I\, tb_decode_inst_mem[7], processador, 1
instance = comp, \tb_decode_inst_mem[8]~I\, tb_decode_inst_mem[8], processador, 1
instance = comp, \tb_decode_inst_mem[9]~I\, tb_decode_inst_mem[9], processador, 1
instance = comp, \tb_decode_inst_mem[10]~I\, tb_decode_inst_mem[10], processador, 1
instance = comp, \tb_decode_inst_mem[11]~I\, tb_decode_inst_mem[11], processador, 1
instance = comp, \tb_decode_inst_mem[12]~I\, tb_decode_inst_mem[12], processador, 1
instance = comp, \tb_decode_inst_mem[13]~I\, tb_decode_inst_mem[13], processador, 1
instance = comp, \tb_decode_inst_mem[14]~I\, tb_decode_inst_mem[14], processador, 1
instance = comp, \tb_decode_inst_mem[15]~I\, tb_decode_inst_mem[15], processador, 1
instance = comp, \tb_decode_inst_mem[16]~I\, tb_decode_inst_mem[16], processador, 1
instance = comp, \tb_decode_inst_mem[17]~I\, tb_decode_inst_mem[17], processador, 1
instance = comp, \tb_decode_inst_mem[18]~I\, tb_decode_inst_mem[18], processador, 1
instance = comp, \tb_decode_inst_mem[19]~I\, tb_decode_inst_mem[19], processador, 1
instance = comp, \tb_decode_inst_mem[20]~I\, tb_decode_inst_mem[20], processador, 1
instance = comp, \tb_decode_inst_mem[21]~I\, tb_decode_inst_mem[21], processador, 1
instance = comp, \tb_decode_inst_mem[22]~I\, tb_decode_inst_mem[22], processador, 1
instance = comp, \tb_decode_inst_mem[23]~I\, tb_decode_inst_mem[23], processador, 1
instance = comp, \tb_decode_inst_mem[24]~I\, tb_decode_inst_mem[24], processador, 1
instance = comp, \tb_decode_inst_mem[25]~I\, tb_decode_inst_mem[25], processador, 1
instance = comp, \tb_decode_inst_mem[26]~I\, tb_decode_inst_mem[26], processador, 1
instance = comp, \tb_decode_inst_mem[27]~I\, tb_decode_inst_mem[27], processador, 1
instance = comp, \tb_decode_inst_mem[28]~I\, tb_decode_inst_mem[28], processador, 1
instance = comp, \tb_decode_inst_mem[29]~I\, tb_decode_inst_mem[29], processador, 1
instance = comp, \tb_decode_inst_mem[30]~I\, tb_decode_inst_mem[30], processador, 1
instance = comp, \tb_decode_inst_mem[31]~I\, tb_decode_inst_mem[31], processador, 1
instance = comp, \tb_wr_ir~I\, tb_wr_ir, processador, 1
instance = comp, \tb_s_aluAin~I\, tb_s_aluAin, processador, 1
instance = comp, \tb_s_datareg[0]~I\, tb_s_datareg[0], processador, 1
instance = comp, \tb_s_datareg[1]~I\, tb_s_datareg[1], processador, 1
instance = comp, \tb_s_aluBin[0]~I\, tb_s_aluBin[0], processador, 1
instance = comp, \tb_s_aluBin[1]~I\, tb_s_aluBin[1], processador, 1
instance = comp, \tb_alu_a_in[0]~I\, tb_alu_a_in[0], processador, 1
instance = comp, \tb_alu_a_in[1]~I\, tb_alu_a_in[1], processador, 1
instance = comp, \tb_alu_a_in[2]~I\, tb_alu_a_in[2], processador, 1
instance = comp, \tb_alu_a_in[3]~I\, tb_alu_a_in[3], processador, 1
instance = comp, \tb_alu_a_in[4]~I\, tb_alu_a_in[4], processador, 1
instance = comp, \tb_alu_a_in[5]~I\, tb_alu_a_in[5], processador, 1
instance = comp, \tb_alu_a_in[6]~I\, tb_alu_a_in[6], processador, 1
instance = comp, \tb_alu_a_in[7]~I\, tb_alu_a_in[7], processador, 1
instance = comp, \tb_alu_a_in[8]~I\, tb_alu_a_in[8], processador, 1
instance = comp, \tb_alu_a_in[9]~I\, tb_alu_a_in[9], processador, 1
instance = comp, \tb_alu_a_in[10]~I\, tb_alu_a_in[10], processador, 1
instance = comp, \tb_alu_a_in[11]~I\, tb_alu_a_in[11], processador, 1
instance = comp, \tb_alu_a_in[12]~I\, tb_alu_a_in[12], processador, 1
instance = comp, \tb_alu_a_in[13]~I\, tb_alu_a_in[13], processador, 1
instance = comp, \tb_alu_a_in[14]~I\, tb_alu_a_in[14], processador, 1
instance = comp, \tb_alu_a_in[15]~I\, tb_alu_a_in[15], processador, 1
instance = comp, \tb_alu_a_in[16]~I\, tb_alu_a_in[16], processador, 1
instance = comp, \tb_alu_a_in[17]~I\, tb_alu_a_in[17], processador, 1
instance = comp, \tb_alu_a_in[18]~I\, tb_alu_a_in[18], processador, 1
instance = comp, \tb_alu_a_in[19]~I\, tb_alu_a_in[19], processador, 1
instance = comp, \tb_alu_a_in[20]~I\, tb_alu_a_in[20], processador, 1
instance = comp, \tb_alu_a_in[21]~I\, tb_alu_a_in[21], processador, 1
instance = comp, \tb_alu_a_in[22]~I\, tb_alu_a_in[22], processador, 1
instance = comp, \tb_alu_a_in[23]~I\, tb_alu_a_in[23], processador, 1
instance = comp, \tb_alu_a_in[24]~I\, tb_alu_a_in[24], processador, 1
instance = comp, \tb_alu_a_in[25]~I\, tb_alu_a_in[25], processador, 1
instance = comp, \tb_alu_a_in[26]~I\, tb_alu_a_in[26], processador, 1
instance = comp, \tb_alu_a_in[27]~I\, tb_alu_a_in[27], processador, 1
instance = comp, \tb_alu_a_in[28]~I\, tb_alu_a_in[28], processador, 1
instance = comp, \tb_alu_a_in[29]~I\, tb_alu_a_in[29], processador, 1
instance = comp, \tb_alu_a_in[30]~I\, tb_alu_a_in[30], processador, 1
instance = comp, \tb_alu_a_in[31]~I\, tb_alu_a_in[31], processador, 1
instance = comp, \tb_alu_b_in[0]~I\, tb_alu_b_in[0], processador, 1
instance = comp, \tb_alu_b_in[1]~I\, tb_alu_b_in[1], processador, 1
instance = comp, \tb_alu_b_in[2]~I\, tb_alu_b_in[2], processador, 1
instance = comp, \tb_alu_b_in[3]~I\, tb_alu_b_in[3], processador, 1
instance = comp, \tb_alu_b_in[4]~I\, tb_alu_b_in[4], processador, 1
instance = comp, \tb_alu_b_in[5]~I\, tb_alu_b_in[5], processador, 1
instance = comp, \tb_alu_b_in[6]~I\, tb_alu_b_in[6], processador, 1
instance = comp, \tb_alu_b_in[7]~I\, tb_alu_b_in[7], processador, 1
instance = comp, \tb_alu_b_in[8]~I\, tb_alu_b_in[8], processador, 1
instance = comp, \tb_alu_b_in[9]~I\, tb_alu_b_in[9], processador, 1
instance = comp, \tb_alu_b_in[10]~I\, tb_alu_b_in[10], processador, 1
instance = comp, \tb_alu_b_in[11]~I\, tb_alu_b_in[11], processador, 1
instance = comp, \tb_alu_b_in[12]~I\, tb_alu_b_in[12], processador, 1
instance = comp, \tb_alu_b_in[13]~I\, tb_alu_b_in[13], processador, 1
instance = comp, \tb_alu_b_in[14]~I\, tb_alu_b_in[14], processador, 1
instance = comp, \tb_alu_b_in[15]~I\, tb_alu_b_in[15], processador, 1
instance = comp, \tb_alu_b_in[16]~I\, tb_alu_b_in[16], processador, 1
instance = comp, \tb_alu_b_in[17]~I\, tb_alu_b_in[17], processador, 1
instance = comp, \tb_alu_b_in[18]~I\, tb_alu_b_in[18], processador, 1
instance = comp, \tb_alu_b_in[19]~I\, tb_alu_b_in[19], processador, 1
instance = comp, \tb_alu_b_in[20]~I\, tb_alu_b_in[20], processador, 1
instance = comp, \tb_alu_b_in[21]~I\, tb_alu_b_in[21], processador, 1
instance = comp, \tb_alu_b_in[22]~I\, tb_alu_b_in[22], processador, 1
instance = comp, \tb_alu_b_in[23]~I\, tb_alu_b_in[23], processador, 1
instance = comp, \tb_alu_b_in[24]~I\, tb_alu_b_in[24], processador, 1
instance = comp, \tb_alu_b_in[25]~I\, tb_alu_b_in[25], processador, 1
instance = comp, \tb_alu_b_in[26]~I\, tb_alu_b_in[26], processador, 1
instance = comp, \tb_alu_b_in[27]~I\, tb_alu_b_in[27], processador, 1
instance = comp, \tb_alu_b_in[28]~I\, tb_alu_b_in[28], processador, 1
instance = comp, \tb_alu_b_in[29]~I\, tb_alu_b_in[29], processador, 1
instance = comp, \tb_alu_b_in[30]~I\, tb_alu_b_in[30], processador, 1
instance = comp, \tb_alu_b_in[31]~I\, tb_alu_b_in[31], processador, 1
instance = comp, \tb_breg_out_b_aux[0]~I\, tb_breg_out_b_aux[0], processador, 1
instance = comp, \tb_breg_out_b_aux[1]~I\, tb_breg_out_b_aux[1], processador, 1
instance = comp, \tb_breg_out_b_aux[2]~I\, tb_breg_out_b_aux[2], processador, 1
instance = comp, \tb_breg_out_b_aux[3]~I\, tb_breg_out_b_aux[3], processador, 1
instance = comp, \tb_breg_out_b_aux[4]~I\, tb_breg_out_b_aux[4], processador, 1
instance = comp, \tb_breg_out_b_aux[5]~I\, tb_breg_out_b_aux[5], processador, 1
instance = comp, \tb_breg_out_b_aux[6]~I\, tb_breg_out_b_aux[6], processador, 1
instance = comp, \tb_breg_out_b_aux[7]~I\, tb_breg_out_b_aux[7], processador, 1
instance = comp, \tb_breg_out_b_aux[8]~I\, tb_breg_out_b_aux[8], processador, 1
instance = comp, \tb_breg_out_b_aux[9]~I\, tb_breg_out_b_aux[9], processador, 1
instance = comp, \tb_breg_out_b_aux[10]~I\, tb_breg_out_b_aux[10], processador, 1
instance = comp, \tb_breg_out_b_aux[11]~I\, tb_breg_out_b_aux[11], processador, 1
instance = comp, \tb_breg_out_b_aux[12]~I\, tb_breg_out_b_aux[12], processador, 1
instance = comp, \tb_breg_out_b_aux[13]~I\, tb_breg_out_b_aux[13], processador, 1
instance = comp, \tb_breg_out_b_aux[14]~I\, tb_breg_out_b_aux[14], processador, 1
instance = comp, \tb_breg_out_b_aux[15]~I\, tb_breg_out_b_aux[15], processador, 1
instance = comp, \tb_breg_out_b_aux[16]~I\, tb_breg_out_b_aux[16], processador, 1
instance = comp, \tb_breg_out_b_aux[17]~I\, tb_breg_out_b_aux[17], processador, 1
instance = comp, \tb_breg_out_b_aux[18]~I\, tb_breg_out_b_aux[18], processador, 1
instance = comp, \tb_breg_out_b_aux[19]~I\, tb_breg_out_b_aux[19], processador, 1
instance = comp, \tb_breg_out_b_aux[20]~I\, tb_breg_out_b_aux[20], processador, 1
instance = comp, \tb_breg_out_b_aux[21]~I\, tb_breg_out_b_aux[21], processador, 1
instance = comp, \tb_breg_out_b_aux[22]~I\, tb_breg_out_b_aux[22], processador, 1
instance = comp, \tb_breg_out_b_aux[23]~I\, tb_breg_out_b_aux[23], processador, 1
instance = comp, \tb_breg_out_b_aux[24]~I\, tb_breg_out_b_aux[24], processador, 1
instance = comp, \tb_breg_out_b_aux[25]~I\, tb_breg_out_b_aux[25], processador, 1
instance = comp, \tb_breg_out_b_aux[26]~I\, tb_breg_out_b_aux[26], processador, 1
instance = comp, \tb_breg_out_b_aux[27]~I\, tb_breg_out_b_aux[27], processador, 1
instance = comp, \tb_breg_out_b_aux[28]~I\, tb_breg_out_b_aux[28], processador, 1
instance = comp, \tb_breg_out_b_aux[29]~I\, tb_breg_out_b_aux[29], processador, 1
instance = comp, \tb_breg_out_b_aux[30]~I\, tb_breg_out_b_aux[30], processador, 1
instance = comp, \tb_breg_out_b_aux[31]~I\, tb_breg_out_b_aux[31], processador, 1
instance = comp, \tb_imm_signalextend_shiffted_temp[0]~I\, tb_imm_signalextend_shiffted_temp[0], processador, 1
instance = comp, \tb_imm_signalextend_shiffted_temp[1]~I\, tb_imm_signalextend_shiffted_temp[1], processador, 1
instance = comp, \tb_imm_signalextend_shiffted_temp[2]~I\, tb_imm_signalextend_shiffted_temp[2], processador, 1
instance = comp, \tb_imm_signalextend_shiffted_temp[3]~I\, tb_imm_signalextend_shiffted_temp[3], processador, 1
instance = comp, \tb_imm_signalextend_shiffted_temp[4]~I\, tb_imm_signalextend_shiffted_temp[4], processador, 1
instance = comp, \tb_imm_signalextend_shiffted_temp[5]~I\, tb_imm_signalextend_shiffted_temp[5], processador, 1
instance = comp, \tb_imm_signalextend_shiffted_temp[6]~I\, tb_imm_signalextend_shiffted_temp[6], processador, 1
instance = comp, \tb_imm_signalextend_shiffted_temp[7]~I\, tb_imm_signalextend_shiffted_temp[7], processador, 1
instance = comp, \tb_imm_signalextend_shiffted_temp[8]~I\, tb_imm_signalextend_shiffted_temp[8], processador, 1
instance = comp, \tb_imm_signalextend_shiffted_temp[9]~I\, tb_imm_signalextend_shiffted_temp[9], processador, 1
instance = comp, \tb_imm_signalextend_shiffted_temp[10]~I\, tb_imm_signalextend_shiffted_temp[10], processador, 1
instance = comp, \tb_imm_signalextend_shiffted_temp[11]~I\, tb_imm_signalextend_shiffted_temp[11], processador, 1
instance = comp, \tb_imm_signalextend_shiffted_temp[12]~I\, tb_imm_signalextend_shiffted_temp[12], processador, 1
instance = comp, \tb_imm_signalextend_shiffted_temp[13]~I\, tb_imm_signalextend_shiffted_temp[13], processador, 1
instance = comp, \tb_imm_signalextend_shiffted_temp[14]~I\, tb_imm_signalextend_shiffted_temp[14], processador, 1
instance = comp, \tb_imm_signalextend_shiffted_temp[15]~I\, tb_imm_signalextend_shiffted_temp[15], processador, 1
instance = comp, \tb_imm_signalextend_shiffted_temp[16]~I\, tb_imm_signalextend_shiffted_temp[16], processador, 1
instance = comp, \tb_imm_signalextend_shiffted_temp[17]~I\, tb_imm_signalextend_shiffted_temp[17], processador, 1
instance = comp, \tb_imm_signalextend_shiffted_temp[18]~I\, tb_imm_signalextend_shiffted_temp[18], processador, 1
instance = comp, \tb_imm_signalextend_shiffted_temp[19]~I\, tb_imm_signalextend_shiffted_temp[19], processador, 1
instance = comp, \tb_imm_signalextend_shiffted_temp[20]~I\, tb_imm_signalextend_shiffted_temp[20], processador, 1
instance = comp, \tb_imm_signalextend_shiffted_temp[21]~I\, tb_imm_signalextend_shiffted_temp[21], processador, 1
instance = comp, \tb_imm_signalextend_shiffted_temp[22]~I\, tb_imm_signalextend_shiffted_temp[22], processador, 1
instance = comp, \tb_imm_signalextend_shiffted_temp[23]~I\, tb_imm_signalextend_shiffted_temp[23], processador, 1
instance = comp, \tb_imm_signalextend_shiffted_temp[24]~I\, tb_imm_signalextend_shiffted_temp[24], processador, 1
instance = comp, \tb_imm_signalextend_shiffted_temp[25]~I\, tb_imm_signalextend_shiffted_temp[25], processador, 1
instance = comp, \tb_imm_signalextend_shiffted_temp[26]~I\, tb_imm_signalextend_shiffted_temp[26], processador, 1
instance = comp, \tb_imm_signalextend_shiffted_temp[27]~I\, tb_imm_signalextend_shiffted_temp[27], processador, 1
instance = comp, \tb_imm_signalextend_shiffted_temp[28]~I\, tb_imm_signalextend_shiffted_temp[28], processador, 1
instance = comp, \tb_imm_signalextend_shiffted_temp[29]~I\, tb_imm_signalextend_shiffted_temp[29], processador, 1
instance = comp, \tb_imm_signalextend_shiffted_temp[30]~I\, tb_imm_signalextend_shiffted_temp[30], processador, 1
instance = comp, \tb_imm_signalextend_shiffted_temp[31]~I\, tb_imm_signalextend_shiffted_temp[31], processador, 1
instance = comp, \tb_alu_ctrl_out[0]~I\, tb_alu_ctrl_out[0], processador, 1
instance = comp, \tb_alu_ctrl_out[1]~I\, tb_alu_ctrl_out[1], processador, 1
instance = comp, \tb_alu_ctrl_out[2]~I\, tb_alu_ctrl_out[2], processador, 1
instance = comp, \tb_alu_ctrl_out[3]~I\, tb_alu_ctrl_out[3], processador, 1
instance = comp, \tb_op_alu[0]~I\, tb_op_alu[0], processador, 1
instance = comp, \tb_op_alu[1]~I\, tb_op_alu[1], processador, 1
instance = comp, \tb_op_alu[2]~I\, tb_op_alu[2], processador, 1
instance = comp, \tb_opcode[0]~I\, tb_opcode[0], processador, 1
instance = comp, \tb_opcode[1]~I\, tb_opcode[1], processador, 1
instance = comp, \tb_opcode[2]~I\, tb_opcode[2], processador, 1
instance = comp, \tb_opcode[3]~I\, tb_opcode[3], processador, 1
instance = comp, \tb_opcode[4]~I\, tb_opcode[4], processador, 1
instance = comp, \tb_opcode[5]~I\, tb_opcode[5], processador, 1
instance = comp, \tb_s_Pcin[0]~I\, tb_s_Pcin[0], processador, 1
instance = comp, \tb_s_Pcin[1]~I\, tb_s_Pcin[1], processador, 1
instance = comp, \tb_bgez_out[0]~I\, tb_bgez_out[0], processador, 1
instance = comp, \tb_bgez_out[1]~I\, tb_bgez_out[1], processador, 1
instance = comp, \tb_bgez_out[2]~I\, tb_bgez_out[2], processador, 1
instance = comp, \tb_bgez_out[3]~I\, tb_bgez_out[3], processador, 1
instance = comp, \tb_bgez_out[4]~I\, tb_bgez_out[4], processador, 1
instance = comp, \tb_bgez_out[5]~I\, tb_bgez_out[5], processador, 1
instance = comp, \tb_bgez_out[6]~I\, tb_bgez_out[6], processador, 1
instance = comp, \tb_bgez_out[7]~I\, tb_bgez_out[7], processador, 1
instance = comp, \tb_bgez_out[8]~I\, tb_bgez_out[8], processador, 1
instance = comp, \tb_bgez_out[9]~I\, tb_bgez_out[9], processador, 1
instance = comp, \tb_bgez_out[10]~I\, tb_bgez_out[10], processador, 1
instance = comp, \tb_bgez_out[11]~I\, tb_bgez_out[11], processador, 1
instance = comp, \tb_bgez_out[12]~I\, tb_bgez_out[12], processador, 1
instance = comp, \tb_bgez_out[13]~I\, tb_bgez_out[13], processador, 1
instance = comp, \tb_bgez_out[14]~I\, tb_bgez_out[14], processador, 1
instance = comp, \tb_bgez_out[15]~I\, tb_bgez_out[15], processador, 1
instance = comp, \tb_bgez_out[16]~I\, tb_bgez_out[16], processador, 1
instance = comp, \tb_bgez_out[17]~I\, tb_bgez_out[17], processador, 1
instance = comp, \tb_bgez_out[18]~I\, tb_bgez_out[18], processador, 1
instance = comp, \tb_bgez_out[19]~I\, tb_bgez_out[19], processador, 1
instance = comp, \tb_bgez_out[20]~I\, tb_bgez_out[20], processador, 1
instance = comp, \tb_bgez_out[21]~I\, tb_bgez_out[21], processador, 1
instance = comp, \tb_bgez_out[22]~I\, tb_bgez_out[22], processador, 1
instance = comp, \tb_bgez_out[23]~I\, tb_bgez_out[23], processador, 1
instance = comp, \tb_bgez_out[24]~I\, tb_bgez_out[24], processador, 1
instance = comp, \tb_bgez_out[25]~I\, tb_bgez_out[25], processador, 1
instance = comp, \tb_bgez_out[26]~I\, tb_bgez_out[26], processador, 1
instance = comp, \tb_bgez_out[27]~I\, tb_bgez_out[27], processador, 1
instance = comp, \tb_bgez_out[28]~I\, tb_bgez_out[28], processador, 1
instance = comp, \tb_bgez_out[29]~I\, tb_bgez_out[29], processador, 1
instance = comp, \tb_bgez_out[30]~I\, tb_bgez_out[30], processador, 1
instance = comp, \tb_bgez_out[31]~I\, tb_bgez_out[31], processador, 1
instance = comp, \tb_bltz_temp[0]~I\, tb_bltz_temp[0], processador, 1
instance = comp, \tb_bltz_temp[1]~I\, tb_bltz_temp[1], processador, 1
instance = comp, \tb_bltz_temp[2]~I\, tb_bltz_temp[2], processador, 1
instance = comp, \tb_bltz_temp[3]~I\, tb_bltz_temp[3], processador, 1
instance = comp, \tb_bltz_temp[4]~I\, tb_bltz_temp[4], processador, 1
instance = comp, \tb_bltz_temp[5]~I\, tb_bltz_temp[5], processador, 1
instance = comp, \tb_bltz_temp[6]~I\, tb_bltz_temp[6], processador, 1
instance = comp, \tb_bltz_temp[7]~I\, tb_bltz_temp[7], processador, 1
instance = comp, \tb_bltz_temp[8]~I\, tb_bltz_temp[8], processador, 1
instance = comp, \tb_bltz_temp[9]~I\, tb_bltz_temp[9], processador, 1
instance = comp, \tb_bltz_temp[10]~I\, tb_bltz_temp[10], processador, 1
instance = comp, \tb_bltz_temp[11]~I\, tb_bltz_temp[11], processador, 1
instance = comp, \tb_bltz_temp[12]~I\, tb_bltz_temp[12], processador, 1
instance = comp, \tb_bltz_temp[13]~I\, tb_bltz_temp[13], processador, 1
instance = comp, \tb_bltz_temp[14]~I\, tb_bltz_temp[14], processador, 1
instance = comp, \tb_bltz_temp[15]~I\, tb_bltz_temp[15], processador, 1
instance = comp, \tb_bltz_temp[16]~I\, tb_bltz_temp[16], processador, 1
instance = comp, \tb_bltz_temp[17]~I\, tb_bltz_temp[17], processador, 1
instance = comp, \tb_bltz_temp[18]~I\, tb_bltz_temp[18], processador, 1
instance = comp, \tb_bltz_temp[19]~I\, tb_bltz_temp[19], processador, 1
instance = comp, \tb_bltz_temp[20]~I\, tb_bltz_temp[20], processador, 1
instance = comp, \tb_bltz_temp[21]~I\, tb_bltz_temp[21], processador, 1
instance = comp, \tb_bltz_temp[22]~I\, tb_bltz_temp[22], processador, 1
instance = comp, \tb_bltz_temp[23]~I\, tb_bltz_temp[23], processador, 1
instance = comp, \tb_bltz_temp[24]~I\, tb_bltz_temp[24], processador, 1
instance = comp, \tb_bltz_temp[25]~I\, tb_bltz_temp[25], processador, 1
instance = comp, \tb_bltz_temp[26]~I\, tb_bltz_temp[26], processador, 1
instance = comp, \tb_bltz_temp[27]~I\, tb_bltz_temp[27], processador, 1
instance = comp, \tb_bltz_temp[28]~I\, tb_bltz_temp[28], processador, 1
instance = comp, \tb_bltz_temp[29]~I\, tb_bltz_temp[29], processador, 1
instance = comp, \tb_bltz_temp[30]~I\, tb_bltz_temp[30], processador, 1
instance = comp, \tb_bltz_temp[31]~I\, tb_bltz_temp[31], processador, 1
instance = comp, \tb_funct[0]~I\, tb_funct[0], processador, 1
instance = comp, \tb_funct[1]~I\, tb_funct[1], processador, 1
instance = comp, \tb_funct[2]~I\, tb_funct[2], processador, 1
instance = comp, \tb_funct[3]~I\, tb_funct[3], processador, 1
instance = comp, \tb_funct[4]~I\, tb_funct[4], processador, 1
instance = comp, \tb_funct[5]~I\, tb_funct[5], processador, 1
instance = comp, \tb_shamt[0]~I\, tb_shamt[0], processador, 1
instance = comp, \tb_shamt[1]~I\, tb_shamt[1], processador, 1
instance = comp, \tb_shamt[2]~I\, tb_shamt[2], processador, 1
instance = comp, \tb_shamt[3]~I\, tb_shamt[3], processador, 1
instance = comp, \tb_shamt[4]~I\, tb_shamt[4], processador, 1
instance = comp, \tb_logical_sel~I\, tb_logical_sel, processador, 1
instance = comp, \tb_s_is_bgez~I\, tb_s_is_bgez, processador, 1
