Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Feb 19 14:35:08 2021
| Host         : tekPC running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file hdmi_trans_top_timing_summary_routed.rpt -pb hdmi_trans_top_timing_summary_routed.pb -rpx hdmi_trans_top_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_trans_top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 148 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     22.725        0.000                      0                  212        0.109        0.000                      0                  212        1.000        0.000                       0                   156  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk                 {0.000 10.000}       20.000          50.000          
  clk_out1_clock    {0.000 14.062}       28.125          35.556          
  clk_out2_clock    {0.000 2.813}        5.625           177.778         
  clkfbout_clock    {0.000 10.000}       20.000          50.000          
sys_clk_pin         {0.000 4.000}        20.000          50.000          
  clk_out1_clock_1  {0.000 14.063}       28.125          35.556          
  clk_out2_clock_1  {0.000 2.813}        5.625           177.778         
  clkfbout_clock_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   7.000        0.000                       0                     1  
  clk_out1_clock         22.725        0.000                      0                  212        0.181        0.000                      0                  212       13.562        0.000                       0                   142  
  clk_out2_clock                                                                                                                                                      4.033        0.000                       0                    10  
  clkfbout_clock                                                                                                                                                     18.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                           1.000        0.000                       0                     1  
  clk_out1_clock_1       22.728        0.000                      0                  212        0.181        0.000                      0                  212       13.562        0.000                       0                   142  
  clk_out2_clock_1                                                                                                                                                    4.033        0.000                       0                    10  
  clkfbout_clock_1                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clock_1  clk_out1_clock         22.725        0.000                      0                  212        0.109        0.000                      0                  212  
clk_out1_clock    clk_out1_clock_1       22.725        0.000                      0                  212        0.109        0.000                      0                  212  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  inst_clock/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  inst_clock/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  inst_clock/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  inst_clock/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  inst_clock/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  inst_clock/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock
  To Clock:  clk_out1_clock

Setup :            0  Failing Endpoints,  Worst Slack       22.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.725ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_vga_shift/y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock rise@28.125ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 1.920ns (36.065%)  route 3.404ns (63.935%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 26.713 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          1.025     2.318    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X106Y59        LUT2 (Prop_lut2_I1_O)        0.105     2.423 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.255     2.678    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.158 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.158    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.256 r  inst_vga_shift/y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.256    inst_vga_shift/y_reg[4]_i_1_n_0
    SLICE_X107Y62        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.521 r  inst_vga_shift/y_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.521    inst_vga_shift/y_reg[8]_i_1_n_6
    SLICE_X107Y62        FDRE                                         r  inst_vga_shift/y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.410    26.713    inst_vga_shift/clk_out1
    SLICE_X107Y62        FDRE                                         r  inst_vga_shift/y_reg[9]/C
                         clock pessimism             -0.454    26.259    
                         clock uncertainty           -0.072    26.187    
    SLICE_X107Y62        FDRE (Setup_fdre_C_D)        0.059    26.246    inst_vga_shift/y_reg[9]
  -------------------------------------------------------------------
                         required time                         26.246    
                         arrival time                          -3.521    
  -------------------------------------------------------------------
                         slack                                 22.725    

Slack (MET) :             22.730ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_vga_shift/y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock rise@28.125ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 1.915ns (36.005%)  route 3.404ns (63.995%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 26.713 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          1.025     2.318    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X106Y59        LUT2 (Prop_lut2_I1_O)        0.105     2.423 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.255     2.678    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.158 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.158    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.256 r  inst_vga_shift/y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.256    inst_vga_shift/y_reg[4]_i_1_n_0
    SLICE_X107Y62        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.516 r  inst_vga_shift/y_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.516    inst_vga_shift/y_reg[8]_i_1_n_4
    SLICE_X107Y62        FDRE                                         r  inst_vga_shift/y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.410    26.713    inst_vga_shift/clk_out1
    SLICE_X107Y62        FDRE                                         r  inst_vga_shift/y_reg[11]/C
                         clock pessimism             -0.454    26.259    
                         clock uncertainty           -0.072    26.187    
    SLICE_X107Y62        FDRE (Setup_fdre_C_D)        0.059    26.246    inst_vga_shift/y_reg[11]
  -------------------------------------------------------------------
                         required time                         26.246    
                         arrival time                          -3.516    
  -------------------------------------------------------------------
                         slack                                 22.730    

Slack (MET) :             22.790ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_vga_shift/y_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock rise@28.125ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 1.855ns (35.274%)  route 3.404ns (64.726%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 26.713 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          1.025     2.318    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X106Y59        LUT2 (Prop_lut2_I1_O)        0.105     2.423 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.255     2.678    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.158 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.158    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.256 r  inst_vga_shift/y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.256    inst_vga_shift/y_reg[4]_i_1_n_0
    SLICE_X107Y62        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.456 r  inst_vga_shift/y_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.456    inst_vga_shift/y_reg[8]_i_1_n_5
    SLICE_X107Y62        FDRE                                         r  inst_vga_shift/y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.410    26.713    inst_vga_shift/clk_out1
    SLICE_X107Y62        FDRE                                         r  inst_vga_shift/y_reg[10]/C
                         clock pessimism             -0.454    26.259    
                         clock uncertainty           -0.072    26.187    
    SLICE_X107Y62        FDRE (Setup_fdre_C_D)        0.059    26.246    inst_vga_shift/y_reg[10]
  -------------------------------------------------------------------
                         required time                         26.246    
                         arrival time                          -3.456    
  -------------------------------------------------------------------
                         slack                                 22.790    

Slack (MET) :             22.809ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_vga_shift/y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock rise@28.125ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 1.836ns (35.040%)  route 3.404ns (64.960%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 26.713 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          1.025     2.318    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X106Y59        LUT2 (Prop_lut2_I1_O)        0.105     2.423 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.255     2.678    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.158 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.158    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.256 r  inst_vga_shift/y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.256    inst_vga_shift/y_reg[4]_i_1_n_0
    SLICE_X107Y62        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     3.437 r  inst_vga_shift/y_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.437    inst_vga_shift/y_reg[8]_i_1_n_7
    SLICE_X107Y62        FDRE                                         r  inst_vga_shift/y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.410    26.713    inst_vga_shift/clk_out1
    SLICE_X107Y62        FDRE                                         r  inst_vga_shift/y_reg[8]/C
                         clock pessimism             -0.454    26.259    
                         clock uncertainty           -0.072    26.187    
    SLICE_X107Y62        FDRE (Setup_fdre_C_D)        0.059    26.246    inst_vga_shift/y_reg[8]
  -------------------------------------------------------------------
                         required time                         26.246    
                         arrival time                          -3.437    
  -------------------------------------------------------------------
                         slack                                 22.809    

Slack (MET) :             22.823ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_vga_shift/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock rise@28.125ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 1.822ns (34.866%)  route 3.404ns (65.134%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 26.713 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          1.025     2.318    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X106Y59        LUT2 (Prop_lut2_I1_O)        0.105     2.423 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.255     2.678    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.158 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.158    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.423 r  inst_vga_shift/y_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.423    inst_vga_shift/y_reg[4]_i_1_n_6
    SLICE_X107Y61        FDRE                                         r  inst_vga_shift/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.410    26.713    inst_vga_shift/clk_out1
    SLICE_X107Y61        FDRE                                         r  inst_vga_shift/y_reg[5]/C
                         clock pessimism             -0.454    26.259    
                         clock uncertainty           -0.072    26.187    
    SLICE_X107Y61        FDRE (Setup_fdre_C_D)        0.059    26.246    inst_vga_shift/y_reg[5]
  -------------------------------------------------------------------
                         required time                         26.246    
                         arrival time                          -3.423    
  -------------------------------------------------------------------
                         slack                                 22.823    

Slack (MET) :             22.828ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_vga_shift/y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock rise@28.125ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 1.817ns (34.803%)  route 3.404ns (65.197%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 26.713 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          1.025     2.318    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X106Y59        LUT2 (Prop_lut2_I1_O)        0.105     2.423 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.255     2.678    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.158 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.158    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.418 r  inst_vga_shift/y_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.418    inst_vga_shift/y_reg[4]_i_1_n_4
    SLICE_X107Y61        FDRE                                         r  inst_vga_shift/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.410    26.713    inst_vga_shift/clk_out1
    SLICE_X107Y61        FDRE                                         r  inst_vga_shift/y_reg[7]/C
                         clock pessimism             -0.454    26.259    
                         clock uncertainty           -0.072    26.187    
    SLICE_X107Y61        FDRE (Setup_fdre_C_D)        0.059    26.246    inst_vga_shift/y_reg[7]
  -------------------------------------------------------------------
                         required time                         26.246    
                         arrival time                          -3.418    
  -------------------------------------------------------------------
                         slack                                 22.828    

Slack (MET) :             22.832ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_vga_shift/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock rise@28.125ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 1.920ns (36.843%)  route 3.291ns (63.157%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 26.707 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          0.788     2.081    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X110Y68        LUT2 (Prop_lut2_I1_O)        0.105     2.186 r  inst_vga_shift/x[0]_i_2/O
                         net (fo=1, routed)           0.379     2.566    inst_vga_shift/x[0]_i_2_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.046 r  inst_vga_shift/x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.046    inst_vga_shift/x_reg[0]_i_1_n_0
    SLICE_X109Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.144 r  inst_vga_shift/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.144    inst_vga_shift/x_reg[4]_i_1_n_0
    SLICE_X109Y69        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.409 r  inst_vga_shift/x_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.409    inst_vga_shift/x_reg[8]_i_1_n_6
    SLICE_X109Y69        FDRE                                         r  inst_vga_shift/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.404    26.707    inst_vga_shift/clk_out1
    SLICE_X109Y69        FDRE                                         r  inst_vga_shift/x_reg[9]/C
                         clock pessimism             -0.454    26.253    
                         clock uncertainty           -0.072    26.181    
    SLICE_X109Y69        FDRE (Setup_fdre_C_D)        0.059    26.240    inst_vga_shift/x_reg[9]
  -------------------------------------------------------------------
                         required time                         26.240    
                         arrival time                          -3.409    
  -------------------------------------------------------------------
                         slack                                 22.832    

Slack (MET) :             22.837ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_vga_shift/x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock rise@28.125ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 1.915ns (36.782%)  route 3.291ns (63.218%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 26.707 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          0.788     2.081    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X110Y68        LUT2 (Prop_lut2_I1_O)        0.105     2.186 r  inst_vga_shift/x[0]_i_2/O
                         net (fo=1, routed)           0.379     2.566    inst_vga_shift/x[0]_i_2_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.046 r  inst_vga_shift/x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.046    inst_vga_shift/x_reg[0]_i_1_n_0
    SLICE_X109Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.144 r  inst_vga_shift/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.144    inst_vga_shift/x_reg[4]_i_1_n_0
    SLICE_X109Y69        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.404 r  inst_vga_shift/x_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.404    inst_vga_shift/x_reg[8]_i_1_n_4
    SLICE_X109Y69        FDRE                                         r  inst_vga_shift/x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.404    26.707    inst_vga_shift/clk_out1
    SLICE_X109Y69        FDRE                                         r  inst_vga_shift/x_reg[11]/C
                         clock pessimism             -0.454    26.253    
                         clock uncertainty           -0.072    26.181    
    SLICE_X109Y69        FDRE (Setup_fdre_C_D)        0.059    26.240    inst_vga_shift/x_reg[11]
  -------------------------------------------------------------------
                         required time                         26.240    
                         arrival time                          -3.404    
  -------------------------------------------------------------------
                         slack                                 22.837    

Slack (MET) :             22.888ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_vga_shift/y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock rise@28.125ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 1.757ns (34.045%)  route 3.404ns (65.955%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 26.713 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          1.025     2.318    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X106Y59        LUT2 (Prop_lut2_I1_O)        0.105     2.423 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.255     2.678    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.158 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.158    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.358 r  inst_vga_shift/y_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.358    inst_vga_shift/y_reg[4]_i_1_n_5
    SLICE_X107Y61        FDRE                                         r  inst_vga_shift/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.410    26.713    inst_vga_shift/clk_out1
    SLICE_X107Y61        FDRE                                         r  inst_vga_shift/y_reg[6]/C
                         clock pessimism             -0.454    26.259    
                         clock uncertainty           -0.072    26.187    
    SLICE_X107Y61        FDRE (Setup_fdre_C_D)        0.059    26.246    inst_vga_shift/y_reg[6]
  -------------------------------------------------------------------
                         required time                         26.246    
                         arrival time                          -3.358    
  -------------------------------------------------------------------
                         slack                                 22.888    

Slack (MET) :             22.897ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_vga_shift/x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock rise@28.125ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 1.855ns (36.045%)  route 3.291ns (63.955%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 26.707 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          0.788     2.081    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X110Y68        LUT2 (Prop_lut2_I1_O)        0.105     2.186 r  inst_vga_shift/x[0]_i_2/O
                         net (fo=1, routed)           0.379     2.566    inst_vga_shift/x[0]_i_2_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.046 r  inst_vga_shift/x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.046    inst_vga_shift/x_reg[0]_i_1_n_0
    SLICE_X109Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.144 r  inst_vga_shift/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.144    inst_vga_shift/x_reg[4]_i_1_n_0
    SLICE_X109Y69        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.344 r  inst_vga_shift/x_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.344    inst_vga_shift/x_reg[8]_i_1_n_5
    SLICE_X109Y69        FDRE                                         r  inst_vga_shift/x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.404    26.707    inst_vga_shift/clk_out1
    SLICE_X109Y69        FDRE                                         r  inst_vga_shift/x_reg[10]/C
                         clock pessimism             -0.454    26.253    
                         clock uncertainty           -0.072    26.181    
    SLICE_X109Y69        FDRE (Setup_fdre_C_D)        0.059    26.240    inst_vga_shift/x_reg[10]
  -------------------------------------------------------------------
                         required time                         26.240    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                 22.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_g/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_g/n1q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.869%)  route 0.130ns (41.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.628    -0.540    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X111Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  inst_hdmi_trans/inst_encode_chn_g/n1d_reg[2]/Q
                         net (fo=7, routed)           0.130    -0.269    inst_hdmi_trans/inst_encode_chn_g/n1d[2]
    SLICE_X112Y69        LUT6 (Prop_lut6_I3_O)        0.045    -0.224 r  inst_hdmi_trans/inst_encode_chn_g/n1q_m[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    inst_hdmi_trans/inst_encode_chn_g/n1q_m[3]_i_1_n_0
    SLICE_X112Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n1q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.898    -0.310    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X112Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n1q_m_reg[3]/C
                         clock pessimism             -0.215    -0.526    
    SLICE_X112Y69        FDRE (Hold_fdre_C_D)         0.121    -0.405    inst_hdmi_trans/inst_encode_chn_g/n1q_m_reg[3]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_g/din_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_g/n0q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.499%)  route 0.107ns (36.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.628    -0.540    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X110Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/din_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y69        FDRE (Prop_fdre_C_Q)         0.141    -0.399 f  inst_hdmi_trans/inst_encode_chn_g/din_q_reg[0]/Q
                         net (fo=10, routed)          0.107    -0.292    inst_hdmi_trans/inst_encode_chn_g/q_m_2
    SLICE_X111Y69        LUT6 (Prop_lut6_I5_O)        0.045    -0.247 r  inst_hdmi_trans/inst_encode_chn_g/n0q_m[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    inst_hdmi_trans/inst_encode_chn_g/n0q_m[2]_i_1_n_0
    SLICE_X111Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n0q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.898    -0.310    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X111Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n0q_m_reg[2]/C
                         clock pessimism             -0.216    -0.527    
    SLICE_X111Y69        FDRE (Hold_fdre_C_D)         0.091    -0.436    inst_hdmi_trans/inst_encode_chn_g/n0q_m_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_r/n0q_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_r/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.209ns (69.358%)  route 0.092ns (30.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.632    -0.536    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X112Y63        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/n0q_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y63        FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  inst_hdmi_trans/inst_encode_chn_r/n0q_m_reg[3]/Q
                         net (fo=10, routed)          0.092    -0.279    inst_hdmi_trans/inst_encode_chn_r/n0q_m[3]
    SLICE_X113Y63        LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  inst_hdmi_trans/inst_encode_chn_r/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    inst_hdmi_trans/inst_encode_chn_r/cnt[3]_i_1_n_0
    SLICE_X113Y63        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_r/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.903    -0.305    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X113Y63        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_r/cnt_reg[3]/C
                         clock pessimism             -0.217    -0.523    
    SLICE_X113Y63        FDCE (Hold_fdce_C_D)         0.092    -0.431    inst_hdmi_trans/inst_encode_chn_r/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_b/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_b/n0q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.189ns (55.420%)  route 0.152ns (44.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.625    -0.543    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X107Y71        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  inst_hdmi_trans/inst_encode_chn_b/n1d_reg[2]/Q
                         net (fo=6, routed)           0.152    -0.249    inst_hdmi_trans/inst_encode_chn_b/n1d[2]
    SLICE_X108Y72        LUT4 (Prop_lut4_I1_O)        0.048    -0.201 r  inst_hdmi_trans/inst_encode_chn_b/n0q_m[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.201    inst_hdmi_trans/inst_encode_chn_b/n0q_m[3]_i_1__0_n_0
    SLICE_X108Y72        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/n0q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.892    -0.316    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X108Y72        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/n0q_m_reg[3]/C
                         clock pessimism             -0.213    -0.530    
    SLICE_X108Y72        FDRE (Hold_fdre_C_D)         0.131    -0.399    inst_hdmi_trans/inst_encode_chn_b/n0q_m_reg[3]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_r/n0q_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_r/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.674%)  route 0.095ns (31.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.632    -0.536    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X112Y63        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/n0q_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y63        FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  inst_hdmi_trans/inst_encode_chn_r/n0q_m_reg[3]/Q
                         net (fo=10, routed)          0.095    -0.276    inst_hdmi_trans/inst_encode_chn_r/n0q_m[3]
    SLICE_X113Y63        LUT6 (Prop_lut6_I3_O)        0.045    -0.231 r  inst_hdmi_trans/inst_encode_chn_r/dout[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    inst_hdmi_trans/inst_encode_chn_r/dout[9]
    SLICE_X113Y63        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_r/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.903    -0.305    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X113Y63        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_r/dout_reg[9]/C
                         clock pessimism             -0.217    -0.523    
    SLICE_X113Y63        FDCE (Hold_fdce_C_D)         0.092    -0.431    inst_hdmi_trans/inst_encode_chn_r/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_g/n1d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_g/n1q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.226ns (74.878%)  route 0.076ns (25.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.628    -0.540    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X111Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n1d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  inst_hdmi_trans/inst_encode_chn_g/n1d_reg[3]/Q
                         net (fo=7, routed)           0.076    -0.336    inst_hdmi_trans/inst_encode_chn_g/n1d[3]
    SLICE_X111Y69        LUT6 (Prop_lut6_I3_O)        0.098    -0.238 r  inst_hdmi_trans/inst_encode_chn_g/n1q_m[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    inst_hdmi_trans/inst_encode_chn_g/n1q_m[2]_i_1_n_0
    SLICE_X111Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n1q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.898    -0.310    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X111Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n1q_m_reg[2]/C
                         clock pessimism             -0.229    -0.540    
    SLICE_X111Y69        FDRE (Hold_fdre_C_D)         0.092    -0.448    inst_hdmi_trans/inst_encode_chn_g/n1q_m_reg[2]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_r/n1q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.484%)  route 0.116ns (41.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.632    -0.536    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X112Y63        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y63        FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]/Q
                         net (fo=2, routed)           0.116    -0.255    inst_hdmi_trans/inst_encode_chn_r/din_q_reg_n_0_[0]
    SLICE_X112Y63        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/n1q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.903    -0.305    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X112Y63        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/n1q_m_reg[3]/C
                         clock pessimism             -0.230    -0.536    
    SLICE_X112Y63        FDRE (Hold_fdre_C_D)         0.063    -0.473    inst_hdmi_trans/inst_encode_chn_r/n1q_m_reg[3]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 inst_vga_shift/rgb_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.778%)  route 0.174ns (55.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.631    -0.537    inst_vga_shift/clk_out1
    SLICE_X109Y65        FDRE                                         r  inst_vga_shift/rgb_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y65        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  inst_vga_shift/rgb_reg[16]/Q
                         net (fo=1, routed)           0.174    -0.222    inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]_0
    SLICE_X112Y63        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.903    -0.305    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X112Y63        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]/C
                         clock pessimism             -0.193    -0.499    
    SLICE_X112Y63        FDRE (Hold_fdre_C_D)         0.059    -0.440    inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_b/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.953%)  route 0.146ns (44.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.625    -0.543    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X107Y72        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.146    -0.255    inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg_n_0_[1]
    SLICE_X109Y72        LUT6 (Prop_lut6_I3_O)        0.045    -0.210 r  inst_hdmi_trans/inst_encode_chn_b/dout[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.210    inst_hdmi_trans/inst_encode_chn_b/dout[1]_i_1__0_n_0
    SLICE_X109Y72        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_b/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.892    -0.316    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X109Y72        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_b/dout_reg[1]/C
                         clock pessimism             -0.213    -0.530    
    SLICE_X109Y72        FDCE (Hold_fdce_C_D)         0.092    -0.438    inst_hdmi_trans/inst_encode_chn_b/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_b/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_b/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.245%)  route 0.157ns (52.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.627    -0.541    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X107Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  inst_hdmi_trans/inst_encode_chn_b/c1_q_reg/Q
                         net (fo=1, routed)           0.157    -0.242    inst_hdmi_trans/inst_encode_chn_b/c1_q_reg_n_0
    SLICE_X107Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.895    -0.313    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X107Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/c1_reg_reg/C
                         clock pessimism             -0.227    -0.541    
    SLICE_X107Y69        FDRE (Hold_fdre_C_D)         0.061    -0.480    inst_hdmi_trans/inst_encode_chn_b/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock
Waveform(ns):       { 0.000 14.062 }
Period(ns):         28.125
Sources:            { inst_clock/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         28.125      26.533     BUFGCTRL_X0Y16  inst_clock/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.471         28.125      26.654     OLOGIC_X1Y69    inst_hdmi_trans/inst_parallel_to_serial_chn_g/OSERDESE2_inst_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.471         28.125      26.654     OLOGIC_X1Y68    inst_hdmi_trans/inst_parallel_to_serial_chn_r/OSERDESE2_inst_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.471         28.125      26.654     OLOGIC_X1Y67    inst_hdmi_trans/inst_parallel_to_serial_chn_r/OSERDESE2_inst_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.471         28.125      26.654     OLOGIC_X1Y76    inst_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.471         28.125      26.654     OLOGIC_X1Y72    inst_hdmi_trans/inst_parallel_to_serial_chn_b/OSERDESE2_inst_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.471         28.125      26.654     OLOGIC_X1Y71    inst_hdmi_trans/inst_parallel_to_serial_chn_b/OSERDESE2_inst_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.471         28.125      26.654     OLOGIC_X1Y70    inst_hdmi_trans/inst_parallel_to_serial_chn_g/OSERDESE2_inst_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.471         28.125      26.654     OLOGIC_X1Y75    inst_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_slave/CLKDIV
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         28.125      26.876     PLLE2_ADV_X1Y1  inst_clock/inst/plle2_adv_inst/CLKOUT0
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       28.125      131.875    PLLE2_ADV_X1Y1  inst_clock/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         14.062      13.562     SLICE_X110Y72   inst_hdmi_trans/inst_encode_chn_b/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         14.062      13.562     SLICE_X111Y72   inst_hdmi_trans/inst_encode_chn_b/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         14.062      13.562     SLICE_X111Y73   inst_hdmi_trans/inst_encode_chn_b/cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         14.062      13.562     SLICE_X110Y73   inst_hdmi_trans/inst_encode_chn_b/cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         14.062      13.562     SLICE_X110Y71   inst_hdmi_trans/inst_encode_chn_b/dout_reg[8]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         14.062      13.562     SLICE_X110Y72   inst_hdmi_trans/inst_encode_chn_b/dout_reg[9]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         14.062      13.562     SLICE_X111Y71   inst_hdmi_trans/inst_encode_chn_g/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         14.062      13.562     SLICE_X107Y67   inst_hdmi_trans/inst_encode_chn_b/c0_q_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         14.062      13.562     SLICE_X108Y69   inst_hdmi_trans/inst_encode_chn_b/c0_reg_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         14.062      13.562     SLICE_X107Y69   inst_hdmi_trans/inst_encode_chn_b/c1_q_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         14.062      13.562     SLICE_X107Y67   inst_hdmi_trans/inst_encode_chn_b/c0_q_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         14.062      13.562     SLICE_X108Y69   inst_hdmi_trans/inst_encode_chn_b/c0_reg_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         14.062      13.562     SLICE_X107Y69   inst_hdmi_trans/inst_encode_chn_b/c1_q_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         14.062      13.562     SLICE_X107Y69   inst_hdmi_trans/inst_encode_chn_b/c1_reg_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         14.062      13.562     SLICE_X110Y72   inst_hdmi_trans/inst_encode_chn_b/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         14.062      13.562     SLICE_X111Y72   inst_hdmi_trans/inst_encode_chn_b/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         14.062      13.562     SLICE_X113Y70   inst_hdmi_trans/inst_encode_chn_g/dout_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         14.062      13.562     SLICE_X113Y70   inst_hdmi_trans/inst_encode_chn_g/dout_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         14.062      13.562     SLICE_X112Y70   inst_hdmi_trans/inst_encode_chn_g/dout_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         14.062      13.562     SLICE_X112Y70   inst_hdmi_trans/inst_encode_chn_g/dout_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock
  To Clock:  clk_out2_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clock
Waveform(ns):       { 0.000 2.812 }
Period(ns):         5.625
Sources:            { inst_clock/inst/plle2_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         5.625       4.033      BUFGCTRL_X0Y17  inst_clock/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.625       4.154      OLOGIC_X1Y69    inst_hdmi_trans/inst_parallel_to_serial_chn_g/OSERDESE2_inst_slave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.625       4.154      OLOGIC_X1Y68    inst_hdmi_trans/inst_parallel_to_serial_chn_r/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.625       4.154      OLOGIC_X1Y67    inst_hdmi_trans/inst_parallel_to_serial_chn_r/OSERDESE2_inst_slave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.625       4.154      OLOGIC_X1Y76    inst_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.625       4.154      OLOGIC_X1Y72    inst_hdmi_trans/inst_parallel_to_serial_chn_b/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.625       4.154      OLOGIC_X1Y71    inst_hdmi_trans/inst_parallel_to_serial_chn_b/OSERDESE2_inst_slave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.625       4.154      OLOGIC_X1Y70    inst_hdmi_trans/inst_parallel_to_serial_chn_g/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.625       4.154      OLOGIC_X1Y75    inst_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_slave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         5.625       4.376      PLLE2_ADV_X1Y1  inst_clock/inst/plle2_adv_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.625       154.375    PLLE2_ADV_X1Y1  inst_clock/inst/plle2_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock
  To Clock:  clkfbout_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_clock/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18  inst_clock/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  inst_clock/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  inst_clock/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  inst_clock/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  inst_clock/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  inst_clock/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  inst_clock/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         16.000      13.000     PLLE2_ADV_X1Y1  inst_clock/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         16.000      13.000     PLLE2_ADV_X1Y1  inst_clock/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         4.000       1.000      PLLE2_ADV_X1Y1  inst_clock/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         4.000       1.000      PLLE2_ADV_X1Y1  inst_clock/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_1
  To Clock:  clk_out1_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       22.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.728ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_vga_shift/y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock_1 rise@28.125ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 1.920ns (36.065%)  route 3.404ns (63.935%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 26.713 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          1.025     2.318    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X106Y59        LUT2 (Prop_lut2_I1_O)        0.105     2.423 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.255     2.678    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.158 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.158    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.256 r  inst_vga_shift/y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.256    inst_vga_shift/y_reg[4]_i_1_n_0
    SLICE_X107Y62        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.521 r  inst_vga_shift/y_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.521    inst_vga_shift/y_reg[8]_i_1_n_6
    SLICE_X107Y62        FDRE                                         r  inst_vga_shift/y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.410    26.713    inst_vga_shift/clk_out1
    SLICE_X107Y62        FDRE                                         r  inst_vga_shift/y_reg[9]/C
                         clock pessimism             -0.454    26.259    
                         clock uncertainty           -0.070    26.190    
    SLICE_X107Y62        FDRE (Setup_fdre_C_D)        0.059    26.249    inst_vga_shift/y_reg[9]
  -------------------------------------------------------------------
                         required time                         26.249    
                         arrival time                          -3.521    
  -------------------------------------------------------------------
                         slack                                 22.728    

Slack (MET) :             22.733ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_vga_shift/y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock_1 rise@28.125ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 1.915ns (36.005%)  route 3.404ns (63.995%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 26.713 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          1.025     2.318    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X106Y59        LUT2 (Prop_lut2_I1_O)        0.105     2.423 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.255     2.678    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.158 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.158    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.256 r  inst_vga_shift/y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.256    inst_vga_shift/y_reg[4]_i_1_n_0
    SLICE_X107Y62        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.516 r  inst_vga_shift/y_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.516    inst_vga_shift/y_reg[8]_i_1_n_4
    SLICE_X107Y62        FDRE                                         r  inst_vga_shift/y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.410    26.713    inst_vga_shift/clk_out1
    SLICE_X107Y62        FDRE                                         r  inst_vga_shift/y_reg[11]/C
                         clock pessimism             -0.454    26.259    
                         clock uncertainty           -0.070    26.190    
    SLICE_X107Y62        FDRE (Setup_fdre_C_D)        0.059    26.249    inst_vga_shift/y_reg[11]
  -------------------------------------------------------------------
                         required time                         26.249    
                         arrival time                          -3.516    
  -------------------------------------------------------------------
                         slack                                 22.733    

Slack (MET) :             22.793ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_vga_shift/y_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock_1 rise@28.125ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 1.855ns (35.274%)  route 3.404ns (64.726%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 26.713 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          1.025     2.318    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X106Y59        LUT2 (Prop_lut2_I1_O)        0.105     2.423 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.255     2.678    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.158 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.158    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.256 r  inst_vga_shift/y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.256    inst_vga_shift/y_reg[4]_i_1_n_0
    SLICE_X107Y62        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.456 r  inst_vga_shift/y_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.456    inst_vga_shift/y_reg[8]_i_1_n_5
    SLICE_X107Y62        FDRE                                         r  inst_vga_shift/y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.410    26.713    inst_vga_shift/clk_out1
    SLICE_X107Y62        FDRE                                         r  inst_vga_shift/y_reg[10]/C
                         clock pessimism             -0.454    26.259    
                         clock uncertainty           -0.070    26.190    
    SLICE_X107Y62        FDRE (Setup_fdre_C_D)        0.059    26.249    inst_vga_shift/y_reg[10]
  -------------------------------------------------------------------
                         required time                         26.249    
                         arrival time                          -3.456    
  -------------------------------------------------------------------
                         slack                                 22.793    

Slack (MET) :             22.812ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_vga_shift/y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock_1 rise@28.125ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 1.836ns (35.040%)  route 3.404ns (64.960%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 26.713 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          1.025     2.318    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X106Y59        LUT2 (Prop_lut2_I1_O)        0.105     2.423 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.255     2.678    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.158 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.158    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.256 r  inst_vga_shift/y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.256    inst_vga_shift/y_reg[4]_i_1_n_0
    SLICE_X107Y62        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     3.437 r  inst_vga_shift/y_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.437    inst_vga_shift/y_reg[8]_i_1_n_7
    SLICE_X107Y62        FDRE                                         r  inst_vga_shift/y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.410    26.713    inst_vga_shift/clk_out1
    SLICE_X107Y62        FDRE                                         r  inst_vga_shift/y_reg[8]/C
                         clock pessimism             -0.454    26.259    
                         clock uncertainty           -0.070    26.190    
    SLICE_X107Y62        FDRE (Setup_fdre_C_D)        0.059    26.249    inst_vga_shift/y_reg[8]
  -------------------------------------------------------------------
                         required time                         26.249    
                         arrival time                          -3.437    
  -------------------------------------------------------------------
                         slack                                 22.812    

Slack (MET) :             22.826ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_vga_shift/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock_1 rise@28.125ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 1.822ns (34.866%)  route 3.404ns (65.134%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 26.713 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          1.025     2.318    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X106Y59        LUT2 (Prop_lut2_I1_O)        0.105     2.423 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.255     2.678    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.158 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.158    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.423 r  inst_vga_shift/y_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.423    inst_vga_shift/y_reg[4]_i_1_n_6
    SLICE_X107Y61        FDRE                                         r  inst_vga_shift/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.410    26.713    inst_vga_shift/clk_out1
    SLICE_X107Y61        FDRE                                         r  inst_vga_shift/y_reg[5]/C
                         clock pessimism             -0.454    26.259    
                         clock uncertainty           -0.070    26.190    
    SLICE_X107Y61        FDRE (Setup_fdre_C_D)        0.059    26.249    inst_vga_shift/y_reg[5]
  -------------------------------------------------------------------
                         required time                         26.249    
                         arrival time                          -3.423    
  -------------------------------------------------------------------
                         slack                                 22.826    

Slack (MET) :             22.831ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_vga_shift/y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock_1 rise@28.125ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 1.817ns (34.803%)  route 3.404ns (65.197%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 26.713 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          1.025     2.318    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X106Y59        LUT2 (Prop_lut2_I1_O)        0.105     2.423 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.255     2.678    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.158 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.158    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.418 r  inst_vga_shift/y_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.418    inst_vga_shift/y_reg[4]_i_1_n_4
    SLICE_X107Y61        FDRE                                         r  inst_vga_shift/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.410    26.713    inst_vga_shift/clk_out1
    SLICE_X107Y61        FDRE                                         r  inst_vga_shift/y_reg[7]/C
                         clock pessimism             -0.454    26.259    
                         clock uncertainty           -0.070    26.190    
    SLICE_X107Y61        FDRE (Setup_fdre_C_D)        0.059    26.249    inst_vga_shift/y_reg[7]
  -------------------------------------------------------------------
                         required time                         26.249    
                         arrival time                          -3.418    
  -------------------------------------------------------------------
                         slack                                 22.831    

Slack (MET) :             22.834ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_vga_shift/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock_1 rise@28.125ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 1.920ns (36.843%)  route 3.291ns (63.157%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 26.707 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          0.788     2.081    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X110Y68        LUT2 (Prop_lut2_I1_O)        0.105     2.186 r  inst_vga_shift/x[0]_i_2/O
                         net (fo=1, routed)           0.379     2.566    inst_vga_shift/x[0]_i_2_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.046 r  inst_vga_shift/x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.046    inst_vga_shift/x_reg[0]_i_1_n_0
    SLICE_X109Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.144 r  inst_vga_shift/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.144    inst_vga_shift/x_reg[4]_i_1_n_0
    SLICE_X109Y69        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.409 r  inst_vga_shift/x_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.409    inst_vga_shift/x_reg[8]_i_1_n_6
    SLICE_X109Y69        FDRE                                         r  inst_vga_shift/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.404    26.707    inst_vga_shift/clk_out1
    SLICE_X109Y69        FDRE                                         r  inst_vga_shift/x_reg[9]/C
                         clock pessimism             -0.454    26.253    
                         clock uncertainty           -0.070    26.184    
    SLICE_X109Y69        FDRE (Setup_fdre_C_D)        0.059    26.243    inst_vga_shift/x_reg[9]
  -------------------------------------------------------------------
                         required time                         26.243    
                         arrival time                          -3.409    
  -------------------------------------------------------------------
                         slack                                 22.834    

Slack (MET) :             22.839ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_vga_shift/x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock_1 rise@28.125ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 1.915ns (36.782%)  route 3.291ns (63.218%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 26.707 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          0.788     2.081    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X110Y68        LUT2 (Prop_lut2_I1_O)        0.105     2.186 r  inst_vga_shift/x[0]_i_2/O
                         net (fo=1, routed)           0.379     2.566    inst_vga_shift/x[0]_i_2_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.046 r  inst_vga_shift/x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.046    inst_vga_shift/x_reg[0]_i_1_n_0
    SLICE_X109Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.144 r  inst_vga_shift/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.144    inst_vga_shift/x_reg[4]_i_1_n_0
    SLICE_X109Y69        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.404 r  inst_vga_shift/x_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.404    inst_vga_shift/x_reg[8]_i_1_n_4
    SLICE_X109Y69        FDRE                                         r  inst_vga_shift/x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.404    26.707    inst_vga_shift/clk_out1
    SLICE_X109Y69        FDRE                                         r  inst_vga_shift/x_reg[11]/C
                         clock pessimism             -0.454    26.253    
                         clock uncertainty           -0.070    26.184    
    SLICE_X109Y69        FDRE (Setup_fdre_C_D)        0.059    26.243    inst_vga_shift/x_reg[11]
  -------------------------------------------------------------------
                         required time                         26.243    
                         arrival time                          -3.404    
  -------------------------------------------------------------------
                         slack                                 22.839    

Slack (MET) :             22.891ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_vga_shift/y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock_1 rise@28.125ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 1.757ns (34.045%)  route 3.404ns (65.955%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 26.713 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          1.025     2.318    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X106Y59        LUT2 (Prop_lut2_I1_O)        0.105     2.423 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.255     2.678    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.158 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.158    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.358 r  inst_vga_shift/y_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.358    inst_vga_shift/y_reg[4]_i_1_n_5
    SLICE_X107Y61        FDRE                                         r  inst_vga_shift/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.410    26.713    inst_vga_shift/clk_out1
    SLICE_X107Y61        FDRE                                         r  inst_vga_shift/y_reg[6]/C
                         clock pessimism             -0.454    26.259    
                         clock uncertainty           -0.070    26.190    
    SLICE_X107Y61        FDRE (Setup_fdre_C_D)        0.059    26.249    inst_vga_shift/y_reg[6]
  -------------------------------------------------------------------
                         required time                         26.249    
                         arrival time                          -3.358    
  -------------------------------------------------------------------
                         slack                                 22.891    

Slack (MET) :             22.899ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_vga_shift/x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock_1 rise@28.125ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 1.855ns (36.045%)  route 3.291ns (63.955%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 26.707 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          0.788     2.081    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X110Y68        LUT2 (Prop_lut2_I1_O)        0.105     2.186 r  inst_vga_shift/x[0]_i_2/O
                         net (fo=1, routed)           0.379     2.566    inst_vga_shift/x[0]_i_2_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.046 r  inst_vga_shift/x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.046    inst_vga_shift/x_reg[0]_i_1_n_0
    SLICE_X109Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.144 r  inst_vga_shift/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.144    inst_vga_shift/x_reg[4]_i_1_n_0
    SLICE_X109Y69        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.344 r  inst_vga_shift/x_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.344    inst_vga_shift/x_reg[8]_i_1_n_5
    SLICE_X109Y69        FDRE                                         r  inst_vga_shift/x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.404    26.707    inst_vga_shift/clk_out1
    SLICE_X109Y69        FDRE                                         r  inst_vga_shift/x_reg[10]/C
                         clock pessimism             -0.454    26.253    
                         clock uncertainty           -0.070    26.184    
    SLICE_X109Y69        FDRE (Setup_fdre_C_D)        0.059    26.243    inst_vga_shift/x_reg[10]
  -------------------------------------------------------------------
                         required time                         26.243    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                 22.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_g/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_g/n1q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_1 rise@0.000ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.869%)  route 0.130ns (41.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.628    -0.540    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X111Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  inst_hdmi_trans/inst_encode_chn_g/n1d_reg[2]/Q
                         net (fo=7, routed)           0.130    -0.269    inst_hdmi_trans/inst_encode_chn_g/n1d[2]
    SLICE_X112Y69        LUT6 (Prop_lut6_I3_O)        0.045    -0.224 r  inst_hdmi_trans/inst_encode_chn_g/n1q_m[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    inst_hdmi_trans/inst_encode_chn_g/n1q_m[3]_i_1_n_0
    SLICE_X112Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n1q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.898    -0.310    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X112Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n1q_m_reg[3]/C
                         clock pessimism             -0.215    -0.526    
    SLICE_X112Y69        FDRE (Hold_fdre_C_D)         0.121    -0.405    inst_hdmi_trans/inst_encode_chn_g/n1q_m_reg[3]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_g/din_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_g/n0q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_1 rise@0.000ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.499%)  route 0.107ns (36.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.628    -0.540    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X110Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/din_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y69        FDRE (Prop_fdre_C_Q)         0.141    -0.399 f  inst_hdmi_trans/inst_encode_chn_g/din_q_reg[0]/Q
                         net (fo=10, routed)          0.107    -0.292    inst_hdmi_trans/inst_encode_chn_g/q_m_2
    SLICE_X111Y69        LUT6 (Prop_lut6_I5_O)        0.045    -0.247 r  inst_hdmi_trans/inst_encode_chn_g/n0q_m[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    inst_hdmi_trans/inst_encode_chn_g/n0q_m[2]_i_1_n_0
    SLICE_X111Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n0q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.898    -0.310    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X111Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n0q_m_reg[2]/C
                         clock pessimism             -0.216    -0.527    
    SLICE_X111Y69        FDRE (Hold_fdre_C_D)         0.091    -0.436    inst_hdmi_trans/inst_encode_chn_g/n0q_m_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_r/n0q_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_r/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_1 rise@0.000ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.209ns (69.358%)  route 0.092ns (30.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.632    -0.536    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X112Y63        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/n0q_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y63        FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  inst_hdmi_trans/inst_encode_chn_r/n0q_m_reg[3]/Q
                         net (fo=10, routed)          0.092    -0.279    inst_hdmi_trans/inst_encode_chn_r/n0q_m[3]
    SLICE_X113Y63        LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  inst_hdmi_trans/inst_encode_chn_r/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    inst_hdmi_trans/inst_encode_chn_r/cnt[3]_i_1_n_0
    SLICE_X113Y63        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_r/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.903    -0.305    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X113Y63        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_r/cnt_reg[3]/C
                         clock pessimism             -0.217    -0.523    
    SLICE_X113Y63        FDCE (Hold_fdce_C_D)         0.092    -0.431    inst_hdmi_trans/inst_encode_chn_r/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_b/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_b/n0q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_1 rise@0.000ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.189ns (55.420%)  route 0.152ns (44.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.625    -0.543    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X107Y71        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  inst_hdmi_trans/inst_encode_chn_b/n1d_reg[2]/Q
                         net (fo=6, routed)           0.152    -0.249    inst_hdmi_trans/inst_encode_chn_b/n1d[2]
    SLICE_X108Y72        LUT4 (Prop_lut4_I1_O)        0.048    -0.201 r  inst_hdmi_trans/inst_encode_chn_b/n0q_m[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.201    inst_hdmi_trans/inst_encode_chn_b/n0q_m[3]_i_1__0_n_0
    SLICE_X108Y72        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/n0q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.892    -0.316    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X108Y72        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/n0q_m_reg[3]/C
                         clock pessimism             -0.213    -0.530    
    SLICE_X108Y72        FDRE (Hold_fdre_C_D)         0.131    -0.399    inst_hdmi_trans/inst_encode_chn_b/n0q_m_reg[3]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_r/n0q_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_r/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_1 rise@0.000ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.674%)  route 0.095ns (31.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.632    -0.536    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X112Y63        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/n0q_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y63        FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  inst_hdmi_trans/inst_encode_chn_r/n0q_m_reg[3]/Q
                         net (fo=10, routed)          0.095    -0.276    inst_hdmi_trans/inst_encode_chn_r/n0q_m[3]
    SLICE_X113Y63        LUT6 (Prop_lut6_I3_O)        0.045    -0.231 r  inst_hdmi_trans/inst_encode_chn_r/dout[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    inst_hdmi_trans/inst_encode_chn_r/dout[9]
    SLICE_X113Y63        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_r/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.903    -0.305    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X113Y63        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_r/dout_reg[9]/C
                         clock pessimism             -0.217    -0.523    
    SLICE_X113Y63        FDCE (Hold_fdce_C_D)         0.092    -0.431    inst_hdmi_trans/inst_encode_chn_r/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_g/n1d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_g/n1q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_1 rise@0.000ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.226ns (74.878%)  route 0.076ns (25.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.628    -0.540    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X111Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n1d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  inst_hdmi_trans/inst_encode_chn_g/n1d_reg[3]/Q
                         net (fo=7, routed)           0.076    -0.336    inst_hdmi_trans/inst_encode_chn_g/n1d[3]
    SLICE_X111Y69        LUT6 (Prop_lut6_I3_O)        0.098    -0.238 r  inst_hdmi_trans/inst_encode_chn_g/n1q_m[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    inst_hdmi_trans/inst_encode_chn_g/n1q_m[2]_i_1_n_0
    SLICE_X111Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n1q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.898    -0.310    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X111Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n1q_m_reg[2]/C
                         clock pessimism             -0.229    -0.540    
    SLICE_X111Y69        FDRE (Hold_fdre_C_D)         0.092    -0.448    inst_hdmi_trans/inst_encode_chn_g/n1q_m_reg[2]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_r/n1q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_1 rise@0.000ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.484%)  route 0.116ns (41.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.632    -0.536    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X112Y63        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y63        FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]/Q
                         net (fo=2, routed)           0.116    -0.255    inst_hdmi_trans/inst_encode_chn_r/din_q_reg_n_0_[0]
    SLICE_X112Y63        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/n1q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.903    -0.305    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X112Y63        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/n1q_m_reg[3]/C
                         clock pessimism             -0.230    -0.536    
    SLICE_X112Y63        FDRE (Hold_fdre_C_D)         0.063    -0.473    inst_hdmi_trans/inst_encode_chn_r/n1q_m_reg[3]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 inst_vga_shift/rgb_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_1 rise@0.000ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.778%)  route 0.174ns (55.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.631    -0.537    inst_vga_shift/clk_out1
    SLICE_X109Y65        FDRE                                         r  inst_vga_shift/rgb_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y65        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  inst_vga_shift/rgb_reg[16]/Q
                         net (fo=1, routed)           0.174    -0.222    inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]_0
    SLICE_X112Y63        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.903    -0.305    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X112Y63        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]/C
                         clock pessimism             -0.193    -0.499    
    SLICE_X112Y63        FDRE (Hold_fdre_C_D)         0.059    -0.440    inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_b/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_1 rise@0.000ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.953%)  route 0.146ns (44.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.625    -0.543    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X107Y72        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.146    -0.255    inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg_n_0_[1]
    SLICE_X109Y72        LUT6 (Prop_lut6_I3_O)        0.045    -0.210 r  inst_hdmi_trans/inst_encode_chn_b/dout[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.210    inst_hdmi_trans/inst_encode_chn_b/dout[1]_i_1__0_n_0
    SLICE_X109Y72        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_b/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.892    -0.316    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X109Y72        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_b/dout_reg[1]/C
                         clock pessimism             -0.213    -0.530    
    SLICE_X109Y72        FDCE (Hold_fdce_C_D)         0.092    -0.438    inst_hdmi_trans/inst_encode_chn_b/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_b/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_b/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_1 rise@0.000ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.245%)  route 0.157ns (52.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.627    -0.541    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X107Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  inst_hdmi_trans/inst_encode_chn_b/c1_q_reg/Q
                         net (fo=1, routed)           0.157    -0.242    inst_hdmi_trans/inst_encode_chn_b/c1_q_reg_n_0
    SLICE_X107Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.895    -0.313    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X107Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/c1_reg_reg/C
                         clock pessimism             -0.227    -0.541    
    SLICE_X107Y69        FDRE (Hold_fdre_C_D)         0.061    -0.480    inst_hdmi_trans/inst_encode_chn_b/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock_1
Waveform(ns):       { 0.000 14.063 }
Period(ns):         28.125
Sources:            { inst_clock/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         28.125      26.533     BUFGCTRL_X0Y16  inst_clock/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.471         28.125      26.654     OLOGIC_X1Y69    inst_hdmi_trans/inst_parallel_to_serial_chn_g/OSERDESE2_inst_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.471         28.125      26.654     OLOGIC_X1Y68    inst_hdmi_trans/inst_parallel_to_serial_chn_r/OSERDESE2_inst_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.471         28.125      26.654     OLOGIC_X1Y67    inst_hdmi_trans/inst_parallel_to_serial_chn_r/OSERDESE2_inst_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.471         28.125      26.654     OLOGIC_X1Y76    inst_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.471         28.125      26.654     OLOGIC_X1Y72    inst_hdmi_trans/inst_parallel_to_serial_chn_b/OSERDESE2_inst_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.471         28.125      26.654     OLOGIC_X1Y71    inst_hdmi_trans/inst_parallel_to_serial_chn_b/OSERDESE2_inst_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.471         28.125      26.654     OLOGIC_X1Y70    inst_hdmi_trans/inst_parallel_to_serial_chn_g/OSERDESE2_inst_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.471         28.125      26.654     OLOGIC_X1Y75    inst_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_slave/CLKDIV
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         28.125      26.876     PLLE2_ADV_X1Y1  inst_clock/inst/plle2_adv_inst/CLKOUT0
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       28.125      131.875    PLLE2_ADV_X1Y1  inst_clock/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C             n/a            0.500         14.062      13.562     SLICE_X111Y73   inst_hdmi_trans/inst_encode_chn_b/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         14.062      13.562     SLICE_X110Y73   inst_hdmi_trans/inst_encode_chn_b/cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         14.062      13.562     SLICE_X106Y71   inst_hdmi_trans/inst_encode_chn_b/din_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         14.062      13.562     SLICE_X106Y71   inst_hdmi_trans/inst_encode_chn_b/din_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         14.062      13.562     SLICE_X108Y72   inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         14.062      13.562     SLICE_X107Y72   inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         14.062      13.562     SLICE_X108Y72   inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         14.062      13.562     SLICE_X108Y71   inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         14.062      13.562     SLICE_X113Y63   inst_hdmi_trans/inst_encode_chn_r/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         14.062      13.562     SLICE_X112Y64   inst_hdmi_trans/inst_encode_chn_r/cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         14.062      13.562     SLICE_X113Y70   inst_hdmi_trans/inst_encode_chn_g/dout_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         14.062      13.562     SLICE_X112Y70   inst_hdmi_trans/inst_encode_chn_g/dout_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         14.062      13.562     SLICE_X112Y70   inst_hdmi_trans/inst_encode_chn_g/dout_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         14.062      13.562     SLICE_X113Y70   inst_hdmi_trans/inst_encode_chn_g/dout_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         14.062      13.562     SLICE_X113Y70   inst_hdmi_trans/inst_encode_chn_g/dout_reg[8]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         14.062      13.562     SLICE_X113Y70   inst_hdmi_trans/inst_encode_chn_g/dout_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         14.062      13.562     SLICE_X109Y66   inst_vga_shift/rgb_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         14.062      13.562     SLICE_X110Y70   inst_hdmi_trans/inst_encode_chn_g/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         14.062      13.562     SLICE_X110Y70   inst_hdmi_trans/inst_encode_chn_g/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         14.062      13.562     SLICE_X111Y70   inst_hdmi_trans/inst_encode_chn_g/cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock_1
  To Clock:  clk_out2_clock_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clock_1
Waveform(ns):       { 0.000 2.812 }
Period(ns):         5.625
Sources:            { inst_clock/inst/plle2_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         5.625       4.033      BUFGCTRL_X0Y17  inst_clock/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.625       4.154      OLOGIC_X1Y69    inst_hdmi_trans/inst_parallel_to_serial_chn_g/OSERDESE2_inst_slave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.625       4.154      OLOGIC_X1Y68    inst_hdmi_trans/inst_parallel_to_serial_chn_r/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.625       4.154      OLOGIC_X1Y67    inst_hdmi_trans/inst_parallel_to_serial_chn_r/OSERDESE2_inst_slave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.625       4.154      OLOGIC_X1Y76    inst_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.625       4.154      OLOGIC_X1Y72    inst_hdmi_trans/inst_parallel_to_serial_chn_b/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.625       4.154      OLOGIC_X1Y71    inst_hdmi_trans/inst_parallel_to_serial_chn_b/OSERDESE2_inst_slave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.625       4.154      OLOGIC_X1Y70    inst_hdmi_trans/inst_parallel_to_serial_chn_g/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         5.625       4.154      OLOGIC_X1Y75    inst_hdmi_trans/inst_parallel_to_serial_clk/OSERDESE2_inst_slave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         5.625       4.376      PLLE2_ADV_X1Y1  inst_clock/inst/plle2_adv_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.625       154.375    PLLE2_ADV_X1Y1  inst_clock/inst/plle2_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_1
  To Clock:  clkfbout_clock_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_clock/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18  inst_clock/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  inst_clock/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  inst_clock/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  inst_clock/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  inst_clock/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_1
  To Clock:  clk_out1_clock

Setup :            0  Failing Endpoints,  Worst Slack       22.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.725ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_vga_shift/y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock rise@28.125ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 1.920ns (36.065%)  route 3.404ns (63.935%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 26.713 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          1.025     2.318    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X106Y59        LUT2 (Prop_lut2_I1_O)        0.105     2.423 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.255     2.678    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.158 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.158    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.256 r  inst_vga_shift/y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.256    inst_vga_shift/y_reg[4]_i_1_n_0
    SLICE_X107Y62        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.521 r  inst_vga_shift/y_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.521    inst_vga_shift/y_reg[8]_i_1_n_6
    SLICE_X107Y62        FDRE                                         r  inst_vga_shift/y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.410    26.713    inst_vga_shift/clk_out1
    SLICE_X107Y62        FDRE                                         r  inst_vga_shift/y_reg[9]/C
                         clock pessimism             -0.454    26.259    
                         clock uncertainty           -0.072    26.187    
    SLICE_X107Y62        FDRE (Setup_fdre_C_D)        0.059    26.246    inst_vga_shift/y_reg[9]
  -------------------------------------------------------------------
                         required time                         26.246    
                         arrival time                          -3.521    
  -------------------------------------------------------------------
                         slack                                 22.725    

Slack (MET) :             22.730ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_vga_shift/y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock rise@28.125ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 1.915ns (36.005%)  route 3.404ns (63.995%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 26.713 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          1.025     2.318    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X106Y59        LUT2 (Prop_lut2_I1_O)        0.105     2.423 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.255     2.678    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.158 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.158    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.256 r  inst_vga_shift/y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.256    inst_vga_shift/y_reg[4]_i_1_n_0
    SLICE_X107Y62        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.516 r  inst_vga_shift/y_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.516    inst_vga_shift/y_reg[8]_i_1_n_4
    SLICE_X107Y62        FDRE                                         r  inst_vga_shift/y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.410    26.713    inst_vga_shift/clk_out1
    SLICE_X107Y62        FDRE                                         r  inst_vga_shift/y_reg[11]/C
                         clock pessimism             -0.454    26.259    
                         clock uncertainty           -0.072    26.187    
    SLICE_X107Y62        FDRE (Setup_fdre_C_D)        0.059    26.246    inst_vga_shift/y_reg[11]
  -------------------------------------------------------------------
                         required time                         26.246    
                         arrival time                          -3.516    
  -------------------------------------------------------------------
                         slack                                 22.730    

Slack (MET) :             22.790ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_vga_shift/y_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock rise@28.125ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 1.855ns (35.274%)  route 3.404ns (64.726%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 26.713 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          1.025     2.318    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X106Y59        LUT2 (Prop_lut2_I1_O)        0.105     2.423 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.255     2.678    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.158 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.158    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.256 r  inst_vga_shift/y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.256    inst_vga_shift/y_reg[4]_i_1_n_0
    SLICE_X107Y62        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.456 r  inst_vga_shift/y_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.456    inst_vga_shift/y_reg[8]_i_1_n_5
    SLICE_X107Y62        FDRE                                         r  inst_vga_shift/y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.410    26.713    inst_vga_shift/clk_out1
    SLICE_X107Y62        FDRE                                         r  inst_vga_shift/y_reg[10]/C
                         clock pessimism             -0.454    26.259    
                         clock uncertainty           -0.072    26.187    
    SLICE_X107Y62        FDRE (Setup_fdre_C_D)        0.059    26.246    inst_vga_shift/y_reg[10]
  -------------------------------------------------------------------
                         required time                         26.246    
                         arrival time                          -3.456    
  -------------------------------------------------------------------
                         slack                                 22.790    

Slack (MET) :             22.809ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_vga_shift/y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock rise@28.125ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 1.836ns (35.040%)  route 3.404ns (64.960%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 26.713 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          1.025     2.318    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X106Y59        LUT2 (Prop_lut2_I1_O)        0.105     2.423 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.255     2.678    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.158 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.158    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.256 r  inst_vga_shift/y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.256    inst_vga_shift/y_reg[4]_i_1_n_0
    SLICE_X107Y62        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     3.437 r  inst_vga_shift/y_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.437    inst_vga_shift/y_reg[8]_i_1_n_7
    SLICE_X107Y62        FDRE                                         r  inst_vga_shift/y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.410    26.713    inst_vga_shift/clk_out1
    SLICE_X107Y62        FDRE                                         r  inst_vga_shift/y_reg[8]/C
                         clock pessimism             -0.454    26.259    
                         clock uncertainty           -0.072    26.187    
    SLICE_X107Y62        FDRE (Setup_fdre_C_D)        0.059    26.246    inst_vga_shift/y_reg[8]
  -------------------------------------------------------------------
                         required time                         26.246    
                         arrival time                          -3.437    
  -------------------------------------------------------------------
                         slack                                 22.809    

Slack (MET) :             22.823ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_vga_shift/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock rise@28.125ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 1.822ns (34.866%)  route 3.404ns (65.134%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 26.713 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          1.025     2.318    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X106Y59        LUT2 (Prop_lut2_I1_O)        0.105     2.423 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.255     2.678    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.158 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.158    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.423 r  inst_vga_shift/y_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.423    inst_vga_shift/y_reg[4]_i_1_n_6
    SLICE_X107Y61        FDRE                                         r  inst_vga_shift/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.410    26.713    inst_vga_shift/clk_out1
    SLICE_X107Y61        FDRE                                         r  inst_vga_shift/y_reg[5]/C
                         clock pessimism             -0.454    26.259    
                         clock uncertainty           -0.072    26.187    
    SLICE_X107Y61        FDRE (Setup_fdre_C_D)        0.059    26.246    inst_vga_shift/y_reg[5]
  -------------------------------------------------------------------
                         required time                         26.246    
                         arrival time                          -3.423    
  -------------------------------------------------------------------
                         slack                                 22.823    

Slack (MET) :             22.828ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_vga_shift/y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock rise@28.125ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 1.817ns (34.803%)  route 3.404ns (65.197%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 26.713 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          1.025     2.318    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X106Y59        LUT2 (Prop_lut2_I1_O)        0.105     2.423 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.255     2.678    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.158 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.158    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.418 r  inst_vga_shift/y_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.418    inst_vga_shift/y_reg[4]_i_1_n_4
    SLICE_X107Y61        FDRE                                         r  inst_vga_shift/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.410    26.713    inst_vga_shift/clk_out1
    SLICE_X107Y61        FDRE                                         r  inst_vga_shift/y_reg[7]/C
                         clock pessimism             -0.454    26.259    
                         clock uncertainty           -0.072    26.187    
    SLICE_X107Y61        FDRE (Setup_fdre_C_D)        0.059    26.246    inst_vga_shift/y_reg[7]
  -------------------------------------------------------------------
                         required time                         26.246    
                         arrival time                          -3.418    
  -------------------------------------------------------------------
                         slack                                 22.828    

Slack (MET) :             22.832ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_vga_shift/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock rise@28.125ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 1.920ns (36.843%)  route 3.291ns (63.157%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 26.707 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          0.788     2.081    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X110Y68        LUT2 (Prop_lut2_I1_O)        0.105     2.186 r  inst_vga_shift/x[0]_i_2/O
                         net (fo=1, routed)           0.379     2.566    inst_vga_shift/x[0]_i_2_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.046 r  inst_vga_shift/x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.046    inst_vga_shift/x_reg[0]_i_1_n_0
    SLICE_X109Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.144 r  inst_vga_shift/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.144    inst_vga_shift/x_reg[4]_i_1_n_0
    SLICE_X109Y69        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.409 r  inst_vga_shift/x_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.409    inst_vga_shift/x_reg[8]_i_1_n_6
    SLICE_X109Y69        FDRE                                         r  inst_vga_shift/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.404    26.707    inst_vga_shift/clk_out1
    SLICE_X109Y69        FDRE                                         r  inst_vga_shift/x_reg[9]/C
                         clock pessimism             -0.454    26.253    
                         clock uncertainty           -0.072    26.181    
    SLICE_X109Y69        FDRE (Setup_fdre_C_D)        0.059    26.240    inst_vga_shift/x_reg[9]
  -------------------------------------------------------------------
                         required time                         26.240    
                         arrival time                          -3.409    
  -------------------------------------------------------------------
                         slack                                 22.832    

Slack (MET) :             22.837ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_vga_shift/x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock rise@28.125ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 1.915ns (36.782%)  route 3.291ns (63.218%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 26.707 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          0.788     2.081    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X110Y68        LUT2 (Prop_lut2_I1_O)        0.105     2.186 r  inst_vga_shift/x[0]_i_2/O
                         net (fo=1, routed)           0.379     2.566    inst_vga_shift/x[0]_i_2_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.046 r  inst_vga_shift/x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.046    inst_vga_shift/x_reg[0]_i_1_n_0
    SLICE_X109Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.144 r  inst_vga_shift/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.144    inst_vga_shift/x_reg[4]_i_1_n_0
    SLICE_X109Y69        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.404 r  inst_vga_shift/x_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.404    inst_vga_shift/x_reg[8]_i_1_n_4
    SLICE_X109Y69        FDRE                                         r  inst_vga_shift/x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.404    26.707    inst_vga_shift/clk_out1
    SLICE_X109Y69        FDRE                                         r  inst_vga_shift/x_reg[11]/C
                         clock pessimism             -0.454    26.253    
                         clock uncertainty           -0.072    26.181    
    SLICE_X109Y69        FDRE (Setup_fdre_C_D)        0.059    26.240    inst_vga_shift/x_reg[11]
  -------------------------------------------------------------------
                         required time                         26.240    
                         arrival time                          -3.404    
  -------------------------------------------------------------------
                         slack                                 22.837    

Slack (MET) :             22.888ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_vga_shift/y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock rise@28.125ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 1.757ns (34.045%)  route 3.404ns (65.955%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 26.713 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          1.025     2.318    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X106Y59        LUT2 (Prop_lut2_I1_O)        0.105     2.423 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.255     2.678    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.158 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.158    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.358 r  inst_vga_shift/y_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.358    inst_vga_shift/y_reg[4]_i_1_n_5
    SLICE_X107Y61        FDRE                                         r  inst_vga_shift/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.410    26.713    inst_vga_shift/clk_out1
    SLICE_X107Y61        FDRE                                         r  inst_vga_shift/y_reg[6]/C
                         clock pessimism             -0.454    26.259    
                         clock uncertainty           -0.072    26.187    
    SLICE_X107Y61        FDRE (Setup_fdre_C_D)        0.059    26.246    inst_vga_shift/y_reg[6]
  -------------------------------------------------------------------
                         required time                         26.246    
                         arrival time                          -3.358    
  -------------------------------------------------------------------
                         slack                                 22.888    

Slack (MET) :             22.897ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_vga_shift/x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock rise@28.125ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 1.855ns (36.045%)  route 3.291ns (63.955%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 26.707 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          0.788     2.081    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X110Y68        LUT2 (Prop_lut2_I1_O)        0.105     2.186 r  inst_vga_shift/x[0]_i_2/O
                         net (fo=1, routed)           0.379     2.566    inst_vga_shift/x[0]_i_2_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.046 r  inst_vga_shift/x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.046    inst_vga_shift/x_reg[0]_i_1_n_0
    SLICE_X109Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.144 r  inst_vga_shift/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.144    inst_vga_shift/x_reg[4]_i_1_n_0
    SLICE_X109Y69        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.344 r  inst_vga_shift/x_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.344    inst_vga_shift/x_reg[8]_i_1_n_5
    SLICE_X109Y69        FDRE                                         r  inst_vga_shift/x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.404    26.707    inst_vga_shift/clk_out1
    SLICE_X109Y69        FDRE                                         r  inst_vga_shift/x_reg[10]/C
                         clock pessimism             -0.454    26.253    
                         clock uncertainty           -0.072    26.181    
    SLICE_X109Y69        FDRE (Setup_fdre_C_D)        0.059    26.240    inst_vga_shift/x_reg[10]
  -------------------------------------------------------------------
                         required time                         26.240    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                 22.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_g/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_g/n1q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.869%)  route 0.130ns (41.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.628    -0.540    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X111Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  inst_hdmi_trans/inst_encode_chn_g/n1d_reg[2]/Q
                         net (fo=7, routed)           0.130    -0.269    inst_hdmi_trans/inst_encode_chn_g/n1d[2]
    SLICE_X112Y69        LUT6 (Prop_lut6_I3_O)        0.045    -0.224 r  inst_hdmi_trans/inst_encode_chn_g/n1q_m[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    inst_hdmi_trans/inst_encode_chn_g/n1q_m[3]_i_1_n_0
    SLICE_X112Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n1q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.898    -0.310    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X112Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n1q_m_reg[3]/C
                         clock pessimism             -0.215    -0.526    
                         clock uncertainty            0.072    -0.454    
    SLICE_X112Y69        FDRE (Hold_fdre_C_D)         0.121    -0.333    inst_hdmi_trans/inst_encode_chn_g/n1q_m_reg[3]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_g/din_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_g/n0q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.499%)  route 0.107ns (36.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.628    -0.540    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X110Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/din_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y69        FDRE (Prop_fdre_C_Q)         0.141    -0.399 f  inst_hdmi_trans/inst_encode_chn_g/din_q_reg[0]/Q
                         net (fo=10, routed)          0.107    -0.292    inst_hdmi_trans/inst_encode_chn_g/q_m_2
    SLICE_X111Y69        LUT6 (Prop_lut6_I5_O)        0.045    -0.247 r  inst_hdmi_trans/inst_encode_chn_g/n0q_m[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    inst_hdmi_trans/inst_encode_chn_g/n0q_m[2]_i_1_n_0
    SLICE_X111Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n0q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.898    -0.310    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X111Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n0q_m_reg[2]/C
                         clock pessimism             -0.216    -0.527    
                         clock uncertainty            0.072    -0.455    
    SLICE_X111Y69        FDRE (Hold_fdre_C_D)         0.091    -0.364    inst_hdmi_trans/inst_encode_chn_g/n0q_m_reg[2]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_r/n0q_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_r/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.209ns (69.358%)  route 0.092ns (30.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.632    -0.536    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X112Y63        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/n0q_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y63        FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  inst_hdmi_trans/inst_encode_chn_r/n0q_m_reg[3]/Q
                         net (fo=10, routed)          0.092    -0.279    inst_hdmi_trans/inst_encode_chn_r/n0q_m[3]
    SLICE_X113Y63        LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  inst_hdmi_trans/inst_encode_chn_r/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    inst_hdmi_trans/inst_encode_chn_r/cnt[3]_i_1_n_0
    SLICE_X113Y63        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_r/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.903    -0.305    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X113Y63        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_r/cnt_reg[3]/C
                         clock pessimism             -0.217    -0.523    
                         clock uncertainty            0.072    -0.451    
    SLICE_X113Y63        FDCE (Hold_fdce_C_D)         0.092    -0.359    inst_hdmi_trans/inst_encode_chn_r/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_b/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_b/n0q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.189ns (55.420%)  route 0.152ns (44.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.625    -0.543    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X107Y71        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  inst_hdmi_trans/inst_encode_chn_b/n1d_reg[2]/Q
                         net (fo=6, routed)           0.152    -0.249    inst_hdmi_trans/inst_encode_chn_b/n1d[2]
    SLICE_X108Y72        LUT4 (Prop_lut4_I1_O)        0.048    -0.201 r  inst_hdmi_trans/inst_encode_chn_b/n0q_m[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.201    inst_hdmi_trans/inst_encode_chn_b/n0q_m[3]_i_1__0_n_0
    SLICE_X108Y72        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/n0q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.892    -0.316    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X108Y72        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/n0q_m_reg[3]/C
                         clock pessimism             -0.213    -0.530    
                         clock uncertainty            0.072    -0.458    
    SLICE_X108Y72        FDRE (Hold_fdre_C_D)         0.131    -0.327    inst_hdmi_trans/inst_encode_chn_b/n0q_m_reg[3]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_r/n0q_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_r/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.674%)  route 0.095ns (31.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.632    -0.536    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X112Y63        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/n0q_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y63        FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  inst_hdmi_trans/inst_encode_chn_r/n0q_m_reg[3]/Q
                         net (fo=10, routed)          0.095    -0.276    inst_hdmi_trans/inst_encode_chn_r/n0q_m[3]
    SLICE_X113Y63        LUT6 (Prop_lut6_I3_O)        0.045    -0.231 r  inst_hdmi_trans/inst_encode_chn_r/dout[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    inst_hdmi_trans/inst_encode_chn_r/dout[9]
    SLICE_X113Y63        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_r/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.903    -0.305    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X113Y63        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_r/dout_reg[9]/C
                         clock pessimism             -0.217    -0.523    
                         clock uncertainty            0.072    -0.451    
    SLICE_X113Y63        FDCE (Hold_fdce_C_D)         0.092    -0.359    inst_hdmi_trans/inst_encode_chn_r/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_g/n1d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_g/n1q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.226ns (74.878%)  route 0.076ns (25.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.628    -0.540    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X111Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n1d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  inst_hdmi_trans/inst_encode_chn_g/n1d_reg[3]/Q
                         net (fo=7, routed)           0.076    -0.336    inst_hdmi_trans/inst_encode_chn_g/n1d[3]
    SLICE_X111Y69        LUT6 (Prop_lut6_I3_O)        0.098    -0.238 r  inst_hdmi_trans/inst_encode_chn_g/n1q_m[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    inst_hdmi_trans/inst_encode_chn_g/n1q_m[2]_i_1_n_0
    SLICE_X111Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n1q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.898    -0.310    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X111Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n1q_m_reg[2]/C
                         clock pessimism             -0.229    -0.540    
                         clock uncertainty            0.072    -0.468    
    SLICE_X111Y69        FDRE (Hold_fdre_C_D)         0.092    -0.376    inst_hdmi_trans/inst_encode_chn_g/n1q_m_reg[2]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_r/n1q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.484%)  route 0.116ns (41.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.632    -0.536    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X112Y63        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y63        FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]/Q
                         net (fo=2, routed)           0.116    -0.255    inst_hdmi_trans/inst_encode_chn_r/din_q_reg_n_0_[0]
    SLICE_X112Y63        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/n1q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.903    -0.305    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X112Y63        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/n1q_m_reg[3]/C
                         clock pessimism             -0.230    -0.536    
                         clock uncertainty            0.072    -0.464    
    SLICE_X112Y63        FDRE (Hold_fdre_C_D)         0.063    -0.401    inst_hdmi_trans/inst_encode_chn_r/n1q_m_reg[3]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 inst_vga_shift/rgb_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.778%)  route 0.174ns (55.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.631    -0.537    inst_vga_shift/clk_out1
    SLICE_X109Y65        FDRE                                         r  inst_vga_shift/rgb_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y65        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  inst_vga_shift/rgb_reg[16]/Q
                         net (fo=1, routed)           0.174    -0.222    inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]_0
    SLICE_X112Y63        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.903    -0.305    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X112Y63        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]/C
                         clock pessimism             -0.193    -0.499    
                         clock uncertainty            0.072    -0.427    
    SLICE_X112Y63        FDRE (Hold_fdre_C_D)         0.059    -0.368    inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_b/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.953%)  route 0.146ns (44.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.625    -0.543    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X107Y72        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.146    -0.255    inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg_n_0_[1]
    SLICE_X109Y72        LUT6 (Prop_lut6_I3_O)        0.045    -0.210 r  inst_hdmi_trans/inst_encode_chn_b/dout[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.210    inst_hdmi_trans/inst_encode_chn_b/dout[1]_i_1__0_n_0
    SLICE_X109Y72        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_b/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.892    -0.316    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X109Y72        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_b/dout_reg[1]/C
                         clock pessimism             -0.213    -0.530    
                         clock uncertainty            0.072    -0.458    
    SLICE_X109Y72        FDCE (Hold_fdce_C_D)         0.092    -0.366    inst_hdmi_trans/inst_encode_chn_b/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_b/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_b/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.245%)  route 0.157ns (52.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.627    -0.541    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X107Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  inst_hdmi_trans/inst_encode_chn_b/c1_q_reg/Q
                         net (fo=1, routed)           0.157    -0.242    inst_hdmi_trans/inst_encode_chn_b/c1_q_reg_n_0
    SLICE_X107Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.895    -0.313    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X107Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/c1_reg_reg/C
                         clock pessimism             -0.227    -0.541    
                         clock uncertainty            0.072    -0.469    
    SLICE_X107Y69        FDRE (Hold_fdre_C_D)         0.061    -0.408    inst_hdmi_trans/inst_encode_chn_b/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.166    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock
  To Clock:  clk_out1_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       22.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.725ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_vga_shift/y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock_1 rise@28.125ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 1.920ns (36.065%)  route 3.404ns (63.935%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 26.713 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          1.025     2.318    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X106Y59        LUT2 (Prop_lut2_I1_O)        0.105     2.423 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.255     2.678    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.158 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.158    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.256 r  inst_vga_shift/y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.256    inst_vga_shift/y_reg[4]_i_1_n_0
    SLICE_X107Y62        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.521 r  inst_vga_shift/y_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.521    inst_vga_shift/y_reg[8]_i_1_n_6
    SLICE_X107Y62        FDRE                                         r  inst_vga_shift/y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.410    26.713    inst_vga_shift/clk_out1
    SLICE_X107Y62        FDRE                                         r  inst_vga_shift/y_reg[9]/C
                         clock pessimism             -0.454    26.259    
                         clock uncertainty           -0.072    26.187    
    SLICE_X107Y62        FDRE (Setup_fdre_C_D)        0.059    26.246    inst_vga_shift/y_reg[9]
  -------------------------------------------------------------------
                         required time                         26.246    
                         arrival time                          -3.521    
  -------------------------------------------------------------------
                         slack                                 22.725    

Slack (MET) :             22.730ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_vga_shift/y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock_1 rise@28.125ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 1.915ns (36.005%)  route 3.404ns (63.995%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 26.713 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          1.025     2.318    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X106Y59        LUT2 (Prop_lut2_I1_O)        0.105     2.423 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.255     2.678    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.158 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.158    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.256 r  inst_vga_shift/y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.256    inst_vga_shift/y_reg[4]_i_1_n_0
    SLICE_X107Y62        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.516 r  inst_vga_shift/y_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.516    inst_vga_shift/y_reg[8]_i_1_n_4
    SLICE_X107Y62        FDRE                                         r  inst_vga_shift/y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.410    26.713    inst_vga_shift/clk_out1
    SLICE_X107Y62        FDRE                                         r  inst_vga_shift/y_reg[11]/C
                         clock pessimism             -0.454    26.259    
                         clock uncertainty           -0.072    26.187    
    SLICE_X107Y62        FDRE (Setup_fdre_C_D)        0.059    26.246    inst_vga_shift/y_reg[11]
  -------------------------------------------------------------------
                         required time                         26.246    
                         arrival time                          -3.516    
  -------------------------------------------------------------------
                         slack                                 22.730    

Slack (MET) :             22.790ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_vga_shift/y_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock_1 rise@28.125ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 1.855ns (35.274%)  route 3.404ns (64.726%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 26.713 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          1.025     2.318    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X106Y59        LUT2 (Prop_lut2_I1_O)        0.105     2.423 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.255     2.678    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.158 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.158    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.256 r  inst_vga_shift/y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.256    inst_vga_shift/y_reg[4]_i_1_n_0
    SLICE_X107Y62        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.456 r  inst_vga_shift/y_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.456    inst_vga_shift/y_reg[8]_i_1_n_5
    SLICE_X107Y62        FDRE                                         r  inst_vga_shift/y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.410    26.713    inst_vga_shift/clk_out1
    SLICE_X107Y62        FDRE                                         r  inst_vga_shift/y_reg[10]/C
                         clock pessimism             -0.454    26.259    
                         clock uncertainty           -0.072    26.187    
    SLICE_X107Y62        FDRE (Setup_fdre_C_D)        0.059    26.246    inst_vga_shift/y_reg[10]
  -------------------------------------------------------------------
                         required time                         26.246    
                         arrival time                          -3.456    
  -------------------------------------------------------------------
                         slack                                 22.790    

Slack (MET) :             22.809ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_vga_shift/y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock_1 rise@28.125ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 1.836ns (35.040%)  route 3.404ns (64.960%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 26.713 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          1.025     2.318    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X106Y59        LUT2 (Prop_lut2_I1_O)        0.105     2.423 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.255     2.678    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.158 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.158    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.256 r  inst_vga_shift/y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.256    inst_vga_shift/y_reg[4]_i_1_n_0
    SLICE_X107Y62        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     3.437 r  inst_vga_shift/y_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.437    inst_vga_shift/y_reg[8]_i_1_n_7
    SLICE_X107Y62        FDRE                                         r  inst_vga_shift/y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.410    26.713    inst_vga_shift/clk_out1
    SLICE_X107Y62        FDRE                                         r  inst_vga_shift/y_reg[8]/C
                         clock pessimism             -0.454    26.259    
                         clock uncertainty           -0.072    26.187    
    SLICE_X107Y62        FDRE (Setup_fdre_C_D)        0.059    26.246    inst_vga_shift/y_reg[8]
  -------------------------------------------------------------------
                         required time                         26.246    
                         arrival time                          -3.437    
  -------------------------------------------------------------------
                         slack                                 22.809    

Slack (MET) :             22.823ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_vga_shift/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock_1 rise@28.125ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 1.822ns (34.866%)  route 3.404ns (65.134%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 26.713 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          1.025     2.318    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X106Y59        LUT2 (Prop_lut2_I1_O)        0.105     2.423 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.255     2.678    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.158 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.158    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.423 r  inst_vga_shift/y_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.423    inst_vga_shift/y_reg[4]_i_1_n_6
    SLICE_X107Y61        FDRE                                         r  inst_vga_shift/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.410    26.713    inst_vga_shift/clk_out1
    SLICE_X107Y61        FDRE                                         r  inst_vga_shift/y_reg[5]/C
                         clock pessimism             -0.454    26.259    
                         clock uncertainty           -0.072    26.187    
    SLICE_X107Y61        FDRE (Setup_fdre_C_D)        0.059    26.246    inst_vga_shift/y_reg[5]
  -------------------------------------------------------------------
                         required time                         26.246    
                         arrival time                          -3.423    
  -------------------------------------------------------------------
                         slack                                 22.823    

Slack (MET) :             22.828ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_vga_shift/y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock_1 rise@28.125ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 1.817ns (34.803%)  route 3.404ns (65.197%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 26.713 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          1.025     2.318    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X106Y59        LUT2 (Prop_lut2_I1_O)        0.105     2.423 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.255     2.678    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.158 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.158    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.418 r  inst_vga_shift/y_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.418    inst_vga_shift/y_reg[4]_i_1_n_4
    SLICE_X107Y61        FDRE                                         r  inst_vga_shift/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.410    26.713    inst_vga_shift/clk_out1
    SLICE_X107Y61        FDRE                                         r  inst_vga_shift/y_reg[7]/C
                         clock pessimism             -0.454    26.259    
                         clock uncertainty           -0.072    26.187    
    SLICE_X107Y61        FDRE (Setup_fdre_C_D)        0.059    26.246    inst_vga_shift/y_reg[7]
  -------------------------------------------------------------------
                         required time                         26.246    
                         arrival time                          -3.418    
  -------------------------------------------------------------------
                         slack                                 22.828    

Slack (MET) :             22.832ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_vga_shift/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock_1 rise@28.125ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 1.920ns (36.843%)  route 3.291ns (63.157%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 26.707 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          0.788     2.081    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X110Y68        LUT2 (Prop_lut2_I1_O)        0.105     2.186 r  inst_vga_shift/x[0]_i_2/O
                         net (fo=1, routed)           0.379     2.566    inst_vga_shift/x[0]_i_2_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.046 r  inst_vga_shift/x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.046    inst_vga_shift/x_reg[0]_i_1_n_0
    SLICE_X109Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.144 r  inst_vga_shift/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.144    inst_vga_shift/x_reg[4]_i_1_n_0
    SLICE_X109Y69        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.409 r  inst_vga_shift/x_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.409    inst_vga_shift/x_reg[8]_i_1_n_6
    SLICE_X109Y69        FDRE                                         r  inst_vga_shift/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.404    26.707    inst_vga_shift/clk_out1
    SLICE_X109Y69        FDRE                                         r  inst_vga_shift/x_reg[9]/C
                         clock pessimism             -0.454    26.253    
                         clock uncertainty           -0.072    26.181    
    SLICE_X109Y69        FDRE (Setup_fdre_C_D)        0.059    26.240    inst_vga_shift/x_reg[9]
  -------------------------------------------------------------------
                         required time                         26.240    
                         arrival time                          -3.409    
  -------------------------------------------------------------------
                         slack                                 22.832    

Slack (MET) :             22.837ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_vga_shift/x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock_1 rise@28.125ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 1.915ns (36.782%)  route 3.291ns (63.218%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 26.707 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          0.788     2.081    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X110Y68        LUT2 (Prop_lut2_I1_O)        0.105     2.186 r  inst_vga_shift/x[0]_i_2/O
                         net (fo=1, routed)           0.379     2.566    inst_vga_shift/x[0]_i_2_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.046 r  inst_vga_shift/x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.046    inst_vga_shift/x_reg[0]_i_1_n_0
    SLICE_X109Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.144 r  inst_vga_shift/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.144    inst_vga_shift/x_reg[4]_i_1_n_0
    SLICE_X109Y69        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.404 r  inst_vga_shift/x_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.404    inst_vga_shift/x_reg[8]_i_1_n_4
    SLICE_X109Y69        FDRE                                         r  inst_vga_shift/x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.404    26.707    inst_vga_shift/clk_out1
    SLICE_X109Y69        FDRE                                         r  inst_vga_shift/x_reg[11]/C
                         clock pessimism             -0.454    26.253    
                         clock uncertainty           -0.072    26.181    
    SLICE_X109Y69        FDRE (Setup_fdre_C_D)        0.059    26.240    inst_vga_shift/x_reg[11]
  -------------------------------------------------------------------
                         required time                         26.240    
                         arrival time                          -3.404    
  -------------------------------------------------------------------
                         slack                                 22.837    

Slack (MET) :             22.888ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_vga_shift/y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock_1 rise@28.125ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 1.757ns (34.045%)  route 3.404ns (65.955%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 26.713 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          1.025     2.318    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X106Y59        LUT2 (Prop_lut2_I1_O)        0.105     2.423 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.255     2.678    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.158 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.158    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.358 r  inst_vga_shift/y_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.358    inst_vga_shift/y_reg[4]_i_1_n_5
    SLICE_X107Y61        FDRE                                         r  inst_vga_shift/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.410    26.713    inst_vga_shift/clk_out1
    SLICE_X107Y61        FDRE                                         r  inst_vga_shift/y_reg[6]/C
                         clock pessimism             -0.454    26.259    
                         clock uncertainty           -0.072    26.187    
    SLICE_X107Y61        FDRE (Setup_fdre_C_D)        0.059    26.246    inst_vga_shift/y_reg[6]
  -------------------------------------------------------------------
                         required time                         26.246    
                         arrival time                          -3.358    
  -------------------------------------------------------------------
                         slack                                 22.888    

Slack (MET) :             22.897ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_vga_shift/x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.125ns  (clk_out1_clock_1 rise@28.125ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 1.855ns (36.045%)  route 3.291ns (63.955%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 26.707 - 28.125 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.518    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.569    -5.051 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.457    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.372 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.569    -1.803    inst_vga_shift/clk_out1
    SLICE_X111Y64        FDRE                                         r  inst_vga_shift/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.348    -1.455 f  inst_vga_shift/cnt_h_reg[3]/Q
                         net (fo=13, routed)          1.107    -0.347    inst_vga_shift/cnt_h_reg_n_0_[3]
    SLICE_X111Y66        LUT4 (Prop_lut4_I3_O)        0.252    -0.095 r  inst_vga_shift/cnt_v[0]_i_5/O
                         net (fo=1, routed)           0.348     0.253    inst_vga_shift/cnt_v[0]_i_5_n_0
    SLICE_X111Y66        LUT5 (Prop_lut5_I4_O)        0.267     0.520 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=28, routed)          0.668     1.188    inst_vga_shift/cnt_v
    SLICE_X109Y63        LUT4 (Prop_lut4_I1_O)        0.105     1.293 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=76, routed)          0.788     2.081    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X110Y68        LUT2 (Prop_lut2_I1_O)        0.105     2.186 r  inst_vga_shift/x[0]_i_2/O
                         net (fo=1, routed)           0.379     2.566    inst_vga_shift/x[0]_i_2_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.046 r  inst_vga_shift/x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.046    inst_vga_shift/x_reg[0]_i_1_n_0
    SLICE_X109Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.144 r  inst_vga_shift/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.144    inst_vga_shift/x_reg[4]_i_1_n_0
    SLICE_X109Y69        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.344 r  inst_vga_shift/x_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.344    inst_vga_shift/x_reg[8]_i_1_n_5
    SLICE_X109Y69        FDRE                                         r  inst_vga_shift/x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                     28.125    28.125 r  
    N18                                               0.000    28.125 r  clk (IN)
                         net (fo=0)                   0.000    28.125    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327    29.452 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    30.470    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.696    23.775 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.451    25.226    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    25.303 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         1.404    26.707    inst_vga_shift/clk_out1
    SLICE_X109Y69        FDRE                                         r  inst_vga_shift/x_reg[10]/C
                         clock pessimism             -0.454    26.253    
                         clock uncertainty           -0.072    26.181    
    SLICE_X109Y69        FDRE (Setup_fdre_C_D)        0.059    26.240    inst_vga_shift/x_reg[10]
  -------------------------------------------------------------------
                         required time                         26.240    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                 22.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_g/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_g/n1q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_1 rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.869%)  route 0.130ns (41.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.628    -0.540    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X111Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  inst_hdmi_trans/inst_encode_chn_g/n1d_reg[2]/Q
                         net (fo=7, routed)           0.130    -0.269    inst_hdmi_trans/inst_encode_chn_g/n1d[2]
    SLICE_X112Y69        LUT6 (Prop_lut6_I3_O)        0.045    -0.224 r  inst_hdmi_trans/inst_encode_chn_g/n1q_m[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    inst_hdmi_trans/inst_encode_chn_g/n1q_m[3]_i_1_n_0
    SLICE_X112Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n1q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.898    -0.310    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X112Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n1q_m_reg[3]/C
                         clock pessimism             -0.215    -0.526    
                         clock uncertainty            0.072    -0.454    
    SLICE_X112Y69        FDRE (Hold_fdre_C_D)         0.121    -0.333    inst_hdmi_trans/inst_encode_chn_g/n1q_m_reg[3]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_g/din_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_g/n0q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_1 rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.499%)  route 0.107ns (36.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.628    -0.540    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X110Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/din_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y69        FDRE (Prop_fdre_C_Q)         0.141    -0.399 f  inst_hdmi_trans/inst_encode_chn_g/din_q_reg[0]/Q
                         net (fo=10, routed)          0.107    -0.292    inst_hdmi_trans/inst_encode_chn_g/q_m_2
    SLICE_X111Y69        LUT6 (Prop_lut6_I5_O)        0.045    -0.247 r  inst_hdmi_trans/inst_encode_chn_g/n0q_m[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    inst_hdmi_trans/inst_encode_chn_g/n0q_m[2]_i_1_n_0
    SLICE_X111Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n0q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.898    -0.310    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X111Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n0q_m_reg[2]/C
                         clock pessimism             -0.216    -0.527    
                         clock uncertainty            0.072    -0.455    
    SLICE_X111Y69        FDRE (Hold_fdre_C_D)         0.091    -0.364    inst_hdmi_trans/inst_encode_chn_g/n0q_m_reg[2]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_r/n0q_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_r/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_1 rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.209ns (69.358%)  route 0.092ns (30.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.632    -0.536    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X112Y63        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/n0q_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y63        FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  inst_hdmi_trans/inst_encode_chn_r/n0q_m_reg[3]/Q
                         net (fo=10, routed)          0.092    -0.279    inst_hdmi_trans/inst_encode_chn_r/n0q_m[3]
    SLICE_X113Y63        LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  inst_hdmi_trans/inst_encode_chn_r/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    inst_hdmi_trans/inst_encode_chn_r/cnt[3]_i_1_n_0
    SLICE_X113Y63        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_r/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.903    -0.305    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X113Y63        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_r/cnt_reg[3]/C
                         clock pessimism             -0.217    -0.523    
                         clock uncertainty            0.072    -0.451    
    SLICE_X113Y63        FDCE (Hold_fdce_C_D)         0.092    -0.359    inst_hdmi_trans/inst_encode_chn_r/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_b/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_b/n0q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_1 rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.189ns (55.420%)  route 0.152ns (44.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.625    -0.543    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X107Y71        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  inst_hdmi_trans/inst_encode_chn_b/n1d_reg[2]/Q
                         net (fo=6, routed)           0.152    -0.249    inst_hdmi_trans/inst_encode_chn_b/n1d[2]
    SLICE_X108Y72        LUT4 (Prop_lut4_I1_O)        0.048    -0.201 r  inst_hdmi_trans/inst_encode_chn_b/n0q_m[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.201    inst_hdmi_trans/inst_encode_chn_b/n0q_m[3]_i_1__0_n_0
    SLICE_X108Y72        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/n0q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.892    -0.316    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X108Y72        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/n0q_m_reg[3]/C
                         clock pessimism             -0.213    -0.530    
                         clock uncertainty            0.072    -0.458    
    SLICE_X108Y72        FDRE (Hold_fdre_C_D)         0.131    -0.327    inst_hdmi_trans/inst_encode_chn_b/n0q_m_reg[3]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_r/n0q_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_r/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_1 rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.674%)  route 0.095ns (31.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.632    -0.536    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X112Y63        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/n0q_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y63        FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  inst_hdmi_trans/inst_encode_chn_r/n0q_m_reg[3]/Q
                         net (fo=10, routed)          0.095    -0.276    inst_hdmi_trans/inst_encode_chn_r/n0q_m[3]
    SLICE_X113Y63        LUT6 (Prop_lut6_I3_O)        0.045    -0.231 r  inst_hdmi_trans/inst_encode_chn_r/dout[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    inst_hdmi_trans/inst_encode_chn_r/dout[9]
    SLICE_X113Y63        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_r/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.903    -0.305    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X113Y63        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_r/dout_reg[9]/C
                         clock pessimism             -0.217    -0.523    
                         clock uncertainty            0.072    -0.451    
    SLICE_X113Y63        FDCE (Hold_fdce_C_D)         0.092    -0.359    inst_hdmi_trans/inst_encode_chn_r/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_g/n1d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_g/n1q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_1 rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.226ns (74.878%)  route 0.076ns (25.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.628    -0.540    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X111Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n1d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  inst_hdmi_trans/inst_encode_chn_g/n1d_reg[3]/Q
                         net (fo=7, routed)           0.076    -0.336    inst_hdmi_trans/inst_encode_chn_g/n1d[3]
    SLICE_X111Y69        LUT6 (Prop_lut6_I3_O)        0.098    -0.238 r  inst_hdmi_trans/inst_encode_chn_g/n1q_m[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    inst_hdmi_trans/inst_encode_chn_g/n1q_m[2]_i_1_n_0
    SLICE_X111Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n1q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.898    -0.310    inst_hdmi_trans/inst_encode_chn_g/clk_out1
    SLICE_X111Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_g/n1q_m_reg[2]/C
                         clock pessimism             -0.229    -0.540    
                         clock uncertainty            0.072    -0.468    
    SLICE_X111Y69        FDRE (Hold_fdre_C_D)         0.092    -0.376    inst_hdmi_trans/inst_encode_chn_g/n1q_m_reg[2]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_r/n1q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_1 rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.484%)  route 0.116ns (41.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.632    -0.536    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X112Y63        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y63        FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]/Q
                         net (fo=2, routed)           0.116    -0.255    inst_hdmi_trans/inst_encode_chn_r/din_q_reg_n_0_[0]
    SLICE_X112Y63        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/n1q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.903    -0.305    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X112Y63        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/n1q_m_reg[3]/C
                         clock pessimism             -0.230    -0.536    
                         clock uncertainty            0.072    -0.464    
    SLICE_X112Y63        FDRE (Hold_fdre_C_D)         0.063    -0.401    inst_hdmi_trans/inst_encode_chn_r/n1q_m_reg[3]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 inst_vga_shift/rgb_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_1 rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.778%)  route 0.174ns (55.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.631    -0.537    inst_vga_shift/clk_out1
    SLICE_X109Y65        FDRE                                         r  inst_vga_shift/rgb_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y65        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  inst_vga_shift/rgb_reg[16]/Q
                         net (fo=1, routed)           0.174    -0.222    inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]_0
    SLICE_X112Y63        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.903    -0.305    inst_hdmi_trans/inst_encode_chn_r/clk_out1
    SLICE_X112Y63        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]/C
                         clock pessimism             -0.193    -0.499    
                         clock uncertainty            0.072    -0.427    
    SLICE_X112Y63        FDRE (Hold_fdre_C_D)         0.059    -0.368    inst_hdmi_trans/inst_encode_chn_r/din_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_b/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_1 rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.953%)  route 0.146ns (44.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.625    -0.543    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X107Y72        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.146    -0.255    inst_hdmi_trans/inst_encode_chn_b/q_m_reg_reg_n_0_[1]
    SLICE_X109Y72        LUT6 (Prop_lut6_I3_O)        0.045    -0.210 r  inst_hdmi_trans/inst_encode_chn_b/dout[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.210    inst_hdmi_trans/inst_encode_chn_b/dout[1]_i_1__0_n_0
    SLICE_X109Y72        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_b/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.892    -0.316    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X109Y72        FDCE                                         r  inst_hdmi_trans/inst_encode_chn_b/dout_reg[1]/C
                         clock pessimism             -0.213    -0.530    
                         clock uncertainty            0.072    -0.458    
    SLICE_X109Y72        FDCE (Hold_fdce_C_D)         0.092    -0.366    inst_hdmi_trans/inst_encode_chn_b/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 inst_hdmi_trans/inst_encode_chn_b/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@14.062ns period=28.125ns})
  Destination:            inst_hdmi_trans/inst_encode_chn_b/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_1  {rise@0.000ns fall@14.063ns period=28.125ns})
  Path Group:             clk_out1_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_1 rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.245%)  route 0.157ns (52.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.407    -1.737 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.193    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.167 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.627    -0.541    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X107Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  inst_hdmi_trans/inst_encode_chn_b/c1_q_reg/Q
                         net (fo=1, routed)           0.157    -0.242    inst_hdmi_trans/inst_encode_chn_b/c1_q_reg_n_0
    SLICE_X107Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.898    inst_clock/inst/clk_in1_clock
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.727    -1.829 r  inst_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.237    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.208 r  inst_clock/inst/clkout1_buf/O
                         net (fo=140, routed)         0.895    -0.313    inst_hdmi_trans/inst_encode_chn_b/clk_out1
    SLICE_X107Y69        FDRE                                         r  inst_hdmi_trans/inst_encode_chn_b/c1_reg_reg/C
                         clock pessimism             -0.227    -0.541    
                         clock uncertainty            0.072    -0.469    
    SLICE_X107Y69        FDRE (Hold_fdre_C_D)         0.061    -0.408    inst_hdmi_trans/inst_encode_chn_b/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.166    





