<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>USBDM: USBDM::Dma0Info Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">USBDM
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_u_s_b_d_m.html">USBDM</a></li><li class="navelem"><a class="el" href="class_u_s_b_d_m_1_1_dma0_info.html">Dma0Info</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-static-attribs">Static Public Attributes</a> &#124;
<a href="class_u_s_b_d_m_1_1_dma0_info-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">USBDM::Dma0Info Class Reference<div class="ingroups"><a class="el" href="group___u_s_b_d_m___group.html">USBDM Peripheral Interface</a> &raquo; <a class="el" href="group___d_m_a___group.html">DMA, Direct Memory Access (DMA)</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Peripheral information for DMA, Direct Memory Access (DMA).  
 <a href="class_u_s_b_d_m_1_1_dma0_info.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="pin__mapping_8h_source.html">pin_mapping.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr class="memitem:af630c8bcbe84ccba8c8c0b53ab1611b1"><td class="memItemLeft" align="right" valign="top">static constexpr volatile <a class="el" href="struct_d_m_a___type.html">DMA_Type</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_u_s_b_d_m_1_1_dma0_info.html#af630c8bcbe84ccba8c8c0b53ab1611b1">dma</a> = (volatile <a class="el" href="struct_d_m_a___type.html">DMA_Type</a> *)<a class="el" href="group___d_m_a0___peripheral__access__layer___g_r_o_u_p.html#gac3e4c4102e27bfacdb141c3bdafdc120">DMA0_BasePtr</a></td></tr>
<tr class="memdesc:af630c8bcbe84ccba8c8c0b53ab1611b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hardware base pointer.  <a href="#af630c8bcbe84ccba8c8c0b53ab1611b1">More...</a><br /></td></tr>
<tr class="separator:af630c8bcbe84ccba8c8c0b53ab1611b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfb40ace7f833d512a5d3b21f7abf79b"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_u_s_b_d_m_1_1_dma0_info.html#adfb40ace7f833d512a5d3b21f7abf79b">clockMask</a> = <a class="el" href="group___s_i_m___register___masks___g_r_o_u_p.html#gac559e129885604991932101719e3b368">SIM_SCGC7_DMA_MASK</a></td></tr>
<tr class="memdesc:adfb40ace7f833d512a5d3b21f7abf79b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock mask for peripheral.  <a href="#adfb40ace7f833d512a5d3b21f7abf79b">More...</a><br /></td></tr>
<tr class="separator:adfb40ace7f833d512a5d3b21f7abf79b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3576addabd11f9789e48eb4a66431869"><td class="memItemLeft" align="right" valign="top">static constexpr volatile uint32_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_u_s_b_d_m_1_1_dma0_info.html#a3576addabd11f9789e48eb4a66431869">clockReg</a> = (volatile uint32_t *)(<a class="el" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="el" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC7))</td></tr>
<tr class="memdesc:a3576addabd11f9789e48eb4a66431869"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address of clock register for peripheral.  <a href="#a3576addabd11f9789e48eb4a66431869">More...</a><br /></td></tr>
<tr class="separator:a3576addabd11f9789e48eb4a66431869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad79b37c21512fae1a41c043171fa2ff4"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_u_s_b_d_m_1_1_dma0_info.html#ad79b37c21512fae1a41c043171fa2ff4">irqCount</a> = 4</td></tr>
<tr class="memdesc:ad79b37c21512fae1a41c043171fa2ff4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of IRQs for hardware.  <a href="#ad79b37c21512fae1a41c043171fa2ff4">More...</a><br /></td></tr>
<tr class="separator:ad79b37c21512fae1a41c043171fa2ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5735f0474a8a8d419d98bc41ba902239"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_u_s_b_d_m_1_1_dma0_info.html#a5735f0474a8a8d419d98bc41ba902239">irqNums</a> [] = {<a class="el" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a>}</td></tr>
<tr class="memdesc:a5735f0474a8a8d419d98bc41ba902239"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ numbers for hardware.  <a href="#a5735f0474a8a8d419d98bc41ba902239">More...</a><br /></td></tr>
<tr class="separator:a5735f0474a8a8d419d98bc41ba902239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54fece3fc397f991d0954b5eb58d84a8"><td class="memItemLeft" align="right" valign="top">static constexpr bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_u_s_b_d_m_1_1_dma0_info.html#a54fece3fc397f991d0954b5eb58d84a8">irqHandlerInstalled</a> = (0 == 1)</td></tr>
<tr class="memdesc:a54fece3fc397f991d0954b5eb58d84a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Class based callback handler has been installed in vector table.  <a href="#a54fece3fc397f991d0954b5eb58d84a8">More...</a><br /></td></tr>
<tr class="separator:a54fece3fc397f991d0954b5eb58d84a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5f7d8de76a7eb7f487d8a410a732048"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_u_s_b_d_m_1_1_dma0_info.html#ac5f7d8de76a7eb7f487d8a410a732048">irqLevel</a> = 0</td></tr>
<tr class="memdesc:ac5f7d8de76a7eb7f487d8a410a732048"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default IRQ level.  <a href="#ac5f7d8de76a7eb7f487d8a410a732048">More...</a><br /></td></tr>
<tr class="separator:ac5f7d8de76a7eb7f487d8a410a732048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a269c5651db6b670fba4ceba1f4e65a21"><td class="memItemLeft" align="right" valign="top">static constexpr unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_u_s_b_d_m_1_1_dma0_info.html#a269c5651db6b670fba4ceba1f4e65a21">NumChannels</a> = 4</td></tr>
<tr class="separator:a269c5651db6b670fba4ceba1f4e65a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Peripheral information for DMA, Direct Memory Access (DMA). </p>
<p>This may include pin information, constants, register addresses, and default register values, along with simple accessor functions. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="adfb40ace7f833d512a5d3b21f7abf79b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfb40ace7f833d512a5d3b21f7abf79b">&#9670;&nbsp;</a></span>clockMask</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t USBDM::Dma0Info::clockMask = <a class="el" href="group___s_i_m___register___masks___g_r_o_u_p.html#gac559e129885604991932101719e3b368">SIM_SCGC7_DMA_MASK</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clock mask for peripheral. </p>

</div>
</div>
<a id="a3576addabd11f9789e48eb4a66431869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3576addabd11f9789e48eb4a66431869">&#9670;&nbsp;</a></span>clockReg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr volatile uint32_t* USBDM::Dma0Info::clockReg = (volatile uint32_t *)(<a class="el" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html#ga29f3791cf14f1a39a1d1b6941d07c29d">SIM_BasePtr</a>+offsetof(<a class="el" href="struct_s_i_m___type.html">SIM_Type</a>,SCGC7))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Address of clock register for peripheral. </p>

</div>
</div>
<a id="af630c8bcbe84ccba8c8c0b53ab1611b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af630c8bcbe84ccba8c8c0b53ab1611b1">&#9670;&nbsp;</a></span>dma</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr volatile <a class="el" href="struct_d_m_a___type.html">DMA_Type</a>* USBDM::Dma0Info::dma = (volatile <a class="el" href="struct_d_m_a___type.html">DMA_Type</a> *)<a class="el" href="group___d_m_a0___peripheral__access__layer___g_r_o_u_p.html#gac3e4c4102e27bfacdb141c3bdafdc120">DMA0_BasePtr</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Hardware base pointer. </p>

</div>
</div>
<a id="ad79b37c21512fae1a41c043171fa2ff4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad79b37c21512fae1a41c043171fa2ff4">&#9670;&nbsp;</a></span>irqCount</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t USBDM::Dma0Info::irqCount = 4</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Number of IRQs for hardware. </p>

</div>
</div>
<a id="a54fece3fc397f991d0954b5eb58d84a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54fece3fc397f991d0954b5eb58d84a8">&#9670;&nbsp;</a></span>irqHandlerInstalled</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr bool USBDM::Dma0Info::irqHandlerInstalled = (0 == 1)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Class based callback handler has been installed in vector table. </p>

</div>
</div>
<a id="ac5f7d8de76a7eb7f487d8a410a732048"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5f7d8de76a7eb7f487d8a410a732048">&#9670;&nbsp;</a></span>irqLevel</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t USBDM::Dma0Info::irqLevel = 0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Default IRQ level. </p>

</div>
</div>
<a id="a5735f0474a8a8d419d98bc41ba902239"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5735f0474a8a8d419d98bc41ba902239">&#9670;&nbsp;</a></span>irqNums</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="group___interrupt__vector__numbers___g_r_o_u_p.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> USBDM::Dma0Info::irqNums[] = {<a class="el" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a>}</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>IRQ numbers for hardware. </p>

</div>
</div>
<a id="a269c5651db6b670fba4ceba1f4e65a21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a269c5651db6b670fba4ceba1f4e65a21">&#9670;&nbsp;</a></span>NumChannels</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr unsigned USBDM::Dma0Info::NumChannels = 4</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>Project_Headers/<a class="el" href="pin__mapping_8h_source.html">pin_mapping.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 21 2017 07:45:27 for USBDM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
