
---------- Begin Simulation Statistics ----------
final_tick                                 3404981500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 138811                       # Simulator instruction rate (inst/s)
host_mem_usage                                 875040                       # Number of bytes of host memory used
host_op_rate                                   158529                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    69.29                       # Real time elapsed on the host
host_tick_rate                               49138502                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9618678                       # Number of instructions simulated
sim_ops                                      10985031                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003405                       # Number of seconds simulated
sim_ticks                                  3404981500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.349111                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1120959                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1128303                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 24                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             27378                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1711044                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              78251                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           79726                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1475                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2611622                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  346446                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          660                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4472740                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3674732                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24552                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2418242                       # Number of branches committed
system.cpu.commit.bw_lim_events                548001                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             329                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          919788                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              9622808                       # Number of instructions committed
system.cpu.commit.committedOps               10989161                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      6319840                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.738835                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.507080                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3180054     50.32%     50.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       948757     15.01%     65.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       573247      9.07%     74.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       410350      6.49%     80.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       235564      3.73%     84.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       241022      3.81%     88.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       148429      2.35%     90.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        34416      0.54%     91.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       548001      8.67%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6319840                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               322766                       # Number of function calls committed.
system.cpu.commit.int_insts                   9549744                       # Number of committed integer instructions.
system.cpu.commit.loads                       1247692                       # Number of loads committed
system.cpu.commit.membars                         270                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          589      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8387352     76.32%     76.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           68608      0.62%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                9      0.00%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           7468      0.07%     77.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           9555      0.09%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          48762      0.44%     77.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         43570      0.40%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        20577      0.19%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          20138      0.18%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         29626      0.27%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          2058      0.02%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            1298      0.01%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3092      0.03%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            2365      0.02%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               5      0.00%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           1936      0.02%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1247692     11.35%     90.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1094461      9.96%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10989161                       # Class of committed instruction
system.cpu.commit.refs                        2342153                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    256840                       # Number of committed Vector instructions.
system.cpu.committedInsts                     9618678                       # Number of Instructions Simulated
system.cpu.committedOps                      10985031                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.707994                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.707994                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1158824                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  2863                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1114293                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12072710                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2814054                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2309208                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24869                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  9184                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                139921                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2611622                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1937722                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3355649                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 10291                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          391                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10727850                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   71                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   55390                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.383500                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            3063070                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1545656                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.575317                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            6446876                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.896455                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.739036                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3816624     59.20%     59.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   176120      2.73%     61.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   478297      7.42%     69.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   447481      6.94%     76.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   161998      2.51%     78.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   379373      5.88%     84.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   269052      4.17%     88.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   151562      2.35%     91.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   566369      8.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6446876                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued       228521                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit      1429122                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified      1834370                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull        96528                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage      29786030                       # number of prefetches that crossed the page
system.cpu.idleCycles                          363088                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                26787                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2496275                       # Number of branches executed
system.cpu.iew.exec_nop                          6194                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.717208                       # Inst execution rate
system.cpu.iew.exec_refs                      2533018                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1153922                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  241473                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1332203                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                394                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2641                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1205957                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11909300                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1379096                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             40141                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11694125                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1627                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 18888                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24869                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 22171                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1940                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            35669                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           97                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          246                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        67795                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        84511                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       111496                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            246                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        17069                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           9718                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11117400                       # num instructions consuming a value
system.cpu.iew.wb_count                      11604136                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.520751                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5789399                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.703994                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11613133                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13130987                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8460610                       # number of integer regfile writes
system.cpu.ipc                               1.412442                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.412442                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               599      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8871977     75.61%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                90749      0.77%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    14      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                7486      0.06%     76.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               11867      0.10%     76.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               56297      0.48%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              48940      0.42%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           20584      0.18%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               23883      0.20%     77.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              39759      0.34%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               3207      0.03%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1330      0.01%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3137      0.03%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 2405      0.02%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    5      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1970      0.02%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1387644     11.83%     90.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1162413      9.91%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11734266                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      115219                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009819                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   33982     29.49%     29.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     15      0.01%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                15219     13.21%     42.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc               474      0.41%     43.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     9      0.01%     43.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                10905      9.46%     52.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     52.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     52.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     52.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     10      0.01%     52.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      9      0.01%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     52.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  22294     19.35%     71.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 32302     28.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11528544                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           29418471                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11316155                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12374769                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11902712                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11734266                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 394                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          918074                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1831                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             65                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       667040                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6446876                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.820148                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.000935                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2323810     36.05%     36.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1251178     19.41%     55.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              896485     13.91%     69.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              783554     12.15%     81.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              334611      5.19%     86.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              394731      6.12%     92.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              274294      4.25%     97.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              124111      1.93%     99.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               64102      0.99%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6446876                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.723103                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 320342                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             613987                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       287981                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            446650                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            112473                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           100449                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1332203                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1205957                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8343101                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 154088                       # number of misc regfile writes
system.cpu.numCycles                          6809964                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  390662                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11889111                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 216326                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2873827                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   4331                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  8364                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              19469416                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11990935                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12961037                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2382558                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 147279                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24869                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                419463                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1071926                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13424094                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         355497                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              18986                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    680308                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            406                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           412323                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     17679397                       # The number of ROB reads
system.cpu.rob.rob_writes                    23945252                       # The number of ROB writes
system.cpu.timesIdled                           40176                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   325873                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  220473                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    61                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9154                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       173696                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       348481                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5309                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3764                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3764                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5309                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            81                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        18227                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18227                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       580672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  580672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9154                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9154    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9154                       # Request fanout histogram
system.membus.reqLayer0.occupancy            11097000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           47850500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3404981500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            170100                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         9430                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       150669                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13597                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4571                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4571                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        150734                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19367                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          113                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          113                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       452136                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        71129                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                523265                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     19289728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2135552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               21425280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           174785                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000063                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007933                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 174774     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     11      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             174785                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          357702839                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          36018390                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         226102993                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3404981500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                49130                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                17177                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        99291                       # number of demand (read+write) hits
system.l2.demand_hits::total                   165598                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               49130                       # number of overall hits
system.l2.overall_hits::.cpu.data               17177                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        99291                       # number of overall hits
system.l2.overall_hits::total                  165598                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2313                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6761                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9074                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2313                       # number of overall misses
system.l2.overall_misses::.cpu.data              6761                       # number of overall misses
system.l2.overall_misses::total                  9074                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    179524500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    510671500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        690196000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    179524500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    510671500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       690196000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            51443                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            23938                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        99291                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               174672                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           51443                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           23938                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        99291                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              174672                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.044962                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.282438                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.051949                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.044962                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.282438                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.051949                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77615.434501                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75531.947937                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76063.037249                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77615.434501                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75531.947937                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76063.037249                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2313                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6761                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9074                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2313                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6761                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9074                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    156404500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    443061500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    599466000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    156404500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    443061500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    599466000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.044962                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.282438                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.051949                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.044962                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.282438                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.051949                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67619.757890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65531.947937                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66064.139299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67619.757890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65531.947937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66064.139299                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         9430                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             9430                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         9430                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         9430                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       150658                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           150658                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       150658                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       150658                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               807                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   807                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3764                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3764                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    284802000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     284802000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          4571                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4571                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.823452                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.823452                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75664.718385                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75664.718385                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3764                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3764                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    247162000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    247162000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.823452                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.823452                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65664.718385                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65664.718385                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          49130                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        99291                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             148421                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2313                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2313                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    179524500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    179524500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        51443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        99291                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         150734                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.044962                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.015345                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77615.434501                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77615.434501                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2313                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2313                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    156404500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    156404500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.044962                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.015345                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67619.757890                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67619.757890                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16370                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16370                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2997                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2997                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    225869500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    225869500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        19367                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         19367                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.154748                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.154748                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75365.198532                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75365.198532                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2997                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2997                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    195899500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    195899500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.154748                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.154748                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65365.198532                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65365.198532                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            32                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                32                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           81                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              81                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          113                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           113                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.716814                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.716814                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           81                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           81                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1547000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1547000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.716814                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.716814                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19098.765432                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19098.765432                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3404981500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5900.354742                       # Cycle average of tags in use
system.l2.tags.total_refs                      348388                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9176                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     37.967306                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      47.068424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1643.292103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4209.994216                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001436                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.050149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.128479                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.180065                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          298                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          602                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8086                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.279053                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2796936                       # Number of tag accesses
system.l2.tags.data_accesses                  2796936                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3404981500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         147968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         432704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             580672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       147968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        147968                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9073                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          43456330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         127079692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             170536022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     43456330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         43456330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         43456330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        127079692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            170536022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6761.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000743000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18937                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9073                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9073                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     56888500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   45365000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               227007250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6270.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25020.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7786                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9073                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1279                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    452.553557                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   269.336096                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   396.558442                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          331     25.88%     25.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          264     20.64%     46.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          128     10.01%     56.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           67      5.24%     61.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           51      3.99%     65.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           39      3.05%     68.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           31      2.42%     71.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           31      2.42%     73.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          337     26.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1279                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 580672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  580672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       170.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    170.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3404889000                       # Total gap between requests
system.mem_ctrls.avgGap                     375277.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       147968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       432704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 43456330.085787549615                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 127079691.916094124317                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2312                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6761                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     61277250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    165730000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26504.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24512.65                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    85.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4726680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2493315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            31537380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     268597680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        470617080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        911204160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1689176295                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        496.089713                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2363817750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    113620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    927543750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4462500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2360490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            33243840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     268597680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        474560910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        907883040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1691108460                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        496.657165                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2354953250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    113620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    936408250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3404981500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1879630                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1879630                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1879630                       # number of overall hits
system.cpu.icache.overall_hits::total         1879630                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        58091                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          58091                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        58091                       # number of overall misses
system.cpu.icache.overall_misses::total         58091                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    947536972                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    947536972                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    947536972                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    947536972                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1937721                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1937721                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1937721                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1937721                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.029979                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.029979                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.029979                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.029979                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 16311.252552                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16311.252552                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 16311.252552                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16311.252552                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        13357                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1523                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     8.770190                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             80211                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks       150669                       # number of writebacks
system.cpu.icache.writebacks::total            150669                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         6648                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         6648                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         6648                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         6648                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        51443                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        51443                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        51443                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        99291                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       150734                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    811504978                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    811504978                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    811504978                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher   1197511315                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2009016293                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.026548                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.026548                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.026548                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.077789                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 15774.837743                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15774.837743                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 15774.837743                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12060.622967                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13328.222518                       # average overall mshr miss latency
system.cpu.icache.replacements                 150669                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1879630                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1879630                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        58091                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         58091                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    947536972                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    947536972                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1937721                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1937721                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.029979                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.029979                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 16311.252552                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16311.252552                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         6648                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         6648                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        51443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        51443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    811504978                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    811504978                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.026548                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.026548                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 15774.837743                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15774.837743                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        99291                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        99291                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher   1197511315                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total   1197511315                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12060.622967                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12060.622967                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3404981500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3404981500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.949663                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2030363                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            150733                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.469930                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    32.497641                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    31.452022                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.507776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.491438                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999213                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           29                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.453125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4026175                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4026175                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3404981500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3404981500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3404981500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3404981500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3404981500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2305353                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2305353                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2306969                       # number of overall hits
system.cpu.dcache.overall_hits::total         2306969                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        66693                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          66693                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        66720                       # number of overall misses
system.cpu.dcache.overall_misses::total         66720                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2663084217                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2663084217                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2663084217                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2663084217                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2372046                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2372046                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2373689                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2373689                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028116                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028116                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028108                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028108                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39930.490711                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39930.490711                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39914.331790                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39914.331790                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        58247                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        32958                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2025                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             271                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.763951                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   121.616236                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         9430                       # number of writebacks
system.cpu.dcache.writebacks::total              9430                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        42674                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        42674                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        42674                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        42674                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        24019                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24019                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        24046                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24046                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    730700882                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    730700882                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    731249882                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    731249882                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010126                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010126                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010130                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010130                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30421.786169                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30421.786169                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30410.458371                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30410.458371                       # average overall mshr miss latency
system.cpu.dcache.replacements                  23027                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1237701                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1237701                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        39790                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         39790                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1142642500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1142642500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1277491                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1277491                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28716.825836                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28716.825836                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        20454                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        20454                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        19336                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        19336                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    426758000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    426758000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015136                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015136                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22070.645428                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22070.645428                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1067491                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1067491                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        26825                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        26825                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1518115273                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1518115273                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1094316                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1094316                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024513                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024513                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56593.300019                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56593.300019                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        22220                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        22220                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4605                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4605                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    301694438                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    301694438                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004208                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004208                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65514.535939                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65514.535939                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1616                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1616                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1643                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1643                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.016433                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.016433                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       549000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       549000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.016433                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.016433                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 20333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 20333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          161                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          161                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           78                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           78                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      2326444                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      2326444                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          239                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          239                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.326360                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.326360                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 29826.205128                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 29826.205128                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           78                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           78                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      2248444                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      2248444                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.326360                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.326360                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 28826.205128                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 28826.205128                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          293                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          293                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       542500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       542500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.029801                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.029801                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 60277.777778                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 60277.777778                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       408500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       408500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.016556                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.016556                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        81700                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        81700                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          267                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          267                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3404981500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           916.776568                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2331580                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24051                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             96.943162                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   916.776568                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.895290                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.895290                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          151                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          294                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          574                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4772567                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4772567                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3404981500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3404981500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
