Timing Analyzer report for VGA-FRAMEBUFFER
Wed Jul 20 14:56:21 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; VGA-FRAMEBUFFER                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10E22C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.28        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  13.9%      ;
;     Processor 3            ;  11.2%      ;
;     Processor 4            ;   3.4%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; clk                                             ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { clk }                                             ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                  ;
+----------+-----------------+-------------------------------------------------+------+
; Fmax     ; Restricted Fmax ; Clock Name                                      ; Note ;
+----------+-----------------+-------------------------------------------------+------+
; 34.4 MHz ; 34.4 MHz        ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.928 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.452 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk                                             ; 9.934  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.716 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 10.928 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.477     ; 28.596     ;
; 10.958 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.477     ; 28.566     ;
; 11.582 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.477     ; 27.942     ;
; 11.962 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 27.961     ;
; 11.992 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 27.931     ;
; 12.324 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.477     ; 27.200     ;
; 12.348 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 27.591     ;
; 12.367 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 27.572     ;
; 12.378 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 27.561     ;
; 12.397 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 27.542     ;
; 12.441 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 27.481     ;
; 12.465 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 27.472     ;
; 12.471 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 27.451     ;
; 12.495 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 27.442     ;
; 12.498 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 27.444     ;
; 12.520 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.477     ; 27.004     ;
; 12.528 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 27.414     ;
; 12.570 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 27.369     ;
; 12.600 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 27.339     ;
; 12.616 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 27.307     ;
; 12.645 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.496     ; 26.860     ;
; 12.646 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.496     ; 26.859     ;
; 12.705 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 27.234     ;
; 12.735 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 27.204     ;
; 12.784 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 27.131     ;
; 12.814 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 27.101     ;
; 12.981 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 26.934     ;
; 13.002 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 26.937     ;
; 13.011 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 26.904     ;
; 13.021 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 26.918     ;
; 13.048 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 26.867     ;
; 13.078 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 26.837     ;
; 13.095 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 26.827     ;
; 13.119 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 26.818     ;
; 13.152 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 26.790     ;
; 13.160 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[4]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 26.755     ;
; 13.163 ; vga:i_vga|vpos[8]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 26.759     ;
; 13.164 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 26.751     ;
; 13.175 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 26.740     ;
; 13.190 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[4]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 26.725     ;
; 13.193 ; vga:i_vga|vpos[8]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 26.729     ;
; 13.194 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 26.721     ;
; 13.198 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.477     ; 26.326     ;
; 13.205 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 26.710     ;
; 13.224 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 26.715     ;
; 13.226 ; vga:i_vga|vpos[9]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 26.696     ;
; 13.256 ; vga:i_vga|vpos[9]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 26.666     ;
; 13.358 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 26.565     ;
; 13.359 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 26.580     ;
; 13.367 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 26.548     ;
; 13.397 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 26.518     ;
; 13.438 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 26.477     ;
; 13.474 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 26.465     ;
; 13.504 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 26.435     ;
; 13.551 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 26.364     ;
; 13.554 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 26.369     ;
; 13.581 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 26.334     ;
; 13.635 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 26.280     ;
; 13.679 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 26.225     ;
; 13.680 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 26.224     ;
; 13.702 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 26.213     ;
; 13.744 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 26.195     ;
; 13.763 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 26.176     ;
; 13.814 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[4]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 26.101     ;
; 13.817 ; vga:i_vga|vpos[8]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 26.105     ;
; 13.818 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 26.097     ;
; 13.829 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 26.086     ;
; 13.837 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 26.085     ;
; 13.861 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 26.076     ;
; 13.880 ; vga:i_vga|vpos[9]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 26.042     ;
; 13.894 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 26.048     ;
; 13.940 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 25.999     ;
; 13.959 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 25.980     ;
; 13.966 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 25.973     ;
; 14.021 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 25.894     ;
; 14.033 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 25.889     ;
; 14.057 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 25.880     ;
; 14.065 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 25.855     ;
; 14.066 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 25.854     ;
; 14.084 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 25.836     ;
; 14.085 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 25.835     ;
; 14.090 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 25.852     ;
; 14.101 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 25.838     ;
; 14.128 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 25.811     ;
; 14.158 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 25.745     ;
; 14.159 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 25.744     ;
; 14.162 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 25.777     ;
; 14.180 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 25.735     ;
; 14.182 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 25.736     ;
; 14.183 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 25.735     ;
; 14.205 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 25.710     ;
; 14.215 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 25.708     ;
; 14.216 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 25.707     ;
; 14.232 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 25.691     ;
; 14.287 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 25.633     ;
; 14.288 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 25.632     ;
; 14.297 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 25.642     ;
; 14.376 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 25.539     ;
; 14.377 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 25.538     ;
; 14.422 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 25.498     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.452 ; vga:i_vga|vpos[0]                                                    ; vga:i_vga|vpos[0]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga:i_vga|vpos[2]                                                    ; vga:i_vga|vpos[2]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga:i_vga|vpos[3]                                                    ; vga:i_vga|vpos[3]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga:i_vga|vpos[1]                                                    ; vga:i_vga|vpos[1]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~21                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~21                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~23                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~23                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~22                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~22                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~20                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~20                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~18                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~18                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~17                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~17                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~16                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~16                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~19                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~19                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[3]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[1]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[2]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[0]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[0]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[0]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[1]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[2]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[3]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[4]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[5]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[3]     ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[3]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_top:FIFO|counter[2]                                             ; FIFO_top:FIFO|counter[2]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_top:FIFO|counter[1]                                             ; FIFO_top:FIFO|counter[1]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; memsyncreset:memsyncreset|memenable                                  ; memsyncreset:memsyncreset|memenable                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; memsyncreset:memsyncreset|counter[9]                                 ; memsyncreset:memsyncreset|counter[9]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; memsyncreset:memsyncreset|counter[8]                                 ; memsyncreset:memsyncreset|counter[8]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; memsyncreset:memsyncreset|counter[3]                                 ; memsyncreset:memsyncreset|counter[3]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; memsyncreset:memsyncreset|counter[1]                                 ; memsyncreset:memsyncreset|counter[1]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; memsyncreset:memsyncreset|counter[0]                                 ; memsyncreset:memsyncreset|counter[0]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; memsyncreset:memsyncreset|counter[10]                                ; memsyncreset:memsyncreset|counter[10]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; memsyncreset:memsyncreset|stp.10                                     ; memsyncreset:memsyncreset|stp.10                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~12                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~12                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~4                         ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~4                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~28                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~28                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~29                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~29                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~24                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~24                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~25                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~25                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~27                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~27                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~26                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~26                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~1                         ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~1                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~5                         ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~5                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~13                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~13                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~9                         ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~9                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~11                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~11                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~15                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~15                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~7                         ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~7                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~3                         ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~3                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~0                         ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~0                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~8                         ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~8                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~6                         ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~6                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~10                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~10                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~2                         ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~2                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~14                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~14                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memsyncreset:memsyncreset|counter[7]                                 ; memsyncreset:memsyncreset|counter[7]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memsyncreset:memsyncreset|counter[6]                                 ; memsyncreset:memsyncreset|counter[6]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memsyncreset:memsyncreset|counter[5]                                 ; memsyncreset:memsyncreset|counter[5]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memsyncreset:memsyncreset|counter[4]                                 ; memsyncreset:memsyncreset|counter[4]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; memsyncreset:memsyncreset|counter[2]                                 ; memsyncreset:memsyncreset|counter[2]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; FIFO_top:FIFO|counter[0]                                             ; FIFO_top:FIFO|counter[0]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.492 ; FIFO_top:FIFO|counter[2]                                             ; FIFO_top:FIFO|counter[0]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.785      ;
; 0.500 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[5]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatatomem[5]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; FIFO_top:FIFO|counter[0]                                             ; FIFO_top:FIFO|counter[2]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[3]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatatomem[3]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatabuf[3]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[3]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatabuf[4]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[4]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; FIFO_top:FIFO|counter[0]                                             ; FIFO_top:FIFO|counter[1]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatabuf[4]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[4]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.504 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[0]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatatomem[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.797      ;
; 0.510 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.000   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.001                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.517 ; FIFO_top:FIFO|counter[0]                                             ; FIFO_top:FIFO|pop                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.810      ;
; 0.525 ; ROM_top:ROM|vpos[3]                                                  ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~porta_datain_reg0                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.504      ; 1.283      ;
; 0.541 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[1]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0_bypass[3]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.834      ;
; 0.543 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[3]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0_bypass[7]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.836      ;
; 0.554 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.011   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.100                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.847      ;
; 0.642 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect[0] ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_r[0]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.647 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.100   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.000                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.940      ;
; 0.682 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[2]                     ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.975      ;
; 0.702 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[5] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.442      ;
; 0.752 ; vga:i_vga|hpos[6]                                                    ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_r[3]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.044      ;
; 0.754 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                        ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.757 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                        ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.050      ;
; 0.762 ; vga:i_vga|hpos[3]                                                    ; vga:i_vga|hpos[3]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; ROM_top:ROM|counter[11]                                              ; ROM_top:ROM|counter[11]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; ROM_top:ROM|counter[7]                                               ; ROM_top:ROM|counter[7]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ROM_top:ROM|counter[5]                                               ; ROM_top:ROM|counter[5]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ROM_top:ROM|counter[10]                                              ; ROM_top:ROM|counter[10]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ROM_top:ROM|counter[8]                                               ; ROM_top:ROM|counter[8]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; ROM_top:ROM|counter[12]                                              ; ROM_top:ROM|counter[12]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; ROM_top:ROM|counter[6]                                               ; ROM_top:ROM|counter[6]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.769 ; vga:i_vga|hpos[7]                                                    ; vga:i_vga|hpos[7]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.769 ; vga:i_vga|hpos[1]                                                    ; vga:i_vga|hpos[1]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.770 ; ROM_top:ROM|counter[3]                                               ; ROM_top:ROM|counter[3]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.770 ; vga:i_vga|hpos[2]                                                    ; vga:i_vga|hpos[2]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.771 ; ROM_top:ROM|counter[1]                                               ; ROM_top:ROM|counter[1]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; ROM_top:ROM|counter[2]                                               ; ROM_top:ROM|counter[2]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                        ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; vga:i_vga|hpos[4]                                                    ; vga:i_vga|hpos[4]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; vga:i_vga|hpos[6]                                                    ; vga:i_vga|hpos[6]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
+-------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 37.59 MHz ; 37.59 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 13.395 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk                                             ; 9.943  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.716 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 13.395 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.422     ; 26.185     ;
; 13.424 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.422     ; 26.156     ;
; 13.951 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.422     ; 25.629     ;
; 14.222 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 25.709     ;
; 14.251 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 25.680     ;
; 14.611 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.422     ; 24.969     ;
; 14.639 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 25.305     ;
; 14.650 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 25.295     ;
; 14.662 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 25.283     ;
; 14.668 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 25.276     ;
; 14.679 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 25.266     ;
; 14.680 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 25.250     ;
; 14.691 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 25.254     ;
; 14.709 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 25.221     ;
; 14.715 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 25.234     ;
; 14.744 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 25.205     ;
; 14.778 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 25.153     ;
; 14.812 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.422     ; 24.768     ;
; 14.839 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 25.106     ;
; 14.868 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 25.077     ;
; 14.885 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.438     ; 24.679     ;
; 14.886 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.438     ; 24.678     ;
; 14.963 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 24.982     ;
; 14.992 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 24.953     ;
; 15.065 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 24.857     ;
; 15.094 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 24.828     ;
; 15.195 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 24.749     ;
; 15.206 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 24.739     ;
; 15.217 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 24.705     ;
; 15.218 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 24.727     ;
; 15.236 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 24.694     ;
; 15.246 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 24.676     ;
; 15.271 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 24.678     ;
; 15.306 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 24.616     ;
; 15.332 ; vga:i_vga|vpos[8]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 24.598     ;
; 15.335 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 24.587     ;
; 15.361 ; vga:i_vga|vpos[8]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 24.569     ;
; 15.395 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 24.550     ;
; 15.414 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[4]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 24.508     ;
; 15.415 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 24.507     ;
; 15.420 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.422     ; 24.160     ;
; 15.423 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 24.499     ;
; 15.438 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 24.493     ;
; 15.443 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[4]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 24.479     ;
; 15.444 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 24.478     ;
; 15.452 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 24.470     ;
; 15.480 ; vga:i_vga|vpos[9]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 24.450     ;
; 15.509 ; vga:i_vga|vpos[9]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 24.421     ;
; 15.519 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 24.426     ;
; 15.598 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 24.324     ;
; 15.621 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 24.301     ;
; 15.627 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 24.295     ;
; 15.639 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 24.292     ;
; 15.692 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 24.253     ;
; 15.712 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 24.203     ;
; 15.713 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 24.202     ;
; 15.721 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 24.224     ;
; 15.769 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 24.153     ;
; 15.773 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 24.149     ;
; 15.798 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 24.124     ;
; 15.855 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 24.089     ;
; 15.862 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 24.060     ;
; 15.866 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 24.079     ;
; 15.878 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 24.067     ;
; 15.888 ; vga:i_vga|vpos[8]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 24.042     ;
; 15.896 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 24.034     ;
; 15.931 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 24.018     ;
; 15.970 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[4]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 23.952     ;
; 15.971 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 23.951     ;
; 15.979 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 23.943     ;
; 16.036 ; vga:i_vga|vpos[9]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 23.894     ;
; 16.055 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 23.890     ;
; 16.056 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 23.888     ;
; 16.067 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 23.878     ;
; 16.079 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 23.866     ;
; 16.097 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 23.833     ;
; 16.132 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 23.817     ;
; 16.141 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 23.788     ;
; 16.142 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 23.787     ;
; 16.154 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 23.768     ;
; 16.156 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 23.772     ;
; 16.157 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 23.771     ;
; 16.158 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 23.771     ;
; 16.159 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 23.770     ;
; 16.170 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 23.744     ;
; 16.171 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 23.743     ;
; 16.179 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 23.766     ;
; 16.205 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 23.728     ;
; 16.206 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 23.727     ;
; 16.247 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 23.684     ;
; 16.248 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 23.697     ;
; 16.256 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 23.689     ;
; 16.281 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 23.641     ;
; 16.325 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 23.597     ;
; 16.329 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 23.600     ;
; 16.330 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 23.599     ;
; 16.380 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 23.565     ;
; 16.433 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 23.489     ;
; 16.453 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 23.476     ;
; 16.454 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 23.475     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.401 ; vga:i_vga|vpos[0]                                                    ; vga:i_vga|vpos[0]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga:i_vga|vpos[2]                                                    ; vga:i_vga|vpos[2]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga:i_vga|vpos[3]                                                    ; vga:i_vga|vpos[3]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga:i_vga|vpos[1]                                                    ; vga:i_vga|vpos[1]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[3]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[1]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[2]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[0]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[0]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[0]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[1]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[2]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[3]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[4]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[5]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~1                         ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~1                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~5                         ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~5                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~13                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~13                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~9                         ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~9                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~11                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~11                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~15                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~15                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~7                         ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~7                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~3                         ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~3                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~0                         ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~0                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~8                         ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~8                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~6                         ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~6                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~10                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~10                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~2                         ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~2                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~14                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~14                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[3]     ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[3]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_top:FIFO|counter[2]                                             ; FIFO_top:FIFO|counter[2]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_top:FIFO|counter[1]                                             ; FIFO_top:FIFO|counter[1]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; memsyncreset:memsyncreset|memenable                                  ; memsyncreset:memsyncreset|memenable                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; memsyncreset:memsyncreset|counter[7]                                 ; memsyncreset:memsyncreset|counter[7]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; memsyncreset:memsyncreset|counter[9]                                 ; memsyncreset:memsyncreset|counter[9]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; memsyncreset:memsyncreset|counter[8]                                 ; memsyncreset:memsyncreset|counter[8]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; memsyncreset:memsyncreset|counter[6]                                 ; memsyncreset:memsyncreset|counter[6]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; memsyncreset:memsyncreset|counter[5]                                 ; memsyncreset:memsyncreset|counter[5]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; memsyncreset:memsyncreset|counter[4]                                 ; memsyncreset:memsyncreset|counter[4]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; memsyncreset:memsyncreset|counter[3]                                 ; memsyncreset:memsyncreset|counter[3]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; memsyncreset:memsyncreset|counter[2]                                 ; memsyncreset:memsyncreset|counter[2]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; memsyncreset:memsyncreset|counter[1]                                 ; memsyncreset:memsyncreset|counter[1]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; memsyncreset:memsyncreset|counter[0]                                 ; memsyncreset:memsyncreset|counter[0]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; memsyncreset:memsyncreset|counter[10]                                ; memsyncreset:memsyncreset|counter[10]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; memsyncreset:memsyncreset|stp.10                                     ; memsyncreset:memsyncreset|stp.10                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~21                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~21                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~23                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~23                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~22                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~22                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~20                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~20                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~18                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~18                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~17                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~17                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~16                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~16                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~19                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~19                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~12                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~12                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~4                         ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~4                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~28                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~28                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~29                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~29                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~24                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~24                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~25                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~25                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~27                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~27                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~26                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~26                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.417 ; FIFO_top:FIFO|counter[0]                                             ; FIFO_top:FIFO|counter[0]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.458 ; FIFO_top:FIFO|counter[2]                                             ; FIFO_top:FIFO|counter[0]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.725      ;
; 0.463 ; FIFO_top:FIFO|counter[0]                                             ; FIFO_top:FIFO|counter[2]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.730      ;
; 0.463 ; FIFO_top:FIFO|counter[0]                                             ; FIFO_top:FIFO|counter[1]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.730      ;
; 0.470 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[5]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatatomem[5]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[3]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatatomem[3]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatabuf[3]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[3]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatabuf[4]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[4]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatabuf[4]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[4]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.000   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.001                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.473 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[0]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatatomem[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.485 ; FIFO_top:FIFO|counter[0]                                             ; FIFO_top:FIFO|pop                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.752      ;
; 0.501 ; ROM_top:ROM|vpos[3]                                                  ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~porta_datain_reg0                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.178      ;
; 0.508 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[1]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0_bypass[3]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.775      ;
; 0.511 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[3]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0_bypass[7]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.778      ;
; 0.516 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.011   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.100                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.783      ;
; 0.598 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect[0] ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_r[0]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.603 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.100   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.000                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.870      ;
; 0.635 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[2]                     ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.902      ;
; 0.648 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[5] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.309      ;
; 0.664 ; vga:i_vga|hpos[6]                                                    ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_r[3]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.931      ;
; 0.694 ; memsyncreset:memsyncreset|stp.10                                     ; memsyncreset:memsyncreset|counter[7]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.958      ;
; 0.694 ; memsyncreset:memsyncreset|stp.10                                     ; memsyncreset:memsyncreset|counter[6]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.958      ;
; 0.694 ; memsyncreset:memsyncreset|stp.10                                     ; memsyncreset:memsyncreset|counter[5]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.958      ;
; 0.700 ; memsyncreset:memsyncreset|stp.10                                     ; memsyncreset:memsyncreset|counter[4]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.964      ;
; 0.700 ; memsyncreset:memsyncreset|stp.10                                     ; memsyncreset:memsyncreset|counter[2]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.964      ;
; 0.702 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|counter[8]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.969      ;
; 0.704 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                        ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|counter[10]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.971      ;
; 0.706 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                        ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; vga:i_vga|hpos[3]                                                    ; vga:i_vga|hpos[3]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; ROM_top:ROM|counter[10]                                              ; ROM_top:ROM|counter[10]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; ROM_top:ROM|counter[7]                                               ; ROM_top:ROM|counter[7]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; ROM_top:ROM|counter[8]                                               ; ROM_top:ROM|counter[8]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; ROM_top:ROM|counter[11]                                              ; ROM_top:ROM|counter[11]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|counter[9]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; ROM_top:ROM|counter[12]                                              ; ROM_top:ROM|counter[12]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; ROM_top:ROM|counter[5]                                               ; ROM_top:ROM|counter[5]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|counter[1]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; vga:i_vga|hpos[1]                                                    ; vga:i_vga|hpos[1]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
+-------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 27.952 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk                                             ; 9.594  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.733 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 27.952 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.229     ; 11.806     ;
; 27.956 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.229     ; 11.802     ;
; 28.161 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 11.788     ;
; 28.165 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 11.784     ;
; 28.241 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.229     ; 11.517     ;
; 28.277 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 11.681     ;
; 28.281 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 11.677     ;
; 28.286 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 11.672     ;
; 28.290 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 11.668     ;
; 28.335 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 11.613     ;
; 28.339 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 11.609     ;
; 28.345 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 11.611     ;
; 28.349 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 11.607     ;
; 28.384 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 11.574     ;
; 28.388 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 11.570     ;
; 28.436 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 11.522     ;
; 28.440 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 11.518     ;
; 28.441 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 11.519     ;
; 28.445 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 11.515     ;
; 28.450 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 11.499     ;
; 28.529 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 11.412     ;
; 28.533 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 11.408     ;
; 28.563 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.235     ; 11.189     ;
; 28.563 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.235     ; 11.189     ;
; 28.566 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 11.392     ;
; 28.575 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 11.383     ;
; 28.576 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.229     ; 11.182     ;
; 28.603 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 11.338     ;
; 28.607 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 11.334     ;
; 28.624 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 11.324     ;
; 28.634 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 11.322     ;
; 28.642 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 11.299     ;
; 28.646 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 11.295     ;
; 28.649 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.229     ; 11.109     ;
; 28.653 ; vga:i_vga|vpos[8]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 11.295     ;
; 28.657 ; vga:i_vga|vpos[8]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 11.291     ;
; 28.666 ; vga:i_vga|vpos[9]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 11.282     ;
; 28.670 ; vga:i_vga|vpos[9]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 11.278     ;
; 28.673 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 11.285     ;
; 28.693 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[4]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 11.248     ;
; 28.697 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[4]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 11.244     ;
; 28.698 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 11.243     ;
; 28.701 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 11.240     ;
; 28.702 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 11.239     ;
; 28.705 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 11.236     ;
; 28.725 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 11.233     ;
; 28.730 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 11.230     ;
; 28.743 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 11.215     ;
; 28.747 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 11.211     ;
; 28.772 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 11.171     ;
; 28.772 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 11.171     ;
; 28.785 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 11.164     ;
; 28.790 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 11.151     ;
; 28.794 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 11.147     ;
; 28.818 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 11.123     ;
; 28.858 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 11.091     ;
; 28.866 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 11.075     ;
; 28.870 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 11.071     ;
; 28.888 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 11.064     ;
; 28.888 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 11.064     ;
; 28.892 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 11.049     ;
; 28.897 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 11.055     ;
; 28.897 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 11.055     ;
; 28.901 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 11.057     ;
; 28.910 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 11.048     ;
; 28.931 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 11.010     ;
; 28.934 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.229     ; 10.824     ;
; 28.942 ; vga:i_vga|vpos[8]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 11.006     ;
; 28.946 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 10.996     ;
; 28.946 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 10.996     ;
; 28.955 ; vga:i_vga|vpos[9]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 10.993     ;
; 28.956 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 10.994     ;
; 28.956 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 10.994     ;
; 28.959 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 10.989     ;
; 28.969 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 10.987     ;
; 28.974 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 10.984     ;
; 28.982 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[4]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 10.959     ;
; 28.983 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 10.975     ;
; 28.987 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 10.954     ;
; 28.990 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 10.951     ;
; 28.995 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 10.957     ;
; 28.995 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 10.957     ;
; 29.008 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 10.950     ;
; 29.032 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 10.926     ;
; 29.032 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 10.916     ;
; 29.042 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 10.914     ;
; 29.047 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 10.905     ;
; 29.047 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 10.905     ;
; 29.055 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 10.899     ;
; 29.055 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 10.899     ;
; 29.060 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 10.898     ;
; 29.065 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 10.895     ;
; 29.079 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 10.862     ;
; 29.081 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 10.877     ;
; 29.133 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 10.825     ;
; 29.138 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 10.822     ;
; 29.140 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 10.795     ;
; 29.140 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 10.795     ;
; 29.143 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 10.806     ;
; 29.153 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 10.788     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.186 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[0]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[1]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[2]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[3]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[4]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[5]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~1                         ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~1                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~5                         ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~5                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~13                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~13                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~9                         ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~9                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~0                         ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~0                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~8                         ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~8                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:i_vga|vpos[0]                                                    ; vga:i_vga|vpos[0]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:i_vga|vpos[2]                                                    ; vga:i_vga|vpos[2]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:i_vga|vpos[3]                                                    ; vga:i_vga|vpos[3]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:i_vga|vpos[1]                                                    ; vga:i_vga|vpos[1]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~11                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~11                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~15                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~15                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~7                         ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~7                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~3                         ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~3                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~6                         ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~6                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~10                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~10                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~2                         ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~2                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~14                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~14                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[3]     ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[3]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_top:FIFO|counter[2]                                             ; FIFO_top:FIFO|counter[2]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_top:FIFO|counter[1]                                             ; FIFO_top:FIFO|counter[1]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; memsyncreset:memsyncreset|memenable                                  ; memsyncreset:memsyncreset|memenable                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; memsyncreset:memsyncreset|counter[7]                                 ; memsyncreset:memsyncreset|counter[7]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; memsyncreset:memsyncreset|counter[9]                                 ; memsyncreset:memsyncreset|counter[9]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; memsyncreset:memsyncreset|counter[8]                                 ; memsyncreset:memsyncreset|counter[8]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; memsyncreset:memsyncreset|counter[6]                                 ; memsyncreset:memsyncreset|counter[6]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; memsyncreset:memsyncreset|counter[5]                                 ; memsyncreset:memsyncreset|counter[5]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; memsyncreset:memsyncreset|counter[4]                                 ; memsyncreset:memsyncreset|counter[4]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; memsyncreset:memsyncreset|counter[3]                                 ; memsyncreset:memsyncreset|counter[3]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; memsyncreset:memsyncreset|counter[2]                                 ; memsyncreset:memsyncreset|counter[2]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; memsyncreset:memsyncreset|counter[1]                                 ; memsyncreset:memsyncreset|counter[1]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; memsyncreset:memsyncreset|counter[0]                                 ; memsyncreset:memsyncreset|counter[0]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; memsyncreset:memsyncreset|counter[10]                                ; memsyncreset:memsyncreset|counter[10]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; memsyncreset:memsyncreset|stp.10                                     ; memsyncreset:memsyncreset|stp.10                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~12                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~12                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~4                         ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~4                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~21                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~21                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~23                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~23                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~22                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~22                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~20                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~20                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~18                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~18                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~17                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~17                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~16                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~16                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~19                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~19                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~28                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~28                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~29                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~29                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~24                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~24                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~25                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~25                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~27                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~27                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~26                        ; FIFO_top:FIFO|flip_flop_fifo:RGB_FIFO|data~26                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[3]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[1]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[2]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[0]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[0]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[3]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatatomem[3]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[5]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatatomem[5]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatabuf[3]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[3]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatabuf[4]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[4]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatabuf[4]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[4]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; FIFO_top:FIFO|counter[0]                                             ; FIFO_top:FIFO|counter[0]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[0]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatatomem[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; ROM_top:ROM|vpos[3]                                                  ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~porta_datain_reg0                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.537      ;
; 0.201 ; FIFO_top:FIFO|counter[0]                                             ; FIFO_top:FIFO|counter[2]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; FIFO_top:FIFO|counter[0]                                             ; FIFO_top:FIFO|pop                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; FIFO_top:FIFO|counter[0]                                             ; FIFO_top:FIFO|counter[1]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; FIFO_top:FIFO|counter[2]                                             ; FIFO_top:FIFO|counter[0]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.323      ;
; 0.211 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.000   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.001                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.214 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[1]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0_bypass[3]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.334      ;
; 0.217 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[3]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|data_rtl_0_bypass[7]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.337      ;
; 0.220 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.011   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.100                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.340      ;
; 0.249 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[5] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.581      ;
; 0.252 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect[0] ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_r[0]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.267 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.100   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.000                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.273 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|wr_ptr[2]                     ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.287 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[3] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.613      ;
; 0.288 ; vga:i_vga|hpos[6]                                                    ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_r[3]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.407      ;
; 0.293 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatatomem[1] ; RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.618      ;
; 0.293 ; memsyncreset:memsyncreset|stp.10                                     ; memsyncreset:memsyncreset|counter[7]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; memsyncreset:memsyncreset|stp.10                                     ; memsyncreset:memsyncreset|counter[6]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; memsyncreset:memsyncreset|stp.10                                     ; memsyncreset:memsyncreset|counter[5]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.298 ; memsyncreset:memsyncreset|stp.10                                     ; memsyncreset:memsyncreset|counter[4]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.417      ;
; 0.299 ; memsyncreset:memsyncreset|stp.10                                     ; memsyncreset:memsyncreset|counter[2]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.301 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatatomem[2] ; RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.631      ;
; 0.301 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|counter[8]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|counter[10]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.304 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                        ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; vga:i_vga|hpos[3]                                                    ; vga:i_vga|hpos[3]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; ROM_top:ROM|counter[12]                                              ; ROM_top:ROM|counter[12]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                        ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; ROM_top:ROM|counter[5]                                               ; ROM_top:ROM|counter[5]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ROM_top:ROM|counter[10]                                              ; ROM_top:ROM|counter[10]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ROM_top:ROM|counter[8]                                               ; ROM_top:ROM|counter[8]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ROM_top:ROM|counter[11]                                              ; ROM_top:ROM|counter[11]                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; ROM_top:ROM|counter[7]                                               ; ROM_top:ROM|counter[7]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
+-------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 10.928 ; 0.186 ; N/A      ; N/A     ; 9.594               ;
;  clk                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 10.928 ; 0.186 ; N/A      ; N/A     ; 19.716              ;
; Design-wide TNS                                  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; abcdefgh[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; abcdefgh[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; abcdefgh[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; abcdefgh[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; abcdefgh[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; abcdefgh[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; abcdefgh[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; abcdefgh[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; digit[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; digit[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; digit[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; digit[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; buzzer        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; key_sw[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key_sw[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key_sw[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key_sw[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; abcdefgh[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; abcdefgh[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; abcdefgh[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; abcdefgh[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; abcdefgh[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; abcdefgh[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; abcdefgh[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; abcdefgh[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; digit[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; digit[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; digit[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; digit[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; buzzer        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; abcdefgh[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; abcdefgh[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; abcdefgh[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; abcdefgh[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; abcdefgh[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; abcdefgh[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; abcdefgh[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; abcdefgh[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; digit[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; digit[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; digit[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; digit[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; buzzer        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; abcdefgh[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; abcdefgh[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; abcdefgh[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; abcdefgh[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; abcdefgh[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; abcdefgh[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; abcdefgh[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; abcdefgh[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; digit[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; digit[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; digit[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; digit[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; buzzer        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+-------------------------------------------------+-------------------------------------------------+------------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+------------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1097771129 ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+-------------------------------------------------+-------------------------------------------------+------------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+------------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1097771129 ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 190   ; 190  ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 22    ; 22   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; clk                                             ; clk                                             ; Base      ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; key_sw[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key_sw[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key_sw[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key_sw[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; key_sw[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key_sw[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key_sw[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key_sw[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Jul 20 14:56:19 2022
Info: Command: quartus_sta VGA-FRAMEBUFFER -c VGA-FRAMEBUFFER
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGA-FRAMEBUFFER.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 10.928
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.928               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.934               0.000 clk 
    Info (332119):    19.716               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 13.395
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.395               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.943               0.000 clk 
    Info (332119):    19.716               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 27.952
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    27.952               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 clk 
    Info (332119):    19.733               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4763 megabytes
    Info: Processing ended: Wed Jul 20 14:56:20 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


