

================================================================
== Vitis HLS Report for 'fft_top0_Pipeline_VITIS_LOOP_54_1'
================================================================
* Date:           Mon Nov 28 16:40:08 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  1.102 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_54_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      34|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     166|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     166|      70|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln57_fu_182_p2        |      icmp|   0|  0|  13|          16|           3|
    |icmp_ln74_fu_217_p2        |      icmp|   0|  0|  13|          16|           2|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  34|          36|          10|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |data_in_TDATA_blk_n               |   9|          2|    1|          2|
    |data_out_TDATA_blk_n              |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  36|          8|    4|          8|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |DATA_LEN_fu_86                    |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln57_reg_258                 |   1|   0|    1|          0|
    |icmp_ln74_reg_265                 |   1|   0|    1|          0|
    |pilot_width_fu_94                 |  32|   0|   32|          0|
    |sym_num_fu_90                     |  32|   0|   32|          0|
    |tmp_reg_253                       |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 166|   0|  166|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+--------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  fft_top0_Pipeline_VITIS_LOOP_54_1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  fft_top0_Pipeline_VITIS_LOOP_54_1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  fft_top0_Pipeline_VITIS_LOOP_54_1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  fft_top0_Pipeline_VITIS_LOOP_54_1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  fft_top0_Pipeline_VITIS_LOOP_54_1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  fft_top0_Pipeline_VITIS_LOOP_54_1|  return value|
|data_in_TVALID            |   in|    1|        axis|                   data_in_V_data_V|       pointer|
|data_in_TDATA             |   in|   64|        axis|                   data_in_V_data_V|       pointer|
|data_out_TREADY           |   in|    1|        axis|                  data_out_V_data_V|       pointer|
|data_out_TDATA            |  out|   64|        axis|                  data_out_V_data_V|       pointer|
|data_in_TREADY            |  out|    1|        axis|                   data_in_V_dest_V|       pointer|
|data_in_TDEST             |   in|    1|        axis|                   data_in_V_dest_V|       pointer|
|data_in_TKEEP             |   in|    8|        axis|                   data_in_V_keep_V|       pointer|
|data_in_TSTRB             |   in|    8|        axis|                   data_in_V_strb_V|       pointer|
|data_in_TUSER             |   in|    1|        axis|                   data_in_V_user_V|       pointer|
|data_in_TLAST             |   in|    1|        axis|                   data_in_V_last_V|       pointer|
|data_in_TID               |   in|    1|        axis|                     data_in_V_id_V|       pointer|
|data_out_TVALID           |  out|    1|        axis|                  data_out_V_dest_V|       pointer|
|data_out_TDEST            |  out|    1|        axis|                  data_out_V_dest_V|       pointer|
|data_out_TKEEP            |  out|    8|        axis|                  data_out_V_keep_V|       pointer|
|data_out_TSTRB            |  out|    8|        axis|                  data_out_V_strb_V|       pointer|
|data_out_TUSER            |  out|    1|        axis|                  data_out_V_user_V|       pointer|
|data_out_TLAST            |  out|    1|        axis|                  data_out_V_last_V|       pointer|
|data_out_TID              |  out|    1|        axis|                    data_out_V_id_V|       pointer|
|pilot_width_4_out         |  out|   32|      ap_vld|                  pilot_width_4_out|       pointer|
|pilot_width_4_out_ap_vld  |  out|    1|      ap_vld|                  pilot_width_4_out|       pointer|
|sym_num_2_out             |  out|   32|      ap_vld|                      sym_num_2_out|       pointer|
|sym_num_2_out_ap_vld      |  out|    1|      ap_vld|                      sym_num_2_out|       pointer|
|DATA_LEN_1_out            |  out|   32|      ap_vld|                     DATA_LEN_1_out|       pointer|
|DATA_LEN_1_out_ap_vld     |  out|    1|      ap_vld|                     DATA_LEN_1_out|       pointer|
+--------------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.10>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%DATA_LEN = alloca i32 1"   --->   Operation 5 'alloca' 'DATA_LEN' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sym_num = alloca i32 1"   --->   Operation 6 'alloca' 'sym_num' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%pilot_width = alloca i32 1"   --->   Operation 7 'alloca' 'pilot_width' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_out_V_dest_V, i1 %data_out_V_id_V, i1 %data_out_V_last_V, i1 %data_out_V_user_V, i8 %data_out_V_strb_V, i8 %data_out_V_keep_V, i64 %data_out_V_data_V, void @empty_10, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_in_V_dest_V, i1 %data_in_V_id_V, i1 %data_in_V_last_V, i1 %data_in_V_user_V, i8 %data_in_V_strb_V, i8 %data_in_V_keep_V, i64 %data_in_V_data_V, void @empty_10, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../fft.cpp:43]   --->   Operation 12 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = read i84 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V"   --->   Operation 13 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = extractvalue i84 %empty"   --->   Operation 14 'extractvalue' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %tmp, i32 48, i32 63"   --->   Operation 15 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.10ns)   --->   "%icmp_ln57 = icmp_eq  i16 %p_Result_s, i16 4" [../fft.cpp:57]   --->   Operation 16 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void, void" [../fft.cpp:57]   --->   Operation 17 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Result_s_58 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %tmp, i32 32, i32 47"   --->   Operation 18 'partselect' 'p_Result_s_58' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%pilot_width_2 = trunc i64 %tmp"   --->   Operation 19 'trunc' 'pilot_width_2' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.72ns)   --->   "%switch_ln60 = switch i16 %p_Result_s_58, void %._crit_edge21, i16 0, void %.._crit_edge21_crit_edge, i16 1, void %.._crit_edge22_crit_edge, i16 2, void %.._crit_edge21_crit_edge7" [../fft.cpp:60]   --->   Operation 20 'switch' 'switch_ln60' <Predicate = (icmp_ln57)> <Delay = 0.72>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%store_ln60 = store i32 %pilot_width_2, i32 %pilot_width" [../fft.cpp:60]   --->   Operation 21 'store' 'store_ln60' <Predicate = (icmp_ln57 & p_Result_s_58 == 2)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln60 = br void %._crit_edge21" [../fft.cpp:60]   --->   Operation 22 'br' 'br_ln60' <Predicate = (icmp_ln57 & p_Result_s_58 == 2)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%store_ln60 = store i32 %pilot_width_2, i32 %sym_num" [../fft.cpp:60]   --->   Operation 23 'store' 'store_ln60' <Predicate = (icmp_ln57 & p_Result_s_58 == 1)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln60 = br void %._crit_edge21" [../fft.cpp:60]   --->   Operation 24 'br' 'br_ln60' <Predicate = (icmp_ln57 & p_Result_s_58 == 1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln60 = store i32 %pilot_width_2, i32 %DATA_LEN" [../fft.cpp:60]   --->   Operation 25 'store' 'store_ln60' <Predicate = (icmp_ln57 & p_Result_s_58 == 0)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln60 = br void %._crit_edge21" [../fft.cpp:60]   --->   Operation 26 'br' 'br_ln60' <Predicate = (icmp_ln57 & p_Result_s_58 == 0)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.10ns)   --->   "%icmp_ln74 = icmp_eq  i16 %p_Result_s, i16 65535" [../fft.cpp:74]   --->   Operation 27 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void, void %.lr.ph.exitStub" [../fft.cpp:74]   --->   Operation 28 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %tmp, i8 0, i8 0, i1 0, i1 0, i1 0, i1 0"   --->   Operation 29 'write' 'write_ln304' <Predicate = (!icmp_ln57)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge21"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%DATA_LEN_load = load i32 %DATA_LEN"   --->   Operation 31 'load' 'DATA_LEN_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sym_num_load = load i32 %sym_num"   --->   Operation 32 'load' 'sym_num_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%pilot_width_load = load i32 %pilot_width"   --->   Operation 33 'load' 'pilot_width_load' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %pilot_width_4_out, i32 %pilot_width_load"   --->   Operation 34 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sym_num_2_out, i32 %sym_num_load"   --->   Operation 35 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %DATA_LEN_1_out, i32 %DATA_LEN_load"   --->   Operation 36 'write' 'write_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pilot_width_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sym_num_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ DATA_LEN_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
DATA_LEN          (alloca       ) [ 011]
sym_num           (alloca       ) [ 011]
pilot_width       (alloca       ) [ 011]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
br_ln0            (br           ) [ 000]
specpipeline_ln0  (specpipeline ) [ 000]
specloopname_ln43 (specloopname ) [ 000]
empty             (read         ) [ 000]
tmp               (extractvalue ) [ 011]
p_Result_s        (partselect   ) [ 000]
icmp_ln57         (icmp         ) [ 011]
br_ln57           (br           ) [ 000]
p_Result_s_58     (partselect   ) [ 010]
pilot_width_2     (trunc        ) [ 000]
switch_ln60       (switch       ) [ 000]
store_ln60        (store        ) [ 000]
br_ln60           (br           ) [ 000]
store_ln60        (store        ) [ 000]
br_ln60           (br           ) [ 000]
store_ln60        (store        ) [ 000]
br_ln60           (br           ) [ 000]
icmp_ln74         (icmp         ) [ 011]
br_ln74           (br           ) [ 000]
write_ln304       (write        ) [ 000]
br_ln0            (br           ) [ 000]
DATA_LEN_load     (load         ) [ 000]
sym_num_load      (load         ) [ 000]
pilot_width_load  (load         ) [ 000]
write_ln0         (write        ) [ 000]
write_ln0         (write        ) [ 000]
write_ln0         (write        ) [ 000]
ret_ln0           (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_in_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_in_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_in_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_in_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_in_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_out_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_out_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_out_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_out_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_out_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_out_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_out_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pilot_width_4_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pilot_width_4_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="sym_num_2_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sym_num_2_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="DATA_LEN_1_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DATA_LEN_1_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="DATA_LEN_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="DATA_LEN/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sym_num_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sym_num/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="pilot_width_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pilot_width/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="empty_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="84" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="0" index="3" bw="8" slack="0"/>
<pin id="103" dir="0" index="4" bw="1" slack="0"/>
<pin id="104" dir="0" index="5" bw="1" slack="0"/>
<pin id="105" dir="0" index="6" bw="1" slack="0"/>
<pin id="106" dir="0" index="7" bw="1" slack="0"/>
<pin id="107" dir="1" index="8" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln304_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="0" index="2" bw="8" slack="0"/>
<pin id="120" dir="0" index="3" bw="8" slack="0"/>
<pin id="121" dir="0" index="4" bw="1" slack="0"/>
<pin id="122" dir="0" index="5" bw="1" slack="0"/>
<pin id="123" dir="0" index="6" bw="1" slack="0"/>
<pin id="124" dir="0" index="7" bw="1" slack="0"/>
<pin id="125" dir="0" index="8" bw="64" slack="1"/>
<pin id="126" dir="0" index="9" bw="1" slack="0"/>
<pin id="127" dir="0" index="10" bw="1" slack="0"/>
<pin id="128" dir="0" index="11" bw="1" slack="0"/>
<pin id="129" dir="0" index="12" bw="1" slack="0"/>
<pin id="130" dir="0" index="13" bw="1" slack="0"/>
<pin id="131" dir="0" index="14" bw="1" slack="0"/>
<pin id="132" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="write_ln0_write_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="0" index="2" bw="32" slack="0"/>
<pin id="151" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="write_ln0_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="32" slack="0"/>
<pin id="158" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="write_ln0_write_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="0" index="2" bw="32" slack="0"/>
<pin id="165" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="84" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_Result_s_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="0" index="2" bw="7" slack="0"/>
<pin id="176" dir="0" index="3" bw="7" slack="0"/>
<pin id="177" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln57_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_Result_s_58_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="0" index="2" bw="7" slack="0"/>
<pin id="192" dir="0" index="3" bw="7" slack="0"/>
<pin id="193" dir="1" index="4" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_58/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="pilot_width_2_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pilot_width_2/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln60_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln60_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln60_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln74_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="0" index="1" bw="16" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="DATA_LEN_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DATA_LEN_load/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="sym_num_load_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sym_num_load/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="pilot_width_load_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pilot_width_load/2 "/>
</bind>
</comp>

<comp id="235" class="1005" name="DATA_LEN_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="DATA_LEN "/>
</bind>
</comp>

<comp id="241" class="1005" name="sym_num_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sym_num "/>
</bind>
</comp>

<comp id="247" class="1005" name="pilot_width_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pilot_width "/>
</bind>
</comp>

<comp id="253" class="1005" name="tmp_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="1"/>
<pin id="255" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="258" class="1005" name="icmp_ln57_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln57 "/>
</bind>
</comp>

<comp id="265" class="1005" name="icmp_ln74_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln74 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="34" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="34" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="34" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="108"><net_src comp="56" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="98" pin=4"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="98" pin=5"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="98" pin=6"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="98" pin=7"/></net>

<net id="133"><net_src comp="78" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="116" pin=4"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="116" pin=5"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="116" pin=6"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="116" pin=7"/></net>

<net id="141"><net_src comp="80" pin="0"/><net_sink comp="116" pin=9"/></net>

<net id="142"><net_src comp="80" pin="0"/><net_sink comp="116" pin=10"/></net>

<net id="143"><net_src comp="82" pin="0"/><net_sink comp="116" pin=11"/></net>

<net id="144"><net_src comp="82" pin="0"/><net_sink comp="116" pin=12"/></net>

<net id="145"><net_src comp="82" pin="0"/><net_sink comp="116" pin=13"/></net>

<net id="146"><net_src comp="82" pin="0"/><net_sink comp="116" pin=14"/></net>

<net id="152"><net_src comp="84" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="84" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="84" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="98" pin="8"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="58" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="168" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="180"><net_src comp="60" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="181"><net_src comp="62" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="186"><net_src comp="172" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="64" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="58" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="168" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="196"><net_src comp="66" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="197"><net_src comp="68" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="201"><net_src comp="168" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="198" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="198" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="172" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="76" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="223" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="230"><net_src comp="227" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="234"><net_src comp="231" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="238"><net_src comp="86" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="244"><net_src comp="90" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="250"><net_src comp="94" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="256"><net_src comp="168" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="116" pin=8"/></net>

<net id="261"><net_src comp="182" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="217" pin="2"/><net_sink comp="265" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_in_V_data_V | {}
	Port: data_in_V_keep_V | {}
	Port: data_in_V_strb_V | {}
	Port: data_in_V_user_V | {}
	Port: data_in_V_last_V | {}
	Port: data_in_V_id_V | {}
	Port: data_in_V_dest_V | {}
	Port: data_out_V_data_V | {2 }
	Port: data_out_V_keep_V | {2 }
	Port: data_out_V_strb_V | {2 }
	Port: data_out_V_user_V | {2 }
	Port: data_out_V_last_V | {2 }
	Port: data_out_V_id_V | {2 }
	Port: data_out_V_dest_V | {2 }
	Port: pilot_width_4_out | {2 }
	Port: sym_num_2_out | {2 }
	Port: DATA_LEN_1_out | {2 }
 - Input state : 
	Port: fft_top0_Pipeline_VITIS_LOOP_54_1 : data_in_V_data_V | {1 }
	Port: fft_top0_Pipeline_VITIS_LOOP_54_1 : data_in_V_keep_V | {1 }
	Port: fft_top0_Pipeline_VITIS_LOOP_54_1 : data_in_V_strb_V | {1 }
	Port: fft_top0_Pipeline_VITIS_LOOP_54_1 : data_in_V_user_V | {1 }
	Port: fft_top0_Pipeline_VITIS_LOOP_54_1 : data_in_V_last_V | {1 }
	Port: fft_top0_Pipeline_VITIS_LOOP_54_1 : data_in_V_id_V | {1 }
	Port: fft_top0_Pipeline_VITIS_LOOP_54_1 : data_in_V_dest_V | {1 }
	Port: fft_top0_Pipeline_VITIS_LOOP_54_1 : data_out_V_data_V | {}
	Port: fft_top0_Pipeline_VITIS_LOOP_54_1 : data_out_V_keep_V | {}
	Port: fft_top0_Pipeline_VITIS_LOOP_54_1 : data_out_V_strb_V | {}
	Port: fft_top0_Pipeline_VITIS_LOOP_54_1 : data_out_V_user_V | {}
	Port: fft_top0_Pipeline_VITIS_LOOP_54_1 : data_out_V_last_V | {}
	Port: fft_top0_Pipeline_VITIS_LOOP_54_1 : data_out_V_id_V | {}
	Port: fft_top0_Pipeline_VITIS_LOOP_54_1 : data_out_V_dest_V | {}
  - Chain level:
	State 1
		p_Result_s : 1
		icmp_ln57 : 2
		br_ln57 : 3
		p_Result_s_58 : 1
		pilot_width_2 : 1
		switch_ln60 : 2
		store_ln60 : 2
		store_ln60 : 2
		store_ln60 : 2
		icmp_ln74 : 2
		br_ln74 : 3
	State 2
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln57_fu_182     |    0    |    13   |
|          |     icmp_ln74_fu_217     |    0    |    13   |
|----------|--------------------------|---------|---------|
|   read   |     empty_read_fu_98     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          | write_ln304_write_fu_116 |    0    |    0    |
|   write  |  write_ln0_write_fu_147  |    0    |    0    |
|          |  write_ln0_write_fu_154  |    0    |    0    |
|          |  write_ln0_write_fu_161  |    0    |    0    |
|----------|--------------------------|---------|---------|
|extractvalue|        tmp_fu_168        |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|     p_Result_s_fu_172    |    0    |    0    |
|          |   p_Result_s_58_fu_188   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |   pilot_width_2_fu_198   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    26   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  DATA_LEN_reg_235 |   32   |
| icmp_ln57_reg_258 |    1   |
| icmp_ln74_reg_265 |    1   |
|pilot_width_reg_247|   32   |
|  sym_num_reg_241  |   32   |
|    tmp_reg_253    |   64   |
+-------------------+--------+
|       Total       |   162  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   26   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   162  |    -   |
+-----------+--------+--------+
|   Total   |   162  |   26   |
+-----------+--------+--------+
