*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/harshraj/EE/Courses/CS683/PA2-race-of-the-prefetcher/traces/bc-0.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream Prefetcher  4 4
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 3203438 heartbeat IPC: 3.12165 cumulative IPC: 3.12165 (Simulation time: 0 hr 0 min 38 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5712264 heartbeat IPC: 3.98593 cumulative IPC: 3.50124 (Simulation time: 0 hr 1 min 3 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6963697 (Simulation time: 0 hr 1 min 15 sec) 

Heartbeat CPU 0 instructions: 30000001 cycles: 43660968 heartbeat IPC: 0.263514 cumulative IPC: 0.13625 (Simulation time: 0 hr 1 min 58 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 119315404 heartbeat IPC: 0.13218 cumulative IPC: 0.133509 (Simulation time: 0 hr 3 min 17 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 194929999 heartbeat IPC: 0.13225 cumulative IPC: 0.133003 (Simulation time: 0 hr 4 min 29 sec) 
Finished CPU 0 instructions: 25000001 cycles: 187966302 cumulative IPC: 0.133003 (Simulation time: 0 hr 4 min 29 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.133003 instructions: 25000001 cycles: 187966302
cpu0_DTLB TOTAL     ACCESS:    5782222  HIT:    5048440  MISS:     733782
cpu0_DTLB LOAD      ACCESS:    4554634  HIT:    4076645  MISS:     477989
cpu0_DTLB RFO       ACCESS:    1227588  HIT:     971795  MISS:     255793
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.8673 cycles
cpu0_ITLB TOTAL     ACCESS:    3107161  HIT:    3107161  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3107161  HIT:    3107161  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:         86  HIT:         86  MISS:          0
cpu0_L1I LOAD      ACCESS:         86  HIT:         86  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     733782  HIT:     397124  MISS:     336658
cpu0_STLB LOAD      ACCESS:     477989  HIT:     310198  MISS:     167791
cpu0_STLB RFO       ACCESS:     255793  HIT:      86926  MISS:     168867
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 10.4236 cycles
cpu0_L1D TOTAL     ACCESS:    6848977  HIT:    4762277  MISS:    2086700
cpu0_L1D LOAD      ACCESS:    5222724  HIT:    3148450  MISS:    2074274
cpu0_L1D RFO       ACCESS:    1299168  HIT:    1288136  MISS:      11032
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     327085  HIT:     325691  MISS:       1394
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 170.525 cycles
cpu0_L2C TOTAL     ACCESS:    3253175  HIT:    1271778  MISS:    1981397
cpu0_L2C LOAD      ACCESS:    2074274  HIT:     221431  MISS:    1852843
cpu0_L2C RFO       ACCESS:      11032  HIT:        104  MISS:      10928
cpu0_L2C PREFETCH  ACCESS:     517653  HIT:     400087  MISS:     117566
cpu0_L2C WRITEBACK ACCESS:     648822  HIT:     648809  MISS:         13
cpu0_L2C TRANSLATION ACCESS:       1394  HIT:       1347  MISS:         47
cpu0_L2C PREFETCH  REQUESTED:     596870  ISSUED:     545022  USEFUL:      58189  USELESS:      59572
cpu0_L2C AVERAGE MISS LATENCY: 184.695 cycles
LLC TOTAL     ACCESS:    2616039  HIT:    1262980  MISS:    1353059
LLC LOAD      ACCESS:    1852843  HIT:     606235  MISS:    1246608
LLC RFO       ACCESS:      10928  HIT:        506  MISS:      10422
LLC PREFETCH  ACCESS:     117762  HIT:      21850  MISS:      95912
LLC WRITEBACK ACCESS:     634459  HIT:     634377  MISS:         82
LLC TRANSLATION ACCESS:         47  HIT:         12  MISS:         35
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 239.854 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      56532  ROW_BUFFER_MISS:    1295823
 DBUS AVG_CONGESTED_CYCLE:    3.95849
 WQ ROW_BUFFER_HIT:       1011  ROW_BUFFER_MISS:     543682  FULL:          0


CPU 0 Branch Prediction Accuracy: 81.1279% MPKI: 35.6282 Average ROB Occupancy at Mispredict: 22.2033
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 35.6282
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0
