DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
itemName "ALL"
)
]
instances [
(Instance
name "I_tester"
duLibraryName "Messy_test"
duName "poetic_tester"
elements [
(GiElement
name "baudRate"
type "real"
value "9600.0"
)
(GiElement
name "clockFrequency"
type "real"
value "100.0E6"
)
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
]
mwi 0
uid 421,0
)
(Instance
name "I0"
duLibraryName "Poetic_test"
duName "motor"
elements [
]
mwi 0
uid 7952,0
)
(Instance
name "I4"
duLibraryName "WaveformGenerator"
duName "lowpass"
elements [
(GiElement
name "signalBitNb"
type "positive"
value "12"
)
(GiElement
name "shiftBitNb"
type "positive"
value "16"
)
]
mwi 0
uid 8449,0
)
(Instance
name "I1"
duLibraryName "Poetic"
duName "SimplePoeticDcMotor"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "pidBitNb"
type "positive"
value "12"
)
(GiElement
name "adcBitNb"
type "positive"
value "12"
)
(GiElement
name "dacBitNb"
type "positive"
value "8"
)
(GiElement
name "dacChBitNb"
type "positive"
value "2"
)
(GiElement
name "dacOpBitNb"
type "positive"
value "2"
)
(GiElement
name "uartBitNb"
type "positive"
value "8"
)
(GiElement
name "uartTxFifo"
type "positive"
value "8"
)
(GiElement
name "uartRxFifo"
type "positive"
value "8"
)
(GiElement
name "fpgaFrequency"
type "integer"
value "100000000"
)
(GiElement
name "dacFrequency"
type "integer"
value "40000000"
)
(GiElement
name "adcFrequency"
type "integer"
value "20000000"
)
(GiElement
name "pwmBitNb"
type "positive"
value "12"
)
(GiElement
name "clockDividerBitNb"
type "positive"
value "30"
)
(GiElement
name "uartUpdateFrequency"
type "integer"
value "500000"
)
(GiElement
name "ledFrequency"
type "integer"
value "500000"
)
(GiElement
name "uartBaudRateDivide"
type "integer"
value "10417"
)
]
mwi 0
uid 10473,0
)
(Instance
name "I2"
duLibraryName "Poetic_test"
duName "AD"
elements [
(GiElement
name "adcBitNb"
type "positive"
value "12"
)
]
mwi 0
uid 10751,0
)
(Instance
name "I3"
duLibraryName "Poetic"
duName "clockGenerator"
elements [
(GiElement
name "counterBitNb"
type "integer"
value "12"
)
(GiElement
name "frequencyIn"
type "integer"
value "100E6"
)
(GiElement
name "frequencyOut"
type "integer"
value "50E6"
)
]
mwi 0
uid 11234,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic_test\\hds\\poetic_test\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic_test\\hds\\poetic_test\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "asm_file"
value "beamer.asm"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic_test\\hds\\poetic_test"
)
(vvPair
variable "d_logical"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic_test\\hds\\poetic_test"
)
(vvPair
variable "date"
value "15.08.2021"
)
(vvPair
variable "day"
value "dim."
)
(vvPair
variable "day_long"
value "dimanche"
)
(vvPair
variable "dd"
value "15"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "poetic_test"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "jeann"
)
(vvPair
variable "graphical_source_date"
value "15.08.2021"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "DESKTOP-V46KISN"
)
(vvPair
variable "graphical_source_time"
value "11:17:48"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "DESKTOP-V46KISN"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Poetic_test"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Poetic_test/concat"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Poetic_test"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "poetic_test"
)
(vvPair
variable "month"
value "août"
)
(vvPair
variable "month_long"
value "août"
)
(vvPair
variable "p"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic_test\\hds\\poetic_test\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic_test\\hds\\poetic_test\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_AsmPath"
value "$HEI_LIBS_DIR/NanoBlaze/hdl"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$ISE_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME/modeltech/bin"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "11:17:48"
)
(vvPair
variable "unit"
value "poetic_test"
)
(vvPair
variable "user"
value "jeann"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2021"
)
(vvPair
variable "yy"
value "21"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 153,0
optionalChildren [
*1 (Blk
uid 421,0
shape (Rectangle
uid 422,0
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "103000,45000,197000,64000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 423,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*2 (Text
uid 424,0
va (VaSet
)
xt "103700,53200,111000,54400"
st "Messy_test"
blo "103700,54200"
tm "BdLibraryNameMgr"
)
*3 (Text
uid 425,0
va (VaSet
)
xt "103700,54400,111800,55600"
st "poetic_tester"
blo "103700,55400"
tm "BlkNameMgr"
)
*4 (Text
uid 426,0
va (VaSet
)
xt "103700,55600,108500,56800"
st "I_tester"
blo "103700,56600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 427,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 428,0
text (MLText
uid 429,0
va (VaSet
)
xt "126000,68800,148800,72400"
st "baudRate       = 9600.0     ( real     )  
clockFrequency = 100.0E6    ( real     )  
dataBitNb      = 8          ( positive )  "
)
header ""
)
elements [
(GiElement
name "baudRate"
type "real"
value "9600.0"
)
(GiElement
name "clockFrequency"
type "real"
value "100.0E6"
)
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
]
)
)
*5 (Net
uid 6543,0
lang 11
decl (Decl
n "clock"
t "std_logic"
o 1
suid 77,0
)
declText (MLText
uid 6544,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,21400,14700,22400"
st "SIGNAL clock      : std_logic"
)
)
*6 (Net
uid 6551,0
lang 11
decl (Decl
n "reset"
t "std_logic"
o 2
suid 78,0
)
declText (MLText
uid 6552,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,27400,14700,28400"
st "SIGNAL reset      : std_logic"
)
)
*7 (Net
uid 7439,0
lang 11
decl (Decl
n "speed"
t "std_ulogic_vector"
b "(11 DOWNTO 0)"
o 10
suid 109,0
)
declText (MLText
uid 7440,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,29400,25700,30400"
st "SIGNAL speed      : std_ulogic_vector(11 DOWNTO 0)"
)
)
*8 (SaComponent
uid 7952,0
optionalChildren [
*9 (CptPort
uid 7936,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7937,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,-1375,91000,-625"
)
tg (CPTG
uid 7938,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7939,0
va (VaSet
font "Verdana,12,0"
)
xt "92000,-1700,95800,-300"
st "clock"
blo "92000,-500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_logic"
o 1
suid 1,0
)
)
)
*10 (CptPort
uid 7940,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7941,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,-375,91000,375"
)
tg (CPTG
uid 7942,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7943,0
va (VaSet
font "Verdana,12,0"
)
xt "92000,-700,96100,700"
st "reset"
blo "92000,500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_logic"
o 2
suid 2,0
)
)
)
*11 (CptPort
uid 7944,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7945,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108000,-10375,108750,-9625"
)
tg (CPTG
uid 7946,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7947,0
va (VaSet
font "Verdana,12,0"
)
xt "102300,-10700,107000,-9300"
st "speed"
ju 2
blo "107000,-9500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "speed"
t "std_ulogic_vector"
b "(11 DOWNTO 0)"
o 8
suid 3,0
)
)
)
*12 (CptPort
uid 7948,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7949,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,-13375,91000,-12625"
)
tg (CPTG
uid 7950,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7951,0
va (VaSet
font "Verdana,12,0"
)
xt "92000,-13700,96000,-12300"
st "Vapp"
blo "92000,-12500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Vapp"
t "unsigned"
b "(11 DOWNTO 0)"
o 9
suid 4,0
)
)
)
]
shape (Rectangle
uid 7953,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "91000,-18000,108000,3000"
)
oxt "15000,6000,32000,27000"
ttg (MlTextGroup
uid 7954,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*13 (Text
uid 7955,0
va (VaSet
font "Verdana,9,1"
)
xt "95950,-8700,103050,-7500"
st "Poetic_test"
blo "95950,-7700"
tm "BdLibraryNameMgr"
)
*14 (Text
uid 7956,0
va (VaSet
font "Verdana,9,1"
)
xt "95950,-7500,99550,-6300"
st "motor"
blo "95950,-6500"
tm "CptNameMgr"
)
*15 (Text
uid 7957,0
va (VaSet
font "Verdana,9,1"
)
xt "95950,-6300,97650,-5100"
st "I0"
blo "95950,-5300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7958,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7959,0
text (MLText
uid 7960,0
va (VaSet
font "Courier New,8,0"
)
xt "70000,-11500,70000,-11500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*16 (HdlText
uid 8210,0
optionalChildren [
*17 (EmbeddedText
uid 8215,0
commentText (CommentText
uid 8216,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 8217,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "138000,-37000,144000,-35000"
)
oxt "0,0,18000,5000"
text (MLText
uid 8218,0
va (VaSet
)
xt "138200,-36800,143700,-35600"
st "
-- eb1 1                                        
LowpassIn <= (others => serialOut);
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 2000
visibleWidth 6000
)
)
)
]
shape (Rectangle
uid 8211,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "136000,-38000,146000,-34000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 8212,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*18 (Text
uid 8213,0
va (VaSet
)
xt "137400,-36000,138600,-35000"
st "eb1"
blo "137400,-35200"
tm "HdlTextNameMgr"
)
*19 (Text
uid 8214,0
va (VaSet
)
xt "137400,-35000,137800,-34000"
st "1"
blo "137400,-34200"
tm "HdlTextNumberMgr"
)
]
)
)
*20 (SaComponent
uid 8449,0
optionalChildren [
*21 (CptPort
uid 8433,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8434,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,-9375,55000,-8625"
)
tg (CPTG
uid 8435,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8436,0
va (VaSet
)
xt "56000,-9600,59400,-8400"
st "clock"
blo "56000,-8600"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 1,0
)
)
)
*22 (CptPort
uid 8437,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8438,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71000,-13375,71750,-12625"
)
tg (CPTG
uid 8439,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8440,0
va (VaSet
)
xt "62700,-13600,70000,-12400"
st "lowpassOut"
ju 2
blo "70000,-12600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lowpassOut"
t "unsigned"
b "(signalBitNb-1 DOWNTO 0)"
o 1
suid 2,0
)
)
)
*23 (CptPort
uid 8441,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8442,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,-7375,55000,-6625"
)
tg (CPTG
uid 8443,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8444,0
va (VaSet
)
xt "56000,-7600,59300,-6400"
st "reset"
blo "56000,-6600"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*24 (CptPort
uid 8445,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8446,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,-13375,55000,-12625"
)
tg (CPTG
uid 8447,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8448,0
va (VaSet
)
xt "56000,-13600,61800,-12400"
st "lowpassIn"
blo "56000,-12600"
)
)
thePort (LogicalPort
decl (Decl
n "lowpassIn"
t "unsigned"
b "(signalBitNb-1 DOWNTO 0)"
o 4
suid 4,0
)
)
)
]
shape (Rectangle
uid 8450,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,-17000,71000,-5000"
)
oxt "32000,10000,48000,22000"
ttg (MlTextGroup
uid 8451,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*25 (Text
uid 8452,0
va (VaSet
font "Verdana,9,1"
)
xt "55600,-5200,67100,-4000"
st "WaveformGenerator"
blo "55600,-4200"
tm "BdLibraryNameMgr"
)
*26 (Text
uid 8453,0
va (VaSet
font "Verdana,9,1"
)
xt "55600,-4000,60200,-2800"
st "lowpass"
blo "55600,-3000"
tm "CptNameMgr"
)
*27 (Text
uid 8454,0
va (VaSet
font "Verdana,9,1"
)
xt "55600,-2800,57300,-1600"
st "I4"
blo "55600,-1800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8455,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8456,0
text (MLText
uid 8457,0
va (VaSet
font "Verdana,8,0"
)
xt "55000,-1400,69500,600"
st "signalBitNb = 12    ( positive )  
shiftBitNb  = 16    ( positive )  "
)
header ""
)
elements [
(GiElement
name "signalBitNb"
type "positive"
value "12"
)
(GiElement
name "shiftBitNb"
type "positive"
value "16"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*28 (Net
uid 8478,0
decl (Decl
n "lowpassIn"
t "unsigned"
b "(11 DOWNTO 0)"
o 14
suid 149,0
)
declText (MLText
uid 8479,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,26400,22700,27400"
st "SIGNAL lowpassIn  : unsigned(11 DOWNTO 0)"
)
)
*29 (SaComponent
uid 10473,0
optionalChildren [
*30 (CptPort
uid 10405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10406,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,-9375,161000,-8625"
)
tg (CPTG
uid 10407,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10408,0
va (VaSet
font "Verdana,12,0"
)
xt "162000,-9700,168700,-8300"
st "ADC0_CS"
blo "162000,-8500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ADC0_CS"
t "std_ulogic"
o 9
suid 18,0
)
)
)
*31 (CptPort
uid 10409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10410,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,-13375,161000,-12625"
)
tg (CPTG
uid 10411,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10412,0
va (VaSet
font "Verdana,12,0"
)
xt "162000,-13700,169700,-12300"
st "ADC0_SDO"
blo "162000,-12500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ADC0_SDO"
t "std_ulogic"
o 1
suid 19,0
)
)
)
*32 (CptPort
uid 10413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10414,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,-11375,161000,-10625"
)
tg (CPTG
uid 10415,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10416,0
va (VaSet
font "Verdana,12,0"
)
xt "162000,-11700,169400,-10300"
st "ADC_SCLK"
blo "162000,-10500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_SCLK"
t "std_ulogic"
o 10
suid 20,0
)
)
)
*33 (CptPort
uid 10417,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10418,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,16625,161000,17375"
)
tg (CPTG
uid 10419,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10420,0
va (VaSet
font "Verdana,12,0"
)
xt "162000,16300,163700,17700"
st "D"
blo "162000,17500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "D"
t "std_ulogic"
o 2
suid 21,0
)
)
)
*34 (CptPort
uid 10421,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10422,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,-4375,161000,-3625"
)
tg (CPTG
uid 10423,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10424,0
va (VaSet
font "Verdana,12,0"
)
xt "162000,-4700,170200,-3300"
st "DAC0_SCLK"
blo "162000,-3500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "DAC0_SCLK"
t "std_ulogic"
o 11
suid 22,0
)
)
)
*35 (CptPort
uid 10425,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10426,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,-375,161000,375"
)
tg (CPTG
uid 10427,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10428,0
va (VaSet
font "Verdana,12,0"
)
xt "162000,-700,169700,700"
st "DAC0_SDO"
blo "162000,500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "DAC0_SDO"
t "std_ulogic"
o 12
suid 23,0
)
)
)
*36 (CptPort
uid 10429,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10430,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,-2375,161000,-1625"
)
tg (CPTG
uid 10431,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10432,0
va (VaSet
font "Verdana,12,0"
)
xt "162000,-2700,170300,-1300"
st "DAC0_SYNC"
blo "162000,-1500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "DAC0_SYNC"
t "std_ulogic"
o 13
suid 24,0
)
)
)
*37 (CptPort
uid 10433,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10434,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,14625,161000,15375"
)
tg (CPTG
uid 10435,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10436,0
va (VaSet
font "Verdana,12,0"
)
xt "162000,14300,163300,15700"
st "I"
blo "162000,15500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "I"
t "std_ulogic"
o 3
suid 25,0
)
)
)
*38 (CptPort
uid 10437,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10438,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,12625,161000,13375"
)
tg (CPTG
uid 10439,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10440,0
va (VaSet
font "Verdana,12,0"
)
xt "162000,12300,163600,13700"
st "P"
blo "162000,13500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "P"
t "std_ulogic"
o 4
suid 26,0
)
)
)
*39 (CptPort
uid 10441,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10442,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "185000,-29375,185750,-28625"
)
tg (CPTG
uid 10443,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10444,0
va (VaSet
font "Verdana,12,0"
)
xt "177200,-29700,184000,-28300"
st "PWM_out"
ju 2
blo "184000,-28500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "PWM_out"
t "std_ulogic"
o 14
suid 27,0
)
)
)
*40 (CptPort
uid 10445,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10446,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,5625,161000,6375"
)
tg (CPTG
uid 10447,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10448,0
va (VaSet
font "Verdana,12,0"
)
xt "162000,5300,167700,6700"
st "USB_RX"
blo "162000,6500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "USB_RX"
t "std_ulogic"
o 15
suid 28,0
)
)
)
*41 (CptPort
uid 10449,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10450,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,3625,161000,4375"
)
tg (CPTG
uid 10451,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10452,0
va (VaSet
font "Verdana,12,0"
)
xt "162000,3300,167600,4700"
st "USB_TX"
blo "162000,4500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "USB_TX"
t "std_ulogic"
o 5
suid 29,0
)
)
)
*42 (CptPort
uid 10453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10454,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,18625,161000,19375"
)
tg (CPTG
uid 10455,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10456,0
va (VaSet
font "Verdana,12,0"
)
xt "162000,18300,167100,19700"
st "enable"
blo "162000,19500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 7
suid 31,0
)
)
)
*43 (CptPort
uid 10457,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10458,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,-23375,161000,-22625"
)
tg (CPTG
uid 10459,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10460,0
va (VaSet
font "Verdana,12,0"
)
xt "162000,-23700,170500,-22300"
st "ledState_0"
blo "162000,-22500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ledState_0"
t "std_ulogic"
o 16
suid 32,0
)
)
)
*44 (CptPort
uid 10461,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10462,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,-25375,161000,-24625"
)
tg (CPTG
uid 10463,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10464,0
va (VaSet
font "Verdana,12,0"
)
xt "162000,-25700,170500,-24300"
st "ledState_1"
blo "162000,-24500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ledState_1"
t "std_ulogic"
o 17
suid 33,0
)
)
)
*45 (CptPort
uid 10465,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10466,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,24625,161000,25375"
)
tg (CPTG
uid 10467,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10468,0
va (VaSet
font "Verdana,12,0"
)
xt "162000,24300,165800,25700"
st "clock"
blo "162000,25500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 6
suid 37,0
)
)
)
*46 (CptPort
uid 10469,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10470,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,26625,161000,27375"
)
tg (CPTG
uid 10471,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10472,0
va (VaSet
font "Verdana,12,0"
)
xt "162000,26300,166100,27700"
st "reset"
blo "162000,27500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 8
suid 38,0
)
)
)
]
shape (Rectangle
uid 10474,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "161000,-35000,185000,30000"
)
oxt "15000,-22000,39000,43000"
ttg (MlTextGroup
uid 10475,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*47 (Text
uid 10476,0
va (VaSet
font "Verdana,9,1"
)
xt "167100,11800,170900,13000"
st "Poetic"
blo "167100,12800"
tm "BdLibraryNameMgr"
)
*48 (Text
uid 10477,0
va (VaSet
font "Verdana,9,1"
)
xt "167100,13000,178900,14200"
st "SimplePoeticDcMotor"
blo "167100,14000"
tm "CptNameMgr"
)
*49 (Text
uid 10478,0
va (VaSet
font "Verdana,9,1"
)
xt "167100,14200,168800,15400"
st "I1"
blo "167100,15200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 10479,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 10480,0
text (MLText
uid 10481,0
va (VaSet
font "Courier New,8,0"
)
xt "159000,30400,185500,44000"
st "dataBitNb           = 8            ( positive )  
pidBitNb            = 12           ( positive )  
adcBitNb            = 12           ( positive )  
dacBitNb            = 8            ( positive )  
dacChBitNb          = 2            ( positive )  
dacOpBitNb          = 2            ( positive )  
uartBitNb           = 8            ( positive )  
uartTxFifo          = 8            ( positive )  
uartRxFifo          = 8            ( positive )  
fpgaFrequency       = 100000000    ( integer  )  
dacFrequency        = 40000000     ( integer  )  
adcFrequency        = 20000000     ( integer  )  
pwmBitNb            = 12           ( positive )  
clockDividerBitNb   = 30           ( positive )  
uartUpdateFrequency = 500000       ( integer  )  
ledFrequency        = 500000       ( integer  )  
uartBaudRateDivide  = 10417        ( integer  )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "pidBitNb"
type "positive"
value "12"
)
(GiElement
name "adcBitNb"
type "positive"
value "12"
)
(GiElement
name "dacBitNb"
type "positive"
value "8"
)
(GiElement
name "dacChBitNb"
type "positive"
value "2"
)
(GiElement
name "dacOpBitNb"
type "positive"
value "2"
)
(GiElement
name "uartBitNb"
type "positive"
value "8"
)
(GiElement
name "uartTxFifo"
type "positive"
value "8"
)
(GiElement
name "uartRxFifo"
type "positive"
value "8"
)
(GiElement
name "fpgaFrequency"
type "integer"
value "100000000"
)
(GiElement
name "dacFrequency"
type "integer"
value "40000000"
)
(GiElement
name "adcFrequency"
type "integer"
value "20000000"
)
(GiElement
name "pwmBitNb"
type "positive"
value "12"
)
(GiElement
name "clockDividerBitNb"
type "positive"
value "30"
)
(GiElement
name "uartUpdateFrequency"
type "integer"
value "500000"
)
(GiElement
name "ledFrequency"
type "integer"
value "500000"
)
(GiElement
name "uartBaudRateDivide"
type "integer"
value "10417"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*50 (Net
uid 10482,0
lang 11
decl (Decl
n "ledState_1"
t "std_ulogic"
o 6
suid 164,0
)
declText (MLText
uid 10483,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,25400,16000,26400"
st "SIGNAL ledState_1 : std_ulogic"
)
)
*51 (Net
uid 10490,0
lang 11
decl (Decl
n "ledState_0"
t "std_ulogic"
o 7
suid 165,0
)
declText (MLText
uid 10491,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,24400,16000,25400"
st "SIGNAL ledState_0 : std_ulogic"
)
)
*52 (Net
uid 10537,0
lang 11
decl (Decl
n "ADC0_CS"
t "std_ulogic"
o 8
suid 167,0
)
declText (MLText
uid 10538,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,9400,16400,10400"
st "SIGNAL ADC0_CS    : std_ulogic"
)
)
*53 (Net
uid 10543,0
lang 11
decl (Decl
n "ADC_SCLK"
t "std_ulogic"
o 9
suid 168,0
)
declText (MLText
uid 10544,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,10400,16600,11400"
st "SIGNAL ADC_SCLK   : std_ulogic"
)
)
*54 (Net
uid 10549,0
lang 11
decl (Decl
n "SDO"
t "std_ulogic"
o 10
suid 169,0
)
declText (MLText
uid 10550,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,17400,15500,18400"
st "SIGNAL SDO        : std_ulogic"
)
)
*55 (Net
uid 10595,0
lang 11
decl (Decl
n "DAC0_SCLK"
t "std_ulogic"
o 12
suid 175,0
)
declText (MLText
uid 10596,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,12400,16800,13400"
st "SIGNAL DAC0_SCLK  : std_ulogic"
)
)
*56 (Net
uid 10603,0
lang 11
decl (Decl
n "DAC0_SYNC"
t "std_ulogic"
o 13
suid 176,0
)
declText (MLText
uid 10604,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,14400,16900,15400"
st "SIGNAL DAC0_SYNC  : std_ulogic"
)
)
*57 (Net
uid 10611,0
lang 11
decl (Decl
n "DAC0_SDO"
t "std_ulogic"
o 14
suid 177,0
)
declText (MLText
uid 10612,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,13400,16700,14400"
st "SIGNAL DAC0_SDO   : std_ulogic"
)
)
*58 (Net
uid 10619,0
lang 11
decl (Decl
n "USB_TX"
t "std_ulogic"
o 15
suid 178,0
)
declText (MLText
uid 10620,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,19400,16000,20400"
st "SIGNAL USB_TX     : std_ulogic"
)
)
*59 (Net
uid 10627,0
lang 11
decl (Decl
n "USB_RX"
t "std_ulogic"
o 16
suid 179,0
)
declText (MLText
uid 10628,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,18400,16100,19400"
st "SIGNAL USB_RX     : std_ulogic"
)
)
*60 (Net
uid 10635,0
lang 11
decl (Decl
n "P"
t "std_ulogic"
o 17
suid 180,0
)
declText (MLText
uid 10636,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,16400,14900,17400"
st "SIGNAL P          : std_ulogic"
)
)
*61 (Net
uid 10643,0
lang 11
decl (Decl
n "I"
t "std_ulogic"
o 18
suid 181,0
)
declText (MLText
uid 10644,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,15400,14700,16400"
st "SIGNAL I          : std_ulogic"
)
)
*62 (Net
uid 10651,0
lang 11
decl (Decl
n "D"
t "std_ulogic"
o 19
suid 182,0
)
declText (MLText
uid 10652,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,11400,15000,12400"
st "SIGNAL D          : std_ulogic"
)
)
*63 (Net
uid 10659,0
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 20
suid 183,0
)
declText (MLText
uid 10660,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,23400,15600,24400"
st "SIGNAL enable     : std_ulogic"
)
)
*64 (Net
uid 10723,0
lang 11
decl (Decl
n "serialOut"
t "std_ulogic"
o 11
suid 186,0
)
declText (MLText
uid 10724,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,28400,15500,29400"
st "SIGNAL serialOut  : std_ulogic"
)
)
*65 (SaComponent
uid 10751,0
optionalChildren [
*66 (CptPort
uid 10727,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10728,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,-11375,134750,-10625"
)
tg (CPTG
uid 10729,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10730,0
va (VaSet
font "Verdana,12,0"
)
xt "128900,-11700,133000,-10300"
st "CS_n"
ju 2
blo "133000,-10500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "CS_n"
t "std_ulogic"
o 4
suid 1,0
)
)
)
*67 (CptPort
uid 10731,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10732,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,-13375,134750,-12625"
)
tg (CPTG
uid 10733,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10734,0
va (VaSet
font "Verdana,12,0"
)
xt "129000,-13700,133000,-12300"
st "SCLK"
ju 2
blo "133000,-12500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SCLK"
t "std_ulogic"
o 5
suid 2,0
)
)
)
*68 (CptPort
uid 10735,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10736,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117250,-12375,118000,-11625"
)
tg (CPTG
uid 10737,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10738,0
va (VaSet
font "Verdana,12,0"
)
xt "119000,-12700,122500,-11300"
st "SDO"
blo "119000,-11500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SDO"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*69 (CptPort
uid 10739,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10740,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117250,-10375,118000,-9625"
)
tg (CPTG
uid 10741,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10742,0
va (VaSet
font "Verdana,12,0"
)
xt "119000,-10700,128300,-9300"
st "DataToSend"
blo "119000,-9500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "DataToSend"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 4
suid 4,0
)
)
)
*70 (CptPort
uid 10743,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10744,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117250,625,118000,1375"
)
tg (CPTG
uid 10745,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10746,0
va (VaSet
font "Verdana,12,0"
)
xt "119000,300,122800,1700"
st "clock"
blo "119000,1500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_logic"
o 5
suid 5,0
)
)
)
*71 (CptPort
uid 10747,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10748,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117250,1625,118000,2375"
)
tg (CPTG
uid 10749,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10750,0
va (VaSet
font "Verdana,12,0"
)
xt "119000,1300,123100,2700"
st "reset"
blo "119000,2500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_logic"
o 6
suid 6,0
)
)
)
]
shape (Rectangle
uid 10752,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "118000,-14000,134000,3000"
)
oxt "36000,7000,52000,24000"
ttg (MlTextGroup
uid 10753,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*72 (Text
uid 10754,0
va (VaSet
font "Verdana,9,1"
)
xt "124450,-5200,131550,-4000"
st "Poetic_test"
blo "124450,-4200"
tm "BdLibraryNameMgr"
)
*73 (Text
uid 10755,0
va (VaSet
font "Verdana,9,1"
)
xt "124450,-4000,126550,-2800"
st "AD"
blo "124450,-3000"
tm "CptNameMgr"
)
*74 (Text
uid 10756,0
va (VaSet
font "Verdana,9,1"
)
xt "124450,-2800,126150,-1600"
st "I2"
blo "124450,-1800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 10757,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 10758,0
text (MLText
uid 10759,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,3600,137000,4400"
st "adcBitNb = 12    ( positive )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "positive"
value "12"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*75 (Net
uid 11125,0
decl (Decl
n "Vapp"
t "unsigned"
b "(11 DOWNTO 0)"
o 15
suid 187,0
)
declText (MLText
uid 11126,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,20400,22200,21400"
st "SIGNAL Vapp       : unsigned(11 DOWNTO 0)"
)
)
*76 (SaComponent
uid 11234,0
optionalChildren [
*77 (CptPort
uid 11218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11219,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,15625,59000,16375"
)
tg (CPTG
uid 11220,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11221,0
va (VaSet
font "Verdana,12,0"
)
xt "60000,15300,63800,16700"
st "clock"
blo "60000,16500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
suid 1,0
)
)
)
*78 (CptPort
uid 11222,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11223,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,9625,72750,10375"
)
tg (CPTG
uid 11224,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11225,0
va (VaSet
font "Verdana,12,0"
)
xt "64900,9300,71000,10700"
st "clockOut"
ju 2
blo "71000,10500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clockOut"
t "std_ulogic"
o 112
suid 2,0
)
)
)
*79 (CptPort
uid 11226,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11227,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,6625,72750,7375"
)
tg (CPTG
uid 11228,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11229,0
va (VaSet
font "Verdana,12,0"
)
xt "65900,6300,71000,7700"
st "enable"
ju 2
blo "71000,7500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 111
suid 3,0
)
)
)
*80 (CptPort
uid 11230,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11231,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,16625,59000,17375"
)
tg (CPTG
uid 11232,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11233,0
va (VaSet
font "Verdana,12,0"
)
xt "60000,16300,64100,17700"
st "reset"
blo "60000,17500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 4,0
)
)
)
]
shape (Rectangle
uid 11235,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "59000,5000,72000,19000"
)
oxt "15000,6000,28000,20000"
ttg (MlTextGroup
uid 11236,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*81 (Text
uid 11237,0
va (VaSet
font "Verdana,9,1"
)
xt "61650,11800,65450,13000"
st "Poetic"
blo "61650,12800"
tm "BdLibraryNameMgr"
)
*82 (Text
uid 11238,0
va (VaSet
font "Verdana,9,1"
)
xt "61650,13000,70350,14200"
st "clockGenerator"
blo "61650,14000"
tm "CptNameMgr"
)
*83 (Text
uid 11239,0
va (VaSet
font "Verdana,9,1"
)
xt "61650,14200,63350,15400"
st "I3"
blo "61650,15200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 11240,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 11241,0
text (MLText
uid 11242,0
va (VaSet
font "Courier New,8,0"
)
xt "57000,19000,77000,21400"
st "counterBitNb = 12       ( integer )  
frequencyIn  = 100E6    ( integer )  
frequencyOut = 50E6     ( integer )  
"
)
header ""
)
elements [
(GiElement
name "counterBitNb"
type "integer"
value "12"
)
(GiElement
name "frequencyIn"
type "integer"
value "100E6"
)
(GiElement
name "frequencyOut"
type "integer"
value "50E6"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*84 (Net
uid 11251,0
lang 11
decl (Decl
n "clockOut"
t "std_ulogic"
o 21
suid 189,0
)
declText (MLText
uid 11252,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,22400,15700,23400"
st "SIGNAL clockOut   : std_ulogic"
)
)
*85 (Wire
uid 7054,0
shape (OrthoPolyLine
uid 7055,0
va (VaSet
vasetType 3
)
xt "87000,-1000,90250,-1000"
pts [
"87000,-1000"
"90250,-1000"
]
)
end &9
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7060,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7061,0
va (VaSet
font "Verdana,12,0"
)
xt "88000,-2400,91800,-1000"
st "clock"
blo "88000,-1200"
tm "WireNameMgr"
)
)
on &5
)
*86 (Wire
uid 7064,0
shape (OrthoPolyLine
uid 7065,0
va (VaSet
vasetType 3
)
xt "87000,0,90250,0"
pts [
"87000,0"
"90250,0"
]
)
end &10
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7070,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7071,0
va (VaSet
font "Verdana,12,0"
)
xt "88000,-1400,92100,0"
st "reset"
blo "88000,-200"
tm "WireNameMgr"
)
)
on &6
)
*87 (Wire
uid 7213,0
shape (OrthoPolyLine
uid 7214,0
va (VaSet
vasetType 3
)
xt "45000,-7000,54250,-7000"
pts [
"45000,-7000"
"54250,-7000"
]
)
end &23
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7219,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7220,0
va (VaSet
font "Verdana,12,0"
)
xt "46000,-8400,50100,-7000"
st "reset"
blo "46000,-7200"
tm "WireNameMgr"
)
)
on &6
)
*88 (Wire
uid 7221,0
shape (OrthoPolyLine
uid 7222,0
va (VaSet
vasetType 3
)
xt "45000,-9000,54250,-9000"
pts [
"45000,-9000"
"54250,-9000"
]
)
end &21
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7227,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7228,0
va (VaSet
font "Verdana,12,0"
)
xt "46000,-10400,49800,-9000"
st "clock"
blo "46000,-9200"
tm "WireNameMgr"
)
)
on &5
)
*89 (Wire
uid 8468,0
shape (OrthoPolyLine
uid 8469,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71750,-13000,90250,-13000"
pts [
"71750,-13000"
"90250,-13000"
]
)
start &22
end &12
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8472,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8473,0
va (VaSet
font "Verdana,12,0"
)
xt "74000,-14400,78000,-13000"
st "Vapp"
blo "74000,-13200"
tm "WireNameMgr"
)
)
on &75
)
*90 (Wire
uid 8480,0
shape (OrthoPolyLine
uid 8481,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53000,-36000,136000,-13000"
pts [
"54250,-13000"
"53000,-13000"
"53000,-36000"
"136000,-36000"
]
)
start &24
end &16
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8484,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8485,0
va (VaSet
font "Verdana,12,0"
)
xt "46250,-14400,53550,-13000"
st "lowpassIn"
blo "46250,-13200"
tm "WireNameMgr"
)
)
on &28
)
*91 (Wire
uid 10170,0
shape (OrthoPolyLine
uid 10171,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "108750,-10000,117250,-10000"
pts [
"108750,-10000"
"117250,-10000"
]
)
start &11
end &69
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 10176,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10177,0
va (VaSet
font "Verdana,12,0"
)
xt "112000,-11400,116700,-10000"
st "speed"
blo "112000,-10200"
tm "WireNameMgr"
)
)
on &7
)
*92 (Wire
uid 10484,0
shape (OrthoPolyLine
uid 10485,0
va (VaSet
vasetType 3
)
xt "138000,-25000,160250,45000"
pts [
"160250,-25000"
"138000,-25000"
"138000,45000"
]
)
start &44
end &1
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 10488,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10489,0
va (VaSet
font "Verdana,12,0"
)
xt "150250,-26400,158750,-25000"
st "ledState_1"
blo "150250,-25200"
tm "WireNameMgr"
)
)
on &50
)
*93 (Wire
uid 10492,0
shape (OrthoPolyLine
uid 10493,0
va (VaSet
vasetType 3
)
xt "139000,-23000,160250,45000"
pts [
"160250,-23000"
"139000,-23000"
"139000,45000"
]
)
start &43
end &1
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 10496,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10497,0
va (VaSet
font "Verdana,12,0"
)
xt "150250,-24400,158750,-23000"
st "ledState_0"
blo "150250,-23200"
tm "WireNameMgr"
)
)
on &51
)
*94 (Wire
uid 10539,0
shape (OrthoPolyLine
uid 10540,0
va (VaSet
vasetType 3
)
xt "134750,-11000,160250,-9000"
pts [
"160250,-9000"
"146000,-9000"
"146000,-11000"
"134750,-11000"
]
)
start &30
end &66
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 10541,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10542,0
va (VaSet
font "Verdana,12,0"
)
xt "152250,-10400,158950,-9000"
st "ADC0_CS"
blo "152250,-9200"
tm "WireNameMgr"
)
)
on &52
)
*95 (Wire
uid 10545,0
shape (OrthoPolyLine
uid 10546,0
va (VaSet
vasetType 3
)
xt "134750,-13000,160250,-11000"
pts [
"160250,-11000"
"147000,-11000"
"147000,-13000"
"134750,-13000"
]
)
start &32
end &67
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 10547,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10548,0
va (VaSet
font "Verdana,12,0"
)
xt "152250,-12400,159650,-11000"
st "ADC_SCLK"
blo "152250,-11200"
tm "WireNameMgr"
)
)
on &53
)
*96 (Wire
uid 10551,0
shape (OrthoPolyLine
uid 10552,0
va (VaSet
vasetType 3
)
xt "113000,-16000,160250,-12000"
pts [
"117250,-12000"
"113000,-12000"
"113000,-16000"
"148000,-16000"
"148000,-13000"
"160250,-13000"
]
)
start &68
end &31
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 10553,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10554,0
va (VaSet
font "Verdana,12,0"
)
xt "112250,-13400,115750,-12000"
st "SDO"
blo "112250,-12200"
tm "WireNameMgr"
)
)
on &54
)
*97 (Wire
uid 10557,0
shape (OrthoPolyLine
uid 10558,0
va (VaSet
vasetType 3
)
xt "113000,1000,117250,1000"
pts [
"113000,1000"
"117250,1000"
]
)
end &70
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 10561,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10562,0
va (VaSet
font "Verdana,12,0"
)
xt "115000,-400,118800,1000"
st "clock"
blo "115000,800"
tm "WireNameMgr"
)
)
on &5
)
*98 (Wire
uid 10565,0
shape (OrthoPolyLine
uid 10566,0
va (VaSet
vasetType 3
)
xt "113000,2000,117250,2000"
pts [
"113000,2000"
"117250,2000"
]
)
end &71
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 10569,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10570,0
va (VaSet
font "Verdana,12,0"
)
xt "115000,600,119100,2000"
st "reset"
blo "115000,1800"
tm "WireNameMgr"
)
)
on &6
)
*99 (Wire
uid 10573,0
shape (OrthoPolyLine
uid 10574,0
va (VaSet
vasetType 3
)
xt "157000,25000,160250,25000"
pts [
"157000,25000"
"160250,25000"
]
)
end &45
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 10577,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10578,0
va (VaSet
font "Verdana,12,0"
)
xt "159000,23600,162800,25000"
st "clock"
blo "159000,24800"
tm "WireNameMgr"
)
)
on &5
)
*100 (Wire
uid 10581,0
shape (OrthoPolyLine
uid 10582,0
va (VaSet
vasetType 3
)
xt "157000,27000,160250,27000"
pts [
"157000,27000"
"160250,27000"
]
)
end &46
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 10585,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10586,0
va (VaSet
font "Verdana,12,0"
)
xt "159000,25600,163100,27000"
st "reset"
blo "159000,26800"
tm "WireNameMgr"
)
)
on &6
)
*101 (Wire
uid 10589,0
shape (OrthoPolyLine
uid 10590,0
va (VaSet
vasetType 3
)
xt "146000,-37000,194000,-29000"
pts [
"185750,-29000"
"194000,-29000"
"194000,-37000"
"146000,-37000"
]
)
start &39
end &16
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 10593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10594,0
va (VaSet
font "Verdana,12,0"
)
xt "187750,-30400,194250,-29000"
st "serialOut"
blo "187750,-29200"
tm "WireNameMgr"
)
)
on &64
)
*102 (Wire
uid 10597,0
shape (OrthoPolyLine
uid 10598,0
va (VaSet
vasetType 3
)
xt "142000,-4000,160250,45000"
pts [
"160250,-4000"
"142000,-4000"
"142000,45000"
]
)
start &34
end &1
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 10601,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10602,0
va (VaSet
font "Verdana,12,0"
)
xt "151250,-5400,159450,-4000"
st "DAC0_SCLK"
blo "151250,-4200"
tm "WireNameMgr"
)
)
on &55
)
*103 (Wire
uid 10605,0
shape (OrthoPolyLine
uid 10606,0
va (VaSet
vasetType 3
)
xt "143000,-2000,160250,45000"
pts [
"160250,-2000"
"143000,-2000"
"143000,45000"
]
)
start &36
end &1
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 10609,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10610,0
va (VaSet
font "Verdana,12,0"
)
xt "151250,-3400,159550,-2000"
st "DAC0_SYNC"
blo "151250,-2200"
tm "WireNameMgr"
)
)
on &56
)
*104 (Wire
uid 10613,0
shape (OrthoPolyLine
uid 10614,0
va (VaSet
vasetType 3
)
xt "144000,0,160250,45000"
pts [
"160250,0"
"144000,0"
"144000,45000"
]
)
start &35
end &1
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 10617,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10618,0
va (VaSet
font "Verdana,12,0"
)
xt "151250,-1400,158950,0"
st "DAC0_SDO"
blo "151250,-200"
tm "WireNameMgr"
)
)
on &57
)
*105 (Wire
uid 10621,0
shape (OrthoPolyLine
uid 10622,0
va (VaSet
vasetType 3
)
xt "147000,4000,160250,45000"
pts [
"160250,4000"
"147000,4000"
"147000,45000"
]
)
start &41
end &1
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 10625,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10626,0
va (VaSet
font "Verdana,12,0"
)
xt "153250,2600,158850,4000"
st "USB_TX"
blo "153250,3800"
tm "WireNameMgr"
)
)
on &58
)
*106 (Wire
uid 10629,0
shape (OrthoPolyLine
uid 10630,0
va (VaSet
vasetType 3
)
xt "148000,6000,160250,45000"
pts [
"160250,6000"
"148000,6000"
"148000,45000"
]
)
start &40
end &1
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 10633,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10634,0
va (VaSet
font "Verdana,12,0"
)
xt "153250,4600,158950,6000"
st "USB_RX"
blo "153250,5800"
tm "WireNameMgr"
)
)
on &59
)
*107 (Wire
uid 10637,0
shape (OrthoPolyLine
uid 10638,0
va (VaSet
vasetType 3
)
xt "151000,13000,160250,45000"
pts [
"160250,13000"
"151000,13000"
"151000,45000"
]
)
start &38
end &1
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 10641,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10642,0
va (VaSet
font "Verdana,12,0"
)
xt "157250,11600,158850,13000"
st "P"
blo "157250,12800"
tm "WireNameMgr"
)
)
on &60
)
*108 (Wire
uid 10645,0
shape (OrthoPolyLine
uid 10646,0
va (VaSet
vasetType 3
)
xt "152000,15000,160250,45000"
pts [
"160250,15000"
"152000,15000"
"152000,45000"
]
)
start &37
end &1
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 10649,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10650,0
va (VaSet
font "Verdana,12,0"
)
xt "158250,13600,159550,15000"
st "I"
blo "158250,14800"
tm "WireNameMgr"
)
)
on &61
)
*109 (Wire
uid 10653,0
shape (OrthoPolyLine
uid 10654,0
va (VaSet
vasetType 3
)
xt "153000,17000,160250,45000"
pts [
"160250,17000"
"153000,17000"
"153000,45000"
]
)
start &33
end &1
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 10657,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10658,0
va (VaSet
font "Verdana,12,0"
)
xt "157250,15600,158950,17000"
st "D"
blo "157250,16800"
tm "WireNameMgr"
)
)
on &62
)
*110 (Wire
uid 10661,0
shape (OrthoPolyLine
uid 10662,0
va (VaSet
vasetType 3
)
xt "154000,19000,160250,45000"
pts [
"160250,19000"
"154000,19000"
"154000,45000"
]
)
start &42
end &1
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 10665,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10666,0
va (VaSet
font "Verdana,12,0"
)
xt "154250,17600,159350,19000"
st "enable"
blo "154250,18800"
tm "WireNameMgr"
)
)
on &63
)
*111 (Wire
uid 10669,0
shape (OrthoPolyLine
uid 10670,0
va (VaSet
vasetType 3
)
xt "108000,34000,108000,45000"
pts [
"108000,45000"
"108000,34000"
]
)
start &1
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10675,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10676,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "106600,40600,108000,44400"
st "clock"
blo "107800,44400"
tm "WireNameMgr"
)
)
on &5
)
*112 (Wire
uid 10679,0
shape (OrthoPolyLine
uid 10680,0
va (VaSet
vasetType 3
)
xt "110000,34000,110000,45000"
pts [
"110000,45000"
"110000,34000"
]
)
start &1
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10685,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10686,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "108600,40300,110000,44400"
st "reset"
blo "109800,44400"
tm "WireNameMgr"
)
)
on &6
)
*113 (Wire
uid 11202,0
shape (OrthoPolyLine
uid 11203,0
va (VaSet
vasetType 3
)
xt "53000,16000,58250,16000"
pts [
"53000,16000"
"58250,16000"
]
)
end &77
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 11208,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11209,0
va (VaSet
font "Verdana,12,0"
)
xt "56000,14600,59800,16000"
st "clock"
blo "56000,15800"
tm "WireNameMgr"
)
)
on &5
)
*114 (Wire
uid 11210,0
shape (OrthoPolyLine
uid 11211,0
va (VaSet
vasetType 3
)
xt "53000,17000,58250,17000"
pts [
"53000,17000"
"58250,17000"
]
)
end &80
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 11216,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11217,0
va (VaSet
font "Verdana,12,0"
)
xt "56000,15600,60100,17000"
st "reset"
blo "56000,16800"
tm "WireNameMgr"
)
)
on &6
)
*115 (Wire
uid 11245,0
shape (OrthoPolyLine
uid 11246,0
va (VaSet
vasetType 3
)
xt "72750,7000,81000,7000"
pts [
"72750,7000"
"81000,7000"
]
)
start &79
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 11249,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11250,0
va (VaSet
font "Verdana,12,0"
)
xt "74750,5600,79850,7000"
st "enable"
blo "74750,6800"
tm "WireNameMgr"
)
)
on &63
)
*116 (Wire
uid 11253,0
shape (OrthoPolyLine
uid 11254,0
va (VaSet
vasetType 3
)
xt "72750,10000,79000,10000"
pts [
"72750,10000"
"79000,10000"
]
)
start &78
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 11257,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11258,0
va (VaSet
font "Verdana,12,0"
)
xt "74750,8600,80850,10000"
st "clockOut"
blo "74750,9800"
tm "WireNameMgr"
)
)
on &84
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *117 (PackageList
uid 142,0
stg "VerticalLayoutStrategy"
textVec [
*118 (Text
uid 143,0
va (VaSet
font "Verdana,8,1"
)
xt "0,0,6900,1000"
st "Package List"
blo "0,800"
)
*119 (MLText
uid 144,0
va (VaSet
)
xt "0,1000,17500,4600"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.ALL;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 145,0
stg "VerticalLayoutStrategy"
textVec [
*120 (Text
uid 146,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "20000,0,30200,1000"
st "Compiler Directives"
blo "20000,800"
)
*121 (Text
uid 147,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "20000,1000,32200,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*122 (MLText
uid 148,0
va (VaSet
isHidden 1
)
xt "20000,2000,32100,4400"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*123 (Text
uid 149,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "20000,4000,32800,5000"
st "Post-module directives:"
blo "20000,4800"
)
*124 (MLText
uid 150,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*125 (Text
uid 151,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "20000,5000,32400,6000"
st "End-module directives:"
blo "20000,5800"
)
*126 (MLText
uid 152,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,24,1921,1080"
viewArea "22286,-34584,178888,51256"
cachedDiagramExtent "0,-38000,197000,72400"
pageSetupInfo (PageSetupInfo
ptrCmd "Generic PostScript Printer,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 1077
paperHeight 761
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 1077
windowsPaperHeight 761
paperType "A4"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
scale 75
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "0,-66000"
lastUid 11341,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,10,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*127 (Text
va (VaSet
)
xt "1700,3200,6300,4400"
st "<library>"
blo "1700,4200"
tm "BdLibraryNameMgr"
)
*128 (Text
va (VaSet
)
xt "1700,4400,5800,5600"
st "<block>"
blo "1700,5400"
tm "BlkNameMgr"
)
*129 (Text
va (VaSet
)
xt "1700,5600,2900,6800"
st "I0"
blo "1700,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1700,13200,1700,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*130 (Text
va (VaSet
)
xt "1000,3500,3300,4500"
st "Library"
blo "1000,4300"
)
*131 (Text
va (VaSet
)
xt "1000,4500,7000,5500"
st "MWComponent"
blo "1000,5300"
)
*132 (Text
va (VaSet
)
xt "1000,5500,1600,6500"
st "I0"
blo "1000,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6000,1500,-6000,1500"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*133 (Text
va (VaSet
)
xt "1250,3500,3550,4500"
st "Library"
blo "1250,4300"
tm "BdLibraryNameMgr"
)
*134 (Text
va (VaSet
)
xt "1250,4500,6750,5500"
st "SaComponent"
blo "1250,5300"
tm "CptNameMgr"
)
*135 (Text
va (VaSet
)
xt "1250,5500,1850,6500"
st "I0"
blo "1250,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-5750,1500,-5750,1500"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*136 (Text
va (VaSet
)
xt "950,3500,3250,4500"
st "Library"
blo "950,4300"
)
*137 (Text
va (VaSet
)
xt "950,4500,7050,5500"
st "VhdlComponent"
blo "950,5300"
)
*138 (Text
va (VaSet
)
xt "950,5500,1550,6500"
st "I0"
blo "950,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6050,1500,-6050,1500"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-50,0,8050,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*139 (Text
va (VaSet
)
xt "450,3500,2750,4500"
st "Library"
blo "450,4300"
)
*140 (Text
va (VaSet
)
xt "450,4500,7550,5500"
st "VerilogComponent"
blo "450,5300"
)
*141 (Text
va (VaSet
)
xt "450,5500,1050,6500"
st "I0"
blo "450,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6550,1500,-6550,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*142 (Text
va (VaSet
)
xt "3400,4000,4600,5000"
st "eb1"
blo "3400,4800"
tm "HdlTextNameMgr"
)
*143 (Text
va (VaSet
)
xt "3400,5000,3800,6000"
st "1"
blo "3400,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1500,2200"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,5000,1200"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1000,9600,2200"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,18500,100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*144 (Text
va (VaSet
font "Verdana,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*145 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,11000,100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*146 (Text
va (VaSet
font "Verdana,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*147 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Verdana,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "0,5400,7000,6400"
st "Declarations"
blo "0,6200"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,8,1"
)
xt "0,6400,3400,7400"
st "Ports:"
blo "0,7200"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "0,7400,4800,8400"
st "Pre User:"
blo "0,8200"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,8400,19100,18400"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,8,1"
)
xt "0,8400,9000,9400"
st "Diagram Signals:"
blo "0,9200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "0,5400,6000,6400"
st "Post User:"
blo "0,6200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,5400,0,5400"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 189,0
usingSuid 1
emptyRow *148 (LEmptyRow
)
uid 727,0
optionalChildren [
*149 (RefLabelRowHdr
)
*150 (TitleRowHdr
)
*151 (FilterRowHdr
)
*152 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*153 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*154 (GroupColHdr
tm "GroupColHdrMgr"
)
*155 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*156 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*157 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*158 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*159 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*160 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*161 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "clock"
t "std_logic"
o 1
suid 77,0
)
)
uid 6559,0
)
*162 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "reset"
t "std_logic"
o 2
suid 78,0
)
)
uid 6561,0
)
*163 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "speed"
t "std_ulogic_vector"
b "(11 DOWNTO 0)"
o 10
suid 109,0
)
)
uid 7511,0
)
*164 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "lowpassIn"
t "unsigned"
b "(11 DOWNTO 0)"
o 14
suid 149,0
)
)
uid 8486,0
)
*165 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "ledState_1"
t "std_ulogic"
o 6
suid 164,0
)
)
uid 10687,0
)
*166 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "ledState_0"
t "std_ulogic"
o 7
suid 165,0
)
)
uid 10689,0
)
*167 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "ADC0_CS"
t "std_ulogic"
o 8
suid 167,0
)
)
uid 10691,0
)
*168 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "ADC_SCLK"
t "std_ulogic"
o 9
suid 168,0
)
)
uid 10693,0
)
*169 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "SDO"
t "std_ulogic"
o 10
suid 169,0
)
)
uid 10695,0
)
*170 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "DAC0_SCLK"
t "std_ulogic"
o 12
suid 175,0
)
)
uid 10699,0
)
*171 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "DAC0_SYNC"
t "std_ulogic"
o 13
suid 176,0
)
)
uid 10701,0
)
*172 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "DAC0_SDO"
t "std_ulogic"
o 14
suid 177,0
)
)
uid 10703,0
)
*173 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "USB_TX"
t "std_ulogic"
o 15
suid 178,0
)
)
uid 10705,0
)
*174 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "USB_RX"
t "std_ulogic"
o 16
suid 179,0
)
)
uid 10707,0
)
*175 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "P"
t "std_ulogic"
o 17
suid 180,0
)
)
uid 10709,0
)
*176 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "I"
t "std_ulogic"
o 18
suid 181,0
)
)
uid 10711,0
)
*177 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "D"
t "std_ulogic"
o 19
suid 182,0
)
)
uid 10713,0
)
*178 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "enable"
t "std_ulogic"
o 20
suid 183,0
)
)
uid 10715,0
)
*179 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "serialOut"
t "std_ulogic"
o 11
suid 186,0
)
)
uid 10725,0
)
*180 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Vapp"
t "unsigned"
b "(11 DOWNTO 0)"
o 15
suid 187,0
)
)
uid 11127,0
)
*181 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "clockOut"
t "std_ulogic"
o 21
suid 189,0
)
)
uid 11259,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 740,0
optionalChildren [
*182 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *183 (MRCItem
litem &148
pos 21
dimension 20
)
uid 742,0
optionalChildren [
*184 (MRCItem
litem &149
pos 0
dimension 20
uid 743,0
)
*185 (MRCItem
litem &150
pos 1
dimension 23
uid 744,0
)
*186 (MRCItem
litem &151
pos 2
hidden 1
dimension 20
uid 745,0
)
*187 (MRCItem
litem &161
pos 0
dimension 20
uid 6560,0
)
*188 (MRCItem
litem &162
pos 1
dimension 20
uid 6562,0
)
*189 (MRCItem
litem &163
pos 2
dimension 20
uid 7512,0
)
*190 (MRCItem
litem &164
pos 3
dimension 20
uid 8487,0
)
*191 (MRCItem
litem &165
pos 4
dimension 20
uid 10688,0
)
*192 (MRCItem
litem &166
pos 5
dimension 20
uid 10690,0
)
*193 (MRCItem
litem &167
pos 6
dimension 20
uid 10692,0
)
*194 (MRCItem
litem &168
pos 7
dimension 20
uid 10694,0
)
*195 (MRCItem
litem &169
pos 8
dimension 20
uid 10696,0
)
*196 (MRCItem
litem &170
pos 9
dimension 20
uid 10700,0
)
*197 (MRCItem
litem &171
pos 10
dimension 20
uid 10702,0
)
*198 (MRCItem
litem &172
pos 11
dimension 20
uid 10704,0
)
*199 (MRCItem
litem &173
pos 12
dimension 20
uid 10706,0
)
*200 (MRCItem
litem &174
pos 13
dimension 20
uid 10708,0
)
*201 (MRCItem
litem &175
pos 14
dimension 20
uid 10710,0
)
*202 (MRCItem
litem &176
pos 15
dimension 20
uid 10712,0
)
*203 (MRCItem
litem &177
pos 16
dimension 20
uid 10714,0
)
*204 (MRCItem
litem &178
pos 17
dimension 20
uid 10716,0
)
*205 (MRCItem
litem &179
pos 18
dimension 20
uid 10726,0
)
*206 (MRCItem
litem &180
pos 19
dimension 20
uid 11128,0
)
*207 (MRCItem
litem &181
pos 20
dimension 20
uid 11260,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 746,0
optionalChildren [
*208 (MRCItem
litem &152
pos 0
dimension 20
uid 747,0
)
*209 (MRCItem
litem &154
pos 1
dimension 50
uid 748,0
)
*210 (MRCItem
litem &155
pos 2
dimension 100
uid 749,0
)
*211 (MRCItem
litem &156
pos 3
dimension 50
uid 750,0
)
*212 (MRCItem
litem &157
pos 4
dimension 100
uid 751,0
)
*213 (MRCItem
litem &158
pos 5
dimension 100
uid 752,0
)
*214 (MRCItem
litem &159
pos 6
dimension 50
uid 753,0
)
*215 (MRCItem
litem &160
pos 7
dimension 80
uid 754,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 741,0
vaOverrides [
]
)
]
)
uid 726,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *216 (LEmptyRow
)
uid 756,0
optionalChildren [
*217 (RefLabelRowHdr
)
*218 (TitleRowHdr
)
*219 (FilterRowHdr
)
*220 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*221 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*222 (GroupColHdr
tm "GroupColHdrMgr"
)
*223 (NameColHdr
tm "GenericNameColHdrMgr"
)
*224 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*225 (InitColHdr
tm "GenericValueColHdrMgr"
)
*226 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*227 (EolColHdr
tm "GenericEolColHdrMgr"
)
*228 (LogGeneric
generic (GiElement
name "baudRate"
type "real"
value "9600.0"
)
uid 10717,0
)
*229 (LogGeneric
generic (GiElement
name "clockFrequency"
type "real"
value "66.0E6"
)
uid 10719,0
)
*230 (LogGeneric
generic (GiElement
name "dataBitNb"
type "positive"
value "8"
)
uid 10721,0
)
]
)
pdm (PhysicalDM
uid 768,0
optionalChildren [
*231 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *232 (MRCItem
litem &216
pos 3
dimension 20
)
uid 770,0
optionalChildren [
*233 (MRCItem
litem &217
pos 0
dimension 20
uid 771,0
)
*234 (MRCItem
litem &218
pos 1
dimension 23
uid 772,0
)
*235 (MRCItem
litem &219
pos 2
hidden 1
dimension 20
uid 773,0
)
*236 (MRCItem
litem &228
pos 0
dimension 20
uid 10718,0
)
*237 (MRCItem
litem &229
pos 1
dimension 20
uid 10720,0
)
*238 (MRCItem
litem &230
pos 2
dimension 20
uid 10722,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 774,0
optionalChildren [
*239 (MRCItem
litem &220
pos 0
dimension 20
uid 775,0
)
*240 (MRCItem
litem &222
pos 1
dimension 50
uid 776,0
)
*241 (MRCItem
litem &223
pos 2
dimension 100
uid 777,0
)
*242 (MRCItem
litem &224
pos 3
dimension 100
uid 778,0
)
*243 (MRCItem
litem &225
pos 4
dimension 50
uid 779,0
)
*244 (MRCItem
litem &226
pos 5
dimension 50
uid 780,0
)
*245 (MRCItem
litem &227
pos 6
dimension 80
uid 781,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 769,0
vaOverrides [
]
)
]
)
uid 755,0
type 1
)
activeModelName "BlockDiag"
)
