;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-46
	MOV -7, <-20
	DJN -1, @-20
	SUB <0, @2
	SUB <0, @2
	SPL 0, <-54
	SUB -207, <-120
	SPL 0, <-54
	SUB -207, <-120
	SPL 0, <-54
	SPL 0, <-54
	ADD 1, <10
	JMP <121, 103
	JMP <121, 103
	SUB 127, 106
	SLT <511, <44
	SUB #21, 3
	JMZ -110, 8
	SUB -716, <-420
	JMZ <130, 9
	SUB -207, <-120
	JMZ <130, 9
	SLT <511, <44
	SPL <100, 80
	ADD #130, 9
	SPL <130, 9
	SPL <100, 80
	ADD 210, -500
	DJN <130, 9
	DJN @511, @44
	SUB #130, 9
	ADD 210, -500
	SPL <-127, 100
	SPL <0, -50
	JMP -207, @-120
	SPL -207, @-120
	SUB @-127, 100
	SPL 0, <-54
	JMZ <130, 9
	SPL <-127, 100
	JMP @2, #-7
	SPL 0, <-54
	ADD 1, <10
	SUB #130, 9
	MOV -1, <-26
	JMP @2, #-7
	MOV -1, <-46
	JMN 0, #-502
