-- generated by newgenasym Thu Nov 16 16:16:36 2006

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity xt5 is
    port (    
	\1\:       INOUT  STD_LOGIC);
end xt5;
