#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Apr  2 01:01:56 2018
# Process ID: 18116
# Current directory: C:/Users/geoge/Desktop/Arquitectura/Arquitectura/Practica3_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1520 C:\Users\geoge\Desktop\Arquitectura\Arquitectura\Practica3_2\Practica3_2.xpr
# Log file: C:/Users/geoge/Desktop/Arquitectura/Arquitectura/Practica3_2/vivado.log
# Journal file: C:/Users/geoge/Desktop/Arquitectura/Arquitectura/Practica3_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/geoge/Desktop/Arquitectura/Arquitectura/Practica3_2/Practica3_2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/geoge/Desktop/Arquitectura-master/Practica3_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 726.102 ; gain = 65.824
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/geoge/Desktop/Arquitectura/Arquitectura/Practica3_2/Practica3_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_4bits_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geoge/Desktop/Arquitectura/Arquitectura/Practica3_2/Practica3_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_4bits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geoge/Desktop/Arquitectura/Arquitectura/Practica3_2/Practica3_2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_4bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geoge/Desktop/Arquitectura/Arquitectura/Practica3_2/Practica3_2.srcs/sim_1/new/ALU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_4bits_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 730.746 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geoge/Desktop/Arquitectura/Arquitectura/Practica3_2/Practica3_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 13951a3b7a06444d9060619f7a9462cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_4bits_tb_behav xil_defaultlib.ALU_4bits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture a_alu_4bits of entity xil_defaultlib.ALU_4bits [alu_4bits_default]
Compiling architecture bench of entity xil_defaultlib.alu_4bits_tb
Built simulation snapshot ALU_4bits_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/geoge/Desktop/Arquitectura/Arquitectura/Practica3_2/Practica3_2.sim/sim_1/behav/xsim/xsim.dir/ALU_4bits_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/geoge/Desktop/Arquitectura/Arquitectura/Practica3_2/Practica3_2.sim/sim_1/behav/xsim/xsim.dir/ALU_4bits_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr  2 01:03:20 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr  2 01:03:20 2018...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 738.711 ; gain = 7.965
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geoge/Desktop/Arquitectura/Arquitectura/Practica3_2/Practica3_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_4bits_tb_behav -key {Behavioral:sim_1:Functional:ALU_4bits_tb} -tclbatch {ALU_4bits_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source ALU_4bits_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_4bits_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 741.652 ; gain = 10.906
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 775.414 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr  2 02:05:31 2018...
