irun(64): 15.20-s051: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s051: Started on Feb 27, 2023 at 19:48:56 IST
irun
	-access +rwc
	../rtl/multi_f.v
	../verification/multi_f_tb.v
Recompiling... reason: file '../rtl/multi_f.v' is newer than expected.
	expected: Mon Feb 27 16:29:32 2023
	actual:   Mon Feb 27 19:48:51 2023
file: ../rtl/multi_f.v
	module worklib.booth_radix4_multiplier:v
		errors: 0, warnings: 0
file: ../verification/multi_f_tb.v
        print_pp();
                 |
ncvlog: *W,TMTPAR (../verification/multi_f_tb.v,62|17): A task enable with no arguments must not include an empty set of parentheses [10.2.2 (IEEE Std 1364-2005)].  The compiler has ignored the parentheses.  Use 'nchelp ncvlog TMTPAR'  for further information.
        print_pp();
                 |
ncvlog: *W,TMTPAR (../verification/multi_f_tb.v,70|17): A task enable with no arguments must not include an empty set of parentheses [10.2.2 (IEEE Std 1364-2005)].  The compiler has ignored the parentheses.  Use 'nchelp ncvlog TMTPAR'  for further information.
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		tb_booth_radix4_multiplier
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.booth_radix4_multiplier:v <0x588d23e0>
			streams:  20, words:  6782
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Registers:               9       9
		Scalar wires:            1       -
		Vectored wires:         19       -
		Always blocks:           2       2
		Initial blocks:          2       2
		Cont. assignments:      17      17
		Pseudo assignments:      3       3
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.tb_booth_radix4_multiplier:v
Loading snapshot worklib.tb_booth_radix4_multiplier:v .................... Done
ncsim> source /tools/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> run
=== Test 1: Unsigned (5 × 3) ===
PP0  = fffffffffffffffb
PP1  = 14
PP2  = 0
PP3  = 0
PP4  = 0
PP5  = 0
PP6  = 0
PP7  = 0
PP8  = 0
PP9  = 0
PP10 = 0
PP11 = 0
PP12 = 0
PP13 = 0
PP14 = 0
PP15 = 0
PP16 = 0
=== Test 2: Signed (-5 × 3) ===
PP0  = 5
PP1  = ffffffffffffffec
PP2  = 0
PP3  = 0
PP4  = 0
PP5  = 0
PP6  = 0
PP7  = 0
PP8  = 0
PP9  = 0
PP10 = 0
PP11 = 0
PP12 = 0
PP13 = 0
PP14 = 0
PP15 = 0
PP16 = 0
Simulation complete via $finish(1) at time 20 NS + 0
../verification/multi_f_tb.v:72         $finish;
ncsim> exit
TOOL:	irun(64)	15.20-s051: Exiting on Feb 27, 2023 at 19:48:56 IST  (total: 00:00:00)
