\subsection{diq2\+\_\+sampling Entity Reference}
\label{classdiq2__sampling}\index{diq2\+\_\+sampling@{diq2\+\_\+sampling}}


Inheritance diagram for diq2\+\_\+sampling\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{d9/db3/classdiq2__sampling__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for diq2\+\_\+sampling\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=320pt]{d4/d94/classdiq2__sampling__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf dev\+\_\+family} {\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} Cyclone I\+V E \char`\"{}}\textcolor{vhdlchar}{ }}}
\item 
{\bf diq\+\_\+width} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }}}
\item 
{\bf fifo\+\_\+size} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }}}
\item 
{\bf invert\+\_\+ddio\+\_\+clk} {\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} O\+N \char`\"{}}\textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk\+\_\+io}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk\+\_\+int}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rxiq}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rxiqsel}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf data\+\_\+out\+\_\+h}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data\+\_\+out\+\_\+l}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 15} of file {\bf diq2\+\_\+sampling.\+vhd}.



\subsubsection{Member Data Documentation}
\index{diq2\+\_\+sampling@{diq2\+\_\+sampling}!clk\+\_\+int@{clk\+\_\+int}}
\index{clk\+\_\+int@{clk\+\_\+int}!diq2\+\_\+sampling@{diq2\+\_\+sampling}}
\paragraph[{clk\+\_\+int}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk\+\_\+int} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdiq2__sampling_a9c3202efac4d1aca8bd76614acd233a1}


Definition at line {\bf 23} of file {\bf diq2\+\_\+sampling.\+vhd}.

\index{diq2\+\_\+sampling@{diq2\+\_\+sampling}!clk\+\_\+io@{clk\+\_\+io}}
\index{clk\+\_\+io@{clk\+\_\+io}!diq2\+\_\+sampling@{diq2\+\_\+sampling}}
\paragraph[{clk\+\_\+io}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk\+\_\+io} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdiq2__sampling_a4b3b4f748a24640cf027481d31b94648}


Definition at line {\bf 22} of file {\bf diq2\+\_\+sampling.\+vhd}.

\index{diq2\+\_\+sampling@{diq2\+\_\+sampling}!data\+\_\+out\+\_\+h@{data\+\_\+out\+\_\+h}}
\index{data\+\_\+out\+\_\+h@{data\+\_\+out\+\_\+h}!diq2\+\_\+sampling@{diq2\+\_\+sampling}}
\paragraph[{data\+\_\+out\+\_\+h}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+out\+\_\+h} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdiq2__sampling_add3ca70c64d0b79b25c1df9ca4654185}


Definition at line {\bf 28} of file {\bf diq2\+\_\+sampling.\+vhd}.

\index{diq2\+\_\+sampling@{diq2\+\_\+sampling}!data\+\_\+out\+\_\+l@{data\+\_\+out\+\_\+l}}
\index{data\+\_\+out\+\_\+l@{data\+\_\+out\+\_\+l}!diq2\+\_\+sampling@{diq2\+\_\+sampling}}
\paragraph[{data\+\_\+out\+\_\+l}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+out\+\_\+l} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdiq2__sampling_a7ea176563683dc76b4d22352e7844d89}


Definition at line {\bf 32} of file {\bf diq2\+\_\+sampling.\+vhd}.

\index{diq2\+\_\+sampling@{diq2\+\_\+sampling}!dev\+\_\+family@{dev\+\_\+family}}
\index{dev\+\_\+family@{dev\+\_\+family}!diq2\+\_\+sampling@{diq2\+\_\+sampling}}
\paragraph[{dev\+\_\+family}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dev\+\_\+family} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} Cyclone I\+V E \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classdiq2__sampling_a1314572919959082d23e5f98e64a0ce2}


Definition at line {\bf 16} of file {\bf diq2\+\_\+sampling.\+vhd}.

\index{diq2\+\_\+sampling@{diq2\+\_\+sampling}!diq\+\_\+width@{diq\+\_\+width}}
\index{diq\+\_\+width@{diq\+\_\+width}!diq2\+\_\+sampling@{diq2\+\_\+sampling}}
\paragraph[{diq\+\_\+width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf diq\+\_\+width} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classdiq2__sampling_a72012255b2336a3619392835aa664f99}


Definition at line {\bf 17} of file {\bf diq2\+\_\+sampling.\+vhd}.

\index{diq2\+\_\+sampling@{diq2\+\_\+sampling}!fifo\+\_\+size@{fifo\+\_\+size}}
\index{fifo\+\_\+size@{fifo\+\_\+size}!diq2\+\_\+sampling@{diq2\+\_\+sampling}}
\paragraph[{fifo\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+size} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classdiq2__sampling_ae8e7e864cf99ca326ba6cfb93d36f292}


Definition at line {\bf 18} of file {\bf diq2\+\_\+sampling.\+vhd}.

\index{diq2\+\_\+sampling@{diq2\+\_\+sampling}!ieee@{ieee}}
\index{ieee@{ieee}!diq2\+\_\+sampling@{diq2\+\_\+sampling}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classdiq2__sampling_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 8} of file {\bf diq2\+\_\+sampling.\+vhd}.

\index{diq2\+\_\+sampling@{diq2\+\_\+sampling}!invert\+\_\+ddio\+\_\+clk@{invert\+\_\+ddio\+\_\+clk}}
\index{invert\+\_\+ddio\+\_\+clk@{invert\+\_\+ddio\+\_\+clk}!diq2\+\_\+sampling@{diq2\+\_\+sampling}}
\paragraph[{invert\+\_\+ddio\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf invert\+\_\+ddio\+\_\+clk} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} O\+N \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classdiq2__sampling_a83c34efac21a49a0be653ca6c094d7cc}


Definition at line {\bf 20} of file {\bf diq2\+\_\+sampling.\+vhd}.

\index{diq2\+\_\+sampling@{diq2\+\_\+sampling}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!diq2\+\_\+sampling@{diq2\+\_\+sampling}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classdiq2__sampling_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 10} of file {\bf diq2\+\_\+sampling.\+vhd}.

\index{diq2\+\_\+sampling@{diq2\+\_\+sampling}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!diq2\+\_\+sampling@{diq2\+\_\+sampling}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdiq2__sampling_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 24} of file {\bf diq2\+\_\+sampling.\+vhd}.

\index{diq2\+\_\+sampling@{diq2\+\_\+sampling}!rxiq@{rxiq}}
\index{rxiq@{rxiq}!diq2\+\_\+sampling@{diq2\+\_\+sampling}}
\paragraph[{rxiq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rxiq} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdiq2__sampling_ac648708437dafac19c0215e8fd74833a}


Definition at line {\bf 26} of file {\bf diq2\+\_\+sampling.\+vhd}.

\index{diq2\+\_\+sampling@{diq2\+\_\+sampling}!rxiqsel@{rxiqsel}}
\index{rxiqsel@{rxiqsel}!diq2\+\_\+sampling@{diq2\+\_\+sampling}}
\paragraph[{rxiqsel}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rxiqsel} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdiq2__sampling_a5f8c9b4907f6c220852b7ecbeba0f725}


Definition at line {\bf 27} of file {\bf diq2\+\_\+sampling.\+vhd}.

\index{diq2\+\_\+sampling@{diq2\+\_\+sampling}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!diq2\+\_\+sampling@{diq2\+\_\+sampling}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classdiq2__sampling_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 9} of file {\bf diq2\+\_\+sampling.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/general/{\bf diq2\+\_\+sampling.\+vhd}\end{DoxyCompactItemize}
