Analysis for QUEUE_SIZE = 31, ENQ_ENA = 1

Frequency: 100 MHz -> Synthesis: 13s -> 13s
Frequency: 100 MHz -> Implementation: 38s -> 38s
Frequency: 100 MHz -> Power: 0.459 W
Frequency: 100 MHz -> CLB LUTs Used: 835
Frequency: 100 MHz -> CLB LUTs Util%: 0.59 %
Frequency: 100 MHz -> CLB Registers Used: 504
Frequency: 100 MHz -> CLB Registers Util%: 0.18 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 5.787 ns
Frequency: 100 MHz -> Achieved Frequency: 237.361 MHz


Frequency: 150 MHz -> Synthesis: 12s -> 12s
Frequency: 150 MHz -> Implementation: 37s -> 37s
Frequency: 150 MHz -> Power: 0.464 W
Frequency: 150 MHz -> CLB LUTs Used: 835
Frequency: 150 MHz -> CLB LUTs Util%: 0.59 %
Frequency: 150 MHz -> CLB Registers Used: 504
Frequency: 150 MHz -> CLB Registers Util%: 0.18 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 3.160 ns
Frequency: 150 MHz -> Achieved Frequency: 285.171 MHz


Frequency: 200 MHz -> Synthesis: 12s -> 12s
Frequency: 200 MHz -> Implementation: 38s -> 38s
Frequency: 200 MHz -> Power: 0.468 W
Frequency: 200 MHz -> CLB LUTs Used: 835
Frequency: 200 MHz -> CLB LUTs Util%: 0.59 %
Frequency: 200 MHz -> CLB Registers Used: 504
Frequency: 200 MHz -> CLB Registers Util%: 0.18 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 1.579 ns
Frequency: 200 MHz -> Achieved Frequency: 292.312 MHz


Frequency: 250 MHz -> Synthesis: 12s -> 12s
Frequency: 250 MHz -> Implementation: 38s -> 38s
Frequency: 250 MHz -> Power: 0.474 W
Frequency: 250 MHz -> CLB LUTs Used: 834
Frequency: 250 MHz -> CLB LUTs Util%: 0.59 %
Frequency: 250 MHz -> CLB Registers Used: 504
Frequency: 250 MHz -> CLB Registers Util%: 0.18 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 0.909 ns
Frequency: 250 MHz -> Achieved Frequency: 323.520 MHz


Frequency: 300 MHz -> Synthesis: 11s -> 11s
Frequency: 300 MHz -> Implementation: 40s -> 40s
Frequency: 300 MHz -> Power: 0.478 W
Frequency: 300 MHz -> CLB LUTs Used: 835
Frequency: 300 MHz -> CLB LUTs Util%: 0.59 %
Frequency: 300 MHz -> CLB Registers Used: 504
Frequency: 300 MHz -> CLB Registers Util%: 0.18 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: 0.511 ns
Frequency: 300 MHz -> Achieved Frequency: 354.317 MHz


Frequency: 350 MHz -> Synthesis: 12s -> 12s
Frequency: 350 MHz -> Implementation: 43s -> 43s
Frequency: 350 MHz -> Power: 0.483 W
Frequency: 350 MHz -> CLB LUTs Used: 837
Frequency: 350 MHz -> CLB LUTs Util%: 0.59 %
Frequency: 350 MHz -> CLB Registers Used: 504
Frequency: 350 MHz -> CLB Registers Util%: 0.18 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: 0.340 ns
Frequency: 350 MHz -> Achieved Frequency: 397.276 MHz


Frequency: 400 MHz -> Synthesis: 12s -> 12s
Frequency: 400 MHz -> Implementation: 59s -> 59s
Frequency: 400 MHz -> Power: 0.489 W
Frequency: 400 MHz -> CLB LUTs Used: 842
Frequency: 400 MHz -> CLB LUTs Util%: 0.60 %
Frequency: 400 MHz -> CLB Registers Used: 504
Frequency: 400 MHz -> CLB Registers Util%: 0.18 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: 0.034 ns
Frequency: 400 MHz -> Achieved Frequency: 405.515 MHz


Frequency: 450 MHz -> Synthesis: 13s -> 13s
Frequency: 450 MHz -> Implementation: 1m 7s -> 67s
Frequency: 450 MHz -> Power: 0.492 W
Frequency: 450 MHz -> CLB LUTs Used: 845
Frequency: 450 MHz -> CLB LUTs Util%: 0.60 %
Frequency: 450 MHz -> CLB Registers Used: 505
Frequency: 450 MHz -> CLB Registers Util%: 0.18 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: -0.208 ns
Frequency: 450 MHz -> Achieved Frequency: 411.485 MHz


Frequency: 500 MHz -> Synthesis: 13s -> 13s
Frequency: 500 MHz -> Implementation: 1m 38s -> 98s
Frequency: 500 MHz -> Power: 0.500 W
Frequency: 500 MHz -> CLB LUTs Used: 845
Frequency: 500 MHz -> CLB LUTs Util%: 0.60 %
Frequency: 500 MHz -> CLB Registers Used: 504
Frequency: 500 MHz -> CLB Registers Util%: 0.18 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: -0.409 ns
Frequency: 500 MHz -> Achieved Frequency: 415.110 MHz


Frequency: 550 MHz -> Synthesis: 12s -> 12s
Frequency: 550 MHz -> Implementation: 1m 14s -> 74s
Frequency: 550 MHz -> Power: 0.503 W
Frequency: 550 MHz -> CLB LUTs Used: 847
Frequency: 550 MHz -> CLB LUTs Util%: 0.60 %
Frequency: 550 MHz -> CLB Registers Used: 504
Frequency: 550 MHz -> CLB Registers Util%: 0.18 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: -0.700 ns
Frequency: 550 MHz -> Achieved Frequency: 397.112 MHz


Frequency: 600 MHz -> Synthesis: 12s -> 12s
Frequency: 600 MHz -> Implementation: 1m 17s -> 77s
Frequency: 600 MHz -> Power: 0.507 W
Frequency: 600 MHz -> CLB LUTs Used: 845
Frequency: 600 MHz -> CLB LUTs Util%: 0.60 %
Frequency: 600 MHz -> CLB Registers Used: 504
Frequency: 600 MHz -> CLB Registers Util%: 0.18 %
Frequency: 600 MHz -> BRAM Util: 0
Frequency: 600 MHz -> BRAM Util%: 0.00 %
Frequency: 600 MHz -> WNS: -0.706 ns
Frequency: 600 MHz -> Achieved Frequency: 421.467 MHz


Frequency: 650 MHz -> Synthesis: 11s -> 11s
Frequency: 650 MHz -> Implementation: 1m 17s -> 77s
Frequency: 650 MHz -> Power: 0.510 W
Frequency: 650 MHz -> CLB LUTs Used: 848
Frequency: 650 MHz -> CLB LUTs Util%: 0.60 %
Frequency: 650 MHz -> CLB Registers Used: 504
Frequency: 650 MHz -> CLB Registers Util%: 0.18 %
Frequency: 650 MHz -> BRAM Util: 0
Frequency: 650 MHz -> BRAM Util%: 0.00 %
Frequency: 650 MHz -> WNS: -0.689 ns
Frequency: 650 MHz -> Achieved Frequency: 448.942 MHz


Frequency: 700 MHz -> Synthesis: 12s -> 12s
Frequency: 700 MHz -> Implementation: 1m 22s -> 82s
Frequency: 700 MHz -> Power: 0.518 W
Frequency: 700 MHz -> CLB LUTs Used: 855
Frequency: 700 MHz -> CLB LUTs Util%: 0.61 %
Frequency: 700 MHz -> CLB Registers Used: 505
Frequency: 700 MHz -> CLB Registers Util%: 0.18 %
Frequency: 700 MHz -> BRAM Util: 0
Frequency: 700 MHz -> BRAM Util%: 0.00 %
Frequency: 700 MHz -> WNS: -0.908 ns
Frequency: 700 MHz -> Achieved Frequency: 427.978 MHz


Frequency: 750 MHz -> Synthesis: 12s -> 12s
Frequency: 750 MHz -> Implementation: 1m 19s -> 79s
Frequency: 750 MHz -> Power: 0.523 W
Frequency: 750 MHz -> CLB LUTs Used: 868
Frequency: 750 MHz -> CLB LUTs Util%: 0.62 %
Frequency: 750 MHz -> CLB Registers Used: 506
Frequency: 750 MHz -> CLB Registers Util%: 0.18 %
Frequency: 750 MHz -> BRAM Util: 0
Frequency: 750 MHz -> BRAM Util%: 0.00 %
Frequency: 750 MHz -> WNS: -0.952 ns
Frequency: 750 MHz -> Achieved Frequency: 437.573 MHz


Frequency: 800 MHz -> Synthesis: 12s -> 12s
Frequency: 800 MHz -> Implementation: 1m 27s -> 87s
Frequency: 800 MHz -> Power: 0.526 W
Frequency: 800 MHz -> CLB LUTs Used: 895
Frequency: 800 MHz -> CLB LUTs Util%: 0.63 %
Frequency: 800 MHz -> CLB Registers Used: 512
Frequency: 800 MHz -> CLB Registers Util%: 0.18 %
Frequency: 800 MHz -> BRAM Util: 0
Frequency: 800 MHz -> BRAM Util%: 0.00 %
Frequency: 800 MHz -> WNS: -1.034 ns
Frequency: 800 MHz -> Achieved Frequency: 437.828 MHz


WNS exceeded -1 ns, finished

