// Seed: 3880687426
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42
);
  input wire id_42;
  output wire id_41;
  inout wire id_40;
  input wire id_39;
  inout wire id_38;
  output wire id_37;
  input wire id_36;
  inout wire id_35;
  inout wire id_34;
  input wire id_33;
  inout wire id_32;
  inout wire id_31;
  inout wire id_30;
  inout wire id_29;
  output wire id_28;
  input wire id_27;
  input wire id_26;
  input wire id_25;
  inout wire id_24;
  inout wire id_23;
  output wire id_22;
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  output logic [7:0] id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  integer id_43;
  wire id_44;
  always @(negedge id_6) {1, -1'b0 + 1'b0} += 1 == id_26;
  parameter id_45 = -1;
  assign id_9[-1] = 1'h0 & id_3;
endmodule
module module_1 #(
    parameter id_17 = 32'd64,
    parameter id_6  = 32'd79
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout tri1 id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire _id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output reg id_2;
  inout wire id_1;
  logic [7:0][id_6 : 1 'b0] id_12;
  parameter id_13 = 1;
  localparam id_14 = id_13[-1] == "";
  assign id_11 = 1;
  always @(1 or posedge -1) id_2 = 1 == id_11;
  assign id_7 = -1;
  wire id_15;
  parameter id_16 = id_14;
  wire _id_17;
  module_0 modCall_1 (
      id_8,
      id_16,
      id_15,
      id_14,
      id_3,
      id_16,
      id_7,
      id_8,
      id_12,
      id_9,
      id_14,
      id_7,
      id_7,
      id_8,
      id_8,
      id_15,
      id_1,
      id_1,
      id_3,
      id_7,
      id_11,
      id_16,
      id_11,
      id_16,
      id_8,
      id_9,
      id_9,
      id_3,
      id_16,
      id_11,
      id_8,
      id_11,
      id_16,
      id_14,
      id_16,
      id_5,
      id_11,
      id_1,
      id_7,
      id_16,
      id_3,
      id_14
  );
  initial id_12[id_17] = id_7 ? -1 : -1;
endmodule
