
microphone_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c770  08000298  08000298  00010298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e8  0800ca08  0800ca08  0001ca08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ccf0  0800ccf0  00020474  2**0
                  CONTENTS
  4 .ARM          00000008  0800ccf0  0800ccf0  0001ccf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ccf8  0800ccf8  00020474  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ccf8  0800ccf8  0001ccf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ccfc  0800ccfc  0001ccfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000474  24000000  0800cd00  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003fc  24000474  0800d174  00020474  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24000870  0800d174  00020870  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020474  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025744  00000000  00000000  000204a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d85  00000000  00000000  00045be6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013d8  00000000  00000000  00049970  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012c8  00000000  00000000  0004ad48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003b66d  00000000  00000000  0004c010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a971  00000000  00000000  0008767d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00188769  00000000  00000000  000a1fee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000d1  00000000  00000000  0022a757  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054d8  00000000  00000000  0022a828  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000474 	.word	0x24000474
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800c9f0 	.word	0x0800c9f0

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000478 	.word	0x24000478
 80002d4:	0800c9f0 	.word	0x0800c9f0

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b96e 	b.w	80005cc <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	4604      	mov	r4, r0
 8000310:	468c      	mov	ip, r1
 8000312:	2b00      	cmp	r3, #0
 8000314:	f040 8083 	bne.w	800041e <__udivmoddi4+0x116>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d947      	bls.n	80003ae <__udivmoddi4+0xa6>
 800031e:	fab2 f282 	clz	r2, r2
 8000322:	b142      	cbz	r2, 8000336 <__udivmoddi4+0x2e>
 8000324:	f1c2 0020 	rsb	r0, r2, #32
 8000328:	fa24 f000 	lsr.w	r0, r4, r0
 800032c:	4091      	lsls	r1, r2
 800032e:	4097      	lsls	r7, r2
 8000330:	ea40 0c01 	orr.w	ip, r0, r1
 8000334:	4094      	lsls	r4, r2
 8000336:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800033a:	0c23      	lsrs	r3, r4, #16
 800033c:	fbbc f6f8 	udiv	r6, ip, r8
 8000340:	fa1f fe87 	uxth.w	lr, r7
 8000344:	fb08 c116 	mls	r1, r8, r6, ip
 8000348:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800034c:	fb06 f10e 	mul.w	r1, r6, lr
 8000350:	4299      	cmp	r1, r3
 8000352:	d909      	bls.n	8000368 <__udivmoddi4+0x60>
 8000354:	18fb      	adds	r3, r7, r3
 8000356:	f106 30ff 	add.w	r0, r6, #4294967295
 800035a:	f080 8119 	bcs.w	8000590 <__udivmoddi4+0x288>
 800035e:	4299      	cmp	r1, r3
 8000360:	f240 8116 	bls.w	8000590 <__udivmoddi4+0x288>
 8000364:	3e02      	subs	r6, #2
 8000366:	443b      	add	r3, r7
 8000368:	1a5b      	subs	r3, r3, r1
 800036a:	b2a4      	uxth	r4, r4
 800036c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000370:	fb08 3310 	mls	r3, r8, r0, r3
 8000374:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000378:	fb00 fe0e 	mul.w	lr, r0, lr
 800037c:	45a6      	cmp	lr, r4
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x8c>
 8000380:	193c      	adds	r4, r7, r4
 8000382:	f100 33ff 	add.w	r3, r0, #4294967295
 8000386:	f080 8105 	bcs.w	8000594 <__udivmoddi4+0x28c>
 800038a:	45a6      	cmp	lr, r4
 800038c:	f240 8102 	bls.w	8000594 <__udivmoddi4+0x28c>
 8000390:	3802      	subs	r0, #2
 8000392:	443c      	add	r4, r7
 8000394:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	2600      	movs	r6, #0
 800039e:	b11d      	cbz	r5, 80003a8 <__udivmoddi4+0xa0>
 80003a0:	40d4      	lsrs	r4, r2
 80003a2:	2300      	movs	r3, #0
 80003a4:	e9c5 4300 	strd	r4, r3, [r5]
 80003a8:	4631      	mov	r1, r6
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	b902      	cbnz	r2, 80003b2 <__udivmoddi4+0xaa>
 80003b0:	deff      	udf	#255	; 0xff
 80003b2:	fab2 f282 	clz	r2, r2
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d150      	bne.n	800045c <__udivmoddi4+0x154>
 80003ba:	1bcb      	subs	r3, r1, r7
 80003bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c0:	fa1f f887 	uxth.w	r8, r7
 80003c4:	2601      	movs	r6, #1
 80003c6:	fbb3 fcfe 	udiv	ip, r3, lr
 80003ca:	0c21      	lsrs	r1, r4, #16
 80003cc:	fb0e 331c 	mls	r3, lr, ip, r3
 80003d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003d4:	fb08 f30c 	mul.w	r3, r8, ip
 80003d8:	428b      	cmp	r3, r1
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0xe4>
 80003dc:	1879      	adds	r1, r7, r1
 80003de:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0xe2>
 80003e4:	428b      	cmp	r3, r1
 80003e6:	f200 80e9 	bhi.w	80005bc <__udivmoddi4+0x2b4>
 80003ea:	4684      	mov	ip, r0
 80003ec:	1ac9      	subs	r1, r1, r3
 80003ee:	b2a3      	uxth	r3, r4
 80003f0:	fbb1 f0fe 	udiv	r0, r1, lr
 80003f4:	fb0e 1110 	mls	r1, lr, r0, r1
 80003f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003fc:	fb08 f800 	mul.w	r8, r8, r0
 8000400:	45a0      	cmp	r8, r4
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x10c>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f100 33ff 	add.w	r3, r0, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x10a>
 800040c:	45a0      	cmp	r8, r4
 800040e:	f200 80d9 	bhi.w	80005c4 <__udivmoddi4+0x2bc>
 8000412:	4618      	mov	r0, r3
 8000414:	eba4 0408 	sub.w	r4, r4, r8
 8000418:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800041c:	e7bf      	b.n	800039e <__udivmoddi4+0x96>
 800041e:	428b      	cmp	r3, r1
 8000420:	d909      	bls.n	8000436 <__udivmoddi4+0x12e>
 8000422:	2d00      	cmp	r5, #0
 8000424:	f000 80b1 	beq.w	800058a <__udivmoddi4+0x282>
 8000428:	2600      	movs	r6, #0
 800042a:	e9c5 0100 	strd	r0, r1, [r5]
 800042e:	4630      	mov	r0, r6
 8000430:	4631      	mov	r1, r6
 8000432:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000436:	fab3 f683 	clz	r6, r3
 800043a:	2e00      	cmp	r6, #0
 800043c:	d14a      	bne.n	80004d4 <__udivmoddi4+0x1cc>
 800043e:	428b      	cmp	r3, r1
 8000440:	d302      	bcc.n	8000448 <__udivmoddi4+0x140>
 8000442:	4282      	cmp	r2, r0
 8000444:	f200 80b8 	bhi.w	80005b8 <__udivmoddi4+0x2b0>
 8000448:	1a84      	subs	r4, r0, r2
 800044a:	eb61 0103 	sbc.w	r1, r1, r3
 800044e:	2001      	movs	r0, #1
 8000450:	468c      	mov	ip, r1
 8000452:	2d00      	cmp	r5, #0
 8000454:	d0a8      	beq.n	80003a8 <__udivmoddi4+0xa0>
 8000456:	e9c5 4c00 	strd	r4, ip, [r5]
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0xa0>
 800045c:	f1c2 0320 	rsb	r3, r2, #32
 8000460:	fa20 f603 	lsr.w	r6, r0, r3
 8000464:	4097      	lsls	r7, r2
 8000466:	fa01 f002 	lsl.w	r0, r1, r2
 800046a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800046e:	40d9      	lsrs	r1, r3
 8000470:	4330      	orrs	r0, r6
 8000472:	0c03      	lsrs	r3, r0, #16
 8000474:	fbb1 f6fe 	udiv	r6, r1, lr
 8000478:	fa1f f887 	uxth.w	r8, r7
 800047c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000480:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000484:	fb06 f108 	mul.w	r1, r6, r8
 8000488:	4299      	cmp	r1, r3
 800048a:	fa04 f402 	lsl.w	r4, r4, r2
 800048e:	d909      	bls.n	80004a4 <__udivmoddi4+0x19c>
 8000490:	18fb      	adds	r3, r7, r3
 8000492:	f106 3cff 	add.w	ip, r6, #4294967295
 8000496:	f080 808d 	bcs.w	80005b4 <__udivmoddi4+0x2ac>
 800049a:	4299      	cmp	r1, r3
 800049c:	f240 808a 	bls.w	80005b4 <__udivmoddi4+0x2ac>
 80004a0:	3e02      	subs	r6, #2
 80004a2:	443b      	add	r3, r7
 80004a4:	1a5b      	subs	r3, r3, r1
 80004a6:	b281      	uxth	r1, r0
 80004a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80004ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80004b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b4:	fb00 f308 	mul.w	r3, r0, r8
 80004b8:	428b      	cmp	r3, r1
 80004ba:	d907      	bls.n	80004cc <__udivmoddi4+0x1c4>
 80004bc:	1879      	adds	r1, r7, r1
 80004be:	f100 3cff 	add.w	ip, r0, #4294967295
 80004c2:	d273      	bcs.n	80005ac <__udivmoddi4+0x2a4>
 80004c4:	428b      	cmp	r3, r1
 80004c6:	d971      	bls.n	80005ac <__udivmoddi4+0x2a4>
 80004c8:	3802      	subs	r0, #2
 80004ca:	4439      	add	r1, r7
 80004cc:	1acb      	subs	r3, r1, r3
 80004ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004d2:	e778      	b.n	80003c6 <__udivmoddi4+0xbe>
 80004d4:	f1c6 0c20 	rsb	ip, r6, #32
 80004d8:	fa03 f406 	lsl.w	r4, r3, r6
 80004dc:	fa22 f30c 	lsr.w	r3, r2, ip
 80004e0:	431c      	orrs	r4, r3
 80004e2:	fa20 f70c 	lsr.w	r7, r0, ip
 80004e6:	fa01 f306 	lsl.w	r3, r1, r6
 80004ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004ee:	fa21 f10c 	lsr.w	r1, r1, ip
 80004f2:	431f      	orrs	r7, r3
 80004f4:	0c3b      	lsrs	r3, r7, #16
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fa1f f884 	uxth.w	r8, r4
 80004fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000502:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000506:	fb09 fa08 	mul.w	sl, r9, r8
 800050a:	458a      	cmp	sl, r1
 800050c:	fa02 f206 	lsl.w	r2, r2, r6
 8000510:	fa00 f306 	lsl.w	r3, r0, r6
 8000514:	d908      	bls.n	8000528 <__udivmoddi4+0x220>
 8000516:	1861      	adds	r1, r4, r1
 8000518:	f109 30ff 	add.w	r0, r9, #4294967295
 800051c:	d248      	bcs.n	80005b0 <__udivmoddi4+0x2a8>
 800051e:	458a      	cmp	sl, r1
 8000520:	d946      	bls.n	80005b0 <__udivmoddi4+0x2a8>
 8000522:	f1a9 0902 	sub.w	r9, r9, #2
 8000526:	4421      	add	r1, r4
 8000528:	eba1 010a 	sub.w	r1, r1, sl
 800052c:	b2bf      	uxth	r7, r7
 800052e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000532:	fb0e 1110 	mls	r1, lr, r0, r1
 8000536:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800053a:	fb00 f808 	mul.w	r8, r0, r8
 800053e:	45b8      	cmp	r8, r7
 8000540:	d907      	bls.n	8000552 <__udivmoddi4+0x24a>
 8000542:	19e7      	adds	r7, r4, r7
 8000544:	f100 31ff 	add.w	r1, r0, #4294967295
 8000548:	d22e      	bcs.n	80005a8 <__udivmoddi4+0x2a0>
 800054a:	45b8      	cmp	r8, r7
 800054c:	d92c      	bls.n	80005a8 <__udivmoddi4+0x2a0>
 800054e:	3802      	subs	r0, #2
 8000550:	4427      	add	r7, r4
 8000552:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000556:	eba7 0708 	sub.w	r7, r7, r8
 800055a:	fba0 8902 	umull	r8, r9, r0, r2
 800055e:	454f      	cmp	r7, r9
 8000560:	46c6      	mov	lr, r8
 8000562:	4649      	mov	r1, r9
 8000564:	d31a      	bcc.n	800059c <__udivmoddi4+0x294>
 8000566:	d017      	beq.n	8000598 <__udivmoddi4+0x290>
 8000568:	b15d      	cbz	r5, 8000582 <__udivmoddi4+0x27a>
 800056a:	ebb3 020e 	subs.w	r2, r3, lr
 800056e:	eb67 0701 	sbc.w	r7, r7, r1
 8000572:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000576:	40f2      	lsrs	r2, r6
 8000578:	ea4c 0202 	orr.w	r2, ip, r2
 800057c:	40f7      	lsrs	r7, r6
 800057e:	e9c5 2700 	strd	r2, r7, [r5]
 8000582:	2600      	movs	r6, #0
 8000584:	4631      	mov	r1, r6
 8000586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800058a:	462e      	mov	r6, r5
 800058c:	4628      	mov	r0, r5
 800058e:	e70b      	b.n	80003a8 <__udivmoddi4+0xa0>
 8000590:	4606      	mov	r6, r0
 8000592:	e6e9      	b.n	8000368 <__udivmoddi4+0x60>
 8000594:	4618      	mov	r0, r3
 8000596:	e6fd      	b.n	8000394 <__udivmoddi4+0x8c>
 8000598:	4543      	cmp	r3, r8
 800059a:	d2e5      	bcs.n	8000568 <__udivmoddi4+0x260>
 800059c:	ebb8 0e02 	subs.w	lr, r8, r2
 80005a0:	eb69 0104 	sbc.w	r1, r9, r4
 80005a4:	3801      	subs	r0, #1
 80005a6:	e7df      	b.n	8000568 <__udivmoddi4+0x260>
 80005a8:	4608      	mov	r0, r1
 80005aa:	e7d2      	b.n	8000552 <__udivmoddi4+0x24a>
 80005ac:	4660      	mov	r0, ip
 80005ae:	e78d      	b.n	80004cc <__udivmoddi4+0x1c4>
 80005b0:	4681      	mov	r9, r0
 80005b2:	e7b9      	b.n	8000528 <__udivmoddi4+0x220>
 80005b4:	4666      	mov	r6, ip
 80005b6:	e775      	b.n	80004a4 <__udivmoddi4+0x19c>
 80005b8:	4630      	mov	r0, r6
 80005ba:	e74a      	b.n	8000452 <__udivmoddi4+0x14a>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	4439      	add	r1, r7
 80005c2:	e713      	b.n	80003ec <__udivmoddi4+0xe4>
 80005c4:	3802      	subs	r0, #2
 80005c6:	443c      	add	r4, r7
 80005c8:	e724      	b.n	8000414 <__udivmoddi4+0x10c>
 80005ca:	bf00      	nop

080005cc <__aeabi_idiv0>:
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop

080005d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80005d4:	4b3f      	ldr	r3, [pc, #252]	; (80006d4 <SystemInit+0x104>)
 80005d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005da:	4a3e      	ldr	r2, [pc, #248]	; (80006d4 <SystemInit+0x104>)
 80005dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80005e4:	4b3b      	ldr	r3, [pc, #236]	; (80006d4 <SystemInit+0x104>)
 80005e6:	691b      	ldr	r3, [r3, #16]
 80005e8:	4a3a      	ldr	r2, [pc, #232]	; (80006d4 <SystemInit+0x104>)
 80005ea:	f043 0310 	orr.w	r3, r3, #16
 80005ee:	6113      	str	r3, [r2, #16]

#ifdef CORE_CM7
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80005f0:	4b39      	ldr	r3, [pc, #228]	; (80006d8 <SystemInit+0x108>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	f003 030f 	and.w	r3, r3, #15
 80005f8:	2b06      	cmp	r3, #6
 80005fa:	d807      	bhi.n	800060c <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80005fc:	4b36      	ldr	r3, [pc, #216]	; (80006d8 <SystemInit+0x108>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	f023 030f 	bic.w	r3, r3, #15
 8000604:	4a34      	ldr	r2, [pc, #208]	; (80006d8 <SystemInit+0x108>)
 8000606:	f043 0307 	orr.w	r3, r3, #7
 800060a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800060c:	4b33      	ldr	r3, [pc, #204]	; (80006dc <SystemInit+0x10c>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	4a32      	ldr	r2, [pc, #200]	; (80006dc <SystemInit+0x10c>)
 8000612:	f043 0301 	orr.w	r3, r3, #1
 8000616:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000618:	4b30      	ldr	r3, [pc, #192]	; (80006dc <SystemInit+0x10c>)
 800061a:	2200      	movs	r2, #0
 800061c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, RC48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800061e:	4b2f      	ldr	r3, [pc, #188]	; (80006dc <SystemInit+0x10c>)
 8000620:	681a      	ldr	r2, [r3, #0]
 8000622:	492e      	ldr	r1, [pc, #184]	; (80006dc <SystemInit+0x10c>)
 8000624:	4b2e      	ldr	r3, [pc, #184]	; (80006e0 <SystemInit+0x110>)
 8000626:	4013      	ands	r3, r2
 8000628:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800062a:	4b2b      	ldr	r3, [pc, #172]	; (80006d8 <SystemInit+0x108>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	f003 0308 	and.w	r3, r3, #8
 8000632:	2b00      	cmp	r3, #0
 8000634:	d007      	beq.n	8000646 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000636:	4b28      	ldr	r3, [pc, #160]	; (80006d8 <SystemInit+0x108>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	f023 030f 	bic.w	r3, r3, #15
 800063e:	4a26      	ldr	r2, [pc, #152]	; (80006d8 <SystemInit+0x108>)
 8000640:	f043 0307 	orr.w	r3, r3, #7
 8000644:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000646:	4b25      	ldr	r3, [pc, #148]	; (80006dc <SystemInit+0x10c>)
 8000648:	2200      	movs	r2, #0
 800064a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800064c:	4b23      	ldr	r3, [pc, #140]	; (80006dc <SystemInit+0x10c>)
 800064e:	2200      	movs	r2, #0
 8000650:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000652:	4b22      	ldr	r3, [pc, #136]	; (80006dc <SystemInit+0x10c>)
 8000654:	2200      	movs	r2, #0
 8000656:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000658:	4b20      	ldr	r3, [pc, #128]	; (80006dc <SystemInit+0x10c>)
 800065a:	4a22      	ldr	r2, [pc, #136]	; (80006e4 <SystemInit+0x114>)
 800065c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800065e:	4b1f      	ldr	r3, [pc, #124]	; (80006dc <SystemInit+0x10c>)
 8000660:	4a21      	ldr	r2, [pc, #132]	; (80006e8 <SystemInit+0x118>)
 8000662:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000664:	4b1d      	ldr	r3, [pc, #116]	; (80006dc <SystemInit+0x10c>)
 8000666:	4a21      	ldr	r2, [pc, #132]	; (80006ec <SystemInit+0x11c>)
 8000668:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800066a:	4b1c      	ldr	r3, [pc, #112]	; (80006dc <SystemInit+0x10c>)
 800066c:	2200      	movs	r2, #0
 800066e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000670:	4b1a      	ldr	r3, [pc, #104]	; (80006dc <SystemInit+0x10c>)
 8000672:	4a1e      	ldr	r2, [pc, #120]	; (80006ec <SystemInit+0x11c>)
 8000674:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000676:	4b19      	ldr	r3, [pc, #100]	; (80006dc <SystemInit+0x10c>)
 8000678:	2200      	movs	r2, #0
 800067a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800067c:	4b17      	ldr	r3, [pc, #92]	; (80006dc <SystemInit+0x10c>)
 800067e:	4a1b      	ldr	r2, [pc, #108]	; (80006ec <SystemInit+0x11c>)
 8000680:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000682:	4b16      	ldr	r3, [pc, #88]	; (80006dc <SystemInit+0x10c>)
 8000684:	2200      	movs	r2, #0
 8000686:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000688:	4b14      	ldr	r3, [pc, #80]	; (80006dc <SystemInit+0x10c>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a13      	ldr	r2, [pc, #76]	; (80006dc <SystemInit+0x10c>)
 800068e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000692:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000694:	4b11      	ldr	r3, [pc, #68]	; (80006dc <SystemInit+0x10c>)
 8000696:	2200      	movs	r2, #0
 8000698:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800069a:	4b15      	ldr	r3, [pc, #84]	; (80006f0 <SystemInit+0x120>)
 800069c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800069e:	4a14      	ldr	r2, [pc, #80]	; (80006f0 <SystemInit+0x120>)
 80006a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006a4:	6253      	str	r3, [r2, #36]	; 0x24


  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006a6:	4b13      	ldr	r3, [pc, #76]	; (80006f4 <SystemInit+0x124>)
 80006a8:	681a      	ldr	r2, [r3, #0]
 80006aa:	4b13      	ldr	r3, [pc, #76]	; (80006f8 <SystemInit+0x128>)
 80006ac:	4013      	ands	r3, r2
 80006ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80006b2:	d202      	bcs.n	80006ba <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006b4:	4b11      	ldr	r3, [pc, #68]	; (80006fc <SystemInit+0x12c>)
 80006b6:	2201      	movs	r2, #1
 80006b8:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80006ba:	4b11      	ldr	r3, [pc, #68]	; (8000700 <SystemInit+0x130>)
 80006bc:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80006c0:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 80006c2:	4b04      	ldr	r3, [pc, #16]	; (80006d4 <SystemInit+0x104>)
 80006c4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80006c8:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 80006ca:	bf00      	nop
 80006cc:	46bd      	mov	sp, r7
 80006ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d2:	4770      	bx	lr
 80006d4:	e000ed00 	.word	0xe000ed00
 80006d8:	52002000 	.word	0x52002000
 80006dc:	58024400 	.word	0x58024400
 80006e0:	eaf6ed7f 	.word	0xeaf6ed7f
 80006e4:	02020200 	.word	0x02020200
 80006e8:	01ff0000 	.word	0x01ff0000
 80006ec:	01010280 	.word	0x01010280
 80006f0:	580000c0 	.word	0x580000c0
 80006f4:	5c001000 	.word	0x5c001000
 80006f8:	ffff0000 	.word	0xffff0000
 80006fc:	51008108 	.word	0x51008108
 8000700:	52004000 	.word	0x52004000

08000704 <pdm_to_pcm>:
	    PDM_FilterConfig[index].decimation_factor = PDM_FILTER_DEC_FACTOR_64;
	    PDM_Filter_setConfig((PDM_Filter_Handler_t*)&PDM_FilterHandler[index], (PDM_Filter_Config_t*)&PDM_FilterConfig[index]);
	  }
}

void pdm_to_pcm(PDM_Filter_Handler_t* PDM_FilterHandler, uint8_t *pdm, uint16_t *pcm,  uint32_t channelNumber){
 8000704:	b580      	push	{r7, lr}
 8000706:	b08e      	sub	sp, #56	; 0x38
 8000708:	af00      	add	r7, sp, #0
 800070a:	60f8      	str	r0, [r7, #12]
 800070c:	60b9      	str	r1, [r7, #8]
 800070e:	607a      	str	r2, [r7, #4]
 8000710:	603b      	str	r3, [r7, #0]
 8000712:	68bb      	ldr	r3, [r7, #8]
 8000714:	633b      	str	r3, [r7, #48]	; 0x30
 8000716:	2380      	movs	r3, #128	; 0x80
 8000718:	62fb      	str	r3, [r7, #44]	; 0x2c
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 800071a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800071c:	2b00      	cmp	r3, #0
 800071e:	dd1d      	ble.n	800075c <pdm_to_pcm+0x58>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000720:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000722:	f003 021f 	and.w	r2, r3, #31
 8000726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000728:	4413      	add	r3, r2
 800072a:	62bb      	str	r3, [r7, #40]	; 0x28
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 800072c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800072e:	627b      	str	r3, [r7, #36]	; 0x24
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000730:	f3bf 8f4f 	dsb	sy
}
 8000734:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000736:	4a2c      	ldr	r2, [pc, #176]	; (80007e8 <pdm_to_pcm+0xe4>)
 8000738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800073a:	f8c2 325c 	str.w	r3, [r2, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 800073e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000740:	3320      	adds	r3, #32
 8000742:	627b      	str	r3, [r7, #36]	; 0x24
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8000744:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000746:	3b20      	subs	r3, #32
 8000748:	62bb      	str	r3, [r7, #40]	; 0x28
      } while ( op_size > 0 );
 800074a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800074c:	2b00      	cmp	r3, #0
 800074e:	dcf2      	bgt.n	8000736 <pdm_to_pcm+0x32>
  __ASM volatile ("dsb 0xF":::"memory");
 8000750:	f3bf 8f4f 	dsb	sy
}
 8000754:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000756:	f3bf 8f6f 	isb	sy
}
 800075a:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 800075c:	bf00      	nop

	SCB_InvalidateDCache_by_Addr((uint32_t*)&pdm[0], BUFFER_SIZE/2);

	for(uint32_t i = 0; i < channelNumber; i++){
 800075e:	2300      	movs	r3, #0
 8000760:	637b      	str	r3, [r7, #52]	; 0x34
 8000762:	e012      	b.n	800078a <pdm_to_pcm+0x86>
		PDM_Filter(&pdm[i], &pcm[i], &PDM_FilterHandler[i]);
 8000764:	68ba      	ldr	r2, [r7, #8]
 8000766:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000768:	18d0      	adds	r0, r2, r3
 800076a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800076c:	005b      	lsls	r3, r3, #1
 800076e:	687a      	ldr	r2, [r7, #4]
 8000770:	18d1      	adds	r1, r2, r3
 8000772:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000774:	224c      	movs	r2, #76	; 0x4c
 8000776:	fb02 f303 	mul.w	r3, r2, r3
 800077a:	68fa      	ldr	r2, [r7, #12]
 800077c:	4413      	add	r3, r2
 800077e:	461a      	mov	r2, r3
 8000780:	f00b ff24 	bl	800c5cc <PDM_Filter>
	for(uint32_t i = 0; i < channelNumber; i++){
 8000784:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000786:	3301      	adds	r3, #1
 8000788:	637b      	str	r3, [r7, #52]	; 0x34
 800078a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800078c:	683b      	ldr	r3, [r7, #0]
 800078e:	429a      	cmp	r2, r3
 8000790:	d3e8      	bcc.n	8000764 <pdm_to_pcm+0x60>
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	623b      	str	r3, [r7, #32]
 8000796:	2320      	movs	r3, #32
 8000798:	61fb      	str	r3, [r7, #28]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 800079a:	69fb      	ldr	r3, [r7, #28]
 800079c:	2b00      	cmp	r3, #0
 800079e:	dd1d      	ble.n	80007dc <pdm_to_pcm+0xd8>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 80007a0:	6a3b      	ldr	r3, [r7, #32]
 80007a2:	f003 021f 	and.w	r2, r3, #31
 80007a6:	69fb      	ldr	r3, [r7, #28]
 80007a8:	4413      	add	r3, r2
 80007aa:	61bb      	str	r3, [r7, #24]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 80007ac:	6a3b      	ldr	r3, [r7, #32]
 80007ae:	617b      	str	r3, [r7, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80007b0:	f3bf 8f4f 	dsb	sy
}
 80007b4:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 80007b6:	4a0c      	ldr	r2, [pc, #48]	; (80007e8 <pdm_to_pcm+0xe4>)
 80007b8:	697b      	ldr	r3, [r7, #20]
 80007ba:	f8c2 3268 	str.w	r3, [r2, #616]	; 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 80007be:	697b      	ldr	r3, [r7, #20]
 80007c0:	3320      	adds	r3, #32
 80007c2:	617b      	str	r3, [r7, #20]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 80007c4:	69bb      	ldr	r3, [r7, #24]
 80007c6:	3b20      	subs	r3, #32
 80007c8:	61bb      	str	r3, [r7, #24]
      } while ( op_size > 0 );
 80007ca:	69bb      	ldr	r3, [r7, #24]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	dcf2      	bgt.n	80007b6 <pdm_to_pcm+0xb2>
  __ASM volatile ("dsb 0xF":::"memory");
 80007d0:	f3bf 8f4f 	dsb	sy
}
 80007d4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80007d6:	f3bf 8f6f 	isb	sy
}
 80007da:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 80007dc:	bf00      	nop
	}

	SCB_CleanDCache_by_Addr((uint32_t*)&pcm[0], BUFFER_SIZE/8);
}
 80007de:	bf00      	nop
 80007e0:	3738      	adds	r7, #56	; 0x38
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	e000ed00 	.word	0xe000ed00

080007ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b086      	sub	sp, #24
 80007f0:	af00      	add	r7, sp, #0
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80007f2:	4b7b      	ldr	r3, [pc, #492]	; (80009e0 <main+0x1f4>)
 80007f4:	695b      	ldr	r3, [r3, #20]
 80007f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d11b      	bne.n	8000836 <main+0x4a>
  __ASM volatile ("dsb 0xF":::"memory");
 80007fe:	f3bf 8f4f 	dsb	sy
}
 8000802:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000804:	f3bf 8f6f 	isb	sy
}
 8000808:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800080a:	4b75      	ldr	r3, [pc, #468]	; (80009e0 <main+0x1f4>)
 800080c:	2200      	movs	r2, #0
 800080e:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000812:	f3bf 8f4f 	dsb	sy
}
 8000816:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000818:	f3bf 8f6f 	isb	sy
}
 800081c:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800081e:	4b70      	ldr	r3, [pc, #448]	; (80009e0 <main+0x1f4>)
 8000820:	695b      	ldr	r3, [r3, #20]
 8000822:	4a6f      	ldr	r2, [pc, #444]	; (80009e0 <main+0x1f4>)
 8000824:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000828:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800082a:	f3bf 8f4f 	dsb	sy
}
 800082e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000830:	f3bf 8f6f 	isb	sy
}
 8000834:	e000      	b.n	8000838 <main+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000836:	bf00      	nop
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000838:	4b69      	ldr	r3, [pc, #420]	; (80009e0 <main+0x1f4>)
 800083a:	695b      	ldr	r3, [r3, #20]
 800083c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000840:	2b00      	cmp	r3, #0
 8000842:	d138      	bne.n	80008b6 <main+0xca>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000844:	4b66      	ldr	r3, [pc, #408]	; (80009e0 <main+0x1f4>)
 8000846:	2200      	movs	r2, #0
 8000848:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800084c:	f3bf 8f4f 	dsb	sy
}
 8000850:	bf00      	nop
    ccsidr = SCB->CCSIDR;
 8000852:	4b63      	ldr	r3, [pc, #396]	; (80009e0 <main+0x1f4>)
 8000854:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000858:	60fb      	str	r3, [r7, #12]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800085a:	68fb      	ldr	r3, [r7, #12]
 800085c:	0b5b      	lsrs	r3, r3, #13
 800085e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000862:	60bb      	str	r3, [r7, #8]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000864:	68fb      	ldr	r3, [r7, #12]
 8000866:	08db      	lsrs	r3, r3, #3
 8000868:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800086c:	607b      	str	r3, [r7, #4]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800086e:	68bb      	ldr	r3, [r7, #8]
 8000870:	015a      	lsls	r2, r3, #5
 8000872:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000876:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000878:	687a      	ldr	r2, [r7, #4]
 800087a:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800087c:	4958      	ldr	r1, [pc, #352]	; (80009e0 <main+0x1f4>)
 800087e:	4313      	orrs	r3, r2
 8000880:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
      } while (ways-- != 0U);
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	1e5a      	subs	r2, r3, #1
 8000888:	607a      	str	r2, [r7, #4]
 800088a:	2b00      	cmp	r3, #0
 800088c:	d1ef      	bne.n	800086e <main+0x82>
    } while(sets-- != 0U);
 800088e:	68bb      	ldr	r3, [r7, #8]
 8000890:	1e5a      	subs	r2, r3, #1
 8000892:	60ba      	str	r2, [r7, #8]
 8000894:	2b00      	cmp	r3, #0
 8000896:	d1e5      	bne.n	8000864 <main+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
 8000898:	f3bf 8f4f 	dsb	sy
}
 800089c:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800089e:	4b50      	ldr	r3, [pc, #320]	; (80009e0 <main+0x1f4>)
 80008a0:	695b      	ldr	r3, [r3, #20]
 80008a2:	4a4f      	ldr	r2, [pc, #316]	; (80009e0 <main+0x1f4>)
 80008a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008a8:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80008aa:	f3bf 8f4f 	dsb	sy
}
 80008ae:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80008b0:	f3bf 8f6f 	isb	sy
}
 80008b4:	e000      	b.n	80008b8 <main+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80008b6:	bf00      	nop

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008b8:	f000 fd78 	bl	80013ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008bc:	f000 f8a4 	bl	8000a08 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 80008c0:	4b48      	ldr	r3, [pc, #288]	; (80009e4 <main+0x1f8>)
 80008c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80008c6:	4a47      	ldr	r2, [pc, #284]	; (80009e4 <main+0x1f8>)
 80008c8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80008cc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80008d0:	4b44      	ldr	r3, [pc, #272]	; (80009e4 <main+0x1f8>)
 80008d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80008d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80008da:	603b      	str	r3, [r7, #0]
 80008dc:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 80008de:	2000      	movs	r0, #0
 80008e0:	f004 f80c 	bl	80048fc <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 80008e4:	2100      	movs	r1, #0
 80008e6:	2000      	movs	r0, #0
 80008e8:	f004 f822 	bl	8004930 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 80008ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80008f0:	617b      	str	r3, [r7, #20]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 80008f2:	bf00      	nop
 80008f4:	4b3b      	ldr	r3, [pc, #236]	; (80009e4 <main+0x1f8>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d104      	bne.n	800090a <main+0x11e>
 8000900:	697b      	ldr	r3, [r7, #20]
 8000902:	1e5a      	subs	r2, r3, #1
 8000904:	617a      	str	r2, [r7, #20]
 8000906:	2b00      	cmp	r3, #0
 8000908:	dcf4      	bgt.n	80008f4 <main+0x108>
if ( timeout < 0 )
 800090a:	697b      	ldr	r3, [r7, #20]
 800090c:	2b00      	cmp	r3, #0
 800090e:	da01      	bge.n	8000914 <main+0x128>
{
Error_Handler();
 8000910:	f000 fafc 	bl	8000f0c <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000914:	f000 fa5a 	bl	8000dcc <MX_GPIO_Init>
  MX_DMA_Init();
 8000918:	f000 fa30 	bl	8000d7c <MX_DMA_Init>
  MX_USART3_UART_Init();
 800091c:	f000 f9de 	bl	8000cdc <MX_USART3_UART_Init>
  MX_CRC_Init();
 8000920:	f000 f8f6 	bl	8000b10 <MX_CRC_Init>
  MX_SAI1_Init();
 8000924:	f000 f91e 	bl	8000b64 <MX_SAI1_Init>
  MX_PDM2PCM_Init();
 8000928:	f009 ff58 	bl	800a7dc <MX_PDM2PCM_Init>
  MX_TIM1_Init();
 800092c:	f000 f97c 	bl	8000c28 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  timFlag = NONE;
 8000930:	4b2d      	ldr	r3, [pc, #180]	; (80009e8 <main+0x1fc>)
 8000932:	2200      	movs	r2, #0
 8000934:	701a      	strb	r2, [r3, #0]
  uint32_t byteCounter = 0;
 8000936:	2300      	movs	r3, #0
 8000938:	613b      	str	r3, [r7, #16]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 800093a:	2201      	movs	r2, #1
 800093c:	2120      	movs	r1, #32
 800093e:	482b      	ldr	r0, [pc, #172]	; (80009ec <main+0x200>)
 8000940:	f003 ffc2 	bl	80048c8 <HAL_GPIO_WritePin>
  HAL_SAI_Receive_DMA(&hsai_BlockA1, (uint8_t*)&buffer->pdmBuffer[0], BUFFER_SIZE);
 8000944:	4b2a      	ldr	r3, [pc, #168]	; (80009f0 <main+0x204>)
 8000946:	f44f 7280 	mov.w	r2, #256	; 0x100
 800094a:	4619      	mov	r1, r3
 800094c:	4829      	ldr	r0, [pc, #164]	; (80009f4 <main+0x208>)
 800094e:	f007 fc1f 	bl	8008190 <HAL_SAI_Receive_DMA>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000952:	2200      	movs	r2, #0
 8000954:	2120      	movs	r1, #32
 8000956:	4825      	ldr	r0, [pc, #148]	; (80009ec <main+0x200>)
 8000958:	f003 ffb6 	bl	80048c8 <HAL_GPIO_WritePin>
  HAL_TIM_Base_Start_IT(&htim1);
 800095c:	4826      	ldr	r0, [pc, #152]	; (80009f8 <main+0x20c>)
 800095e:	f007 fdeb 	bl	8008538 <HAL_TIM_Base_Start_IT>
  while (timFlag != DONE){
 8000962:	e037      	b.n	80009d4 <main+0x1e8>
	  //Wait for Half of the buffer to be filled
	  while(dmaFlag != HALF){}
 8000964:	bf00      	nop
 8000966:	4b25      	ldr	r3, [pc, #148]	; (80009fc <main+0x210>)
 8000968:	781b      	ldrb	r3, [r3, #0]
 800096a:	b2db      	uxtb	r3, r3
 800096c:	2b04      	cmp	r3, #4
 800096e:	d1fa      	bne.n	8000966 <main+0x17a>
	  //Reset Flag
	  dmaFlag = NONE;
 8000970:	4b22      	ldr	r3, [pc, #136]	; (80009fc <main+0x210>)
 8000972:	2200      	movs	r2, #0
 8000974:	701a      	strb	r2, [r3, #0]
	  //Filter PDM to PCM
	  pdm_to_pcm(&PDM_FilterHandler[0],	(uint8_t*)&buffer->pdmBuffer[0], (uint16_t*)&buffer->pcmBuffer[0], channelNumber);
 8000976:	4b1e      	ldr	r3, [pc, #120]	; (80009f0 <main+0x204>)
 8000978:	4619      	mov	r1, r3
 800097a:	4b1d      	ldr	r3, [pc, #116]	; (80009f0 <main+0x204>)
 800097c:	f503 7200 	add.w	r2, r3, #512	; 0x200
 8000980:	2302      	movs	r3, #2
 8000982:	481f      	ldr	r0, [pc, #124]	; (8000a00 <main+0x214>)
 8000984:	f7ff febe 	bl	8000704 <pdm_to_pcm>
	  //Transmit PCM
	  HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&buffer->pcmBuffer[0], pcmChunkSize*2);
 8000988:	4b19      	ldr	r3, [pc, #100]	; (80009f0 <main+0x204>)
 800098a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800098e:	2240      	movs	r2, #64	; 0x40
 8000990:	4619      	mov	r1, r3
 8000992:	481c      	ldr	r0, [pc, #112]	; (8000a04 <main+0x218>)
 8000994:	f008 fad8 	bl	8008f48 <HAL_UART_Transmit_DMA>

	  //Wait for Half of the buffer to be filled
	  while(dmaFlag != FULL){}
 8000998:	bf00      	nop
 800099a:	4b18      	ldr	r3, [pc, #96]	; (80009fc <main+0x210>)
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	b2db      	uxtb	r3, r3
 80009a0:	2b05      	cmp	r3, #5
 80009a2:	d1fa      	bne.n	800099a <main+0x1ae>
	  //Reset Flag
	  dmaFlag = NONE;
 80009a4:	4b15      	ldr	r3, [pc, #84]	; (80009fc <main+0x210>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	701a      	strb	r2, [r3, #0]
	  //Filter PDM to PCM
	  pdm_to_pcm(&PDM_FilterHandler[0],	(uint8_t*)&buffer->pdmBuffer[BUFFER_SIZE/2], (uint16_t*)&buffer->pcmBuffer[pcmChunkSize], channelNumber);
 80009aa:	4b11      	ldr	r3, [pc, #68]	; (80009f0 <main+0x204>)
 80009ac:	f503 7180 	add.w	r1, r3, #256	; 0x100
 80009b0:	4b0f      	ldr	r3, [pc, #60]	; (80009f0 <main+0x204>)
 80009b2:	f503 7210 	add.w	r2, r3, #576	; 0x240
 80009b6:	2302      	movs	r3, #2
 80009b8:	4811      	ldr	r0, [pc, #68]	; (8000a00 <main+0x214>)
 80009ba:	f7ff fea3 	bl	8000704 <pdm_to_pcm>
	  //Transmit PCM
	  HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&buffer->pcmBuffer[pcmChunkSize], pcmChunkSize*2);
 80009be:	4b0c      	ldr	r3, [pc, #48]	; (80009f0 <main+0x204>)
 80009c0:	f503 7310 	add.w	r3, r3, #576	; 0x240
 80009c4:	2240      	movs	r2, #64	; 0x40
 80009c6:	4619      	mov	r1, r3
 80009c8:	480e      	ldr	r0, [pc, #56]	; (8000a04 <main+0x218>)
 80009ca:	f008 fabd 	bl	8008f48 <HAL_UART_Transmit_DMA>

	  byteCounter += 128;
 80009ce:	693b      	ldr	r3, [r7, #16]
 80009d0:	3380      	adds	r3, #128	; 0x80
 80009d2:	613b      	str	r3, [r7, #16]
  while (timFlag != DONE){
 80009d4:	4b04      	ldr	r3, [pc, #16]	; (80009e8 <main+0x1fc>)
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	b2db      	uxtb	r3, r3
 80009da:	2b03      	cmp	r3, #3
 80009dc:	d1c2      	bne.n	8000964 <main+0x178>

    /* USER CODE BEGIN 3 */
  }


  while(1){}
 80009de:	e7fe      	b.n	80009de <main+0x1f2>
 80009e0:	e000ed00 	.word	0xe000ed00
 80009e4:	58024400 	.word	0x58024400
 80009e8:	24000492 	.word	0x24000492
 80009ec:	58020400 	.word	0x58020400
 80009f0:	30040000 	.word	0x30040000
 80009f4:	2400072c 	.word	0x2400072c
 80009f8:	240006e0 	.word	0x240006e0
 80009fc:	24000491 	.word	0x24000491
 8000a00:	240004a4 	.word	0x240004a4
 8000a04:	2400053c 	.word	0x2400053c

08000a08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b09c      	sub	sp, #112	; 0x70
 8000a0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a12:	224c      	movs	r2, #76	; 0x4c
 8000a14:	2100      	movs	r1, #0
 8000a16:	4618      	mov	r0, r3
 8000a18:	f00b fe1c 	bl	800c654 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a1c:	1d3b      	adds	r3, r7, #4
 8000a1e:	2220      	movs	r2, #32
 8000a20:	2100      	movs	r1, #0
 8000a22:	4618      	mov	r0, r3
 8000a24:	f00b fe16 	bl	800c654 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000a28:	2004      	movs	r0, #4
 8000a2a:	f003 ff95 	bl	8004958 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000a2e:	2300      	movs	r3, #0
 8000a30:	603b      	str	r3, [r7, #0]
 8000a32:	4b34      	ldr	r3, [pc, #208]	; (8000b04 <SystemClock_Config+0xfc>)
 8000a34:	699b      	ldr	r3, [r3, #24]
 8000a36:	4a33      	ldr	r2, [pc, #204]	; (8000b04 <SystemClock_Config+0xfc>)
 8000a38:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000a3c:	6193      	str	r3, [r2, #24]
 8000a3e:	4b31      	ldr	r3, [pc, #196]	; (8000b04 <SystemClock_Config+0xfc>)
 8000a40:	699b      	ldr	r3, [r3, #24]
 8000a42:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000a46:	603b      	str	r3, [r7, #0]
 8000a48:	4b2f      	ldr	r3, [pc, #188]	; (8000b08 <SystemClock_Config+0x100>)
 8000a4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a4c:	4a2e      	ldr	r2, [pc, #184]	; (8000b08 <SystemClock_Config+0x100>)
 8000a4e:	f043 0301 	orr.w	r3, r3, #1
 8000a52:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000a54:	4b2c      	ldr	r3, [pc, #176]	; (8000b08 <SystemClock_Config+0x100>)
 8000a56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a58:	f003 0301 	and.w	r3, r3, #1
 8000a5c:	603b      	str	r3, [r7, #0]
 8000a5e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000a60:	bf00      	nop
 8000a62:	4b28      	ldr	r3, [pc, #160]	; (8000b04 <SystemClock_Config+0xfc>)
 8000a64:	699b      	ldr	r3, [r3, #24]
 8000a66:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000a6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000a6e:	d1f8      	bne.n	8000a62 <SystemClock_Config+0x5a>
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8000a70:	4b26      	ldr	r3, [pc, #152]	; (8000b0c <SystemClock_Config+0x104>)
 8000a72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a74:	f023 0303 	bic.w	r3, r3, #3
 8000a78:	4a24      	ldr	r2, [pc, #144]	; (8000b0c <SystemClock_Config+0x104>)
 8000a7a:	f043 0302 	orr.w	r3, r3, #2
 8000a7e:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a80:	2301      	movs	r3, #1
 8000a82:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000a84:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000a88:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a8a:	2302      	movs	r3, #2
 8000a8c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a8e:	2302      	movs	r3, #2
 8000a90:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000a92:	2301      	movs	r3, #1
 8000a94:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 120;
 8000a96:	2378      	movs	r3, #120	; 0x78
 8000a98:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000a9a:	2302      	movs	r3, #2
 8000a9c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000a9e:	2304      	movs	r3, #4
 8000aa0:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000aa2:	2302      	movs	r3, #2
 8000aa4:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000aa6:	230c      	movs	r3, #12
 8000aa8:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ab2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f003 ffa8 	bl	8004a0c <HAL_RCC_OscConfig>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d001      	beq.n	8000ac6 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8000ac2:	f000 fa23 	bl	8000f0c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ac6:	233f      	movs	r3, #63	; 0x3f
 8000ac8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000aca:	2303      	movs	r3, #3
 8000acc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000ad2:	2308      	movs	r3, #8
 8000ad4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000ad6:	2340      	movs	r3, #64	; 0x40
 8000ad8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV4;
 8000ada:	2350      	movs	r3, #80	; 0x50
 8000adc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV4;
 8000ade:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8000ae2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV4;
 8000ae4:	2350      	movs	r3, #80	; 0x50
 8000ae6:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000ae8:	1d3b      	adds	r3, r7, #4
 8000aea:	2104      	movs	r1, #4
 8000aec:	4618      	mov	r0, r3
 8000aee:	f004 fb9d 	bl	800522c <HAL_RCC_ClockConfig>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d001      	beq.n	8000afc <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8000af8:	f000 fa08 	bl	8000f0c <Error_Handler>
  }
}
 8000afc:	bf00      	nop
 8000afe:	3770      	adds	r7, #112	; 0x70
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	58024800 	.word	0x58024800
 8000b08:	58000400 	.word	0x58000400
 8000b0c:	58024400 	.word	0x58024400

08000b10 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000b14:	4b11      	ldr	r3, [pc, #68]	; (8000b5c <MX_CRC_Init+0x4c>)
 8000b16:	4a12      	ldr	r2, [pc, #72]	; (8000b60 <MX_CRC_Init+0x50>)
 8000b18:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000b1a:	4b10      	ldr	r3, [pc, #64]	; (8000b5c <MX_CRC_Init+0x4c>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000b20:	4b0e      	ldr	r3, [pc, #56]	; (8000b5c <MX_CRC_Init+0x4c>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000b26:	4b0d      	ldr	r3, [pc, #52]	; (8000b5c <MX_CRC_Init+0x4c>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000b2c:	4b0b      	ldr	r3, [pc, #44]	; (8000b5c <MX_CRC_Init+0x4c>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000b32:	4b0a      	ldr	r3, [pc, #40]	; (8000b5c <MX_CRC_Init+0x4c>)
 8000b34:	2201      	movs	r2, #1
 8000b36:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000b38:	4808      	ldr	r0, [pc, #32]	; (8000b5c <MX_CRC_Init+0x4c>)
 8000b3a:	f000 fde5 	bl	8001708 <HAL_CRC_Init>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d001      	beq.n	8000b48 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000b44:	f000 f9e2 	bl	8000f0c <Error_Handler>
  }
  __HAL_CRC_DR_RESET(&hcrc);
 8000b48:	4b04      	ldr	r3, [pc, #16]	; (8000b5c <MX_CRC_Init+0x4c>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	689a      	ldr	r2, [r3, #8]
 8000b4e:	4b03      	ldr	r3, [pc, #12]	; (8000b5c <MX_CRC_Init+0x4c>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	f042 0201 	orr.w	r2, r2, #1
 8000b56:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000b58:	bf00      	nop
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	240005cc 	.word	0x240005cc
 8000b60:	58024c00 	.word	0x58024c00

08000b64 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 8000b68:	4b2d      	ldr	r3, [pc, #180]	; (8000c20 <MX_SAI1_Init+0xbc>)
 8000b6a:	4a2e      	ldr	r2, [pc, #184]	; (8000c24 <MX_SAI1_Init+0xc0>)
 8000b6c:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8000b6e:	4b2c      	ldr	r3, [pc, #176]	; (8000c20 <MX_SAI1_Init+0xbc>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_RX;
 8000b74:	4b2a      	ldr	r3, [pc, #168]	; (8000c20 <MX_SAI1_Init+0xbc>)
 8000b76:	2201      	movs	r2, #1
 8000b78:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_16;
 8000b7a:	4b29      	ldr	r3, [pc, #164]	; (8000c20 <MX_SAI1_Init+0xbc>)
 8000b7c:	2280      	movs	r2, #128	; 0x80
 8000b7e:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000b80:	4b27      	ldr	r3, [pc, #156]	; (8000c20 <MX_SAI1_Init+0xbc>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000b86:	4b26      	ldr	r3, [pc, #152]	; (8000c20 <MX_SAI1_Init+0xbc>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8000b8c:	4b24      	ldr	r3, [pc, #144]	; (8000c20 <MX_SAI1_Init+0xbc>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000b92:	4b23      	ldr	r3, [pc, #140]	; (8000c20 <MX_SAI1_Init+0xbc>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_DISABLE;
 8000b98:	4b21      	ldr	r3, [pc, #132]	; (8000c20 <MX_SAI1_Init+0xbc>)
 8000b9a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000b9e:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_FULL;
 8000ba0:	4b1f      	ldr	r3, [pc, #124]	; (8000c20 <MX_SAI1_Init+0xbc>)
 8000ba2:	2204      	movs	r2, #4
 8000ba4:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_MCKDIV;
 8000ba6:	4b1e      	ldr	r3, [pc, #120]	; (8000c20 <MX_SAI1_Init+0xbc>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.Mckdiv = 0;
 8000bac:	4b1c      	ldr	r3, [pc, #112]	; (8000c20 <MX_SAI1_Init+0xbc>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8000bb2:	4b1b      	ldr	r3, [pc, #108]	; (8000c20 <MX_SAI1_Init+0xbc>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8000bb8:	4b19      	ldr	r3, [pc, #100]	; (8000c20 <MX_SAI1_Init+0xbc>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.PdmInit.Activation = ENABLE;
 8000bbe:	4b18      	ldr	r3, [pc, #96]	; (8000c20 <MX_SAI1_Init+0xbc>)
 8000bc0:	2201      	movs	r2, #1
 8000bc2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 1;
 8000bc6:	4b16      	ldr	r3, [pc, #88]	; (8000c20 <MX_SAI1_Init+0xbc>)
 8000bc8:	2201      	movs	r2, #1
 8000bca:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 8000bcc:	4b14      	ldr	r3, [pc, #80]	; (8000c20 <MX_SAI1_Init+0xbc>)
 8000bce:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000bd2:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.FrameLength = 16;
 8000bd4:	4b12      	ldr	r3, [pc, #72]	; (8000c20 <MX_SAI1_Init+0xbc>)
 8000bd6:	2210      	movs	r2, #16
 8000bd8:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8000bda:	4b11      	ldr	r3, [pc, #68]	; (8000c20 <MX_SAI1_Init+0xbc>)
 8000bdc:	2201      	movs	r2, #1
 8000bde:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8000be0:	4b0f      	ldr	r3, [pc, #60]	; (8000c20 <MX_SAI1_Init+0xbc>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8000be6:	4b0e      	ldr	r3, [pc, #56]	; (8000c20 <MX_SAI1_Init+0xbc>)
 8000be8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000bec:	661a      	str	r2, [r3, #96]	; 0x60
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8000bee:	4b0c      	ldr	r3, [pc, #48]	; (8000c20 <MX_SAI1_Init+0xbc>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	665a      	str	r2, [r3, #100]	; 0x64
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8000bf4:	4b0a      	ldr	r3, [pc, #40]	; (8000c20 <MX_SAI1_Init+0xbc>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	669a      	str	r2, [r3, #104]	; 0x68
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8000bfa:	4b09      	ldr	r3, [pc, #36]	; (8000c20 <MX_SAI1_Init+0xbc>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	66da      	str	r2, [r3, #108]	; 0x6c
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 8000c00:	4b07      	ldr	r3, [pc, #28]	; (8000c20 <MX_SAI1_Init+0xbc>)
 8000c02:	2201      	movs	r2, #1
 8000c04:	671a      	str	r2, [r3, #112]	; 0x70
  hsai_BlockA1.SlotInit.SlotActive = 0x00000001;
 8000c06:	4b06      	ldr	r3, [pc, #24]	; (8000c20 <MX_SAI1_Init+0xbc>)
 8000c08:	2201      	movs	r2, #1
 8000c0a:	675a      	str	r2, [r3, #116]	; 0x74
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8000c0c:	4804      	ldr	r0, [pc, #16]	; (8000c20 <MX_SAI1_Init+0xbc>)
 8000c0e:	f007 f81f 	bl	8007c50 <HAL_SAI_Init>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d001      	beq.n	8000c1c <MX_SAI1_Init+0xb8>
  {
    Error_Handler();
 8000c18:	f000 f978 	bl	8000f0c <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8000c1c:	bf00      	nop
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	2400072c 	.word	0x2400072c
 8000c24:	40015804 	.word	0x40015804

08000c28 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b088      	sub	sp, #32
 8000c2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c2e:	f107 0310 	add.w	r3, r7, #16
 8000c32:	2200      	movs	r2, #0
 8000c34:	601a      	str	r2, [r3, #0]
 8000c36:	605a      	str	r2, [r3, #4]
 8000c38:	609a      	str	r2, [r3, #8]
 8000c3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c3c:	1d3b      	adds	r3, r7, #4
 8000c3e:	2200      	movs	r2, #0
 8000c40:	601a      	str	r2, [r3, #0]
 8000c42:	605a      	str	r2, [r3, #4]
 8000c44:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000c46:	4b23      	ldr	r3, [pc, #140]	; (8000cd4 <MX_TIM1_Init+0xac>)
 8000c48:	4a23      	ldr	r2, [pc, #140]	; (8000cd8 <MX_TIM1_Init+0xb0>)
 8000c4a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 20000;
 8000c4c:	4b21      	ldr	r3, [pc, #132]	; (8000cd4 <MX_TIM1_Init+0xac>)
 8000c4e:	f644 6220 	movw	r2, #20000	; 0x4e20
 8000c52:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c54:	4b1f      	ldr	r3, [pc, #124]	; (8000cd4 <MX_TIM1_Init+0xac>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 60000;
 8000c5a:	4b1e      	ldr	r3, [pc, #120]	; (8000cd4 <MX_TIM1_Init+0xac>)
 8000c5c:	f64e 2260 	movw	r2, #60000	; 0xea60
 8000c60:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c62:	4b1c      	ldr	r3, [pc, #112]	; (8000cd4 <MX_TIM1_Init+0xac>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000c68:	4b1a      	ldr	r3, [pc, #104]	; (8000cd4 <MX_TIM1_Init+0xac>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c6e:	4b19      	ldr	r3, [pc, #100]	; (8000cd4 <MX_TIM1_Init+0xac>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000c74:	4817      	ldr	r0, [pc, #92]	; (8000cd4 <MX_TIM1_Init+0xac>)
 8000c76:	f007 fc08 	bl	800848a <HAL_TIM_Base_Init>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d001      	beq.n	8000c84 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8000c80:	f000 f944 	bl	8000f0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c88:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000c8a:	f107 0310 	add.w	r3, r7, #16
 8000c8e:	4619      	mov	r1, r3
 8000c90:	4810      	ldr	r0, [pc, #64]	; (8000cd4 <MX_TIM1_Init+0xac>)
 8000c92:	f007 fe0f 	bl	80088b4 <HAL_TIM_ConfigClockSource>
 8000c96:	4603      	mov	r3, r0
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d001      	beq.n	8000ca0 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8000c9c:	f000 f936 	bl	8000f0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000cac:	1d3b      	adds	r3, r7, #4
 8000cae:	4619      	mov	r1, r3
 8000cb0:	4808      	ldr	r0, [pc, #32]	; (8000cd4 <MX_TIM1_Init+0xac>)
 8000cb2:	f008 f853 	bl	8008d5c <HAL_TIMEx_MasterConfigSynchronization>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d001      	beq.n	8000cc0 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000cbc:	f000 f926 	bl	8000f0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  __HAL_TIM_CLEAR_IT(&htim1, TIM_FLAG_UPDATE);
 8000cc0:	4b04      	ldr	r3, [pc, #16]	; (8000cd4 <MX_TIM1_Init+0xac>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	f06f 0201 	mvn.w	r2, #1
 8000cc8:	611a      	str	r2, [r3, #16]
  /* USER CODE END TIM1_Init 2 */

}
 8000cca:	bf00      	nop
 8000ccc:	3720      	adds	r7, #32
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	240006e0 	.word	0x240006e0
 8000cd8:	40010000 	.word	0x40010000

08000cdc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000ce0:	4b23      	ldr	r3, [pc, #140]	; (8000d70 <MX_USART3_UART_Init+0x94>)
 8000ce2:	4a24      	ldr	r2, [pc, #144]	; (8000d74 <MX_USART3_UART_Init+0x98>)
 8000ce4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 2000000;
 8000ce6:	4b22      	ldr	r3, [pc, #136]	; (8000d70 <MX_USART3_UART_Init+0x94>)
 8000ce8:	4a23      	ldr	r2, [pc, #140]	; (8000d78 <MX_USART3_UART_Init+0x9c>)
 8000cea:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000cec:	4b20      	ldr	r3, [pc, #128]	; (8000d70 <MX_USART3_UART_Init+0x94>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000cf2:	4b1f      	ldr	r3, [pc, #124]	; (8000d70 <MX_USART3_UART_Init+0x94>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000cf8:	4b1d      	ldr	r3, [pc, #116]	; (8000d70 <MX_USART3_UART_Init+0x94>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000cfe:	4b1c      	ldr	r3, [pc, #112]	; (8000d70 <MX_USART3_UART_Init+0x94>)
 8000d00:	220c      	movs	r2, #12
 8000d02:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d04:	4b1a      	ldr	r3, [pc, #104]	; (8000d70 <MX_USART3_UART_Init+0x94>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d0a:	4b19      	ldr	r3, [pc, #100]	; (8000d70 <MX_USART3_UART_Init+0x94>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d10:	4b17      	ldr	r3, [pc, #92]	; (8000d70 <MX_USART3_UART_Init+0x94>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d16:	4b16      	ldr	r3, [pc, #88]	; (8000d70 <MX_USART3_UART_Init+0x94>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d1c:	4b14      	ldr	r3, [pc, #80]	; (8000d70 <MX_USART3_UART_Init+0x94>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000d22:	4813      	ldr	r0, [pc, #76]	; (8000d70 <MX_USART3_UART_Init+0x94>)
 8000d24:	f008 f8c0 	bl	8008ea8 <HAL_UART_Init>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <MX_USART3_UART_Init+0x56>
  {
    Error_Handler();
 8000d2e:	f000 f8ed 	bl	8000f0c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_8_8) != HAL_OK)
 8000d32:	f04f 4120 	mov.w	r1, #2684354560	; 0xa0000000
 8000d36:	480e      	ldr	r0, [pc, #56]	; (8000d70 <MX_USART3_UART_Init+0x94>)
 8000d38:	f009 fc85 	bl	800a646 <HAL_UARTEx_SetTxFifoThreshold>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000d42:	f000 f8e3 	bl	8000f0c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_8_8) != HAL_OK)
 8000d46:	f04f 6120 	mov.w	r1, #167772160	; 0xa000000
 8000d4a:	4809      	ldr	r0, [pc, #36]	; (8000d70 <MX_USART3_UART_Init+0x94>)
 8000d4c:	f009 fcb9 	bl	800a6c2 <HAL_UARTEx_SetRxFifoThreshold>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d001      	beq.n	8000d5a <MX_USART3_UART_Init+0x7e>
  {
    Error_Handler();
 8000d56:	f000 f8d9 	bl	8000f0c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000d5a:	4805      	ldr	r0, [pc, #20]	; (8000d70 <MX_USART3_UART_Init+0x94>)
 8000d5c:	f009 fc3a 	bl	800a5d4 <HAL_UARTEx_DisableFifoMode>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d001      	beq.n	8000d6a <MX_USART3_UART_Init+0x8e>
  {
    Error_Handler();
 8000d66:	f000 f8d1 	bl	8000f0c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000d6a:	bf00      	nop
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	2400053c 	.word	0x2400053c
 8000d74:	40004800 	.word	0x40004800
 8000d78:	001e8480 	.word	0x001e8480

08000d7c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d82:	4b11      	ldr	r3, [pc, #68]	; (8000dc8 <MX_DMA_Init+0x4c>)
 8000d84:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000d88:	4a0f      	ldr	r2, [pc, #60]	; (8000dc8 <MX_DMA_Init+0x4c>)
 8000d8a:	f043 0301 	orr.w	r3, r3, #1
 8000d8e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000d92:	4b0d      	ldr	r3, [pc, #52]	; (8000dc8 <MX_DMA_Init+0x4c>)
 8000d94:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000d98:	f003 0301 	and.w	r3, r3, #1
 8000d9c:	607b      	str	r3, [r7, #4]
 8000d9e:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000da0:	2200      	movs	r2, #0
 8000da2:	2100      	movs	r1, #0
 8000da4:	200b      	movs	r0, #11
 8000da6:	f000 fc7a 	bl	800169e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000daa:	200b      	movs	r0, #11
 8000dac:	f000 fc91 	bl	80016d2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000db0:	2200      	movs	r2, #0
 8000db2:	2100      	movs	r1, #0
 8000db4:	200c      	movs	r0, #12
 8000db6:	f000 fc72 	bl	800169e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000dba:	200c      	movs	r0, #12
 8000dbc:	f000 fc89 	bl	80016d2 <HAL_NVIC_EnableIRQ>

}
 8000dc0:	bf00      	nop
 8000dc2:	3708      	adds	r7, #8
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	58024400 	.word	0x58024400

08000dcc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b08a      	sub	sp, #40	; 0x28
 8000dd0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dd2:	f107 0314 	add.w	r3, r7, #20
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	601a      	str	r2, [r3, #0]
 8000dda:	605a      	str	r2, [r3, #4]
 8000ddc:	609a      	str	r2, [r3, #8]
 8000dde:	60da      	str	r2, [r3, #12]
 8000de0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000de2:	4b29      	ldr	r3, [pc, #164]	; (8000e88 <MX_GPIO_Init+0xbc>)
 8000de4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000de8:	4a27      	ldr	r2, [pc, #156]	; (8000e88 <MX_GPIO_Init+0xbc>)
 8000dea:	f043 0310 	orr.w	r3, r3, #16
 8000dee:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000df2:	4b25      	ldr	r3, [pc, #148]	; (8000e88 <MX_GPIO_Init+0xbc>)
 8000df4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000df8:	f003 0310 	and.w	r3, r3, #16
 8000dfc:	613b      	str	r3, [r7, #16]
 8000dfe:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e00:	4b21      	ldr	r3, [pc, #132]	; (8000e88 <MX_GPIO_Init+0xbc>)
 8000e02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e06:	4a20      	ldr	r2, [pc, #128]	; (8000e88 <MX_GPIO_Init+0xbc>)
 8000e08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e0c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e10:	4b1d      	ldr	r3, [pc, #116]	; (8000e88 <MX_GPIO_Init+0xbc>)
 8000e12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e1a:	60fb      	str	r3, [r7, #12]
 8000e1c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e1e:	4b1a      	ldr	r3, [pc, #104]	; (8000e88 <MX_GPIO_Init+0xbc>)
 8000e20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e24:	4a18      	ldr	r2, [pc, #96]	; (8000e88 <MX_GPIO_Init+0xbc>)
 8000e26:	f043 0308 	orr.w	r3, r3, #8
 8000e2a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e2e:	4b16      	ldr	r3, [pc, #88]	; (8000e88 <MX_GPIO_Init+0xbc>)
 8000e30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e34:	f003 0308 	and.w	r3, r3, #8
 8000e38:	60bb      	str	r3, [r7, #8]
 8000e3a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e3c:	4b12      	ldr	r3, [pc, #72]	; (8000e88 <MX_GPIO_Init+0xbc>)
 8000e3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e42:	4a11      	ldr	r2, [pc, #68]	; (8000e88 <MX_GPIO_Init+0xbc>)
 8000e44:	f043 0302 	orr.w	r3, r3, #2
 8000e48:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e4c:	4b0e      	ldr	r3, [pc, #56]	; (8000e88 <MX_GPIO_Init+0xbc>)
 8000e4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e52:	f003 0302 	and.w	r3, r3, #2
 8000e56:	607b      	str	r3, [r7, #4]
 8000e58:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	2120      	movs	r1, #32
 8000e5e:	480b      	ldr	r0, [pc, #44]	; (8000e8c <MX_GPIO_Init+0xc0>)
 8000e60:	f003 fd32 	bl	80048c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000e64:	2320      	movs	r3, #32
 8000e66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000e6c:	2302      	movs	r3, #2
 8000e6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e70:	2300      	movs	r3, #0
 8000e72:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e74:	f107 0314 	add.w	r3, r7, #20
 8000e78:	4619      	mov	r1, r3
 8000e7a:	4804      	ldr	r0, [pc, #16]	; (8000e8c <MX_GPIO_Init+0xc0>)
 8000e7c:	f003 fb74 	bl	8004568 <HAL_GPIO_Init>

}
 8000e80:	bf00      	nop
 8000e82:	3728      	adds	r7, #40	; 0x28
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	58024400 	.word	0x58024400
 8000e8c:	58020400 	.word	0x58020400

08000e90 <HAL_SAI_RxHalfCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai){
 8000e90:	b480      	push	{r7}
 8000e92:	b083      	sub	sp, #12
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
	dmaFlag = HALF;
 8000e98:	4b04      	ldr	r3, [pc, #16]	; (8000eac <HAL_SAI_RxHalfCpltCallback+0x1c>)
 8000e9a:	2204      	movs	r2, #4
 8000e9c:	701a      	strb	r2, [r3, #0]
}
 8000e9e:	bf00      	nop
 8000ea0:	370c      	adds	r7, #12
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop
 8000eac:	24000491 	.word	0x24000491

08000eb0 <HAL_SAI_RxCpltCallback>:

void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai){
 8000eb0:	b480      	push	{r7}
 8000eb2:	b083      	sub	sp, #12
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
	dmaFlag = FULL;
 8000eb8:	4b04      	ldr	r3, [pc, #16]	; (8000ecc <HAL_SAI_RxCpltCallback+0x1c>)
 8000eba:	2205      	movs	r2, #5
 8000ebc:	701a      	strb	r2, [r3, #0]
}
 8000ebe:	bf00      	nop
 8000ec0:	370c      	adds	r7, #12
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop
 8000ecc:	24000491 	.word	0x24000491

08000ed0 <HAL_TIM_PeriodElapsedCallback>:
	uartFlag = READY;
}
*/

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
  if(htim == &htim1){
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	4a09      	ldr	r2, [pc, #36]	; (8000f00 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000edc:	4293      	cmp	r3, r2
 8000ede:	d10a      	bne.n	8000ef6 <HAL_TIM_PeriodElapsedCallback+0x26>
	  HAL_TIM_Base_Stop_IT(htim);
 8000ee0:	6878      	ldr	r0, [r7, #4]
 8000ee2:	f007 fb99 	bl	8008618 <HAL_TIM_Base_Stop_IT>
	  timFlag = DONE;
 8000ee6:	4b07      	ldr	r3, [pc, #28]	; (8000f04 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000ee8:	2203      	movs	r2, #3
 8000eea:	701a      	strb	r2, [r3, #0]
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8000eec:	2201      	movs	r2, #1
 8000eee:	2120      	movs	r1, #32
 8000ef0:	4805      	ldr	r0, [pc, #20]	; (8000f08 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000ef2:	f003 fce9 	bl	80048c8 <HAL_GPIO_WritePin>
  }
}
 8000ef6:	bf00      	nop
 8000ef8:	3708      	adds	r7, #8
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	240006e0 	.word	0x240006e0
 8000f04:	24000492 	.word	0x24000492
 8000f08:	58020400 	.word	0x58020400

08000f0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000f10:	b672      	cpsid	i
}
 8000f12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f14:	e7fe      	b.n	8000f14 <Error_Handler+0x8>
	...

08000f18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b083      	sub	sp, #12
 8000f1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f1e:	4b0a      	ldr	r3, [pc, #40]	; (8000f48 <HAL_MspInit+0x30>)
 8000f20:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000f24:	4a08      	ldr	r2, [pc, #32]	; (8000f48 <HAL_MspInit+0x30>)
 8000f26:	f043 0302 	orr.w	r3, r3, #2
 8000f2a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000f2e:	4b06      	ldr	r3, [pc, #24]	; (8000f48 <HAL_MspInit+0x30>)
 8000f30:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000f34:	f003 0302 	and.w	r3, r3, #2
 8000f38:	607b      	str	r3, [r7, #4]
 8000f3a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f3c:	bf00      	nop
 8000f3e:	370c      	adds	r7, #12
 8000f40:	46bd      	mov	sp, r7
 8000f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f46:	4770      	bx	lr
 8000f48:	58024400 	.word	0x58024400

08000f4c <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b085      	sub	sp, #20
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a0b      	ldr	r2, [pc, #44]	; (8000f88 <HAL_CRC_MspInit+0x3c>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d10e      	bne.n	8000f7c <HAL_CRC_MspInit+0x30>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000f5e:	4b0b      	ldr	r3, [pc, #44]	; (8000f8c <HAL_CRC_MspInit+0x40>)
 8000f60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f64:	4a09      	ldr	r2, [pc, #36]	; (8000f8c <HAL_CRC_MspInit+0x40>)
 8000f66:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000f6a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000f6e:	4b07      	ldr	r3, [pc, #28]	; (8000f8c <HAL_CRC_MspInit+0x40>)
 8000f70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f74:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000f78:	60fb      	str	r3, [r7, #12]
 8000f7a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8000f7c:	bf00      	nop
 8000f7e:	3714      	adds	r7, #20
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr
 8000f88:	58024c00 	.word	0x58024c00
 8000f8c:	58024400 	.word	0x58024400

08000f90 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b084      	sub	sp, #16
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4a0e      	ldr	r2, [pc, #56]	; (8000fd8 <HAL_TIM_Base_MspInit+0x48>)
 8000f9e:	4293      	cmp	r3, r2
 8000fa0:	d116      	bne.n	8000fd0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000fa2:	4b0e      	ldr	r3, [pc, #56]	; (8000fdc <HAL_TIM_Base_MspInit+0x4c>)
 8000fa4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000fa8:	4a0c      	ldr	r2, [pc, #48]	; (8000fdc <HAL_TIM_Base_MspInit+0x4c>)
 8000faa:	f043 0301 	orr.w	r3, r3, #1
 8000fae:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8000fb2:	4b0a      	ldr	r3, [pc, #40]	; (8000fdc <HAL_TIM_Base_MspInit+0x4c>)
 8000fb4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000fb8:	f003 0301 	and.w	r3, r3, #1
 8000fbc:	60fb      	str	r3, [r7, #12]
 8000fbe:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	2019      	movs	r0, #25
 8000fc6:	f000 fb6a 	bl	800169e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8000fca:	2019      	movs	r0, #25
 8000fcc:	f000 fb81 	bl	80016d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000fd0:	bf00      	nop
 8000fd2:	3710      	adds	r7, #16
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	40010000 	.word	0x40010000
 8000fdc:	58024400 	.word	0x58024400

08000fe0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b0b8      	sub	sp, #224	; 0xe0
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000fec:	2200      	movs	r2, #0
 8000fee:	601a      	str	r2, [r3, #0]
 8000ff0:	605a      	str	r2, [r3, #4]
 8000ff2:	609a      	str	r2, [r3, #8]
 8000ff4:	60da      	str	r2, [r3, #12]
 8000ff6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ff8:	f107 0310 	add.w	r3, r7, #16
 8000ffc:	22bc      	movs	r2, #188	; 0xbc
 8000ffe:	2100      	movs	r1, #0
 8001000:	4618      	mov	r0, r3
 8001002:	f00b fb27 	bl	800c654 <memset>
  if(huart->Instance==USART3)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	4a4a      	ldr	r2, [pc, #296]	; (8001134 <HAL_UART_MspInit+0x154>)
 800100c:	4293      	cmp	r3, r2
 800100e:	f040 808c 	bne.w	800112a <HAL_UART_MspInit+0x14a>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001012:	2302      	movs	r3, #2
 8001014:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL3.PLL3M = 1;
 8001016:	2301      	movs	r3, #1
 8001018:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLL3.PLL3N = 18;
 800101a:	2312      	movs	r3, #18
 800101c:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 800101e:	2302      	movs	r3, #2
 8001020:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLL3.PLL3Q = 2;
 8001022:	2302      	movs	r3, #2
 8001024:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 8001026:	2302      	movs	r3, #2
 8001028:	647b      	str	r3, [r7, #68]	; 0x44
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 800102a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800102e:	64bb      	str	r3, [r7, #72]	; 0x48
    PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOMEDIUM;
 8001030:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001034:	64fb      	str	r3, [r7, #76]	; 0x4c
    PeriphClkInitStruct.PLL3.PLL3FRACN = 6144.0;
 8001036:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800103a:	653b      	str	r3, [r7, #80]	; 0x50
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_PLL3;
 800103c:	2302      	movs	r3, #2
 800103e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001042:	f107 0310 	add.w	r3, r7, #16
 8001046:	4618      	mov	r0, r3
 8001048:	f004 fc7c 	bl	8005944 <HAL_RCCEx_PeriphCLKConfig>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <HAL_UART_MspInit+0x76>
    {
      Error_Handler();
 8001052:	f7ff ff5b 	bl	8000f0c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001056:	4b38      	ldr	r3, [pc, #224]	; (8001138 <HAL_UART_MspInit+0x158>)
 8001058:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800105c:	4a36      	ldr	r2, [pc, #216]	; (8001138 <HAL_UART_MspInit+0x158>)
 800105e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001062:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001066:	4b34      	ldr	r3, [pc, #208]	; (8001138 <HAL_UART_MspInit+0x158>)
 8001068:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800106c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001070:	60fb      	str	r3, [r7, #12]
 8001072:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001074:	4b30      	ldr	r3, [pc, #192]	; (8001138 <HAL_UART_MspInit+0x158>)
 8001076:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800107a:	4a2f      	ldr	r2, [pc, #188]	; (8001138 <HAL_UART_MspInit+0x158>)
 800107c:	f043 0308 	orr.w	r3, r3, #8
 8001080:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001084:	4b2c      	ldr	r3, [pc, #176]	; (8001138 <HAL_UART_MspInit+0x158>)
 8001086:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800108a:	f003 0308 	and.w	r3, r3, #8
 800108e:	60bb      	str	r3, [r7, #8]
 8001090:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001092:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001096:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800109a:	2302      	movs	r3, #2
 800109c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a0:	2300      	movs	r3, #0
 80010a2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a6:	2300      	movs	r3, #0
 80010a8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80010ac:	2307      	movs	r3, #7
 80010ae:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010b2:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80010b6:	4619      	mov	r1, r3
 80010b8:	4820      	ldr	r0, [pc, #128]	; (800113c <HAL_UART_MspInit+0x15c>)
 80010ba:	f003 fa55 	bl	8004568 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream1;
 80010be:	4b20      	ldr	r3, [pc, #128]	; (8001140 <HAL_UART_MspInit+0x160>)
 80010c0:	4a20      	ldr	r2, [pc, #128]	; (8001144 <HAL_UART_MspInit+0x164>)
 80010c2:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 80010c4:	4b1e      	ldr	r3, [pc, #120]	; (8001140 <HAL_UART_MspInit+0x160>)
 80010c6:	222e      	movs	r2, #46	; 0x2e
 80010c8:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80010ca:	4b1d      	ldr	r3, [pc, #116]	; (8001140 <HAL_UART_MspInit+0x160>)
 80010cc:	2240      	movs	r2, #64	; 0x40
 80010ce:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010d0:	4b1b      	ldr	r3, [pc, #108]	; (8001140 <HAL_UART_MspInit+0x160>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80010d6:	4b1a      	ldr	r3, [pc, #104]	; (8001140 <HAL_UART_MspInit+0x160>)
 80010d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010dc:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010de:	4b18      	ldr	r3, [pc, #96]	; (8001140 <HAL_UART_MspInit+0x160>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010e4:	4b16      	ldr	r3, [pc, #88]	; (8001140 <HAL_UART_MspInit+0x160>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80010ea:	4b15      	ldr	r3, [pc, #84]	; (8001140 <HAL_UART_MspInit+0x160>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80010f0:	4b13      	ldr	r3, [pc, #76]	; (8001140 <HAL_UART_MspInit+0x160>)
 80010f2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80010f6:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010f8:	4b11      	ldr	r3, [pc, #68]	; (8001140 <HAL_UART_MspInit+0x160>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80010fe:	4810      	ldr	r0, [pc, #64]	; (8001140 <HAL_UART_MspInit+0x160>)
 8001100:	f000 fbec 	bl	80018dc <HAL_DMA_Init>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 800110a:	f7ff feff 	bl	8000f0c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	4a0b      	ldr	r2, [pc, #44]	; (8001140 <HAL_UART_MspInit+0x160>)
 8001112:	679a      	str	r2, [r3, #120]	; 0x78
 8001114:	4a0a      	ldr	r2, [pc, #40]	; (8001140 <HAL_UART_MspInit+0x160>)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800111a:	2200      	movs	r2, #0
 800111c:	2100      	movs	r1, #0
 800111e:	2027      	movs	r0, #39	; 0x27
 8001120:	f000 fabd 	bl	800169e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001124:	2027      	movs	r0, #39	; 0x27
 8001126:	f000 fad4 	bl	80016d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800112a:	bf00      	nop
 800112c:	37e0      	adds	r7, #224	; 0xe0
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40004800 	.word	0x40004800
 8001138:	58024400 	.word	0x58024400
 800113c:	58020c00 	.word	0x58020c00
 8001140:	240005f0 	.word	0x240005f0
 8001144:	40020028 	.word	0x40020028

08001148 <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai1_a;

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b0b8      	sub	sp, #224	; 0xe0
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001150:	f107 0310 	add.w	r3, r7, #16
 8001154:	22bc      	movs	r2, #188	; 0xbc
 8001156:	2100      	movs	r1, #0
 8001158:	4618      	mov	r0, r3
 800115a:	f00b fa7b 	bl	800c654 <memset>
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4a4a      	ldr	r2, [pc, #296]	; (800128c <HAL_SAI_MspInit+0x144>)
 8001164:	4293      	cmp	r3, r2
 8001166:	f040 808d 	bne.w	8001284 <HAL_SAI_MspInit+0x13c>
    {
    /* Peripheral clock enable */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 800116a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800116e:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 8001170:	2301      	movs	r3, #1
 8001172:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLL2.PLL2N = 96;
 8001174:	2360      	movs	r3, #96	; 0x60
 8001176:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2P = 125;
 8001178:	237d      	movs	r3, #125	; 0x7d
 800117a:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 800117c:	2302      	movs	r3, #2
 800117e:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001180:	2302      	movs	r3, #2
 8001182:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8001184:	23c0      	movs	r3, #192	; 0xc0
 8001186:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8001188:	2300      	movs	r3, #0
 800118a:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0.0;
 800118c:	2300      	movs	r3, #0
 800118e:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL2;
 8001190:	2301      	movs	r3, #1
 8001192:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001194:	f107 0310 	add.w	r3, r7, #16
 8001198:	4618      	mov	r0, r3
 800119a:	f004 fbd3 	bl	8005944 <HAL_RCCEx_PeriphCLKConfig>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <HAL_SAI_MspInit+0x60>
    {
      Error_Handler();
 80011a4:	f7ff feb2 	bl	8000f0c <Error_Handler>
    }

    if (SAI1_client == 0)
 80011a8:	4b39      	ldr	r3, [pc, #228]	; (8001290 <HAL_SAI_MspInit+0x148>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d116      	bne.n	80011de <HAL_SAI_MspInit+0x96>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80011b0:	4b38      	ldr	r3, [pc, #224]	; (8001294 <HAL_SAI_MspInit+0x14c>)
 80011b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80011b6:	4a37      	ldr	r2, [pc, #220]	; (8001294 <HAL_SAI_MspInit+0x14c>)
 80011b8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80011bc:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80011c0:	4b34      	ldr	r3, [pc, #208]	; (8001294 <HAL_SAI_MspInit+0x14c>)
 80011c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80011c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011ca:	60fb      	str	r3, [r7, #12]
 80011cc:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI1_IRQn, 0, 0);
 80011ce:	2200      	movs	r2, #0
 80011d0:	2100      	movs	r1, #0
 80011d2:	2057      	movs	r0, #87	; 0x57
 80011d4:	f000 fa63 	bl	800169e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 80011d8:	2057      	movs	r0, #87	; 0x57
 80011da:	f000 fa7a 	bl	80016d2 <HAL_NVIC_EnableIRQ>
    }
    SAI1_client ++;
 80011de:	4b2c      	ldr	r3, [pc, #176]	; (8001290 <HAL_SAI_MspInit+0x148>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	3301      	adds	r3, #1
 80011e4:	4a2a      	ldr	r2, [pc, #168]	; (8001290 <HAL_SAI_MspInit+0x148>)
 80011e6:	6013      	str	r3, [r2, #0]

    /**SAI1_A_Block_A GPIO Configuration
    PE2     ------> SAI1_CK1
    PE6     ------> SAI1_D1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 80011e8:	2344      	movs	r3, #68	; 0x44
 80011ea:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ee:	2302      	movs	r3, #2
 80011f0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f4:	2300      	movs	r3, #0
 80011f6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011fa:	2300      	movs	r3, #0
 80011fc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF2_SAI1;
 8001200:	2302      	movs	r3, #2
 8001202:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001206:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800120a:	4619      	mov	r1, r3
 800120c:	4822      	ldr	r0, [pc, #136]	; (8001298 <HAL_SAI_MspInit+0x150>)
 800120e:	f003 f9ab 	bl	8004568 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA1_Stream0;
 8001212:	4b22      	ldr	r3, [pc, #136]	; (800129c <HAL_SAI_MspInit+0x154>)
 8001214:	4a22      	ldr	r2, [pc, #136]	; (80012a0 <HAL_SAI_MspInit+0x158>)
 8001216:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_SAI1_A;
 8001218:	4b20      	ldr	r3, [pc, #128]	; (800129c <HAL_SAI_MspInit+0x154>)
 800121a:	2257      	movs	r2, #87	; 0x57
 800121c:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800121e:	4b1f      	ldr	r3, [pc, #124]	; (800129c <HAL_SAI_MspInit+0x154>)
 8001220:	2200      	movs	r2, #0
 8001222:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8001224:	4b1d      	ldr	r3, [pc, #116]	; (800129c <HAL_SAI_MspInit+0x154>)
 8001226:	2200      	movs	r2, #0
 8001228:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 800122a:	4b1c      	ldr	r3, [pc, #112]	; (800129c <HAL_SAI_MspInit+0x154>)
 800122c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001230:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001232:	4b1a      	ldr	r3, [pc, #104]	; (800129c <HAL_SAI_MspInit+0x154>)
 8001234:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001238:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800123a:	4b18      	ldr	r3, [pc, #96]	; (800129c <HAL_SAI_MspInit+0x154>)
 800123c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001240:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 8001242:	4b16      	ldr	r3, [pc, #88]	; (800129c <HAL_SAI_MspInit+0x154>)
 8001244:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001248:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800124a:	4b14      	ldr	r3, [pc, #80]	; (800129c <HAL_SAI_MspInit+0x154>)
 800124c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001250:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001252:	4b12      	ldr	r3, [pc, #72]	; (800129c <HAL_SAI_MspInit+0x154>)
 8001254:	2200      	movs	r2, #0
 8001256:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8001258:	4810      	ldr	r0, [pc, #64]	; (800129c <HAL_SAI_MspInit+0x154>)
 800125a:	f000 fb3f 	bl	80018dc <HAL_DMA_Init>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d001      	beq.n	8001268 <HAL_SAI_MspInit+0x120>
    {
      Error_Handler();
 8001264:	f7ff fe52 	bl	8000f0c <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_a);
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	4a0c      	ldr	r2, [pc, #48]	; (800129c <HAL_SAI_MspInit+0x154>)
 800126c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 8001270:	4a0a      	ldr	r2, [pc, #40]	; (800129c <HAL_SAI_MspInit+0x154>)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6393      	str	r3, [r2, #56]	; 0x38

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_a);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	4a08      	ldr	r2, [pc, #32]	; (800129c <HAL_SAI_MspInit+0x154>)
 800127a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 800127e:	4a07      	ldr	r2, [pc, #28]	; (800129c <HAL_SAI_MspInit+0x154>)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	6393      	str	r3, [r2, #56]	; 0x38

    }
}
 8001284:	bf00      	nop
 8001286:	37e0      	adds	r7, #224	; 0xe0
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	40015804 	.word	0x40015804
 8001290:	24000494 	.word	0x24000494
 8001294:	58024400 	.word	0x58024400
 8001298:	58021000 	.word	0x58021000
 800129c:	24000668 	.word	0x24000668
 80012a0:	40020010 	.word	0x40020010

080012a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012a8:	e7fe      	b.n	80012a8 <NMI_Handler+0x4>

080012aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012aa:	b480      	push	{r7}
 80012ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012ae:	e7fe      	b.n	80012ae <HardFault_Handler+0x4>

080012b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012b4:	e7fe      	b.n	80012b4 <MemManage_Handler+0x4>

080012b6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012b6:	b480      	push	{r7}
 80012b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012ba:	e7fe      	b.n	80012ba <BusFault_Handler+0x4>

080012bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012c0:	e7fe      	b.n	80012c0 <UsageFault_Handler+0x4>

080012c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012c2:	b480      	push	{r7}
 80012c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012c6:	bf00      	nop
 80012c8:	46bd      	mov	sp, r7
 80012ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ce:	4770      	bx	lr

080012d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012d4:	bf00      	nop
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr

080012de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012de:	b480      	push	{r7}
 80012e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012e2:	bf00      	nop
 80012e4:	46bd      	mov	sp, r7
 80012e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ea:	4770      	bx	lr

080012ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012f0:	f000 f8ce 	bl	8001490 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012f4:	bf00      	nop
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 80012fc:	4802      	ldr	r0, [pc, #8]	; (8001308 <DMA1_Stream0_IRQHandler+0x10>)
 80012fe:	f001 fe15 	bl	8002f2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001302:	bf00      	nop
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	24000668 	.word	0x24000668

0800130c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001310:	4802      	ldr	r0, [pc, #8]	; (800131c <DMA1_Stream1_IRQHandler+0x10>)
 8001312:	f001 fe0b 	bl	8002f2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001316:	bf00      	nop
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	240005f0 	.word	0x240005f0

08001320 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001324:	4802      	ldr	r0, [pc, #8]	; (8001330 <TIM1_UP_IRQHandler+0x10>)
 8001326:	f007 f9a6 	bl	8008676 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800132a:	bf00      	nop
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	240006e0 	.word	0x240006e0

08001334 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001338:	4802      	ldr	r0, [pc, #8]	; (8001344 <USART3_IRQHandler+0x10>)
 800133a:	f007 fe85 	bl	8009048 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800133e:	bf00      	nop
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	2400053c 	.word	0x2400053c

08001348 <SAI1_IRQHandler>:

/**
  * @brief This function handles SAI1 global interrupt.
  */
void SAI1_IRQHandler(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_IRQn 0 */

  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 800134c:	bf00      	nop
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr
	...

08001358 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001358:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001390 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800135c:	f7ff f938 	bl	80005d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001360:	480c      	ldr	r0, [pc, #48]	; (8001394 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001362:	490d      	ldr	r1, [pc, #52]	; (8001398 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001364:	4a0d      	ldr	r2, [pc, #52]	; (800139c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001366:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001368:	e002      	b.n	8001370 <LoopCopyDataInit>

0800136a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800136a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800136c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800136e:	3304      	adds	r3, #4

08001370 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001370:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001372:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001374:	d3f9      	bcc.n	800136a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001376:	4a0a      	ldr	r2, [pc, #40]	; (80013a0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001378:	4c0a      	ldr	r4, [pc, #40]	; (80013a4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800137a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800137c:	e001      	b.n	8001382 <LoopFillZerobss>

0800137e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800137e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001380:	3204      	adds	r2, #4

08001382 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001382:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001384:	d3fb      	bcc.n	800137e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001386:	f00b f941 	bl	800c60c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800138a:	f7ff fa2f 	bl	80007ec <main>
  bx  lr
 800138e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001390:	24040000 	.word	0x24040000
  ldr r0, =_sdata
 8001394:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001398:	24000474 	.word	0x24000474
  ldr r2, =_sidata
 800139c:	0800cd00 	.word	0x0800cd00
  ldr r2, =_sbss
 80013a0:	24000474 	.word	0x24000474
  ldr r4, =_ebss
 80013a4:	24000870 	.word	0x24000870

080013a8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013a8:	e7fe      	b.n	80013a8 <ADC3_IRQHandler>
	...

080013ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013b2:	2003      	movs	r0, #3
 80013b4:	f000 f968 	bl	8001688 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80013b8:	f004 f8ee 	bl	8005598 <HAL_RCC_GetSysClockFreq>
 80013bc:	4602      	mov	r2, r0
 80013be:	4b15      	ldr	r3, [pc, #84]	; (8001414 <HAL_Init+0x68>)
 80013c0:	699b      	ldr	r3, [r3, #24]
 80013c2:	0a1b      	lsrs	r3, r3, #8
 80013c4:	f003 030f 	and.w	r3, r3, #15
 80013c8:	4913      	ldr	r1, [pc, #76]	; (8001418 <HAL_Init+0x6c>)
 80013ca:	5ccb      	ldrb	r3, [r1, r3]
 80013cc:	f003 031f 	and.w	r3, r3, #31
 80013d0:	fa22 f303 	lsr.w	r3, r2, r3
 80013d4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80013d6:	4b0f      	ldr	r3, [pc, #60]	; (8001414 <HAL_Init+0x68>)
 80013d8:	699b      	ldr	r3, [r3, #24]
 80013da:	f003 030f 	and.w	r3, r3, #15
 80013de:	4a0e      	ldr	r2, [pc, #56]	; (8001418 <HAL_Init+0x6c>)
 80013e0:	5cd3      	ldrb	r3, [r2, r3]
 80013e2:	f003 031f 	and.w	r3, r3, #31
 80013e6:	687a      	ldr	r2, [r7, #4]
 80013e8:	fa22 f303 	lsr.w	r3, r2, r3
 80013ec:	4a0b      	ldr	r2, [pc, #44]	; (800141c <HAL_Init+0x70>)
 80013ee:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80013f0:	4a0b      	ldr	r2, [pc, #44]	; (8001420 <HAL_Init+0x74>)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013f6:	2000      	movs	r0, #0
 80013f8:	f000 f814 	bl	8001424 <HAL_InitTick>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001402:	2301      	movs	r3, #1
 8001404:	e002      	b.n	800140c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001406:	f7ff fd87 	bl	8000f18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800140a:	2300      	movs	r3, #0
}
 800140c:	4618      	mov	r0, r3
 800140e:	3708      	adds	r7, #8
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	58024400 	.word	0x58024400
 8001418:	0800ca40 	.word	0x0800ca40
 800141c:	24000404 	.word	0x24000404
 8001420:	24000400 	.word	0x24000400

08001424 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800142c:	4b15      	ldr	r3, [pc, #84]	; (8001484 <HAL_InitTick+0x60>)
 800142e:	781b      	ldrb	r3, [r3, #0]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d101      	bne.n	8001438 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001434:	2301      	movs	r3, #1
 8001436:	e021      	b.n	800147c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001438:	4b13      	ldr	r3, [pc, #76]	; (8001488 <HAL_InitTick+0x64>)
 800143a:	681a      	ldr	r2, [r3, #0]
 800143c:	4b11      	ldr	r3, [pc, #68]	; (8001484 <HAL_InitTick+0x60>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	4619      	mov	r1, r3
 8001442:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001446:	fbb3 f3f1 	udiv	r3, r3, r1
 800144a:	fbb2 f3f3 	udiv	r3, r2, r3
 800144e:	4618      	mov	r0, r3
 8001450:	f000 f94d 	bl	80016ee <HAL_SYSTICK_Config>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800145a:	2301      	movs	r3, #1
 800145c:	e00e      	b.n	800147c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2b0f      	cmp	r3, #15
 8001462:	d80a      	bhi.n	800147a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001464:	2200      	movs	r2, #0
 8001466:	6879      	ldr	r1, [r7, #4]
 8001468:	f04f 30ff 	mov.w	r0, #4294967295
 800146c:	f000 f917 	bl	800169e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001470:	4a06      	ldr	r2, [pc, #24]	; (800148c <HAL_InitTick+0x68>)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001476:	2300      	movs	r3, #0
 8001478:	e000      	b.n	800147c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800147a:	2301      	movs	r3, #1
}
 800147c:	4618      	mov	r0, r3
 800147e:	3708      	adds	r7, #8
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}
 8001484:	2400040c 	.word	0x2400040c
 8001488:	24000400 	.word	0x24000400
 800148c:	24000408 	.word	0x24000408

08001490 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001494:	4b06      	ldr	r3, [pc, #24]	; (80014b0 <HAL_IncTick+0x20>)
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	461a      	mov	r2, r3
 800149a:	4b06      	ldr	r3, [pc, #24]	; (80014b4 <HAL_IncTick+0x24>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4413      	add	r3, r2
 80014a0:	4a04      	ldr	r2, [pc, #16]	; (80014b4 <HAL_IncTick+0x24>)
 80014a2:	6013      	str	r3, [r2, #0]
}
 80014a4:	bf00      	nop
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	2400040c 	.word	0x2400040c
 80014b4:	240007c4 	.word	0x240007c4

080014b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  return uwTick;
 80014bc:	4b03      	ldr	r3, [pc, #12]	; (80014cc <HAL_GetTick+0x14>)
 80014be:	681b      	ldr	r3, [r3, #0]
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop
 80014cc:	240007c4 	.word	0x240007c4

080014d0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80014d4:	4b03      	ldr	r3, [pc, #12]	; (80014e4 <HAL_GetREVID+0x14>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	0c1b      	lsrs	r3, r3, #16
}
 80014da:	4618      	mov	r0, r3
 80014dc:	46bd      	mov	sp, r7
 80014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e2:	4770      	bx	lr
 80014e4:	5c001000 	.word	0x5c001000

080014e8 <__NVIC_SetPriorityGrouping>:
{
 80014e8:	b480      	push	{r7}
 80014ea:	b085      	sub	sp, #20
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	f003 0307 	and.w	r3, r3, #7
 80014f6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014f8:	4b0b      	ldr	r3, [pc, #44]	; (8001528 <__NVIC_SetPriorityGrouping+0x40>)
 80014fa:	68db      	ldr	r3, [r3, #12]
 80014fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014fe:	68ba      	ldr	r2, [r7, #8]
 8001500:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001504:	4013      	ands	r3, r2
 8001506:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800150c:	68bb      	ldr	r3, [r7, #8]
 800150e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001510:	4b06      	ldr	r3, [pc, #24]	; (800152c <__NVIC_SetPriorityGrouping+0x44>)
 8001512:	4313      	orrs	r3, r2
 8001514:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001516:	4a04      	ldr	r2, [pc, #16]	; (8001528 <__NVIC_SetPriorityGrouping+0x40>)
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	60d3      	str	r3, [r2, #12]
}
 800151c:	bf00      	nop
 800151e:	3714      	adds	r7, #20
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr
 8001528:	e000ed00 	.word	0xe000ed00
 800152c:	05fa0000 	.word	0x05fa0000

08001530 <__NVIC_GetPriorityGrouping>:
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001534:	4b04      	ldr	r3, [pc, #16]	; (8001548 <__NVIC_GetPriorityGrouping+0x18>)
 8001536:	68db      	ldr	r3, [r3, #12]
 8001538:	0a1b      	lsrs	r3, r3, #8
 800153a:	f003 0307 	and.w	r3, r3, #7
}
 800153e:	4618      	mov	r0, r3
 8001540:	46bd      	mov	sp, r7
 8001542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001546:	4770      	bx	lr
 8001548:	e000ed00 	.word	0xe000ed00

0800154c <__NVIC_EnableIRQ>:
{
 800154c:	b480      	push	{r7}
 800154e:	b083      	sub	sp, #12
 8001550:	af00      	add	r7, sp, #0
 8001552:	4603      	mov	r3, r0
 8001554:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001556:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800155a:	2b00      	cmp	r3, #0
 800155c:	db0b      	blt.n	8001576 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800155e:	88fb      	ldrh	r3, [r7, #6]
 8001560:	f003 021f 	and.w	r2, r3, #31
 8001564:	4907      	ldr	r1, [pc, #28]	; (8001584 <__NVIC_EnableIRQ+0x38>)
 8001566:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800156a:	095b      	lsrs	r3, r3, #5
 800156c:	2001      	movs	r0, #1
 800156e:	fa00 f202 	lsl.w	r2, r0, r2
 8001572:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001576:	bf00      	nop
 8001578:	370c      	adds	r7, #12
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr
 8001582:	bf00      	nop
 8001584:	e000e100 	.word	0xe000e100

08001588 <__NVIC_SetPriority>:
{
 8001588:	b480      	push	{r7}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
 800158e:	4603      	mov	r3, r0
 8001590:	6039      	str	r1, [r7, #0]
 8001592:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001594:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001598:	2b00      	cmp	r3, #0
 800159a:	db0a      	blt.n	80015b2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	b2da      	uxtb	r2, r3
 80015a0:	490c      	ldr	r1, [pc, #48]	; (80015d4 <__NVIC_SetPriority+0x4c>)
 80015a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015a6:	0112      	lsls	r2, r2, #4
 80015a8:	b2d2      	uxtb	r2, r2
 80015aa:	440b      	add	r3, r1
 80015ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80015b0:	e00a      	b.n	80015c8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	b2da      	uxtb	r2, r3
 80015b6:	4908      	ldr	r1, [pc, #32]	; (80015d8 <__NVIC_SetPriority+0x50>)
 80015b8:	88fb      	ldrh	r3, [r7, #6]
 80015ba:	f003 030f 	and.w	r3, r3, #15
 80015be:	3b04      	subs	r3, #4
 80015c0:	0112      	lsls	r2, r2, #4
 80015c2:	b2d2      	uxtb	r2, r2
 80015c4:	440b      	add	r3, r1
 80015c6:	761a      	strb	r2, [r3, #24]
}
 80015c8:	bf00      	nop
 80015ca:	370c      	adds	r7, #12
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr
 80015d4:	e000e100 	.word	0xe000e100
 80015d8:	e000ed00 	.word	0xe000ed00

080015dc <NVIC_EncodePriority>:
{
 80015dc:	b480      	push	{r7}
 80015de:	b089      	sub	sp, #36	; 0x24
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	60f8      	str	r0, [r7, #12]
 80015e4:	60b9      	str	r1, [r7, #8]
 80015e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	f003 0307 	and.w	r3, r3, #7
 80015ee:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015f0:	69fb      	ldr	r3, [r7, #28]
 80015f2:	f1c3 0307 	rsb	r3, r3, #7
 80015f6:	2b04      	cmp	r3, #4
 80015f8:	bf28      	it	cs
 80015fa:	2304      	movcs	r3, #4
 80015fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015fe:	69fb      	ldr	r3, [r7, #28]
 8001600:	3304      	adds	r3, #4
 8001602:	2b06      	cmp	r3, #6
 8001604:	d902      	bls.n	800160c <NVIC_EncodePriority+0x30>
 8001606:	69fb      	ldr	r3, [r7, #28]
 8001608:	3b03      	subs	r3, #3
 800160a:	e000      	b.n	800160e <NVIC_EncodePriority+0x32>
 800160c:	2300      	movs	r3, #0
 800160e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001610:	f04f 32ff 	mov.w	r2, #4294967295
 8001614:	69bb      	ldr	r3, [r7, #24]
 8001616:	fa02 f303 	lsl.w	r3, r2, r3
 800161a:	43da      	mvns	r2, r3
 800161c:	68bb      	ldr	r3, [r7, #8]
 800161e:	401a      	ands	r2, r3
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001624:	f04f 31ff 	mov.w	r1, #4294967295
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	fa01 f303 	lsl.w	r3, r1, r3
 800162e:	43d9      	mvns	r1, r3
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001634:	4313      	orrs	r3, r2
}
 8001636:	4618      	mov	r0, r3
 8001638:	3724      	adds	r7, #36	; 0x24
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr
	...

08001644 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	3b01      	subs	r3, #1
 8001650:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001654:	d301      	bcc.n	800165a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001656:	2301      	movs	r3, #1
 8001658:	e00f      	b.n	800167a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800165a:	4a0a      	ldr	r2, [pc, #40]	; (8001684 <SysTick_Config+0x40>)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	3b01      	subs	r3, #1
 8001660:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001662:	210f      	movs	r1, #15
 8001664:	f04f 30ff 	mov.w	r0, #4294967295
 8001668:	f7ff ff8e 	bl	8001588 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800166c:	4b05      	ldr	r3, [pc, #20]	; (8001684 <SysTick_Config+0x40>)
 800166e:	2200      	movs	r2, #0
 8001670:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001672:	4b04      	ldr	r3, [pc, #16]	; (8001684 <SysTick_Config+0x40>)
 8001674:	2207      	movs	r2, #7
 8001676:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001678:	2300      	movs	r3, #0
}
 800167a:	4618      	mov	r0, r3
 800167c:	3708      	adds	r7, #8
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	e000e010 	.word	0xe000e010

08001688 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001690:	6878      	ldr	r0, [r7, #4]
 8001692:	f7ff ff29 	bl	80014e8 <__NVIC_SetPriorityGrouping>
}
 8001696:	bf00      	nop
 8001698:	3708      	adds	r7, #8
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}

0800169e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800169e:	b580      	push	{r7, lr}
 80016a0:	b086      	sub	sp, #24
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	4603      	mov	r3, r0
 80016a6:	60b9      	str	r1, [r7, #8]
 80016a8:	607a      	str	r2, [r7, #4]
 80016aa:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80016ac:	f7ff ff40 	bl	8001530 <__NVIC_GetPriorityGrouping>
 80016b0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016b2:	687a      	ldr	r2, [r7, #4]
 80016b4:	68b9      	ldr	r1, [r7, #8]
 80016b6:	6978      	ldr	r0, [r7, #20]
 80016b8:	f7ff ff90 	bl	80015dc <NVIC_EncodePriority>
 80016bc:	4602      	mov	r2, r0
 80016be:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80016c2:	4611      	mov	r1, r2
 80016c4:	4618      	mov	r0, r3
 80016c6:	f7ff ff5f 	bl	8001588 <__NVIC_SetPriority>
}
 80016ca:	bf00      	nop
 80016cc:	3718      	adds	r7, #24
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}

080016d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016d2:	b580      	push	{r7, lr}
 80016d4:	b082      	sub	sp, #8
 80016d6:	af00      	add	r7, sp, #0
 80016d8:	4603      	mov	r3, r0
 80016da:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016dc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016e0:	4618      	mov	r0, r3
 80016e2:	f7ff ff33 	bl	800154c <__NVIC_EnableIRQ>
}
 80016e6:	bf00      	nop
 80016e8:	3708      	adds	r7, #8
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}

080016ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016ee:	b580      	push	{r7, lr}
 80016f0:	b082      	sub	sp, #8
 80016f2:	af00      	add	r7, sp, #0
 80016f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016f6:	6878      	ldr	r0, [r7, #4]
 80016f8:	f7ff ffa4 	bl	8001644 <SysTick_Config>
 80016fc:	4603      	mov	r3, r0
}
 80016fe:	4618      	mov	r0, r3
 8001700:	3708      	adds	r7, #8
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
	...

08001708 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d101      	bne.n	800171a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001716:	2301      	movs	r3, #1
 8001718:	e054      	b.n	80017c4 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	7f5b      	ldrb	r3, [r3, #29]
 800171e:	b2db      	uxtb	r3, r3
 8001720:	2b00      	cmp	r3, #0
 8001722:	d105      	bne.n	8001730 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2200      	movs	r2, #0
 8001728:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800172a:	6878      	ldr	r0, [r7, #4]
 800172c:	f7ff fc0e 	bl	8000f4c <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	2202      	movs	r2, #2
 8001734:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	791b      	ldrb	r3, [r3, #4]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d10c      	bne.n	8001758 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4a22      	ldr	r2, [pc, #136]	; (80017cc <HAL_CRC_Init+0xc4>)
 8001744:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	689a      	ldr	r2, [r3, #8]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f022 0218 	bic.w	r2, r2, #24
 8001754:	609a      	str	r2, [r3, #8]
 8001756:	e00c      	b.n	8001772 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6899      	ldr	r1, [r3, #8]
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	68db      	ldr	r3, [r3, #12]
 8001760:	461a      	mov	r2, r3
 8001762:	6878      	ldr	r0, [r7, #4]
 8001764:	f000 f834 	bl	80017d0 <HAL_CRCEx_Polynomial_Set>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	e028      	b.n	80017c4 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	795b      	ldrb	r3, [r3, #5]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d105      	bne.n	8001786 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f04f 32ff 	mov.w	r2, #4294967295
 8001782:	611a      	str	r2, [r3, #16]
 8001784:	e004      	b.n	8001790 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	687a      	ldr	r2, [r7, #4]
 800178c:	6912      	ldr	r2, [r2, #16]
 800178e:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	689b      	ldr	r3, [r3, #8]
 8001796:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	695a      	ldr	r2, [r3, #20]
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	430a      	orrs	r2, r1
 80017a4:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	689b      	ldr	r3, [r3, #8]
 80017ac:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	699a      	ldr	r2, [r3, #24]
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	430a      	orrs	r2, r1
 80017ba:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2201      	movs	r2, #1
 80017c0:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 80017c2:	2300      	movs	r3, #0
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	3708      	adds	r7, #8
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	04c11db7 	.word	0x04c11db7

080017d0 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b087      	sub	sp, #28
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	60f8      	str	r0, [r7, #12]
 80017d8:	60b9      	str	r1, [r7, #8]
 80017da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80017dc:	2300      	movs	r3, #0
 80017de:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80017e0:	231f      	movs	r3, #31
 80017e2:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 80017e4:	bf00      	nop
 80017e6:	693b      	ldr	r3, [r7, #16]
 80017e8:	1e5a      	subs	r2, r3, #1
 80017ea:	613a      	str	r2, [r7, #16]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d009      	beq.n	8001804 <HAL_CRCEx_Polynomial_Set+0x34>
 80017f0:	693b      	ldr	r3, [r7, #16]
 80017f2:	f003 031f 	and.w	r3, r3, #31
 80017f6:	68ba      	ldr	r2, [r7, #8]
 80017f8:	fa22 f303 	lsr.w	r3, r2, r3
 80017fc:	f003 0301 	and.w	r3, r3, #1
 8001800:	2b00      	cmp	r3, #0
 8001802:	d0f0      	beq.n	80017e6 <HAL_CRCEx_Polynomial_Set+0x16>
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2b18      	cmp	r3, #24
 8001808:	d846      	bhi.n	8001898 <HAL_CRCEx_Polynomial_Set+0xc8>
 800180a:	a201      	add	r2, pc, #4	; (adr r2, 8001810 <HAL_CRCEx_Polynomial_Set+0x40>)
 800180c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001810:	0800189f 	.word	0x0800189f
 8001814:	08001899 	.word	0x08001899
 8001818:	08001899 	.word	0x08001899
 800181c:	08001899 	.word	0x08001899
 8001820:	08001899 	.word	0x08001899
 8001824:	08001899 	.word	0x08001899
 8001828:	08001899 	.word	0x08001899
 800182c:	08001899 	.word	0x08001899
 8001830:	0800188d 	.word	0x0800188d
 8001834:	08001899 	.word	0x08001899
 8001838:	08001899 	.word	0x08001899
 800183c:	08001899 	.word	0x08001899
 8001840:	08001899 	.word	0x08001899
 8001844:	08001899 	.word	0x08001899
 8001848:	08001899 	.word	0x08001899
 800184c:	08001899 	.word	0x08001899
 8001850:	08001881 	.word	0x08001881
 8001854:	08001899 	.word	0x08001899
 8001858:	08001899 	.word	0x08001899
 800185c:	08001899 	.word	0x08001899
 8001860:	08001899 	.word	0x08001899
 8001864:	08001899 	.word	0x08001899
 8001868:	08001899 	.word	0x08001899
 800186c:	08001899 	.word	0x08001899
 8001870:	08001875 	.word	0x08001875
  }

  switch (PolyLength)
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8001874:	693b      	ldr	r3, [r7, #16]
 8001876:	2b06      	cmp	r3, #6
 8001878:	d913      	bls.n	80018a2 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 800187a:	2301      	movs	r3, #1
 800187c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800187e:	e010      	b.n	80018a2 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8001880:	693b      	ldr	r3, [r7, #16]
 8001882:	2b07      	cmp	r3, #7
 8001884:	d90f      	bls.n	80018a6 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8001886:	2301      	movs	r3, #1
 8001888:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800188a:	e00c      	b.n	80018a6 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	2b0f      	cmp	r3, #15
 8001890:	d90b      	bls.n	80018aa <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8001896:	e008      	b.n	80018aa <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8001898:	2301      	movs	r3, #1
 800189a:	75fb      	strb	r3, [r7, #23]
      break;
 800189c:	e006      	b.n	80018ac <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800189e:	bf00      	nop
 80018a0:	e004      	b.n	80018ac <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 80018a2:	bf00      	nop
 80018a4:	e002      	b.n	80018ac <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 80018a6:	bf00      	nop
 80018a8:	e000      	b.n	80018ac <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 80018aa:	bf00      	nop
  }
  if (status == HAL_OK)
 80018ac:	7dfb      	ldrb	r3, [r7, #23]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d10d      	bne.n	80018ce <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	68ba      	ldr	r2, [r7, #8]
 80018b8:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	689b      	ldr	r3, [r3, #8]
 80018c0:	f023 0118 	bic.w	r1, r3, #24
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	687a      	ldr	r2, [r7, #4]
 80018ca:	430a      	orrs	r2, r1
 80018cc:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 80018ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	371c      	adds	r7, #28
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b086      	sub	sp, #24
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80018e4:	f7ff fde8 	bl	80014b8 <HAL_GetTick>
 80018e8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d101      	bne.n	80018f4 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80018f0:	2301      	movs	r3, #1
 80018f2:	e316      	b.n	8001f22 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a66      	ldr	r2, [pc, #408]	; (8001a94 <HAL_DMA_Init+0x1b8>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d04a      	beq.n	8001994 <HAL_DMA_Init+0xb8>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4a65      	ldr	r2, [pc, #404]	; (8001a98 <HAL_DMA_Init+0x1bc>)
 8001904:	4293      	cmp	r3, r2
 8001906:	d045      	beq.n	8001994 <HAL_DMA_Init+0xb8>
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a63      	ldr	r2, [pc, #396]	; (8001a9c <HAL_DMA_Init+0x1c0>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d040      	beq.n	8001994 <HAL_DMA_Init+0xb8>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4a62      	ldr	r2, [pc, #392]	; (8001aa0 <HAL_DMA_Init+0x1c4>)
 8001918:	4293      	cmp	r3, r2
 800191a:	d03b      	beq.n	8001994 <HAL_DMA_Init+0xb8>
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a60      	ldr	r2, [pc, #384]	; (8001aa4 <HAL_DMA_Init+0x1c8>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d036      	beq.n	8001994 <HAL_DMA_Init+0xb8>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a5f      	ldr	r2, [pc, #380]	; (8001aa8 <HAL_DMA_Init+0x1cc>)
 800192c:	4293      	cmp	r3, r2
 800192e:	d031      	beq.n	8001994 <HAL_DMA_Init+0xb8>
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a5d      	ldr	r2, [pc, #372]	; (8001aac <HAL_DMA_Init+0x1d0>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d02c      	beq.n	8001994 <HAL_DMA_Init+0xb8>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4a5c      	ldr	r2, [pc, #368]	; (8001ab0 <HAL_DMA_Init+0x1d4>)
 8001940:	4293      	cmp	r3, r2
 8001942:	d027      	beq.n	8001994 <HAL_DMA_Init+0xb8>
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a5a      	ldr	r2, [pc, #360]	; (8001ab4 <HAL_DMA_Init+0x1d8>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d022      	beq.n	8001994 <HAL_DMA_Init+0xb8>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4a59      	ldr	r2, [pc, #356]	; (8001ab8 <HAL_DMA_Init+0x1dc>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d01d      	beq.n	8001994 <HAL_DMA_Init+0xb8>
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a57      	ldr	r2, [pc, #348]	; (8001abc <HAL_DMA_Init+0x1e0>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d018      	beq.n	8001994 <HAL_DMA_Init+0xb8>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4a56      	ldr	r2, [pc, #344]	; (8001ac0 <HAL_DMA_Init+0x1e4>)
 8001968:	4293      	cmp	r3, r2
 800196a:	d013      	beq.n	8001994 <HAL_DMA_Init+0xb8>
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a54      	ldr	r2, [pc, #336]	; (8001ac4 <HAL_DMA_Init+0x1e8>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d00e      	beq.n	8001994 <HAL_DMA_Init+0xb8>
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a53      	ldr	r2, [pc, #332]	; (8001ac8 <HAL_DMA_Init+0x1ec>)
 800197c:	4293      	cmp	r3, r2
 800197e:	d009      	beq.n	8001994 <HAL_DMA_Init+0xb8>
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a51      	ldr	r2, [pc, #324]	; (8001acc <HAL_DMA_Init+0x1f0>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d004      	beq.n	8001994 <HAL_DMA_Init+0xb8>
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4a50      	ldr	r2, [pc, #320]	; (8001ad0 <HAL_DMA_Init+0x1f4>)
 8001990:	4293      	cmp	r3, r2
 8001992:	d101      	bne.n	8001998 <HAL_DMA_Init+0xbc>
 8001994:	2301      	movs	r3, #1
 8001996:	e000      	b.n	800199a <HAL_DMA_Init+0xbe>
 8001998:	2300      	movs	r3, #0
 800199a:	2b00      	cmp	r3, #0
 800199c:	f000 813b 	beq.w	8001c16 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2200      	movs	r2, #0
 80019a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2202      	movs	r2, #2
 80019ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a37      	ldr	r2, [pc, #220]	; (8001a94 <HAL_DMA_Init+0x1b8>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d04a      	beq.n	8001a50 <HAL_DMA_Init+0x174>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4a36      	ldr	r2, [pc, #216]	; (8001a98 <HAL_DMA_Init+0x1bc>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d045      	beq.n	8001a50 <HAL_DMA_Init+0x174>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a34      	ldr	r2, [pc, #208]	; (8001a9c <HAL_DMA_Init+0x1c0>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d040      	beq.n	8001a50 <HAL_DMA_Init+0x174>
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4a33      	ldr	r2, [pc, #204]	; (8001aa0 <HAL_DMA_Init+0x1c4>)
 80019d4:	4293      	cmp	r3, r2
 80019d6:	d03b      	beq.n	8001a50 <HAL_DMA_Init+0x174>
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a31      	ldr	r2, [pc, #196]	; (8001aa4 <HAL_DMA_Init+0x1c8>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d036      	beq.n	8001a50 <HAL_DMA_Init+0x174>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4a30      	ldr	r2, [pc, #192]	; (8001aa8 <HAL_DMA_Init+0x1cc>)
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d031      	beq.n	8001a50 <HAL_DMA_Init+0x174>
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a2e      	ldr	r2, [pc, #184]	; (8001aac <HAL_DMA_Init+0x1d0>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d02c      	beq.n	8001a50 <HAL_DMA_Init+0x174>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4a2d      	ldr	r2, [pc, #180]	; (8001ab0 <HAL_DMA_Init+0x1d4>)
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d027      	beq.n	8001a50 <HAL_DMA_Init+0x174>
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a2b      	ldr	r2, [pc, #172]	; (8001ab4 <HAL_DMA_Init+0x1d8>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d022      	beq.n	8001a50 <HAL_DMA_Init+0x174>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4a2a      	ldr	r2, [pc, #168]	; (8001ab8 <HAL_DMA_Init+0x1dc>)
 8001a10:	4293      	cmp	r3, r2
 8001a12:	d01d      	beq.n	8001a50 <HAL_DMA_Init+0x174>
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a28      	ldr	r2, [pc, #160]	; (8001abc <HAL_DMA_Init+0x1e0>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d018      	beq.n	8001a50 <HAL_DMA_Init+0x174>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	4a27      	ldr	r2, [pc, #156]	; (8001ac0 <HAL_DMA_Init+0x1e4>)
 8001a24:	4293      	cmp	r3, r2
 8001a26:	d013      	beq.n	8001a50 <HAL_DMA_Init+0x174>
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a25      	ldr	r2, [pc, #148]	; (8001ac4 <HAL_DMA_Init+0x1e8>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d00e      	beq.n	8001a50 <HAL_DMA_Init+0x174>
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4a24      	ldr	r2, [pc, #144]	; (8001ac8 <HAL_DMA_Init+0x1ec>)
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d009      	beq.n	8001a50 <HAL_DMA_Init+0x174>
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a22      	ldr	r2, [pc, #136]	; (8001acc <HAL_DMA_Init+0x1f0>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d004      	beq.n	8001a50 <HAL_DMA_Init+0x174>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a21      	ldr	r2, [pc, #132]	; (8001ad0 <HAL_DMA_Init+0x1f4>)
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d108      	bne.n	8001a62 <HAL_DMA_Init+0x186>
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f022 0201 	bic.w	r2, r2, #1
 8001a5e:	601a      	str	r2, [r3, #0]
 8001a60:	e007      	b.n	8001a72 <HAL_DMA_Init+0x196>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	681a      	ldr	r2, [r3, #0]
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f022 0201 	bic.w	r2, r2, #1
 8001a70:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001a72:	e02f      	b.n	8001ad4 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a74:	f7ff fd20 	bl	80014b8 <HAL_GetTick>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	1ad3      	subs	r3, r2, r3
 8001a7e:	2b05      	cmp	r3, #5
 8001a80:	d928      	bls.n	8001ad4 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	2220      	movs	r2, #32
 8001a86:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2203      	movs	r2, #3
 8001a8c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8001a90:	2301      	movs	r3, #1
 8001a92:	e246      	b.n	8001f22 <HAL_DMA_Init+0x646>
 8001a94:	40020010 	.word	0x40020010
 8001a98:	40020028 	.word	0x40020028
 8001a9c:	40020040 	.word	0x40020040
 8001aa0:	40020058 	.word	0x40020058
 8001aa4:	40020070 	.word	0x40020070
 8001aa8:	40020088 	.word	0x40020088
 8001aac:	400200a0 	.word	0x400200a0
 8001ab0:	400200b8 	.word	0x400200b8
 8001ab4:	40020410 	.word	0x40020410
 8001ab8:	40020428 	.word	0x40020428
 8001abc:	40020440 	.word	0x40020440
 8001ac0:	40020458 	.word	0x40020458
 8001ac4:	40020470 	.word	0x40020470
 8001ac8:	40020488 	.word	0x40020488
 8001acc:	400204a0 	.word	0x400204a0
 8001ad0:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f003 0301 	and.w	r3, r3, #1
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d1c8      	bne.n	8001a74 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001aea:	697a      	ldr	r2, [r7, #20]
 8001aec:	4b83      	ldr	r3, [pc, #524]	; (8001cfc <HAL_DMA_Init+0x420>)
 8001aee:	4013      	ands	r3, r2
 8001af0:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8001afa:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	691b      	ldr	r3, [r3, #16]
 8001b00:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b06:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	699b      	ldr	r3, [r3, #24]
 8001b0c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b12:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6a1b      	ldr	r3, [r3, #32]
 8001b18:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8001b1a:	697a      	ldr	r2, [r7, #20]
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b24:	2b04      	cmp	r3, #4
 8001b26:	d107      	bne.n	8001b38 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b30:	4313      	orrs	r3, r2
 8001b32:	697a      	ldr	r2, [r7, #20]
 8001b34:	4313      	orrs	r3, r2
 8001b36:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8001b38:	4b71      	ldr	r3, [pc, #452]	; (8001d00 <HAL_DMA_Init+0x424>)
 8001b3a:	681a      	ldr	r2, [r3, #0]
 8001b3c:	4b71      	ldr	r3, [pc, #452]	; (8001d04 <HAL_DMA_Init+0x428>)
 8001b3e:	4013      	ands	r3, r2
 8001b40:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001b44:	d328      	bcc.n	8001b98 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	2b28      	cmp	r3, #40	; 0x28
 8001b4c:	d903      	bls.n	8001b56 <HAL_DMA_Init+0x27a>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	2b2e      	cmp	r3, #46	; 0x2e
 8001b54:	d917      	bls.n	8001b86 <HAL_DMA_Init+0x2aa>
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	2b3e      	cmp	r3, #62	; 0x3e
 8001b5c:	d903      	bls.n	8001b66 <HAL_DMA_Init+0x28a>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	2b42      	cmp	r3, #66	; 0x42
 8001b64:	d90f      	bls.n	8001b86 <HAL_DMA_Init+0x2aa>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	2b46      	cmp	r3, #70	; 0x46
 8001b6c:	d903      	bls.n	8001b76 <HAL_DMA_Init+0x29a>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	2b48      	cmp	r3, #72	; 0x48
 8001b74:	d907      	bls.n	8001b86 <HAL_DMA_Init+0x2aa>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	2b4e      	cmp	r3, #78	; 0x4e
 8001b7c:	d905      	bls.n	8001b8a <HAL_DMA_Init+0x2ae>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	2b52      	cmp	r3, #82	; 0x52
 8001b84:	d801      	bhi.n	8001b8a <HAL_DMA_Init+0x2ae>
 8001b86:	2301      	movs	r3, #1
 8001b88:	e000      	b.n	8001b8c <HAL_DMA_Init+0x2b0>
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d003      	beq.n	8001b98 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001b96:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	697a      	ldr	r2, [r7, #20]
 8001b9e:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	695b      	ldr	r3, [r3, #20]
 8001ba6:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	f023 0307 	bic.w	r3, r3, #7
 8001bae:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bb4:	697a      	ldr	r2, [r7, #20]
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bbe:	2b04      	cmp	r3, #4
 8001bc0:	d117      	bne.n	8001bf2 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bc6:	697a      	ldr	r2, [r7, #20]
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d00e      	beq.n	8001bf2 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001bd4:	6878      	ldr	r0, [r7, #4]
 8001bd6:	f002 fb3d 	bl	8004254 <DMA_CheckFifoParam>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d008      	beq.n	8001bf2 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2240      	movs	r2, #64	; 0x40
 8001be4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2201      	movs	r2, #1
 8001bea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	e197      	b.n	8001f22 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	697a      	ldr	r2, [r7, #20]
 8001bf8:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001bfa:	6878      	ldr	r0, [r7, #4]
 8001bfc:	f002 fa78 	bl	80040f0 <DMA_CalcBaseAndBitshift>
 8001c00:	4603      	mov	r3, r0
 8001c02:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c08:	f003 031f 	and.w	r3, r3, #31
 8001c0c:	223f      	movs	r2, #63	; 0x3f
 8001c0e:	409a      	lsls	r2, r3
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	609a      	str	r2, [r3, #8]
 8001c14:	e0cd      	b.n	8001db2 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a3b      	ldr	r2, [pc, #236]	; (8001d08 <HAL_DMA_Init+0x42c>)
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d022      	beq.n	8001c66 <HAL_DMA_Init+0x38a>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a39      	ldr	r2, [pc, #228]	; (8001d0c <HAL_DMA_Init+0x430>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d01d      	beq.n	8001c66 <HAL_DMA_Init+0x38a>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4a38      	ldr	r2, [pc, #224]	; (8001d10 <HAL_DMA_Init+0x434>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d018      	beq.n	8001c66 <HAL_DMA_Init+0x38a>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a36      	ldr	r2, [pc, #216]	; (8001d14 <HAL_DMA_Init+0x438>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d013      	beq.n	8001c66 <HAL_DMA_Init+0x38a>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4a35      	ldr	r2, [pc, #212]	; (8001d18 <HAL_DMA_Init+0x43c>)
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d00e      	beq.n	8001c66 <HAL_DMA_Init+0x38a>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a33      	ldr	r2, [pc, #204]	; (8001d1c <HAL_DMA_Init+0x440>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d009      	beq.n	8001c66 <HAL_DMA_Init+0x38a>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a32      	ldr	r2, [pc, #200]	; (8001d20 <HAL_DMA_Init+0x444>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d004      	beq.n	8001c66 <HAL_DMA_Init+0x38a>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a30      	ldr	r2, [pc, #192]	; (8001d24 <HAL_DMA_Init+0x448>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d101      	bne.n	8001c6a <HAL_DMA_Init+0x38e>
 8001c66:	2301      	movs	r3, #1
 8001c68:	e000      	b.n	8001c6c <HAL_DMA_Init+0x390>
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	f000 8097 	beq.w	8001da0 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4a24      	ldr	r2, [pc, #144]	; (8001d08 <HAL_DMA_Init+0x42c>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d021      	beq.n	8001cc0 <HAL_DMA_Init+0x3e4>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a22      	ldr	r2, [pc, #136]	; (8001d0c <HAL_DMA_Init+0x430>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d01c      	beq.n	8001cc0 <HAL_DMA_Init+0x3e4>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4a21      	ldr	r2, [pc, #132]	; (8001d10 <HAL_DMA_Init+0x434>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d017      	beq.n	8001cc0 <HAL_DMA_Init+0x3e4>
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a1f      	ldr	r2, [pc, #124]	; (8001d14 <HAL_DMA_Init+0x438>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d012      	beq.n	8001cc0 <HAL_DMA_Init+0x3e4>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a1e      	ldr	r2, [pc, #120]	; (8001d18 <HAL_DMA_Init+0x43c>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d00d      	beq.n	8001cc0 <HAL_DMA_Init+0x3e4>
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a1c      	ldr	r2, [pc, #112]	; (8001d1c <HAL_DMA_Init+0x440>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d008      	beq.n	8001cc0 <HAL_DMA_Init+0x3e4>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4a1b      	ldr	r2, [pc, #108]	; (8001d20 <HAL_DMA_Init+0x444>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d003      	beq.n	8001cc0 <HAL_DMA_Init+0x3e4>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a19      	ldr	r2, [pc, #100]	; (8001d24 <HAL_DMA_Init+0x448>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2202      	movs	r2, #2
 8001cce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8001cda:	697a      	ldr	r2, [r7, #20]
 8001cdc:	4b12      	ldr	r3, [pc, #72]	; (8001d28 <HAL_DMA_Init+0x44c>)
 8001cde:	4013      	ands	r3, r2
 8001ce0:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	2b40      	cmp	r3, #64	; 0x40
 8001ce8:	d020      	beq.n	8001d2c <HAL_DMA_Init+0x450>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	689b      	ldr	r3, [r3, #8]
 8001cee:	2b80      	cmp	r3, #128	; 0x80
 8001cf0:	d102      	bne.n	8001cf8 <HAL_DMA_Init+0x41c>
 8001cf2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001cf6:	e01a      	b.n	8001d2e <HAL_DMA_Init+0x452>
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	e018      	b.n	8001d2e <HAL_DMA_Init+0x452>
 8001cfc:	fe10803f 	.word	0xfe10803f
 8001d00:	5c001000 	.word	0x5c001000
 8001d04:	ffff0000 	.word	0xffff0000
 8001d08:	58025408 	.word	0x58025408
 8001d0c:	5802541c 	.word	0x5802541c
 8001d10:	58025430 	.word	0x58025430
 8001d14:	58025444 	.word	0x58025444
 8001d18:	58025458 	.word	0x58025458
 8001d1c:	5802546c 	.word	0x5802546c
 8001d20:	58025480 	.word	0x58025480
 8001d24:	58025494 	.word	0x58025494
 8001d28:	fffe000f 	.word	0xfffe000f
 8001d2c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001d2e:	687a      	ldr	r2, [r7, #4]
 8001d30:	68d2      	ldr	r2, [r2, #12]
 8001d32:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001d34:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	691b      	ldr	r3, [r3, #16]
 8001d3a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001d3c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	695b      	ldr	r3, [r3, #20]
 8001d42:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001d44:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	699b      	ldr	r3, [r3, #24]
 8001d4a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001d4c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	69db      	ldr	r3, [r3, #28]
 8001d52:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001d54:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6a1b      	ldr	r3, [r3, #32]
 8001d5a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001d5c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001d5e:	697a      	ldr	r2, [r7, #20]
 8001d60:	4313      	orrs	r3, r2
 8001d62:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	697a      	ldr	r2, [r7, #20]
 8001d6a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	461a      	mov	r2, r3
 8001d72:	4b6e      	ldr	r3, [pc, #440]	; (8001f2c <HAL_DMA_Init+0x650>)
 8001d74:	4413      	add	r3, r2
 8001d76:	4a6e      	ldr	r2, [pc, #440]	; (8001f30 <HAL_DMA_Init+0x654>)
 8001d78:	fba2 2303 	umull	r2, r3, r2, r3
 8001d7c:	091b      	lsrs	r3, r3, #4
 8001d7e:	009a      	lsls	r2, r3, #2
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001d84:	6878      	ldr	r0, [r7, #4]
 8001d86:	f002 f9b3 	bl	80040f0 <DMA_CalcBaseAndBitshift>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d92:	f003 031f 	and.w	r3, r3, #31
 8001d96:	2201      	movs	r2, #1
 8001d98:	409a      	lsls	r2, r3
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	605a      	str	r2, [r3, #4]
 8001d9e:	e008      	b.n	8001db2 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2240      	movs	r2, #64	; 0x40
 8001da4:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2203      	movs	r2, #3
 8001daa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	e0b7      	b.n	8001f22 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a5f      	ldr	r2, [pc, #380]	; (8001f34 <HAL_DMA_Init+0x658>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d072      	beq.n	8001ea2 <HAL_DMA_Init+0x5c6>
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a5d      	ldr	r2, [pc, #372]	; (8001f38 <HAL_DMA_Init+0x65c>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d06d      	beq.n	8001ea2 <HAL_DMA_Init+0x5c6>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a5c      	ldr	r2, [pc, #368]	; (8001f3c <HAL_DMA_Init+0x660>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d068      	beq.n	8001ea2 <HAL_DMA_Init+0x5c6>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a5a      	ldr	r2, [pc, #360]	; (8001f40 <HAL_DMA_Init+0x664>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d063      	beq.n	8001ea2 <HAL_DMA_Init+0x5c6>
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a59      	ldr	r2, [pc, #356]	; (8001f44 <HAL_DMA_Init+0x668>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d05e      	beq.n	8001ea2 <HAL_DMA_Init+0x5c6>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a57      	ldr	r2, [pc, #348]	; (8001f48 <HAL_DMA_Init+0x66c>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d059      	beq.n	8001ea2 <HAL_DMA_Init+0x5c6>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a56      	ldr	r2, [pc, #344]	; (8001f4c <HAL_DMA_Init+0x670>)
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d054      	beq.n	8001ea2 <HAL_DMA_Init+0x5c6>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a54      	ldr	r2, [pc, #336]	; (8001f50 <HAL_DMA_Init+0x674>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d04f      	beq.n	8001ea2 <HAL_DMA_Init+0x5c6>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4a53      	ldr	r2, [pc, #332]	; (8001f54 <HAL_DMA_Init+0x678>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d04a      	beq.n	8001ea2 <HAL_DMA_Init+0x5c6>
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a51      	ldr	r2, [pc, #324]	; (8001f58 <HAL_DMA_Init+0x67c>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d045      	beq.n	8001ea2 <HAL_DMA_Init+0x5c6>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4a50      	ldr	r2, [pc, #320]	; (8001f5c <HAL_DMA_Init+0x680>)
 8001e1c:	4293      	cmp	r3, r2
 8001e1e:	d040      	beq.n	8001ea2 <HAL_DMA_Init+0x5c6>
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a4e      	ldr	r2, [pc, #312]	; (8001f60 <HAL_DMA_Init+0x684>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d03b      	beq.n	8001ea2 <HAL_DMA_Init+0x5c6>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a4d      	ldr	r2, [pc, #308]	; (8001f64 <HAL_DMA_Init+0x688>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d036      	beq.n	8001ea2 <HAL_DMA_Init+0x5c6>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a4b      	ldr	r2, [pc, #300]	; (8001f68 <HAL_DMA_Init+0x68c>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d031      	beq.n	8001ea2 <HAL_DMA_Init+0x5c6>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4a4a      	ldr	r2, [pc, #296]	; (8001f6c <HAL_DMA_Init+0x690>)
 8001e44:	4293      	cmp	r3, r2
 8001e46:	d02c      	beq.n	8001ea2 <HAL_DMA_Init+0x5c6>
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a48      	ldr	r2, [pc, #288]	; (8001f70 <HAL_DMA_Init+0x694>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d027      	beq.n	8001ea2 <HAL_DMA_Init+0x5c6>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4a47      	ldr	r2, [pc, #284]	; (8001f74 <HAL_DMA_Init+0x698>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d022      	beq.n	8001ea2 <HAL_DMA_Init+0x5c6>
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a45      	ldr	r2, [pc, #276]	; (8001f78 <HAL_DMA_Init+0x69c>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d01d      	beq.n	8001ea2 <HAL_DMA_Init+0x5c6>
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4a44      	ldr	r2, [pc, #272]	; (8001f7c <HAL_DMA_Init+0x6a0>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d018      	beq.n	8001ea2 <HAL_DMA_Init+0x5c6>
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a42      	ldr	r2, [pc, #264]	; (8001f80 <HAL_DMA_Init+0x6a4>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d013      	beq.n	8001ea2 <HAL_DMA_Init+0x5c6>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a41      	ldr	r2, [pc, #260]	; (8001f84 <HAL_DMA_Init+0x6a8>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d00e      	beq.n	8001ea2 <HAL_DMA_Init+0x5c6>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a3f      	ldr	r2, [pc, #252]	; (8001f88 <HAL_DMA_Init+0x6ac>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d009      	beq.n	8001ea2 <HAL_DMA_Init+0x5c6>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a3e      	ldr	r2, [pc, #248]	; (8001f8c <HAL_DMA_Init+0x6b0>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d004      	beq.n	8001ea2 <HAL_DMA_Init+0x5c6>
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a3c      	ldr	r2, [pc, #240]	; (8001f90 <HAL_DMA_Init+0x6b4>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d101      	bne.n	8001ea6 <HAL_DMA_Init+0x5ca>
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e000      	b.n	8001ea8 <HAL_DMA_Init+0x5cc>
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d032      	beq.n	8001f12 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f002 fa4d 	bl	800434c <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	2b80      	cmp	r3, #128	; 0x80
 8001eb8:	d102      	bne.n	8001ec0 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	685a      	ldr	r2, [r3, #4]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ec8:	b2d2      	uxtb	r2, r2
 8001eca:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001ed0:	687a      	ldr	r2, [r7, #4]
 8001ed2:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8001ed4:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d010      	beq.n	8001f00 <HAL_DMA_Init+0x624>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	2b08      	cmp	r3, #8
 8001ee4:	d80c      	bhi.n	8001f00 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001ee6:	6878      	ldr	r0, [r7, #4]
 8001ee8:	f002 faca 	bl	8004480 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ef8:	687a      	ldr	r2, [r7, #4]
 8001efa:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8001efc:	605a      	str	r2, [r3, #4]
 8001efe:	e008      	b.n	8001f12 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2200      	movs	r2, #0
 8001f04:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2200      	movs	r2, #0
 8001f16:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001f20:	2300      	movs	r3, #0
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	3718      	adds	r7, #24
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	a7fdabf8 	.word	0xa7fdabf8
 8001f30:	cccccccd 	.word	0xcccccccd
 8001f34:	40020010 	.word	0x40020010
 8001f38:	40020028 	.word	0x40020028
 8001f3c:	40020040 	.word	0x40020040
 8001f40:	40020058 	.word	0x40020058
 8001f44:	40020070 	.word	0x40020070
 8001f48:	40020088 	.word	0x40020088
 8001f4c:	400200a0 	.word	0x400200a0
 8001f50:	400200b8 	.word	0x400200b8
 8001f54:	40020410 	.word	0x40020410
 8001f58:	40020428 	.word	0x40020428
 8001f5c:	40020440 	.word	0x40020440
 8001f60:	40020458 	.word	0x40020458
 8001f64:	40020470 	.word	0x40020470
 8001f68:	40020488 	.word	0x40020488
 8001f6c:	400204a0 	.word	0x400204a0
 8001f70:	400204b8 	.word	0x400204b8
 8001f74:	58025408 	.word	0x58025408
 8001f78:	5802541c 	.word	0x5802541c
 8001f7c:	58025430 	.word	0x58025430
 8001f80:	58025444 	.word	0x58025444
 8001f84:	58025458 	.word	0x58025458
 8001f88:	5802546c 	.word	0x5802546c
 8001f8c:	58025480 	.word	0x58025480
 8001f90:	58025494 	.word	0x58025494

08001f94 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b086      	sub	sp, #24
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	60f8      	str	r0, [r7, #12]
 8001f9c:	60b9      	str	r1, [r7, #8]
 8001f9e:	607a      	str	r2, [r7, #4]
 8001fa0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d101      	bne.n	8001fb0 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8001fac:	2301      	movs	r3, #1
 8001fae:	e226      	b.n	80023fe <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001fb6:	2b01      	cmp	r3, #1
 8001fb8:	d101      	bne.n	8001fbe <HAL_DMA_Start_IT+0x2a>
 8001fba:	2302      	movs	r3, #2
 8001fbc:	e21f      	b.n	80023fe <HAL_DMA_Start_IT+0x46a>
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	2201      	movs	r2, #1
 8001fc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001fcc:	b2db      	uxtb	r3, r3
 8001fce:	2b01      	cmp	r3, #1
 8001fd0:	f040 820a 	bne.w	80023e8 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	2202      	movs	r2, #2
 8001fd8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	2200      	movs	r2, #0
 8001fe0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4a68      	ldr	r2, [pc, #416]	; (8002188 <HAL_DMA_Start_IT+0x1f4>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d04a      	beq.n	8002082 <HAL_DMA_Start_IT+0xee>
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a66      	ldr	r2, [pc, #408]	; (800218c <HAL_DMA_Start_IT+0x1f8>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d045      	beq.n	8002082 <HAL_DMA_Start_IT+0xee>
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a65      	ldr	r2, [pc, #404]	; (8002190 <HAL_DMA_Start_IT+0x1fc>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d040      	beq.n	8002082 <HAL_DMA_Start_IT+0xee>
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a63      	ldr	r2, [pc, #396]	; (8002194 <HAL_DMA_Start_IT+0x200>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d03b      	beq.n	8002082 <HAL_DMA_Start_IT+0xee>
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4a62      	ldr	r2, [pc, #392]	; (8002198 <HAL_DMA_Start_IT+0x204>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d036      	beq.n	8002082 <HAL_DMA_Start_IT+0xee>
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a60      	ldr	r2, [pc, #384]	; (800219c <HAL_DMA_Start_IT+0x208>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d031      	beq.n	8002082 <HAL_DMA_Start_IT+0xee>
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a5f      	ldr	r2, [pc, #380]	; (80021a0 <HAL_DMA_Start_IT+0x20c>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d02c      	beq.n	8002082 <HAL_DMA_Start_IT+0xee>
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a5d      	ldr	r2, [pc, #372]	; (80021a4 <HAL_DMA_Start_IT+0x210>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d027      	beq.n	8002082 <HAL_DMA_Start_IT+0xee>
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a5c      	ldr	r2, [pc, #368]	; (80021a8 <HAL_DMA_Start_IT+0x214>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d022      	beq.n	8002082 <HAL_DMA_Start_IT+0xee>
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a5a      	ldr	r2, [pc, #360]	; (80021ac <HAL_DMA_Start_IT+0x218>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d01d      	beq.n	8002082 <HAL_DMA_Start_IT+0xee>
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a59      	ldr	r2, [pc, #356]	; (80021b0 <HAL_DMA_Start_IT+0x21c>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d018      	beq.n	8002082 <HAL_DMA_Start_IT+0xee>
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a57      	ldr	r2, [pc, #348]	; (80021b4 <HAL_DMA_Start_IT+0x220>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d013      	beq.n	8002082 <HAL_DMA_Start_IT+0xee>
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a56      	ldr	r2, [pc, #344]	; (80021b8 <HAL_DMA_Start_IT+0x224>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d00e      	beq.n	8002082 <HAL_DMA_Start_IT+0xee>
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a54      	ldr	r2, [pc, #336]	; (80021bc <HAL_DMA_Start_IT+0x228>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d009      	beq.n	8002082 <HAL_DMA_Start_IT+0xee>
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a53      	ldr	r2, [pc, #332]	; (80021c0 <HAL_DMA_Start_IT+0x22c>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d004      	beq.n	8002082 <HAL_DMA_Start_IT+0xee>
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a51      	ldr	r2, [pc, #324]	; (80021c4 <HAL_DMA_Start_IT+0x230>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d108      	bne.n	8002094 <HAL_DMA_Start_IT+0x100>
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	681a      	ldr	r2, [r3, #0]
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f022 0201 	bic.w	r2, r2, #1
 8002090:	601a      	str	r2, [r3, #0]
 8002092:	e007      	b.n	80020a4 <HAL_DMA_Start_IT+0x110>
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f022 0201 	bic.w	r2, r2, #1
 80020a2:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	687a      	ldr	r2, [r7, #4]
 80020a8:	68b9      	ldr	r1, [r7, #8]
 80020aa:	68f8      	ldr	r0, [r7, #12]
 80020ac:	f001 fe74 	bl	8003d98 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a34      	ldr	r2, [pc, #208]	; (8002188 <HAL_DMA_Start_IT+0x1f4>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d04a      	beq.n	8002150 <HAL_DMA_Start_IT+0x1bc>
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4a33      	ldr	r2, [pc, #204]	; (800218c <HAL_DMA_Start_IT+0x1f8>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d045      	beq.n	8002150 <HAL_DMA_Start_IT+0x1bc>
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a31      	ldr	r2, [pc, #196]	; (8002190 <HAL_DMA_Start_IT+0x1fc>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d040      	beq.n	8002150 <HAL_DMA_Start_IT+0x1bc>
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	4a30      	ldr	r2, [pc, #192]	; (8002194 <HAL_DMA_Start_IT+0x200>)
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d03b      	beq.n	8002150 <HAL_DMA_Start_IT+0x1bc>
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a2e      	ldr	r2, [pc, #184]	; (8002198 <HAL_DMA_Start_IT+0x204>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d036      	beq.n	8002150 <HAL_DMA_Start_IT+0x1bc>
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a2d      	ldr	r2, [pc, #180]	; (800219c <HAL_DMA_Start_IT+0x208>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d031      	beq.n	8002150 <HAL_DMA_Start_IT+0x1bc>
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a2b      	ldr	r2, [pc, #172]	; (80021a0 <HAL_DMA_Start_IT+0x20c>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d02c      	beq.n	8002150 <HAL_DMA_Start_IT+0x1bc>
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4a2a      	ldr	r2, [pc, #168]	; (80021a4 <HAL_DMA_Start_IT+0x210>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d027      	beq.n	8002150 <HAL_DMA_Start_IT+0x1bc>
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a28      	ldr	r2, [pc, #160]	; (80021a8 <HAL_DMA_Start_IT+0x214>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d022      	beq.n	8002150 <HAL_DMA_Start_IT+0x1bc>
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a27      	ldr	r2, [pc, #156]	; (80021ac <HAL_DMA_Start_IT+0x218>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d01d      	beq.n	8002150 <HAL_DMA_Start_IT+0x1bc>
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a25      	ldr	r2, [pc, #148]	; (80021b0 <HAL_DMA_Start_IT+0x21c>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d018      	beq.n	8002150 <HAL_DMA_Start_IT+0x1bc>
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a24      	ldr	r2, [pc, #144]	; (80021b4 <HAL_DMA_Start_IT+0x220>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d013      	beq.n	8002150 <HAL_DMA_Start_IT+0x1bc>
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a22      	ldr	r2, [pc, #136]	; (80021b8 <HAL_DMA_Start_IT+0x224>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d00e      	beq.n	8002150 <HAL_DMA_Start_IT+0x1bc>
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4a21      	ldr	r2, [pc, #132]	; (80021bc <HAL_DMA_Start_IT+0x228>)
 8002138:	4293      	cmp	r3, r2
 800213a:	d009      	beq.n	8002150 <HAL_DMA_Start_IT+0x1bc>
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a1f      	ldr	r2, [pc, #124]	; (80021c0 <HAL_DMA_Start_IT+0x22c>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d004      	beq.n	8002150 <HAL_DMA_Start_IT+0x1bc>
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4a1e      	ldr	r2, [pc, #120]	; (80021c4 <HAL_DMA_Start_IT+0x230>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d101      	bne.n	8002154 <HAL_DMA_Start_IT+0x1c0>
 8002150:	2301      	movs	r3, #1
 8002152:	e000      	b.n	8002156 <HAL_DMA_Start_IT+0x1c2>
 8002154:	2300      	movs	r3, #0
 8002156:	2b00      	cmp	r3, #0
 8002158:	d036      	beq.n	80021c8 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f023 021e 	bic.w	r2, r3, #30
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f042 0216 	orr.w	r2, r2, #22
 800216c:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002172:	2b00      	cmp	r3, #0
 8002174:	d03e      	beq.n	80021f4 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	681a      	ldr	r2, [r3, #0]
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f042 0208 	orr.w	r2, r2, #8
 8002184:	601a      	str	r2, [r3, #0]
 8002186:	e035      	b.n	80021f4 <HAL_DMA_Start_IT+0x260>
 8002188:	40020010 	.word	0x40020010
 800218c:	40020028 	.word	0x40020028
 8002190:	40020040 	.word	0x40020040
 8002194:	40020058 	.word	0x40020058
 8002198:	40020070 	.word	0x40020070
 800219c:	40020088 	.word	0x40020088
 80021a0:	400200a0 	.word	0x400200a0
 80021a4:	400200b8 	.word	0x400200b8
 80021a8:	40020410 	.word	0x40020410
 80021ac:	40020428 	.word	0x40020428
 80021b0:	40020440 	.word	0x40020440
 80021b4:	40020458 	.word	0x40020458
 80021b8:	40020470 	.word	0x40020470
 80021bc:	40020488 	.word	0x40020488
 80021c0:	400204a0 	.word	0x400204a0
 80021c4:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f023 020e 	bic.w	r2, r3, #14
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f042 020a 	orr.w	r2, r2, #10
 80021da:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d007      	beq.n	80021f4 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	681a      	ldr	r2, [r3, #0]
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f042 0204 	orr.w	r2, r2, #4
 80021f2:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a83      	ldr	r2, [pc, #524]	; (8002408 <HAL_DMA_Start_IT+0x474>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d072      	beq.n	80022e4 <HAL_DMA_Start_IT+0x350>
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a82      	ldr	r2, [pc, #520]	; (800240c <HAL_DMA_Start_IT+0x478>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d06d      	beq.n	80022e4 <HAL_DMA_Start_IT+0x350>
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a80      	ldr	r2, [pc, #512]	; (8002410 <HAL_DMA_Start_IT+0x47c>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d068      	beq.n	80022e4 <HAL_DMA_Start_IT+0x350>
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a7f      	ldr	r2, [pc, #508]	; (8002414 <HAL_DMA_Start_IT+0x480>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d063      	beq.n	80022e4 <HAL_DMA_Start_IT+0x350>
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a7d      	ldr	r2, [pc, #500]	; (8002418 <HAL_DMA_Start_IT+0x484>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d05e      	beq.n	80022e4 <HAL_DMA_Start_IT+0x350>
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a7c      	ldr	r2, [pc, #496]	; (800241c <HAL_DMA_Start_IT+0x488>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d059      	beq.n	80022e4 <HAL_DMA_Start_IT+0x350>
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a7a      	ldr	r2, [pc, #488]	; (8002420 <HAL_DMA_Start_IT+0x48c>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d054      	beq.n	80022e4 <HAL_DMA_Start_IT+0x350>
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a79      	ldr	r2, [pc, #484]	; (8002424 <HAL_DMA_Start_IT+0x490>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d04f      	beq.n	80022e4 <HAL_DMA_Start_IT+0x350>
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a77      	ldr	r2, [pc, #476]	; (8002428 <HAL_DMA_Start_IT+0x494>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d04a      	beq.n	80022e4 <HAL_DMA_Start_IT+0x350>
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a76      	ldr	r2, [pc, #472]	; (800242c <HAL_DMA_Start_IT+0x498>)
 8002254:	4293      	cmp	r3, r2
 8002256:	d045      	beq.n	80022e4 <HAL_DMA_Start_IT+0x350>
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a74      	ldr	r2, [pc, #464]	; (8002430 <HAL_DMA_Start_IT+0x49c>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d040      	beq.n	80022e4 <HAL_DMA_Start_IT+0x350>
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a73      	ldr	r2, [pc, #460]	; (8002434 <HAL_DMA_Start_IT+0x4a0>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d03b      	beq.n	80022e4 <HAL_DMA_Start_IT+0x350>
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a71      	ldr	r2, [pc, #452]	; (8002438 <HAL_DMA_Start_IT+0x4a4>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d036      	beq.n	80022e4 <HAL_DMA_Start_IT+0x350>
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a70      	ldr	r2, [pc, #448]	; (800243c <HAL_DMA_Start_IT+0x4a8>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d031      	beq.n	80022e4 <HAL_DMA_Start_IT+0x350>
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a6e      	ldr	r2, [pc, #440]	; (8002440 <HAL_DMA_Start_IT+0x4ac>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d02c      	beq.n	80022e4 <HAL_DMA_Start_IT+0x350>
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a6d      	ldr	r2, [pc, #436]	; (8002444 <HAL_DMA_Start_IT+0x4b0>)
 8002290:	4293      	cmp	r3, r2
 8002292:	d027      	beq.n	80022e4 <HAL_DMA_Start_IT+0x350>
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a6b      	ldr	r2, [pc, #428]	; (8002448 <HAL_DMA_Start_IT+0x4b4>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d022      	beq.n	80022e4 <HAL_DMA_Start_IT+0x350>
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a6a      	ldr	r2, [pc, #424]	; (800244c <HAL_DMA_Start_IT+0x4b8>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d01d      	beq.n	80022e4 <HAL_DMA_Start_IT+0x350>
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a68      	ldr	r2, [pc, #416]	; (8002450 <HAL_DMA_Start_IT+0x4bc>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d018      	beq.n	80022e4 <HAL_DMA_Start_IT+0x350>
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a67      	ldr	r2, [pc, #412]	; (8002454 <HAL_DMA_Start_IT+0x4c0>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d013      	beq.n	80022e4 <HAL_DMA_Start_IT+0x350>
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a65      	ldr	r2, [pc, #404]	; (8002458 <HAL_DMA_Start_IT+0x4c4>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d00e      	beq.n	80022e4 <HAL_DMA_Start_IT+0x350>
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a64      	ldr	r2, [pc, #400]	; (800245c <HAL_DMA_Start_IT+0x4c8>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d009      	beq.n	80022e4 <HAL_DMA_Start_IT+0x350>
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a62      	ldr	r2, [pc, #392]	; (8002460 <HAL_DMA_Start_IT+0x4cc>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d004      	beq.n	80022e4 <HAL_DMA_Start_IT+0x350>
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a61      	ldr	r2, [pc, #388]	; (8002464 <HAL_DMA_Start_IT+0x4d0>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d101      	bne.n	80022e8 <HAL_DMA_Start_IT+0x354>
 80022e4:	2301      	movs	r3, #1
 80022e6:	e000      	b.n	80022ea <HAL_DMA_Start_IT+0x356>
 80022e8:	2300      	movs	r3, #0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d01a      	beq.n	8002324 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d007      	beq.n	800230c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002306:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800230a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002310:	2b00      	cmp	r3, #0
 8002312:	d007      	beq.n	8002324 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800231e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002322:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a37      	ldr	r2, [pc, #220]	; (8002408 <HAL_DMA_Start_IT+0x474>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d04a      	beq.n	80023c4 <HAL_DMA_Start_IT+0x430>
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4a36      	ldr	r2, [pc, #216]	; (800240c <HAL_DMA_Start_IT+0x478>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d045      	beq.n	80023c4 <HAL_DMA_Start_IT+0x430>
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a34      	ldr	r2, [pc, #208]	; (8002410 <HAL_DMA_Start_IT+0x47c>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d040      	beq.n	80023c4 <HAL_DMA_Start_IT+0x430>
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4a33      	ldr	r2, [pc, #204]	; (8002414 <HAL_DMA_Start_IT+0x480>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d03b      	beq.n	80023c4 <HAL_DMA_Start_IT+0x430>
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a31      	ldr	r2, [pc, #196]	; (8002418 <HAL_DMA_Start_IT+0x484>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d036      	beq.n	80023c4 <HAL_DMA_Start_IT+0x430>
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4a30      	ldr	r2, [pc, #192]	; (800241c <HAL_DMA_Start_IT+0x488>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d031      	beq.n	80023c4 <HAL_DMA_Start_IT+0x430>
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a2e      	ldr	r2, [pc, #184]	; (8002420 <HAL_DMA_Start_IT+0x48c>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d02c      	beq.n	80023c4 <HAL_DMA_Start_IT+0x430>
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4a2d      	ldr	r2, [pc, #180]	; (8002424 <HAL_DMA_Start_IT+0x490>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d027      	beq.n	80023c4 <HAL_DMA_Start_IT+0x430>
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a2b      	ldr	r2, [pc, #172]	; (8002428 <HAL_DMA_Start_IT+0x494>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d022      	beq.n	80023c4 <HAL_DMA_Start_IT+0x430>
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4a2a      	ldr	r2, [pc, #168]	; (800242c <HAL_DMA_Start_IT+0x498>)
 8002384:	4293      	cmp	r3, r2
 8002386:	d01d      	beq.n	80023c4 <HAL_DMA_Start_IT+0x430>
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a28      	ldr	r2, [pc, #160]	; (8002430 <HAL_DMA_Start_IT+0x49c>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d018      	beq.n	80023c4 <HAL_DMA_Start_IT+0x430>
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4a27      	ldr	r2, [pc, #156]	; (8002434 <HAL_DMA_Start_IT+0x4a0>)
 8002398:	4293      	cmp	r3, r2
 800239a:	d013      	beq.n	80023c4 <HAL_DMA_Start_IT+0x430>
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a25      	ldr	r2, [pc, #148]	; (8002438 <HAL_DMA_Start_IT+0x4a4>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d00e      	beq.n	80023c4 <HAL_DMA_Start_IT+0x430>
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4a24      	ldr	r2, [pc, #144]	; (800243c <HAL_DMA_Start_IT+0x4a8>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d009      	beq.n	80023c4 <HAL_DMA_Start_IT+0x430>
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a22      	ldr	r2, [pc, #136]	; (8002440 <HAL_DMA_Start_IT+0x4ac>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d004      	beq.n	80023c4 <HAL_DMA_Start_IT+0x430>
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a21      	ldr	r2, [pc, #132]	; (8002444 <HAL_DMA_Start_IT+0x4b0>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d108      	bne.n	80023d6 <HAL_DMA_Start_IT+0x442>
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f042 0201 	orr.w	r2, r2, #1
 80023d2:	601a      	str	r2, [r3, #0]
 80023d4:	e012      	b.n	80023fc <HAL_DMA_Start_IT+0x468>
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f042 0201 	orr.w	r2, r2, #1
 80023e4:	601a      	str	r2, [r3, #0]
 80023e6:	e009      	b.n	80023fc <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	2200      	movs	r2, #0
 80023ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80023f6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return error status */
    status = HAL_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80023fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80023fe:	4618      	mov	r0, r3
 8002400:	3718      	adds	r7, #24
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	40020010 	.word	0x40020010
 800240c:	40020028 	.word	0x40020028
 8002410:	40020040 	.word	0x40020040
 8002414:	40020058 	.word	0x40020058
 8002418:	40020070 	.word	0x40020070
 800241c:	40020088 	.word	0x40020088
 8002420:	400200a0 	.word	0x400200a0
 8002424:	400200b8 	.word	0x400200b8
 8002428:	40020410 	.word	0x40020410
 800242c:	40020428 	.word	0x40020428
 8002430:	40020440 	.word	0x40020440
 8002434:	40020458 	.word	0x40020458
 8002438:	40020470 	.word	0x40020470
 800243c:	40020488 	.word	0x40020488
 8002440:	400204a0 	.word	0x400204a0
 8002444:	400204b8 	.word	0x400204b8
 8002448:	58025408 	.word	0x58025408
 800244c:	5802541c 	.word	0x5802541c
 8002450:	58025430 	.word	0x58025430
 8002454:	58025444 	.word	0x58025444
 8002458:	58025458 	.word	0x58025458
 800245c:	5802546c 	.word	0x5802546c
 8002460:	58025480 	.word	0x58025480
 8002464:	58025494 	.word	0x58025494

08002468 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b086      	sub	sp, #24
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002470:	f7ff f822 	bl	80014b8 <HAL_GetTick>
 8002474:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d101      	bne.n	8002480 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 800247c:	2301      	movs	r3, #1
 800247e:	e2dc      	b.n	8002a3a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002486:	b2db      	uxtb	r3, r3
 8002488:	2b02      	cmp	r3, #2
 800248a:	d008      	beq.n	800249e <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2280      	movs	r2, #128	; 0x80
 8002490:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2200      	movs	r2, #0
 8002496:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	e2cd      	b.n	8002a3a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a76      	ldr	r2, [pc, #472]	; (800267c <HAL_DMA_Abort+0x214>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d04a      	beq.n	800253e <HAL_DMA_Abort+0xd6>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a74      	ldr	r2, [pc, #464]	; (8002680 <HAL_DMA_Abort+0x218>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d045      	beq.n	800253e <HAL_DMA_Abort+0xd6>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a73      	ldr	r2, [pc, #460]	; (8002684 <HAL_DMA_Abort+0x21c>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d040      	beq.n	800253e <HAL_DMA_Abort+0xd6>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a71      	ldr	r2, [pc, #452]	; (8002688 <HAL_DMA_Abort+0x220>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d03b      	beq.n	800253e <HAL_DMA_Abort+0xd6>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4a70      	ldr	r2, [pc, #448]	; (800268c <HAL_DMA_Abort+0x224>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d036      	beq.n	800253e <HAL_DMA_Abort+0xd6>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a6e      	ldr	r2, [pc, #440]	; (8002690 <HAL_DMA_Abort+0x228>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d031      	beq.n	800253e <HAL_DMA_Abort+0xd6>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4a6d      	ldr	r2, [pc, #436]	; (8002694 <HAL_DMA_Abort+0x22c>)
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d02c      	beq.n	800253e <HAL_DMA_Abort+0xd6>
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a6b      	ldr	r2, [pc, #428]	; (8002698 <HAL_DMA_Abort+0x230>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d027      	beq.n	800253e <HAL_DMA_Abort+0xd6>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a6a      	ldr	r2, [pc, #424]	; (800269c <HAL_DMA_Abort+0x234>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d022      	beq.n	800253e <HAL_DMA_Abort+0xd6>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a68      	ldr	r2, [pc, #416]	; (80026a0 <HAL_DMA_Abort+0x238>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d01d      	beq.n	800253e <HAL_DMA_Abort+0xd6>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a67      	ldr	r2, [pc, #412]	; (80026a4 <HAL_DMA_Abort+0x23c>)
 8002508:	4293      	cmp	r3, r2
 800250a:	d018      	beq.n	800253e <HAL_DMA_Abort+0xd6>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a65      	ldr	r2, [pc, #404]	; (80026a8 <HAL_DMA_Abort+0x240>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d013      	beq.n	800253e <HAL_DMA_Abort+0xd6>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4a64      	ldr	r2, [pc, #400]	; (80026ac <HAL_DMA_Abort+0x244>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d00e      	beq.n	800253e <HAL_DMA_Abort+0xd6>
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a62      	ldr	r2, [pc, #392]	; (80026b0 <HAL_DMA_Abort+0x248>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d009      	beq.n	800253e <HAL_DMA_Abort+0xd6>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4a61      	ldr	r2, [pc, #388]	; (80026b4 <HAL_DMA_Abort+0x24c>)
 8002530:	4293      	cmp	r3, r2
 8002532:	d004      	beq.n	800253e <HAL_DMA_Abort+0xd6>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a5f      	ldr	r2, [pc, #380]	; (80026b8 <HAL_DMA_Abort+0x250>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d101      	bne.n	8002542 <HAL_DMA_Abort+0xda>
 800253e:	2301      	movs	r3, #1
 8002540:	e000      	b.n	8002544 <HAL_DMA_Abort+0xdc>
 8002542:	2300      	movs	r3, #0
 8002544:	2b00      	cmp	r3, #0
 8002546:	d013      	beq.n	8002570 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f022 021e 	bic.w	r2, r2, #30
 8002556:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	695a      	ldr	r2, [r3, #20]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002566:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	617b      	str	r3, [r7, #20]
 800256e:	e00a      	b.n	8002586 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f022 020e 	bic.w	r2, r2, #14
 800257e:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a3c      	ldr	r2, [pc, #240]	; (800267c <HAL_DMA_Abort+0x214>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d072      	beq.n	8002676 <HAL_DMA_Abort+0x20e>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a3a      	ldr	r2, [pc, #232]	; (8002680 <HAL_DMA_Abort+0x218>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d06d      	beq.n	8002676 <HAL_DMA_Abort+0x20e>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4a39      	ldr	r2, [pc, #228]	; (8002684 <HAL_DMA_Abort+0x21c>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d068      	beq.n	8002676 <HAL_DMA_Abort+0x20e>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a37      	ldr	r2, [pc, #220]	; (8002688 <HAL_DMA_Abort+0x220>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d063      	beq.n	8002676 <HAL_DMA_Abort+0x20e>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a36      	ldr	r2, [pc, #216]	; (800268c <HAL_DMA_Abort+0x224>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d05e      	beq.n	8002676 <HAL_DMA_Abort+0x20e>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a34      	ldr	r2, [pc, #208]	; (8002690 <HAL_DMA_Abort+0x228>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d059      	beq.n	8002676 <HAL_DMA_Abort+0x20e>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a33      	ldr	r2, [pc, #204]	; (8002694 <HAL_DMA_Abort+0x22c>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d054      	beq.n	8002676 <HAL_DMA_Abort+0x20e>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a31      	ldr	r2, [pc, #196]	; (8002698 <HAL_DMA_Abort+0x230>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d04f      	beq.n	8002676 <HAL_DMA_Abort+0x20e>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a30      	ldr	r2, [pc, #192]	; (800269c <HAL_DMA_Abort+0x234>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d04a      	beq.n	8002676 <HAL_DMA_Abort+0x20e>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a2e      	ldr	r2, [pc, #184]	; (80026a0 <HAL_DMA_Abort+0x238>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d045      	beq.n	8002676 <HAL_DMA_Abort+0x20e>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a2d      	ldr	r2, [pc, #180]	; (80026a4 <HAL_DMA_Abort+0x23c>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d040      	beq.n	8002676 <HAL_DMA_Abort+0x20e>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4a2b      	ldr	r2, [pc, #172]	; (80026a8 <HAL_DMA_Abort+0x240>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d03b      	beq.n	8002676 <HAL_DMA_Abort+0x20e>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a2a      	ldr	r2, [pc, #168]	; (80026ac <HAL_DMA_Abort+0x244>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d036      	beq.n	8002676 <HAL_DMA_Abort+0x20e>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a28      	ldr	r2, [pc, #160]	; (80026b0 <HAL_DMA_Abort+0x248>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d031      	beq.n	8002676 <HAL_DMA_Abort+0x20e>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a27      	ldr	r2, [pc, #156]	; (80026b4 <HAL_DMA_Abort+0x24c>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d02c      	beq.n	8002676 <HAL_DMA_Abort+0x20e>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a25      	ldr	r2, [pc, #148]	; (80026b8 <HAL_DMA_Abort+0x250>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d027      	beq.n	8002676 <HAL_DMA_Abort+0x20e>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a24      	ldr	r2, [pc, #144]	; (80026bc <HAL_DMA_Abort+0x254>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d022      	beq.n	8002676 <HAL_DMA_Abort+0x20e>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a22      	ldr	r2, [pc, #136]	; (80026c0 <HAL_DMA_Abort+0x258>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d01d      	beq.n	8002676 <HAL_DMA_Abort+0x20e>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a21      	ldr	r2, [pc, #132]	; (80026c4 <HAL_DMA_Abort+0x25c>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d018      	beq.n	8002676 <HAL_DMA_Abort+0x20e>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a1f      	ldr	r2, [pc, #124]	; (80026c8 <HAL_DMA_Abort+0x260>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d013      	beq.n	8002676 <HAL_DMA_Abort+0x20e>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a1e      	ldr	r2, [pc, #120]	; (80026cc <HAL_DMA_Abort+0x264>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d00e      	beq.n	8002676 <HAL_DMA_Abort+0x20e>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a1c      	ldr	r2, [pc, #112]	; (80026d0 <HAL_DMA_Abort+0x268>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d009      	beq.n	8002676 <HAL_DMA_Abort+0x20e>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a1b      	ldr	r2, [pc, #108]	; (80026d4 <HAL_DMA_Abort+0x26c>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d004      	beq.n	8002676 <HAL_DMA_Abort+0x20e>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a19      	ldr	r2, [pc, #100]	; (80026d8 <HAL_DMA_Abort+0x270>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d132      	bne.n	80026dc <HAL_DMA_Abort+0x274>
 8002676:	2301      	movs	r3, #1
 8002678:	e031      	b.n	80026de <HAL_DMA_Abort+0x276>
 800267a:	bf00      	nop
 800267c:	40020010 	.word	0x40020010
 8002680:	40020028 	.word	0x40020028
 8002684:	40020040 	.word	0x40020040
 8002688:	40020058 	.word	0x40020058
 800268c:	40020070 	.word	0x40020070
 8002690:	40020088 	.word	0x40020088
 8002694:	400200a0 	.word	0x400200a0
 8002698:	400200b8 	.word	0x400200b8
 800269c:	40020410 	.word	0x40020410
 80026a0:	40020428 	.word	0x40020428
 80026a4:	40020440 	.word	0x40020440
 80026a8:	40020458 	.word	0x40020458
 80026ac:	40020470 	.word	0x40020470
 80026b0:	40020488 	.word	0x40020488
 80026b4:	400204a0 	.word	0x400204a0
 80026b8:	400204b8 	.word	0x400204b8
 80026bc:	58025408 	.word	0x58025408
 80026c0:	5802541c 	.word	0x5802541c
 80026c4:	58025430 	.word	0x58025430
 80026c8:	58025444 	.word	0x58025444
 80026cc:	58025458 	.word	0x58025458
 80026d0:	5802546c 	.word	0x5802546c
 80026d4:	58025480 	.word	0x58025480
 80026d8:	58025494 	.word	0x58025494
 80026dc:	2300      	movs	r3, #0
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d007      	beq.n	80026f2 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026ec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80026f0:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a6d      	ldr	r2, [pc, #436]	; (80028ac <HAL_DMA_Abort+0x444>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d04a      	beq.n	8002792 <HAL_DMA_Abort+0x32a>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a6b      	ldr	r2, [pc, #428]	; (80028b0 <HAL_DMA_Abort+0x448>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d045      	beq.n	8002792 <HAL_DMA_Abort+0x32a>
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4a6a      	ldr	r2, [pc, #424]	; (80028b4 <HAL_DMA_Abort+0x44c>)
 800270c:	4293      	cmp	r3, r2
 800270e:	d040      	beq.n	8002792 <HAL_DMA_Abort+0x32a>
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a68      	ldr	r2, [pc, #416]	; (80028b8 <HAL_DMA_Abort+0x450>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d03b      	beq.n	8002792 <HAL_DMA_Abort+0x32a>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4a67      	ldr	r2, [pc, #412]	; (80028bc <HAL_DMA_Abort+0x454>)
 8002720:	4293      	cmp	r3, r2
 8002722:	d036      	beq.n	8002792 <HAL_DMA_Abort+0x32a>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a65      	ldr	r2, [pc, #404]	; (80028c0 <HAL_DMA_Abort+0x458>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d031      	beq.n	8002792 <HAL_DMA_Abort+0x32a>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a64      	ldr	r2, [pc, #400]	; (80028c4 <HAL_DMA_Abort+0x45c>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d02c      	beq.n	8002792 <HAL_DMA_Abort+0x32a>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a62      	ldr	r2, [pc, #392]	; (80028c8 <HAL_DMA_Abort+0x460>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d027      	beq.n	8002792 <HAL_DMA_Abort+0x32a>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a61      	ldr	r2, [pc, #388]	; (80028cc <HAL_DMA_Abort+0x464>)
 8002748:	4293      	cmp	r3, r2
 800274a:	d022      	beq.n	8002792 <HAL_DMA_Abort+0x32a>
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a5f      	ldr	r2, [pc, #380]	; (80028d0 <HAL_DMA_Abort+0x468>)
 8002752:	4293      	cmp	r3, r2
 8002754:	d01d      	beq.n	8002792 <HAL_DMA_Abort+0x32a>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4a5e      	ldr	r2, [pc, #376]	; (80028d4 <HAL_DMA_Abort+0x46c>)
 800275c:	4293      	cmp	r3, r2
 800275e:	d018      	beq.n	8002792 <HAL_DMA_Abort+0x32a>
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a5c      	ldr	r2, [pc, #368]	; (80028d8 <HAL_DMA_Abort+0x470>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d013      	beq.n	8002792 <HAL_DMA_Abort+0x32a>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a5b      	ldr	r2, [pc, #364]	; (80028dc <HAL_DMA_Abort+0x474>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d00e      	beq.n	8002792 <HAL_DMA_Abort+0x32a>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a59      	ldr	r2, [pc, #356]	; (80028e0 <HAL_DMA_Abort+0x478>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d009      	beq.n	8002792 <HAL_DMA_Abort+0x32a>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4a58      	ldr	r2, [pc, #352]	; (80028e4 <HAL_DMA_Abort+0x47c>)
 8002784:	4293      	cmp	r3, r2
 8002786:	d004      	beq.n	8002792 <HAL_DMA_Abort+0x32a>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a56      	ldr	r2, [pc, #344]	; (80028e8 <HAL_DMA_Abort+0x480>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d108      	bne.n	80027a4 <HAL_DMA_Abort+0x33c>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f022 0201 	bic.w	r2, r2, #1
 80027a0:	601a      	str	r2, [r3, #0]
 80027a2:	e007      	b.n	80027b4 <HAL_DMA_Abort+0x34c>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	681a      	ldr	r2, [r3, #0]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f022 0201 	bic.w	r2, r2, #1
 80027b2:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80027b4:	e013      	b.n	80027de <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80027b6:	f7fe fe7f 	bl	80014b8 <HAL_GetTick>
 80027ba:	4602      	mov	r2, r0
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	1ad3      	subs	r3, r2, r3
 80027c0:	2b05      	cmp	r3, #5
 80027c2:	d90c      	bls.n	80027de <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2220      	movs	r2, #32
 80027c8:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2200      	movs	r2, #0
 80027ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2203      	movs	r2, #3
 80027d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e12d      	b.n	8002a3a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80027de:	697b      	ldr	r3, [r7, #20]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f003 0301 	and.w	r3, r3, #1
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d1e5      	bne.n	80027b6 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a2f      	ldr	r2, [pc, #188]	; (80028ac <HAL_DMA_Abort+0x444>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d04a      	beq.n	800288a <HAL_DMA_Abort+0x422>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a2d      	ldr	r2, [pc, #180]	; (80028b0 <HAL_DMA_Abort+0x448>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d045      	beq.n	800288a <HAL_DMA_Abort+0x422>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a2c      	ldr	r2, [pc, #176]	; (80028b4 <HAL_DMA_Abort+0x44c>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d040      	beq.n	800288a <HAL_DMA_Abort+0x422>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a2a      	ldr	r2, [pc, #168]	; (80028b8 <HAL_DMA_Abort+0x450>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d03b      	beq.n	800288a <HAL_DMA_Abort+0x422>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a29      	ldr	r2, [pc, #164]	; (80028bc <HAL_DMA_Abort+0x454>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d036      	beq.n	800288a <HAL_DMA_Abort+0x422>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a27      	ldr	r2, [pc, #156]	; (80028c0 <HAL_DMA_Abort+0x458>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d031      	beq.n	800288a <HAL_DMA_Abort+0x422>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a26      	ldr	r2, [pc, #152]	; (80028c4 <HAL_DMA_Abort+0x45c>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d02c      	beq.n	800288a <HAL_DMA_Abort+0x422>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a24      	ldr	r2, [pc, #144]	; (80028c8 <HAL_DMA_Abort+0x460>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d027      	beq.n	800288a <HAL_DMA_Abort+0x422>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a23      	ldr	r2, [pc, #140]	; (80028cc <HAL_DMA_Abort+0x464>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d022      	beq.n	800288a <HAL_DMA_Abort+0x422>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a21      	ldr	r2, [pc, #132]	; (80028d0 <HAL_DMA_Abort+0x468>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d01d      	beq.n	800288a <HAL_DMA_Abort+0x422>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a20      	ldr	r2, [pc, #128]	; (80028d4 <HAL_DMA_Abort+0x46c>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d018      	beq.n	800288a <HAL_DMA_Abort+0x422>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a1e      	ldr	r2, [pc, #120]	; (80028d8 <HAL_DMA_Abort+0x470>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d013      	beq.n	800288a <HAL_DMA_Abort+0x422>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a1d      	ldr	r2, [pc, #116]	; (80028dc <HAL_DMA_Abort+0x474>)
 8002868:	4293      	cmp	r3, r2
 800286a:	d00e      	beq.n	800288a <HAL_DMA_Abort+0x422>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a1b      	ldr	r2, [pc, #108]	; (80028e0 <HAL_DMA_Abort+0x478>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d009      	beq.n	800288a <HAL_DMA_Abort+0x422>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a1a      	ldr	r2, [pc, #104]	; (80028e4 <HAL_DMA_Abort+0x47c>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d004      	beq.n	800288a <HAL_DMA_Abort+0x422>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a18      	ldr	r2, [pc, #96]	; (80028e8 <HAL_DMA_Abort+0x480>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d101      	bne.n	800288e <HAL_DMA_Abort+0x426>
 800288a:	2301      	movs	r3, #1
 800288c:	e000      	b.n	8002890 <HAL_DMA_Abort+0x428>
 800288e:	2300      	movs	r3, #0
 8002890:	2b00      	cmp	r3, #0
 8002892:	d02b      	beq.n	80028ec <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002898:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800289e:	f003 031f 	and.w	r3, r3, #31
 80028a2:	223f      	movs	r2, #63	; 0x3f
 80028a4:	409a      	lsls	r2, r3
 80028a6:	68bb      	ldr	r3, [r7, #8]
 80028a8:	609a      	str	r2, [r3, #8]
 80028aa:	e02a      	b.n	8002902 <HAL_DMA_Abort+0x49a>
 80028ac:	40020010 	.word	0x40020010
 80028b0:	40020028 	.word	0x40020028
 80028b4:	40020040 	.word	0x40020040
 80028b8:	40020058 	.word	0x40020058
 80028bc:	40020070 	.word	0x40020070
 80028c0:	40020088 	.word	0x40020088
 80028c4:	400200a0 	.word	0x400200a0
 80028c8:	400200b8 	.word	0x400200b8
 80028cc:	40020410 	.word	0x40020410
 80028d0:	40020428 	.word	0x40020428
 80028d4:	40020440 	.word	0x40020440
 80028d8:	40020458 	.word	0x40020458
 80028dc:	40020470 	.word	0x40020470
 80028e0:	40020488 	.word	0x40020488
 80028e4:	400204a0 	.word	0x400204a0
 80028e8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028f0:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028f6:	f003 031f 	and.w	r3, r3, #31
 80028fa:	2201      	movs	r2, #1
 80028fc:	409a      	lsls	r2, r3
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a4f      	ldr	r2, [pc, #316]	; (8002a44 <HAL_DMA_Abort+0x5dc>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d072      	beq.n	80029f2 <HAL_DMA_Abort+0x58a>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a4d      	ldr	r2, [pc, #308]	; (8002a48 <HAL_DMA_Abort+0x5e0>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d06d      	beq.n	80029f2 <HAL_DMA_Abort+0x58a>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4a4c      	ldr	r2, [pc, #304]	; (8002a4c <HAL_DMA_Abort+0x5e4>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d068      	beq.n	80029f2 <HAL_DMA_Abort+0x58a>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a4a      	ldr	r2, [pc, #296]	; (8002a50 <HAL_DMA_Abort+0x5e8>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d063      	beq.n	80029f2 <HAL_DMA_Abort+0x58a>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4a49      	ldr	r2, [pc, #292]	; (8002a54 <HAL_DMA_Abort+0x5ec>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d05e      	beq.n	80029f2 <HAL_DMA_Abort+0x58a>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a47      	ldr	r2, [pc, #284]	; (8002a58 <HAL_DMA_Abort+0x5f0>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d059      	beq.n	80029f2 <HAL_DMA_Abort+0x58a>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a46      	ldr	r2, [pc, #280]	; (8002a5c <HAL_DMA_Abort+0x5f4>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d054      	beq.n	80029f2 <HAL_DMA_Abort+0x58a>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a44      	ldr	r2, [pc, #272]	; (8002a60 <HAL_DMA_Abort+0x5f8>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d04f      	beq.n	80029f2 <HAL_DMA_Abort+0x58a>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a43      	ldr	r2, [pc, #268]	; (8002a64 <HAL_DMA_Abort+0x5fc>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d04a      	beq.n	80029f2 <HAL_DMA_Abort+0x58a>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a41      	ldr	r2, [pc, #260]	; (8002a68 <HAL_DMA_Abort+0x600>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d045      	beq.n	80029f2 <HAL_DMA_Abort+0x58a>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a40      	ldr	r2, [pc, #256]	; (8002a6c <HAL_DMA_Abort+0x604>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d040      	beq.n	80029f2 <HAL_DMA_Abort+0x58a>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a3e      	ldr	r2, [pc, #248]	; (8002a70 <HAL_DMA_Abort+0x608>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d03b      	beq.n	80029f2 <HAL_DMA_Abort+0x58a>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4a3d      	ldr	r2, [pc, #244]	; (8002a74 <HAL_DMA_Abort+0x60c>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d036      	beq.n	80029f2 <HAL_DMA_Abort+0x58a>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a3b      	ldr	r2, [pc, #236]	; (8002a78 <HAL_DMA_Abort+0x610>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d031      	beq.n	80029f2 <HAL_DMA_Abort+0x58a>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a3a      	ldr	r2, [pc, #232]	; (8002a7c <HAL_DMA_Abort+0x614>)
 8002994:	4293      	cmp	r3, r2
 8002996:	d02c      	beq.n	80029f2 <HAL_DMA_Abort+0x58a>
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a38      	ldr	r2, [pc, #224]	; (8002a80 <HAL_DMA_Abort+0x618>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d027      	beq.n	80029f2 <HAL_DMA_Abort+0x58a>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a37      	ldr	r2, [pc, #220]	; (8002a84 <HAL_DMA_Abort+0x61c>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d022      	beq.n	80029f2 <HAL_DMA_Abort+0x58a>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a35      	ldr	r2, [pc, #212]	; (8002a88 <HAL_DMA_Abort+0x620>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d01d      	beq.n	80029f2 <HAL_DMA_Abort+0x58a>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a34      	ldr	r2, [pc, #208]	; (8002a8c <HAL_DMA_Abort+0x624>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d018      	beq.n	80029f2 <HAL_DMA_Abort+0x58a>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a32      	ldr	r2, [pc, #200]	; (8002a90 <HAL_DMA_Abort+0x628>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d013      	beq.n	80029f2 <HAL_DMA_Abort+0x58a>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a31      	ldr	r2, [pc, #196]	; (8002a94 <HAL_DMA_Abort+0x62c>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d00e      	beq.n	80029f2 <HAL_DMA_Abort+0x58a>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a2f      	ldr	r2, [pc, #188]	; (8002a98 <HAL_DMA_Abort+0x630>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d009      	beq.n	80029f2 <HAL_DMA_Abort+0x58a>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4a2e      	ldr	r2, [pc, #184]	; (8002a9c <HAL_DMA_Abort+0x634>)
 80029e4:	4293      	cmp	r3, r2
 80029e6:	d004      	beq.n	80029f2 <HAL_DMA_Abort+0x58a>
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a2c      	ldr	r2, [pc, #176]	; (8002aa0 <HAL_DMA_Abort+0x638>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d101      	bne.n	80029f6 <HAL_DMA_Abort+0x58e>
 80029f2:	2301      	movs	r3, #1
 80029f4:	e000      	b.n	80029f8 <HAL_DMA_Abort+0x590>
 80029f6:	2300      	movs	r3, #0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d015      	beq.n	8002a28 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002a00:	687a      	ldr	r2, [r7, #4]
 8002a02:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8002a04:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d00c      	beq.n	8002a28 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002a18:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002a1c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a22:	687a      	ldr	r2, [r7, #4]
 8002a24:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8002a26:	605a      	str	r2, [r3, #4]
      }
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2201      	movs	r2, #1
 8002a34:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }

  return HAL_OK;
 8002a38:	2300      	movs	r3, #0
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3718      	adds	r7, #24
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	40020010 	.word	0x40020010
 8002a48:	40020028 	.word	0x40020028
 8002a4c:	40020040 	.word	0x40020040
 8002a50:	40020058 	.word	0x40020058
 8002a54:	40020070 	.word	0x40020070
 8002a58:	40020088 	.word	0x40020088
 8002a5c:	400200a0 	.word	0x400200a0
 8002a60:	400200b8 	.word	0x400200b8
 8002a64:	40020410 	.word	0x40020410
 8002a68:	40020428 	.word	0x40020428
 8002a6c:	40020440 	.word	0x40020440
 8002a70:	40020458 	.word	0x40020458
 8002a74:	40020470 	.word	0x40020470
 8002a78:	40020488 	.word	0x40020488
 8002a7c:	400204a0 	.word	0x400204a0
 8002a80:	400204b8 	.word	0x400204b8
 8002a84:	58025408 	.word	0x58025408
 8002a88:	5802541c 	.word	0x5802541c
 8002a8c:	58025430 	.word	0x58025430
 8002a90:	58025444 	.word	0x58025444
 8002a94:	58025458 	.word	0x58025458
 8002a98:	5802546c 	.word	0x5802546c
 8002a9c:	58025480 	.word	0x58025480
 8002aa0:	58025494 	.word	0x58025494

08002aa4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b084      	sub	sp, #16
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d101      	bne.n	8002ab6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e205      	b.n	8002ec2 <HAL_DMA_Abort_IT+0x41e>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	2b02      	cmp	r3, #2
 8002ac0:	d004      	beq.n	8002acc <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2280      	movs	r2, #128	; 0x80
 8002ac6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	e1fa      	b.n	8002ec2 <HAL_DMA_Abort_IT+0x41e>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a8c      	ldr	r2, [pc, #560]	; (8002d04 <HAL_DMA_Abort_IT+0x260>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d04a      	beq.n	8002b6c <HAL_DMA_Abort_IT+0xc8>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a8b      	ldr	r2, [pc, #556]	; (8002d08 <HAL_DMA_Abort_IT+0x264>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d045      	beq.n	8002b6c <HAL_DMA_Abort_IT+0xc8>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a89      	ldr	r2, [pc, #548]	; (8002d0c <HAL_DMA_Abort_IT+0x268>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d040      	beq.n	8002b6c <HAL_DMA_Abort_IT+0xc8>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a88      	ldr	r2, [pc, #544]	; (8002d10 <HAL_DMA_Abort_IT+0x26c>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d03b      	beq.n	8002b6c <HAL_DMA_Abort_IT+0xc8>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a86      	ldr	r2, [pc, #536]	; (8002d14 <HAL_DMA_Abort_IT+0x270>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d036      	beq.n	8002b6c <HAL_DMA_Abort_IT+0xc8>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a85      	ldr	r2, [pc, #532]	; (8002d18 <HAL_DMA_Abort_IT+0x274>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d031      	beq.n	8002b6c <HAL_DMA_Abort_IT+0xc8>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a83      	ldr	r2, [pc, #524]	; (8002d1c <HAL_DMA_Abort_IT+0x278>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d02c      	beq.n	8002b6c <HAL_DMA_Abort_IT+0xc8>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a82      	ldr	r2, [pc, #520]	; (8002d20 <HAL_DMA_Abort_IT+0x27c>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d027      	beq.n	8002b6c <HAL_DMA_Abort_IT+0xc8>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a80      	ldr	r2, [pc, #512]	; (8002d24 <HAL_DMA_Abort_IT+0x280>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d022      	beq.n	8002b6c <HAL_DMA_Abort_IT+0xc8>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a7f      	ldr	r2, [pc, #508]	; (8002d28 <HAL_DMA_Abort_IT+0x284>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d01d      	beq.n	8002b6c <HAL_DMA_Abort_IT+0xc8>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a7d      	ldr	r2, [pc, #500]	; (8002d2c <HAL_DMA_Abort_IT+0x288>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d018      	beq.n	8002b6c <HAL_DMA_Abort_IT+0xc8>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a7c      	ldr	r2, [pc, #496]	; (8002d30 <HAL_DMA_Abort_IT+0x28c>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d013      	beq.n	8002b6c <HAL_DMA_Abort_IT+0xc8>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a7a      	ldr	r2, [pc, #488]	; (8002d34 <HAL_DMA_Abort_IT+0x290>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d00e      	beq.n	8002b6c <HAL_DMA_Abort_IT+0xc8>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a79      	ldr	r2, [pc, #484]	; (8002d38 <HAL_DMA_Abort_IT+0x294>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d009      	beq.n	8002b6c <HAL_DMA_Abort_IT+0xc8>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a77      	ldr	r2, [pc, #476]	; (8002d3c <HAL_DMA_Abort_IT+0x298>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d004      	beq.n	8002b6c <HAL_DMA_Abort_IT+0xc8>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a76      	ldr	r2, [pc, #472]	; (8002d40 <HAL_DMA_Abort_IT+0x29c>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d101      	bne.n	8002b70 <HAL_DMA_Abort_IT+0xcc>
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	e000      	b.n	8002b72 <HAL_DMA_Abort_IT+0xce>
 8002b70:	2300      	movs	r3, #0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d065      	beq.n	8002c42 <HAL_DMA_Abort_IT+0x19e>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2204      	movs	r2, #4
 8002b7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a60      	ldr	r2, [pc, #384]	; (8002d04 <HAL_DMA_Abort_IT+0x260>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d04a      	beq.n	8002c1e <HAL_DMA_Abort_IT+0x17a>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a5e      	ldr	r2, [pc, #376]	; (8002d08 <HAL_DMA_Abort_IT+0x264>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d045      	beq.n	8002c1e <HAL_DMA_Abort_IT+0x17a>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a5d      	ldr	r2, [pc, #372]	; (8002d0c <HAL_DMA_Abort_IT+0x268>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d040      	beq.n	8002c1e <HAL_DMA_Abort_IT+0x17a>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a5b      	ldr	r2, [pc, #364]	; (8002d10 <HAL_DMA_Abort_IT+0x26c>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d03b      	beq.n	8002c1e <HAL_DMA_Abort_IT+0x17a>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a5a      	ldr	r2, [pc, #360]	; (8002d14 <HAL_DMA_Abort_IT+0x270>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d036      	beq.n	8002c1e <HAL_DMA_Abort_IT+0x17a>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a58      	ldr	r2, [pc, #352]	; (8002d18 <HAL_DMA_Abort_IT+0x274>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d031      	beq.n	8002c1e <HAL_DMA_Abort_IT+0x17a>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4a57      	ldr	r2, [pc, #348]	; (8002d1c <HAL_DMA_Abort_IT+0x278>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d02c      	beq.n	8002c1e <HAL_DMA_Abort_IT+0x17a>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a55      	ldr	r2, [pc, #340]	; (8002d20 <HAL_DMA_Abort_IT+0x27c>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d027      	beq.n	8002c1e <HAL_DMA_Abort_IT+0x17a>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a54      	ldr	r2, [pc, #336]	; (8002d24 <HAL_DMA_Abort_IT+0x280>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d022      	beq.n	8002c1e <HAL_DMA_Abort_IT+0x17a>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a52      	ldr	r2, [pc, #328]	; (8002d28 <HAL_DMA_Abort_IT+0x284>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d01d      	beq.n	8002c1e <HAL_DMA_Abort_IT+0x17a>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a51      	ldr	r2, [pc, #324]	; (8002d2c <HAL_DMA_Abort_IT+0x288>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d018      	beq.n	8002c1e <HAL_DMA_Abort_IT+0x17a>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a4f      	ldr	r2, [pc, #316]	; (8002d30 <HAL_DMA_Abort_IT+0x28c>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d013      	beq.n	8002c1e <HAL_DMA_Abort_IT+0x17a>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a4e      	ldr	r2, [pc, #312]	; (8002d34 <HAL_DMA_Abort_IT+0x290>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d00e      	beq.n	8002c1e <HAL_DMA_Abort_IT+0x17a>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a4c      	ldr	r2, [pc, #304]	; (8002d38 <HAL_DMA_Abort_IT+0x294>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d009      	beq.n	8002c1e <HAL_DMA_Abort_IT+0x17a>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a4b      	ldr	r2, [pc, #300]	; (8002d3c <HAL_DMA_Abort_IT+0x298>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d004      	beq.n	8002c1e <HAL_DMA_Abort_IT+0x17a>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a49      	ldr	r2, [pc, #292]	; (8002d40 <HAL_DMA_Abort_IT+0x29c>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d108      	bne.n	8002c30 <HAL_DMA_Abort_IT+0x18c>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f022 0201 	bic.w	r2, r2, #1
 8002c2c:	601a      	str	r2, [r3, #0]
 8002c2e:	e147      	b.n	8002ec0 <HAL_DMA_Abort_IT+0x41c>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f022 0201 	bic.w	r2, r2, #1
 8002c3e:	601a      	str	r2, [r3, #0]
 8002c40:	e13e      	b.n	8002ec0 <HAL_DMA_Abort_IT+0x41c>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f022 020e 	bic.w	r2, r2, #14
 8002c50:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4a2b      	ldr	r2, [pc, #172]	; (8002d04 <HAL_DMA_Abort_IT+0x260>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d04a      	beq.n	8002cf2 <HAL_DMA_Abort_IT+0x24e>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a29      	ldr	r2, [pc, #164]	; (8002d08 <HAL_DMA_Abort_IT+0x264>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d045      	beq.n	8002cf2 <HAL_DMA_Abort_IT+0x24e>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a28      	ldr	r2, [pc, #160]	; (8002d0c <HAL_DMA_Abort_IT+0x268>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d040      	beq.n	8002cf2 <HAL_DMA_Abort_IT+0x24e>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a26      	ldr	r2, [pc, #152]	; (8002d10 <HAL_DMA_Abort_IT+0x26c>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d03b      	beq.n	8002cf2 <HAL_DMA_Abort_IT+0x24e>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4a25      	ldr	r2, [pc, #148]	; (8002d14 <HAL_DMA_Abort_IT+0x270>)
 8002c80:	4293      	cmp	r3, r2
 8002c82:	d036      	beq.n	8002cf2 <HAL_DMA_Abort_IT+0x24e>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a23      	ldr	r2, [pc, #140]	; (8002d18 <HAL_DMA_Abort_IT+0x274>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d031      	beq.n	8002cf2 <HAL_DMA_Abort_IT+0x24e>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a22      	ldr	r2, [pc, #136]	; (8002d1c <HAL_DMA_Abort_IT+0x278>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d02c      	beq.n	8002cf2 <HAL_DMA_Abort_IT+0x24e>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a20      	ldr	r2, [pc, #128]	; (8002d20 <HAL_DMA_Abort_IT+0x27c>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d027      	beq.n	8002cf2 <HAL_DMA_Abort_IT+0x24e>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a1f      	ldr	r2, [pc, #124]	; (8002d24 <HAL_DMA_Abort_IT+0x280>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d022      	beq.n	8002cf2 <HAL_DMA_Abort_IT+0x24e>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a1d      	ldr	r2, [pc, #116]	; (8002d28 <HAL_DMA_Abort_IT+0x284>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d01d      	beq.n	8002cf2 <HAL_DMA_Abort_IT+0x24e>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a1c      	ldr	r2, [pc, #112]	; (8002d2c <HAL_DMA_Abort_IT+0x288>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d018      	beq.n	8002cf2 <HAL_DMA_Abort_IT+0x24e>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a1a      	ldr	r2, [pc, #104]	; (8002d30 <HAL_DMA_Abort_IT+0x28c>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d013      	beq.n	8002cf2 <HAL_DMA_Abort_IT+0x24e>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a19      	ldr	r2, [pc, #100]	; (8002d34 <HAL_DMA_Abort_IT+0x290>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d00e      	beq.n	8002cf2 <HAL_DMA_Abort_IT+0x24e>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4a17      	ldr	r2, [pc, #92]	; (8002d38 <HAL_DMA_Abort_IT+0x294>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d009      	beq.n	8002cf2 <HAL_DMA_Abort_IT+0x24e>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a16      	ldr	r2, [pc, #88]	; (8002d3c <HAL_DMA_Abort_IT+0x298>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d004      	beq.n	8002cf2 <HAL_DMA_Abort_IT+0x24e>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a14      	ldr	r2, [pc, #80]	; (8002d40 <HAL_DMA_Abort_IT+0x29c>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d128      	bne.n	8002d44 <HAL_DMA_Abort_IT+0x2a0>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	681a      	ldr	r2, [r3, #0]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f022 0201 	bic.w	r2, r2, #1
 8002d00:	601a      	str	r2, [r3, #0]
 8002d02:	e027      	b.n	8002d54 <HAL_DMA_Abort_IT+0x2b0>
 8002d04:	40020010 	.word	0x40020010
 8002d08:	40020028 	.word	0x40020028
 8002d0c:	40020040 	.word	0x40020040
 8002d10:	40020058 	.word	0x40020058
 8002d14:	40020070 	.word	0x40020070
 8002d18:	40020088 	.word	0x40020088
 8002d1c:	400200a0 	.word	0x400200a0
 8002d20:	400200b8 	.word	0x400200b8
 8002d24:	40020410 	.word	0x40020410
 8002d28:	40020428 	.word	0x40020428
 8002d2c:	40020440 	.word	0x40020440
 8002d30:	40020458 	.word	0x40020458
 8002d34:	40020470 	.word	0x40020470
 8002d38:	40020488 	.word	0x40020488
 8002d3c:	400204a0 	.word	0x400204a0
 8002d40:	400204b8 	.word	0x400204b8
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	681a      	ldr	r2, [r3, #0]
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f022 0201 	bic.w	r2, r2, #1
 8002d52:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a5c      	ldr	r2, [pc, #368]	; (8002ecc <HAL_DMA_Abort_IT+0x428>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d072      	beq.n	8002e44 <HAL_DMA_Abort_IT+0x3a0>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a5b      	ldr	r2, [pc, #364]	; (8002ed0 <HAL_DMA_Abort_IT+0x42c>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d06d      	beq.n	8002e44 <HAL_DMA_Abort_IT+0x3a0>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a59      	ldr	r2, [pc, #356]	; (8002ed4 <HAL_DMA_Abort_IT+0x430>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d068      	beq.n	8002e44 <HAL_DMA_Abort_IT+0x3a0>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a58      	ldr	r2, [pc, #352]	; (8002ed8 <HAL_DMA_Abort_IT+0x434>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d063      	beq.n	8002e44 <HAL_DMA_Abort_IT+0x3a0>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a56      	ldr	r2, [pc, #344]	; (8002edc <HAL_DMA_Abort_IT+0x438>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d05e      	beq.n	8002e44 <HAL_DMA_Abort_IT+0x3a0>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a55      	ldr	r2, [pc, #340]	; (8002ee0 <HAL_DMA_Abort_IT+0x43c>)
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d059      	beq.n	8002e44 <HAL_DMA_Abort_IT+0x3a0>
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a53      	ldr	r2, [pc, #332]	; (8002ee4 <HAL_DMA_Abort_IT+0x440>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d054      	beq.n	8002e44 <HAL_DMA_Abort_IT+0x3a0>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a52      	ldr	r2, [pc, #328]	; (8002ee8 <HAL_DMA_Abort_IT+0x444>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d04f      	beq.n	8002e44 <HAL_DMA_Abort_IT+0x3a0>
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a50      	ldr	r2, [pc, #320]	; (8002eec <HAL_DMA_Abort_IT+0x448>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d04a      	beq.n	8002e44 <HAL_DMA_Abort_IT+0x3a0>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a4f      	ldr	r2, [pc, #316]	; (8002ef0 <HAL_DMA_Abort_IT+0x44c>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d045      	beq.n	8002e44 <HAL_DMA_Abort_IT+0x3a0>
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a4d      	ldr	r2, [pc, #308]	; (8002ef4 <HAL_DMA_Abort_IT+0x450>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d040      	beq.n	8002e44 <HAL_DMA_Abort_IT+0x3a0>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a4c      	ldr	r2, [pc, #304]	; (8002ef8 <HAL_DMA_Abort_IT+0x454>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d03b      	beq.n	8002e44 <HAL_DMA_Abort_IT+0x3a0>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a4a      	ldr	r2, [pc, #296]	; (8002efc <HAL_DMA_Abort_IT+0x458>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d036      	beq.n	8002e44 <HAL_DMA_Abort_IT+0x3a0>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a49      	ldr	r2, [pc, #292]	; (8002f00 <HAL_DMA_Abort_IT+0x45c>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d031      	beq.n	8002e44 <HAL_DMA_Abort_IT+0x3a0>
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a47      	ldr	r2, [pc, #284]	; (8002f04 <HAL_DMA_Abort_IT+0x460>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d02c      	beq.n	8002e44 <HAL_DMA_Abort_IT+0x3a0>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4a46      	ldr	r2, [pc, #280]	; (8002f08 <HAL_DMA_Abort_IT+0x464>)
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d027      	beq.n	8002e44 <HAL_DMA_Abort_IT+0x3a0>
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a44      	ldr	r2, [pc, #272]	; (8002f0c <HAL_DMA_Abort_IT+0x468>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d022      	beq.n	8002e44 <HAL_DMA_Abort_IT+0x3a0>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4a43      	ldr	r2, [pc, #268]	; (8002f10 <HAL_DMA_Abort_IT+0x46c>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d01d      	beq.n	8002e44 <HAL_DMA_Abort_IT+0x3a0>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4a41      	ldr	r2, [pc, #260]	; (8002f14 <HAL_DMA_Abort_IT+0x470>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d018      	beq.n	8002e44 <HAL_DMA_Abort_IT+0x3a0>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a40      	ldr	r2, [pc, #256]	; (8002f18 <HAL_DMA_Abort_IT+0x474>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d013      	beq.n	8002e44 <HAL_DMA_Abort_IT+0x3a0>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4a3e      	ldr	r2, [pc, #248]	; (8002f1c <HAL_DMA_Abort_IT+0x478>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d00e      	beq.n	8002e44 <HAL_DMA_Abort_IT+0x3a0>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4a3d      	ldr	r2, [pc, #244]	; (8002f20 <HAL_DMA_Abort_IT+0x47c>)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d009      	beq.n	8002e44 <HAL_DMA_Abort_IT+0x3a0>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4a3b      	ldr	r2, [pc, #236]	; (8002f24 <HAL_DMA_Abort_IT+0x480>)
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d004      	beq.n	8002e44 <HAL_DMA_Abort_IT+0x3a0>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	4a3a      	ldr	r2, [pc, #232]	; (8002f28 <HAL_DMA_Abort_IT+0x484>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d101      	bne.n	8002e48 <HAL_DMA_Abort_IT+0x3a4>
 8002e44:	2301      	movs	r3, #1
 8002e46:	e000      	b.n	8002e4a <HAL_DMA_Abort_IT+0x3a6>
 8002e48:	2300      	movs	r3, #0
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d028      	beq.n	8002ea0 <HAL_DMA_Abort_IT+0x3fc>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e58:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002e5c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e62:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e68:	f003 031f 	and.w	r3, r3, #31
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	409a      	lsls	r2, r3
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002e78:	687a      	ldr	r2, [r7, #4]
 8002e7a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8002e7c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d00c      	beq.n	8002ea0 <HAL_DMA_Abort_IT+0x3fc>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002e90:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002e94:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e9a:	687a      	ldr	r2, [r7, #4]
 8002e9c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8002e9e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2201      	movs	r2, #1
 8002eac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d003      	beq.n	8002ec0 <HAL_DMA_Abort_IT+0x41c>
      {
        hdma->XferAbortCallback(hdma);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ebc:	6878      	ldr	r0, [r7, #4]
 8002ebe:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002ec0:	2300      	movs	r3, #0
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3710      	adds	r7, #16
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop
 8002ecc:	40020010 	.word	0x40020010
 8002ed0:	40020028 	.word	0x40020028
 8002ed4:	40020040 	.word	0x40020040
 8002ed8:	40020058 	.word	0x40020058
 8002edc:	40020070 	.word	0x40020070
 8002ee0:	40020088 	.word	0x40020088
 8002ee4:	400200a0 	.word	0x400200a0
 8002ee8:	400200b8 	.word	0x400200b8
 8002eec:	40020410 	.word	0x40020410
 8002ef0:	40020428 	.word	0x40020428
 8002ef4:	40020440 	.word	0x40020440
 8002ef8:	40020458 	.word	0x40020458
 8002efc:	40020470 	.word	0x40020470
 8002f00:	40020488 	.word	0x40020488
 8002f04:	400204a0 	.word	0x400204a0
 8002f08:	400204b8 	.word	0x400204b8
 8002f0c:	58025408 	.word	0x58025408
 8002f10:	5802541c 	.word	0x5802541c
 8002f14:	58025430 	.word	0x58025430
 8002f18:	58025444 	.word	0x58025444
 8002f1c:	58025458 	.word	0x58025458
 8002f20:	5802546c 	.word	0x5802546c
 8002f24:	58025480 	.word	0x58025480
 8002f28:	58025494 	.word	0x58025494

08002f2c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b08a      	sub	sp, #40	; 0x28
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8002f34:	2300      	movs	r3, #0
 8002f36:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002f38:	4b67      	ldr	r3, [pc, #412]	; (80030d8 <HAL_DMA_IRQHandler+0x1ac>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a67      	ldr	r2, [pc, #412]	; (80030dc <HAL_DMA_IRQHandler+0x1b0>)
 8002f3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f42:	0a9b      	lsrs	r3, r3, #10
 8002f44:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f4a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f50:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8002f52:	6a3b      	ldr	r3, [r7, #32]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8002f58:	69fb      	ldr	r3, [r7, #28]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a5f      	ldr	r2, [pc, #380]	; (80030e0 <HAL_DMA_IRQHandler+0x1b4>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d04a      	beq.n	8002ffe <HAL_DMA_IRQHandler+0xd2>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a5d      	ldr	r2, [pc, #372]	; (80030e4 <HAL_DMA_IRQHandler+0x1b8>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d045      	beq.n	8002ffe <HAL_DMA_IRQHandler+0xd2>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a5c      	ldr	r2, [pc, #368]	; (80030e8 <HAL_DMA_IRQHandler+0x1bc>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d040      	beq.n	8002ffe <HAL_DMA_IRQHandler+0xd2>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a5a      	ldr	r2, [pc, #360]	; (80030ec <HAL_DMA_IRQHandler+0x1c0>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d03b      	beq.n	8002ffe <HAL_DMA_IRQHandler+0xd2>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a59      	ldr	r2, [pc, #356]	; (80030f0 <HAL_DMA_IRQHandler+0x1c4>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d036      	beq.n	8002ffe <HAL_DMA_IRQHandler+0xd2>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a57      	ldr	r2, [pc, #348]	; (80030f4 <HAL_DMA_IRQHandler+0x1c8>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d031      	beq.n	8002ffe <HAL_DMA_IRQHandler+0xd2>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a56      	ldr	r2, [pc, #344]	; (80030f8 <HAL_DMA_IRQHandler+0x1cc>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d02c      	beq.n	8002ffe <HAL_DMA_IRQHandler+0xd2>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a54      	ldr	r2, [pc, #336]	; (80030fc <HAL_DMA_IRQHandler+0x1d0>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d027      	beq.n	8002ffe <HAL_DMA_IRQHandler+0xd2>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a53      	ldr	r2, [pc, #332]	; (8003100 <HAL_DMA_IRQHandler+0x1d4>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d022      	beq.n	8002ffe <HAL_DMA_IRQHandler+0xd2>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a51      	ldr	r2, [pc, #324]	; (8003104 <HAL_DMA_IRQHandler+0x1d8>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d01d      	beq.n	8002ffe <HAL_DMA_IRQHandler+0xd2>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a50      	ldr	r2, [pc, #320]	; (8003108 <HAL_DMA_IRQHandler+0x1dc>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d018      	beq.n	8002ffe <HAL_DMA_IRQHandler+0xd2>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a4e      	ldr	r2, [pc, #312]	; (800310c <HAL_DMA_IRQHandler+0x1e0>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d013      	beq.n	8002ffe <HAL_DMA_IRQHandler+0xd2>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a4d      	ldr	r2, [pc, #308]	; (8003110 <HAL_DMA_IRQHandler+0x1e4>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d00e      	beq.n	8002ffe <HAL_DMA_IRQHandler+0xd2>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a4b      	ldr	r2, [pc, #300]	; (8003114 <HAL_DMA_IRQHandler+0x1e8>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d009      	beq.n	8002ffe <HAL_DMA_IRQHandler+0xd2>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a4a      	ldr	r2, [pc, #296]	; (8003118 <HAL_DMA_IRQHandler+0x1ec>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d004      	beq.n	8002ffe <HAL_DMA_IRQHandler+0xd2>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a48      	ldr	r2, [pc, #288]	; (800311c <HAL_DMA_IRQHandler+0x1f0>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d101      	bne.n	8003002 <HAL_DMA_IRQHandler+0xd6>
 8002ffe:	2301      	movs	r3, #1
 8003000:	e000      	b.n	8003004 <HAL_DMA_IRQHandler+0xd8>
 8003002:	2300      	movs	r3, #0
 8003004:	2b00      	cmp	r3, #0
 8003006:	f000 842b 	beq.w	8003860 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800300e:	f003 031f 	and.w	r3, r3, #31
 8003012:	2208      	movs	r2, #8
 8003014:	409a      	lsls	r2, r3
 8003016:	69bb      	ldr	r3, [r7, #24]
 8003018:	4013      	ands	r3, r2
 800301a:	2b00      	cmp	r3, #0
 800301c:	f000 80a2 	beq.w	8003164 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a2e      	ldr	r2, [pc, #184]	; (80030e0 <HAL_DMA_IRQHandler+0x1b4>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d04a      	beq.n	80030c0 <HAL_DMA_IRQHandler+0x194>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4a2d      	ldr	r2, [pc, #180]	; (80030e4 <HAL_DMA_IRQHandler+0x1b8>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d045      	beq.n	80030c0 <HAL_DMA_IRQHandler+0x194>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4a2b      	ldr	r2, [pc, #172]	; (80030e8 <HAL_DMA_IRQHandler+0x1bc>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d040      	beq.n	80030c0 <HAL_DMA_IRQHandler+0x194>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a2a      	ldr	r2, [pc, #168]	; (80030ec <HAL_DMA_IRQHandler+0x1c0>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d03b      	beq.n	80030c0 <HAL_DMA_IRQHandler+0x194>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a28      	ldr	r2, [pc, #160]	; (80030f0 <HAL_DMA_IRQHandler+0x1c4>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d036      	beq.n	80030c0 <HAL_DMA_IRQHandler+0x194>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a27      	ldr	r2, [pc, #156]	; (80030f4 <HAL_DMA_IRQHandler+0x1c8>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d031      	beq.n	80030c0 <HAL_DMA_IRQHandler+0x194>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a25      	ldr	r2, [pc, #148]	; (80030f8 <HAL_DMA_IRQHandler+0x1cc>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d02c      	beq.n	80030c0 <HAL_DMA_IRQHandler+0x194>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a24      	ldr	r2, [pc, #144]	; (80030fc <HAL_DMA_IRQHandler+0x1d0>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d027      	beq.n	80030c0 <HAL_DMA_IRQHandler+0x194>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a22      	ldr	r2, [pc, #136]	; (8003100 <HAL_DMA_IRQHandler+0x1d4>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d022      	beq.n	80030c0 <HAL_DMA_IRQHandler+0x194>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a21      	ldr	r2, [pc, #132]	; (8003104 <HAL_DMA_IRQHandler+0x1d8>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d01d      	beq.n	80030c0 <HAL_DMA_IRQHandler+0x194>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a1f      	ldr	r2, [pc, #124]	; (8003108 <HAL_DMA_IRQHandler+0x1dc>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d018      	beq.n	80030c0 <HAL_DMA_IRQHandler+0x194>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4a1e      	ldr	r2, [pc, #120]	; (800310c <HAL_DMA_IRQHandler+0x1e0>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d013      	beq.n	80030c0 <HAL_DMA_IRQHandler+0x194>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a1c      	ldr	r2, [pc, #112]	; (8003110 <HAL_DMA_IRQHandler+0x1e4>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d00e      	beq.n	80030c0 <HAL_DMA_IRQHandler+0x194>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a1b      	ldr	r2, [pc, #108]	; (8003114 <HAL_DMA_IRQHandler+0x1e8>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d009      	beq.n	80030c0 <HAL_DMA_IRQHandler+0x194>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a19      	ldr	r2, [pc, #100]	; (8003118 <HAL_DMA_IRQHandler+0x1ec>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d004      	beq.n	80030c0 <HAL_DMA_IRQHandler+0x194>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a18      	ldr	r2, [pc, #96]	; (800311c <HAL_DMA_IRQHandler+0x1f0>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d12f      	bne.n	8003120 <HAL_DMA_IRQHandler+0x1f4>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 0304 	and.w	r3, r3, #4
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	bf14      	ite	ne
 80030ce:	2301      	movne	r3, #1
 80030d0:	2300      	moveq	r3, #0
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	e02e      	b.n	8003134 <HAL_DMA_IRQHandler+0x208>
 80030d6:	bf00      	nop
 80030d8:	24000400 	.word	0x24000400
 80030dc:	1b4e81b5 	.word	0x1b4e81b5
 80030e0:	40020010 	.word	0x40020010
 80030e4:	40020028 	.word	0x40020028
 80030e8:	40020040 	.word	0x40020040
 80030ec:	40020058 	.word	0x40020058
 80030f0:	40020070 	.word	0x40020070
 80030f4:	40020088 	.word	0x40020088
 80030f8:	400200a0 	.word	0x400200a0
 80030fc:	400200b8 	.word	0x400200b8
 8003100:	40020410 	.word	0x40020410
 8003104:	40020428 	.word	0x40020428
 8003108:	40020440 	.word	0x40020440
 800310c:	40020458 	.word	0x40020458
 8003110:	40020470 	.word	0x40020470
 8003114:	40020488 	.word	0x40020488
 8003118:	400204a0 	.word	0x400204a0
 800311c:	400204b8 	.word	0x400204b8
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f003 0308 	and.w	r3, r3, #8
 800312a:	2b00      	cmp	r3, #0
 800312c:	bf14      	ite	ne
 800312e:	2301      	movne	r3, #1
 8003130:	2300      	moveq	r3, #0
 8003132:	b2db      	uxtb	r3, r3
 8003134:	2b00      	cmp	r3, #0
 8003136:	d015      	beq.n	8003164 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	681a      	ldr	r2, [r3, #0]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f022 0204 	bic.w	r2, r2, #4
 8003146:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800314c:	f003 031f 	and.w	r3, r3, #31
 8003150:	2208      	movs	r2, #8
 8003152:	409a      	lsls	r2, r3
 8003154:	6a3b      	ldr	r3, [r7, #32]
 8003156:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800315c:	f043 0201 	orr.w	r2, r3, #1
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003168:	f003 031f 	and.w	r3, r3, #31
 800316c:	69ba      	ldr	r2, [r7, #24]
 800316e:	fa22 f303 	lsr.w	r3, r2, r3
 8003172:	f003 0301 	and.w	r3, r3, #1
 8003176:	2b00      	cmp	r3, #0
 8003178:	d06e      	beq.n	8003258 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a69      	ldr	r2, [pc, #420]	; (8003324 <HAL_DMA_IRQHandler+0x3f8>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d04a      	beq.n	800321a <HAL_DMA_IRQHandler+0x2ee>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a67      	ldr	r2, [pc, #412]	; (8003328 <HAL_DMA_IRQHandler+0x3fc>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d045      	beq.n	800321a <HAL_DMA_IRQHandler+0x2ee>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a66      	ldr	r2, [pc, #408]	; (800332c <HAL_DMA_IRQHandler+0x400>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d040      	beq.n	800321a <HAL_DMA_IRQHandler+0x2ee>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a64      	ldr	r2, [pc, #400]	; (8003330 <HAL_DMA_IRQHandler+0x404>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d03b      	beq.n	800321a <HAL_DMA_IRQHandler+0x2ee>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a63      	ldr	r2, [pc, #396]	; (8003334 <HAL_DMA_IRQHandler+0x408>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d036      	beq.n	800321a <HAL_DMA_IRQHandler+0x2ee>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a61      	ldr	r2, [pc, #388]	; (8003338 <HAL_DMA_IRQHandler+0x40c>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d031      	beq.n	800321a <HAL_DMA_IRQHandler+0x2ee>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a60      	ldr	r2, [pc, #384]	; (800333c <HAL_DMA_IRQHandler+0x410>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d02c      	beq.n	800321a <HAL_DMA_IRQHandler+0x2ee>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a5e      	ldr	r2, [pc, #376]	; (8003340 <HAL_DMA_IRQHandler+0x414>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d027      	beq.n	800321a <HAL_DMA_IRQHandler+0x2ee>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a5d      	ldr	r2, [pc, #372]	; (8003344 <HAL_DMA_IRQHandler+0x418>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d022      	beq.n	800321a <HAL_DMA_IRQHandler+0x2ee>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a5b      	ldr	r2, [pc, #364]	; (8003348 <HAL_DMA_IRQHandler+0x41c>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d01d      	beq.n	800321a <HAL_DMA_IRQHandler+0x2ee>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a5a      	ldr	r2, [pc, #360]	; (800334c <HAL_DMA_IRQHandler+0x420>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d018      	beq.n	800321a <HAL_DMA_IRQHandler+0x2ee>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a58      	ldr	r2, [pc, #352]	; (8003350 <HAL_DMA_IRQHandler+0x424>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d013      	beq.n	800321a <HAL_DMA_IRQHandler+0x2ee>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4a57      	ldr	r2, [pc, #348]	; (8003354 <HAL_DMA_IRQHandler+0x428>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d00e      	beq.n	800321a <HAL_DMA_IRQHandler+0x2ee>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a55      	ldr	r2, [pc, #340]	; (8003358 <HAL_DMA_IRQHandler+0x42c>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d009      	beq.n	800321a <HAL_DMA_IRQHandler+0x2ee>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a54      	ldr	r2, [pc, #336]	; (800335c <HAL_DMA_IRQHandler+0x430>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d004      	beq.n	800321a <HAL_DMA_IRQHandler+0x2ee>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a52      	ldr	r2, [pc, #328]	; (8003360 <HAL_DMA_IRQHandler+0x434>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d10a      	bne.n	8003230 <HAL_DMA_IRQHandler+0x304>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	695b      	ldr	r3, [r3, #20]
 8003220:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003224:	2b00      	cmp	r3, #0
 8003226:	bf14      	ite	ne
 8003228:	2301      	movne	r3, #1
 800322a:	2300      	moveq	r3, #0
 800322c:	b2db      	uxtb	r3, r3
 800322e:	e003      	b.n	8003238 <HAL_DMA_IRQHandler+0x30c>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	2300      	movs	r3, #0
 8003238:	2b00      	cmp	r3, #0
 800323a:	d00d      	beq.n	8003258 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003240:	f003 031f 	and.w	r3, r3, #31
 8003244:	2201      	movs	r2, #1
 8003246:	409a      	lsls	r2, r3
 8003248:	6a3b      	ldr	r3, [r7, #32]
 800324a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003250:	f043 0202 	orr.w	r2, r3, #2
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800325c:	f003 031f 	and.w	r3, r3, #31
 8003260:	2204      	movs	r2, #4
 8003262:	409a      	lsls	r2, r3
 8003264:	69bb      	ldr	r3, [r7, #24]
 8003266:	4013      	ands	r3, r2
 8003268:	2b00      	cmp	r3, #0
 800326a:	f000 808f 	beq.w	800338c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a2c      	ldr	r2, [pc, #176]	; (8003324 <HAL_DMA_IRQHandler+0x3f8>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d04a      	beq.n	800330e <HAL_DMA_IRQHandler+0x3e2>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a2a      	ldr	r2, [pc, #168]	; (8003328 <HAL_DMA_IRQHandler+0x3fc>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d045      	beq.n	800330e <HAL_DMA_IRQHandler+0x3e2>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	4a29      	ldr	r2, [pc, #164]	; (800332c <HAL_DMA_IRQHandler+0x400>)
 8003288:	4293      	cmp	r3, r2
 800328a:	d040      	beq.n	800330e <HAL_DMA_IRQHandler+0x3e2>
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a27      	ldr	r2, [pc, #156]	; (8003330 <HAL_DMA_IRQHandler+0x404>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d03b      	beq.n	800330e <HAL_DMA_IRQHandler+0x3e2>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4a26      	ldr	r2, [pc, #152]	; (8003334 <HAL_DMA_IRQHandler+0x408>)
 800329c:	4293      	cmp	r3, r2
 800329e:	d036      	beq.n	800330e <HAL_DMA_IRQHandler+0x3e2>
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a24      	ldr	r2, [pc, #144]	; (8003338 <HAL_DMA_IRQHandler+0x40c>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d031      	beq.n	800330e <HAL_DMA_IRQHandler+0x3e2>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a23      	ldr	r2, [pc, #140]	; (800333c <HAL_DMA_IRQHandler+0x410>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d02c      	beq.n	800330e <HAL_DMA_IRQHandler+0x3e2>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a21      	ldr	r2, [pc, #132]	; (8003340 <HAL_DMA_IRQHandler+0x414>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d027      	beq.n	800330e <HAL_DMA_IRQHandler+0x3e2>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a20      	ldr	r2, [pc, #128]	; (8003344 <HAL_DMA_IRQHandler+0x418>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d022      	beq.n	800330e <HAL_DMA_IRQHandler+0x3e2>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a1e      	ldr	r2, [pc, #120]	; (8003348 <HAL_DMA_IRQHandler+0x41c>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d01d      	beq.n	800330e <HAL_DMA_IRQHandler+0x3e2>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a1d      	ldr	r2, [pc, #116]	; (800334c <HAL_DMA_IRQHandler+0x420>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d018      	beq.n	800330e <HAL_DMA_IRQHandler+0x3e2>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a1b      	ldr	r2, [pc, #108]	; (8003350 <HAL_DMA_IRQHandler+0x424>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d013      	beq.n	800330e <HAL_DMA_IRQHandler+0x3e2>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a1a      	ldr	r2, [pc, #104]	; (8003354 <HAL_DMA_IRQHandler+0x428>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d00e      	beq.n	800330e <HAL_DMA_IRQHandler+0x3e2>
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a18      	ldr	r2, [pc, #96]	; (8003358 <HAL_DMA_IRQHandler+0x42c>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d009      	beq.n	800330e <HAL_DMA_IRQHandler+0x3e2>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a17      	ldr	r2, [pc, #92]	; (800335c <HAL_DMA_IRQHandler+0x430>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d004      	beq.n	800330e <HAL_DMA_IRQHandler+0x3e2>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a15      	ldr	r2, [pc, #84]	; (8003360 <HAL_DMA_IRQHandler+0x434>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d12a      	bne.n	8003364 <HAL_DMA_IRQHandler+0x438>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f003 0302 	and.w	r3, r3, #2
 8003318:	2b00      	cmp	r3, #0
 800331a:	bf14      	ite	ne
 800331c:	2301      	movne	r3, #1
 800331e:	2300      	moveq	r3, #0
 8003320:	b2db      	uxtb	r3, r3
 8003322:	e023      	b.n	800336c <HAL_DMA_IRQHandler+0x440>
 8003324:	40020010 	.word	0x40020010
 8003328:	40020028 	.word	0x40020028
 800332c:	40020040 	.word	0x40020040
 8003330:	40020058 	.word	0x40020058
 8003334:	40020070 	.word	0x40020070
 8003338:	40020088 	.word	0x40020088
 800333c:	400200a0 	.word	0x400200a0
 8003340:	400200b8 	.word	0x400200b8
 8003344:	40020410 	.word	0x40020410
 8003348:	40020428 	.word	0x40020428
 800334c:	40020440 	.word	0x40020440
 8003350:	40020458 	.word	0x40020458
 8003354:	40020470 	.word	0x40020470
 8003358:	40020488 	.word	0x40020488
 800335c:	400204a0 	.word	0x400204a0
 8003360:	400204b8 	.word	0x400204b8
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	2300      	movs	r3, #0
 800336c:	2b00      	cmp	r3, #0
 800336e:	d00d      	beq.n	800338c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003374:	f003 031f 	and.w	r3, r3, #31
 8003378:	2204      	movs	r2, #4
 800337a:	409a      	lsls	r2, r3
 800337c:	6a3b      	ldr	r3, [r7, #32]
 800337e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003384:	f043 0204 	orr.w	r2, r3, #4
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003390:	f003 031f 	and.w	r3, r3, #31
 8003394:	2210      	movs	r2, #16
 8003396:	409a      	lsls	r2, r3
 8003398:	69bb      	ldr	r3, [r7, #24]
 800339a:	4013      	ands	r3, r2
 800339c:	2b00      	cmp	r3, #0
 800339e:	f000 80a6 	beq.w	80034ee <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a85      	ldr	r2, [pc, #532]	; (80035bc <HAL_DMA_IRQHandler+0x690>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d04a      	beq.n	8003442 <HAL_DMA_IRQHandler+0x516>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a83      	ldr	r2, [pc, #524]	; (80035c0 <HAL_DMA_IRQHandler+0x694>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d045      	beq.n	8003442 <HAL_DMA_IRQHandler+0x516>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a82      	ldr	r2, [pc, #520]	; (80035c4 <HAL_DMA_IRQHandler+0x698>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d040      	beq.n	8003442 <HAL_DMA_IRQHandler+0x516>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a80      	ldr	r2, [pc, #512]	; (80035c8 <HAL_DMA_IRQHandler+0x69c>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d03b      	beq.n	8003442 <HAL_DMA_IRQHandler+0x516>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a7f      	ldr	r2, [pc, #508]	; (80035cc <HAL_DMA_IRQHandler+0x6a0>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d036      	beq.n	8003442 <HAL_DMA_IRQHandler+0x516>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a7d      	ldr	r2, [pc, #500]	; (80035d0 <HAL_DMA_IRQHandler+0x6a4>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d031      	beq.n	8003442 <HAL_DMA_IRQHandler+0x516>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a7c      	ldr	r2, [pc, #496]	; (80035d4 <HAL_DMA_IRQHandler+0x6a8>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d02c      	beq.n	8003442 <HAL_DMA_IRQHandler+0x516>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a7a      	ldr	r2, [pc, #488]	; (80035d8 <HAL_DMA_IRQHandler+0x6ac>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d027      	beq.n	8003442 <HAL_DMA_IRQHandler+0x516>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a79      	ldr	r2, [pc, #484]	; (80035dc <HAL_DMA_IRQHandler+0x6b0>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d022      	beq.n	8003442 <HAL_DMA_IRQHandler+0x516>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a77      	ldr	r2, [pc, #476]	; (80035e0 <HAL_DMA_IRQHandler+0x6b4>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d01d      	beq.n	8003442 <HAL_DMA_IRQHandler+0x516>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a76      	ldr	r2, [pc, #472]	; (80035e4 <HAL_DMA_IRQHandler+0x6b8>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d018      	beq.n	8003442 <HAL_DMA_IRQHandler+0x516>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a74      	ldr	r2, [pc, #464]	; (80035e8 <HAL_DMA_IRQHandler+0x6bc>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d013      	beq.n	8003442 <HAL_DMA_IRQHandler+0x516>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a73      	ldr	r2, [pc, #460]	; (80035ec <HAL_DMA_IRQHandler+0x6c0>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d00e      	beq.n	8003442 <HAL_DMA_IRQHandler+0x516>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a71      	ldr	r2, [pc, #452]	; (80035f0 <HAL_DMA_IRQHandler+0x6c4>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d009      	beq.n	8003442 <HAL_DMA_IRQHandler+0x516>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a70      	ldr	r2, [pc, #448]	; (80035f4 <HAL_DMA_IRQHandler+0x6c8>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d004      	beq.n	8003442 <HAL_DMA_IRQHandler+0x516>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a6e      	ldr	r2, [pc, #440]	; (80035f8 <HAL_DMA_IRQHandler+0x6cc>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d10a      	bne.n	8003458 <HAL_DMA_IRQHandler+0x52c>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f003 0308 	and.w	r3, r3, #8
 800344c:	2b00      	cmp	r3, #0
 800344e:	bf14      	ite	ne
 8003450:	2301      	movne	r3, #1
 8003452:	2300      	moveq	r3, #0
 8003454:	b2db      	uxtb	r3, r3
 8003456:	e009      	b.n	800346c <HAL_DMA_IRQHandler+0x540>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f003 0304 	and.w	r3, r3, #4
 8003462:	2b00      	cmp	r3, #0
 8003464:	bf14      	ite	ne
 8003466:	2301      	movne	r3, #1
 8003468:	2300      	moveq	r3, #0
 800346a:	b2db      	uxtb	r3, r3
 800346c:	2b00      	cmp	r3, #0
 800346e:	d03e      	beq.n	80034ee <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003474:	f003 031f 	and.w	r3, r3, #31
 8003478:	2210      	movs	r2, #16
 800347a:	409a      	lsls	r2, r3
 800347c:	6a3b      	ldr	r3, [r7, #32]
 800347e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800348a:	2b00      	cmp	r3, #0
 800348c:	d018      	beq.n	80034c0 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003498:	2b00      	cmp	r3, #0
 800349a:	d108      	bne.n	80034ae <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d024      	beq.n	80034ee <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a8:	6878      	ldr	r0, [r7, #4]
 80034aa:	4798      	blx	r3
 80034ac:	e01f      	b.n	80034ee <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d01b      	beq.n	80034ee <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	4798      	blx	r3
 80034be:	e016      	b.n	80034ee <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d107      	bne.n	80034de <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f022 0208 	bic.w	r2, r2, #8
 80034dc:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d003      	beq.n	80034ee <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034f2:	f003 031f 	and.w	r3, r3, #31
 80034f6:	2220      	movs	r2, #32
 80034f8:	409a      	lsls	r2, r3
 80034fa:	69bb      	ldr	r3, [r7, #24]
 80034fc:	4013      	ands	r3, r2
 80034fe:	2b00      	cmp	r3, #0
 8003500:	f000 8110 	beq.w	8003724 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a2c      	ldr	r2, [pc, #176]	; (80035bc <HAL_DMA_IRQHandler+0x690>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d04a      	beq.n	80035a4 <HAL_DMA_IRQHandler+0x678>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4a2b      	ldr	r2, [pc, #172]	; (80035c0 <HAL_DMA_IRQHandler+0x694>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d045      	beq.n	80035a4 <HAL_DMA_IRQHandler+0x678>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a29      	ldr	r2, [pc, #164]	; (80035c4 <HAL_DMA_IRQHandler+0x698>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d040      	beq.n	80035a4 <HAL_DMA_IRQHandler+0x678>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a28      	ldr	r2, [pc, #160]	; (80035c8 <HAL_DMA_IRQHandler+0x69c>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d03b      	beq.n	80035a4 <HAL_DMA_IRQHandler+0x678>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4a26      	ldr	r2, [pc, #152]	; (80035cc <HAL_DMA_IRQHandler+0x6a0>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d036      	beq.n	80035a4 <HAL_DMA_IRQHandler+0x678>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4a25      	ldr	r2, [pc, #148]	; (80035d0 <HAL_DMA_IRQHandler+0x6a4>)
 800353c:	4293      	cmp	r3, r2
 800353e:	d031      	beq.n	80035a4 <HAL_DMA_IRQHandler+0x678>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4a23      	ldr	r2, [pc, #140]	; (80035d4 <HAL_DMA_IRQHandler+0x6a8>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d02c      	beq.n	80035a4 <HAL_DMA_IRQHandler+0x678>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4a22      	ldr	r2, [pc, #136]	; (80035d8 <HAL_DMA_IRQHandler+0x6ac>)
 8003550:	4293      	cmp	r3, r2
 8003552:	d027      	beq.n	80035a4 <HAL_DMA_IRQHandler+0x678>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4a20      	ldr	r2, [pc, #128]	; (80035dc <HAL_DMA_IRQHandler+0x6b0>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d022      	beq.n	80035a4 <HAL_DMA_IRQHandler+0x678>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a1f      	ldr	r2, [pc, #124]	; (80035e0 <HAL_DMA_IRQHandler+0x6b4>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d01d      	beq.n	80035a4 <HAL_DMA_IRQHandler+0x678>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a1d      	ldr	r2, [pc, #116]	; (80035e4 <HAL_DMA_IRQHandler+0x6b8>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d018      	beq.n	80035a4 <HAL_DMA_IRQHandler+0x678>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4a1c      	ldr	r2, [pc, #112]	; (80035e8 <HAL_DMA_IRQHandler+0x6bc>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d013      	beq.n	80035a4 <HAL_DMA_IRQHandler+0x678>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a1a      	ldr	r2, [pc, #104]	; (80035ec <HAL_DMA_IRQHandler+0x6c0>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d00e      	beq.n	80035a4 <HAL_DMA_IRQHandler+0x678>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4a19      	ldr	r2, [pc, #100]	; (80035f0 <HAL_DMA_IRQHandler+0x6c4>)
 800358c:	4293      	cmp	r3, r2
 800358e:	d009      	beq.n	80035a4 <HAL_DMA_IRQHandler+0x678>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4a17      	ldr	r2, [pc, #92]	; (80035f4 <HAL_DMA_IRQHandler+0x6c8>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d004      	beq.n	80035a4 <HAL_DMA_IRQHandler+0x678>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4a16      	ldr	r2, [pc, #88]	; (80035f8 <HAL_DMA_IRQHandler+0x6cc>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d12b      	bne.n	80035fc <HAL_DMA_IRQHandler+0x6d0>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f003 0310 	and.w	r3, r3, #16
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	bf14      	ite	ne
 80035b2:	2301      	movne	r3, #1
 80035b4:	2300      	moveq	r3, #0
 80035b6:	b2db      	uxtb	r3, r3
 80035b8:	e02a      	b.n	8003610 <HAL_DMA_IRQHandler+0x6e4>
 80035ba:	bf00      	nop
 80035bc:	40020010 	.word	0x40020010
 80035c0:	40020028 	.word	0x40020028
 80035c4:	40020040 	.word	0x40020040
 80035c8:	40020058 	.word	0x40020058
 80035cc:	40020070 	.word	0x40020070
 80035d0:	40020088 	.word	0x40020088
 80035d4:	400200a0 	.word	0x400200a0
 80035d8:	400200b8 	.word	0x400200b8
 80035dc:	40020410 	.word	0x40020410
 80035e0:	40020428 	.word	0x40020428
 80035e4:	40020440 	.word	0x40020440
 80035e8:	40020458 	.word	0x40020458
 80035ec:	40020470 	.word	0x40020470
 80035f0:	40020488 	.word	0x40020488
 80035f4:	400204a0 	.word	0x400204a0
 80035f8:	400204b8 	.word	0x400204b8
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f003 0302 	and.w	r3, r3, #2
 8003606:	2b00      	cmp	r3, #0
 8003608:	bf14      	ite	ne
 800360a:	2301      	movne	r3, #1
 800360c:	2300      	moveq	r3, #0
 800360e:	b2db      	uxtb	r3, r3
 8003610:	2b00      	cmp	r3, #0
 8003612:	f000 8087 	beq.w	8003724 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800361a:	f003 031f 	and.w	r3, r3, #31
 800361e:	2220      	movs	r2, #32
 8003620:	409a      	lsls	r2, r3
 8003622:	6a3b      	ldr	r3, [r7, #32]
 8003624:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800362c:	b2db      	uxtb	r3, r3
 800362e:	2b04      	cmp	r3, #4
 8003630:	d139      	bne.n	80036a6 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	681a      	ldr	r2, [r3, #0]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f022 0216 	bic.w	r2, r2, #22
 8003640:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	695a      	ldr	r2, [r3, #20]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003650:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003656:	2b00      	cmp	r3, #0
 8003658:	d103      	bne.n	8003662 <HAL_DMA_IRQHandler+0x736>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800365e:	2b00      	cmp	r3, #0
 8003660:	d007      	beq.n	8003672 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	681a      	ldr	r2, [r3, #0]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f022 0208 	bic.w	r2, r2, #8
 8003670:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003676:	f003 031f 	and.w	r3, r3, #31
 800367a:	223f      	movs	r2, #63	; 0x3f
 800367c:	409a      	lsls	r2, r3
 800367e:	6a3b      	ldr	r3, [r7, #32]
 8003680:	609a      	str	r2, [r3, #8]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2200      	movs	r2, #0
 8003686:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2201      	movs	r2, #1
 800368e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          if(hdma->XferAbortCallback != NULL)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003696:	2b00      	cmp	r3, #0
 8003698:	f000 834a 	beq.w	8003d30 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036a0:	6878      	ldr	r0, [r7, #4]
 80036a2:	4798      	blx	r3
          }
          return;
 80036a4:	e344      	b.n	8003d30 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d018      	beq.n	80036e6 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d108      	bne.n	80036d4 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d02c      	beq.n	8003724 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ce:	6878      	ldr	r0, [r7, #4]
 80036d0:	4798      	blx	r3
 80036d2:	e027      	b.n	8003724 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d023      	beq.n	8003724 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036e0:	6878      	ldr	r0, [r7, #4]
 80036e2:	4798      	blx	r3
 80036e4:	e01e      	b.n	8003724 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d10f      	bne.n	8003714 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f022 0210 	bic.w	r2, r2, #16
 8003702:	601a      	str	r2, [r3, #0]

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2200      	movs	r2, #0
 8003708:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2201      	movs	r2, #1
 8003710:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          }

          if(hdma->XferCpltCallback != NULL)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003718:	2b00      	cmp	r3, #0
 800371a:	d003      	beq.n	8003724 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003728:	2b00      	cmp	r3, #0
 800372a:	f000 8306 	beq.w	8003d3a <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003732:	f003 0301 	and.w	r3, r3, #1
 8003736:	2b00      	cmp	r3, #0
 8003738:	f000 8088 	beq.w	800384c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2204      	movs	r2, #4
 8003740:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a7a      	ldr	r2, [pc, #488]	; (8003934 <HAL_DMA_IRQHandler+0xa08>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d04a      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x8b8>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a79      	ldr	r2, [pc, #484]	; (8003938 <HAL_DMA_IRQHandler+0xa0c>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d045      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x8b8>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a77      	ldr	r2, [pc, #476]	; (800393c <HAL_DMA_IRQHandler+0xa10>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d040      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x8b8>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a76      	ldr	r2, [pc, #472]	; (8003940 <HAL_DMA_IRQHandler+0xa14>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d03b      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x8b8>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a74      	ldr	r2, [pc, #464]	; (8003944 <HAL_DMA_IRQHandler+0xa18>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d036      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x8b8>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a73      	ldr	r2, [pc, #460]	; (8003948 <HAL_DMA_IRQHandler+0xa1c>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d031      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x8b8>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a71      	ldr	r2, [pc, #452]	; (800394c <HAL_DMA_IRQHandler+0xa20>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d02c      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x8b8>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4a70      	ldr	r2, [pc, #448]	; (8003950 <HAL_DMA_IRQHandler+0xa24>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d027      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x8b8>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a6e      	ldr	r2, [pc, #440]	; (8003954 <HAL_DMA_IRQHandler+0xa28>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d022      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x8b8>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a6d      	ldr	r2, [pc, #436]	; (8003958 <HAL_DMA_IRQHandler+0xa2c>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d01d      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x8b8>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a6b      	ldr	r2, [pc, #428]	; (800395c <HAL_DMA_IRQHandler+0xa30>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d018      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x8b8>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a6a      	ldr	r2, [pc, #424]	; (8003960 <HAL_DMA_IRQHandler+0xa34>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d013      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x8b8>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a68      	ldr	r2, [pc, #416]	; (8003964 <HAL_DMA_IRQHandler+0xa38>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d00e      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x8b8>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a67      	ldr	r2, [pc, #412]	; (8003968 <HAL_DMA_IRQHandler+0xa3c>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d009      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x8b8>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a65      	ldr	r2, [pc, #404]	; (800396c <HAL_DMA_IRQHandler+0xa40>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d004      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x8b8>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a64      	ldr	r2, [pc, #400]	; (8003970 <HAL_DMA_IRQHandler+0xa44>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d108      	bne.n	80037f6 <HAL_DMA_IRQHandler+0x8ca>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f022 0201 	bic.w	r2, r2, #1
 80037f2:	601a      	str	r2, [r3, #0]
 80037f4:	e007      	b.n	8003806 <HAL_DMA_IRQHandler+0x8da>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f022 0201 	bic.w	r2, r2, #1
 8003804:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	3301      	adds	r3, #1
 800380a:	60fb      	str	r3, [r7, #12]
 800380c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800380e:	429a      	cmp	r2, r3
 8003810:	d307      	bcc.n	8003822 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 0301 	and.w	r3, r3, #1
 800381c:	2b00      	cmp	r3, #0
 800381e:	d1f2      	bne.n	8003806 <HAL_DMA_IRQHandler+0x8da>
 8003820:	e000      	b.n	8003824 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8003822:	bf00      	nop

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2200      	movs	r2, #0
 8003828:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 0301 	and.w	r3, r3, #1
 8003836:	2b00      	cmp	r3, #0
 8003838:	d004      	beq.n	8003844 <HAL_DMA_IRQHandler+0x918>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2203      	movs	r2, #3
 800383e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8003842:	e003      	b.n	800384c <HAL_DMA_IRQHandler+0x920>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2201      	movs	r2, #1
 8003848:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }
      }

      if(hdma->XferErrorCallback != NULL)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003850:	2b00      	cmp	r3, #0
 8003852:	f000 8272 	beq.w	8003d3a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800385a:	6878      	ldr	r0, [r7, #4]
 800385c:	4798      	blx	r3
 800385e:	e26c      	b.n	8003d3a <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a43      	ldr	r2, [pc, #268]	; (8003974 <HAL_DMA_IRQHandler+0xa48>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d022      	beq.n	80038b0 <HAL_DMA_IRQHandler+0x984>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a42      	ldr	r2, [pc, #264]	; (8003978 <HAL_DMA_IRQHandler+0xa4c>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d01d      	beq.n	80038b0 <HAL_DMA_IRQHandler+0x984>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a40      	ldr	r2, [pc, #256]	; (800397c <HAL_DMA_IRQHandler+0xa50>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d018      	beq.n	80038b0 <HAL_DMA_IRQHandler+0x984>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a3f      	ldr	r2, [pc, #252]	; (8003980 <HAL_DMA_IRQHandler+0xa54>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d013      	beq.n	80038b0 <HAL_DMA_IRQHandler+0x984>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a3d      	ldr	r2, [pc, #244]	; (8003984 <HAL_DMA_IRQHandler+0xa58>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d00e      	beq.n	80038b0 <HAL_DMA_IRQHandler+0x984>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a3c      	ldr	r2, [pc, #240]	; (8003988 <HAL_DMA_IRQHandler+0xa5c>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d009      	beq.n	80038b0 <HAL_DMA_IRQHandler+0x984>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a3a      	ldr	r2, [pc, #232]	; (800398c <HAL_DMA_IRQHandler+0xa60>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d004      	beq.n	80038b0 <HAL_DMA_IRQHandler+0x984>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a39      	ldr	r2, [pc, #228]	; (8003990 <HAL_DMA_IRQHandler+0xa64>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d101      	bne.n	80038b4 <HAL_DMA_IRQHandler+0x988>
 80038b0:	2301      	movs	r3, #1
 80038b2:	e000      	b.n	80038b6 <HAL_DMA_IRQHandler+0x98a>
 80038b4:	2300      	movs	r3, #0
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	f000 823f 	beq.w	8003d3a <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038c8:	f003 031f 	and.w	r3, r3, #31
 80038cc:	2204      	movs	r2, #4
 80038ce:	409a      	lsls	r2, r3
 80038d0:	697b      	ldr	r3, [r7, #20]
 80038d2:	4013      	ands	r3, r2
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	f000 80cd 	beq.w	8003a74 <HAL_DMA_IRQHandler+0xb48>
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	f003 0304 	and.w	r3, r3, #4
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	f000 80c7 	beq.w	8003a74 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038ea:	f003 031f 	and.w	r3, r3, #31
 80038ee:	2204      	movs	r2, #4
 80038f0:	409a      	lsls	r2, r3
 80038f2:	69fb      	ldr	r3, [r7, #28]
 80038f4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d049      	beq.n	8003994 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003900:	693b      	ldr	r3, [r7, #16]
 8003902:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003906:	2b00      	cmp	r3, #0
 8003908:	d109      	bne.n	800391e <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800390e:	2b00      	cmp	r3, #0
 8003910:	f000 8210 	beq.w	8003d34 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003918:	6878      	ldr	r0, [r7, #4]
 800391a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800391c:	e20a      	b.n	8003d34 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003922:	2b00      	cmp	r3, #0
 8003924:	f000 8206 	beq.w	8003d34 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800392c:	6878      	ldr	r0, [r7, #4]
 800392e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003930:	e200      	b.n	8003d34 <HAL_DMA_IRQHandler+0xe08>
 8003932:	bf00      	nop
 8003934:	40020010 	.word	0x40020010
 8003938:	40020028 	.word	0x40020028
 800393c:	40020040 	.word	0x40020040
 8003940:	40020058 	.word	0x40020058
 8003944:	40020070 	.word	0x40020070
 8003948:	40020088 	.word	0x40020088
 800394c:	400200a0 	.word	0x400200a0
 8003950:	400200b8 	.word	0x400200b8
 8003954:	40020410 	.word	0x40020410
 8003958:	40020428 	.word	0x40020428
 800395c:	40020440 	.word	0x40020440
 8003960:	40020458 	.word	0x40020458
 8003964:	40020470 	.word	0x40020470
 8003968:	40020488 	.word	0x40020488
 800396c:	400204a0 	.word	0x400204a0
 8003970:	400204b8 	.word	0x400204b8
 8003974:	58025408 	.word	0x58025408
 8003978:	5802541c 	.word	0x5802541c
 800397c:	58025430 	.word	0x58025430
 8003980:	58025444 	.word	0x58025444
 8003984:	58025458 	.word	0x58025458
 8003988:	5802546c 	.word	0x5802546c
 800398c:	58025480 	.word	0x58025480
 8003990:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	f003 0320 	and.w	r3, r3, #32
 800399a:	2b00      	cmp	r3, #0
 800399c:	d160      	bne.n	8003a60 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a8c      	ldr	r2, [pc, #560]	; (8003bd4 <HAL_DMA_IRQHandler+0xca8>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d04a      	beq.n	8003a3e <HAL_DMA_IRQHandler+0xb12>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a8a      	ldr	r2, [pc, #552]	; (8003bd8 <HAL_DMA_IRQHandler+0xcac>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d045      	beq.n	8003a3e <HAL_DMA_IRQHandler+0xb12>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a89      	ldr	r2, [pc, #548]	; (8003bdc <HAL_DMA_IRQHandler+0xcb0>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d040      	beq.n	8003a3e <HAL_DMA_IRQHandler+0xb12>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a87      	ldr	r2, [pc, #540]	; (8003be0 <HAL_DMA_IRQHandler+0xcb4>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d03b      	beq.n	8003a3e <HAL_DMA_IRQHandler+0xb12>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a86      	ldr	r2, [pc, #536]	; (8003be4 <HAL_DMA_IRQHandler+0xcb8>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d036      	beq.n	8003a3e <HAL_DMA_IRQHandler+0xb12>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a84      	ldr	r2, [pc, #528]	; (8003be8 <HAL_DMA_IRQHandler+0xcbc>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d031      	beq.n	8003a3e <HAL_DMA_IRQHandler+0xb12>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a83      	ldr	r2, [pc, #524]	; (8003bec <HAL_DMA_IRQHandler+0xcc0>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d02c      	beq.n	8003a3e <HAL_DMA_IRQHandler+0xb12>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a81      	ldr	r2, [pc, #516]	; (8003bf0 <HAL_DMA_IRQHandler+0xcc4>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d027      	beq.n	8003a3e <HAL_DMA_IRQHandler+0xb12>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a80      	ldr	r2, [pc, #512]	; (8003bf4 <HAL_DMA_IRQHandler+0xcc8>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d022      	beq.n	8003a3e <HAL_DMA_IRQHandler+0xb12>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4a7e      	ldr	r2, [pc, #504]	; (8003bf8 <HAL_DMA_IRQHandler+0xccc>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d01d      	beq.n	8003a3e <HAL_DMA_IRQHandler+0xb12>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a7d      	ldr	r2, [pc, #500]	; (8003bfc <HAL_DMA_IRQHandler+0xcd0>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d018      	beq.n	8003a3e <HAL_DMA_IRQHandler+0xb12>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a7b      	ldr	r2, [pc, #492]	; (8003c00 <HAL_DMA_IRQHandler+0xcd4>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d013      	beq.n	8003a3e <HAL_DMA_IRQHandler+0xb12>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a7a      	ldr	r2, [pc, #488]	; (8003c04 <HAL_DMA_IRQHandler+0xcd8>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d00e      	beq.n	8003a3e <HAL_DMA_IRQHandler+0xb12>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a78      	ldr	r2, [pc, #480]	; (8003c08 <HAL_DMA_IRQHandler+0xcdc>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d009      	beq.n	8003a3e <HAL_DMA_IRQHandler+0xb12>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a77      	ldr	r2, [pc, #476]	; (8003c0c <HAL_DMA_IRQHandler+0xce0>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d004      	beq.n	8003a3e <HAL_DMA_IRQHandler+0xb12>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a75      	ldr	r2, [pc, #468]	; (8003c10 <HAL_DMA_IRQHandler+0xce4>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d108      	bne.n	8003a50 <HAL_DMA_IRQHandler+0xb24>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f022 0208 	bic.w	r2, r2, #8
 8003a4c:	601a      	str	r2, [r3, #0]
 8003a4e:	e007      	b.n	8003a60 <HAL_DMA_IRQHandler+0xb34>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f022 0204 	bic.w	r2, r2, #4
 8003a5e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	f000 8165 	beq.w	8003d34 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003a72:	e15f      	b.n	8003d34 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a78:	f003 031f 	and.w	r3, r3, #31
 8003a7c:	2202      	movs	r2, #2
 8003a7e:	409a      	lsls	r2, r3
 8003a80:	697b      	ldr	r3, [r7, #20]
 8003a82:	4013      	ands	r3, r2
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	f000 80c5 	beq.w	8003c14 <HAL_DMA_IRQHandler+0xce8>
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	f003 0302 	and.w	r3, r3, #2
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	f000 80bf 	beq.w	8003c14 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a9a:	f003 031f 	and.w	r3, r3, #31
 8003a9e:	2202      	movs	r2, #2
 8003aa0:	409a      	lsls	r2, r3
 8003aa2:	69fb      	ldr	r3, [r7, #28]
 8003aa4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d018      	beq.n	8003ae2 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003ab0:	693b      	ldr	r3, [r7, #16]
 8003ab2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d109      	bne.n	8003ace <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	f000 813a 	beq.w	8003d38 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ac8:	6878      	ldr	r0, [r7, #4]
 8003aca:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003acc:	e134      	b.n	8003d38 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	f000 8130 	beq.w	8003d38 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003adc:	6878      	ldr	r0, [r7, #4]
 8003ade:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003ae0:	e12a      	b.n	8003d38 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	f003 0320 	and.w	r3, r3, #32
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d168      	bne.n	8003bbe <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a38      	ldr	r2, [pc, #224]	; (8003bd4 <HAL_DMA_IRQHandler+0xca8>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d04a      	beq.n	8003b8c <HAL_DMA_IRQHandler+0xc60>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a37      	ldr	r2, [pc, #220]	; (8003bd8 <HAL_DMA_IRQHandler+0xcac>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d045      	beq.n	8003b8c <HAL_DMA_IRQHandler+0xc60>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a35      	ldr	r2, [pc, #212]	; (8003bdc <HAL_DMA_IRQHandler+0xcb0>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d040      	beq.n	8003b8c <HAL_DMA_IRQHandler+0xc60>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	4a34      	ldr	r2, [pc, #208]	; (8003be0 <HAL_DMA_IRQHandler+0xcb4>)
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d03b      	beq.n	8003b8c <HAL_DMA_IRQHandler+0xc60>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4a32      	ldr	r2, [pc, #200]	; (8003be4 <HAL_DMA_IRQHandler+0xcb8>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d036      	beq.n	8003b8c <HAL_DMA_IRQHandler+0xc60>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4a31      	ldr	r2, [pc, #196]	; (8003be8 <HAL_DMA_IRQHandler+0xcbc>)
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d031      	beq.n	8003b8c <HAL_DMA_IRQHandler+0xc60>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a2f      	ldr	r2, [pc, #188]	; (8003bec <HAL_DMA_IRQHandler+0xcc0>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d02c      	beq.n	8003b8c <HAL_DMA_IRQHandler+0xc60>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4a2e      	ldr	r2, [pc, #184]	; (8003bf0 <HAL_DMA_IRQHandler+0xcc4>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d027      	beq.n	8003b8c <HAL_DMA_IRQHandler+0xc60>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a2c      	ldr	r2, [pc, #176]	; (8003bf4 <HAL_DMA_IRQHandler+0xcc8>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d022      	beq.n	8003b8c <HAL_DMA_IRQHandler+0xc60>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4a2b      	ldr	r2, [pc, #172]	; (8003bf8 <HAL_DMA_IRQHandler+0xccc>)
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d01d      	beq.n	8003b8c <HAL_DMA_IRQHandler+0xc60>
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a29      	ldr	r2, [pc, #164]	; (8003bfc <HAL_DMA_IRQHandler+0xcd0>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d018      	beq.n	8003b8c <HAL_DMA_IRQHandler+0xc60>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4a28      	ldr	r2, [pc, #160]	; (8003c00 <HAL_DMA_IRQHandler+0xcd4>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d013      	beq.n	8003b8c <HAL_DMA_IRQHandler+0xc60>
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a26      	ldr	r2, [pc, #152]	; (8003c04 <HAL_DMA_IRQHandler+0xcd8>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d00e      	beq.n	8003b8c <HAL_DMA_IRQHandler+0xc60>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a25      	ldr	r2, [pc, #148]	; (8003c08 <HAL_DMA_IRQHandler+0xcdc>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d009      	beq.n	8003b8c <HAL_DMA_IRQHandler+0xc60>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a23      	ldr	r2, [pc, #140]	; (8003c0c <HAL_DMA_IRQHandler+0xce0>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d004      	beq.n	8003b8c <HAL_DMA_IRQHandler+0xc60>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a22      	ldr	r2, [pc, #136]	; (8003c10 <HAL_DMA_IRQHandler+0xce4>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d108      	bne.n	8003b9e <HAL_DMA_IRQHandler+0xc72>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f022 0214 	bic.w	r2, r2, #20
 8003b9a:	601a      	str	r2, [r3, #0]
 8003b9c:	e007      	b.n	8003bae <HAL_DMA_IRQHandler+0xc82>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	681a      	ldr	r2, [r3, #0]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f022 020a 	bic.w	r2, r2, #10
 8003bac:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2201      	movs	r2, #1
 8003bba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	f000 80b8 	beq.w	8003d38 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bcc:	6878      	ldr	r0, [r7, #4]
 8003bce:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003bd0:	e0b2      	b.n	8003d38 <HAL_DMA_IRQHandler+0xe0c>
 8003bd2:	bf00      	nop
 8003bd4:	40020010 	.word	0x40020010
 8003bd8:	40020028 	.word	0x40020028
 8003bdc:	40020040 	.word	0x40020040
 8003be0:	40020058 	.word	0x40020058
 8003be4:	40020070 	.word	0x40020070
 8003be8:	40020088 	.word	0x40020088
 8003bec:	400200a0 	.word	0x400200a0
 8003bf0:	400200b8 	.word	0x400200b8
 8003bf4:	40020410 	.word	0x40020410
 8003bf8:	40020428 	.word	0x40020428
 8003bfc:	40020440 	.word	0x40020440
 8003c00:	40020458 	.word	0x40020458
 8003c04:	40020470 	.word	0x40020470
 8003c08:	40020488 	.word	0x40020488
 8003c0c:	400204a0 	.word	0x400204a0
 8003c10:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c18:	f003 031f 	and.w	r3, r3, #31
 8003c1c:	2208      	movs	r2, #8
 8003c1e:	409a      	lsls	r2, r3
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	4013      	ands	r3, r2
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	f000 8088 	beq.w	8003d3a <HAL_DMA_IRQHandler+0xe0e>
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	f003 0308 	and.w	r3, r3, #8
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	f000 8082 	beq.w	8003d3a <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a41      	ldr	r2, [pc, #260]	; (8003d40 <HAL_DMA_IRQHandler+0xe14>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d04a      	beq.n	8003cd6 <HAL_DMA_IRQHandler+0xdaa>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4a3f      	ldr	r2, [pc, #252]	; (8003d44 <HAL_DMA_IRQHandler+0xe18>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d045      	beq.n	8003cd6 <HAL_DMA_IRQHandler+0xdaa>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4a3e      	ldr	r2, [pc, #248]	; (8003d48 <HAL_DMA_IRQHandler+0xe1c>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d040      	beq.n	8003cd6 <HAL_DMA_IRQHandler+0xdaa>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4a3c      	ldr	r2, [pc, #240]	; (8003d4c <HAL_DMA_IRQHandler+0xe20>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d03b      	beq.n	8003cd6 <HAL_DMA_IRQHandler+0xdaa>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4a3b      	ldr	r2, [pc, #236]	; (8003d50 <HAL_DMA_IRQHandler+0xe24>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d036      	beq.n	8003cd6 <HAL_DMA_IRQHandler+0xdaa>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a39      	ldr	r2, [pc, #228]	; (8003d54 <HAL_DMA_IRQHandler+0xe28>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d031      	beq.n	8003cd6 <HAL_DMA_IRQHandler+0xdaa>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a38      	ldr	r2, [pc, #224]	; (8003d58 <HAL_DMA_IRQHandler+0xe2c>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d02c      	beq.n	8003cd6 <HAL_DMA_IRQHandler+0xdaa>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a36      	ldr	r2, [pc, #216]	; (8003d5c <HAL_DMA_IRQHandler+0xe30>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d027      	beq.n	8003cd6 <HAL_DMA_IRQHandler+0xdaa>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a35      	ldr	r2, [pc, #212]	; (8003d60 <HAL_DMA_IRQHandler+0xe34>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d022      	beq.n	8003cd6 <HAL_DMA_IRQHandler+0xdaa>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a33      	ldr	r2, [pc, #204]	; (8003d64 <HAL_DMA_IRQHandler+0xe38>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d01d      	beq.n	8003cd6 <HAL_DMA_IRQHandler+0xdaa>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a32      	ldr	r2, [pc, #200]	; (8003d68 <HAL_DMA_IRQHandler+0xe3c>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d018      	beq.n	8003cd6 <HAL_DMA_IRQHandler+0xdaa>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a30      	ldr	r2, [pc, #192]	; (8003d6c <HAL_DMA_IRQHandler+0xe40>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d013      	beq.n	8003cd6 <HAL_DMA_IRQHandler+0xdaa>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4a2f      	ldr	r2, [pc, #188]	; (8003d70 <HAL_DMA_IRQHandler+0xe44>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d00e      	beq.n	8003cd6 <HAL_DMA_IRQHandler+0xdaa>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a2d      	ldr	r2, [pc, #180]	; (8003d74 <HAL_DMA_IRQHandler+0xe48>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d009      	beq.n	8003cd6 <HAL_DMA_IRQHandler+0xdaa>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a2c      	ldr	r2, [pc, #176]	; (8003d78 <HAL_DMA_IRQHandler+0xe4c>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d004      	beq.n	8003cd6 <HAL_DMA_IRQHandler+0xdaa>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a2a      	ldr	r2, [pc, #168]	; (8003d7c <HAL_DMA_IRQHandler+0xe50>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d108      	bne.n	8003ce8 <HAL_DMA_IRQHandler+0xdbc>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	681a      	ldr	r2, [r3, #0]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f022 021c 	bic.w	r2, r2, #28
 8003ce4:	601a      	str	r2, [r3, #0]
 8003ce6:	e007      	b.n	8003cf8 <HAL_DMA_IRQHandler+0xdcc>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681a      	ldr	r2, [r3, #0]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f022 020e 	bic.w	r2, r2, #14
 8003cf6:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cfc:	f003 031f 	and.w	r3, r3, #31
 8003d00:	2201      	movs	r2, #1
 8003d02:	409a      	lsls	r2, r3
 8003d04:	69fb      	ldr	r3, [r7, #28]
 8003d06:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2201      	movs	r2, #1
 8003d0c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2200      	movs	r2, #0
 8003d12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2201      	movs	r2, #1
 8003d1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      if (hdma->XferErrorCallback != NULL)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d009      	beq.n	8003d3a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	4798      	blx	r3
 8003d2e:	e004      	b.n	8003d3a <HAL_DMA_IRQHandler+0xe0e>
          return;
 8003d30:	bf00      	nop
 8003d32:	e002      	b.n	8003d3a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003d34:	bf00      	nop
 8003d36:	e000      	b.n	8003d3a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003d38:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003d3a:	3728      	adds	r7, #40	; 0x28
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}
 8003d40:	40020010 	.word	0x40020010
 8003d44:	40020028 	.word	0x40020028
 8003d48:	40020040 	.word	0x40020040
 8003d4c:	40020058 	.word	0x40020058
 8003d50:	40020070 	.word	0x40020070
 8003d54:	40020088 	.word	0x40020088
 8003d58:	400200a0 	.word	0x400200a0
 8003d5c:	400200b8 	.word	0x400200b8
 8003d60:	40020410 	.word	0x40020410
 8003d64:	40020428 	.word	0x40020428
 8003d68:	40020440 	.word	0x40020440
 8003d6c:	40020458 	.word	0x40020458
 8003d70:	40020470 	.word	0x40020470
 8003d74:	40020488 	.word	0x40020488
 8003d78:	400204a0 	.word	0x400204a0
 8003d7c:	400204b8 	.word	0x400204b8

08003d80 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b083      	sub	sp, #12
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	370c      	adds	r7, #12
 8003d90:	46bd      	mov	sp, r7
 8003d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d96:	4770      	bx	lr

08003d98 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b087      	sub	sp, #28
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	60f8      	str	r0, [r7, #12]
 8003da0:	60b9      	str	r1, [r7, #8]
 8003da2:	607a      	str	r2, [r7, #4]
 8003da4:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003daa:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003db0:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a84      	ldr	r2, [pc, #528]	; (8003fc8 <DMA_SetConfig+0x230>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d072      	beq.n	8003ea2 <DMA_SetConfig+0x10a>
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a82      	ldr	r2, [pc, #520]	; (8003fcc <DMA_SetConfig+0x234>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d06d      	beq.n	8003ea2 <DMA_SetConfig+0x10a>
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a81      	ldr	r2, [pc, #516]	; (8003fd0 <DMA_SetConfig+0x238>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d068      	beq.n	8003ea2 <DMA_SetConfig+0x10a>
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a7f      	ldr	r2, [pc, #508]	; (8003fd4 <DMA_SetConfig+0x23c>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d063      	beq.n	8003ea2 <DMA_SetConfig+0x10a>
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a7e      	ldr	r2, [pc, #504]	; (8003fd8 <DMA_SetConfig+0x240>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d05e      	beq.n	8003ea2 <DMA_SetConfig+0x10a>
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a7c      	ldr	r2, [pc, #496]	; (8003fdc <DMA_SetConfig+0x244>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d059      	beq.n	8003ea2 <DMA_SetConfig+0x10a>
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a7b      	ldr	r2, [pc, #492]	; (8003fe0 <DMA_SetConfig+0x248>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d054      	beq.n	8003ea2 <DMA_SetConfig+0x10a>
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a79      	ldr	r2, [pc, #484]	; (8003fe4 <DMA_SetConfig+0x24c>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d04f      	beq.n	8003ea2 <DMA_SetConfig+0x10a>
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a78      	ldr	r2, [pc, #480]	; (8003fe8 <DMA_SetConfig+0x250>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d04a      	beq.n	8003ea2 <DMA_SetConfig+0x10a>
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a76      	ldr	r2, [pc, #472]	; (8003fec <DMA_SetConfig+0x254>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d045      	beq.n	8003ea2 <DMA_SetConfig+0x10a>
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a75      	ldr	r2, [pc, #468]	; (8003ff0 <DMA_SetConfig+0x258>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d040      	beq.n	8003ea2 <DMA_SetConfig+0x10a>
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a73      	ldr	r2, [pc, #460]	; (8003ff4 <DMA_SetConfig+0x25c>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d03b      	beq.n	8003ea2 <DMA_SetConfig+0x10a>
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a72      	ldr	r2, [pc, #456]	; (8003ff8 <DMA_SetConfig+0x260>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d036      	beq.n	8003ea2 <DMA_SetConfig+0x10a>
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a70      	ldr	r2, [pc, #448]	; (8003ffc <DMA_SetConfig+0x264>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d031      	beq.n	8003ea2 <DMA_SetConfig+0x10a>
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a6f      	ldr	r2, [pc, #444]	; (8004000 <DMA_SetConfig+0x268>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d02c      	beq.n	8003ea2 <DMA_SetConfig+0x10a>
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a6d      	ldr	r2, [pc, #436]	; (8004004 <DMA_SetConfig+0x26c>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d027      	beq.n	8003ea2 <DMA_SetConfig+0x10a>
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a6c      	ldr	r2, [pc, #432]	; (8004008 <DMA_SetConfig+0x270>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d022      	beq.n	8003ea2 <DMA_SetConfig+0x10a>
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a6a      	ldr	r2, [pc, #424]	; (800400c <DMA_SetConfig+0x274>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d01d      	beq.n	8003ea2 <DMA_SetConfig+0x10a>
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a69      	ldr	r2, [pc, #420]	; (8004010 <DMA_SetConfig+0x278>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d018      	beq.n	8003ea2 <DMA_SetConfig+0x10a>
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a67      	ldr	r2, [pc, #412]	; (8004014 <DMA_SetConfig+0x27c>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d013      	beq.n	8003ea2 <DMA_SetConfig+0x10a>
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a66      	ldr	r2, [pc, #408]	; (8004018 <DMA_SetConfig+0x280>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d00e      	beq.n	8003ea2 <DMA_SetConfig+0x10a>
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a64      	ldr	r2, [pc, #400]	; (800401c <DMA_SetConfig+0x284>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d009      	beq.n	8003ea2 <DMA_SetConfig+0x10a>
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a63      	ldr	r2, [pc, #396]	; (8004020 <DMA_SetConfig+0x288>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d004      	beq.n	8003ea2 <DMA_SetConfig+0x10a>
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a61      	ldr	r2, [pc, #388]	; (8004024 <DMA_SetConfig+0x28c>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d101      	bne.n	8003ea6 <DMA_SetConfig+0x10e>
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e000      	b.n	8003ea8 <DMA_SetConfig+0x110>
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d00d      	beq.n	8003ec8 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003eb0:	68fa      	ldr	r2, [r7, #12]
 8003eb2:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8003eb4:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d004      	beq.n	8003ec8 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ec2:	68fa      	ldr	r2, [r7, #12]
 8003ec4:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003ec6:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a3e      	ldr	r2, [pc, #248]	; (8003fc8 <DMA_SetConfig+0x230>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d04a      	beq.n	8003f68 <DMA_SetConfig+0x1d0>
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4a3d      	ldr	r2, [pc, #244]	; (8003fcc <DMA_SetConfig+0x234>)
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d045      	beq.n	8003f68 <DMA_SetConfig+0x1d0>
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a3b      	ldr	r2, [pc, #236]	; (8003fd0 <DMA_SetConfig+0x238>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d040      	beq.n	8003f68 <DMA_SetConfig+0x1d0>
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a3a      	ldr	r2, [pc, #232]	; (8003fd4 <DMA_SetConfig+0x23c>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d03b      	beq.n	8003f68 <DMA_SetConfig+0x1d0>
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a38      	ldr	r2, [pc, #224]	; (8003fd8 <DMA_SetConfig+0x240>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d036      	beq.n	8003f68 <DMA_SetConfig+0x1d0>
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4a37      	ldr	r2, [pc, #220]	; (8003fdc <DMA_SetConfig+0x244>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d031      	beq.n	8003f68 <DMA_SetConfig+0x1d0>
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a35      	ldr	r2, [pc, #212]	; (8003fe0 <DMA_SetConfig+0x248>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d02c      	beq.n	8003f68 <DMA_SetConfig+0x1d0>
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4a34      	ldr	r2, [pc, #208]	; (8003fe4 <DMA_SetConfig+0x24c>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d027      	beq.n	8003f68 <DMA_SetConfig+0x1d0>
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a32      	ldr	r2, [pc, #200]	; (8003fe8 <DMA_SetConfig+0x250>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d022      	beq.n	8003f68 <DMA_SetConfig+0x1d0>
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a31      	ldr	r2, [pc, #196]	; (8003fec <DMA_SetConfig+0x254>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d01d      	beq.n	8003f68 <DMA_SetConfig+0x1d0>
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a2f      	ldr	r2, [pc, #188]	; (8003ff0 <DMA_SetConfig+0x258>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d018      	beq.n	8003f68 <DMA_SetConfig+0x1d0>
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a2e      	ldr	r2, [pc, #184]	; (8003ff4 <DMA_SetConfig+0x25c>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d013      	beq.n	8003f68 <DMA_SetConfig+0x1d0>
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a2c      	ldr	r2, [pc, #176]	; (8003ff8 <DMA_SetConfig+0x260>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d00e      	beq.n	8003f68 <DMA_SetConfig+0x1d0>
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a2b      	ldr	r2, [pc, #172]	; (8003ffc <DMA_SetConfig+0x264>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d009      	beq.n	8003f68 <DMA_SetConfig+0x1d0>
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a29      	ldr	r2, [pc, #164]	; (8004000 <DMA_SetConfig+0x268>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d004      	beq.n	8003f68 <DMA_SetConfig+0x1d0>
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a28      	ldr	r2, [pc, #160]	; (8004004 <DMA_SetConfig+0x26c>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d101      	bne.n	8003f6c <DMA_SetConfig+0x1d4>
 8003f68:	2301      	movs	r3, #1
 8003f6a:	e000      	b.n	8003f6e <DMA_SetConfig+0x1d6>
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d05a      	beq.n	8004028 <DMA_SetConfig+0x290>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f76:	f003 031f 	and.w	r3, r3, #31
 8003f7a:	223f      	movs	r2, #63	; 0x3f
 8003f7c:	409a      	lsls	r2, r3
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	681a      	ldr	r2, [r3, #0]
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003f90:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	683a      	ldr	r2, [r7, #0]
 8003f98:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	2b40      	cmp	r3, #64	; 0x40
 8003fa0:	d108      	bne.n	8003fb4 <DMA_SetConfig+0x21c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	687a      	ldr	r2, [r7, #4]
 8003fa8:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	68ba      	ldr	r2, [r7, #8]
 8003fb0:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003fb2:	e087      	b.n	80040c4 <DMA_SetConfig+0x32c>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	68ba      	ldr	r2, [r7, #8]
 8003fba:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	687a      	ldr	r2, [r7, #4]
 8003fc2:	60da      	str	r2, [r3, #12]
}
 8003fc4:	e07e      	b.n	80040c4 <DMA_SetConfig+0x32c>
 8003fc6:	bf00      	nop
 8003fc8:	40020010 	.word	0x40020010
 8003fcc:	40020028 	.word	0x40020028
 8003fd0:	40020040 	.word	0x40020040
 8003fd4:	40020058 	.word	0x40020058
 8003fd8:	40020070 	.word	0x40020070
 8003fdc:	40020088 	.word	0x40020088
 8003fe0:	400200a0 	.word	0x400200a0
 8003fe4:	400200b8 	.word	0x400200b8
 8003fe8:	40020410 	.word	0x40020410
 8003fec:	40020428 	.word	0x40020428
 8003ff0:	40020440 	.word	0x40020440
 8003ff4:	40020458 	.word	0x40020458
 8003ff8:	40020470 	.word	0x40020470
 8003ffc:	40020488 	.word	0x40020488
 8004000:	400204a0 	.word	0x400204a0
 8004004:	400204b8 	.word	0x400204b8
 8004008:	58025408 	.word	0x58025408
 800400c:	5802541c 	.word	0x5802541c
 8004010:	58025430 	.word	0x58025430
 8004014:	58025444 	.word	0x58025444
 8004018:	58025458 	.word	0x58025458
 800401c:	5802546c 	.word	0x5802546c
 8004020:	58025480 	.word	0x58025480
 8004024:	58025494 	.word	0x58025494
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a28      	ldr	r2, [pc, #160]	; (80040d0 <DMA_SetConfig+0x338>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d022      	beq.n	8004078 <DMA_SetConfig+0x2e0>
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a27      	ldr	r2, [pc, #156]	; (80040d4 <DMA_SetConfig+0x33c>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d01d      	beq.n	8004078 <DMA_SetConfig+0x2e0>
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a25      	ldr	r2, [pc, #148]	; (80040d8 <DMA_SetConfig+0x340>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d018      	beq.n	8004078 <DMA_SetConfig+0x2e0>
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4a24      	ldr	r2, [pc, #144]	; (80040dc <DMA_SetConfig+0x344>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d013      	beq.n	8004078 <DMA_SetConfig+0x2e0>
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a22      	ldr	r2, [pc, #136]	; (80040e0 <DMA_SetConfig+0x348>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d00e      	beq.n	8004078 <DMA_SetConfig+0x2e0>
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a21      	ldr	r2, [pc, #132]	; (80040e4 <DMA_SetConfig+0x34c>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d009      	beq.n	8004078 <DMA_SetConfig+0x2e0>
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a1f      	ldr	r2, [pc, #124]	; (80040e8 <DMA_SetConfig+0x350>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d004      	beq.n	8004078 <DMA_SetConfig+0x2e0>
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a1e      	ldr	r2, [pc, #120]	; (80040ec <DMA_SetConfig+0x354>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d101      	bne.n	800407c <DMA_SetConfig+0x2e4>
 8004078:	2301      	movs	r3, #1
 800407a:	e000      	b.n	800407e <DMA_SetConfig+0x2e6>
 800407c:	2300      	movs	r3, #0
 800407e:	2b00      	cmp	r3, #0
 8004080:	d020      	beq.n	80040c4 <DMA_SetConfig+0x32c>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004086:	f003 031f 	and.w	r3, r3, #31
 800408a:	2201      	movs	r2, #1
 800408c:	409a      	lsls	r2, r3
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	683a      	ldr	r2, [r7, #0]
 8004098:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	689b      	ldr	r3, [r3, #8]
 800409e:	2b40      	cmp	r3, #64	; 0x40
 80040a0:	d108      	bne.n	80040b4 <DMA_SetConfig+0x31c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	687a      	ldr	r2, [r7, #4]
 80040a8:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	68ba      	ldr	r2, [r7, #8]
 80040b0:	60da      	str	r2, [r3, #12]
}
 80040b2:	e007      	b.n	80040c4 <DMA_SetConfig+0x32c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	68ba      	ldr	r2, [r7, #8]
 80040ba:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	687a      	ldr	r2, [r7, #4]
 80040c2:	60da      	str	r2, [r3, #12]
}
 80040c4:	bf00      	nop
 80040c6:	371c      	adds	r7, #28
 80040c8:	46bd      	mov	sp, r7
 80040ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ce:	4770      	bx	lr
 80040d0:	58025408 	.word	0x58025408
 80040d4:	5802541c 	.word	0x5802541c
 80040d8:	58025430 	.word	0x58025430
 80040dc:	58025444 	.word	0x58025444
 80040e0:	58025458 	.word	0x58025458
 80040e4:	5802546c 	.word	0x5802546c
 80040e8:	58025480 	.word	0x58025480
 80040ec:	58025494 	.word	0x58025494

080040f0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80040f0:	b480      	push	{r7}
 80040f2:	b085      	sub	sp, #20
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a42      	ldr	r2, [pc, #264]	; (8004208 <DMA_CalcBaseAndBitshift+0x118>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d04a      	beq.n	8004198 <DMA_CalcBaseAndBitshift+0xa8>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a41      	ldr	r2, [pc, #260]	; (800420c <DMA_CalcBaseAndBitshift+0x11c>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d045      	beq.n	8004198 <DMA_CalcBaseAndBitshift+0xa8>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a3f      	ldr	r2, [pc, #252]	; (8004210 <DMA_CalcBaseAndBitshift+0x120>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d040      	beq.n	8004198 <DMA_CalcBaseAndBitshift+0xa8>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a3e      	ldr	r2, [pc, #248]	; (8004214 <DMA_CalcBaseAndBitshift+0x124>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d03b      	beq.n	8004198 <DMA_CalcBaseAndBitshift+0xa8>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a3c      	ldr	r2, [pc, #240]	; (8004218 <DMA_CalcBaseAndBitshift+0x128>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d036      	beq.n	8004198 <DMA_CalcBaseAndBitshift+0xa8>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a3b      	ldr	r2, [pc, #236]	; (800421c <DMA_CalcBaseAndBitshift+0x12c>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d031      	beq.n	8004198 <DMA_CalcBaseAndBitshift+0xa8>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a39      	ldr	r2, [pc, #228]	; (8004220 <DMA_CalcBaseAndBitshift+0x130>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d02c      	beq.n	8004198 <DMA_CalcBaseAndBitshift+0xa8>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a38      	ldr	r2, [pc, #224]	; (8004224 <DMA_CalcBaseAndBitshift+0x134>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d027      	beq.n	8004198 <DMA_CalcBaseAndBitshift+0xa8>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a36      	ldr	r2, [pc, #216]	; (8004228 <DMA_CalcBaseAndBitshift+0x138>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d022      	beq.n	8004198 <DMA_CalcBaseAndBitshift+0xa8>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a35      	ldr	r2, [pc, #212]	; (800422c <DMA_CalcBaseAndBitshift+0x13c>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d01d      	beq.n	8004198 <DMA_CalcBaseAndBitshift+0xa8>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a33      	ldr	r2, [pc, #204]	; (8004230 <DMA_CalcBaseAndBitshift+0x140>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d018      	beq.n	8004198 <DMA_CalcBaseAndBitshift+0xa8>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a32      	ldr	r2, [pc, #200]	; (8004234 <DMA_CalcBaseAndBitshift+0x144>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d013      	beq.n	8004198 <DMA_CalcBaseAndBitshift+0xa8>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a30      	ldr	r2, [pc, #192]	; (8004238 <DMA_CalcBaseAndBitshift+0x148>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d00e      	beq.n	8004198 <DMA_CalcBaseAndBitshift+0xa8>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a2f      	ldr	r2, [pc, #188]	; (800423c <DMA_CalcBaseAndBitshift+0x14c>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d009      	beq.n	8004198 <DMA_CalcBaseAndBitshift+0xa8>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a2d      	ldr	r2, [pc, #180]	; (8004240 <DMA_CalcBaseAndBitshift+0x150>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d004      	beq.n	8004198 <DMA_CalcBaseAndBitshift+0xa8>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a2c      	ldr	r2, [pc, #176]	; (8004244 <DMA_CalcBaseAndBitshift+0x154>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d101      	bne.n	800419c <DMA_CalcBaseAndBitshift+0xac>
 8004198:	2301      	movs	r3, #1
 800419a:	e000      	b.n	800419e <DMA_CalcBaseAndBitshift+0xae>
 800419c:	2300      	movs	r3, #0
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d024      	beq.n	80041ec <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	b2db      	uxtb	r3, r3
 80041a8:	3b10      	subs	r3, #16
 80041aa:	4a27      	ldr	r2, [pc, #156]	; (8004248 <DMA_CalcBaseAndBitshift+0x158>)
 80041ac:	fba2 2303 	umull	r2, r3, r2, r3
 80041b0:	091b      	lsrs	r3, r3, #4
 80041b2:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	f003 0307 	and.w	r3, r3, #7
 80041ba:	4a24      	ldr	r2, [pc, #144]	; (800424c <DMA_CalcBaseAndBitshift+0x15c>)
 80041bc:	5cd3      	ldrb	r3, [r2, r3]
 80041be:	461a      	mov	r2, r3
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2b03      	cmp	r3, #3
 80041c8:	d908      	bls.n	80041dc <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	461a      	mov	r2, r3
 80041d0:	4b1f      	ldr	r3, [pc, #124]	; (8004250 <DMA_CalcBaseAndBitshift+0x160>)
 80041d2:	4013      	ands	r3, r2
 80041d4:	1d1a      	adds	r2, r3, #4
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	659a      	str	r2, [r3, #88]	; 0x58
 80041da:	e00d      	b.n	80041f8 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	461a      	mov	r2, r3
 80041e2:	4b1b      	ldr	r3, [pc, #108]	; (8004250 <DMA_CalcBaseAndBitshift+0x160>)
 80041e4:	4013      	ands	r3, r2
 80041e6:	687a      	ldr	r2, [r7, #4]
 80041e8:	6593      	str	r3, [r2, #88]	; 0x58
 80041ea:	e005      	b.n	80041f8 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80041fc:	4618      	mov	r0, r3
 80041fe:	3714      	adds	r7, #20
 8004200:	46bd      	mov	sp, r7
 8004202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004206:	4770      	bx	lr
 8004208:	40020010 	.word	0x40020010
 800420c:	40020028 	.word	0x40020028
 8004210:	40020040 	.word	0x40020040
 8004214:	40020058 	.word	0x40020058
 8004218:	40020070 	.word	0x40020070
 800421c:	40020088 	.word	0x40020088
 8004220:	400200a0 	.word	0x400200a0
 8004224:	400200b8 	.word	0x400200b8
 8004228:	40020410 	.word	0x40020410
 800422c:	40020428 	.word	0x40020428
 8004230:	40020440 	.word	0x40020440
 8004234:	40020458 	.word	0x40020458
 8004238:	40020470 	.word	0x40020470
 800423c:	40020488 	.word	0x40020488
 8004240:	400204a0 	.word	0x400204a0
 8004244:	400204b8 	.word	0x400204b8
 8004248:	aaaaaaab 	.word	0xaaaaaaab
 800424c:	0800ca50 	.word	0x0800ca50
 8004250:	fffffc00 	.word	0xfffffc00

08004254 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004254:	b480      	push	{r7}
 8004256:	b085      	sub	sp, #20
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800425c:	2300      	movs	r3, #0
 800425e:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	699b      	ldr	r3, [r3, #24]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d120      	bne.n	80042aa <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800426c:	2b03      	cmp	r3, #3
 800426e:	d858      	bhi.n	8004322 <DMA_CheckFifoParam+0xce>
 8004270:	a201      	add	r2, pc, #4	; (adr r2, 8004278 <DMA_CheckFifoParam+0x24>)
 8004272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004276:	bf00      	nop
 8004278:	08004289 	.word	0x08004289
 800427c:	0800429b 	.word	0x0800429b
 8004280:	08004289 	.word	0x08004289
 8004284:	08004323 	.word	0x08004323
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800428c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004290:	2b00      	cmp	r3, #0
 8004292:	d048      	beq.n	8004326 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004294:	2301      	movs	r3, #1
 8004296:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004298:	e045      	b.n	8004326 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800429e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80042a2:	d142      	bne.n	800432a <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80042a8:	e03f      	b.n	800432a <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	699b      	ldr	r3, [r3, #24]
 80042ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80042b2:	d123      	bne.n	80042fc <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042b8:	2b03      	cmp	r3, #3
 80042ba:	d838      	bhi.n	800432e <DMA_CheckFifoParam+0xda>
 80042bc:	a201      	add	r2, pc, #4	; (adr r2, 80042c4 <DMA_CheckFifoParam+0x70>)
 80042be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042c2:	bf00      	nop
 80042c4:	080042d5 	.word	0x080042d5
 80042c8:	080042db 	.word	0x080042db
 80042cc:	080042d5 	.word	0x080042d5
 80042d0:	080042ed 	.word	0x080042ed
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80042d4:	2301      	movs	r3, #1
 80042d6:	73fb      	strb	r3, [r7, #15]
        break;
 80042d8:	e030      	b.n	800433c <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042de:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d025      	beq.n	8004332 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80042e6:	2301      	movs	r3, #1
 80042e8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80042ea:	e022      	b.n	8004332 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042f0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80042f4:	d11f      	bne.n	8004336 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80042f6:	2301      	movs	r3, #1
 80042f8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80042fa:	e01c      	b.n	8004336 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004300:	2b02      	cmp	r3, #2
 8004302:	d902      	bls.n	800430a <DMA_CheckFifoParam+0xb6>
 8004304:	2b03      	cmp	r3, #3
 8004306:	d003      	beq.n	8004310 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004308:	e018      	b.n	800433c <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	73fb      	strb	r3, [r7, #15]
        break;
 800430e:	e015      	b.n	800433c <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004314:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004318:	2b00      	cmp	r3, #0
 800431a:	d00e      	beq.n	800433a <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800431c:	2301      	movs	r3, #1
 800431e:	73fb      	strb	r3, [r7, #15]
    break;
 8004320:	e00b      	b.n	800433a <DMA_CheckFifoParam+0xe6>
        break;
 8004322:	bf00      	nop
 8004324:	e00a      	b.n	800433c <DMA_CheckFifoParam+0xe8>
        break;
 8004326:	bf00      	nop
 8004328:	e008      	b.n	800433c <DMA_CheckFifoParam+0xe8>
        break;
 800432a:	bf00      	nop
 800432c:	e006      	b.n	800433c <DMA_CheckFifoParam+0xe8>
        break;
 800432e:	bf00      	nop
 8004330:	e004      	b.n	800433c <DMA_CheckFifoParam+0xe8>
        break;
 8004332:	bf00      	nop
 8004334:	e002      	b.n	800433c <DMA_CheckFifoParam+0xe8>
        break;
 8004336:	bf00      	nop
 8004338:	e000      	b.n	800433c <DMA_CheckFifoParam+0xe8>
    break;
 800433a:	bf00      	nop
    }
  }

  return status;
 800433c:	7bfb      	ldrb	r3, [r7, #15]
}
 800433e:	4618      	mov	r0, r3
 8004340:	3714      	adds	r7, #20
 8004342:	46bd      	mov	sp, r7
 8004344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004348:	4770      	bx	lr
 800434a:	bf00      	nop

0800434c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800434c:	b480      	push	{r7}
 800434e:	b085      	sub	sp, #20
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4a38      	ldr	r2, [pc, #224]	; (8004440 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d022      	beq.n	80043aa <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4a36      	ldr	r2, [pc, #216]	; (8004444 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d01d      	beq.n	80043aa <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4a35      	ldr	r2, [pc, #212]	; (8004448 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d018      	beq.n	80043aa <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a33      	ldr	r2, [pc, #204]	; (800444c <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d013      	beq.n	80043aa <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4a32      	ldr	r2, [pc, #200]	; (8004450 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d00e      	beq.n	80043aa <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a30      	ldr	r2, [pc, #192]	; (8004454 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d009      	beq.n	80043aa <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4a2f      	ldr	r2, [pc, #188]	; (8004458 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d004      	beq.n	80043aa <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a2d      	ldr	r2, [pc, #180]	; (800445c <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d101      	bne.n	80043ae <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80043aa:	2301      	movs	r3, #1
 80043ac:	e000      	b.n	80043b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80043ae:	2300      	movs	r3, #0
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d01a      	beq.n	80043ea <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	3b08      	subs	r3, #8
 80043bc:	4a28      	ldr	r2, [pc, #160]	; (8004460 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80043be:	fba2 2303 	umull	r2, r3, r2, r3
 80043c2:	091b      	lsrs	r3, r3, #4
 80043c4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80043c6:	68fa      	ldr	r2, [r7, #12]
 80043c8:	4b26      	ldr	r3, [pc, #152]	; (8004464 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80043ca:	4413      	add	r3, r2
 80043cc:	009b      	lsls	r3, r3, #2
 80043ce:	461a      	mov	r2, r3
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	4a24      	ldr	r2, [pc, #144]	; (8004468 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80043d8:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	f003 031f 	and.w	r3, r3, #31
 80043e0:	2201      	movs	r2, #1
 80043e2:	409a      	lsls	r2, r3
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80043e8:	e024      	b.n	8004434 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	b2db      	uxtb	r3, r3
 80043f0:	3b10      	subs	r3, #16
 80043f2:	4a1e      	ldr	r2, [pc, #120]	; (800446c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80043f4:	fba2 2303 	umull	r2, r3, r2, r3
 80043f8:	091b      	lsrs	r3, r3, #4
 80043fa:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	4a1c      	ldr	r2, [pc, #112]	; (8004470 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d806      	bhi.n	8004412 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	4a1b      	ldr	r2, [pc, #108]	; (8004474 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d902      	bls.n	8004412 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	3308      	adds	r3, #8
 8004410:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004412:	68fa      	ldr	r2, [r7, #12]
 8004414:	4b18      	ldr	r3, [pc, #96]	; (8004478 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8004416:	4413      	add	r3, r2
 8004418:	009b      	lsls	r3, r3, #2
 800441a:	461a      	mov	r2, r3
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	4a16      	ldr	r2, [pc, #88]	; (800447c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004424:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	f003 031f 	and.w	r3, r3, #31
 800442c:	2201      	movs	r2, #1
 800442e:	409a      	lsls	r2, r3
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004434:	bf00      	nop
 8004436:	3714      	adds	r7, #20
 8004438:	46bd      	mov	sp, r7
 800443a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443e:	4770      	bx	lr
 8004440:	58025408 	.word	0x58025408
 8004444:	5802541c 	.word	0x5802541c
 8004448:	58025430 	.word	0x58025430
 800444c:	58025444 	.word	0x58025444
 8004450:	58025458 	.word	0x58025458
 8004454:	5802546c 	.word	0x5802546c
 8004458:	58025480 	.word	0x58025480
 800445c:	58025494 	.word	0x58025494
 8004460:	cccccccd 	.word	0xcccccccd
 8004464:	16009600 	.word	0x16009600
 8004468:	58025880 	.word	0x58025880
 800446c:	aaaaaaab 	.word	0xaaaaaaab
 8004470:	400204b8 	.word	0x400204b8
 8004474:	4002040f 	.word	0x4002040f
 8004478:	10008200 	.word	0x10008200
 800447c:	40020880 	.word	0x40020880

08004480 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004480:	b480      	push	{r7}
 8004482:	b085      	sub	sp, #20
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	b2db      	uxtb	r3, r3
 800448e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d04a      	beq.n	800452c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2b08      	cmp	r3, #8
 800449a:	d847      	bhi.n	800452c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4a25      	ldr	r2, [pc, #148]	; (8004538 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d022      	beq.n	80044ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a24      	ldr	r2, [pc, #144]	; (800453c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d01d      	beq.n	80044ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4a22      	ldr	r2, [pc, #136]	; (8004540 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d018      	beq.n	80044ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4a21      	ldr	r2, [pc, #132]	; (8004544 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d013      	beq.n	80044ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a1f      	ldr	r2, [pc, #124]	; (8004548 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d00e      	beq.n	80044ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4a1e      	ldr	r2, [pc, #120]	; (800454c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d009      	beq.n	80044ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a1c      	ldr	r2, [pc, #112]	; (8004550 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d004      	beq.n	80044ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a1b      	ldr	r2, [pc, #108]	; (8004554 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d101      	bne.n	80044f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80044ec:	2301      	movs	r3, #1
 80044ee:	e000      	b.n	80044f2 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80044f0:	2300      	movs	r3, #0
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d00a      	beq.n	800450c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80044f6:	68fa      	ldr	r2, [r7, #12]
 80044f8:	4b17      	ldr	r3, [pc, #92]	; (8004558 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80044fa:	4413      	add	r3, r2
 80044fc:	009b      	lsls	r3, r3, #2
 80044fe:	461a      	mov	r2, r3
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	4a15      	ldr	r2, [pc, #84]	; (800455c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004508:	671a      	str	r2, [r3, #112]	; 0x70
 800450a:	e009      	b.n	8004520 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800450c:	68fa      	ldr	r2, [r7, #12]
 800450e:	4b14      	ldr	r3, [pc, #80]	; (8004560 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004510:	4413      	add	r3, r2
 8004512:	009b      	lsls	r3, r3, #2
 8004514:	461a      	mov	r2, r3
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	4a11      	ldr	r2, [pc, #68]	; (8004564 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800451e:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	3b01      	subs	r3, #1
 8004524:	2201      	movs	r2, #1
 8004526:	409a      	lsls	r2, r3
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 800452c:	bf00      	nop
 800452e:	3714      	adds	r7, #20
 8004530:	46bd      	mov	sp, r7
 8004532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004536:	4770      	bx	lr
 8004538:	58025408 	.word	0x58025408
 800453c:	5802541c 	.word	0x5802541c
 8004540:	58025430 	.word	0x58025430
 8004544:	58025444 	.word	0x58025444
 8004548:	58025458 	.word	0x58025458
 800454c:	5802546c 	.word	0x5802546c
 8004550:	58025480 	.word	0x58025480
 8004554:	58025494 	.word	0x58025494
 8004558:	1600963f 	.word	0x1600963f
 800455c:	58025940 	.word	0x58025940
 8004560:	1000823f 	.word	0x1000823f
 8004564:	40020940 	.word	0x40020940

08004568 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004568:	b480      	push	{r7}
 800456a:	b089      	sub	sp, #36	; 0x24
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
 8004570:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004572:	2300      	movs	r3, #0
 8004574:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004576:	4b89      	ldr	r3, [pc, #548]	; (800479c <HAL_GPIO_Init+0x234>)
 8004578:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800457a:	e194      	b.n	80048a6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	2101      	movs	r1, #1
 8004582:	69fb      	ldr	r3, [r7, #28]
 8004584:	fa01 f303 	lsl.w	r3, r1, r3
 8004588:	4013      	ands	r3, r2
 800458a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	2b00      	cmp	r3, #0
 8004590:	f000 8186 	beq.w	80048a0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	2b01      	cmp	r3, #1
 800459a:	d00b      	beq.n	80045b4 <HAL_GPIO_Init+0x4c>
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	2b02      	cmp	r3, #2
 80045a2:	d007      	beq.n	80045b4 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80045a8:	2b11      	cmp	r3, #17
 80045aa:	d003      	beq.n	80045b4 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	2b12      	cmp	r3, #18
 80045b2:	d130      	bne.n	8004616 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80045ba:	69fb      	ldr	r3, [r7, #28]
 80045bc:	005b      	lsls	r3, r3, #1
 80045be:	2203      	movs	r2, #3
 80045c0:	fa02 f303 	lsl.w	r3, r2, r3
 80045c4:	43db      	mvns	r3, r3
 80045c6:	69ba      	ldr	r2, [r7, #24]
 80045c8:	4013      	ands	r3, r2
 80045ca:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	68da      	ldr	r2, [r3, #12]
 80045d0:	69fb      	ldr	r3, [r7, #28]
 80045d2:	005b      	lsls	r3, r3, #1
 80045d4:	fa02 f303 	lsl.w	r3, r2, r3
 80045d8:	69ba      	ldr	r2, [r7, #24]
 80045da:	4313      	orrs	r3, r2
 80045dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	69ba      	ldr	r2, [r7, #24]
 80045e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80045ea:	2201      	movs	r2, #1
 80045ec:	69fb      	ldr	r3, [r7, #28]
 80045ee:	fa02 f303 	lsl.w	r3, r2, r3
 80045f2:	43db      	mvns	r3, r3
 80045f4:	69ba      	ldr	r2, [r7, #24]
 80045f6:	4013      	ands	r3, r2
 80045f8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	685b      	ldr	r3, [r3, #4]
 80045fe:	091b      	lsrs	r3, r3, #4
 8004600:	f003 0201 	and.w	r2, r3, #1
 8004604:	69fb      	ldr	r3, [r7, #28]
 8004606:	fa02 f303 	lsl.w	r3, r2, r3
 800460a:	69ba      	ldr	r2, [r7, #24]
 800460c:	4313      	orrs	r3, r2
 800460e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	69ba      	ldr	r2, [r7, #24]
 8004614:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	68db      	ldr	r3, [r3, #12]
 800461a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800461c:	69fb      	ldr	r3, [r7, #28]
 800461e:	005b      	lsls	r3, r3, #1
 8004620:	2203      	movs	r2, #3
 8004622:	fa02 f303 	lsl.w	r3, r2, r3
 8004626:	43db      	mvns	r3, r3
 8004628:	69ba      	ldr	r2, [r7, #24]
 800462a:	4013      	ands	r3, r2
 800462c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	689a      	ldr	r2, [r3, #8]
 8004632:	69fb      	ldr	r3, [r7, #28]
 8004634:	005b      	lsls	r3, r3, #1
 8004636:	fa02 f303 	lsl.w	r3, r2, r3
 800463a:	69ba      	ldr	r2, [r7, #24]
 800463c:	4313      	orrs	r3, r2
 800463e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	69ba      	ldr	r2, [r7, #24]
 8004644:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	685b      	ldr	r3, [r3, #4]
 800464a:	2b02      	cmp	r3, #2
 800464c:	d003      	beq.n	8004656 <HAL_GPIO_Init+0xee>
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	2b12      	cmp	r3, #18
 8004654:	d123      	bne.n	800469e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004656:	69fb      	ldr	r3, [r7, #28]
 8004658:	08da      	lsrs	r2, r3, #3
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	3208      	adds	r2, #8
 800465e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004662:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004664:	69fb      	ldr	r3, [r7, #28]
 8004666:	f003 0307 	and.w	r3, r3, #7
 800466a:	009b      	lsls	r3, r3, #2
 800466c:	220f      	movs	r2, #15
 800466e:	fa02 f303 	lsl.w	r3, r2, r3
 8004672:	43db      	mvns	r3, r3
 8004674:	69ba      	ldr	r2, [r7, #24]
 8004676:	4013      	ands	r3, r2
 8004678:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	691a      	ldr	r2, [r3, #16]
 800467e:	69fb      	ldr	r3, [r7, #28]
 8004680:	f003 0307 	and.w	r3, r3, #7
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	fa02 f303 	lsl.w	r3, r2, r3
 800468a:	69ba      	ldr	r2, [r7, #24]
 800468c:	4313      	orrs	r3, r2
 800468e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004690:	69fb      	ldr	r3, [r7, #28]
 8004692:	08da      	lsrs	r2, r3, #3
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	3208      	adds	r2, #8
 8004698:	69b9      	ldr	r1, [r7, #24]
 800469a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80046a4:	69fb      	ldr	r3, [r7, #28]
 80046a6:	005b      	lsls	r3, r3, #1
 80046a8:	2203      	movs	r2, #3
 80046aa:	fa02 f303 	lsl.w	r3, r2, r3
 80046ae:	43db      	mvns	r3, r3
 80046b0:	69ba      	ldr	r2, [r7, #24]
 80046b2:	4013      	ands	r3, r2
 80046b4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	f003 0203 	and.w	r2, r3, #3
 80046be:	69fb      	ldr	r3, [r7, #28]
 80046c0:	005b      	lsls	r3, r3, #1
 80046c2:	fa02 f303 	lsl.w	r3, r2, r3
 80046c6:	69ba      	ldr	r2, [r7, #24]
 80046c8:	4313      	orrs	r3, r2
 80046ca:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	69ba      	ldr	r2, [r7, #24]
 80046d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046da:	2b00      	cmp	r3, #0
 80046dc:	f000 80e0 	beq.w	80048a0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046e0:	4b2f      	ldr	r3, [pc, #188]	; (80047a0 <HAL_GPIO_Init+0x238>)
 80046e2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80046e6:	4a2e      	ldr	r2, [pc, #184]	; (80047a0 <HAL_GPIO_Init+0x238>)
 80046e8:	f043 0302 	orr.w	r3, r3, #2
 80046ec:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80046f0:	4b2b      	ldr	r3, [pc, #172]	; (80047a0 <HAL_GPIO_Init+0x238>)
 80046f2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80046f6:	f003 0302 	and.w	r3, r3, #2
 80046fa:	60fb      	str	r3, [r7, #12]
 80046fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80046fe:	4a29      	ldr	r2, [pc, #164]	; (80047a4 <HAL_GPIO_Init+0x23c>)
 8004700:	69fb      	ldr	r3, [r7, #28]
 8004702:	089b      	lsrs	r3, r3, #2
 8004704:	3302      	adds	r3, #2
 8004706:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800470a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	f003 0303 	and.w	r3, r3, #3
 8004712:	009b      	lsls	r3, r3, #2
 8004714:	220f      	movs	r2, #15
 8004716:	fa02 f303 	lsl.w	r3, r2, r3
 800471a:	43db      	mvns	r3, r3
 800471c:	69ba      	ldr	r2, [r7, #24]
 800471e:	4013      	ands	r3, r2
 8004720:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	4a20      	ldr	r2, [pc, #128]	; (80047a8 <HAL_GPIO_Init+0x240>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d052      	beq.n	80047d0 <HAL_GPIO_Init+0x268>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	4a1f      	ldr	r2, [pc, #124]	; (80047ac <HAL_GPIO_Init+0x244>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d031      	beq.n	8004796 <HAL_GPIO_Init+0x22e>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	4a1e      	ldr	r2, [pc, #120]	; (80047b0 <HAL_GPIO_Init+0x248>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d02b      	beq.n	8004792 <HAL_GPIO_Init+0x22a>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	4a1d      	ldr	r2, [pc, #116]	; (80047b4 <HAL_GPIO_Init+0x24c>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d025      	beq.n	800478e <HAL_GPIO_Init+0x226>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	4a1c      	ldr	r2, [pc, #112]	; (80047b8 <HAL_GPIO_Init+0x250>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d01f      	beq.n	800478a <HAL_GPIO_Init+0x222>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	4a1b      	ldr	r2, [pc, #108]	; (80047bc <HAL_GPIO_Init+0x254>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d019      	beq.n	8004786 <HAL_GPIO_Init+0x21e>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	4a1a      	ldr	r2, [pc, #104]	; (80047c0 <HAL_GPIO_Init+0x258>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d013      	beq.n	8004782 <HAL_GPIO_Init+0x21a>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	4a19      	ldr	r2, [pc, #100]	; (80047c4 <HAL_GPIO_Init+0x25c>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d00d      	beq.n	800477e <HAL_GPIO_Init+0x216>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	4a18      	ldr	r2, [pc, #96]	; (80047c8 <HAL_GPIO_Init+0x260>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d007      	beq.n	800477a <HAL_GPIO_Init+0x212>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	4a17      	ldr	r2, [pc, #92]	; (80047cc <HAL_GPIO_Init+0x264>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d101      	bne.n	8004776 <HAL_GPIO_Init+0x20e>
 8004772:	2309      	movs	r3, #9
 8004774:	e02d      	b.n	80047d2 <HAL_GPIO_Init+0x26a>
 8004776:	230a      	movs	r3, #10
 8004778:	e02b      	b.n	80047d2 <HAL_GPIO_Init+0x26a>
 800477a:	2308      	movs	r3, #8
 800477c:	e029      	b.n	80047d2 <HAL_GPIO_Init+0x26a>
 800477e:	2307      	movs	r3, #7
 8004780:	e027      	b.n	80047d2 <HAL_GPIO_Init+0x26a>
 8004782:	2306      	movs	r3, #6
 8004784:	e025      	b.n	80047d2 <HAL_GPIO_Init+0x26a>
 8004786:	2305      	movs	r3, #5
 8004788:	e023      	b.n	80047d2 <HAL_GPIO_Init+0x26a>
 800478a:	2304      	movs	r3, #4
 800478c:	e021      	b.n	80047d2 <HAL_GPIO_Init+0x26a>
 800478e:	2303      	movs	r3, #3
 8004790:	e01f      	b.n	80047d2 <HAL_GPIO_Init+0x26a>
 8004792:	2302      	movs	r3, #2
 8004794:	e01d      	b.n	80047d2 <HAL_GPIO_Init+0x26a>
 8004796:	2301      	movs	r3, #1
 8004798:	e01b      	b.n	80047d2 <HAL_GPIO_Init+0x26a>
 800479a:	bf00      	nop
 800479c:	58000080 	.word	0x58000080
 80047a0:	58024400 	.word	0x58024400
 80047a4:	58000400 	.word	0x58000400
 80047a8:	58020000 	.word	0x58020000
 80047ac:	58020400 	.word	0x58020400
 80047b0:	58020800 	.word	0x58020800
 80047b4:	58020c00 	.word	0x58020c00
 80047b8:	58021000 	.word	0x58021000
 80047bc:	58021400 	.word	0x58021400
 80047c0:	58021800 	.word	0x58021800
 80047c4:	58021c00 	.word	0x58021c00
 80047c8:	58022000 	.word	0x58022000
 80047cc:	58022400 	.word	0x58022400
 80047d0:	2300      	movs	r3, #0
 80047d2:	69fa      	ldr	r2, [r7, #28]
 80047d4:	f002 0203 	and.w	r2, r2, #3
 80047d8:	0092      	lsls	r2, r2, #2
 80047da:	4093      	lsls	r3, r2
 80047dc:	69ba      	ldr	r2, [r7, #24]
 80047de:	4313      	orrs	r3, r2
 80047e0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80047e2:	4938      	ldr	r1, [pc, #224]	; (80048c4 <HAL_GPIO_Init+0x35c>)
 80047e4:	69fb      	ldr	r3, [r7, #28]
 80047e6:	089b      	lsrs	r3, r3, #2
 80047e8:	3302      	adds	r3, #2
 80047ea:	69ba      	ldr	r2, [r7, #24]
 80047ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	43db      	mvns	r3, r3
 80047fa:	69ba      	ldr	r2, [r7, #24]
 80047fc:	4013      	ands	r3, r2
 80047fe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004808:	2b00      	cmp	r3, #0
 800480a:	d003      	beq.n	8004814 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800480c:	69ba      	ldr	r2, [r7, #24]
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	4313      	orrs	r3, r2
 8004812:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	69ba      	ldr	r2, [r7, #24]
 8004818:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 800481a:	697b      	ldr	r3, [r7, #20]
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	43db      	mvns	r3, r3
 8004824:	69ba      	ldr	r2, [r7, #24]
 8004826:	4013      	ands	r3, r2
 8004828:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004832:	2b00      	cmp	r3, #0
 8004834:	d003      	beq.n	800483e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004836:	69ba      	ldr	r2, [r7, #24]
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	4313      	orrs	r3, r2
 800483c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	69ba      	ldr	r2, [r7, #24]
 8004842:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004844:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800484c:	693b      	ldr	r3, [r7, #16]
 800484e:	43db      	mvns	r3, r3
 8004850:	69ba      	ldr	r2, [r7, #24]
 8004852:	4013      	ands	r3, r2
 8004854:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800485e:	2b00      	cmp	r3, #0
 8004860:	d003      	beq.n	800486a <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8004862:	69ba      	ldr	r2, [r7, #24]
 8004864:	693b      	ldr	r3, [r7, #16]
 8004866:	4313      	orrs	r3, r2
 8004868:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800486a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800486e:	69bb      	ldr	r3, [r7, #24]
 8004870:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004872:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	43db      	mvns	r3, r3
 800487e:	69ba      	ldr	r2, [r7, #24]
 8004880:	4013      	ands	r3, r2
 8004882:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800488c:	2b00      	cmp	r3, #0
 800488e:	d003      	beq.n	8004898 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8004890:	69ba      	ldr	r2, [r7, #24]
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	4313      	orrs	r3, r2
 8004896:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004898:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800489c:	69bb      	ldr	r3, [r7, #24]
 800489e:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 80048a0:	69fb      	ldr	r3, [r7, #28]
 80048a2:	3301      	adds	r3, #1
 80048a4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	69fb      	ldr	r3, [r7, #28]
 80048ac:	fa22 f303 	lsr.w	r3, r2, r3
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	f47f ae63 	bne.w	800457c <HAL_GPIO_Init+0x14>
  }
}
 80048b6:	bf00      	nop
 80048b8:	bf00      	nop
 80048ba:	3724      	adds	r7, #36	; 0x24
 80048bc:	46bd      	mov	sp, r7
 80048be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c2:	4770      	bx	lr
 80048c4:	58000400 	.word	0x58000400

080048c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80048c8:	b480      	push	{r7}
 80048ca:	b083      	sub	sp, #12
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
 80048d0:	460b      	mov	r3, r1
 80048d2:	807b      	strh	r3, [r7, #2]
 80048d4:	4613      	mov	r3, r2
 80048d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80048d8:	787b      	ldrb	r3, [r7, #1]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d003      	beq.n	80048e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80048de:	887a      	ldrh	r2, [r7, #2]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80048e4:	e003      	b.n	80048ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80048e6:	887b      	ldrh	r3, [r7, #2]
 80048e8:	041a      	lsls	r2, r3, #16
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	619a      	str	r2, [r3, #24]
}
 80048ee:	bf00      	nop
 80048f0:	370c      	adds	r7, #12
 80048f2:	46bd      	mov	sp, r7
 80048f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f8:	4770      	bx	lr
	...

080048fc <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 80048fc:	b480      	push	{r7}
 80048fe:	b083      	sub	sp, #12
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8004904:	4a08      	ldr	r2, [pc, #32]	; (8004928 <HAL_HSEM_FastTake+0x2c>)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	3320      	adds	r3, #32
 800490a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800490e:	4a07      	ldr	r2, [pc, #28]	; (800492c <HAL_HSEM_FastTake+0x30>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d101      	bne.n	8004918 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8004914:	2300      	movs	r3, #0
 8004916:	e000      	b.n	800491a <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8004918:	2301      	movs	r3, #1
}
 800491a:	4618      	mov	r0, r3
 800491c:	370c      	adds	r7, #12
 800491e:	46bd      	mov	sp, r7
 8004920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004924:	4770      	bx	lr
 8004926:	bf00      	nop
 8004928:	58026400 	.word	0x58026400
 800492c:	80000300 	.word	0x80000300

08004930 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8004930:	b480      	push	{r7}
 8004932:	b083      	sub	sp, #12
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
 8004938:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 800493a:	4906      	ldr	r1, [pc, #24]	; (8004954 <HAL_HSEM_Release+0x24>)
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8004948:	bf00      	nop
 800494a:	370c      	adds	r7, #12
 800494c:	46bd      	mov	sp, r7
 800494e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004952:	4770      	bx	lr
 8004954:	58026400 	.word	0x58026400

08004958 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b084      	sub	sp, #16
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8004960:	4b29      	ldr	r3, [pc, #164]	; (8004a08 <HAL_PWREx_ConfigSupply+0xb0>)
 8004962:	68db      	ldr	r3, [r3, #12]
 8004964:	f003 0307 	and.w	r3, r3, #7
 8004968:	2b06      	cmp	r3, #6
 800496a:	d00a      	beq.n	8004982 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800496c:	4b26      	ldr	r3, [pc, #152]	; (8004a08 <HAL_PWREx_ConfigSupply+0xb0>)
 800496e:	68db      	ldr	r3, [r3, #12]
 8004970:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004974:	687a      	ldr	r2, [r7, #4]
 8004976:	429a      	cmp	r2, r3
 8004978:	d001      	beq.n	800497e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	e040      	b.n	8004a00 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800497e:	2300      	movs	r3, #0
 8004980:	e03e      	b.n	8004a00 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004982:	4b21      	ldr	r3, [pc, #132]	; (8004a08 <HAL_PWREx_ConfigSupply+0xb0>)
 8004984:	68db      	ldr	r3, [r3, #12]
 8004986:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 800498a:	491f      	ldr	r1, [pc, #124]	; (8004a08 <HAL_PWREx_ConfigSupply+0xb0>)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	4313      	orrs	r3, r2
 8004990:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8004992:	f7fc fd91 	bl	80014b8 <HAL_GetTick>
 8004996:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004998:	e009      	b.n	80049ae <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800499a:	f7fc fd8d 	bl	80014b8 <HAL_GetTick>
 800499e:	4602      	mov	r2, r0
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	1ad3      	subs	r3, r2, r3
 80049a4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80049a8:	d901      	bls.n	80049ae <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	e028      	b.n	8004a00 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80049ae:	4b16      	ldr	r3, [pc, #88]	; (8004a08 <HAL_PWREx_ConfigSupply+0xb0>)
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80049b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049ba:	d1ee      	bne.n	800499a <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2b1e      	cmp	r3, #30
 80049c0:	d008      	beq.n	80049d4 <HAL_PWREx_ConfigSupply+0x7c>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2b2e      	cmp	r3, #46	; 0x2e
 80049c6:	d005      	beq.n	80049d4 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2b1d      	cmp	r3, #29
 80049cc:	d002      	beq.n	80049d4 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2b2d      	cmp	r3, #45	; 0x2d
 80049d2:	d114      	bne.n	80049fe <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80049d4:	f7fc fd70 	bl	80014b8 <HAL_GetTick>
 80049d8:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80049da:	e009      	b.n	80049f0 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80049dc:	f7fc fd6c 	bl	80014b8 <HAL_GetTick>
 80049e0:	4602      	mov	r2, r0
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	1ad3      	subs	r3, r2, r3
 80049e6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80049ea:	d901      	bls.n	80049f0 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80049ec:	2301      	movs	r3, #1
 80049ee:	e007      	b.n	8004a00 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80049f0:	4b05      	ldr	r3, [pc, #20]	; (8004a08 <HAL_PWREx_ConfigSupply+0xb0>)
 80049f2:	68db      	ldr	r3, [r3, #12]
 80049f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049fc:	d1ee      	bne.n	80049dc <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80049fe:	2300      	movs	r3, #0
}
 8004a00:	4618      	mov	r0, r3
 8004a02:	3710      	adds	r7, #16
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bd80      	pop	{r7, pc}
 8004a08:	58024800 	.word	0x58024800

08004a0c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b08c      	sub	sp, #48	; 0x30
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d101      	bne.n	8004a1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	e3ff      	b.n	800521e <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f003 0301 	and.w	r3, r3, #1
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	f000 8087 	beq.w	8004b3a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a2c:	4b99      	ldr	r3, [pc, #612]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004a2e:	691b      	ldr	r3, [r3, #16]
 8004a30:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004a34:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004a36:	4b97      	ldr	r3, [pc, #604]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004a38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a3a:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004a3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a3e:	2b10      	cmp	r3, #16
 8004a40:	d007      	beq.n	8004a52 <HAL_RCC_OscConfig+0x46>
 8004a42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a44:	2b18      	cmp	r3, #24
 8004a46:	d110      	bne.n	8004a6a <HAL_RCC_OscConfig+0x5e>
 8004a48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a4a:	f003 0303 	and.w	r3, r3, #3
 8004a4e:	2b02      	cmp	r3, #2
 8004a50:	d10b      	bne.n	8004a6a <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a52:	4b90      	ldr	r3, [pc, #576]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d06c      	beq.n	8004b38 <HAL_RCC_OscConfig+0x12c>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d168      	bne.n	8004b38 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	e3d9      	b.n	800521e <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a72:	d106      	bne.n	8004a82 <HAL_RCC_OscConfig+0x76>
 8004a74:	4b87      	ldr	r3, [pc, #540]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a86      	ldr	r2, [pc, #536]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004a7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a7e:	6013      	str	r3, [r2, #0]
 8004a80:	e02e      	b.n	8004ae0 <HAL_RCC_OscConfig+0xd4>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d10c      	bne.n	8004aa4 <HAL_RCC_OscConfig+0x98>
 8004a8a:	4b82      	ldr	r3, [pc, #520]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a81      	ldr	r2, [pc, #516]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004a90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a94:	6013      	str	r3, [r2, #0]
 8004a96:	4b7f      	ldr	r3, [pc, #508]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a7e      	ldr	r2, [pc, #504]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004a9c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004aa0:	6013      	str	r3, [r2, #0]
 8004aa2:	e01d      	b.n	8004ae0 <HAL_RCC_OscConfig+0xd4>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004aac:	d10c      	bne.n	8004ac8 <HAL_RCC_OscConfig+0xbc>
 8004aae:	4b79      	ldr	r3, [pc, #484]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4a78      	ldr	r2, [pc, #480]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004ab4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004ab8:	6013      	str	r3, [r2, #0]
 8004aba:	4b76      	ldr	r3, [pc, #472]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	4a75      	ldr	r2, [pc, #468]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004ac0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ac4:	6013      	str	r3, [r2, #0]
 8004ac6:	e00b      	b.n	8004ae0 <HAL_RCC_OscConfig+0xd4>
 8004ac8:	4b72      	ldr	r3, [pc, #456]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a71      	ldr	r2, [pc, #452]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004ace:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ad2:	6013      	str	r3, [r2, #0]
 8004ad4:	4b6f      	ldr	r3, [pc, #444]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a6e      	ldr	r2, [pc, #440]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004ada:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ade:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d013      	beq.n	8004b10 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ae8:	f7fc fce6 	bl	80014b8 <HAL_GetTick>
 8004aec:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004aee:	e008      	b.n	8004b02 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004af0:	f7fc fce2 	bl	80014b8 <HAL_GetTick>
 8004af4:	4602      	mov	r2, r0
 8004af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af8:	1ad3      	subs	r3, r2, r3
 8004afa:	2b64      	cmp	r3, #100	; 0x64
 8004afc:	d901      	bls.n	8004b02 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004afe:	2303      	movs	r3, #3
 8004b00:	e38d      	b.n	800521e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004b02:	4b64      	ldr	r3, [pc, #400]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d0f0      	beq.n	8004af0 <HAL_RCC_OscConfig+0xe4>
 8004b0e:	e014      	b.n	8004b3a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b10:	f7fc fcd2 	bl	80014b8 <HAL_GetTick>
 8004b14:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004b16:	e008      	b.n	8004b2a <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004b18:	f7fc fcce 	bl	80014b8 <HAL_GetTick>
 8004b1c:	4602      	mov	r2, r0
 8004b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b20:	1ad3      	subs	r3, r2, r3
 8004b22:	2b64      	cmp	r3, #100	; 0x64
 8004b24:	d901      	bls.n	8004b2a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004b26:	2303      	movs	r3, #3
 8004b28:	e379      	b.n	800521e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004b2a:	4b5a      	ldr	r3, [pc, #360]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d1f0      	bne.n	8004b18 <HAL_RCC_OscConfig+0x10c>
 8004b36:	e000      	b.n	8004b3a <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f003 0302 	and.w	r3, r3, #2
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	f000 80ae 	beq.w	8004ca4 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b48:	4b52      	ldr	r3, [pc, #328]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004b4a:	691b      	ldr	r3, [r3, #16]
 8004b4c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004b50:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004b52:	4b50      	ldr	r3, [pc, #320]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004b54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b56:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004b58:	6a3b      	ldr	r3, [r7, #32]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d007      	beq.n	8004b6e <HAL_RCC_OscConfig+0x162>
 8004b5e:	6a3b      	ldr	r3, [r7, #32]
 8004b60:	2b18      	cmp	r3, #24
 8004b62:	d13a      	bne.n	8004bda <HAL_RCC_OscConfig+0x1ce>
 8004b64:	69fb      	ldr	r3, [r7, #28]
 8004b66:	f003 0303 	and.w	r3, r3, #3
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d135      	bne.n	8004bda <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b6e:	4b49      	ldr	r3, [pc, #292]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f003 0304 	and.w	r3, r3, #4
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d005      	beq.n	8004b86 <HAL_RCC_OscConfig+0x17a>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	68db      	ldr	r3, [r3, #12]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d101      	bne.n	8004b86 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	e34b      	b.n	800521e <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b86:	f7fc fca3 	bl	80014d0 <HAL_GetREVID>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	f241 0203 	movw	r2, #4099	; 0x1003
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d817      	bhi.n	8004bc4 <HAL_RCC_OscConfig+0x1b8>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	691b      	ldr	r3, [r3, #16]
 8004b98:	2b40      	cmp	r3, #64	; 0x40
 8004b9a:	d108      	bne.n	8004bae <HAL_RCC_OscConfig+0x1a2>
 8004b9c:	4b3d      	ldr	r3, [pc, #244]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8004ba4:	4a3b      	ldr	r2, [pc, #236]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004ba6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004baa:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004bac:	e07a      	b.n	8004ca4 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bae:	4b39      	ldr	r3, [pc, #228]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	691b      	ldr	r3, [r3, #16]
 8004bba:	031b      	lsls	r3, r3, #12
 8004bbc:	4935      	ldr	r1, [pc, #212]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004bc2:	e06f      	b.n	8004ca4 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bc4:	4b33      	ldr	r3, [pc, #204]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	691b      	ldr	r3, [r3, #16]
 8004bd0:	061b      	lsls	r3, r3, #24
 8004bd2:	4930      	ldr	r1, [pc, #192]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004bd8:	e064      	b.n	8004ca4 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	68db      	ldr	r3, [r3, #12]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d045      	beq.n	8004c6e <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004be2:	4b2c      	ldr	r3, [pc, #176]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f023 0219 	bic.w	r2, r3, #25
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	68db      	ldr	r3, [r3, #12]
 8004bee:	4929      	ldr	r1, [pc, #164]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bf4:	f7fc fc60 	bl	80014b8 <HAL_GetTick>
 8004bf8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004bfa:	e008      	b.n	8004c0e <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004bfc:	f7fc fc5c 	bl	80014b8 <HAL_GetTick>
 8004c00:	4602      	mov	r2, r0
 8004c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c04:	1ad3      	subs	r3, r2, r3
 8004c06:	2b02      	cmp	r3, #2
 8004c08:	d901      	bls.n	8004c0e <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 8004c0a:	2303      	movs	r3, #3
 8004c0c:	e307      	b.n	800521e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004c0e:	4b21      	ldr	r3, [pc, #132]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f003 0304 	and.w	r3, r3, #4
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d0f0      	beq.n	8004bfc <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c1a:	f7fc fc59 	bl	80014d0 <HAL_GetREVID>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	f241 0203 	movw	r2, #4099	; 0x1003
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d817      	bhi.n	8004c58 <HAL_RCC_OscConfig+0x24c>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	691b      	ldr	r3, [r3, #16]
 8004c2c:	2b40      	cmp	r3, #64	; 0x40
 8004c2e:	d108      	bne.n	8004c42 <HAL_RCC_OscConfig+0x236>
 8004c30:	4b18      	ldr	r3, [pc, #96]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8004c38:	4a16      	ldr	r2, [pc, #88]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004c3a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c3e:	6053      	str	r3, [r2, #4]
 8004c40:	e030      	b.n	8004ca4 <HAL_RCC_OscConfig+0x298>
 8004c42:	4b14      	ldr	r3, [pc, #80]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	691b      	ldr	r3, [r3, #16]
 8004c4e:	031b      	lsls	r3, r3, #12
 8004c50:	4910      	ldr	r1, [pc, #64]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004c52:	4313      	orrs	r3, r2
 8004c54:	604b      	str	r3, [r1, #4]
 8004c56:	e025      	b.n	8004ca4 <HAL_RCC_OscConfig+0x298>
 8004c58:	4b0e      	ldr	r3, [pc, #56]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	691b      	ldr	r3, [r3, #16]
 8004c64:	061b      	lsls	r3, r3, #24
 8004c66:	490b      	ldr	r1, [pc, #44]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	604b      	str	r3, [r1, #4]
 8004c6c:	e01a      	b.n	8004ca4 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c6e:	4b09      	ldr	r3, [pc, #36]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4a08      	ldr	r2, [pc, #32]	; (8004c94 <HAL_RCC_OscConfig+0x288>)
 8004c74:	f023 0301 	bic.w	r3, r3, #1
 8004c78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c7a:	f7fc fc1d 	bl	80014b8 <HAL_GetTick>
 8004c7e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004c80:	e00a      	b.n	8004c98 <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c82:	f7fc fc19 	bl	80014b8 <HAL_GetTick>
 8004c86:	4602      	mov	r2, r0
 8004c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c8a:	1ad3      	subs	r3, r2, r3
 8004c8c:	2b02      	cmp	r3, #2
 8004c8e:	d903      	bls.n	8004c98 <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 8004c90:	2303      	movs	r3, #3
 8004c92:	e2c4      	b.n	800521e <HAL_RCC_OscConfig+0x812>
 8004c94:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004c98:	4ba4      	ldr	r3, [pc, #656]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f003 0304 	and.w	r3, r3, #4
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d1ee      	bne.n	8004c82 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f003 0310 	and.w	r3, r3, #16
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	f000 80a9 	beq.w	8004e04 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004cb2:	4b9e      	ldr	r3, [pc, #632]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004cb4:	691b      	ldr	r3, [r3, #16]
 8004cb6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004cba:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004cbc:	4b9b      	ldr	r3, [pc, #620]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004cbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cc0:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004cc2:	69bb      	ldr	r3, [r7, #24]
 8004cc4:	2b08      	cmp	r3, #8
 8004cc6:	d007      	beq.n	8004cd8 <HAL_RCC_OscConfig+0x2cc>
 8004cc8:	69bb      	ldr	r3, [r7, #24]
 8004cca:	2b18      	cmp	r3, #24
 8004ccc:	d13a      	bne.n	8004d44 <HAL_RCC_OscConfig+0x338>
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	f003 0303 	and.w	r3, r3, #3
 8004cd4:	2b01      	cmp	r3, #1
 8004cd6:	d135      	bne.n	8004d44 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004cd8:	4b94      	ldr	r3, [pc, #592]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d005      	beq.n	8004cf0 <HAL_RCC_OscConfig+0x2e4>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	69db      	ldr	r3, [r3, #28]
 8004ce8:	2b80      	cmp	r3, #128	; 0x80
 8004cea:	d001      	beq.n	8004cf0 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 8004cec:	2301      	movs	r3, #1
 8004cee:	e296      	b.n	800521e <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004cf0:	f7fc fbee 	bl	80014d0 <HAL_GetREVID>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	f241 0203 	movw	r2, #4099	; 0x1003
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d817      	bhi.n	8004d2e <HAL_RCC_OscConfig+0x322>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6a1b      	ldr	r3, [r3, #32]
 8004d02:	2b20      	cmp	r3, #32
 8004d04:	d108      	bne.n	8004d18 <HAL_RCC_OscConfig+0x30c>
 8004d06:	4b89      	ldr	r3, [pc, #548]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8004d0e:	4a87      	ldr	r2, [pc, #540]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004d10:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004d14:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004d16:	e075      	b.n	8004e04 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004d18:	4b84      	ldr	r3, [pc, #528]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004d1a:	685b      	ldr	r3, [r3, #4]
 8004d1c:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6a1b      	ldr	r3, [r3, #32]
 8004d24:	069b      	lsls	r3, r3, #26
 8004d26:	4981      	ldr	r1, [pc, #516]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004d2c:	e06a      	b.n	8004e04 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004d2e:	4b7f      	ldr	r3, [pc, #508]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004d30:	68db      	ldr	r3, [r3, #12]
 8004d32:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6a1b      	ldr	r3, [r3, #32]
 8004d3a:	061b      	lsls	r3, r3, #24
 8004d3c:	497b      	ldr	r1, [pc, #492]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004d42:	e05f      	b.n	8004e04 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	69db      	ldr	r3, [r3, #28]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d042      	beq.n	8004dd2 <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004d4c:	4b77      	ldr	r3, [pc, #476]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a76      	ldr	r2, [pc, #472]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004d52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d58:	f7fc fbae 	bl	80014b8 <HAL_GetTick>
 8004d5c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004d5e:	e008      	b.n	8004d72 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8004d60:	f7fc fbaa 	bl	80014b8 <HAL_GetTick>
 8004d64:	4602      	mov	r2, r0
 8004d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d68:	1ad3      	subs	r3, r2, r3
 8004d6a:	2b02      	cmp	r3, #2
 8004d6c:	d901      	bls.n	8004d72 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8004d6e:	2303      	movs	r3, #3
 8004d70:	e255      	b.n	800521e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004d72:	4b6e      	ldr	r3, [pc, #440]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d0f0      	beq.n	8004d60 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004d7e:	f7fc fba7 	bl	80014d0 <HAL_GetREVID>
 8004d82:	4603      	mov	r3, r0
 8004d84:	f241 0203 	movw	r2, #4099	; 0x1003
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d817      	bhi.n	8004dbc <HAL_RCC_OscConfig+0x3b0>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6a1b      	ldr	r3, [r3, #32]
 8004d90:	2b20      	cmp	r3, #32
 8004d92:	d108      	bne.n	8004da6 <HAL_RCC_OscConfig+0x39a>
 8004d94:	4b65      	ldr	r3, [pc, #404]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8004d9c:	4a63      	ldr	r2, [pc, #396]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004d9e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004da2:	6053      	str	r3, [r2, #4]
 8004da4:	e02e      	b.n	8004e04 <HAL_RCC_OscConfig+0x3f8>
 8004da6:	4b61      	ldr	r3, [pc, #388]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6a1b      	ldr	r3, [r3, #32]
 8004db2:	069b      	lsls	r3, r3, #26
 8004db4:	495d      	ldr	r1, [pc, #372]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004db6:	4313      	orrs	r3, r2
 8004db8:	604b      	str	r3, [r1, #4]
 8004dba:	e023      	b.n	8004e04 <HAL_RCC_OscConfig+0x3f8>
 8004dbc:	4b5b      	ldr	r3, [pc, #364]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004dbe:	68db      	ldr	r3, [r3, #12]
 8004dc0:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6a1b      	ldr	r3, [r3, #32]
 8004dc8:	061b      	lsls	r3, r3, #24
 8004dca:	4958      	ldr	r1, [pc, #352]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	60cb      	str	r3, [r1, #12]
 8004dd0:	e018      	b.n	8004e04 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004dd2:	4b56      	ldr	r3, [pc, #344]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4a55      	ldr	r2, [pc, #340]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004dd8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ddc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dde:	f7fc fb6b 	bl	80014b8 <HAL_GetTick>
 8004de2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004de4:	e008      	b.n	8004df8 <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8004de6:	f7fc fb67 	bl	80014b8 <HAL_GetTick>
 8004dea:	4602      	mov	r2, r0
 8004dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dee:	1ad3      	subs	r3, r2, r3
 8004df0:	2b02      	cmp	r3, #2
 8004df2:	d901      	bls.n	8004df8 <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 8004df4:	2303      	movs	r3, #3
 8004df6:	e212      	b.n	800521e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004df8:	4b4c      	ldr	r3, [pc, #304]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d1f0      	bne.n	8004de6 <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f003 0308 	and.w	r3, r3, #8
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d036      	beq.n	8004e7e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	695b      	ldr	r3, [r3, #20]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d019      	beq.n	8004e4c <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e18:	4b44      	ldr	r3, [pc, #272]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004e1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e1c:	4a43      	ldr	r2, [pc, #268]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004e1e:	f043 0301 	orr.w	r3, r3, #1
 8004e22:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e24:	f7fc fb48 	bl	80014b8 <HAL_GetTick>
 8004e28:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004e2a:	e008      	b.n	8004e3e <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004e2c:	f7fc fb44 	bl	80014b8 <HAL_GetTick>
 8004e30:	4602      	mov	r2, r0
 8004e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e34:	1ad3      	subs	r3, r2, r3
 8004e36:	2b02      	cmp	r3, #2
 8004e38:	d901      	bls.n	8004e3e <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8004e3a:	2303      	movs	r3, #3
 8004e3c:	e1ef      	b.n	800521e <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004e3e:	4b3b      	ldr	r3, [pc, #236]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004e40:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e42:	f003 0302 	and.w	r3, r3, #2
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d0f0      	beq.n	8004e2c <HAL_RCC_OscConfig+0x420>
 8004e4a:	e018      	b.n	8004e7e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e4c:	4b37      	ldr	r3, [pc, #220]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004e4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e50:	4a36      	ldr	r2, [pc, #216]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004e52:	f023 0301 	bic.w	r3, r3, #1
 8004e56:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e58:	f7fc fb2e 	bl	80014b8 <HAL_GetTick>
 8004e5c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004e5e:	e008      	b.n	8004e72 <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004e60:	f7fc fb2a 	bl	80014b8 <HAL_GetTick>
 8004e64:	4602      	mov	r2, r0
 8004e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e68:	1ad3      	subs	r3, r2, r3
 8004e6a:	2b02      	cmp	r3, #2
 8004e6c:	d901      	bls.n	8004e72 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8004e6e:	2303      	movs	r3, #3
 8004e70:	e1d5      	b.n	800521e <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004e72:	4b2e      	ldr	r3, [pc, #184]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004e74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e76:	f003 0302 	and.w	r3, r3, #2
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d1f0      	bne.n	8004e60 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f003 0320 	and.w	r3, r3, #32
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d036      	beq.n	8004ef8 <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	699b      	ldr	r3, [r3, #24]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d019      	beq.n	8004ec6 <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004e92:	4b26      	ldr	r3, [pc, #152]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4a25      	ldr	r2, [pc, #148]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004e98:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004e9c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004e9e:	f7fc fb0b 	bl	80014b8 <HAL_GetTick>
 8004ea2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004ea4:	e008      	b.n	8004eb8 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8004ea6:	f7fc fb07 	bl	80014b8 <HAL_GetTick>
 8004eaa:	4602      	mov	r2, r0
 8004eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eae:	1ad3      	subs	r3, r2, r3
 8004eb0:	2b02      	cmp	r3, #2
 8004eb2:	d901      	bls.n	8004eb8 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8004eb4:	2303      	movs	r3, #3
 8004eb6:	e1b2      	b.n	800521e <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004eb8:	4b1c      	ldr	r3, [pc, #112]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d0f0      	beq.n	8004ea6 <HAL_RCC_OscConfig+0x49a>
 8004ec4:	e018      	b.n	8004ef8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004ec6:	4b19      	ldr	r3, [pc, #100]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4a18      	ldr	r2, [pc, #96]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004ecc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004ed0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004ed2:	f7fc faf1 	bl	80014b8 <HAL_GetTick>
 8004ed6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004ed8:	e008      	b.n	8004eec <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8004eda:	f7fc faed 	bl	80014b8 <HAL_GetTick>
 8004ede:	4602      	mov	r2, r0
 8004ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ee2:	1ad3      	subs	r3, r2, r3
 8004ee4:	2b02      	cmp	r3, #2
 8004ee6:	d901      	bls.n	8004eec <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 8004ee8:	2303      	movs	r3, #3
 8004eea:	e198      	b.n	800521e <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004eec:	4b0f      	ldr	r3, [pc, #60]	; (8004f2c <HAL_RCC_OscConfig+0x520>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d1f0      	bne.n	8004eda <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f003 0304 	and.w	r3, r3, #4
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	f000 8085 	beq.w	8005010 <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004f06:	4b0a      	ldr	r3, [pc, #40]	; (8004f30 <HAL_RCC_OscConfig+0x524>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4a09      	ldr	r2, [pc, #36]	; (8004f30 <HAL_RCC_OscConfig+0x524>)
 8004f0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f10:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004f12:	f7fc fad1 	bl	80014b8 <HAL_GetTick>
 8004f16:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004f18:	e00c      	b.n	8004f34 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004f1a:	f7fc facd 	bl	80014b8 <HAL_GetTick>
 8004f1e:	4602      	mov	r2, r0
 8004f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f22:	1ad3      	subs	r3, r2, r3
 8004f24:	2b64      	cmp	r3, #100	; 0x64
 8004f26:	d905      	bls.n	8004f34 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 8004f28:	2303      	movs	r3, #3
 8004f2a:	e178      	b.n	800521e <HAL_RCC_OscConfig+0x812>
 8004f2c:	58024400 	.word	0x58024400
 8004f30:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004f34:	4b96      	ldr	r3, [pc, #600]	; (8005190 <HAL_RCC_OscConfig+0x784>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d0ec      	beq.n	8004f1a <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	2b01      	cmp	r3, #1
 8004f46:	d106      	bne.n	8004f56 <HAL_RCC_OscConfig+0x54a>
 8004f48:	4b92      	ldr	r3, [pc, #584]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 8004f4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f4c:	4a91      	ldr	r2, [pc, #580]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 8004f4e:	f043 0301 	orr.w	r3, r3, #1
 8004f52:	6713      	str	r3, [r2, #112]	; 0x70
 8004f54:	e02d      	b.n	8004fb2 <HAL_RCC_OscConfig+0x5a6>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	689b      	ldr	r3, [r3, #8]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d10c      	bne.n	8004f78 <HAL_RCC_OscConfig+0x56c>
 8004f5e:	4b8d      	ldr	r3, [pc, #564]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 8004f60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f62:	4a8c      	ldr	r2, [pc, #560]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 8004f64:	f023 0301 	bic.w	r3, r3, #1
 8004f68:	6713      	str	r3, [r2, #112]	; 0x70
 8004f6a:	4b8a      	ldr	r3, [pc, #552]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 8004f6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f6e:	4a89      	ldr	r2, [pc, #548]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 8004f70:	f023 0304 	bic.w	r3, r3, #4
 8004f74:	6713      	str	r3, [r2, #112]	; 0x70
 8004f76:	e01c      	b.n	8004fb2 <HAL_RCC_OscConfig+0x5a6>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	2b05      	cmp	r3, #5
 8004f7e:	d10c      	bne.n	8004f9a <HAL_RCC_OscConfig+0x58e>
 8004f80:	4b84      	ldr	r3, [pc, #528]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 8004f82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f84:	4a83      	ldr	r2, [pc, #524]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 8004f86:	f043 0304 	orr.w	r3, r3, #4
 8004f8a:	6713      	str	r3, [r2, #112]	; 0x70
 8004f8c:	4b81      	ldr	r3, [pc, #516]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 8004f8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f90:	4a80      	ldr	r2, [pc, #512]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 8004f92:	f043 0301 	orr.w	r3, r3, #1
 8004f96:	6713      	str	r3, [r2, #112]	; 0x70
 8004f98:	e00b      	b.n	8004fb2 <HAL_RCC_OscConfig+0x5a6>
 8004f9a:	4b7e      	ldr	r3, [pc, #504]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 8004f9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f9e:	4a7d      	ldr	r2, [pc, #500]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 8004fa0:	f023 0301 	bic.w	r3, r3, #1
 8004fa4:	6713      	str	r3, [r2, #112]	; 0x70
 8004fa6:	4b7b      	ldr	r3, [pc, #492]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 8004fa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004faa:	4a7a      	ldr	r2, [pc, #488]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 8004fac:	f023 0304 	bic.w	r3, r3, #4
 8004fb0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	689b      	ldr	r3, [r3, #8]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d015      	beq.n	8004fe6 <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fba:	f7fc fa7d 	bl	80014b8 <HAL_GetTick>
 8004fbe:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004fc0:	e00a      	b.n	8004fd8 <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004fc2:	f7fc fa79 	bl	80014b8 <HAL_GetTick>
 8004fc6:	4602      	mov	r2, r0
 8004fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fca:	1ad3      	subs	r3, r2, r3
 8004fcc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d901      	bls.n	8004fd8 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8004fd4:	2303      	movs	r3, #3
 8004fd6:	e122      	b.n	800521e <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004fd8:	4b6e      	ldr	r3, [pc, #440]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 8004fda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fdc:	f003 0302 	and.w	r3, r3, #2
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d0ee      	beq.n	8004fc2 <HAL_RCC_OscConfig+0x5b6>
 8004fe4:	e014      	b.n	8005010 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fe6:	f7fc fa67 	bl	80014b8 <HAL_GetTick>
 8004fea:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004fec:	e00a      	b.n	8005004 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004fee:	f7fc fa63 	bl	80014b8 <HAL_GetTick>
 8004ff2:	4602      	mov	r2, r0
 8004ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ff6:	1ad3      	subs	r3, r2, r3
 8004ff8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d901      	bls.n	8005004 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 8005000:	2303      	movs	r3, #3
 8005002:	e10c      	b.n	800521e <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005004:	4b63      	ldr	r3, [pc, #396]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 8005006:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005008:	f003 0302 	and.w	r3, r3, #2
 800500c:	2b00      	cmp	r3, #0
 800500e:	d1ee      	bne.n	8004fee <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005014:	2b00      	cmp	r3, #0
 8005016:	f000 8101 	beq.w	800521c <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800501a:	4b5e      	ldr	r3, [pc, #376]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 800501c:	691b      	ldr	r3, [r3, #16]
 800501e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005022:	2b18      	cmp	r3, #24
 8005024:	f000 80bc 	beq.w	80051a0 <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800502c:	2b02      	cmp	r3, #2
 800502e:	f040 8095 	bne.w	800515c <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005032:	4b58      	ldr	r3, [pc, #352]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	4a57      	ldr	r2, [pc, #348]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 8005038:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800503c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800503e:	f7fc fa3b 	bl	80014b8 <HAL_GetTick>
 8005042:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005044:	e008      	b.n	8005058 <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005046:	f7fc fa37 	bl	80014b8 <HAL_GetTick>
 800504a:	4602      	mov	r2, r0
 800504c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800504e:	1ad3      	subs	r3, r2, r3
 8005050:	2b02      	cmp	r3, #2
 8005052:	d901      	bls.n	8005058 <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8005054:	2303      	movs	r3, #3
 8005056:	e0e2      	b.n	800521e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005058:	4b4e      	ldr	r3, [pc, #312]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005060:	2b00      	cmp	r3, #0
 8005062:	d1f0      	bne.n	8005046 <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005064:	4b4b      	ldr	r3, [pc, #300]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 8005066:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005068:	4b4b      	ldr	r3, [pc, #300]	; (8005198 <HAL_RCC_OscConfig+0x78c>)
 800506a:	4013      	ands	r3, r2
 800506c:	687a      	ldr	r2, [r7, #4]
 800506e:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8005070:	687a      	ldr	r2, [r7, #4]
 8005072:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005074:	0112      	lsls	r2, r2, #4
 8005076:	430a      	orrs	r2, r1
 8005078:	4946      	ldr	r1, [pc, #280]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 800507a:	4313      	orrs	r3, r2
 800507c:	628b      	str	r3, [r1, #40]	; 0x28
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005082:	3b01      	subs	r3, #1
 8005084:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800508c:	3b01      	subs	r3, #1
 800508e:	025b      	lsls	r3, r3, #9
 8005090:	b29b      	uxth	r3, r3
 8005092:	431a      	orrs	r2, r3
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005098:	3b01      	subs	r3, #1
 800509a:	041b      	lsls	r3, r3, #16
 800509c:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80050a0:	431a      	orrs	r2, r3
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050a6:	3b01      	subs	r3, #1
 80050a8:	061b      	lsls	r3, r3, #24
 80050aa:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80050ae:	4939      	ldr	r1, [pc, #228]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 80050b0:	4313      	orrs	r3, r2
 80050b2:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 80050b4:	4b37      	ldr	r3, [pc, #220]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 80050b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050b8:	4a36      	ldr	r2, [pc, #216]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 80050ba:	f023 0301 	bic.w	r3, r3, #1
 80050be:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80050c0:	4b34      	ldr	r3, [pc, #208]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 80050c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80050c4:	4b35      	ldr	r3, [pc, #212]	; (800519c <HAL_RCC_OscConfig+0x790>)
 80050c6:	4013      	ands	r3, r2
 80050c8:	687a      	ldr	r2, [r7, #4]
 80050ca:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80050cc:	00d2      	lsls	r2, r2, #3
 80050ce:	4931      	ldr	r1, [pc, #196]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 80050d0:	4313      	orrs	r3, r2
 80050d2:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80050d4:	4b2f      	ldr	r3, [pc, #188]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 80050d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050d8:	f023 020c 	bic.w	r2, r3, #12
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050e0:	492c      	ldr	r1, [pc, #176]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 80050e2:	4313      	orrs	r3, r2
 80050e4:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80050e6:	4b2b      	ldr	r3, [pc, #172]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 80050e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050ea:	f023 0202 	bic.w	r2, r3, #2
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050f2:	4928      	ldr	r1, [pc, #160]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 80050f4:	4313      	orrs	r3, r2
 80050f6:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80050f8:	4b26      	ldr	r3, [pc, #152]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 80050fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050fc:	4a25      	ldr	r2, [pc, #148]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 80050fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005102:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005104:	4b23      	ldr	r3, [pc, #140]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 8005106:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005108:	4a22      	ldr	r2, [pc, #136]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 800510a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800510e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005110:	4b20      	ldr	r3, [pc, #128]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 8005112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005114:	4a1f      	ldr	r2, [pc, #124]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 8005116:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800511a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 800511c:	4b1d      	ldr	r3, [pc, #116]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 800511e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005120:	4a1c      	ldr	r2, [pc, #112]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 8005122:	f043 0301 	orr.w	r3, r3, #1
 8005126:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005128:	4b1a      	ldr	r3, [pc, #104]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4a19      	ldr	r2, [pc, #100]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 800512e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005132:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005134:	f7fc f9c0 	bl	80014b8 <HAL_GetTick>
 8005138:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800513a:	e008      	b.n	800514e <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800513c:	f7fc f9bc 	bl	80014b8 <HAL_GetTick>
 8005140:	4602      	mov	r2, r0
 8005142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005144:	1ad3      	subs	r3, r2, r3
 8005146:	2b02      	cmp	r3, #2
 8005148:	d901      	bls.n	800514e <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 800514a:	2303      	movs	r3, #3
 800514c:	e067      	b.n	800521e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800514e:	4b11      	ldr	r3, [pc, #68]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005156:	2b00      	cmp	r3, #0
 8005158:	d0f0      	beq.n	800513c <HAL_RCC_OscConfig+0x730>
 800515a:	e05f      	b.n	800521c <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800515c:	4b0d      	ldr	r3, [pc, #52]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a0c      	ldr	r2, [pc, #48]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 8005162:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005166:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005168:	f7fc f9a6 	bl	80014b8 <HAL_GetTick>
 800516c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800516e:	e008      	b.n	8005182 <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005170:	f7fc f9a2 	bl	80014b8 <HAL_GetTick>
 8005174:	4602      	mov	r2, r0
 8005176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005178:	1ad3      	subs	r3, r2, r3
 800517a:	2b02      	cmp	r3, #2
 800517c:	d901      	bls.n	8005182 <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 800517e:	2303      	movs	r3, #3
 8005180:	e04d      	b.n	800521e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005182:	4b04      	ldr	r3, [pc, #16]	; (8005194 <HAL_RCC_OscConfig+0x788>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800518a:	2b00      	cmp	r3, #0
 800518c:	d1f0      	bne.n	8005170 <HAL_RCC_OscConfig+0x764>
 800518e:	e045      	b.n	800521c <HAL_RCC_OscConfig+0x810>
 8005190:	58024800 	.word	0x58024800
 8005194:	58024400 	.word	0x58024400
 8005198:	fffffc0c 	.word	0xfffffc0c
 800519c:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80051a0:	4b21      	ldr	r3, [pc, #132]	; (8005228 <HAL_RCC_OscConfig+0x81c>)
 80051a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051a4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80051a6:	4b20      	ldr	r3, [pc, #128]	; (8005228 <HAL_RCC_OscConfig+0x81c>)
 80051a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051aa:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b0:	2b01      	cmp	r3, #1
 80051b2:	d031      	beq.n	8005218 <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	f003 0203 	and.w	r2, r3, #3
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80051be:	429a      	cmp	r2, r3
 80051c0:	d12a      	bne.n	8005218 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	091b      	lsrs	r3, r3, #4
 80051c6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051ce:	429a      	cmp	r2, r3
 80051d0:	d122      	bne.n	8005218 <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051dc:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80051de:	429a      	cmp	r2, r3
 80051e0:	d11a      	bne.n	8005218 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	0a5b      	lsrs	r3, r3, #9
 80051e6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051ee:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80051f0:	429a      	cmp	r2, r3
 80051f2:	d111      	bne.n	8005218 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	0c1b      	lsrs	r3, r3, #16
 80051f8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005200:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005202:	429a      	cmp	r2, r3
 8005204:	d108      	bne.n	8005218 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	0e1b      	lsrs	r3, r3, #24
 800520a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005212:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005214:	429a      	cmp	r2, r3
 8005216:	d001      	beq.n	800521c <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 8005218:	2301      	movs	r3, #1
 800521a:	e000      	b.n	800521e <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 800521c:	2300      	movs	r3, #0
}
 800521e:	4618      	mov	r0, r3
 8005220:	3730      	adds	r7, #48	; 0x30
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}
 8005226:	bf00      	nop
 8005228:	58024400 	.word	0x58024400

0800522c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	b086      	sub	sp, #24
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
 8005234:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d101      	bne.n	8005240 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800523c:	2301      	movs	r3, #1
 800523e:	e19c      	b.n	800557a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005240:	4b8a      	ldr	r3, [pc, #552]	; (800546c <HAL_RCC_ClockConfig+0x240>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f003 030f 	and.w	r3, r3, #15
 8005248:	683a      	ldr	r2, [r7, #0]
 800524a:	429a      	cmp	r2, r3
 800524c:	d910      	bls.n	8005270 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800524e:	4b87      	ldr	r3, [pc, #540]	; (800546c <HAL_RCC_ClockConfig+0x240>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f023 020f 	bic.w	r2, r3, #15
 8005256:	4985      	ldr	r1, [pc, #532]	; (800546c <HAL_RCC_ClockConfig+0x240>)
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	4313      	orrs	r3, r2
 800525c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800525e:	4b83      	ldr	r3, [pc, #524]	; (800546c <HAL_RCC_ClockConfig+0x240>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f003 030f 	and.w	r3, r3, #15
 8005266:	683a      	ldr	r2, [r7, #0]
 8005268:	429a      	cmp	r2, r3
 800526a:	d001      	beq.n	8005270 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800526c:	2301      	movs	r3, #1
 800526e:	e184      	b.n	800557a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f003 0304 	and.w	r3, r3, #4
 8005278:	2b00      	cmp	r3, #0
 800527a:	d010      	beq.n	800529e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	691a      	ldr	r2, [r3, #16]
 8005280:	4b7b      	ldr	r3, [pc, #492]	; (8005470 <HAL_RCC_ClockConfig+0x244>)
 8005282:	699b      	ldr	r3, [r3, #24]
 8005284:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005288:	429a      	cmp	r2, r3
 800528a:	d908      	bls.n	800529e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800528c:	4b78      	ldr	r3, [pc, #480]	; (8005470 <HAL_RCC_ClockConfig+0x244>)
 800528e:	699b      	ldr	r3, [r3, #24]
 8005290:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	691b      	ldr	r3, [r3, #16]
 8005298:	4975      	ldr	r1, [pc, #468]	; (8005470 <HAL_RCC_ClockConfig+0x244>)
 800529a:	4313      	orrs	r3, r2
 800529c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f003 0308 	and.w	r3, r3, #8
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d010      	beq.n	80052cc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	695a      	ldr	r2, [r3, #20]
 80052ae:	4b70      	ldr	r3, [pc, #448]	; (8005470 <HAL_RCC_ClockConfig+0x244>)
 80052b0:	69db      	ldr	r3, [r3, #28]
 80052b2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80052b6:	429a      	cmp	r2, r3
 80052b8:	d908      	bls.n	80052cc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80052ba:	4b6d      	ldr	r3, [pc, #436]	; (8005470 <HAL_RCC_ClockConfig+0x244>)
 80052bc:	69db      	ldr	r3, [r3, #28]
 80052be:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	695b      	ldr	r3, [r3, #20]
 80052c6:	496a      	ldr	r1, [pc, #424]	; (8005470 <HAL_RCC_ClockConfig+0x244>)
 80052c8:	4313      	orrs	r3, r2
 80052ca:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f003 0310 	and.w	r3, r3, #16
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d010      	beq.n	80052fa <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	699a      	ldr	r2, [r3, #24]
 80052dc:	4b64      	ldr	r3, [pc, #400]	; (8005470 <HAL_RCC_ClockConfig+0x244>)
 80052de:	69db      	ldr	r3, [r3, #28]
 80052e0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80052e4:	429a      	cmp	r2, r3
 80052e6:	d908      	bls.n	80052fa <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80052e8:	4b61      	ldr	r3, [pc, #388]	; (8005470 <HAL_RCC_ClockConfig+0x244>)
 80052ea:	69db      	ldr	r3, [r3, #28]
 80052ec:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	699b      	ldr	r3, [r3, #24]
 80052f4:	495e      	ldr	r1, [pc, #376]	; (8005470 <HAL_RCC_ClockConfig+0x244>)
 80052f6:	4313      	orrs	r3, r2
 80052f8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f003 0320 	and.w	r3, r3, #32
 8005302:	2b00      	cmp	r3, #0
 8005304:	d010      	beq.n	8005328 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	69da      	ldr	r2, [r3, #28]
 800530a:	4b59      	ldr	r3, [pc, #356]	; (8005470 <HAL_RCC_ClockConfig+0x244>)
 800530c:	6a1b      	ldr	r3, [r3, #32]
 800530e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005312:	429a      	cmp	r2, r3
 8005314:	d908      	bls.n	8005328 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8005316:	4b56      	ldr	r3, [pc, #344]	; (8005470 <HAL_RCC_ClockConfig+0x244>)
 8005318:	6a1b      	ldr	r3, [r3, #32]
 800531a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	69db      	ldr	r3, [r3, #28]
 8005322:	4953      	ldr	r1, [pc, #332]	; (8005470 <HAL_RCC_ClockConfig+0x244>)
 8005324:	4313      	orrs	r3, r2
 8005326:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f003 0302 	and.w	r3, r3, #2
 8005330:	2b00      	cmp	r3, #0
 8005332:	d010      	beq.n	8005356 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	68da      	ldr	r2, [r3, #12]
 8005338:	4b4d      	ldr	r3, [pc, #308]	; (8005470 <HAL_RCC_ClockConfig+0x244>)
 800533a:	699b      	ldr	r3, [r3, #24]
 800533c:	f003 030f 	and.w	r3, r3, #15
 8005340:	429a      	cmp	r2, r3
 8005342:	d908      	bls.n	8005356 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005344:	4b4a      	ldr	r3, [pc, #296]	; (8005470 <HAL_RCC_ClockConfig+0x244>)
 8005346:	699b      	ldr	r3, [r3, #24]
 8005348:	f023 020f 	bic.w	r2, r3, #15
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	68db      	ldr	r3, [r3, #12]
 8005350:	4947      	ldr	r1, [pc, #284]	; (8005470 <HAL_RCC_ClockConfig+0x244>)
 8005352:	4313      	orrs	r3, r2
 8005354:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f003 0301 	and.w	r3, r3, #1
 800535e:	2b00      	cmp	r3, #0
 8005360:	d055      	beq.n	800540e <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005362:	4b43      	ldr	r3, [pc, #268]	; (8005470 <HAL_RCC_ClockConfig+0x244>)
 8005364:	699b      	ldr	r3, [r3, #24]
 8005366:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	689b      	ldr	r3, [r3, #8]
 800536e:	4940      	ldr	r1, [pc, #256]	; (8005470 <HAL_RCC_ClockConfig+0x244>)
 8005370:	4313      	orrs	r3, r2
 8005372:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	685b      	ldr	r3, [r3, #4]
 8005378:	2b02      	cmp	r3, #2
 800537a:	d107      	bne.n	800538c <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800537c:	4b3c      	ldr	r3, [pc, #240]	; (8005470 <HAL_RCC_ClockConfig+0x244>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005384:	2b00      	cmp	r3, #0
 8005386:	d121      	bne.n	80053cc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005388:	2301      	movs	r3, #1
 800538a:	e0f6      	b.n	800557a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	2b03      	cmp	r3, #3
 8005392:	d107      	bne.n	80053a4 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005394:	4b36      	ldr	r3, [pc, #216]	; (8005470 <HAL_RCC_ClockConfig+0x244>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800539c:	2b00      	cmp	r3, #0
 800539e:	d115      	bne.n	80053cc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80053a0:	2301      	movs	r3, #1
 80053a2:	e0ea      	b.n	800557a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	2b01      	cmp	r3, #1
 80053aa:	d107      	bne.n	80053bc <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80053ac:	4b30      	ldr	r3, [pc, #192]	; (8005470 <HAL_RCC_ClockConfig+0x244>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d109      	bne.n	80053cc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
 80053ba:	e0de      	b.n	800557a <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80053bc:	4b2c      	ldr	r3, [pc, #176]	; (8005470 <HAL_RCC_ClockConfig+0x244>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f003 0304 	and.w	r3, r3, #4
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d101      	bne.n	80053cc <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80053c8:	2301      	movs	r3, #1
 80053ca:	e0d6      	b.n	800557a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80053cc:	4b28      	ldr	r3, [pc, #160]	; (8005470 <HAL_RCC_ClockConfig+0x244>)
 80053ce:	691b      	ldr	r3, [r3, #16]
 80053d0:	f023 0207 	bic.w	r2, r3, #7
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	685b      	ldr	r3, [r3, #4]
 80053d8:	4925      	ldr	r1, [pc, #148]	; (8005470 <HAL_RCC_ClockConfig+0x244>)
 80053da:	4313      	orrs	r3, r2
 80053dc:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053de:	f7fc f86b 	bl	80014b8 <HAL_GetTick>
 80053e2:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053e4:	e00a      	b.n	80053fc <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053e6:	f7fc f867 	bl	80014b8 <HAL_GetTick>
 80053ea:	4602      	mov	r2, r0
 80053ec:	697b      	ldr	r3, [r7, #20]
 80053ee:	1ad3      	subs	r3, r2, r3
 80053f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d901      	bls.n	80053fc <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80053f8:	2303      	movs	r3, #3
 80053fa:	e0be      	b.n	800557a <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053fc:	4b1c      	ldr	r3, [pc, #112]	; (8005470 <HAL_RCC_ClockConfig+0x244>)
 80053fe:	691b      	ldr	r3, [r3, #16]
 8005400:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	685b      	ldr	r3, [r3, #4]
 8005408:	00db      	lsls	r3, r3, #3
 800540a:	429a      	cmp	r2, r3
 800540c:	d1eb      	bne.n	80053e6 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f003 0302 	and.w	r3, r3, #2
 8005416:	2b00      	cmp	r3, #0
 8005418:	d010      	beq.n	800543c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	68da      	ldr	r2, [r3, #12]
 800541e:	4b14      	ldr	r3, [pc, #80]	; (8005470 <HAL_RCC_ClockConfig+0x244>)
 8005420:	699b      	ldr	r3, [r3, #24]
 8005422:	f003 030f 	and.w	r3, r3, #15
 8005426:	429a      	cmp	r2, r3
 8005428:	d208      	bcs.n	800543c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800542a:	4b11      	ldr	r3, [pc, #68]	; (8005470 <HAL_RCC_ClockConfig+0x244>)
 800542c:	699b      	ldr	r3, [r3, #24]
 800542e:	f023 020f 	bic.w	r2, r3, #15
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	68db      	ldr	r3, [r3, #12]
 8005436:	490e      	ldr	r1, [pc, #56]	; (8005470 <HAL_RCC_ClockConfig+0x244>)
 8005438:	4313      	orrs	r3, r2
 800543a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800543c:	4b0b      	ldr	r3, [pc, #44]	; (800546c <HAL_RCC_ClockConfig+0x240>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f003 030f 	and.w	r3, r3, #15
 8005444:	683a      	ldr	r2, [r7, #0]
 8005446:	429a      	cmp	r2, r3
 8005448:	d214      	bcs.n	8005474 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800544a:	4b08      	ldr	r3, [pc, #32]	; (800546c <HAL_RCC_ClockConfig+0x240>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f023 020f 	bic.w	r2, r3, #15
 8005452:	4906      	ldr	r1, [pc, #24]	; (800546c <HAL_RCC_ClockConfig+0x240>)
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	4313      	orrs	r3, r2
 8005458:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800545a:	4b04      	ldr	r3, [pc, #16]	; (800546c <HAL_RCC_ClockConfig+0x240>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f003 030f 	and.w	r3, r3, #15
 8005462:	683a      	ldr	r2, [r7, #0]
 8005464:	429a      	cmp	r2, r3
 8005466:	d005      	beq.n	8005474 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005468:	2301      	movs	r3, #1
 800546a:	e086      	b.n	800557a <HAL_RCC_ClockConfig+0x34e>
 800546c:	52002000 	.word	0x52002000
 8005470:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f003 0304 	and.w	r3, r3, #4
 800547c:	2b00      	cmp	r3, #0
 800547e:	d010      	beq.n	80054a2 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	691a      	ldr	r2, [r3, #16]
 8005484:	4b3f      	ldr	r3, [pc, #252]	; (8005584 <HAL_RCC_ClockConfig+0x358>)
 8005486:	699b      	ldr	r3, [r3, #24]
 8005488:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800548c:	429a      	cmp	r2, r3
 800548e:	d208      	bcs.n	80054a2 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005490:	4b3c      	ldr	r3, [pc, #240]	; (8005584 <HAL_RCC_ClockConfig+0x358>)
 8005492:	699b      	ldr	r3, [r3, #24]
 8005494:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	691b      	ldr	r3, [r3, #16]
 800549c:	4939      	ldr	r1, [pc, #228]	; (8005584 <HAL_RCC_ClockConfig+0x358>)
 800549e:	4313      	orrs	r3, r2
 80054a0:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f003 0308 	and.w	r3, r3, #8
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d010      	beq.n	80054d0 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	695a      	ldr	r2, [r3, #20]
 80054b2:	4b34      	ldr	r3, [pc, #208]	; (8005584 <HAL_RCC_ClockConfig+0x358>)
 80054b4:	69db      	ldr	r3, [r3, #28]
 80054b6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80054ba:	429a      	cmp	r2, r3
 80054bc:	d208      	bcs.n	80054d0 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80054be:	4b31      	ldr	r3, [pc, #196]	; (8005584 <HAL_RCC_ClockConfig+0x358>)
 80054c0:	69db      	ldr	r3, [r3, #28]
 80054c2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	695b      	ldr	r3, [r3, #20]
 80054ca:	492e      	ldr	r1, [pc, #184]	; (8005584 <HAL_RCC_ClockConfig+0x358>)
 80054cc:	4313      	orrs	r3, r2
 80054ce:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f003 0310 	and.w	r3, r3, #16
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d010      	beq.n	80054fe <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	699a      	ldr	r2, [r3, #24]
 80054e0:	4b28      	ldr	r3, [pc, #160]	; (8005584 <HAL_RCC_ClockConfig+0x358>)
 80054e2:	69db      	ldr	r3, [r3, #28]
 80054e4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80054e8:	429a      	cmp	r2, r3
 80054ea:	d208      	bcs.n	80054fe <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80054ec:	4b25      	ldr	r3, [pc, #148]	; (8005584 <HAL_RCC_ClockConfig+0x358>)
 80054ee:	69db      	ldr	r3, [r3, #28]
 80054f0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	699b      	ldr	r3, [r3, #24]
 80054f8:	4922      	ldr	r1, [pc, #136]	; (8005584 <HAL_RCC_ClockConfig+0x358>)
 80054fa:	4313      	orrs	r3, r2
 80054fc:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f003 0320 	and.w	r3, r3, #32
 8005506:	2b00      	cmp	r3, #0
 8005508:	d010      	beq.n	800552c <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	69da      	ldr	r2, [r3, #28]
 800550e:	4b1d      	ldr	r3, [pc, #116]	; (8005584 <HAL_RCC_ClockConfig+0x358>)
 8005510:	6a1b      	ldr	r3, [r3, #32]
 8005512:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005516:	429a      	cmp	r2, r3
 8005518:	d208      	bcs.n	800552c <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800551a:	4b1a      	ldr	r3, [pc, #104]	; (8005584 <HAL_RCC_ClockConfig+0x358>)
 800551c:	6a1b      	ldr	r3, [r3, #32]
 800551e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	69db      	ldr	r3, [r3, #28]
 8005526:	4917      	ldr	r1, [pc, #92]	; (8005584 <HAL_RCC_ClockConfig+0x358>)
 8005528:	4313      	orrs	r3, r2
 800552a:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800552c:	f000 f834 	bl	8005598 <HAL_RCC_GetSysClockFreq>
 8005530:	4602      	mov	r2, r0
 8005532:	4b14      	ldr	r3, [pc, #80]	; (8005584 <HAL_RCC_ClockConfig+0x358>)
 8005534:	699b      	ldr	r3, [r3, #24]
 8005536:	0a1b      	lsrs	r3, r3, #8
 8005538:	f003 030f 	and.w	r3, r3, #15
 800553c:	4912      	ldr	r1, [pc, #72]	; (8005588 <HAL_RCC_ClockConfig+0x35c>)
 800553e:	5ccb      	ldrb	r3, [r1, r3]
 8005540:	f003 031f 	and.w	r3, r3, #31
 8005544:	fa22 f303 	lsr.w	r3, r2, r3
 8005548:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800554a:	4b0e      	ldr	r3, [pc, #56]	; (8005584 <HAL_RCC_ClockConfig+0x358>)
 800554c:	699b      	ldr	r3, [r3, #24]
 800554e:	f003 030f 	and.w	r3, r3, #15
 8005552:	4a0d      	ldr	r2, [pc, #52]	; (8005588 <HAL_RCC_ClockConfig+0x35c>)
 8005554:	5cd3      	ldrb	r3, [r2, r3]
 8005556:	f003 031f 	and.w	r3, r3, #31
 800555a:	693a      	ldr	r2, [r7, #16]
 800555c:	fa22 f303 	lsr.w	r3, r2, r3
 8005560:	4a0a      	ldr	r2, [pc, #40]	; (800558c <HAL_RCC_ClockConfig+0x360>)
 8005562:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005564:	4a0a      	ldr	r2, [pc, #40]	; (8005590 <HAL_RCC_ClockConfig+0x364>)
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 800556a:	4b0a      	ldr	r3, [pc, #40]	; (8005594 <HAL_RCC_ClockConfig+0x368>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4618      	mov	r0, r3
 8005570:	f7fb ff58 	bl	8001424 <HAL_InitTick>
 8005574:	4603      	mov	r3, r0
 8005576:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005578:	7bfb      	ldrb	r3, [r7, #15]
}
 800557a:	4618      	mov	r0, r3
 800557c:	3718      	adds	r7, #24
 800557e:	46bd      	mov	sp, r7
 8005580:	bd80      	pop	{r7, pc}
 8005582:	bf00      	nop
 8005584:	58024400 	.word	0x58024400
 8005588:	0800ca40 	.word	0x0800ca40
 800558c:	24000404 	.word	0x24000404
 8005590:	24000400 	.word	0x24000400
 8005594:	24000408 	.word	0x24000408

08005598 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005598:	b480      	push	{r7}
 800559a:	b089      	sub	sp, #36	; 0x24
 800559c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800559e:	4bb3      	ldr	r3, [pc, #716]	; (800586c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80055a0:	691b      	ldr	r3, [r3, #16]
 80055a2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80055a6:	2b18      	cmp	r3, #24
 80055a8:	f200 8155 	bhi.w	8005856 <HAL_RCC_GetSysClockFreq+0x2be>
 80055ac:	a201      	add	r2, pc, #4	; (adr r2, 80055b4 <HAL_RCC_GetSysClockFreq+0x1c>)
 80055ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055b2:	bf00      	nop
 80055b4:	08005619 	.word	0x08005619
 80055b8:	08005857 	.word	0x08005857
 80055bc:	08005857 	.word	0x08005857
 80055c0:	08005857 	.word	0x08005857
 80055c4:	08005857 	.word	0x08005857
 80055c8:	08005857 	.word	0x08005857
 80055cc:	08005857 	.word	0x08005857
 80055d0:	08005857 	.word	0x08005857
 80055d4:	0800563f 	.word	0x0800563f
 80055d8:	08005857 	.word	0x08005857
 80055dc:	08005857 	.word	0x08005857
 80055e0:	08005857 	.word	0x08005857
 80055e4:	08005857 	.word	0x08005857
 80055e8:	08005857 	.word	0x08005857
 80055ec:	08005857 	.word	0x08005857
 80055f0:	08005857 	.word	0x08005857
 80055f4:	08005645 	.word	0x08005645
 80055f8:	08005857 	.word	0x08005857
 80055fc:	08005857 	.word	0x08005857
 8005600:	08005857 	.word	0x08005857
 8005604:	08005857 	.word	0x08005857
 8005608:	08005857 	.word	0x08005857
 800560c:	08005857 	.word	0x08005857
 8005610:	08005857 	.word	0x08005857
 8005614:	0800564b 	.word	0x0800564b
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005618:	4b94      	ldr	r3, [pc, #592]	; (800586c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f003 0320 	and.w	r3, r3, #32
 8005620:	2b00      	cmp	r3, #0
 8005622:	d009      	beq.n	8005638 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005624:	4b91      	ldr	r3, [pc, #580]	; (800586c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	08db      	lsrs	r3, r3, #3
 800562a:	f003 0303 	and.w	r3, r3, #3
 800562e:	4a90      	ldr	r2, [pc, #576]	; (8005870 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005630:	fa22 f303 	lsr.w	r3, r2, r3
 8005634:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8005636:	e111      	b.n	800585c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005638:	4b8d      	ldr	r3, [pc, #564]	; (8005870 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800563a:	61bb      	str	r3, [r7, #24]
    break;
 800563c:	e10e      	b.n	800585c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800563e:	4b8d      	ldr	r3, [pc, #564]	; (8005874 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005640:	61bb      	str	r3, [r7, #24]
    break;
 8005642:	e10b      	b.n	800585c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8005644:	4b8c      	ldr	r3, [pc, #560]	; (8005878 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8005646:	61bb      	str	r3, [r7, #24]
    break;
 8005648:	e108      	b.n	800585c <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800564a:	4b88      	ldr	r3, [pc, #544]	; (800586c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800564c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800564e:	f003 0303 	and.w	r3, r3, #3
 8005652:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8005654:	4b85      	ldr	r3, [pc, #532]	; (800586c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005656:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005658:	091b      	lsrs	r3, r3, #4
 800565a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800565e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005660:	4b82      	ldr	r3, [pc, #520]	; (800586c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005664:	f003 0301 	and.w	r3, r3, #1
 8005668:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800566a:	4b80      	ldr	r3, [pc, #512]	; (800586c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800566c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800566e:	08db      	lsrs	r3, r3, #3
 8005670:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005674:	68fa      	ldr	r2, [r7, #12]
 8005676:	fb02 f303 	mul.w	r3, r2, r3
 800567a:	ee07 3a90 	vmov	s15, r3
 800567e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005682:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8005686:	693b      	ldr	r3, [r7, #16]
 8005688:	2b00      	cmp	r3, #0
 800568a:	f000 80e1 	beq.w	8005850 <HAL_RCC_GetSysClockFreq+0x2b8>
 800568e:	697b      	ldr	r3, [r7, #20]
 8005690:	2b02      	cmp	r3, #2
 8005692:	f000 8083 	beq.w	800579c <HAL_RCC_GetSysClockFreq+0x204>
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	2b02      	cmp	r3, #2
 800569a:	f200 80a1 	bhi.w	80057e0 <HAL_RCC_GetSysClockFreq+0x248>
 800569e:	697b      	ldr	r3, [r7, #20]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d003      	beq.n	80056ac <HAL_RCC_GetSysClockFreq+0x114>
 80056a4:	697b      	ldr	r3, [r7, #20]
 80056a6:	2b01      	cmp	r3, #1
 80056a8:	d056      	beq.n	8005758 <HAL_RCC_GetSysClockFreq+0x1c0>
 80056aa:	e099      	b.n	80057e0 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80056ac:	4b6f      	ldr	r3, [pc, #444]	; (800586c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f003 0320 	and.w	r3, r3, #32
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d02d      	beq.n	8005714 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80056b8:	4b6c      	ldr	r3, [pc, #432]	; (800586c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	08db      	lsrs	r3, r3, #3
 80056be:	f003 0303 	and.w	r3, r3, #3
 80056c2:	4a6b      	ldr	r2, [pc, #428]	; (8005870 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80056c4:	fa22 f303 	lsr.w	r3, r2, r3
 80056c8:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	ee07 3a90 	vmov	s15, r3
 80056d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056d4:	693b      	ldr	r3, [r7, #16]
 80056d6:	ee07 3a90 	vmov	s15, r3
 80056da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056e2:	4b62      	ldr	r3, [pc, #392]	; (800586c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80056e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056ea:	ee07 3a90 	vmov	s15, r3
 80056ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80056f6:	eddf 5a61 	vldr	s11, [pc, #388]	; 800587c <HAL_RCC_GetSysClockFreq+0x2e4>
 80056fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005702:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005706:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800570a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800570e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8005712:	e087      	b.n	8005824 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005714:	693b      	ldr	r3, [r7, #16]
 8005716:	ee07 3a90 	vmov	s15, r3
 800571a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800571e:	eddf 6a58 	vldr	s13, [pc, #352]	; 8005880 <HAL_RCC_GetSysClockFreq+0x2e8>
 8005722:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005726:	4b51      	ldr	r3, [pc, #324]	; (800586c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800572a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800572e:	ee07 3a90 	vmov	s15, r3
 8005732:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005736:	ed97 6a02 	vldr	s12, [r7, #8]
 800573a:	eddf 5a50 	vldr	s11, [pc, #320]	; 800587c <HAL_RCC_GetSysClockFreq+0x2e4>
 800573e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005742:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005746:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800574a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800574e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005752:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005756:	e065      	b.n	8005824 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005758:	693b      	ldr	r3, [r7, #16]
 800575a:	ee07 3a90 	vmov	s15, r3
 800575e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005762:	eddf 6a48 	vldr	s13, [pc, #288]	; 8005884 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005766:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800576a:	4b40      	ldr	r3, [pc, #256]	; (800586c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800576c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800576e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005772:	ee07 3a90 	vmov	s15, r3
 8005776:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800577a:	ed97 6a02 	vldr	s12, [r7, #8]
 800577e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800587c <HAL_RCC_GetSysClockFreq+0x2e4>
 8005782:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005786:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800578a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800578e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005792:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005796:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800579a:	e043      	b.n	8005824 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800579c:	693b      	ldr	r3, [r7, #16]
 800579e:	ee07 3a90 	vmov	s15, r3
 80057a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057a6:	eddf 6a38 	vldr	s13, [pc, #224]	; 8005888 <HAL_RCC_GetSysClockFreq+0x2f0>
 80057aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80057ae:	4b2f      	ldr	r3, [pc, #188]	; (800586c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80057b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057b6:	ee07 3a90 	vmov	s15, r3
 80057ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057be:	ed97 6a02 	vldr	s12, [r7, #8]
 80057c2:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800587c <HAL_RCC_GetSysClockFreq+0x2e4>
 80057c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80057ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80057ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80057d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80057d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80057de:	e021      	b.n	8005824 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80057e0:	693b      	ldr	r3, [r7, #16]
 80057e2:	ee07 3a90 	vmov	s15, r3
 80057e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057ea:	eddf 6a26 	vldr	s13, [pc, #152]	; 8005884 <HAL_RCC_GetSysClockFreq+0x2ec>
 80057ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80057f2:	4b1e      	ldr	r3, [pc, #120]	; (800586c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80057f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057fa:	ee07 3a90 	vmov	s15, r3
 80057fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005802:	ed97 6a02 	vldr	s12, [r7, #8]
 8005806:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800587c <HAL_RCC_GetSysClockFreq+0x2e4>
 800580a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800580e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005812:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005816:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800581a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800581e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005822:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8005824:	4b11      	ldr	r3, [pc, #68]	; (800586c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005826:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005828:	0a5b      	lsrs	r3, r3, #9
 800582a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800582e:	3301      	adds	r3, #1
 8005830:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	ee07 3a90 	vmov	s15, r3
 8005838:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800583c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005840:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005844:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005848:	ee17 3a90 	vmov	r3, s15
 800584c:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 800584e:	e005      	b.n	800585c <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8005850:	2300      	movs	r3, #0
 8005852:	61bb      	str	r3, [r7, #24]
    break;
 8005854:	e002      	b.n	800585c <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8005856:	4b07      	ldr	r3, [pc, #28]	; (8005874 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005858:	61bb      	str	r3, [r7, #24]
    break;
 800585a:	bf00      	nop
  }

  return sysclockfreq;
 800585c:	69bb      	ldr	r3, [r7, #24]
}
 800585e:	4618      	mov	r0, r3
 8005860:	3724      	adds	r7, #36	; 0x24
 8005862:	46bd      	mov	sp, r7
 8005864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005868:	4770      	bx	lr
 800586a:	bf00      	nop
 800586c:	58024400 	.word	0x58024400
 8005870:	03d09000 	.word	0x03d09000
 8005874:	003d0900 	.word	0x003d0900
 8005878:	007a1200 	.word	0x007a1200
 800587c:	46000000 	.word	0x46000000
 8005880:	4c742400 	.word	0x4c742400
 8005884:	4a742400 	.word	0x4a742400
 8005888:	4af42400 	.word	0x4af42400

0800588c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b082      	sub	sp, #8
 8005890:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005892:	f7ff fe81 	bl	8005598 <HAL_RCC_GetSysClockFreq>
 8005896:	4602      	mov	r2, r0
 8005898:	4b10      	ldr	r3, [pc, #64]	; (80058dc <HAL_RCC_GetHCLKFreq+0x50>)
 800589a:	699b      	ldr	r3, [r3, #24]
 800589c:	0a1b      	lsrs	r3, r3, #8
 800589e:	f003 030f 	and.w	r3, r3, #15
 80058a2:	490f      	ldr	r1, [pc, #60]	; (80058e0 <HAL_RCC_GetHCLKFreq+0x54>)
 80058a4:	5ccb      	ldrb	r3, [r1, r3]
 80058a6:	f003 031f 	and.w	r3, r3, #31
 80058aa:	fa22 f303 	lsr.w	r3, r2, r3
 80058ae:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80058b0:	4b0a      	ldr	r3, [pc, #40]	; (80058dc <HAL_RCC_GetHCLKFreq+0x50>)
 80058b2:	699b      	ldr	r3, [r3, #24]
 80058b4:	f003 030f 	and.w	r3, r3, #15
 80058b8:	4a09      	ldr	r2, [pc, #36]	; (80058e0 <HAL_RCC_GetHCLKFreq+0x54>)
 80058ba:	5cd3      	ldrb	r3, [r2, r3]
 80058bc:	f003 031f 	and.w	r3, r3, #31
 80058c0:	687a      	ldr	r2, [r7, #4]
 80058c2:	fa22 f303 	lsr.w	r3, r2, r3
 80058c6:	4a07      	ldr	r2, [pc, #28]	; (80058e4 <HAL_RCC_GetHCLKFreq+0x58>)
 80058c8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80058ca:	4a07      	ldr	r2, [pc, #28]	; (80058e8 <HAL_RCC_GetHCLKFreq+0x5c>)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80058d0:	4b04      	ldr	r3, [pc, #16]	; (80058e4 <HAL_RCC_GetHCLKFreq+0x58>)
 80058d2:	681b      	ldr	r3, [r3, #0]
}
 80058d4:	4618      	mov	r0, r3
 80058d6:	3708      	adds	r7, #8
 80058d8:	46bd      	mov	sp, r7
 80058da:	bd80      	pop	{r7, pc}
 80058dc:	58024400 	.word	0x58024400
 80058e0:	0800ca40 	.word	0x0800ca40
 80058e4:	24000404 	.word	0x24000404
 80058e8:	24000400 	.word	0x24000400

080058ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80058f0:	f7ff ffcc 	bl	800588c <HAL_RCC_GetHCLKFreq>
 80058f4:	4602      	mov	r2, r0
 80058f6:	4b06      	ldr	r3, [pc, #24]	; (8005910 <HAL_RCC_GetPCLK1Freq+0x24>)
 80058f8:	69db      	ldr	r3, [r3, #28]
 80058fa:	091b      	lsrs	r3, r3, #4
 80058fc:	f003 0307 	and.w	r3, r3, #7
 8005900:	4904      	ldr	r1, [pc, #16]	; (8005914 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005902:	5ccb      	ldrb	r3, [r1, r3]
 8005904:	f003 031f 	and.w	r3, r3, #31
 8005908:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800590c:	4618      	mov	r0, r3
 800590e:	bd80      	pop	{r7, pc}
 8005910:	58024400 	.word	0x58024400
 8005914:	0800ca40 	.word	0x0800ca40

08005918 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800591c:	f7ff ffb6 	bl	800588c <HAL_RCC_GetHCLKFreq>
 8005920:	4602      	mov	r2, r0
 8005922:	4b06      	ldr	r3, [pc, #24]	; (800593c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005924:	69db      	ldr	r3, [r3, #28]
 8005926:	0a1b      	lsrs	r3, r3, #8
 8005928:	f003 0307 	and.w	r3, r3, #7
 800592c:	4904      	ldr	r1, [pc, #16]	; (8005940 <HAL_RCC_GetPCLK2Freq+0x28>)
 800592e:	5ccb      	ldrb	r3, [r1, r3]
 8005930:	f003 031f 	and.w	r3, r3, #31
 8005934:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8005938:	4618      	mov	r0, r3
 800593a:	bd80      	pop	{r7, pc}
 800593c:	58024400 	.word	0x58024400
 8005940:	0800ca40 	.word	0x0800ca40

08005944 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b086      	sub	sp, #24
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800594c:	2300      	movs	r3, #0
 800594e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005950:	2300      	movs	r3, #0
 8005952:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800595c:	2b00      	cmp	r3, #0
 800595e:	d03f      	beq.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005964:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005968:	d02a      	beq.n	80059c0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800596a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800596e:	d824      	bhi.n	80059ba <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005970:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005974:	d018      	beq.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005976:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800597a:	d81e      	bhi.n	80059ba <HAL_RCCEx_PeriphCLKConfig+0x76>
 800597c:	2b00      	cmp	r3, #0
 800597e:	d003      	beq.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005980:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005984:	d007      	beq.n	8005996 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005986:	e018      	b.n	80059ba <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005988:	4bab      	ldr	r3, [pc, #684]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800598a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800598c:	4aaa      	ldr	r2, [pc, #680]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800598e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005992:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8005994:	e015      	b.n	80059c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	3304      	adds	r3, #4
 800599a:	2102      	movs	r1, #2
 800599c:	4618      	mov	r0, r3
 800599e:	f001 fff3 	bl	8007988 <RCCEx_PLL2_Config>
 80059a2:	4603      	mov	r3, r0
 80059a4:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80059a6:	e00c      	b.n	80059c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	3324      	adds	r3, #36	; 0x24
 80059ac:	2102      	movs	r1, #2
 80059ae:	4618      	mov	r0, r3
 80059b0:	f002 f89c 	bl	8007aec <RCCEx_PLL3_Config>
 80059b4:	4603      	mov	r3, r0
 80059b6:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80059b8:	e003      	b.n	80059c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80059ba:	2301      	movs	r3, #1
 80059bc:	75fb      	strb	r3, [r7, #23]
      break;
 80059be:	e000      	b.n	80059c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80059c0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80059c2:	7dfb      	ldrb	r3, [r7, #23]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d109      	bne.n	80059dc <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80059c8:	4b9b      	ldr	r3, [pc, #620]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80059ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059cc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80059d4:	4998      	ldr	r1, [pc, #608]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80059d6:	4313      	orrs	r3, r2
 80059d8:	650b      	str	r3, [r1, #80]	; 0x50
 80059da:	e001      	b.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059dc:	7dfb      	ldrb	r3, [r7, #23]
 80059de:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d03d      	beq.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059f0:	2b04      	cmp	r3, #4
 80059f2:	d826      	bhi.n	8005a42 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80059f4:	a201      	add	r2, pc, #4	; (adr r2, 80059fc <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 80059f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059fa:	bf00      	nop
 80059fc:	08005a11 	.word	0x08005a11
 8005a00:	08005a1f 	.word	0x08005a1f
 8005a04:	08005a31 	.word	0x08005a31
 8005a08:	08005a49 	.word	0x08005a49
 8005a0c:	08005a49 	.word	0x08005a49
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a10:	4b89      	ldr	r3, [pc, #548]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005a12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a14:	4a88      	ldr	r2, [pc, #544]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005a16:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005a1a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005a1c:	e015      	b.n	8005a4a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	3304      	adds	r3, #4
 8005a22:	2100      	movs	r1, #0
 8005a24:	4618      	mov	r0, r3
 8005a26:	f001 ffaf 	bl	8007988 <RCCEx_PLL2_Config>
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005a2e:	e00c      	b.n	8005a4a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	3324      	adds	r3, #36	; 0x24
 8005a34:	2100      	movs	r1, #0
 8005a36:	4618      	mov	r0, r3
 8005a38:	f002 f858 	bl	8007aec <RCCEx_PLL3_Config>
 8005a3c:	4603      	mov	r3, r0
 8005a3e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005a40:	e003      	b.n	8005a4a <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005a42:	2301      	movs	r3, #1
 8005a44:	75fb      	strb	r3, [r7, #23]
      break;
 8005a46:	e000      	b.n	8005a4a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8005a48:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005a4a:	7dfb      	ldrb	r3, [r7, #23]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d109      	bne.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005a50:	4b79      	ldr	r3, [pc, #484]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005a52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a54:	f023 0207 	bic.w	r2, r3, #7
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a5c:	4976      	ldr	r1, [pc, #472]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	650b      	str	r3, [r1, #80]	; 0x50
 8005a62:	e001      	b.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a64:	7dfb      	ldrb	r3, [r7, #23]
 8005a66:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d042      	beq.n	8005afa <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a78:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a7c:	d02b      	beq.n	8005ad6 <HAL_RCCEx_PeriphCLKConfig+0x192>
 8005a7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a82:	d825      	bhi.n	8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8005a84:	2bc0      	cmp	r3, #192	; 0xc0
 8005a86:	d028      	beq.n	8005ada <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005a88:	2bc0      	cmp	r3, #192	; 0xc0
 8005a8a:	d821      	bhi.n	8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8005a8c:	2b80      	cmp	r3, #128	; 0x80
 8005a8e:	d016      	beq.n	8005abe <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8005a90:	2b80      	cmp	r3, #128	; 0x80
 8005a92:	d81d      	bhi.n	8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d002      	beq.n	8005a9e <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8005a98:	2b40      	cmp	r3, #64	; 0x40
 8005a9a:	d007      	beq.n	8005aac <HAL_RCCEx_PeriphCLKConfig+0x168>
 8005a9c:	e018      	b.n	8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a9e:	4b66      	ldr	r3, [pc, #408]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005aa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aa2:	4a65      	ldr	r2, [pc, #404]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005aa4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005aa8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8005aaa:	e017      	b.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	3304      	adds	r3, #4
 8005ab0:	2100      	movs	r1, #0
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	f001 ff68 	bl	8007988 <RCCEx_PLL2_Config>
 8005ab8:	4603      	mov	r3, r0
 8005aba:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8005abc:	e00e      	b.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	3324      	adds	r3, #36	; 0x24
 8005ac2:	2100      	movs	r1, #0
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	f002 f811 	bl	8007aec <RCCEx_PLL3_Config>
 8005aca:	4603      	mov	r3, r0
 8005acc:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8005ace:	e005      	b.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	75fb      	strb	r3, [r7, #23]
      break;
 8005ad4:	e002      	b.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8005ad6:	bf00      	nop
 8005ad8:	e000      	b.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8005ada:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005adc:	7dfb      	ldrb	r3, [r7, #23]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d109      	bne.n	8005af6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8005ae2:	4b55      	ldr	r3, [pc, #340]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005ae4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ae6:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005aee:	4952      	ldr	r1, [pc, #328]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005af0:	4313      	orrs	r3, r2
 8005af2:	650b      	str	r3, [r1, #80]	; 0x50
 8005af4:	e001      	b.n	8005afa <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005af6:	7dfb      	ldrb	r3, [r7, #23]
 8005af8:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d049      	beq.n	8005b9a <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005b0c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005b10:	d030      	beq.n	8005b74 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8005b12:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005b16:	d82a      	bhi.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8005b18:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8005b1c:	d02c      	beq.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8005b1e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8005b22:	d824      	bhi.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8005b24:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005b28:	d018      	beq.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0x218>
 8005b2a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005b2e:	d81e      	bhi.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d003      	beq.n	8005b3c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8005b34:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005b38:	d007      	beq.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x206>
 8005b3a:	e018      	b.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b3c:	4b3e      	ldr	r3, [pc, #248]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005b3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b40:	4a3d      	ldr	r2, [pc, #244]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005b42:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005b46:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005b48:	e017      	b.n	8005b7a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	3304      	adds	r3, #4
 8005b4e:	2100      	movs	r1, #0
 8005b50:	4618      	mov	r0, r3
 8005b52:	f001 ff19 	bl	8007988 <RCCEx_PLL2_Config>
 8005b56:	4603      	mov	r3, r0
 8005b58:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8005b5a:	e00e      	b.n	8005b7a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	3324      	adds	r3, #36	; 0x24
 8005b60:	2100      	movs	r1, #0
 8005b62:	4618      	mov	r0, r3
 8005b64:	f001 ffc2 	bl	8007aec <RCCEx_PLL3_Config>
 8005b68:	4603      	mov	r3, r0
 8005b6a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005b6c:	e005      	b.n	8005b7a <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	75fb      	strb	r3, [r7, #23]
      break;
 8005b72:	e002      	b.n	8005b7a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8005b74:	bf00      	nop
 8005b76:	e000      	b.n	8005b7a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8005b78:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005b7a:	7dfb      	ldrb	r3, [r7, #23]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d10a      	bne.n	8005b96 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8005b80:	4b2d      	ldr	r3, [pc, #180]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005b82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b84:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005b8e:	492a      	ldr	r1, [pc, #168]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005b90:	4313      	orrs	r3, r2
 8005b92:	658b      	str	r3, [r1, #88]	; 0x58
 8005b94:	e001      	b.n	8005b9a <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b96:	7dfb      	ldrb	r3, [r7, #23]
 8005b98:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d04c      	beq.n	8005c40 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005bac:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005bb0:	d030      	beq.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8005bb2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005bb6:	d82a      	bhi.n	8005c0e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8005bb8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005bbc:	d02c      	beq.n	8005c18 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8005bbe:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005bc2:	d824      	bhi.n	8005c0e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8005bc4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005bc8:	d018      	beq.n	8005bfc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8005bca:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005bce:	d81e      	bhi.n	8005c0e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d003      	beq.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x298>
 8005bd4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005bd8:	d007      	beq.n	8005bea <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8005bda:	e018      	b.n	8005c0e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005bdc:	4b16      	ldr	r3, [pc, #88]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005be0:	4a15      	ldr	r2, [pc, #84]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005be2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005be6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005be8:	e017      	b.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	3304      	adds	r3, #4
 8005bee:	2100      	movs	r1, #0
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	f001 fec9 	bl	8007988 <RCCEx_PLL2_Config>
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8005bfa:	e00e      	b.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	3324      	adds	r3, #36	; 0x24
 8005c00:	2100      	movs	r1, #0
 8005c02:	4618      	mov	r0, r3
 8005c04:	f001 ff72 	bl	8007aec <RCCEx_PLL3_Config>
 8005c08:	4603      	mov	r3, r0
 8005c0a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005c0c:	e005      	b.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8005c0e:	2301      	movs	r3, #1
 8005c10:	75fb      	strb	r3, [r7, #23]
      break;
 8005c12:	e002      	b.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8005c14:	bf00      	nop
 8005c16:	e000      	b.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8005c18:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005c1a:	7dfb      	ldrb	r3, [r7, #23]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d10d      	bne.n	8005c3c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005c20:	4b05      	ldr	r3, [pc, #20]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005c22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c24:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005c2e:	4902      	ldr	r1, [pc, #8]	; (8005c38 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005c30:	4313      	orrs	r3, r2
 8005c32:	658b      	str	r3, [r1, #88]	; 0x58
 8005c34:	e004      	b.n	8005c40 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8005c36:	bf00      	nop
 8005c38:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c3c:	7dfb      	ldrb	r3, [r7, #23]
 8005c3e:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d032      	beq.n	8005cb2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c50:	2b30      	cmp	r3, #48	; 0x30
 8005c52:	d01c      	beq.n	8005c8e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005c54:	2b30      	cmp	r3, #48	; 0x30
 8005c56:	d817      	bhi.n	8005c88 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8005c58:	2b20      	cmp	r3, #32
 8005c5a:	d00c      	beq.n	8005c76 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8005c5c:	2b20      	cmp	r3, #32
 8005c5e:	d813      	bhi.n	8005c88 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d016      	beq.n	8005c92 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8005c64:	2b10      	cmp	r3, #16
 8005c66:	d10f      	bne.n	8005c88 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c68:	4baf      	ldr	r3, [pc, #700]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c6c:	4aae      	ldr	r2, [pc, #696]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005c6e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005c72:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8005c74:	e00e      	b.n	8005c94 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	3304      	adds	r3, #4
 8005c7a:	2102      	movs	r1, #2
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	f001 fe83 	bl	8007988 <RCCEx_PLL2_Config>
 8005c82:	4603      	mov	r3, r0
 8005c84:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8005c86:	e005      	b.n	8005c94 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8005c88:	2301      	movs	r3, #1
 8005c8a:	75fb      	strb	r3, [r7, #23]
      break;
 8005c8c:	e002      	b.n	8005c94 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8005c8e:	bf00      	nop
 8005c90:	e000      	b.n	8005c94 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8005c92:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005c94:	7dfb      	ldrb	r3, [r7, #23]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d109      	bne.n	8005cae <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005c9a:	4ba3      	ldr	r3, [pc, #652]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005c9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c9e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ca6:	49a0      	ldr	r1, [pc, #640]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005ca8:	4313      	orrs	r3, r2
 8005caa:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005cac:	e001      	b.n	8005cb2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cae:	7dfb      	ldrb	r3, [r7, #23]
 8005cb0:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d047      	beq.n	8005d4e <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cc2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005cc6:	d030      	beq.n	8005d2a <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 8005cc8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005ccc:	d82a      	bhi.n	8005d24 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8005cce:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005cd2:	d02c      	beq.n	8005d2e <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8005cd4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005cd8:	d824      	bhi.n	8005d24 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8005cda:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005cde:	d018      	beq.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 8005ce0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ce4:	d81e      	bhi.n	8005d24 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d003      	beq.n	8005cf2 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8005cea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cee:	d007      	beq.n	8005d00 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8005cf0:	e018      	b.n	8005d24 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005cf2:	4b8d      	ldr	r3, [pc, #564]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005cf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cf6:	4a8c      	ldr	r2, [pc, #560]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005cf8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005cfc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8005cfe:	e017      	b.n	8005d30 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	3304      	adds	r3, #4
 8005d04:	2100      	movs	r1, #0
 8005d06:	4618      	mov	r0, r3
 8005d08:	f001 fe3e 	bl	8007988 <RCCEx_PLL2_Config>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8005d10:	e00e      	b.n	8005d30 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	3324      	adds	r3, #36	; 0x24
 8005d16:	2100      	movs	r1, #0
 8005d18:	4618      	mov	r0, r3
 8005d1a:	f001 fee7 	bl	8007aec <RCCEx_PLL3_Config>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8005d22:	e005      	b.n	8005d30 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005d24:	2301      	movs	r3, #1
 8005d26:	75fb      	strb	r3, [r7, #23]
      break;
 8005d28:	e002      	b.n	8005d30 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8005d2a:	bf00      	nop
 8005d2c:	e000      	b.n	8005d30 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8005d2e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005d30:	7dfb      	ldrb	r3, [r7, #23]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d109      	bne.n	8005d4a <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005d36:	4b7c      	ldr	r3, [pc, #496]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005d38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d3a:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d42:	4979      	ldr	r1, [pc, #484]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005d44:	4313      	orrs	r3, r2
 8005d46:	650b      	str	r3, [r1, #80]	; 0x50
 8005d48:	e001      	b.n	8005d4e <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d4a:	7dfb      	ldrb	r3, [r7, #23]
 8005d4c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d049      	beq.n	8005dee <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d5e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005d62:	d02e      	beq.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8005d64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005d68:	d828      	bhi.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x478>
 8005d6a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005d6e:	d02a      	beq.n	8005dc6 <HAL_RCCEx_PeriphCLKConfig+0x482>
 8005d70:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005d74:	d822      	bhi.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x478>
 8005d76:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005d7a:	d026      	beq.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0x486>
 8005d7c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005d80:	d81c      	bhi.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x478>
 8005d82:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005d86:	d010      	beq.n	8005daa <HAL_RCCEx_PeriphCLKConfig+0x466>
 8005d88:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005d8c:	d816      	bhi.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x478>
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d01d      	beq.n	8005dce <HAL_RCCEx_PeriphCLKConfig+0x48a>
 8005d92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d96:	d111      	bne.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	3304      	adds	r3, #4
 8005d9c:	2101      	movs	r1, #1
 8005d9e:	4618      	mov	r0, r3
 8005da0:	f001 fdf2 	bl	8007988 <RCCEx_PLL2_Config>
 8005da4:	4603      	mov	r3, r0
 8005da6:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8005da8:	e012      	b.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	3324      	adds	r3, #36	; 0x24
 8005dae:	2101      	movs	r1, #1
 8005db0:	4618      	mov	r0, r3
 8005db2:	f001 fe9b 	bl	8007aec <RCCEx_PLL3_Config>
 8005db6:	4603      	mov	r3, r0
 8005db8:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8005dba:	e009      	b.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	75fb      	strb	r3, [r7, #23]
      break;
 8005dc0:	e006      	b.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8005dc2:	bf00      	nop
 8005dc4:	e004      	b.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8005dc6:	bf00      	nop
 8005dc8:	e002      	b.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8005dca:	bf00      	nop
 8005dcc:	e000      	b.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8005dce:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005dd0:	7dfb      	ldrb	r3, [r7, #23]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d109      	bne.n	8005dea <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005dd6:	4b54      	ldr	r3, [pc, #336]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005dd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005dda:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005de2:	4951      	ldr	r1, [pc, #324]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005de4:	4313      	orrs	r3, r2
 8005de6:	650b      	str	r3, [r1, #80]	; 0x50
 8005de8:	e001      	b.n	8005dee <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dea:	7dfb      	ldrb	r3, [r7, #23]
 8005dec:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d04b      	beq.n	8005e92 <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005e00:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005e04:	d02e      	beq.n	8005e64 <HAL_RCCEx_PeriphCLKConfig+0x520>
 8005e06:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005e0a:	d828      	bhi.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8005e0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e10:	d02a      	beq.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8005e12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e16:	d822      	bhi.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8005e18:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005e1c:	d026      	beq.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0x528>
 8005e1e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005e22:	d81c      	bhi.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8005e24:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005e28:	d010      	beq.n	8005e4c <HAL_RCCEx_PeriphCLKConfig+0x508>
 8005e2a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005e2e:	d816      	bhi.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d01d      	beq.n	8005e70 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8005e34:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005e38:	d111      	bne.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	3304      	adds	r3, #4
 8005e3e:	2101      	movs	r1, #1
 8005e40:	4618      	mov	r0, r3
 8005e42:	f001 fda1 	bl	8007988 <RCCEx_PLL2_Config>
 8005e46:	4603      	mov	r3, r0
 8005e48:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8005e4a:	e012      	b.n	8005e72 <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	3324      	adds	r3, #36	; 0x24
 8005e50:	2101      	movs	r1, #1
 8005e52:	4618      	mov	r0, r3
 8005e54:	f001 fe4a 	bl	8007aec <RCCEx_PLL3_Config>
 8005e58:	4603      	mov	r3, r0
 8005e5a:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8005e5c:	e009      	b.n	8005e72 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	75fb      	strb	r3, [r7, #23]
      break;
 8005e62:	e006      	b.n	8005e72 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8005e64:	bf00      	nop
 8005e66:	e004      	b.n	8005e72 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8005e68:	bf00      	nop
 8005e6a:	e002      	b.n	8005e72 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8005e6c:	bf00      	nop
 8005e6e:	e000      	b.n	8005e72 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8005e70:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005e72:	7dfb      	ldrb	r3, [r7, #23]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d10a      	bne.n	8005e8e <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005e78:	4b2b      	ldr	r3, [pc, #172]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005e7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e7c:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005e86:	4928      	ldr	r1, [pc, #160]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	658b      	str	r3, [r1, #88]	; 0x58
 8005e8c:	e001      	b.n	8005e92 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e8e:	7dfb      	ldrb	r3, [r7, #23]
 8005e90:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d02f      	beq.n	8005efe <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005ea2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005ea6:	d00e      	beq.n	8005ec6 <HAL_RCCEx_PeriphCLKConfig+0x582>
 8005ea8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005eac:	d814      	bhi.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x594>
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d015      	beq.n	8005ede <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8005eb2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005eb6:	d10f      	bne.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005eb8:	4b1b      	ldr	r3, [pc, #108]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ebc:	4a1a      	ldr	r2, [pc, #104]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005ebe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005ec2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8005ec4:	e00c      	b.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	3304      	adds	r3, #4
 8005eca:	2101      	movs	r1, #1
 8005ecc:	4618      	mov	r0, r3
 8005ece:	f001 fd5b 	bl	8007988 <RCCEx_PLL2_Config>
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8005ed6:	e003      	b.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005ed8:	2301      	movs	r3, #1
 8005eda:	75fb      	strb	r3, [r7, #23]
      break;
 8005edc:	e000      	b.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 8005ede:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005ee0:	7dfb      	ldrb	r3, [r7, #23]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d109      	bne.n	8005efa <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005ee6:	4b10      	ldr	r3, [pc, #64]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005ee8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005eea:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005ef2:	490d      	ldr	r1, [pc, #52]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	650b      	str	r3, [r1, #80]	; 0x50
 8005ef8:	e001      	b.n	8005efe <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005efa:	7dfb      	ldrb	r3, [r7, #23]
 8005efc:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d033      	beq.n	8005f72 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f0e:	2b03      	cmp	r3, #3
 8005f10:	d81c      	bhi.n	8005f4c <HAL_RCCEx_PeriphCLKConfig+0x608>
 8005f12:	a201      	add	r2, pc, #4	; (adr r2, 8005f18 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 8005f14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f18:	08005f53 	.word	0x08005f53
 8005f1c:	08005f2d 	.word	0x08005f2d
 8005f20:	08005f3b 	.word	0x08005f3b
 8005f24:	08005f53 	.word	0x08005f53
 8005f28:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005f2c:	4bb8      	ldr	r3, [pc, #736]	; (8006210 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f30:	4ab7      	ldr	r2, [pc, #732]	; (8006210 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005f32:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005f36:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8005f38:	e00c      	b.n	8005f54 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	3304      	adds	r3, #4
 8005f3e:	2102      	movs	r1, #2
 8005f40:	4618      	mov	r0, r3
 8005f42:	f001 fd21 	bl	8007988 <RCCEx_PLL2_Config>
 8005f46:	4603      	mov	r3, r0
 8005f48:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8005f4a:	e003      	b.n	8005f54 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	75fb      	strb	r3, [r7, #23]
      break;
 8005f50:	e000      	b.n	8005f54 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8005f52:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005f54:	7dfb      	ldrb	r3, [r7, #23]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d109      	bne.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005f5a:	4bad      	ldr	r3, [pc, #692]	; (8006210 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005f5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f5e:	f023 0203 	bic.w	r2, r3, #3
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f66:	49aa      	ldr	r1, [pc, #680]	; (8006210 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005f68:	4313      	orrs	r3, r2
 8005f6a:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005f6c:	e001      	b.n	8005f72 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f6e:	7dfb      	ldrb	r3, [r7, #23]
 8005f70:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	f000 8086 	beq.w	800608c <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005f80:	4ba4      	ldr	r3, [pc, #656]	; (8006214 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4aa3      	ldr	r2, [pc, #652]	; (8006214 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8005f86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f8a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005f8c:	f7fb fa94 	bl	80014b8 <HAL_GetTick>
 8005f90:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005f92:	e009      	b.n	8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f94:	f7fb fa90 	bl	80014b8 <HAL_GetTick>
 8005f98:	4602      	mov	r2, r0
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	1ad3      	subs	r3, r2, r3
 8005f9e:	2b64      	cmp	r3, #100	; 0x64
 8005fa0:	d902      	bls.n	8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8005fa2:	2303      	movs	r3, #3
 8005fa4:	75fb      	strb	r3, [r7, #23]
        break;
 8005fa6:	e005      	b.n	8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005fa8:	4b9a      	ldr	r3, [pc, #616]	; (8006214 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d0ef      	beq.n	8005f94 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8005fb4:	7dfb      	ldrb	r3, [r7, #23]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d166      	bne.n	8006088 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005fba:	4b95      	ldr	r3, [pc, #596]	; (8006210 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005fbc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005fc4:	4053      	eors	r3, r2
 8005fc6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d013      	beq.n	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005fce:	4b90      	ldr	r3, [pc, #576]	; (8006210 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005fd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fd2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fd6:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005fd8:	4b8d      	ldr	r3, [pc, #564]	; (8006210 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005fda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fdc:	4a8c      	ldr	r2, [pc, #560]	; (8006210 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005fde:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005fe2:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005fe4:	4b8a      	ldr	r3, [pc, #552]	; (8006210 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005fe6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fe8:	4a89      	ldr	r2, [pc, #548]	; (8006210 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005fea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005fee:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8005ff0:	4a87      	ldr	r2, [pc, #540]	; (8006210 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005ffc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006000:	d115      	bne.n	800602e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006002:	f7fb fa59 	bl	80014b8 <HAL_GetTick>
 8006006:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006008:	e00b      	b.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800600a:	f7fb fa55 	bl	80014b8 <HAL_GetTick>
 800600e:	4602      	mov	r2, r0
 8006010:	693b      	ldr	r3, [r7, #16]
 8006012:	1ad3      	subs	r3, r2, r3
 8006014:	f241 3288 	movw	r2, #5000	; 0x1388
 8006018:	4293      	cmp	r3, r2
 800601a:	d902      	bls.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 800601c:	2303      	movs	r3, #3
 800601e:	75fb      	strb	r3, [r7, #23]
            break;
 8006020:	e005      	b.n	800602e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006022:	4b7b      	ldr	r3, [pc, #492]	; (8006210 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006024:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006026:	f003 0302 	and.w	r3, r3, #2
 800602a:	2b00      	cmp	r3, #0
 800602c:	d0ed      	beq.n	800600a <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 800602e:	7dfb      	ldrb	r3, [r7, #23]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d126      	bne.n	8006082 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800603a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800603e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006042:	d10d      	bne.n	8006060 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8006044:	4b72      	ldr	r3, [pc, #456]	; (8006210 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006046:	691b      	ldr	r3, [r3, #16]
 8006048:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006052:	0919      	lsrs	r1, r3, #4
 8006054:	4b70      	ldr	r3, [pc, #448]	; (8006218 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 8006056:	400b      	ands	r3, r1
 8006058:	496d      	ldr	r1, [pc, #436]	; (8006210 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800605a:	4313      	orrs	r3, r2
 800605c:	610b      	str	r3, [r1, #16]
 800605e:	e005      	b.n	800606c <HAL_RCCEx_PeriphCLKConfig+0x728>
 8006060:	4b6b      	ldr	r3, [pc, #428]	; (8006210 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006062:	691b      	ldr	r3, [r3, #16]
 8006064:	4a6a      	ldr	r2, [pc, #424]	; (8006210 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006066:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800606a:	6113      	str	r3, [r2, #16]
 800606c:	4b68      	ldr	r3, [pc, #416]	; (8006210 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800606e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006076:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800607a:	4965      	ldr	r1, [pc, #404]	; (8006210 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800607c:	4313      	orrs	r3, r2
 800607e:	670b      	str	r3, [r1, #112]	; 0x70
 8006080:	e004      	b.n	800608c <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006082:	7dfb      	ldrb	r3, [r7, #23]
 8006084:	75bb      	strb	r3, [r7, #22]
 8006086:	e001      	b.n	800608c <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006088:	7dfb      	ldrb	r3, [r7, #23]
 800608a:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f003 0301 	and.w	r3, r3, #1
 8006094:	2b00      	cmp	r3, #0
 8006096:	d07e      	beq.n	8006196 <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800609c:	2b28      	cmp	r3, #40	; 0x28
 800609e:	d867      	bhi.n	8006170 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 80060a0:	a201      	add	r2, pc, #4	; (adr r2, 80060a8 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 80060a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060a6:	bf00      	nop
 80060a8:	08006177 	.word	0x08006177
 80060ac:	08006171 	.word	0x08006171
 80060b0:	08006171 	.word	0x08006171
 80060b4:	08006171 	.word	0x08006171
 80060b8:	08006171 	.word	0x08006171
 80060bc:	08006171 	.word	0x08006171
 80060c0:	08006171 	.word	0x08006171
 80060c4:	08006171 	.word	0x08006171
 80060c8:	0800614d 	.word	0x0800614d
 80060cc:	08006171 	.word	0x08006171
 80060d0:	08006171 	.word	0x08006171
 80060d4:	08006171 	.word	0x08006171
 80060d8:	08006171 	.word	0x08006171
 80060dc:	08006171 	.word	0x08006171
 80060e0:	08006171 	.word	0x08006171
 80060e4:	08006171 	.word	0x08006171
 80060e8:	0800615f 	.word	0x0800615f
 80060ec:	08006171 	.word	0x08006171
 80060f0:	08006171 	.word	0x08006171
 80060f4:	08006171 	.word	0x08006171
 80060f8:	08006171 	.word	0x08006171
 80060fc:	08006171 	.word	0x08006171
 8006100:	08006171 	.word	0x08006171
 8006104:	08006171 	.word	0x08006171
 8006108:	08006177 	.word	0x08006177
 800610c:	08006171 	.word	0x08006171
 8006110:	08006171 	.word	0x08006171
 8006114:	08006171 	.word	0x08006171
 8006118:	08006171 	.word	0x08006171
 800611c:	08006171 	.word	0x08006171
 8006120:	08006171 	.word	0x08006171
 8006124:	08006171 	.word	0x08006171
 8006128:	08006177 	.word	0x08006177
 800612c:	08006171 	.word	0x08006171
 8006130:	08006171 	.word	0x08006171
 8006134:	08006171 	.word	0x08006171
 8006138:	08006171 	.word	0x08006171
 800613c:	08006171 	.word	0x08006171
 8006140:	08006171 	.word	0x08006171
 8006144:	08006171 	.word	0x08006171
 8006148:	08006177 	.word	0x08006177
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	3304      	adds	r3, #4
 8006150:	2101      	movs	r1, #1
 8006152:	4618      	mov	r0, r3
 8006154:	f001 fc18 	bl	8007988 <RCCEx_PLL2_Config>
 8006158:	4603      	mov	r3, r0
 800615a:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800615c:	e00c      	b.n	8006178 <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	3324      	adds	r3, #36	; 0x24
 8006162:	2101      	movs	r1, #1
 8006164:	4618      	mov	r0, r3
 8006166:	f001 fcc1 	bl	8007aec <RCCEx_PLL3_Config>
 800616a:	4603      	mov	r3, r0
 800616c:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800616e:	e003      	b.n	8006178 <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006170:	2301      	movs	r3, #1
 8006172:	75fb      	strb	r3, [r7, #23]
      break;
 8006174:	e000      	b.n	8006178 <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 8006176:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006178:	7dfb      	ldrb	r3, [r7, #23]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d109      	bne.n	8006192 <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800617e:	4b24      	ldr	r3, [pc, #144]	; (8006210 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006180:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006182:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800618a:	4921      	ldr	r1, [pc, #132]	; (8006210 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800618c:	4313      	orrs	r3, r2
 800618e:	654b      	str	r3, [r1, #84]	; 0x54
 8006190:	e001      	b.n	8006196 <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006192:	7dfb      	ldrb	r3, [r7, #23]
 8006194:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f003 0302 	and.w	r3, r3, #2
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d03e      	beq.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80061a6:	2b05      	cmp	r3, #5
 80061a8:	d820      	bhi.n	80061ec <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 80061aa:	a201      	add	r2, pc, #4	; (adr r2, 80061b0 <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 80061ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061b0:	080061f3 	.word	0x080061f3
 80061b4:	080061c9 	.word	0x080061c9
 80061b8:	080061db 	.word	0x080061db
 80061bc:	080061f3 	.word	0x080061f3
 80061c0:	080061f3 	.word	0x080061f3
 80061c4:	080061f3 	.word	0x080061f3
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	3304      	adds	r3, #4
 80061cc:	2101      	movs	r1, #1
 80061ce:	4618      	mov	r0, r3
 80061d0:	f001 fbda 	bl	8007988 <RCCEx_PLL2_Config>
 80061d4:	4603      	mov	r3, r0
 80061d6:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80061d8:	e00c      	b.n	80061f4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	3324      	adds	r3, #36	; 0x24
 80061de:	2101      	movs	r1, #1
 80061e0:	4618      	mov	r0, r3
 80061e2:	f001 fc83 	bl	8007aec <RCCEx_PLL3_Config>
 80061e6:	4603      	mov	r3, r0
 80061e8:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80061ea:	e003      	b.n	80061f4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80061ec:	2301      	movs	r3, #1
 80061ee:	75fb      	strb	r3, [r7, #23]
      break;
 80061f0:	e000      	b.n	80061f4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 80061f2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80061f4:	7dfb      	ldrb	r3, [r7, #23]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d110      	bne.n	800621c <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80061fa:	4b05      	ldr	r3, [pc, #20]	; (8006210 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80061fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061fe:	f023 0207 	bic.w	r2, r3, #7
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006206:	4902      	ldr	r1, [pc, #8]	; (8006210 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006208:	4313      	orrs	r3, r2
 800620a:	654b      	str	r3, [r1, #84]	; 0x54
 800620c:	e008      	b.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 800620e:	bf00      	nop
 8006210:	58024400 	.word	0x58024400
 8006214:	58024800 	.word	0x58024800
 8006218:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 800621c:	7dfb      	ldrb	r3, [r7, #23]
 800621e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f003 0304 	and.w	r3, r3, #4
 8006228:	2b00      	cmp	r3, #0
 800622a:	d039      	beq.n	80062a0 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006232:	2b05      	cmp	r3, #5
 8006234:	d820      	bhi.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0x934>
 8006236:	a201      	add	r2, pc, #4	; (adr r2, 800623c <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 8006238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800623c:	0800627f 	.word	0x0800627f
 8006240:	08006255 	.word	0x08006255
 8006244:	08006267 	.word	0x08006267
 8006248:	0800627f 	.word	0x0800627f
 800624c:	0800627f 	.word	0x0800627f
 8006250:	0800627f 	.word	0x0800627f
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	3304      	adds	r3, #4
 8006258:	2101      	movs	r1, #1
 800625a:	4618      	mov	r0, r3
 800625c:	f001 fb94 	bl	8007988 <RCCEx_PLL2_Config>
 8006260:	4603      	mov	r3, r0
 8006262:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8006264:	e00c      	b.n	8006280 <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	3324      	adds	r3, #36	; 0x24
 800626a:	2101      	movs	r1, #1
 800626c:	4618      	mov	r0, r3
 800626e:	f001 fc3d 	bl	8007aec <RCCEx_PLL3_Config>
 8006272:	4603      	mov	r3, r0
 8006274:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8006276:	e003      	b.n	8006280 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006278:	2301      	movs	r3, #1
 800627a:	75fb      	strb	r3, [r7, #23]
      break;
 800627c:	e000      	b.n	8006280 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 800627e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006280:	7dfb      	ldrb	r3, [r7, #23]
 8006282:	2b00      	cmp	r3, #0
 8006284:	d10a      	bne.n	800629c <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006286:	4bb7      	ldr	r3, [pc, #732]	; (8006564 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006288:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800628a:	f023 0207 	bic.w	r2, r3, #7
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006294:	49b3      	ldr	r1, [pc, #716]	; (8006564 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006296:	4313      	orrs	r3, r2
 8006298:	658b      	str	r3, [r1, #88]	; 0x58
 800629a:	e001      	b.n	80062a0 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800629c:	7dfb      	ldrb	r3, [r7, #23]
 800629e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f003 0320 	and.w	r3, r3, #32
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d04b      	beq.n	8006344 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80062b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80062b6:	d02e      	beq.n	8006316 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 80062b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80062bc:	d828      	bhi.n	8006310 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80062be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062c2:	d02a      	beq.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 80062c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062c8:	d822      	bhi.n	8006310 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80062ca:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80062ce:	d026      	beq.n	800631e <HAL_RCCEx_PeriphCLKConfig+0x9da>
 80062d0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80062d4:	d81c      	bhi.n	8006310 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80062d6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80062da:	d010      	beq.n	80062fe <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 80062dc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80062e0:	d816      	bhi.n	8006310 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d01d      	beq.n	8006322 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 80062e6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80062ea:	d111      	bne.n	8006310 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	3304      	adds	r3, #4
 80062f0:	2100      	movs	r1, #0
 80062f2:	4618      	mov	r0, r3
 80062f4:	f001 fb48 	bl	8007988 <RCCEx_PLL2_Config>
 80062f8:	4603      	mov	r3, r0
 80062fa:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80062fc:	e012      	b.n	8006324 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	3324      	adds	r3, #36	; 0x24
 8006302:	2102      	movs	r1, #2
 8006304:	4618      	mov	r0, r3
 8006306:	f001 fbf1 	bl	8007aec <RCCEx_PLL3_Config>
 800630a:	4603      	mov	r3, r0
 800630c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800630e:	e009      	b.n	8006324 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006310:	2301      	movs	r3, #1
 8006312:	75fb      	strb	r3, [r7, #23]
      break;
 8006314:	e006      	b.n	8006324 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8006316:	bf00      	nop
 8006318:	e004      	b.n	8006324 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800631a:	bf00      	nop
 800631c:	e002      	b.n	8006324 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800631e:	bf00      	nop
 8006320:	e000      	b.n	8006324 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8006322:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006324:	7dfb      	ldrb	r3, [r7, #23]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d10a      	bne.n	8006340 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800632a:	4b8e      	ldr	r3, [pc, #568]	; (8006564 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800632c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800632e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006338:	498a      	ldr	r1, [pc, #552]	; (8006564 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800633a:	4313      	orrs	r3, r2
 800633c:	654b      	str	r3, [r1, #84]	; 0x54
 800633e:	e001      	b.n	8006344 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006340:	7dfb      	ldrb	r3, [r7, #23]
 8006342:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800634c:	2b00      	cmp	r3, #0
 800634e:	d04b      	beq.n	80063e8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006356:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800635a:	d02e      	beq.n	80063ba <HAL_RCCEx_PeriphCLKConfig+0xa76>
 800635c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006360:	d828      	bhi.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8006362:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006366:	d02a      	beq.n	80063be <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8006368:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800636c:	d822      	bhi.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800636e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006372:	d026      	beq.n	80063c2 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8006374:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006378:	d81c      	bhi.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800637a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800637e:	d010      	beq.n	80063a2 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 8006380:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006384:	d816      	bhi.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8006386:	2b00      	cmp	r3, #0
 8006388:	d01d      	beq.n	80063c6 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 800638a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800638e:	d111      	bne.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	3304      	adds	r3, #4
 8006394:	2100      	movs	r1, #0
 8006396:	4618      	mov	r0, r3
 8006398:	f001 faf6 	bl	8007988 <RCCEx_PLL2_Config>
 800639c:	4603      	mov	r3, r0
 800639e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80063a0:	e012      	b.n	80063c8 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	3324      	adds	r3, #36	; 0x24
 80063a6:	2102      	movs	r1, #2
 80063a8:	4618      	mov	r0, r3
 80063aa:	f001 fb9f 	bl	8007aec <RCCEx_PLL3_Config>
 80063ae:	4603      	mov	r3, r0
 80063b0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80063b2:	e009      	b.n	80063c8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80063b4:	2301      	movs	r3, #1
 80063b6:	75fb      	strb	r3, [r7, #23]
      break;
 80063b8:	e006      	b.n	80063c8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 80063ba:	bf00      	nop
 80063bc:	e004      	b.n	80063c8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 80063be:	bf00      	nop
 80063c0:	e002      	b.n	80063c8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 80063c2:	bf00      	nop
 80063c4:	e000      	b.n	80063c8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 80063c6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80063c8:	7dfb      	ldrb	r3, [r7, #23]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d10a      	bne.n	80063e4 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80063ce:	4b65      	ldr	r3, [pc, #404]	; (8006564 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80063d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063d2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80063dc:	4961      	ldr	r1, [pc, #388]	; (8006564 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80063de:	4313      	orrs	r3, r2
 80063e0:	658b      	str	r3, [r1, #88]	; 0x58
 80063e2:	e001      	b.n	80063e8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063e4:	7dfb      	ldrb	r3, [r7, #23]
 80063e6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d04b      	beq.n	800648c <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80063fa:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80063fe:	d02e      	beq.n	800645e <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 8006400:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8006404:	d828      	bhi.n	8006458 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8006406:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800640a:	d02a      	beq.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 800640c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006410:	d822      	bhi.n	8006458 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8006412:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8006416:	d026      	beq.n	8006466 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8006418:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800641c:	d81c      	bhi.n	8006458 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800641e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006422:	d010      	beq.n	8006446 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8006424:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006428:	d816      	bhi.n	8006458 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800642a:	2b00      	cmp	r3, #0
 800642c:	d01d      	beq.n	800646a <HAL_RCCEx_PeriphCLKConfig+0xb26>
 800642e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006432:	d111      	bne.n	8006458 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	3304      	adds	r3, #4
 8006438:	2100      	movs	r1, #0
 800643a:	4618      	mov	r0, r3
 800643c:	f001 faa4 	bl	8007988 <RCCEx_PLL2_Config>
 8006440:	4603      	mov	r3, r0
 8006442:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8006444:	e012      	b.n	800646c <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	3324      	adds	r3, #36	; 0x24
 800644a:	2102      	movs	r1, #2
 800644c:	4618      	mov	r0, r3
 800644e:	f001 fb4d 	bl	8007aec <RCCEx_PLL3_Config>
 8006452:	4603      	mov	r3, r0
 8006454:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8006456:	e009      	b.n	800646c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006458:	2301      	movs	r3, #1
 800645a:	75fb      	strb	r3, [r7, #23]
      break;
 800645c:	e006      	b.n	800646c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800645e:	bf00      	nop
 8006460:	e004      	b.n	800646c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8006462:	bf00      	nop
 8006464:	e002      	b.n	800646c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8006466:	bf00      	nop
 8006468:	e000      	b.n	800646c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800646a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800646c:	7dfb      	ldrb	r3, [r7, #23]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d10a      	bne.n	8006488 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006472:	4b3c      	ldr	r3, [pc, #240]	; (8006564 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006474:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006476:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006480:	4938      	ldr	r1, [pc, #224]	; (8006564 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006482:	4313      	orrs	r3, r2
 8006484:	658b      	str	r3, [r1, #88]	; 0x58
 8006486:	e001      	b.n	800648c <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006488:	7dfb      	ldrb	r3, [r7, #23]
 800648a:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f003 0308 	and.w	r3, r3, #8
 8006494:	2b00      	cmp	r3, #0
 8006496:	d01a      	beq.n	80064ce <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800649e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064a2:	d10a      	bne.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	3324      	adds	r3, #36	; 0x24
 80064a8:	2102      	movs	r1, #2
 80064aa:	4618      	mov	r0, r3
 80064ac:	f001 fb1e 	bl	8007aec <RCCEx_PLL3_Config>
 80064b0:	4603      	mov	r3, r0
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d001      	beq.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 80064b6:	2301      	movs	r3, #1
 80064b8:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80064ba:	4b2a      	ldr	r3, [pc, #168]	; (8006564 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80064bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064be:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80064c8:	4926      	ldr	r1, [pc, #152]	; (8006564 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80064ca:	4313      	orrs	r3, r2
 80064cc:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f003 0310 	and.w	r3, r3, #16
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d01a      	beq.n	8006510 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80064e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80064e4:	d10a      	bne.n	80064fc <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	3324      	adds	r3, #36	; 0x24
 80064ea:	2102      	movs	r1, #2
 80064ec:	4618      	mov	r0, r3
 80064ee:	f001 fafd 	bl	8007aec <RCCEx_PLL3_Config>
 80064f2:	4603      	mov	r3, r0
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d001      	beq.n	80064fc <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 80064f8:	2301      	movs	r3, #1
 80064fa:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80064fc:	4b19      	ldr	r3, [pc, #100]	; (8006564 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80064fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006500:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800650a:	4916      	ldr	r1, [pc, #88]	; (8006564 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800650c:	4313      	orrs	r3, r2
 800650e:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006518:	2b00      	cmp	r3, #0
 800651a:	d036      	beq.n	800658a <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8006522:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006526:	d01f      	beq.n	8006568 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8006528:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800652c:	d817      	bhi.n	800655e <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 800652e:	2b00      	cmp	r3, #0
 8006530:	d003      	beq.n	800653a <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 8006532:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006536:	d009      	beq.n	800654c <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8006538:	e011      	b.n	800655e <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	3304      	adds	r3, #4
 800653e:	2100      	movs	r1, #0
 8006540:	4618      	mov	r0, r3
 8006542:	f001 fa21 	bl	8007988 <RCCEx_PLL2_Config>
 8006546:	4603      	mov	r3, r0
 8006548:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800654a:	e00e      	b.n	800656a <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	3324      	adds	r3, #36	; 0x24
 8006550:	2102      	movs	r1, #2
 8006552:	4618      	mov	r0, r3
 8006554:	f001 faca 	bl	8007aec <RCCEx_PLL3_Config>
 8006558:	4603      	mov	r3, r0
 800655a:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800655c:	e005      	b.n	800656a <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800655e:	2301      	movs	r3, #1
 8006560:	75fb      	strb	r3, [r7, #23]
      break;
 8006562:	e002      	b.n	800656a <HAL_RCCEx_PeriphCLKConfig+0xc26>
 8006564:	58024400 	.word	0x58024400
      break;
 8006568:	bf00      	nop
    }

    if(ret == HAL_OK)
 800656a:	7dfb      	ldrb	r3, [r7, #23]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d10a      	bne.n	8006586 <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006570:	4b93      	ldr	r3, [pc, #588]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006572:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006574:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800657e:	4990      	ldr	r1, [pc, #576]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006580:	4313      	orrs	r3, r2
 8006582:	658b      	str	r3, [r1, #88]	; 0x58
 8006584:	e001      	b.n	800658a <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006586:	7dfb      	ldrb	r3, [r7, #23]
 8006588:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006592:	2b00      	cmp	r3, #0
 8006594:	d033      	beq.n	80065fe <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800659c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80065a0:	d01c      	beq.n	80065dc <HAL_RCCEx_PeriphCLKConfig+0xc98>
 80065a2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80065a6:	d816      	bhi.n	80065d6 <HAL_RCCEx_PeriphCLKConfig+0xc92>
 80065a8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80065ac:	d003      	beq.n	80065b6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
 80065ae:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80065b2:	d007      	beq.n	80065c4 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 80065b4:	e00f      	b.n	80065d6 <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80065b6:	4b82      	ldr	r3, [pc, #520]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80065b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065ba:	4a81      	ldr	r2, [pc, #516]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80065bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80065c0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 80065c2:	e00c      	b.n	80065de <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	3324      	adds	r3, #36	; 0x24
 80065c8:	2101      	movs	r1, #1
 80065ca:	4618      	mov	r0, r3
 80065cc:	f001 fa8e 	bl	8007aec <RCCEx_PLL3_Config>
 80065d0:	4603      	mov	r3, r0
 80065d2:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 80065d4:	e003      	b.n	80065de <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80065d6:	2301      	movs	r3, #1
 80065d8:	75fb      	strb	r3, [r7, #23]
      break;
 80065da:	e000      	b.n	80065de <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 80065dc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80065de:	7dfb      	ldrb	r3, [r7, #23]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d10a      	bne.n	80065fa <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80065e4:	4b76      	ldr	r3, [pc, #472]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80065e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065e8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80065f2:	4973      	ldr	r1, [pc, #460]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80065f4:	4313      	orrs	r3, r2
 80065f6:	654b      	str	r3, [r1, #84]	; 0x54
 80065f8:	e001      	b.n	80065fe <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065fa:	7dfb      	ldrb	r3, [r7, #23]
 80065fc:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006606:	2b00      	cmp	r3, #0
 8006608:	d029      	beq.n	800665e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800660e:	2b00      	cmp	r3, #0
 8006610:	d003      	beq.n	800661a <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 8006612:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006616:	d007      	beq.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 8006618:	e00f      	b.n	800663a <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800661a:	4b69      	ldr	r3, [pc, #420]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800661c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800661e:	4a68      	ldr	r2, [pc, #416]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006620:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006624:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8006626:	e00b      	b.n	8006640 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	3304      	adds	r3, #4
 800662c:	2102      	movs	r1, #2
 800662e:	4618      	mov	r0, r3
 8006630:	f001 f9aa 	bl	8007988 <RCCEx_PLL2_Config>
 8006634:	4603      	mov	r3, r0
 8006636:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8006638:	e002      	b.n	8006640 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 800663a:	2301      	movs	r3, #1
 800663c:	75fb      	strb	r3, [r7, #23]
      break;
 800663e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006640:	7dfb      	ldrb	r3, [r7, #23]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d109      	bne.n	800665a <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006646:	4b5e      	ldr	r3, [pc, #376]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006648:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800664a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006652:	495b      	ldr	r1, [pc, #364]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006654:	4313      	orrs	r3, r2
 8006656:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006658:	e001      	b.n	800665e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800665a:	7dfb      	ldrb	r3, [r7, #23]
 800665c:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006666:	2b00      	cmp	r3, #0
 8006668:	d00a      	beq.n	8006680 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	3324      	adds	r3, #36	; 0x24
 800666e:	2102      	movs	r1, #2
 8006670:	4618      	mov	r0, r3
 8006672:	f001 fa3b 	bl	8007aec <RCCEx_PLL3_Config>
 8006676:	4603      	mov	r3, r0
 8006678:	2b00      	cmp	r3, #0
 800667a:	d001      	beq.n	8006680 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 800667c:	2301      	movs	r3, #1
 800667e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006688:	2b00      	cmp	r3, #0
 800668a:	d030      	beq.n	80066ee <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006690:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006694:	d017      	beq.n	80066c6 <HAL_RCCEx_PeriphCLKConfig+0xd82>
 8006696:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800669a:	d811      	bhi.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 800669c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80066a0:	d013      	beq.n	80066ca <HAL_RCCEx_PeriphCLKConfig+0xd86>
 80066a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80066a6:	d80b      	bhi.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d010      	beq.n	80066ce <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 80066ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066b0:	d106      	bne.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80066b2:	4b43      	ldr	r3, [pc, #268]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80066b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066b6:	4a42      	ldr	r2, [pc, #264]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80066b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80066bc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 80066be:	e007      	b.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80066c0:	2301      	movs	r3, #1
 80066c2:	75fb      	strb	r3, [r7, #23]
      break;
 80066c4:	e004      	b.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 80066c6:	bf00      	nop
 80066c8:	e002      	b.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 80066ca:	bf00      	nop
 80066cc:	e000      	b.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 80066ce:	bf00      	nop
    }

    if(ret == HAL_OK)
 80066d0:	7dfb      	ldrb	r3, [r7, #23]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d109      	bne.n	80066ea <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80066d6:	4b3a      	ldr	r3, [pc, #232]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80066d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066da:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80066e2:	4937      	ldr	r1, [pc, #220]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80066e4:	4313      	orrs	r3, r2
 80066e6:	654b      	str	r3, [r1, #84]	; 0x54
 80066e8:	e001      	b.n	80066ee <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066ea:	7dfb      	ldrb	r3, [r7, #23]
 80066ec:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d008      	beq.n	800670c <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80066fa:	4b31      	ldr	r3, [pc, #196]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80066fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80066fe:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006706:	492e      	ldr	r1, [pc, #184]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006708:	4313      	orrs	r3, r2
 800670a:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006714:	2b00      	cmp	r3, #0
 8006716:	d009      	beq.n	800672c <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8006718:	4b29      	ldr	r3, [pc, #164]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800671a:	691b      	ldr	r3, [r3, #16]
 800671c:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8006726:	4926      	ldr	r1, [pc, #152]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006728:	4313      	orrs	r3, r2
 800672a:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006734:	2b00      	cmp	r3, #0
 8006736:	d008      	beq.n	800674a <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006738:	4b21      	ldr	r3, [pc, #132]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800673a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800673c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006744:	491e      	ldr	r1, [pc, #120]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006746:	4313      	orrs	r3, r2
 8006748:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006752:	2b00      	cmp	r3, #0
 8006754:	d00d      	beq.n	8006772 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006756:	4b1a      	ldr	r3, [pc, #104]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006758:	691b      	ldr	r3, [r3, #16]
 800675a:	4a19      	ldr	r2, [pc, #100]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800675c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006760:	6113      	str	r3, [r2, #16]
 8006762:	4b17      	ldr	r3, [pc, #92]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006764:	691a      	ldr	r2, [r3, #16]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800676c:	4914      	ldr	r1, [pc, #80]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800676e:	4313      	orrs	r3, r2
 8006770:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	2b00      	cmp	r3, #0
 8006778:	da08      	bge.n	800678c <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800677a:	4b11      	ldr	r3, [pc, #68]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800677c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800677e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006786:	490e      	ldr	r1, [pc, #56]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006788:	4313      	orrs	r3, r2
 800678a:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006794:	2b00      	cmp	r3, #0
 8006796:	d009      	beq.n	80067ac <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006798:	4b09      	ldr	r3, [pc, #36]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800679a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800679c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067a6:	4906      	ldr	r1, [pc, #24]	; (80067c0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80067a8:	4313      	orrs	r3, r2
 80067aa:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 80067ac:	7dbb      	ldrb	r3, [r7, #22]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d101      	bne.n	80067b6 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 80067b2:	2300      	movs	r3, #0
 80067b4:	e000      	b.n	80067b8 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 80067b6:	2301      	movs	r3, #1
}
 80067b8:	4618      	mov	r0, r3
 80067ba:	3718      	adds	r7, #24
 80067bc:	46bd      	mov	sp, r7
 80067be:	bd80      	pop	{r7, pc}
 80067c0:	58024400 	.word	0x58024400

080067c4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b090      	sub	sp, #64	; 0x40
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80067d2:	f040 8095 	bne.w	8006900 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 80067d6:	4bae      	ldr	r3, [pc, #696]	; (8006a90 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80067d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80067da:	f003 0307 	and.w	r3, r3, #7
 80067de:	633b      	str	r3, [r7, #48]	; 0x30
 80067e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067e2:	2b04      	cmp	r3, #4
 80067e4:	f200 8088 	bhi.w	80068f8 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 80067e8:	a201      	add	r2, pc, #4	; (adr r2, 80067f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 80067ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067ee:	bf00      	nop
 80067f0:	08006805 	.word	0x08006805
 80067f4:	0800682d 	.word	0x0800682d
 80067f8:	08006855 	.word	0x08006855
 80067fc:	080068f1 	.word	0x080068f1
 8006800:	0800687d 	.word	0x0800687d

      switch (saiclocksource)
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006804:	4ba2      	ldr	r3, [pc, #648]	; (8006a90 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800680c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006810:	d108      	bne.n	8006824 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006812:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006816:	4618      	mov	r0, r3
 8006818:	f000 ff64 	bl	80076e4 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 800681c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800681e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006820:	f000 bc95 	b.w	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006824:	2300      	movs	r3, #0
 8006826:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006828:	f000 bc91 	b.w	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800682c:	4b98      	ldr	r3, [pc, #608]	; (8006a90 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006834:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006838:	d108      	bne.n	800684c <HAL_RCCEx_GetPeriphCLKFreq+0x88>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800683a:	f107 0318 	add.w	r3, r7, #24
 800683e:	4618      	mov	r0, r3
 8006840:	f000 fca8 	bl	8007194 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006844:	69bb      	ldr	r3, [r7, #24]
 8006846:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006848:	f000 bc81 	b.w	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800684c:	2300      	movs	r3, #0
 800684e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006850:	f000 bc7d 	b.w	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006854:	4b8e      	ldr	r3, [pc, #568]	; (8006a90 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800685c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006860:	d108      	bne.n	8006874 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006862:	f107 030c 	add.w	r3, r7, #12
 8006866:	4618      	mov	r0, r3
 8006868:	f000 fde8 	bl	800743c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006870:	f000 bc6d 	b.w	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006874:	2300      	movs	r3, #0
 8006876:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006878:	f000 bc69 	b.w	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800687c:	4b84      	ldr	r3, [pc, #528]	; (8006a90 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800687e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006880:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006884:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006886:	4b82      	ldr	r3, [pc, #520]	; (8006a90 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f003 0304 	and.w	r3, r3, #4
 800688e:	2b04      	cmp	r3, #4
 8006890:	d10c      	bne.n	80068ac <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 8006892:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006894:	2b00      	cmp	r3, #0
 8006896:	d109      	bne.n	80068ac <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006898:	4b7d      	ldr	r3, [pc, #500]	; (8006a90 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	08db      	lsrs	r3, r3, #3
 800689e:	f003 0303 	and.w	r3, r3, #3
 80068a2:	4a7c      	ldr	r2, [pc, #496]	; (8006a94 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 80068a4:	fa22 f303 	lsr.w	r3, r2, r3
 80068a8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80068aa:	e01f      	b.n	80068ec <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80068ac:	4b78      	ldr	r3, [pc, #480]	; (8006a90 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80068b8:	d106      	bne.n	80068c8 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 80068ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068bc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80068c0:	d102      	bne.n	80068c8 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80068c2:	4b75      	ldr	r3, [pc, #468]	; (8006a98 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80068c4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80068c6:	e011      	b.n	80068ec <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80068c8:	4b71      	ldr	r3, [pc, #452]	; (8006a90 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068d0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80068d4:	d106      	bne.n	80068e4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 80068d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80068dc:	d102      	bne.n	80068e4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80068de:	4b6f      	ldr	r3, [pc, #444]	; (8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 80068e0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80068e2:	e003      	b.n	80068ec <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80068e4:	2300      	movs	r3, #0
 80068e6:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80068e8:	f000 bc31 	b.w	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80068ec:	f000 bc2f 	b.w	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80068f0:	4b6b      	ldr	r3, [pc, #428]	; (8006aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80068f2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80068f4:	f000 bc2b 	b.w	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 80068f8:	2300      	movs	r3, #0
 80068fa:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80068fc:	f000 bc27 	b.w	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006906:	f040 8095 	bne.w	8006a34 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
    {

      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 800690a:	4b61      	ldr	r3, [pc, #388]	; (8006a90 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800690c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800690e:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8006912:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8006914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006916:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800691a:	d04d      	beq.n	80069b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 800691c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800691e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006922:	f200 8084 	bhi.w	8006a2e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8006926:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006928:	2bc0      	cmp	r3, #192	; 0xc0
 800692a:	d07d      	beq.n	8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 800692c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800692e:	2bc0      	cmp	r3, #192	; 0xc0
 8006930:	d87d      	bhi.n	8006a2e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8006932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006934:	2b80      	cmp	r3, #128	; 0x80
 8006936:	d02d      	beq.n	8006994 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 8006938:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800693a:	2b80      	cmp	r3, #128	; 0x80
 800693c:	d877      	bhi.n	8006a2e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 800693e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006940:	2b00      	cmp	r3, #0
 8006942:	d003      	beq.n	800694c <HAL_RCCEx_GetPeriphCLKFreq+0x188>
 8006944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006946:	2b40      	cmp	r3, #64	; 0x40
 8006948:	d012      	beq.n	8006970 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 800694a:	e070      	b.n	8006a2e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
      {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800694c:	4b50      	ldr	r3, [pc, #320]	; (8006a90 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006954:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006958:	d107      	bne.n	800696a <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800695a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800695e:	4618      	mov	r0, r3
 8006960:	f000 fec0 	bl	80076e4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006966:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006968:	e3f1      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800696a:	2300      	movs	r3, #0
 800696c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800696e:	e3ee      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006970:	4b47      	ldr	r3, [pc, #284]	; (8006a90 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006978:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800697c:	d107      	bne.n	800698e <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800697e:	f107 0318 	add.w	r3, r7, #24
 8006982:	4618      	mov	r0, r3
 8006984:	f000 fc06 	bl	8007194 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006988:	69bb      	ldr	r3, [r7, #24]
 800698a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800698c:	e3df      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800698e:	2300      	movs	r3, #0
 8006990:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006992:	e3dc      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006994:	4b3e      	ldr	r3, [pc, #248]	; (8006a90 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800699c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80069a0:	d107      	bne.n	80069b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ee>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80069a2:	f107 030c 	add.w	r3, r7, #12
 80069a6:	4618      	mov	r0, r3
 80069a8:	f000 fd48 	bl	800743c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80069b0:	e3cd      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 80069b2:	2300      	movs	r3, #0
 80069b4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80069b6:	e3ca      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80069b8:	4b35      	ldr	r3, [pc, #212]	; (8006a90 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80069ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069bc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80069c0:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80069c2:	4b33      	ldr	r3, [pc, #204]	; (8006a90 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f003 0304 	and.w	r3, r3, #4
 80069ca:	2b04      	cmp	r3, #4
 80069cc:	d10c      	bne.n	80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
 80069ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d109      	bne.n	80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80069d4:	4b2e      	ldr	r3, [pc, #184]	; (8006a90 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	08db      	lsrs	r3, r3, #3
 80069da:	f003 0303 	and.w	r3, r3, #3
 80069de:	4a2d      	ldr	r2, [pc, #180]	; (8006a94 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 80069e0:	fa22 f303 	lsr.w	r3, r2, r3
 80069e4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80069e6:	e01e      	b.n	8006a26 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80069e8:	4b29      	ldr	r3, [pc, #164]	; (8006a90 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80069f4:	d106      	bne.n	8006a04 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
 80069f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069f8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80069fc:	d102      	bne.n	8006a04 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80069fe:	4b26      	ldr	r3, [pc, #152]	; (8006a98 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8006a00:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006a02:	e010      	b.n	8006a26 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006a04:	4b22      	ldr	r3, [pc, #136]	; (8006a90 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a0c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006a10:	d106      	bne.n	8006a20 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 8006a12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a14:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006a18:	d102      	bne.n	8006a20 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8006a1a:	4b20      	ldr	r3, [pc, #128]	; (8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 8006a1c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006a1e:	e002      	b.n	8006a26 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8006a20:	2300      	movs	r3, #0
 8006a22:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8006a24:	e393      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8006a26:	e392      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8006a28:	4b1d      	ldr	r3, [pc, #116]	; (8006aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8006a2a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006a2c:	e38f      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 8006a2e:	2300      	movs	r3, #0
 8006a30:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006a32:	e38c      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a3a:	f040 80a7 	bne.w	8006b8c <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 8006a3e:	4b14      	ldr	r3, [pc, #80]	; (8006a90 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006a40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a42:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 8006a46:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8006a48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a4a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006a4e:	d05f      	beq.n	8006b10 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 8006a50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a52:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006a56:	f200 8096 	bhi.w	8006b86 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 8006a5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a5c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006a60:	f000 808e 	beq.w	8006b80 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 8006a64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a66:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006a6a:	f200 808c 	bhi.w	8006b86 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 8006a6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a70:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006a74:	d03a      	beq.n	8006aec <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 8006a76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a78:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006a7c:	f200 8083 	bhi.w	8006b86 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 8006a80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d00e      	beq.n	8006aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>
 8006a86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a88:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006a8c:	d01c      	beq.n	8006ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 8006a8e:	e07a      	b.n	8006b86 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 8006a90:	58024400 	.word	0x58024400
 8006a94:	03d09000 	.word	0x03d09000
 8006a98:	003d0900 	.word	0x003d0900
 8006a9c:	007a1200 	.word	0x007a1200
 8006aa0:	00bb8000 	.word	0x00bb8000
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006aa4:	4baa      	ldr	r3, [pc, #680]	; (8006d50 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006aac:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006ab0:	d107      	bne.n	8006ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006ab2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	f000 fe14 	bl	80076e4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006abc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006abe:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006ac0:	e345      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006ac6:	e342      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006ac8:	4ba1      	ldr	r3, [pc, #644]	; (8006d50 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006ad0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006ad4:	d107      	bne.n	8006ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x322>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006ad6:	f107 0318 	add.w	r3, r7, #24
 8006ada:	4618      	mov	r0, r3
 8006adc:	f000 fb5a 	bl	8007194 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006ae0:	69bb      	ldr	r3, [r7, #24]
 8006ae2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006ae4:	e333      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006aea:	e330      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006aec:	4b98      	ldr	r3, [pc, #608]	; (8006d50 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006af4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006af8:	d107      	bne.n	8006b0a <HAL_RCCEx_GetPeriphCLKFreq+0x346>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006afa:	f107 030c 	add.w	r3, r7, #12
 8006afe:	4618      	mov	r0, r3
 8006b00:	f000 fc9c 	bl	800743c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006b08:	e321      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006b0e:	e31e      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8006b10:	4b8f      	ldr	r3, [pc, #572]	; (8006d50 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006b12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b14:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006b18:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006b1a:	4b8d      	ldr	r3, [pc, #564]	; (8006d50 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f003 0304 	and.w	r3, r3, #4
 8006b22:	2b04      	cmp	r3, #4
 8006b24:	d10c      	bne.n	8006b40 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8006b26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d109      	bne.n	8006b40 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006b2c:	4b88      	ldr	r3, [pc, #544]	; (8006d50 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	08db      	lsrs	r3, r3, #3
 8006b32:	f003 0303 	and.w	r3, r3, #3
 8006b36:	4a87      	ldr	r2, [pc, #540]	; (8006d54 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006b38:	fa22 f303 	lsr.w	r3, r2, r3
 8006b3c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006b3e:	e01e      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006b40:	4b83      	ldr	r3, [pc, #524]	; (8006d50 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b4c:	d106      	bne.n	8006b5c <HAL_RCCEx_GetPeriphCLKFreq+0x398>
 8006b4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b50:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006b54:	d102      	bne.n	8006b5c <HAL_RCCEx_GetPeriphCLKFreq+0x398>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8006b56:	4b80      	ldr	r3, [pc, #512]	; (8006d58 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8006b58:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006b5a:	e010      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006b5c:	4b7c      	ldr	r3, [pc, #496]	; (8006d50 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b64:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006b68:	d106      	bne.n	8006b78 <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
 8006b6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b6c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006b70:	d102      	bne.n	8006b78 <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8006b72:	4b7a      	ldr	r3, [pc, #488]	; (8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8006b74:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006b76:	e002      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8006b78:	2300      	movs	r3, #0
 8006b7a:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8006b7c:	e2e7      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8006b7e:	e2e6      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8006b80:	4b77      	ldr	r3, [pc, #476]	; (8006d60 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8006b82:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006b84:	e2e3      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 8006b86:	2300      	movs	r3, #0
 8006b88:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006b8a:	e2e0      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006b92:	f040 809c 	bne.w	8006cce <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 8006b96:	4b6e      	ldr	r3, [pc, #440]	; (8006d50 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006b98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b9a:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8006b9e:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8006ba0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ba2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006ba6:	d054      	beq.n	8006c52 <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
 8006ba8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006baa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006bae:	f200 808b 	bhi.w	8006cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 8006bb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bb4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006bb8:	f000 8083 	beq.w	8006cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
 8006bbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bbe:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006bc2:	f200 8081 	bhi.w	8006cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 8006bc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bc8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006bcc:	d02f      	beq.n	8006c2e <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 8006bce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bd0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006bd4:	d878      	bhi.n	8006cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 8006bd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d004      	beq.n	8006be6 <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 8006bdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bde:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006be2:	d012      	beq.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 8006be4:	e070      	b.n	8006cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006be6:	4b5a      	ldr	r3, [pc, #360]	; (8006d50 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006bee:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006bf2:	d107      	bne.n	8006c04 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006bf4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	f000 fd73 	bl	80076e4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006bfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c00:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006c02:	e2a4      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006c04:	2300      	movs	r3, #0
 8006c06:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006c08:	e2a1      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006c0a:	4b51      	ldr	r3, [pc, #324]	; (8006d50 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006c12:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006c16:	d107      	bne.n	8006c28 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006c18:	f107 0318 	add.w	r3, r7, #24
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	f000 fab9 	bl	8007194 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006c22:	69bb      	ldr	r3, [r7, #24]
 8006c24:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 8006c26:	e292      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006c28:	2300      	movs	r3, #0
 8006c2a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006c2c:	e28f      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006c2e:	4b48      	ldr	r3, [pc, #288]	; (8006d50 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006c36:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006c3a:	d107      	bne.n	8006c4c <HAL_RCCEx_GetPeriphCLKFreq+0x488>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006c3c:	f107 030c 	add.w	r3, r7, #12
 8006c40:	4618      	mov	r0, r3
 8006c42:	f000 fbfb 	bl	800743c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006c4a:	e280      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006c50:	e27d      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8006c52:	4b3f      	ldr	r3, [pc, #252]	; (8006d50 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006c54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006c56:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006c5a:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006c5c:	4b3c      	ldr	r3, [pc, #240]	; (8006d50 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f003 0304 	and.w	r3, r3, #4
 8006c64:	2b04      	cmp	r3, #4
 8006c66:	d10c      	bne.n	8006c82 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
 8006c68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d109      	bne.n	8006c82 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006c6e:	4b38      	ldr	r3, [pc, #224]	; (8006d50 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	08db      	lsrs	r3, r3, #3
 8006c74:	f003 0303 	and.w	r3, r3, #3
 8006c78:	4a36      	ldr	r2, [pc, #216]	; (8006d54 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006c7a:	fa22 f303 	lsr.w	r3, r2, r3
 8006c7e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006c80:	e01e      	b.n	8006cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006c82:	4b33      	ldr	r3, [pc, #204]	; (8006d50 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c8e:	d106      	bne.n	8006c9e <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
 8006c90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c92:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006c96:	d102      	bne.n	8006c9e <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8006c98:	4b2f      	ldr	r3, [pc, #188]	; (8006d58 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8006c9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006c9c:	e010      	b.n	8006cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006c9e:	4b2c      	ldr	r3, [pc, #176]	; (8006d50 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ca6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006caa:	d106      	bne.n	8006cba <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 8006cac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006cb2:	d102      	bne.n	8006cba <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8006cb4:	4b29      	ldr	r3, [pc, #164]	; (8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8006cb6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006cb8:	e002      	b.n	8006cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8006cba:	2300      	movs	r3, #0
 8006cbc:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8006cbe:	e246      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8006cc0:	e245      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8006cc2:	4b27      	ldr	r3, [pc, #156]	; (8006d60 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8006cc4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006cc6:	e242      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 8006cc8:	2300      	movs	r3, #0
 8006cca:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006ccc:	e23f      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006cd4:	f040 80a8 	bne.w	8006e28 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8006cd8:	4b1d      	ldr	r3, [pc, #116]	; (8006d50 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006cda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006cdc:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8006ce0:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8006ce2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ce4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006ce8:	d060      	beq.n	8006dac <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
 8006cea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006cf0:	f200 8097 	bhi.w	8006e22 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 8006cf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cf6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006cfa:	f000 808f 	beq.w	8006e1c <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8006cfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d00:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006d04:	f200 808d 	bhi.w	8006e22 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 8006d08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d0e:	d03b      	beq.n	8006d88 <HAL_RCCEx_GetPeriphCLKFreq+0x5c4>
 8006d10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d16:	f200 8084 	bhi.w	8006e22 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 8006d1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d004      	beq.n	8006d2a <HAL_RCCEx_GetPeriphCLKFreq+0x566>
 8006d20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d26:	d01d      	beq.n	8006d64 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
 8006d28:	e07b      	b.n	8006e22 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006d2a:	4b09      	ldr	r3, [pc, #36]	; (8006d50 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d32:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006d36:	d107      	bne.n	8006d48 <HAL_RCCEx_GetPeriphCLKFreq+0x584>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006d38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	f000 fcd1 	bl	80076e4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d44:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006d46:	e202      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006d48:	2300      	movs	r3, #0
 8006d4a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006d4c:	e1ff      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8006d4e:	bf00      	nop
 8006d50:	58024400 	.word	0x58024400
 8006d54:	03d09000 	.word	0x03d09000
 8006d58:	003d0900 	.word	0x003d0900
 8006d5c:	007a1200 	.word	0x007a1200
 8006d60:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006d64:	4ba3      	ldr	r3, [pc, #652]	; (8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006d6c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006d70:	d107      	bne.n	8006d82 <HAL_RCCEx_GetPeriphCLKFreq+0x5be>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006d72:	f107 0318 	add.w	r3, r7, #24
 8006d76:	4618      	mov	r0, r3
 8006d78:	f000 fa0c 	bl	8007194 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006d7c:	69bb      	ldr	r3, [r7, #24]
 8006d7e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006d80:	e1e5      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006d82:	2300      	movs	r3, #0
 8006d84:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006d86:	e1e2      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006d88:	4b9a      	ldr	r3, [pc, #616]	; (8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006d90:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006d94:	d107      	bne.n	8006da6 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006d96:	f107 030c 	add.w	r3, r7, #12
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	f000 fb4e 	bl	800743c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006da4:	e1d3      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006da6:	2300      	movs	r3, #0
 8006da8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006daa:	e1d0      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8006dac:	4b91      	ldr	r3, [pc, #580]	; (8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006dae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006db0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006db4:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006db6:	4b8f      	ldr	r3, [pc, #572]	; (8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f003 0304 	and.w	r3, r3, #4
 8006dbe:	2b04      	cmp	r3, #4
 8006dc0:	d10c      	bne.n	8006ddc <HAL_RCCEx_GetPeriphCLKFreq+0x618>
 8006dc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d109      	bne.n	8006ddc <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006dc8:	4b8a      	ldr	r3, [pc, #552]	; (8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	08db      	lsrs	r3, r3, #3
 8006dce:	f003 0303 	and.w	r3, r3, #3
 8006dd2:	4a89      	ldr	r2, [pc, #548]	; (8006ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006dd4:	fa22 f303 	lsr.w	r3, r2, r3
 8006dd8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006dda:	e01e      	b.n	8006e1a <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006ddc:	4b85      	ldr	r3, [pc, #532]	; (8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006de4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006de8:	d106      	bne.n	8006df8 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
 8006dea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006dec:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006df0:	d102      	bne.n	8006df8 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8006df2:	4b82      	ldr	r3, [pc, #520]	; (8006ffc <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8006df4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006df6:	e010      	b.n	8006e1a <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006df8:	4b7e      	ldr	r3, [pc, #504]	; (8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e00:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006e04:	d106      	bne.n	8006e14 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8006e06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e08:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006e0c:	d102      	bne.n	8006e14 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8006e0e:	4b7c      	ldr	r3, [pc, #496]	; (8007000 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006e10:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006e12:	e002      	b.n	8006e1a <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8006e14:	2300      	movs	r3, #0
 8006e16:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8006e18:	e199      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8006e1a:	e198      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8006e1c:	4b79      	ldr	r3, [pc, #484]	; (8007004 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006e1e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006e20:	e195      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 8006e22:	2300      	movs	r3, #0
 8006e24:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006e26:	e192      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006e2e:	d173      	bne.n	8006f18 <HAL_RCCEx_GetPeriphCLKFreq+0x754>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8006e30:	4b70      	ldr	r3, [pc, #448]	; (8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006e32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e34:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006e38:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8006e3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e3c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006e40:	d02f      	beq.n	8006ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8006e42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e44:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006e48:	d863      	bhi.n	8006f12 <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
 8006e4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d004      	beq.n	8006e5a <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8006e50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e56:	d012      	beq.n	8006e7e <HAL_RCCEx_GetPeriphCLKFreq+0x6ba>
 8006e58:	e05b      	b.n	8006f12 <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006e5a:	4b66      	ldr	r3, [pc, #408]	; (8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006e62:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006e66:	d107      	bne.n	8006e78 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006e68:	f107 0318 	add.w	r3, r7, #24
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	f000 f991 	bl	8007194 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006e72:	69bb      	ldr	r3, [r7, #24]
 8006e74:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006e76:	e16a      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006e78:	2300      	movs	r3, #0
 8006e7a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006e7c:	e167      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006e7e:	4b5d      	ldr	r3, [pc, #372]	; (8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006e86:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006e8a:	d107      	bne.n	8006e9c <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006e8c:	f107 030c 	add.w	r3, r7, #12
 8006e90:	4618      	mov	r0, r3
 8006e92:	f000 fad3 	bl	800743c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8006e96:	697b      	ldr	r3, [r7, #20]
 8006e98:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006e9a:	e158      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006ea0:	e155      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8006ea2:	4b54      	ldr	r3, [pc, #336]	; (8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006ea4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ea6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006eaa:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006eac:	4b51      	ldr	r3, [pc, #324]	; (8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f003 0304 	and.w	r3, r3, #4
 8006eb4:	2b04      	cmp	r3, #4
 8006eb6:	d10c      	bne.n	8006ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
 8006eb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d109      	bne.n	8006ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006ebe:	4b4d      	ldr	r3, [pc, #308]	; (8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	08db      	lsrs	r3, r3, #3
 8006ec4:	f003 0303 	and.w	r3, r3, #3
 8006ec8:	4a4b      	ldr	r2, [pc, #300]	; (8006ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006eca:	fa22 f303 	lsr.w	r3, r2, r3
 8006ece:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006ed0:	e01e      	b.n	8006f10 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006ed2:	4b48      	ldr	r3, [pc, #288]	; (8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006eda:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ede:	d106      	bne.n	8006eee <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
 8006ee0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ee2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006ee6:	d102      	bne.n	8006eee <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8006ee8:	4b44      	ldr	r3, [pc, #272]	; (8006ffc <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8006eea:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006eec:	e010      	b.n	8006f10 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006eee:	4b41      	ldr	r3, [pc, #260]	; (8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ef6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006efa:	d106      	bne.n	8006f0a <HAL_RCCEx_GetPeriphCLKFreq+0x746>
 8006efc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006efe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006f02:	d102      	bne.n	8006f0a <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8006f04:	4b3e      	ldr	r3, [pc, #248]	; (8007000 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006f06:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006f08:	e002      	b.n	8006f10 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8006f0e:	e11e      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8006f10:	e11d      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 8006f12:	2300      	movs	r3, #0
 8006f14:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006f16:	e11a      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f1e:	d133      	bne.n	8006f88 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 8006f20:	4b34      	ldr	r3, [pc, #208]	; (8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006f22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006f28:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8006f2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d004      	beq.n	8006f3a <HAL_RCCEx_GetPeriphCLKFreq+0x776>
 8006f30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f36:	d012      	beq.n	8006f5e <HAL_RCCEx_GetPeriphCLKFreq+0x79a>
 8006f38:	e023      	b.n	8006f82 <HAL_RCCEx_GetPeriphCLKFreq+0x7be>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006f3a:	4b2e      	ldr	r3, [pc, #184]	; (8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f42:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006f46:	d107      	bne.n	8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006f48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	f000 fbc9 	bl	80076e4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006f52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f54:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8006f56:	e0fa      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8006f58:	2300      	movs	r3, #0
 8006f5a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006f5c:	e0f7      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006f5e:	4b25      	ldr	r3, [pc, #148]	; (8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006f66:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006f6a:	d107      	bne.n	8006f7c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006f6c:	f107 0318 	add.w	r3, r7, #24
 8006f70:	4618      	mov	r0, r3
 8006f72:	f000 f90f 	bl	8007194 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8006f76:	6a3b      	ldr	r3, [r7, #32]
 8006f78:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8006f7a:	e0e8      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006f80:	e0e5      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 8006f82:	2300      	movs	r3, #0
 8006f84:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006f86:	e0e2      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006f8e:	f040 808f 	bne.w	80070b0 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8006f92:	4b18      	ldr	r3, [pc, #96]	; (8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006f94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f96:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8006f9a:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8006f9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f9e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006fa2:	d075      	beq.n	8007090 <HAL_RCCEx_GetPeriphCLKFreq+0x8cc>
 8006fa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fa6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006faa:	d87e      	bhi.n	80070aa <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8006fac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fb2:	d060      	beq.n	8007076 <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 8006fb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fba:	d876      	bhi.n	80070aa <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8006fbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fbe:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006fc2:	d045      	beq.n	8007050 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>
 8006fc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fc6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006fca:	d86e      	bhi.n	80070aa <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8006fcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006fd2:	d02b      	beq.n	800702c <HAL_RCCEx_GetPeriphCLKFreq+0x868>
 8006fd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fd6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006fda:	d866      	bhi.n	80070aa <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8006fdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d004      	beq.n	8006fec <HAL_RCCEx_GetPeriphCLKFreq+0x828>
 8006fe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fe4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006fe8:	d00e      	beq.n	8007008 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 8006fea:	e05e      	b.n	80070aa <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8006fec:	f000 f8bc 	bl	8007168 <HAL_RCCEx_GetD3PCLK1Freq>
 8006ff0:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 8006ff2:	e0ac      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8006ff4:	58024400 	.word	0x58024400
 8006ff8:	03d09000 	.word	0x03d09000
 8006ffc:	003d0900 	.word	0x003d0900
 8007000:	007a1200 	.word	0x007a1200
 8007004:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007008:	4b53      	ldr	r3, [pc, #332]	; (8007158 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007010:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007014:	d107      	bne.n	8007026 <HAL_RCCEx_GetPeriphCLKFreq+0x862>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007016:	f107 0318 	add.w	r3, r7, #24
 800701a:	4618      	mov	r0, r3
 800701c:	f000 f8ba 	bl	8007194 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007020:	69fb      	ldr	r3, [r7, #28]
 8007022:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007024:	e093      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007026:	2300      	movs	r3, #0
 8007028:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800702a:	e090      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800702c:	4b4a      	ldr	r3, [pc, #296]	; (8007158 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007034:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007038:	d107      	bne.n	800704a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800703a:	f107 030c 	add.w	r3, r7, #12
 800703e:	4618      	mov	r0, r3
 8007040:	f000 f9fc 	bl	800743c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007044:	693b      	ldr	r3, [r7, #16]
 8007046:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007048:	e081      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800704a:	2300      	movs	r3, #0
 800704c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800704e:	e07e      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007050:	4b41      	ldr	r3, [pc, #260]	; (8007158 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f003 0304 	and.w	r3, r3, #4
 8007058:	2b04      	cmp	r3, #4
 800705a:	d109      	bne.n	8007070 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800705c:	4b3e      	ldr	r3, [pc, #248]	; (8007158 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	08db      	lsrs	r3, r3, #3
 8007062:	f003 0303 	and.w	r3, r3, #3
 8007066:	4a3d      	ldr	r2, [pc, #244]	; (800715c <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8007068:	fa22 f303 	lsr.w	r3, r2, r3
 800706c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800706e:	e06e      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007070:	2300      	movs	r3, #0
 8007072:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007074:	e06b      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8007076:	4b38      	ldr	r3, [pc, #224]	; (8007158 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800707e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007082:	d102      	bne.n	800708a <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
         {
          frequency = CSI_VALUE;
 8007084:	4b36      	ldr	r3, [pc, #216]	; (8007160 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8007086:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007088:	e061      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800708a:	2300      	movs	r3, #0
 800708c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800708e:	e05e      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007090:	4b31      	ldr	r3, [pc, #196]	; (8007158 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007098:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800709c:	d102      	bne.n	80070a4 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
         {
          frequency = HSE_VALUE;
 800709e:	4b31      	ldr	r3, [pc, #196]	; (8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 80070a0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80070a2:	e054      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80070a4:	2300      	movs	r3, #0
 80070a6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80070a8:	e051      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 80070aa:	2300      	movs	r3, #0
 80070ac:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80070ae:	e04e      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80070b6:	d148      	bne.n	800714a <HAL_RCCEx_GetPeriphCLKFreq+0x986>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 80070b8:	4b27      	ldr	r3, [pc, #156]	; (8007158 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80070ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070bc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80070c0:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80070c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80070c8:	d02a      	beq.n	8007120 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 80070ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80070d0:	d838      	bhi.n	8007144 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 80070d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d004      	beq.n	80070e2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 80070d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070da:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80070de:	d00d      	beq.n	80070fc <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 80070e0:	e030      	b.n	8007144 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80070e2:	4b1d      	ldr	r3, [pc, #116]	; (8007158 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070ea:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80070ee:	d102      	bne.n	80070f6 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
         {
          frequency = HSE_VALUE;
 80070f0:	4b1c      	ldr	r3, [pc, #112]	; (8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 80070f2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80070f4:	e02b      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80070f6:	2300      	movs	r3, #0
 80070f8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80070fa:	e028      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80070fc:	4b16      	ldr	r3, [pc, #88]	; (8007158 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007104:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007108:	d107      	bne.n	800711a <HAL_RCCEx_GetPeriphCLKFreq+0x956>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800710a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800710e:	4618      	mov	r0, r3
 8007110:	f000 fae8 	bl	80076e4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007114:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007116:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007118:	e019      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800711a:	2300      	movs	r3, #0
 800711c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800711e:	e016      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007120:	4b0d      	ldr	r3, [pc, #52]	; (8007158 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007128:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800712c:	d107      	bne.n	800713e <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800712e:	f107 0318 	add.w	r3, r7, #24
 8007132:	4618      	mov	r0, r3
 8007134:	f000 f82e 	bl	8007194 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007138:	69fb      	ldr	r3, [r7, #28]
 800713a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800713c:	e007      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800713e:	2300      	movs	r3, #0
 8007140:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007142:	e004      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 8007144:	2300      	movs	r3, #0
 8007146:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007148:	e001      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else
    {
      frequency = 0;
 800714a:	2300      	movs	r3, #0
 800714c:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 800714e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8007150:	4618      	mov	r0, r3
 8007152:	3740      	adds	r7, #64	; 0x40
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}
 8007158:	58024400 	.word	0x58024400
 800715c:	03d09000 	.word	0x03d09000
 8007160:	003d0900 	.word	0x003d0900
 8007164:	007a1200 	.word	0x007a1200

08007168 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007168:	b580      	push	{r7, lr}
 800716a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800716c:	f7fe fb8e 	bl	800588c <HAL_RCC_GetHCLKFreq>
 8007170:	4602      	mov	r2, r0
 8007172:	4b06      	ldr	r3, [pc, #24]	; (800718c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007174:	6a1b      	ldr	r3, [r3, #32]
 8007176:	091b      	lsrs	r3, r3, #4
 8007178:	f003 0307 	and.w	r3, r3, #7
 800717c:	4904      	ldr	r1, [pc, #16]	; (8007190 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800717e:	5ccb      	ldrb	r3, [r1, r3]
 8007180:	f003 031f 	and.w	r3, r3, #31
 8007184:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007188:	4618      	mov	r0, r3
 800718a:	bd80      	pop	{r7, pc}
 800718c:	58024400 	.word	0x58024400
 8007190:	0800ca40 	.word	0x0800ca40

08007194 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8007194:	b480      	push	{r7}
 8007196:	b089      	sub	sp, #36	; 0x24
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800719c:	4ba1      	ldr	r3, [pc, #644]	; (8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800719e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071a0:	f003 0303 	and.w	r3, r3, #3
 80071a4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 80071a6:	4b9f      	ldr	r3, [pc, #636]	; (8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80071a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071aa:	0b1b      	lsrs	r3, r3, #12
 80071ac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80071b0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80071b2:	4b9c      	ldr	r3, [pc, #624]	; (8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80071b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071b6:	091b      	lsrs	r3, r3, #4
 80071b8:	f003 0301 	and.w	r3, r3, #1
 80071bc:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80071be:	4b99      	ldr	r3, [pc, #612]	; (8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80071c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071c2:	08db      	lsrs	r3, r3, #3
 80071c4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80071c8:	693a      	ldr	r2, [r7, #16]
 80071ca:	fb02 f303 	mul.w	r3, r2, r3
 80071ce:	ee07 3a90 	vmov	s15, r3
 80071d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071d6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80071da:	697b      	ldr	r3, [r7, #20]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	f000 8111 	beq.w	8007404 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80071e2:	69bb      	ldr	r3, [r7, #24]
 80071e4:	2b02      	cmp	r3, #2
 80071e6:	f000 8083 	beq.w	80072f0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80071ea:	69bb      	ldr	r3, [r7, #24]
 80071ec:	2b02      	cmp	r3, #2
 80071ee:	f200 80a1 	bhi.w	8007334 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80071f2:	69bb      	ldr	r3, [r7, #24]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d003      	beq.n	8007200 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80071f8:	69bb      	ldr	r3, [r7, #24]
 80071fa:	2b01      	cmp	r3, #1
 80071fc:	d056      	beq.n	80072ac <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80071fe:	e099      	b.n	8007334 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007200:	4b88      	ldr	r3, [pc, #544]	; (8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f003 0320 	and.w	r3, r3, #32
 8007208:	2b00      	cmp	r3, #0
 800720a:	d02d      	beq.n	8007268 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800720c:	4b85      	ldr	r3, [pc, #532]	; (8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	08db      	lsrs	r3, r3, #3
 8007212:	f003 0303 	and.w	r3, r3, #3
 8007216:	4a84      	ldr	r2, [pc, #528]	; (8007428 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007218:	fa22 f303 	lsr.w	r3, r2, r3
 800721c:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800721e:	68bb      	ldr	r3, [r7, #8]
 8007220:	ee07 3a90 	vmov	s15, r3
 8007224:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007228:	697b      	ldr	r3, [r7, #20]
 800722a:	ee07 3a90 	vmov	s15, r3
 800722e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007232:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007236:	4b7b      	ldr	r3, [pc, #492]	; (8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007238:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800723a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800723e:	ee07 3a90 	vmov	s15, r3
 8007242:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007246:	ed97 6a03 	vldr	s12, [r7, #12]
 800724a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800742c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800724e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007252:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007256:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800725a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800725e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007262:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007266:	e087      	b.n	8007378 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007268:	697b      	ldr	r3, [r7, #20]
 800726a:	ee07 3a90 	vmov	s15, r3
 800726e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007272:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8007430 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007276:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800727a:	4b6a      	ldr	r3, [pc, #424]	; (8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800727c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800727e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007282:	ee07 3a90 	vmov	s15, r3
 8007286:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800728a:	ed97 6a03 	vldr	s12, [r7, #12]
 800728e:	eddf 5a67 	vldr	s11, [pc, #412]	; 800742c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007292:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007296:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800729a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800729e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80072a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072a6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80072aa:	e065      	b.n	8007378 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80072ac:	697b      	ldr	r3, [r7, #20]
 80072ae:	ee07 3a90 	vmov	s15, r3
 80072b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072b6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8007434 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80072ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80072be:	4b59      	ldr	r3, [pc, #356]	; (8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80072c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072c6:	ee07 3a90 	vmov	s15, r3
 80072ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80072ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80072d2:	eddf 5a56 	vldr	s11, [pc, #344]	; 800742c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80072d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80072da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80072de:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80072e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80072e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072ea:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80072ee:	e043      	b.n	8007378 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80072f0:	697b      	ldr	r3, [r7, #20]
 80072f2:	ee07 3a90 	vmov	s15, r3
 80072f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072fa:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8007438 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80072fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007302:	4b48      	ldr	r3, [pc, #288]	; (8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007304:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007306:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800730a:	ee07 3a90 	vmov	s15, r3
 800730e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007312:	ed97 6a03 	vldr	s12, [r7, #12]
 8007316:	eddf 5a45 	vldr	s11, [pc, #276]	; 800742c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800731a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800731e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007322:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007326:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800732a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800732e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007332:	e021      	b.n	8007378 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007334:	697b      	ldr	r3, [r7, #20]
 8007336:	ee07 3a90 	vmov	s15, r3
 800733a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800733e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8007434 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007342:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007346:	4b37      	ldr	r3, [pc, #220]	; (8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800734a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800734e:	ee07 3a90 	vmov	s15, r3
 8007352:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007356:	ed97 6a03 	vldr	s12, [r7, #12]
 800735a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800742c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800735e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007362:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007366:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800736a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800736e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007372:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007376:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8007378:	4b2a      	ldr	r3, [pc, #168]	; (8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800737a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800737c:	0a5b      	lsrs	r3, r3, #9
 800737e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007382:	ee07 3a90 	vmov	s15, r3
 8007386:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800738a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800738e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007392:	edd7 6a07 	vldr	s13, [r7, #28]
 8007396:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800739a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800739e:	ee17 2a90 	vmov	r2, s15
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 80073a6:	4b1f      	ldr	r3, [pc, #124]	; (8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80073a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073aa:	0c1b      	lsrs	r3, r3, #16
 80073ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80073b0:	ee07 3a90 	vmov	s15, r3
 80073b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073b8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80073bc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80073c0:	edd7 6a07 	vldr	s13, [r7, #28]
 80073c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80073c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80073cc:	ee17 2a90 	vmov	r2, s15
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 80073d4:	4b13      	ldr	r3, [pc, #76]	; (8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80073d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073d8:	0e1b      	lsrs	r3, r3, #24
 80073da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80073de:	ee07 3a90 	vmov	s15, r3
 80073e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073e6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80073ea:	ee37 7a87 	vadd.f32	s14, s15, s14
 80073ee:	edd7 6a07 	vldr	s13, [r7, #28]
 80073f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80073f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80073fa:	ee17 2a90 	vmov	r2, s15
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007402:	e008      	b.n	8007416 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2200      	movs	r2, #0
 8007408:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2200      	movs	r2, #0
 800740e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2200      	movs	r2, #0
 8007414:	609a      	str	r2, [r3, #8]
}
 8007416:	bf00      	nop
 8007418:	3724      	adds	r7, #36	; 0x24
 800741a:	46bd      	mov	sp, r7
 800741c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007420:	4770      	bx	lr
 8007422:	bf00      	nop
 8007424:	58024400 	.word	0x58024400
 8007428:	03d09000 	.word	0x03d09000
 800742c:	46000000 	.word	0x46000000
 8007430:	4c742400 	.word	0x4c742400
 8007434:	4a742400 	.word	0x4a742400
 8007438:	4af42400 	.word	0x4af42400

0800743c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 800743c:	b480      	push	{r7}
 800743e:	b089      	sub	sp, #36	; 0x24
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007444:	4ba1      	ldr	r3, [pc, #644]	; (80076cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007446:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007448:	f003 0303 	and.w	r3, r3, #3
 800744c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800744e:	4b9f      	ldr	r3, [pc, #636]	; (80076cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007450:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007452:	0d1b      	lsrs	r3, r3, #20
 8007454:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007458:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800745a:	4b9c      	ldr	r3, [pc, #624]	; (80076cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800745c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800745e:	0a1b      	lsrs	r3, r3, #8
 8007460:	f003 0301 	and.w	r3, r3, #1
 8007464:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8007466:	4b99      	ldr	r3, [pc, #612]	; (80076cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007468:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800746a:	08db      	lsrs	r3, r3, #3
 800746c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007470:	693a      	ldr	r2, [r7, #16]
 8007472:	fb02 f303 	mul.w	r3, r2, r3
 8007476:	ee07 3a90 	vmov	s15, r3
 800747a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800747e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007482:	697b      	ldr	r3, [r7, #20]
 8007484:	2b00      	cmp	r3, #0
 8007486:	f000 8111 	beq.w	80076ac <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800748a:	69bb      	ldr	r3, [r7, #24]
 800748c:	2b02      	cmp	r3, #2
 800748e:	f000 8083 	beq.w	8007598 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007492:	69bb      	ldr	r3, [r7, #24]
 8007494:	2b02      	cmp	r3, #2
 8007496:	f200 80a1 	bhi.w	80075dc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800749a:	69bb      	ldr	r3, [r7, #24]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d003      	beq.n	80074a8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80074a0:	69bb      	ldr	r3, [r7, #24]
 80074a2:	2b01      	cmp	r3, #1
 80074a4:	d056      	beq.n	8007554 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80074a6:	e099      	b.n	80075dc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80074a8:	4b88      	ldr	r3, [pc, #544]	; (80076cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f003 0320 	and.w	r3, r3, #32
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d02d      	beq.n	8007510 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80074b4:	4b85      	ldr	r3, [pc, #532]	; (80076cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	08db      	lsrs	r3, r3, #3
 80074ba:	f003 0303 	and.w	r3, r3, #3
 80074be:	4a84      	ldr	r2, [pc, #528]	; (80076d0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80074c0:	fa22 f303 	lsr.w	r3, r2, r3
 80074c4:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80074c6:	68bb      	ldr	r3, [r7, #8]
 80074c8:	ee07 3a90 	vmov	s15, r3
 80074cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80074d0:	697b      	ldr	r3, [r7, #20]
 80074d2:	ee07 3a90 	vmov	s15, r3
 80074d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80074de:	4b7b      	ldr	r3, [pc, #492]	; (80076cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80074e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074e6:	ee07 3a90 	vmov	s15, r3
 80074ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80074ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80074f2:	eddf 5a78 	vldr	s11, [pc, #480]	; 80076d4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80074f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80074fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80074fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007502:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007506:	ee67 7a27 	vmul.f32	s15, s14, s15
 800750a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800750e:	e087      	b.n	8007620 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007510:	697b      	ldr	r3, [r7, #20]
 8007512:	ee07 3a90 	vmov	s15, r3
 8007516:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800751a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80076d8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800751e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007522:	4b6a      	ldr	r3, [pc, #424]	; (80076cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007526:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800752a:	ee07 3a90 	vmov	s15, r3
 800752e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007532:	ed97 6a03 	vldr	s12, [r7, #12]
 8007536:	eddf 5a67 	vldr	s11, [pc, #412]	; 80076d4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800753a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800753e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007542:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007546:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800754a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800754e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007552:	e065      	b.n	8007620 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007554:	697b      	ldr	r3, [r7, #20]
 8007556:	ee07 3a90 	vmov	s15, r3
 800755a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800755e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80076dc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007562:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007566:	4b59      	ldr	r3, [pc, #356]	; (80076cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800756a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800756e:	ee07 3a90 	vmov	s15, r3
 8007572:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007576:	ed97 6a03 	vldr	s12, [r7, #12]
 800757a:	eddf 5a56 	vldr	s11, [pc, #344]	; 80076d4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800757e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007582:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007586:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800758a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800758e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007592:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007596:	e043      	b.n	8007620 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007598:	697b      	ldr	r3, [r7, #20]
 800759a:	ee07 3a90 	vmov	s15, r3
 800759e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075a2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80076e0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80075a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80075aa:	4b48      	ldr	r3, [pc, #288]	; (80076cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80075ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075b2:	ee07 3a90 	vmov	s15, r3
 80075b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80075be:	eddf 5a45 	vldr	s11, [pc, #276]	; 80076d4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80075c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80075c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80075ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80075ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80075d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80075d6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80075da:	e021      	b.n	8007620 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80075dc:	697b      	ldr	r3, [r7, #20]
 80075de:	ee07 3a90 	vmov	s15, r3
 80075e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075e6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80076dc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80075ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80075ee:	4b37      	ldr	r3, [pc, #220]	; (80076cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80075f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075f6:	ee07 3a90 	vmov	s15, r3
 80075fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8007602:	eddf 5a34 	vldr	s11, [pc, #208]	; 80076d4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007606:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800760a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800760e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007612:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007616:	ee67 7a27 	vmul.f32	s15, s14, s15
 800761a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800761e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8007620:	4b2a      	ldr	r3, [pc, #168]	; (80076cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007624:	0a5b      	lsrs	r3, r3, #9
 8007626:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800762a:	ee07 3a90 	vmov	s15, r3
 800762e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007632:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007636:	ee37 7a87 	vadd.f32	s14, s15, s14
 800763a:	edd7 6a07 	vldr	s13, [r7, #28]
 800763e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007642:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007646:	ee17 2a90 	vmov	r2, s15
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800764e:	4b1f      	ldr	r3, [pc, #124]	; (80076cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007652:	0c1b      	lsrs	r3, r3, #16
 8007654:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007658:	ee07 3a90 	vmov	s15, r3
 800765c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007660:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007664:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007668:	edd7 6a07 	vldr	s13, [r7, #28]
 800766c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007670:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007674:	ee17 2a90 	vmov	r2, s15
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800767c:	4b13      	ldr	r3, [pc, #76]	; (80076cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800767e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007680:	0e1b      	lsrs	r3, r3, #24
 8007682:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007686:	ee07 3a90 	vmov	s15, r3
 800768a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800768e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007692:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007696:	edd7 6a07 	vldr	s13, [r7, #28]
 800769a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800769e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80076a2:	ee17 2a90 	vmov	r2, s15
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80076aa:	e008      	b.n	80076be <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2200      	movs	r2, #0
 80076b0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	2200      	movs	r2, #0
 80076b6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2200      	movs	r2, #0
 80076bc:	609a      	str	r2, [r3, #8]
}
 80076be:	bf00      	nop
 80076c0:	3724      	adds	r7, #36	; 0x24
 80076c2:	46bd      	mov	sp, r7
 80076c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c8:	4770      	bx	lr
 80076ca:	bf00      	nop
 80076cc:	58024400 	.word	0x58024400
 80076d0:	03d09000 	.word	0x03d09000
 80076d4:	46000000 	.word	0x46000000
 80076d8:	4c742400 	.word	0x4c742400
 80076dc:	4a742400 	.word	0x4a742400
 80076e0:	4af42400 	.word	0x4af42400

080076e4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 80076e4:	b480      	push	{r7}
 80076e6:	b089      	sub	sp, #36	; 0x24
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80076ec:	4ba0      	ldr	r3, [pc, #640]	; (8007970 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80076ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076f0:	f003 0303 	and.w	r3, r3, #3
 80076f4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 80076f6:	4b9e      	ldr	r3, [pc, #632]	; (8007970 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80076f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076fa:	091b      	lsrs	r3, r3, #4
 80076fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007700:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8007702:	4b9b      	ldr	r3, [pc, #620]	; (8007970 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007704:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007706:	f003 0301 	and.w	r3, r3, #1
 800770a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800770c:	4b98      	ldr	r3, [pc, #608]	; (8007970 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800770e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007710:	08db      	lsrs	r3, r3, #3
 8007712:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007716:	693a      	ldr	r2, [r7, #16]
 8007718:	fb02 f303 	mul.w	r3, r2, r3
 800771c:	ee07 3a90 	vmov	s15, r3
 8007720:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007724:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8007728:	697b      	ldr	r3, [r7, #20]
 800772a:	2b00      	cmp	r3, #0
 800772c:	f000 8111 	beq.w	8007952 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8007730:	69bb      	ldr	r3, [r7, #24]
 8007732:	2b02      	cmp	r3, #2
 8007734:	f000 8083 	beq.w	800783e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8007738:	69bb      	ldr	r3, [r7, #24]
 800773a:	2b02      	cmp	r3, #2
 800773c:	f200 80a1 	bhi.w	8007882 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8007740:	69bb      	ldr	r3, [r7, #24]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d003      	beq.n	800774e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8007746:	69bb      	ldr	r3, [r7, #24]
 8007748:	2b01      	cmp	r3, #1
 800774a:	d056      	beq.n	80077fa <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800774c:	e099      	b.n	8007882 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800774e:	4b88      	ldr	r3, [pc, #544]	; (8007970 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f003 0320 	and.w	r3, r3, #32
 8007756:	2b00      	cmp	r3, #0
 8007758:	d02d      	beq.n	80077b6 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800775a:	4b85      	ldr	r3, [pc, #532]	; (8007970 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	08db      	lsrs	r3, r3, #3
 8007760:	f003 0303 	and.w	r3, r3, #3
 8007764:	4a83      	ldr	r2, [pc, #524]	; (8007974 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8007766:	fa22 f303 	lsr.w	r3, r2, r3
 800776a:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	ee07 3a90 	vmov	s15, r3
 8007772:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007776:	697b      	ldr	r3, [r7, #20]
 8007778:	ee07 3a90 	vmov	s15, r3
 800777c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007780:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007784:	4b7a      	ldr	r3, [pc, #488]	; (8007970 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007786:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007788:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800778c:	ee07 3a90 	vmov	s15, r3
 8007790:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007794:	ed97 6a03 	vldr	s12, [r7, #12]
 8007798:	eddf 5a77 	vldr	s11, [pc, #476]	; 8007978 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800779c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80077a0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80077a4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80077a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80077ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80077b0:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80077b4:	e087      	b.n	80078c6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80077b6:	697b      	ldr	r3, [r7, #20]
 80077b8:	ee07 3a90 	vmov	s15, r3
 80077bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077c0:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800797c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80077c4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80077c8:	4b69      	ldr	r3, [pc, #420]	; (8007970 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80077ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077d0:	ee07 3a90 	vmov	s15, r3
 80077d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80077d8:	ed97 6a03 	vldr	s12, [r7, #12]
 80077dc:	eddf 5a66 	vldr	s11, [pc, #408]	; 8007978 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80077e0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80077e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80077e8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80077ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80077f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80077f4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80077f8:	e065      	b.n	80078c6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80077fa:	697b      	ldr	r3, [r7, #20]
 80077fc:	ee07 3a90 	vmov	s15, r3
 8007800:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007804:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8007980 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8007808:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800780c:	4b58      	ldr	r3, [pc, #352]	; (8007970 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800780e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007810:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007814:	ee07 3a90 	vmov	s15, r3
 8007818:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800781c:	ed97 6a03 	vldr	s12, [r7, #12]
 8007820:	eddf 5a55 	vldr	s11, [pc, #340]	; 8007978 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007824:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007828:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800782c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007830:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007834:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007838:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800783c:	e043      	b.n	80078c6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	ee07 3a90 	vmov	s15, r3
 8007844:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007848:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8007984 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800784c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007850:	4b47      	ldr	r3, [pc, #284]	; (8007970 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007854:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007858:	ee07 3a90 	vmov	s15, r3
 800785c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007860:	ed97 6a03 	vldr	s12, [r7, #12]
 8007864:	eddf 5a44 	vldr	s11, [pc, #272]	; 8007978 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007868:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800786c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007870:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007874:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007878:	ee67 7a27 	vmul.f32	s15, s14, s15
 800787c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007880:	e021      	b.n	80078c6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007882:	697b      	ldr	r3, [r7, #20]
 8007884:	ee07 3a90 	vmov	s15, r3
 8007888:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800788c:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800797c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007890:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007894:	4b36      	ldr	r3, [pc, #216]	; (8007970 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007898:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800789c:	ee07 3a90 	vmov	s15, r3
 80078a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078a4:	ed97 6a03 	vldr	s12, [r7, #12]
 80078a8:	eddf 5a33 	vldr	s11, [pc, #204]	; 8007978 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80078ac:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80078b0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80078b4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80078b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80078bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078c0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80078c4:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 80078c6:	4b2a      	ldr	r3, [pc, #168]	; (8007970 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80078c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078ca:	0a5b      	lsrs	r3, r3, #9
 80078cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80078d0:	ee07 3a90 	vmov	s15, r3
 80078d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078d8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80078dc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80078e0:	edd7 6a07 	vldr	s13, [r7, #28]
 80078e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80078e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80078ec:	ee17 2a90 	vmov	r2, s15
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 80078f4:	4b1e      	ldr	r3, [pc, #120]	; (8007970 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80078f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078f8:	0c1b      	lsrs	r3, r3, #16
 80078fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80078fe:	ee07 3a90 	vmov	s15, r3
 8007902:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007906:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800790a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800790e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007912:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007916:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800791a:	ee17 2a90 	vmov	r2, s15
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8007922:	4b13      	ldr	r3, [pc, #76]	; (8007970 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007926:	0e1b      	lsrs	r3, r3, #24
 8007928:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800792c:	ee07 3a90 	vmov	s15, r3
 8007930:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007934:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007938:	ee37 7a87 	vadd.f32	s14, s15, s14
 800793c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007940:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007944:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007948:	ee17 2a90 	vmov	r2, s15
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8007950:	e008      	b.n	8007964 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2200      	movs	r2, #0
 8007956:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2200      	movs	r2, #0
 800795c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2200      	movs	r2, #0
 8007962:	609a      	str	r2, [r3, #8]
}
 8007964:	bf00      	nop
 8007966:	3724      	adds	r7, #36	; 0x24
 8007968:	46bd      	mov	sp, r7
 800796a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796e:	4770      	bx	lr
 8007970:	58024400 	.word	0x58024400
 8007974:	03d09000 	.word	0x03d09000
 8007978:	46000000 	.word	0x46000000
 800797c:	4c742400 	.word	0x4c742400
 8007980:	4a742400 	.word	0x4a742400
 8007984:	4af42400 	.word	0x4af42400

08007988 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b084      	sub	sp, #16
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
 8007990:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007992:	2300      	movs	r3, #0
 8007994:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007996:	4b53      	ldr	r3, [pc, #332]	; (8007ae4 <RCCEx_PLL2_Config+0x15c>)
 8007998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800799a:	f003 0303 	and.w	r3, r3, #3
 800799e:	2b03      	cmp	r3, #3
 80079a0:	d101      	bne.n	80079a6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80079a2:	2301      	movs	r3, #1
 80079a4:	e099      	b.n	8007ada <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80079a6:	4b4f      	ldr	r3, [pc, #316]	; (8007ae4 <RCCEx_PLL2_Config+0x15c>)
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	4a4e      	ldr	r2, [pc, #312]	; (8007ae4 <RCCEx_PLL2_Config+0x15c>)
 80079ac:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80079b0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80079b2:	f7f9 fd81 	bl	80014b8 <HAL_GetTick>
 80079b6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80079b8:	e008      	b.n	80079cc <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80079ba:	f7f9 fd7d 	bl	80014b8 <HAL_GetTick>
 80079be:	4602      	mov	r2, r0
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	1ad3      	subs	r3, r2, r3
 80079c4:	2b02      	cmp	r3, #2
 80079c6:	d901      	bls.n	80079cc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80079c8:	2303      	movs	r3, #3
 80079ca:	e086      	b.n	8007ada <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80079cc:	4b45      	ldr	r3, [pc, #276]	; (8007ae4 <RCCEx_PLL2_Config+0x15c>)
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d1f0      	bne.n	80079ba <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80079d8:	4b42      	ldr	r3, [pc, #264]	; (8007ae4 <RCCEx_PLL2_Config+0x15c>)
 80079da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079dc:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	031b      	lsls	r3, r3, #12
 80079e6:	493f      	ldr	r1, [pc, #252]	; (8007ae4 <RCCEx_PLL2_Config+0x15c>)
 80079e8:	4313      	orrs	r3, r2
 80079ea:	628b      	str	r3, [r1, #40]	; 0x28
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	685b      	ldr	r3, [r3, #4]
 80079f0:	3b01      	subs	r3, #1
 80079f2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	689b      	ldr	r3, [r3, #8]
 80079fa:	3b01      	subs	r3, #1
 80079fc:	025b      	lsls	r3, r3, #9
 80079fe:	b29b      	uxth	r3, r3
 8007a00:	431a      	orrs	r2, r3
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	68db      	ldr	r3, [r3, #12]
 8007a06:	3b01      	subs	r3, #1
 8007a08:	041b      	lsls	r3, r3, #16
 8007a0a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8007a0e:	431a      	orrs	r2, r3
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	691b      	ldr	r3, [r3, #16]
 8007a14:	3b01      	subs	r3, #1
 8007a16:	061b      	lsls	r3, r3, #24
 8007a18:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8007a1c:	4931      	ldr	r1, [pc, #196]	; (8007ae4 <RCCEx_PLL2_Config+0x15c>)
 8007a1e:	4313      	orrs	r3, r2
 8007a20:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8007a22:	4b30      	ldr	r3, [pc, #192]	; (8007ae4 <RCCEx_PLL2_Config+0x15c>)
 8007a24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a26:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	695b      	ldr	r3, [r3, #20]
 8007a2e:	492d      	ldr	r1, [pc, #180]	; (8007ae4 <RCCEx_PLL2_Config+0x15c>)
 8007a30:	4313      	orrs	r3, r2
 8007a32:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007a34:	4b2b      	ldr	r3, [pc, #172]	; (8007ae4 <RCCEx_PLL2_Config+0x15c>)
 8007a36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a38:	f023 0220 	bic.w	r2, r3, #32
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	699b      	ldr	r3, [r3, #24]
 8007a40:	4928      	ldr	r1, [pc, #160]	; (8007ae4 <RCCEx_PLL2_Config+0x15c>)
 8007a42:	4313      	orrs	r3, r2
 8007a44:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007a46:	4b27      	ldr	r3, [pc, #156]	; (8007ae4 <RCCEx_PLL2_Config+0x15c>)
 8007a48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a4a:	4a26      	ldr	r2, [pc, #152]	; (8007ae4 <RCCEx_PLL2_Config+0x15c>)
 8007a4c:	f023 0310 	bic.w	r3, r3, #16
 8007a50:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007a52:	4b24      	ldr	r3, [pc, #144]	; (8007ae4 <RCCEx_PLL2_Config+0x15c>)
 8007a54:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007a56:	4b24      	ldr	r3, [pc, #144]	; (8007ae8 <RCCEx_PLL2_Config+0x160>)
 8007a58:	4013      	ands	r3, r2
 8007a5a:	687a      	ldr	r2, [r7, #4]
 8007a5c:	69d2      	ldr	r2, [r2, #28]
 8007a5e:	00d2      	lsls	r2, r2, #3
 8007a60:	4920      	ldr	r1, [pc, #128]	; (8007ae4 <RCCEx_PLL2_Config+0x15c>)
 8007a62:	4313      	orrs	r3, r2
 8007a64:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007a66:	4b1f      	ldr	r3, [pc, #124]	; (8007ae4 <RCCEx_PLL2_Config+0x15c>)
 8007a68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a6a:	4a1e      	ldr	r2, [pc, #120]	; (8007ae4 <RCCEx_PLL2_Config+0x15c>)
 8007a6c:	f043 0310 	orr.w	r3, r3, #16
 8007a70:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8007a72:	683b      	ldr	r3, [r7, #0]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d106      	bne.n	8007a86 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007a78:	4b1a      	ldr	r3, [pc, #104]	; (8007ae4 <RCCEx_PLL2_Config+0x15c>)
 8007a7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a7c:	4a19      	ldr	r2, [pc, #100]	; (8007ae4 <RCCEx_PLL2_Config+0x15c>)
 8007a7e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007a82:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007a84:	e00f      	b.n	8007aa6 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	2b01      	cmp	r3, #1
 8007a8a:	d106      	bne.n	8007a9a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007a8c:	4b15      	ldr	r3, [pc, #84]	; (8007ae4 <RCCEx_PLL2_Config+0x15c>)
 8007a8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a90:	4a14      	ldr	r2, [pc, #80]	; (8007ae4 <RCCEx_PLL2_Config+0x15c>)
 8007a92:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007a96:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007a98:	e005      	b.n	8007aa6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007a9a:	4b12      	ldr	r3, [pc, #72]	; (8007ae4 <RCCEx_PLL2_Config+0x15c>)
 8007a9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a9e:	4a11      	ldr	r2, [pc, #68]	; (8007ae4 <RCCEx_PLL2_Config+0x15c>)
 8007aa0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007aa4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007aa6:	4b0f      	ldr	r3, [pc, #60]	; (8007ae4 <RCCEx_PLL2_Config+0x15c>)
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	4a0e      	ldr	r2, [pc, #56]	; (8007ae4 <RCCEx_PLL2_Config+0x15c>)
 8007aac:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007ab0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ab2:	f7f9 fd01 	bl	80014b8 <HAL_GetTick>
 8007ab6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007ab8:	e008      	b.n	8007acc <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8007aba:	f7f9 fcfd 	bl	80014b8 <HAL_GetTick>
 8007abe:	4602      	mov	r2, r0
 8007ac0:	68bb      	ldr	r3, [r7, #8]
 8007ac2:	1ad3      	subs	r3, r2, r3
 8007ac4:	2b02      	cmp	r3, #2
 8007ac6:	d901      	bls.n	8007acc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007ac8:	2303      	movs	r3, #3
 8007aca:	e006      	b.n	8007ada <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007acc:	4b05      	ldr	r3, [pc, #20]	; (8007ae4 <RCCEx_PLL2_Config+0x15c>)
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d0f0      	beq.n	8007aba <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007ad8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ada:	4618      	mov	r0, r3
 8007adc:	3710      	adds	r7, #16
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	bd80      	pop	{r7, pc}
 8007ae2:	bf00      	nop
 8007ae4:	58024400 	.word	0x58024400
 8007ae8:	ffff0007 	.word	0xffff0007

08007aec <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007aec:	b580      	push	{r7, lr}
 8007aee:	b084      	sub	sp, #16
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
 8007af4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007af6:	2300      	movs	r3, #0
 8007af8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007afa:	4b53      	ldr	r3, [pc, #332]	; (8007c48 <RCCEx_PLL3_Config+0x15c>)
 8007afc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007afe:	f003 0303 	and.w	r3, r3, #3
 8007b02:	2b03      	cmp	r3, #3
 8007b04:	d101      	bne.n	8007b0a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8007b06:	2301      	movs	r3, #1
 8007b08:	e099      	b.n	8007c3e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007b0a:	4b4f      	ldr	r3, [pc, #316]	; (8007c48 <RCCEx_PLL3_Config+0x15c>)
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	4a4e      	ldr	r2, [pc, #312]	; (8007c48 <RCCEx_PLL3_Config+0x15c>)
 8007b10:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007b14:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007b16:	f7f9 fccf 	bl	80014b8 <HAL_GetTick>
 8007b1a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007b1c:	e008      	b.n	8007b30 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8007b1e:	f7f9 fccb 	bl	80014b8 <HAL_GetTick>
 8007b22:	4602      	mov	r2, r0
 8007b24:	68bb      	ldr	r3, [r7, #8]
 8007b26:	1ad3      	subs	r3, r2, r3
 8007b28:	2b02      	cmp	r3, #2
 8007b2a:	d901      	bls.n	8007b30 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007b2c:	2303      	movs	r3, #3
 8007b2e:	e086      	b.n	8007c3e <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007b30:	4b45      	ldr	r3, [pc, #276]	; (8007c48 <RCCEx_PLL3_Config+0x15c>)
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d1f0      	bne.n	8007b1e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007b3c:	4b42      	ldr	r3, [pc, #264]	; (8007c48 <RCCEx_PLL3_Config+0x15c>)
 8007b3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b40:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	051b      	lsls	r3, r3, #20
 8007b4a:	493f      	ldr	r1, [pc, #252]	; (8007c48 <RCCEx_PLL3_Config+0x15c>)
 8007b4c:	4313      	orrs	r3, r2
 8007b4e:	628b      	str	r3, [r1, #40]	; 0x28
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	685b      	ldr	r3, [r3, #4]
 8007b54:	3b01      	subs	r3, #1
 8007b56:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	689b      	ldr	r3, [r3, #8]
 8007b5e:	3b01      	subs	r3, #1
 8007b60:	025b      	lsls	r3, r3, #9
 8007b62:	b29b      	uxth	r3, r3
 8007b64:	431a      	orrs	r2, r3
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	68db      	ldr	r3, [r3, #12]
 8007b6a:	3b01      	subs	r3, #1
 8007b6c:	041b      	lsls	r3, r3, #16
 8007b6e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8007b72:	431a      	orrs	r2, r3
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	691b      	ldr	r3, [r3, #16]
 8007b78:	3b01      	subs	r3, #1
 8007b7a:	061b      	lsls	r3, r3, #24
 8007b7c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8007b80:	4931      	ldr	r1, [pc, #196]	; (8007c48 <RCCEx_PLL3_Config+0x15c>)
 8007b82:	4313      	orrs	r3, r2
 8007b84:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007b86:	4b30      	ldr	r3, [pc, #192]	; (8007c48 <RCCEx_PLL3_Config+0x15c>)
 8007b88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b8a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	695b      	ldr	r3, [r3, #20]
 8007b92:	492d      	ldr	r1, [pc, #180]	; (8007c48 <RCCEx_PLL3_Config+0x15c>)
 8007b94:	4313      	orrs	r3, r2
 8007b96:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007b98:	4b2b      	ldr	r3, [pc, #172]	; (8007c48 <RCCEx_PLL3_Config+0x15c>)
 8007b9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b9c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	699b      	ldr	r3, [r3, #24]
 8007ba4:	4928      	ldr	r1, [pc, #160]	; (8007c48 <RCCEx_PLL3_Config+0x15c>)
 8007ba6:	4313      	orrs	r3, r2
 8007ba8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007baa:	4b27      	ldr	r3, [pc, #156]	; (8007c48 <RCCEx_PLL3_Config+0x15c>)
 8007bac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bae:	4a26      	ldr	r2, [pc, #152]	; (8007c48 <RCCEx_PLL3_Config+0x15c>)
 8007bb0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007bb4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007bb6:	4b24      	ldr	r3, [pc, #144]	; (8007c48 <RCCEx_PLL3_Config+0x15c>)
 8007bb8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007bba:	4b24      	ldr	r3, [pc, #144]	; (8007c4c <RCCEx_PLL3_Config+0x160>)
 8007bbc:	4013      	ands	r3, r2
 8007bbe:	687a      	ldr	r2, [r7, #4]
 8007bc0:	69d2      	ldr	r2, [r2, #28]
 8007bc2:	00d2      	lsls	r2, r2, #3
 8007bc4:	4920      	ldr	r1, [pc, #128]	; (8007c48 <RCCEx_PLL3_Config+0x15c>)
 8007bc6:	4313      	orrs	r3, r2
 8007bc8:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007bca:	4b1f      	ldr	r3, [pc, #124]	; (8007c48 <RCCEx_PLL3_Config+0x15c>)
 8007bcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bce:	4a1e      	ldr	r2, [pc, #120]	; (8007c48 <RCCEx_PLL3_Config+0x15c>)
 8007bd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007bd4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d106      	bne.n	8007bea <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007bdc:	4b1a      	ldr	r3, [pc, #104]	; (8007c48 <RCCEx_PLL3_Config+0x15c>)
 8007bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007be0:	4a19      	ldr	r2, [pc, #100]	; (8007c48 <RCCEx_PLL3_Config+0x15c>)
 8007be2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8007be6:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007be8:	e00f      	b.n	8007c0a <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	2b01      	cmp	r3, #1
 8007bee:	d106      	bne.n	8007bfe <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007bf0:	4b15      	ldr	r3, [pc, #84]	; (8007c48 <RCCEx_PLL3_Config+0x15c>)
 8007bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bf4:	4a14      	ldr	r2, [pc, #80]	; (8007c48 <RCCEx_PLL3_Config+0x15c>)
 8007bf6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007bfa:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007bfc:	e005      	b.n	8007c0a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8007bfe:	4b12      	ldr	r3, [pc, #72]	; (8007c48 <RCCEx_PLL3_Config+0x15c>)
 8007c00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c02:	4a11      	ldr	r2, [pc, #68]	; (8007c48 <RCCEx_PLL3_Config+0x15c>)
 8007c04:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007c08:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8007c0a:	4b0f      	ldr	r3, [pc, #60]	; (8007c48 <RCCEx_PLL3_Config+0x15c>)
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	4a0e      	ldr	r2, [pc, #56]	; (8007c48 <RCCEx_PLL3_Config+0x15c>)
 8007c10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c14:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007c16:	f7f9 fc4f 	bl	80014b8 <HAL_GetTick>
 8007c1a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007c1c:	e008      	b.n	8007c30 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8007c1e:	f7f9 fc4b 	bl	80014b8 <HAL_GetTick>
 8007c22:	4602      	mov	r2, r0
 8007c24:	68bb      	ldr	r3, [r7, #8]
 8007c26:	1ad3      	subs	r3, r2, r3
 8007c28:	2b02      	cmp	r3, #2
 8007c2a:	d901      	bls.n	8007c30 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007c2c:	2303      	movs	r3, #3
 8007c2e:	e006      	b.n	8007c3e <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007c30:	4b05      	ldr	r3, [pc, #20]	; (8007c48 <RCCEx_PLL3_Config+0x15c>)
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d0f0      	beq.n	8007c1e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007c3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c3e:	4618      	mov	r0, r3
 8007c40:	3710      	adds	r7, #16
 8007c42:	46bd      	mov	sp, r7
 8007c44:	bd80      	pop	{r7, pc}
 8007c46:	bf00      	nop
 8007c48:	58024400 	.word	0x58024400
 8007c4c:	ffff0007 	.word	0xffff0007

08007c50 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8007c50:	b580      	push	{r7, lr}
 8007c52:	b08a      	sub	sp, #40	; 0x28
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d101      	bne.n	8007c62 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8007c5e:	2301      	movs	r3, #1
 8007c60:	e283      	b.n	800816a <HAL_SAI_Init+0x51a>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X) 
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 8007c62:	f7f9 fc35 	bl	80014d0 <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007c6c:	2b01      	cmp	r3, #1
 8007c6e:	d113      	bne.n	8007c98 <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	4a94      	ldr	r2, [pc, #592]	; (8007ec8 <HAL_SAI_Init+0x278>)
 8007c76:	4293      	cmp	r3, r2
 8007c78:	d004      	beq.n	8007c84 <HAL_SAI_Init+0x34>
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	4a93      	ldr	r2, [pc, #588]	; (8007ecc <HAL_SAI_Init+0x27c>)
 8007c80:	4293      	cmp	r3, r2
 8007c82:	d107      	bne.n	8007c94 <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8007c88:	2b01      	cmp	r3, #1
 8007c8a:	d103      	bne.n	8007c94 <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d001      	beq.n	8007c98 <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 8007c94:	2301      	movs	r3, #1
 8007c96:	e268      	b.n	800816a <HAL_SAI_Init+0x51a>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	4a8a      	ldr	r2, [pc, #552]	; (8007ec8 <HAL_SAI_Init+0x278>)
 8007c9e:	4293      	cmp	r3, r2
 8007ca0:	d004      	beq.n	8007cac <HAL_SAI_Init+0x5c>
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	4a8a      	ldr	r2, [pc, #552]	; (8007ed0 <HAL_SAI_Init+0x280>)
 8007ca8:	4293      	cmp	r3, r2
 8007caa:	d102      	bne.n	8007cb2 <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 8007cac:	4b89      	ldr	r3, [pc, #548]	; (8007ed4 <HAL_SAI_Init+0x284>)
 8007cae:	61bb      	str	r3, [r7, #24]
 8007cb0:	e028      	b.n	8007d04 <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	4a88      	ldr	r2, [pc, #544]	; (8007ed8 <HAL_SAI_Init+0x288>)
 8007cb8:	4293      	cmp	r3, r2
 8007cba:	d004      	beq.n	8007cc6 <HAL_SAI_Init+0x76>
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	4a86      	ldr	r2, [pc, #536]	; (8007edc <HAL_SAI_Init+0x28c>)
 8007cc2:	4293      	cmp	r3, r2
 8007cc4:	d102      	bne.n	8007ccc <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 8007cc6:	4b86      	ldr	r3, [pc, #536]	; (8007ee0 <HAL_SAI_Init+0x290>)
 8007cc8:	61bb      	str	r3, [r7, #24]
 8007cca:	e01b      	b.n	8007d04 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	4a84      	ldr	r2, [pc, #528]	; (8007ee4 <HAL_SAI_Init+0x294>)
 8007cd2:	4293      	cmp	r3, r2
 8007cd4:	d004      	beq.n	8007ce0 <HAL_SAI_Init+0x90>
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	4a83      	ldr	r2, [pc, #524]	; (8007ee8 <HAL_SAI_Init+0x298>)
 8007cdc:	4293      	cmp	r3, r2
 8007cde:	d102      	bne.n	8007ce6 <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 8007ce0:	4b82      	ldr	r3, [pc, #520]	; (8007eec <HAL_SAI_Init+0x29c>)
 8007ce2:	61bb      	str	r3, [r7, #24]
 8007ce4:	e00e      	b.n	8007d04 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	4a78      	ldr	r2, [pc, #480]	; (8007ecc <HAL_SAI_Init+0x27c>)
 8007cec:	4293      	cmp	r3, r2
 8007cee:	d004      	beq.n	8007cfa <HAL_SAI_Init+0xaa>
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	4a7e      	ldr	r2, [pc, #504]	; (8007ef0 <HAL_SAI_Init+0x2a0>)
 8007cf6:	4293      	cmp	r3, r2
 8007cf8:	d102      	bne.n	8007d00 <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 8007cfa:	4b7e      	ldr	r3, [pc, #504]	; (8007ef4 <HAL_SAI_Init+0x2a4>)
 8007cfc:	61bb      	str	r3, [r7, #24]
 8007cfe:	e001      	b.n	8007d04 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 8007d00:	2301      	movs	r3, #1
 8007d02:	e232      	b.n	800816a <HAL_SAI_Init+0x51a>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 8007d0a:	b2db      	uxtb	r3, r3
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d106      	bne.n	8007d1e <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2200      	movs	r2, #0
 8007d14:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8007d18:	6878      	ldr	r0, [r7, #4]
 8007d1a:	f7f9 fa15 	bl	8001148 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 8007d1e:	6878      	ldr	r0, [r7, #4]
 8007d20:	f000 fb0c 	bl	800833c <SAI_Disable>
 8007d24:	4603      	mov	r3, r0
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d001      	beq.n	8007d2e <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 8007d2a:	2301      	movs	r3, #1
 8007d2c:	e21d      	b.n	800816a <HAL_SAI_Init+0x51a>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	2202      	movs	r2, #2
 8007d32:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	68db      	ldr	r3, [r3, #12]
 8007d3a:	2b02      	cmp	r3, #2
 8007d3c:	d00c      	beq.n	8007d58 <HAL_SAI_Init+0x108>
 8007d3e:	2b02      	cmp	r3, #2
 8007d40:	d80d      	bhi.n	8007d5e <HAL_SAI_Init+0x10e>
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d002      	beq.n	8007d4c <HAL_SAI_Init+0xfc>
 8007d46:	2b01      	cmp	r3, #1
 8007d48:	d003      	beq.n	8007d52 <HAL_SAI_Init+0x102>
 8007d4a:	e008      	b.n	8007d5e <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007d50:	e008      	b.n	8007d64 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8007d52:	2310      	movs	r3, #16
 8007d54:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007d56:	e005      	b.n	8007d64 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8007d58:	2320      	movs	r3, #32
 8007d5a:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007d5c:	e002      	b.n	8007d64 <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 8007d5e:	2300      	movs	r3, #0
 8007d60:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007d62:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	689b      	ldr	r3, [r3, #8]
 8007d68:	2b05      	cmp	r3, #5
 8007d6a:	d832      	bhi.n	8007dd2 <HAL_SAI_Init+0x182>
 8007d6c:	a201      	add	r2, pc, #4	; (adr r2, 8007d74 <HAL_SAI_Init+0x124>)
 8007d6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d72:	bf00      	nop
 8007d74:	08007d8d 	.word	0x08007d8d
 8007d78:	08007d93 	.word	0x08007d93
 8007d7c:	08007d9b 	.word	0x08007d9b
 8007d80:	08007da3 	.word	0x08007da3
 8007d84:	08007db3 	.word	0x08007db3
 8007d88:	08007dc3 	.word	0x08007dc3
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	61fb      	str	r3, [r7, #28]
      break;
 8007d90:	e022      	b.n	8007dd8 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8007d92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007d96:	61fb      	str	r3, [r7, #28]
      break;
 8007d98:	e01e      	b.n	8007dd8 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8007d9a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007d9e:	61fb      	str	r3, [r7, #28]
      break;
 8007da0:	e01a      	b.n	8007dd8 <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8007da2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007da6:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8007da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007daa:	f043 0301 	orr.w	r3, r3, #1
 8007dae:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007db0:	e012      	b.n	8007dd8 <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8007db2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007db6:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 8007db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dba:	f043 0302 	orr.w	r3, r3, #2
 8007dbe:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007dc0:	e00a      	b.n	8007dd8 <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8007dc2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007dc6:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 8007dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dca:	f043 0303 	orr.w	r3, r3, #3
 8007dce:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007dd0:	e002      	b.n	8007dd8 <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	61fb      	str	r3, [r7, #28]
      break;
 8007dd6:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 8007dd8:	69bb      	ldr	r3, [r7, #24]
 8007dda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ddc:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6a1b      	ldr	r3, [r3, #32]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	f000 80ba 	beq.w	8007f5c <HAL_SAI_Init+0x30c>
  {
    uint32_t freq = 0;
 8007de8:	2300      	movs	r3, #0
 8007dea:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	4a35      	ldr	r2, [pc, #212]	; (8007ec8 <HAL_SAI_Init+0x278>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d004      	beq.n	8007e00 <HAL_SAI_Init+0x1b0>
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	4a35      	ldr	r2, [pc, #212]	; (8007ed0 <HAL_SAI_Init+0x280>)
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	d104      	bne.n	8007e0a <HAL_SAI_Init+0x1ba>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8007e00:	f44f 7080 	mov.w	r0, #256	; 0x100
 8007e04:	f7fe fcde 	bl	80067c4 <HAL_RCCEx_GetPeriphCLKFreq>
 8007e08:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	4a32      	ldr	r2, [pc, #200]	; (8007ed8 <HAL_SAI_Init+0x288>)
 8007e10:	4293      	cmp	r3, r2
 8007e12:	d004      	beq.n	8007e1e <HAL_SAI_Init+0x1ce>
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	4a30      	ldr	r2, [pc, #192]	; (8007edc <HAL_SAI_Init+0x28c>)
 8007e1a:	4293      	cmp	r3, r2
 8007e1c:	d104      	bne.n	8007e28 <HAL_SAI_Init+0x1d8>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8007e1e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8007e22:	f7fe fccf 	bl	80067c4 <HAL_RCCEx_GetPeriphCLKFreq>
 8007e26:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	4a2d      	ldr	r2, [pc, #180]	; (8007ee4 <HAL_SAI_Init+0x294>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d004      	beq.n	8007e3c <HAL_SAI_Init+0x1ec>
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	4a2c      	ldr	r2, [pc, #176]	; (8007ee8 <HAL_SAI_Init+0x298>)
 8007e38:	4293      	cmp	r3, r2
 8007e3a:	d104      	bne.n	8007e46 <HAL_SAI_Init+0x1f6>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 8007e3c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8007e40:	f7fe fcc0 	bl	80067c4 <HAL_RCCEx_GetPeriphCLKFreq>
 8007e44:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	4a20      	ldr	r2, [pc, #128]	; (8007ecc <HAL_SAI_Init+0x27c>)
 8007e4c:	4293      	cmp	r3, r2
 8007e4e:	d104      	bne.n	8007e5a <HAL_SAI_Init+0x20a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 8007e50:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8007e54:	f7fe fcb6 	bl	80067c4 <HAL_RCCEx_GetPeriphCLKFreq>
 8007e58:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	4a24      	ldr	r2, [pc, #144]	; (8007ef0 <HAL_SAI_Init+0x2a0>)
 8007e60:	4293      	cmp	r3, r2
 8007e62:	d104      	bne.n	8007e6e <HAL_SAI_Init+0x21e>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 8007e64:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007e68:	f7fe fcac 	bl	80067c4 <HAL_RCCEx_GetPeriphCLKFreq>
 8007e6c:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	699b      	ldr	r3, [r3, #24]
 8007e72:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007e76:	d120      	bne.n	8007eba <HAL_SAI_Init+0x26a>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e7c:	2b04      	cmp	r3, #4
 8007e7e:	d102      	bne.n	8007e86 <HAL_SAI_Init+0x236>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = 64U;
 8007e80:	2340      	movs	r3, #64	; 0x40
 8007e82:	60fb      	str	r3, [r7, #12]
 8007e84:	e00a      	b.n	8007e9c <HAL_SAI_Init+0x24c>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e8a:	2b08      	cmp	r3, #8
 8007e8c:	d103      	bne.n	8007e96 <HAL_SAI_Init+0x246>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = 256U;
 8007e8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007e92:	60fb      	str	r3, [r7, #12]
 8007e94:	e002      	b.n	8007e9c <HAL_SAI_Init+0x24c>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e9a:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 8007e9c:	697a      	ldr	r2, [r7, #20]
 8007e9e:	4613      	mov	r3, r2
 8007ea0:	009b      	lsls	r3, r3, #2
 8007ea2:	4413      	add	r3, r2
 8007ea4:	005b      	lsls	r3, r3, #1
 8007ea6:	4619      	mov	r1, r3
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	6a1b      	ldr	r3, [r3, #32]
 8007eac:	68fa      	ldr	r2, [r7, #12]
 8007eae:	fb02 f303 	mul.w	r3, r2, r3
 8007eb2:	fbb1 f3f3 	udiv	r3, r1, r3
 8007eb6:	613b      	str	r3, [r7, #16]
 8007eb8:	e02f      	b.n	8007f1a <HAL_SAI_Init+0x2ca>
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ebe:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007ec2:	d119      	bne.n	8007ef8 <HAL_SAI_Init+0x2a8>
 8007ec4:	2302      	movs	r3, #2
 8007ec6:	e018      	b.n	8007efa <HAL_SAI_Init+0x2aa>
 8007ec8:	40015804 	.word	0x40015804
 8007ecc:	58005404 	.word	0x58005404
 8007ed0:	40015824 	.word	0x40015824
 8007ed4:	40015800 	.word	0x40015800
 8007ed8:	40015c04 	.word	0x40015c04
 8007edc:	40015c24 	.word	0x40015c24
 8007ee0:	40015c00 	.word	0x40015c00
 8007ee4:	40016004 	.word	0x40016004
 8007ee8:	40016024 	.word	0x40016024
 8007eec:	40016000 	.word	0x40016000
 8007ef0:	58005424 	.word	0x58005424
 8007ef4:	58005400 	.word	0x58005400
 8007ef8:	2301      	movs	r3, #1
 8007efa:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8007efc:	697a      	ldr	r2, [r7, #20]
 8007efe:	4613      	mov	r3, r2
 8007f00:	009b      	lsls	r3, r3, #2
 8007f02:	4413      	add	r3, r2
 8007f04:	005b      	lsls	r3, r3, #1
 8007f06:	4619      	mov	r1, r3
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	6a1b      	ldr	r3, [r3, #32]
 8007f0c:	68ba      	ldr	r2, [r7, #8]
 8007f0e:	fb02 f303 	mul.w	r3, r2, r3
 8007f12:	021b      	lsls	r3, r3, #8
 8007f14:	fbb1 f3f3 	udiv	r3, r1, r3
 8007f18:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 8007f1a:	693b      	ldr	r3, [r7, #16]
 8007f1c:	4a95      	ldr	r2, [pc, #596]	; (8008174 <HAL_SAI_Init+0x524>)
 8007f1e:	fba2 2303 	umull	r2, r3, r2, r3
 8007f22:	08da      	lsrs	r2, r3, #3
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	625a      	str	r2, [r3, #36]	; 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8007f28:	6939      	ldr	r1, [r7, #16]
 8007f2a:	4b92      	ldr	r3, [pc, #584]	; (8008174 <HAL_SAI_Init+0x524>)
 8007f2c:	fba3 2301 	umull	r2, r3, r3, r1
 8007f30:	08da      	lsrs	r2, r3, #3
 8007f32:	4613      	mov	r3, r2
 8007f34:	009b      	lsls	r3, r3, #2
 8007f36:	4413      	add	r3, r2
 8007f38:	005b      	lsls	r3, r3, #1
 8007f3a:	1aca      	subs	r2, r1, r3
 8007f3c:	2a08      	cmp	r2, #8
 8007f3e:	d904      	bls.n	8007f4a <HAL_SAI_Init+0x2fa>
    {
      hsai->Init.Mckdiv += 1U;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f44:	1c5a      	adds	r2, r3, #1
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f4e:	2b04      	cmp	r3, #4
 8007f50:	d104      	bne.n	8007f5c <HAL_SAI_Init+0x30c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f56:	085a      	lsrs	r2, r3, #1
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	685b      	ldr	r3, [r3, #4]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d003      	beq.n	8007f6c <HAL_SAI_Init+0x31c>
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	685b      	ldr	r3, [r3, #4]
 8007f68:	2b02      	cmp	r3, #2
 8007f6a:	d109      	bne.n	8007f80 <HAL_SAI_Init+0x330>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f70:	2b01      	cmp	r3, #1
 8007f72:	d101      	bne.n	8007f78 <HAL_SAI_Init+0x328>
 8007f74:	2300      	movs	r3, #0
 8007f76:	e001      	b.n	8007f7c <HAL_SAI_Init+0x32c>
 8007f78:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007f7c:	623b      	str	r3, [r7, #32]
 8007f7e:	e008      	b.n	8007f92 <HAL_SAI_Init+0x342>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f84:	2b01      	cmp	r3, #1
 8007f86:	d102      	bne.n	8007f8e <HAL_SAI_Init+0x33e>
 8007f88:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007f8c:	e000      	b.n	8007f90 <HAL_SAI_Init+0x340>
 8007f8e:	2300      	movs	r3, #0
 8007f90:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 8007f92:	f7f9 fa9d 	bl	80014d0 <HAL_GetREVID>
 8007f96:	4603      	mov	r3, r0
 8007f98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007f9c:	d331      	bcc.n	8008002 <HAL_SAI_Init+0x3b2>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	6819      	ldr	r1, [r3, #0]
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681a      	ldr	r2, [r3, #0]
 8007fa8:	4b73      	ldr	r3, [pc, #460]	; (8008178 <HAL_SAI_Init+0x528>)
 8007faa:	400b      	ands	r3, r1
 8007fac:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	6819      	ldr	r1, [r3, #0]
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	685a      	ldr	r2, [r3, #4]
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007fbc:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007fc2:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007fc8:	431a      	orrs	r2, r3
 8007fca:	6a3b      	ldr	r3, [r7, #32]
 8007fcc:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 8007fce:	69fb      	ldr	r3, [r7, #28]
 8007fd0:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                            ckstr_bits | syncen_bits |                             \
 8007fd6:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	695b      	ldr	r3, [r3, #20]
 8007fdc:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007fe2:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fe8:	051b      	lsls	r3, r3, #20
 8007fea:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8007ff0:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	691b      	ldr	r3, [r3, #16]
 8007ff6:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	430a      	orrs	r2, r1
 8007ffe:	601a      	str	r2, [r3, #0]
 8008000:	e02d      	b.n	800805e <HAL_SAI_Init+0x40e>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	6819      	ldr	r1, [r3, #0]
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681a      	ldr	r2, [r3, #0]
 800800c:	4b5b      	ldr	r3, [pc, #364]	; (800817c <HAL_SAI_Init+0x52c>)
 800800e:	400b      	ands	r3, r1
 8008010:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	6819      	ldr	r1, [r3, #0]
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	685a      	ldr	r2, [r3, #4]
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008020:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008026:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800802c:	431a      	orrs	r2, r3
 800802e:	6a3b      	ldr	r3, [r7, #32]
 8008030:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 8008032:	69fb      	ldr	r3, [r7, #28]
 8008034:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                            ckstr_bits | syncen_bits |                             \
 800803a:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	695b      	ldr	r3, [r3, #20]
 8008040:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008046:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800804c:	051b      	lsls	r3, r3, #20
 800804e:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8008054:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	430a      	orrs	r2, r1
 800805c:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	6859      	ldr	r1, [r3, #4]
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681a      	ldr	r2, [r3, #0]
 8008068:	4b45      	ldr	r3, [pc, #276]	; (8008180 <HAL_SAI_Init+0x530>)
 800806a:	400b      	ands	r3, r1
 800806c:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	6859      	ldr	r1, [r3, #4]
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	69da      	ldr	r2, [r3, #28]
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800807c:	431a      	orrs	r2, r3
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008082:	431a      	orrs	r2, r3
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	430a      	orrs	r2, r1
 800808a:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	6899      	ldr	r1, [r3, #8]
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681a      	ldr	r2, [r3, #0]
 8008096:	4b3b      	ldr	r3, [pc, #236]	; (8008184 <HAL_SAI_Init+0x534>)
 8008098:	400b      	ands	r3, r1
 800809a:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	6899      	ldr	r1, [r3, #8]
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080a6:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80080ac:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                           hsai->FrameInit.FSOffset |
 80080b2:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                           hsai->FrameInit.FSDefinition |
 80080b8:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80080be:	3b01      	subs	r3, #1
 80080c0:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 80080c2:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	430a      	orrs	r2, r1
 80080ca:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	68d9      	ldr	r1, [r3, #12]
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681a      	ldr	r2, [r3, #0]
 80080d6:	f24f 0320 	movw	r3, #61472	; 0xf020
 80080da:	400b      	ands	r3, r1
 80080dc:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	68d9      	ldr	r1, [r3, #12]
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80080ec:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80080f2:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80080f4:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080fa:	3b01      	subs	r3, #1
 80080fc:	021b      	lsls	r3, r3, #8
 80080fe:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	430a      	orrs	r2, r1
 8008106:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	4a1e      	ldr	r2, [pc, #120]	; (8008188 <HAL_SAI_Init+0x538>)
 800810e:	4293      	cmp	r3, r2
 8008110:	d004      	beq.n	800811c <HAL_SAI_Init+0x4cc>
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	4a1d      	ldr	r2, [pc, #116]	; (800818c <HAL_SAI_Init+0x53c>)
 8008118:	4293      	cmp	r3, r2
 800811a:	d119      	bne.n	8008150 <HAL_SAI_Init+0x500>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 800811c:	69bb      	ldr	r3, [r7, #24]
 800811e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008120:	f023 0201 	bic.w	r2, r3, #1
 8008124:	69bb      	ldr	r3, [r7, #24]
 8008126:	645a      	str	r2, [r3, #68]	; 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800812e:	2b01      	cmp	r3, #1
 8008130:	d10e      	bne.n	8008150 <HAL_SAI_Init+0x500>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800813a:	3b01      	subs	r3, #1
 800813c:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800813e:	431a      	orrs	r2, r3
 8008140:	69bb      	ldr	r3, [r7, #24]
 8008142:	645a      	str	r2, [r3, #68]	; 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 8008144:	69bb      	ldr	r3, [r7, #24]
 8008146:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008148:	f043 0201 	orr.w	r2, r3, #1
 800814c:	69bb      	ldr	r3, [r7, #24]
 800814e:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2200      	movs	r2, #0
 8008154:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2201      	movs	r2, #1
 800815c:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2200      	movs	r2, #0
 8008164:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

  return HAL_OK;
 8008168:	2300      	movs	r3, #0
}
 800816a:	4618      	mov	r0, r3
 800816c:	3728      	adds	r7, #40	; 0x28
 800816e:	46bd      	mov	sp, r7
 8008170:	bd80      	pop	{r7, pc}
 8008172:	bf00      	nop
 8008174:	cccccccd 	.word	0xcccccccd
 8008178:	f005c010 	.word	0xf005c010
 800817c:	f805c010 	.word	0xf805c010
 8008180:	ffff1ff0 	.word	0xffff1ff0
 8008184:	fff88000 	.word	0xfff88000
 8008188:	40015804 	.word	0x40015804
 800818c:	58005404 	.word	0x58005404

08008190 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b084      	sub	sp, #16
 8008194:	af00      	add	r7, sp, #0
 8008196:	60f8      	str	r0, [r7, #12]
 8008198:	60b9      	str	r1, [r7, #8]
 800819a:	4613      	mov	r3, r2
 800819c:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 800819e:	68bb      	ldr	r3, [r7, #8]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d002      	beq.n	80081aa <HAL_SAI_Receive_DMA+0x1a>
 80081a4:	88fb      	ldrh	r3, [r7, #6]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d101      	bne.n	80081ae <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 80081aa:	2301      	movs	r3, #1
 80081ac:	e079      	b.n	80082a2 <HAL_SAI_Receive_DMA+0x112>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 80081b4:	b2db      	uxtb	r3, r3
 80081b6:	2b01      	cmp	r3, #1
 80081b8:	d172      	bne.n	80082a0 <HAL_SAI_Receive_DMA+0x110>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 80081c0:	2b01      	cmp	r3, #1
 80081c2:	d101      	bne.n	80081c8 <HAL_SAI_Receive_DMA+0x38>
 80081c4:	2302      	movs	r3, #2
 80081c6:	e06c      	b.n	80082a2 <HAL_SAI_Receive_DMA+0x112>
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	2201      	movs	r2, #1
 80081cc:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

    hsai->pBuffPtr = pData;
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	68ba      	ldr	r2, [r7, #8]
 80081d4:	679a      	str	r2, [r3, #120]	; 0x78
    hsai->XferSize = Size;
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	88fa      	ldrh	r2, [r7, #6]
 80081da:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
    hsai->XferCount = Size;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	88fa      	ldrh	r2, [r7, #6]
 80081e2:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	2200      	movs	r2, #0
 80081ea:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	2222      	movs	r2, #34	; 0x22
 80081f2:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80081fc:	4a2b      	ldr	r2, [pc, #172]	; (80082ac <HAL_SAI_Receive_DMA+0x11c>)
 80081fe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008206:	4a2a      	ldr	r2, [pc, #168]	; (80082b0 <HAL_SAI_Receive_DMA+0x120>)
 8008208:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008210:	4a28      	ldr	r2, [pc, #160]	; (80082b4 <HAL_SAI_Receive_DMA+0x124>)
 8008212:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800821a:	2200      	movs	r2, #0
 800821c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	331c      	adds	r3, #28
 800822a:	4619      	mov	r1, r3
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008230:	461a      	mov	r2, r3
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 8008238:	f7f9 feac 	bl	8001f94 <HAL_DMA_Start_IT>
 800823c:	4603      	mov	r3, r0
 800823e:	2b00      	cmp	r3, #0
 8008240:	d005      	beq.n	800824e <HAL_SAI_Receive_DMA+0xbe>
    {
      __HAL_UNLOCK(hsai);
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	2200      	movs	r2, #0
 8008246:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
      return  HAL_ERROR;
 800824a:	2301      	movs	r3, #1
 800824c:	e029      	b.n	80082a2 <HAL_SAI_Receive_DMA+0x112>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800824e:	2100      	movs	r1, #0
 8008250:	68f8      	ldr	r0, [r7, #12]
 8008252:	f000 f83b 	bl	80082cc <SAI_InterruptFlag>
 8008256:	4601      	mov	r1, r0
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	691a      	ldr	r2, [r3, #16]
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	430a      	orrs	r2, r1
 8008264:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	681a      	ldr	r2, [r3, #0]
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008274:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008280:	2b00      	cmp	r3, #0
 8008282:	d107      	bne.n	8008294 <HAL_SAI_Receive_DMA+0x104>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	681a      	ldr	r2, [r3, #0]
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8008292:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	2200      	movs	r2, #0
 8008298:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

    return HAL_OK;
 800829c:	2300      	movs	r3, #0
 800829e:	e000      	b.n	80082a2 <HAL_SAI_Receive_DMA+0x112>
  }
  else
  {
    return HAL_BUSY;
 80082a0:	2302      	movs	r3, #2
  }
}
 80082a2:	4618      	mov	r0, r3
 80082a4:	3710      	adds	r7, #16
 80082a6:	46bd      	mov	sp, r7
 80082a8:	bd80      	pop	{r7, pc}
 80082aa:	bf00      	nop
 80082ac:	08008411 	.word	0x08008411
 80082b0:	080083b1 	.word	0x080083b1
 80082b4:	0800842d 	.word	0x0800842d

080082b8 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 80082b8:	b480      	push	{r7}
 80082ba:	b083      	sub	sp, #12
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 80082c0:	bf00      	nop
 80082c2:	370c      	adds	r7, #12
 80082c4:	46bd      	mov	sp, r7
 80082c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ca:	4770      	bx	lr

080082cc <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 80082cc:	b480      	push	{r7}
 80082ce:	b085      	sub	sp, #20
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
 80082d4:	460b      	mov	r3, r1
 80082d6:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 80082d8:	2301      	movs	r3, #1
 80082da:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 80082dc:	78fb      	ldrb	r3, [r7, #3]
 80082de:	2b01      	cmp	r3, #1
 80082e0:	d103      	bne.n	80082ea <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	f043 0308 	orr.w	r3, r3, #8
 80082e8:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082ee:	2b08      	cmp	r3, #8
 80082f0:	d10b      	bne.n	800830a <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 80082f6:	2b03      	cmp	r3, #3
 80082f8:	d003      	beq.n	8008302 <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	685b      	ldr	r3, [r3, #4]
 80082fe:	2b01      	cmp	r3, #1
 8008300:	d103      	bne.n	800830a <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	f043 0310 	orr.w	r3, r3, #16
 8008308:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	685b      	ldr	r3, [r3, #4]
 800830e:	2b03      	cmp	r3, #3
 8008310:	d003      	beq.n	800831a <SAI_InterruptFlag+0x4e>
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	685b      	ldr	r3, [r3, #4]
 8008316:	2b02      	cmp	r3, #2
 8008318:	d104      	bne.n	8008324 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8008320:	60fb      	str	r3, [r7, #12]
 8008322:	e003      	b.n	800832c <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	f043 0304 	orr.w	r3, r3, #4
 800832a:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800832c:	68fb      	ldr	r3, [r7, #12]
}
 800832e:	4618      	mov	r0, r3
 8008330:	3714      	adds	r7, #20
 8008332:	46bd      	mov	sp, r7
 8008334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008338:	4770      	bx	lr
	...

0800833c <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800833c:	b480      	push	{r7}
 800833e:	b085      	sub	sp, #20
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8008344:	4b18      	ldr	r3, [pc, #96]	; (80083a8 <SAI_Disable+0x6c>)
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	4a18      	ldr	r2, [pc, #96]	; (80083ac <SAI_Disable+0x70>)
 800834a:	fba2 2303 	umull	r2, r3, r2, r3
 800834e:	0b1b      	lsrs	r3, r3, #12
 8008350:	009b      	lsls	r3, r3, #2
 8008352:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8008354:	2300      	movs	r3, #0
 8008356:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	681a      	ldr	r2, [r3, #0]
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008366:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d10a      	bne.n	8008384 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008374:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      status = HAL_TIMEOUT;
 800837e:	2303      	movs	r3, #3
 8008380:	72fb      	strb	r3, [r7, #11]
      break;
 8008382:	e009      	b.n	8008398 <SAI_Disable+0x5c>
    }
    count--;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	3b01      	subs	r3, #1
 8008388:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008394:	2b00      	cmp	r3, #0
 8008396:	d1e7      	bne.n	8008368 <SAI_Disable+0x2c>

  return status;
 8008398:	7afb      	ldrb	r3, [r7, #11]
}
 800839a:	4618      	mov	r0, r3
 800839c:	3714      	adds	r7, #20
 800839e:	46bd      	mov	sp, r7
 80083a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a4:	4770      	bx	lr
 80083a6:	bf00      	nop
 80083a8:	24000400 	.word	0x24000400
 80083ac:	95cbec1b 	.word	0x95cbec1b

080083b0 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b084      	sub	sp, #16
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083bc:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	69db      	ldr	r3, [r3, #28]
 80083c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80083c6:	d01c      	beq.n	8008402 <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	681a      	ldr	r2, [r3, #0]
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80083d6:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	2200      	movs	r2, #0
 80083dc:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80083e0:	2100      	movs	r1, #0
 80083e2:	68f8      	ldr	r0, [r7, #12]
 80083e4:	f7ff ff72 	bl	80082cc <SAI_InterruptFlag>
 80083e8:	4603      	mov	r3, r0
 80083ea:	43d9      	mvns	r1, r3
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	691a      	ldr	r2, [r3, #16]
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	400a      	ands	r2, r1
 80083f8:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	2201      	movs	r2, #1
 80083fe:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 8008402:	68f8      	ldr	r0, [r7, #12]
 8008404:	f7f8 fd54 	bl	8000eb0 <HAL_SAI_RxCpltCallback>
#endif
}
 8008408:	bf00      	nop
 800840a:	3710      	adds	r7, #16
 800840c:	46bd      	mov	sp, r7
 800840e:	bd80      	pop	{r7, pc}

08008410 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008410:	b580      	push	{r7, lr}
 8008412:	b084      	sub	sp, #16
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800841c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 800841e:	68f8      	ldr	r0, [r7, #12]
 8008420:	f7f8 fd36 	bl	8000e90 <HAL_SAI_RxHalfCpltCallback>
#endif
}
 8008424:	bf00      	nop
 8008426:	3710      	adds	r7, #16
 8008428:	46bd      	mov	sp, r7
 800842a:	bd80      	pop	{r7, pc}

0800842c <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800842c:	b580      	push	{r7, lr}
 800842e:	b084      	sub	sp, #16
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008438:	60fb      	str	r3, [r7, #12]

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800843a:	6878      	ldr	r0, [r7, #4]
 800843c:	f7fb fca0 	bl	8003d80 <HAL_DMA_GetError>
 8008440:	4603      	mov	r3, r0
 8008442:	2b02      	cmp	r3, #2
 8008444:	d01d      	beq.n	8008482 <SAI_DMAError+0x56>
  {
    /* Set SAI error code */
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800844c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	681a      	ldr	r2, [r3, #0]
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8008464:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 8008466:	68f8      	ldr	r0, [r7, #12]
 8008468:	f7ff ff68 	bl	800833c <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	2201      	movs	r2, #1
 8008470:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	2200      	movs	r2, #0
 8008478:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e

    /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
    hsai->ErrorCallback(hsai);
#else
    HAL_SAI_ErrorCallback(hsai);
 800847c:	68f8      	ldr	r0, [r7, #12]
 800847e:	f7ff ff1b 	bl	80082b8 <HAL_SAI_ErrorCallback>
#endif
  }
}
 8008482:	bf00      	nop
 8008484:	3710      	adds	r7, #16
 8008486:	46bd      	mov	sp, r7
 8008488:	bd80      	pop	{r7, pc}

0800848a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800848a:	b580      	push	{r7, lr}
 800848c:	b082      	sub	sp, #8
 800848e:	af00      	add	r7, sp, #0
 8008490:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2b00      	cmp	r3, #0
 8008496:	d101      	bne.n	800849c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008498:	2301      	movs	r3, #1
 800849a:	e049      	b.n	8008530 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80084a2:	b2db      	uxtb	r3, r3
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d106      	bne.n	80084b6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2200      	movs	r2, #0
 80084ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80084b0:	6878      	ldr	r0, [r7, #4]
 80084b2:	f7f8 fd6d 	bl	8000f90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2202      	movs	r2, #2
 80084ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681a      	ldr	r2, [r3, #0]
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	3304      	adds	r3, #4
 80084c6:	4619      	mov	r1, r3
 80084c8:	4610      	mov	r0, r2
 80084ca:	f000 fb0f 	bl	8008aec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	2201      	movs	r2, #1
 80084d2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2201      	movs	r2, #1
 80084da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2201      	movs	r2, #1
 80084e2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	2201      	movs	r2, #1
 80084ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	2201      	movs	r2, #1
 80084f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	2201      	movs	r2, #1
 80084fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	2201      	movs	r2, #1
 8008502:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	2201      	movs	r2, #1
 800850a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	2201      	movs	r2, #1
 8008512:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	2201      	movs	r2, #1
 800851a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	2201      	movs	r2, #1
 8008522:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	2201      	movs	r2, #1
 800852a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800852e:	2300      	movs	r3, #0
}
 8008530:	4618      	mov	r0, r3
 8008532:	3708      	adds	r7, #8
 8008534:	46bd      	mov	sp, r7
 8008536:	bd80      	pop	{r7, pc}

08008538 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008538:	b480      	push	{r7}
 800853a:	b085      	sub	sp, #20
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008546:	b2db      	uxtb	r3, r3
 8008548:	2b01      	cmp	r3, #1
 800854a:	d001      	beq.n	8008550 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800854c:	2301      	movs	r3, #1
 800854e:	e04f      	b.n	80085f0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	2202      	movs	r2, #2
 8008554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	68da      	ldr	r2, [r3, #12]
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	f042 0201 	orr.w	r2, r2, #1
 8008566:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	4a23      	ldr	r2, [pc, #140]	; (80085fc <HAL_TIM_Base_Start_IT+0xc4>)
 800856e:	4293      	cmp	r3, r2
 8008570:	d01d      	beq.n	80085ae <HAL_TIM_Base_Start_IT+0x76>
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800857a:	d018      	beq.n	80085ae <HAL_TIM_Base_Start_IT+0x76>
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	4a1f      	ldr	r2, [pc, #124]	; (8008600 <HAL_TIM_Base_Start_IT+0xc8>)
 8008582:	4293      	cmp	r3, r2
 8008584:	d013      	beq.n	80085ae <HAL_TIM_Base_Start_IT+0x76>
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	4a1e      	ldr	r2, [pc, #120]	; (8008604 <HAL_TIM_Base_Start_IT+0xcc>)
 800858c:	4293      	cmp	r3, r2
 800858e:	d00e      	beq.n	80085ae <HAL_TIM_Base_Start_IT+0x76>
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	4a1c      	ldr	r2, [pc, #112]	; (8008608 <HAL_TIM_Base_Start_IT+0xd0>)
 8008596:	4293      	cmp	r3, r2
 8008598:	d009      	beq.n	80085ae <HAL_TIM_Base_Start_IT+0x76>
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	4a1b      	ldr	r2, [pc, #108]	; (800860c <HAL_TIM_Base_Start_IT+0xd4>)
 80085a0:	4293      	cmp	r3, r2
 80085a2:	d004      	beq.n	80085ae <HAL_TIM_Base_Start_IT+0x76>
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	4a19      	ldr	r2, [pc, #100]	; (8008610 <HAL_TIM_Base_Start_IT+0xd8>)
 80085aa:	4293      	cmp	r3, r2
 80085ac:	d115      	bne.n	80085da <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	689a      	ldr	r2, [r3, #8]
 80085b4:	4b17      	ldr	r3, [pc, #92]	; (8008614 <HAL_TIM_Base_Start_IT+0xdc>)
 80085b6:	4013      	ands	r3, r2
 80085b8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	2b06      	cmp	r3, #6
 80085be:	d015      	beq.n	80085ec <HAL_TIM_Base_Start_IT+0xb4>
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80085c6:	d011      	beq.n	80085ec <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	681a      	ldr	r2, [r3, #0]
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	f042 0201 	orr.w	r2, r2, #1
 80085d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80085d8:	e008      	b.n	80085ec <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	681a      	ldr	r2, [r3, #0]
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	f042 0201 	orr.w	r2, r2, #1
 80085e8:	601a      	str	r2, [r3, #0]
 80085ea:	e000      	b.n	80085ee <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80085ec:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80085ee:	2300      	movs	r3, #0
}
 80085f0:	4618      	mov	r0, r3
 80085f2:	3714      	adds	r7, #20
 80085f4:	46bd      	mov	sp, r7
 80085f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fa:	4770      	bx	lr
 80085fc:	40010000 	.word	0x40010000
 8008600:	40000400 	.word	0x40000400
 8008604:	40000800 	.word	0x40000800
 8008608:	40000c00 	.word	0x40000c00
 800860c:	40010400 	.word	0x40010400
 8008610:	40001800 	.word	0x40001800
 8008614:	00010007 	.word	0x00010007

08008618 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8008618:	b480      	push	{r7}
 800861a:	b083      	sub	sp, #12
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	68da      	ldr	r2, [r3, #12]
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	f022 0201 	bic.w	r2, r2, #1
 800862e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	6a1a      	ldr	r2, [r3, #32]
 8008636:	f241 1311 	movw	r3, #4369	; 0x1111
 800863a:	4013      	ands	r3, r2
 800863c:	2b00      	cmp	r3, #0
 800863e:	d10f      	bne.n	8008660 <HAL_TIM_Base_Stop_IT+0x48>
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	6a1a      	ldr	r2, [r3, #32]
 8008646:	f240 4344 	movw	r3, #1092	; 0x444
 800864a:	4013      	ands	r3, r2
 800864c:	2b00      	cmp	r3, #0
 800864e:	d107      	bne.n	8008660 <HAL_TIM_Base_Stop_IT+0x48>
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	681a      	ldr	r2, [r3, #0]
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	f022 0201 	bic.w	r2, r2, #1
 800865e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	2201      	movs	r2, #1
 8008664:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8008668:	2300      	movs	r3, #0
}
 800866a:	4618      	mov	r0, r3
 800866c:	370c      	adds	r7, #12
 800866e:	46bd      	mov	sp, r7
 8008670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008674:	4770      	bx	lr

08008676 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008676:	b580      	push	{r7, lr}
 8008678:	b082      	sub	sp, #8
 800867a:	af00      	add	r7, sp, #0
 800867c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	691b      	ldr	r3, [r3, #16]
 8008684:	f003 0302 	and.w	r3, r3, #2
 8008688:	2b02      	cmp	r3, #2
 800868a:	d122      	bne.n	80086d2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	68db      	ldr	r3, [r3, #12]
 8008692:	f003 0302 	and.w	r3, r3, #2
 8008696:	2b02      	cmp	r3, #2
 8008698:	d11b      	bne.n	80086d2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	f06f 0202 	mvn.w	r2, #2
 80086a2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2201      	movs	r2, #1
 80086a8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	699b      	ldr	r3, [r3, #24]
 80086b0:	f003 0303 	and.w	r3, r3, #3
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d003      	beq.n	80086c0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80086b8:	6878      	ldr	r0, [r7, #4]
 80086ba:	f000 f9f9 	bl	8008ab0 <HAL_TIM_IC_CaptureCallback>
 80086be:	e005      	b.n	80086cc <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80086c0:	6878      	ldr	r0, [r7, #4]
 80086c2:	f000 f9eb 	bl	8008a9c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80086c6:	6878      	ldr	r0, [r7, #4]
 80086c8:	f000 f9fc 	bl	8008ac4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	2200      	movs	r2, #0
 80086d0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	691b      	ldr	r3, [r3, #16]
 80086d8:	f003 0304 	and.w	r3, r3, #4
 80086dc:	2b04      	cmp	r3, #4
 80086de:	d122      	bne.n	8008726 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	68db      	ldr	r3, [r3, #12]
 80086e6:	f003 0304 	and.w	r3, r3, #4
 80086ea:	2b04      	cmp	r3, #4
 80086ec:	d11b      	bne.n	8008726 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	f06f 0204 	mvn.w	r2, #4
 80086f6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2202      	movs	r2, #2
 80086fc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	699b      	ldr	r3, [r3, #24]
 8008704:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008708:	2b00      	cmp	r3, #0
 800870a:	d003      	beq.n	8008714 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800870c:	6878      	ldr	r0, [r7, #4]
 800870e:	f000 f9cf 	bl	8008ab0 <HAL_TIM_IC_CaptureCallback>
 8008712:	e005      	b.n	8008720 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008714:	6878      	ldr	r0, [r7, #4]
 8008716:	f000 f9c1 	bl	8008a9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800871a:	6878      	ldr	r0, [r7, #4]
 800871c:	f000 f9d2 	bl	8008ac4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	2200      	movs	r2, #0
 8008724:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	691b      	ldr	r3, [r3, #16]
 800872c:	f003 0308 	and.w	r3, r3, #8
 8008730:	2b08      	cmp	r3, #8
 8008732:	d122      	bne.n	800877a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	68db      	ldr	r3, [r3, #12]
 800873a:	f003 0308 	and.w	r3, r3, #8
 800873e:	2b08      	cmp	r3, #8
 8008740:	d11b      	bne.n	800877a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	f06f 0208 	mvn.w	r2, #8
 800874a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	2204      	movs	r2, #4
 8008750:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	69db      	ldr	r3, [r3, #28]
 8008758:	f003 0303 	and.w	r3, r3, #3
 800875c:	2b00      	cmp	r3, #0
 800875e:	d003      	beq.n	8008768 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008760:	6878      	ldr	r0, [r7, #4]
 8008762:	f000 f9a5 	bl	8008ab0 <HAL_TIM_IC_CaptureCallback>
 8008766:	e005      	b.n	8008774 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008768:	6878      	ldr	r0, [r7, #4]
 800876a:	f000 f997 	bl	8008a9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800876e:	6878      	ldr	r0, [r7, #4]
 8008770:	f000 f9a8 	bl	8008ac4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2200      	movs	r2, #0
 8008778:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	691b      	ldr	r3, [r3, #16]
 8008780:	f003 0310 	and.w	r3, r3, #16
 8008784:	2b10      	cmp	r3, #16
 8008786:	d122      	bne.n	80087ce <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	68db      	ldr	r3, [r3, #12]
 800878e:	f003 0310 	and.w	r3, r3, #16
 8008792:	2b10      	cmp	r3, #16
 8008794:	d11b      	bne.n	80087ce <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	f06f 0210 	mvn.w	r2, #16
 800879e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	2208      	movs	r2, #8
 80087a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	69db      	ldr	r3, [r3, #28]
 80087ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d003      	beq.n	80087bc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80087b4:	6878      	ldr	r0, [r7, #4]
 80087b6:	f000 f97b 	bl	8008ab0 <HAL_TIM_IC_CaptureCallback>
 80087ba:	e005      	b.n	80087c8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80087bc:	6878      	ldr	r0, [r7, #4]
 80087be:	f000 f96d 	bl	8008a9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80087c2:	6878      	ldr	r0, [r7, #4]
 80087c4:	f000 f97e 	bl	8008ac4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2200      	movs	r2, #0
 80087cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	691b      	ldr	r3, [r3, #16]
 80087d4:	f003 0301 	and.w	r3, r3, #1
 80087d8:	2b01      	cmp	r3, #1
 80087da:	d10e      	bne.n	80087fa <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	68db      	ldr	r3, [r3, #12]
 80087e2:	f003 0301 	and.w	r3, r3, #1
 80087e6:	2b01      	cmp	r3, #1
 80087e8:	d107      	bne.n	80087fa <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	f06f 0201 	mvn.w	r2, #1
 80087f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80087f4:	6878      	ldr	r0, [r7, #4]
 80087f6:	f7f8 fb6b 	bl	8000ed0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	691b      	ldr	r3, [r3, #16]
 8008800:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008804:	2b80      	cmp	r3, #128	; 0x80
 8008806:	d10e      	bne.n	8008826 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	68db      	ldr	r3, [r3, #12]
 800880e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008812:	2b80      	cmp	r3, #128	; 0x80
 8008814:	d107      	bne.n	8008826 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800881e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008820:	6878      	ldr	r0, [r7, #4]
 8008822:	f000 fb2d 	bl	8008e80 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	691b      	ldr	r3, [r3, #16]
 800882c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008830:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008834:	d10e      	bne.n	8008854 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	68db      	ldr	r3, [r3, #12]
 800883c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008840:	2b80      	cmp	r3, #128	; 0x80
 8008842:	d107      	bne.n	8008854 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800884c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800884e:	6878      	ldr	r0, [r7, #4]
 8008850:	f000 fb20 	bl	8008e94 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	691b      	ldr	r3, [r3, #16]
 800885a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800885e:	2b40      	cmp	r3, #64	; 0x40
 8008860:	d10e      	bne.n	8008880 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	68db      	ldr	r3, [r3, #12]
 8008868:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800886c:	2b40      	cmp	r3, #64	; 0x40
 800886e:	d107      	bne.n	8008880 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008878:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	f000 f92c 	bl	8008ad8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	691b      	ldr	r3, [r3, #16]
 8008886:	f003 0320 	and.w	r3, r3, #32
 800888a:	2b20      	cmp	r3, #32
 800888c:	d10e      	bne.n	80088ac <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	68db      	ldr	r3, [r3, #12]
 8008894:	f003 0320 	and.w	r3, r3, #32
 8008898:	2b20      	cmp	r3, #32
 800889a:	d107      	bne.n	80088ac <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	f06f 0220 	mvn.w	r2, #32
 80088a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80088a6:	6878      	ldr	r0, [r7, #4]
 80088a8:	f000 fae0 	bl	8008e6c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80088ac:	bf00      	nop
 80088ae:	3708      	adds	r7, #8
 80088b0:	46bd      	mov	sp, r7
 80088b2:	bd80      	pop	{r7, pc}

080088b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80088b4:	b580      	push	{r7, lr}
 80088b6:	b084      	sub	sp, #16
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	6078      	str	r0, [r7, #4]
 80088bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80088c4:	2b01      	cmp	r3, #1
 80088c6:	d101      	bne.n	80088cc <HAL_TIM_ConfigClockSource+0x18>
 80088c8:	2302      	movs	r3, #2
 80088ca:	e0db      	b.n	8008a84 <HAL_TIM_ConfigClockSource+0x1d0>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2201      	movs	r2, #1
 80088d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2202      	movs	r2, #2
 80088d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	689b      	ldr	r3, [r3, #8]
 80088e2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80088e4:	68fa      	ldr	r2, [r7, #12]
 80088e6:	4b69      	ldr	r3, [pc, #420]	; (8008a8c <HAL_TIM_ConfigClockSource+0x1d8>)
 80088e8:	4013      	ands	r3, r2
 80088ea:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80088f2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	68fa      	ldr	r2, [r7, #12]
 80088fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80088fc:	683b      	ldr	r3, [r7, #0]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	4a63      	ldr	r2, [pc, #396]	; (8008a90 <HAL_TIM_ConfigClockSource+0x1dc>)
 8008902:	4293      	cmp	r3, r2
 8008904:	f000 80a9 	beq.w	8008a5a <HAL_TIM_ConfigClockSource+0x1a6>
 8008908:	4a61      	ldr	r2, [pc, #388]	; (8008a90 <HAL_TIM_ConfigClockSource+0x1dc>)
 800890a:	4293      	cmp	r3, r2
 800890c:	f200 80ae 	bhi.w	8008a6c <HAL_TIM_ConfigClockSource+0x1b8>
 8008910:	4a60      	ldr	r2, [pc, #384]	; (8008a94 <HAL_TIM_ConfigClockSource+0x1e0>)
 8008912:	4293      	cmp	r3, r2
 8008914:	f000 80a1 	beq.w	8008a5a <HAL_TIM_ConfigClockSource+0x1a6>
 8008918:	4a5e      	ldr	r2, [pc, #376]	; (8008a94 <HAL_TIM_ConfigClockSource+0x1e0>)
 800891a:	4293      	cmp	r3, r2
 800891c:	f200 80a6 	bhi.w	8008a6c <HAL_TIM_ConfigClockSource+0x1b8>
 8008920:	4a5d      	ldr	r2, [pc, #372]	; (8008a98 <HAL_TIM_ConfigClockSource+0x1e4>)
 8008922:	4293      	cmp	r3, r2
 8008924:	f000 8099 	beq.w	8008a5a <HAL_TIM_ConfigClockSource+0x1a6>
 8008928:	4a5b      	ldr	r2, [pc, #364]	; (8008a98 <HAL_TIM_ConfigClockSource+0x1e4>)
 800892a:	4293      	cmp	r3, r2
 800892c:	f200 809e 	bhi.w	8008a6c <HAL_TIM_ConfigClockSource+0x1b8>
 8008930:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8008934:	f000 8091 	beq.w	8008a5a <HAL_TIM_ConfigClockSource+0x1a6>
 8008938:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800893c:	f200 8096 	bhi.w	8008a6c <HAL_TIM_ConfigClockSource+0x1b8>
 8008940:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008944:	f000 8089 	beq.w	8008a5a <HAL_TIM_ConfigClockSource+0x1a6>
 8008948:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800894c:	f200 808e 	bhi.w	8008a6c <HAL_TIM_ConfigClockSource+0x1b8>
 8008950:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008954:	d03e      	beq.n	80089d4 <HAL_TIM_ConfigClockSource+0x120>
 8008956:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800895a:	f200 8087 	bhi.w	8008a6c <HAL_TIM_ConfigClockSource+0x1b8>
 800895e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008962:	f000 8085 	beq.w	8008a70 <HAL_TIM_ConfigClockSource+0x1bc>
 8008966:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800896a:	d87f      	bhi.n	8008a6c <HAL_TIM_ConfigClockSource+0x1b8>
 800896c:	2b70      	cmp	r3, #112	; 0x70
 800896e:	d01a      	beq.n	80089a6 <HAL_TIM_ConfigClockSource+0xf2>
 8008970:	2b70      	cmp	r3, #112	; 0x70
 8008972:	d87b      	bhi.n	8008a6c <HAL_TIM_ConfigClockSource+0x1b8>
 8008974:	2b60      	cmp	r3, #96	; 0x60
 8008976:	d050      	beq.n	8008a1a <HAL_TIM_ConfigClockSource+0x166>
 8008978:	2b60      	cmp	r3, #96	; 0x60
 800897a:	d877      	bhi.n	8008a6c <HAL_TIM_ConfigClockSource+0x1b8>
 800897c:	2b50      	cmp	r3, #80	; 0x50
 800897e:	d03c      	beq.n	80089fa <HAL_TIM_ConfigClockSource+0x146>
 8008980:	2b50      	cmp	r3, #80	; 0x50
 8008982:	d873      	bhi.n	8008a6c <HAL_TIM_ConfigClockSource+0x1b8>
 8008984:	2b40      	cmp	r3, #64	; 0x40
 8008986:	d058      	beq.n	8008a3a <HAL_TIM_ConfigClockSource+0x186>
 8008988:	2b40      	cmp	r3, #64	; 0x40
 800898a:	d86f      	bhi.n	8008a6c <HAL_TIM_ConfigClockSource+0x1b8>
 800898c:	2b30      	cmp	r3, #48	; 0x30
 800898e:	d064      	beq.n	8008a5a <HAL_TIM_ConfigClockSource+0x1a6>
 8008990:	2b30      	cmp	r3, #48	; 0x30
 8008992:	d86b      	bhi.n	8008a6c <HAL_TIM_ConfigClockSource+0x1b8>
 8008994:	2b20      	cmp	r3, #32
 8008996:	d060      	beq.n	8008a5a <HAL_TIM_ConfigClockSource+0x1a6>
 8008998:	2b20      	cmp	r3, #32
 800899a:	d867      	bhi.n	8008a6c <HAL_TIM_ConfigClockSource+0x1b8>
 800899c:	2b00      	cmp	r3, #0
 800899e:	d05c      	beq.n	8008a5a <HAL_TIM_ConfigClockSource+0x1a6>
 80089a0:	2b10      	cmp	r3, #16
 80089a2:	d05a      	beq.n	8008a5a <HAL_TIM_ConfigClockSource+0x1a6>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80089a4:	e062      	b.n	8008a6c <HAL_TIM_ConfigClockSource+0x1b8>
      TIM_ETR_SetConfig(htim->Instance,
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	6818      	ldr	r0, [r3, #0]
 80089aa:	683b      	ldr	r3, [r7, #0]
 80089ac:	6899      	ldr	r1, [r3, #8]
 80089ae:	683b      	ldr	r3, [r7, #0]
 80089b0:	685a      	ldr	r2, [r3, #4]
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	68db      	ldr	r3, [r3, #12]
 80089b6:	f000 f9b1 	bl	8008d1c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	689b      	ldr	r3, [r3, #8]
 80089c0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80089c8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	68fa      	ldr	r2, [r7, #12]
 80089d0:	609a      	str	r2, [r3, #8]
      break;
 80089d2:	e04e      	b.n	8008a72 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_ETR_SetConfig(htim->Instance,
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	6818      	ldr	r0, [r3, #0]
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	6899      	ldr	r1, [r3, #8]
 80089dc:	683b      	ldr	r3, [r7, #0]
 80089de:	685a      	ldr	r2, [r3, #4]
 80089e0:	683b      	ldr	r3, [r7, #0]
 80089e2:	68db      	ldr	r3, [r3, #12]
 80089e4:	f000 f99a 	bl	8008d1c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	689a      	ldr	r2, [r3, #8]
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80089f6:	609a      	str	r2, [r3, #8]
      break;
 80089f8:	e03b      	b.n	8008a72 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	6818      	ldr	r0, [r3, #0]
 80089fe:	683b      	ldr	r3, [r7, #0]
 8008a00:	6859      	ldr	r1, [r3, #4]
 8008a02:	683b      	ldr	r3, [r7, #0]
 8008a04:	68db      	ldr	r3, [r3, #12]
 8008a06:	461a      	mov	r2, r3
 8008a08:	f000 f90a 	bl	8008c20 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	2150      	movs	r1, #80	; 0x50
 8008a12:	4618      	mov	r0, r3
 8008a14:	f000 f964 	bl	8008ce0 <TIM_ITRx_SetConfig>
      break;
 8008a18:	e02b      	b.n	8008a72 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	6818      	ldr	r0, [r3, #0]
 8008a1e:	683b      	ldr	r3, [r7, #0]
 8008a20:	6859      	ldr	r1, [r3, #4]
 8008a22:	683b      	ldr	r3, [r7, #0]
 8008a24:	68db      	ldr	r3, [r3, #12]
 8008a26:	461a      	mov	r2, r3
 8008a28:	f000 f929 	bl	8008c7e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	2160      	movs	r1, #96	; 0x60
 8008a32:	4618      	mov	r0, r3
 8008a34:	f000 f954 	bl	8008ce0 <TIM_ITRx_SetConfig>
      break;
 8008a38:	e01b      	b.n	8008a72 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	6818      	ldr	r0, [r3, #0]
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	6859      	ldr	r1, [r3, #4]
 8008a42:	683b      	ldr	r3, [r7, #0]
 8008a44:	68db      	ldr	r3, [r3, #12]
 8008a46:	461a      	mov	r2, r3
 8008a48:	f000 f8ea 	bl	8008c20 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	2140      	movs	r1, #64	; 0x40
 8008a52:	4618      	mov	r0, r3
 8008a54:	f000 f944 	bl	8008ce0 <TIM_ITRx_SetConfig>
      break;
 8008a58:	e00b      	b.n	8008a72 <HAL_TIM_ConfigClockSource+0x1be>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681a      	ldr	r2, [r3, #0]
 8008a5e:	683b      	ldr	r3, [r7, #0]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	4619      	mov	r1, r3
 8008a64:	4610      	mov	r0, r2
 8008a66:	f000 f93b 	bl	8008ce0 <TIM_ITRx_SetConfig>
        break;
 8008a6a:	e002      	b.n	8008a72 <HAL_TIM_ConfigClockSource+0x1be>
      break;
 8008a6c:	bf00      	nop
 8008a6e:	e000      	b.n	8008a72 <HAL_TIM_ConfigClockSource+0x1be>
      break;
 8008a70:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2201      	movs	r2, #1
 8008a76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	2200      	movs	r2, #0
 8008a7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008a82:	2300      	movs	r3, #0
}
 8008a84:	4618      	mov	r0, r3
 8008a86:	3710      	adds	r7, #16
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	bd80      	pop	{r7, pc}
 8008a8c:	ffceff88 	.word	0xffceff88
 8008a90:	00100040 	.word	0x00100040
 8008a94:	00100030 	.word	0x00100030
 8008a98:	00100020 	.word	0x00100020

08008a9c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008a9c:	b480      	push	{r7}
 8008a9e:	b083      	sub	sp, #12
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008aa4:	bf00      	nop
 8008aa6:	370c      	adds	r7, #12
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aae:	4770      	bx	lr

08008ab0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008ab0:	b480      	push	{r7}
 8008ab2:	b083      	sub	sp, #12
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008ab8:	bf00      	nop
 8008aba:	370c      	adds	r7, #12
 8008abc:	46bd      	mov	sp, r7
 8008abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac2:	4770      	bx	lr

08008ac4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008ac4:	b480      	push	{r7}
 8008ac6:	b083      	sub	sp, #12
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008acc:	bf00      	nop
 8008ace:	370c      	adds	r7, #12
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad6:	4770      	bx	lr

08008ad8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008ad8:	b480      	push	{r7}
 8008ada:	b083      	sub	sp, #12
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008ae0:	bf00      	nop
 8008ae2:	370c      	adds	r7, #12
 8008ae4:	46bd      	mov	sp, r7
 8008ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aea:	4770      	bx	lr

08008aec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008aec:	b480      	push	{r7}
 8008aee:	b085      	sub	sp, #20
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
 8008af4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	4a40      	ldr	r2, [pc, #256]	; (8008c00 <TIM_Base_SetConfig+0x114>)
 8008b00:	4293      	cmp	r3, r2
 8008b02:	d013      	beq.n	8008b2c <TIM_Base_SetConfig+0x40>
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b0a:	d00f      	beq.n	8008b2c <TIM_Base_SetConfig+0x40>
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	4a3d      	ldr	r2, [pc, #244]	; (8008c04 <TIM_Base_SetConfig+0x118>)
 8008b10:	4293      	cmp	r3, r2
 8008b12:	d00b      	beq.n	8008b2c <TIM_Base_SetConfig+0x40>
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	4a3c      	ldr	r2, [pc, #240]	; (8008c08 <TIM_Base_SetConfig+0x11c>)
 8008b18:	4293      	cmp	r3, r2
 8008b1a:	d007      	beq.n	8008b2c <TIM_Base_SetConfig+0x40>
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	4a3b      	ldr	r2, [pc, #236]	; (8008c0c <TIM_Base_SetConfig+0x120>)
 8008b20:	4293      	cmp	r3, r2
 8008b22:	d003      	beq.n	8008b2c <TIM_Base_SetConfig+0x40>
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	4a3a      	ldr	r2, [pc, #232]	; (8008c10 <TIM_Base_SetConfig+0x124>)
 8008b28:	4293      	cmp	r3, r2
 8008b2a:	d108      	bne.n	8008b3e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008b34:	683b      	ldr	r3, [r7, #0]
 8008b36:	685b      	ldr	r3, [r3, #4]
 8008b38:	68fa      	ldr	r2, [r7, #12]
 8008b3a:	4313      	orrs	r3, r2
 8008b3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	4a2f      	ldr	r2, [pc, #188]	; (8008c00 <TIM_Base_SetConfig+0x114>)
 8008b42:	4293      	cmp	r3, r2
 8008b44:	d01f      	beq.n	8008b86 <TIM_Base_SetConfig+0x9a>
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b4c:	d01b      	beq.n	8008b86 <TIM_Base_SetConfig+0x9a>
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	4a2c      	ldr	r2, [pc, #176]	; (8008c04 <TIM_Base_SetConfig+0x118>)
 8008b52:	4293      	cmp	r3, r2
 8008b54:	d017      	beq.n	8008b86 <TIM_Base_SetConfig+0x9a>
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	4a2b      	ldr	r2, [pc, #172]	; (8008c08 <TIM_Base_SetConfig+0x11c>)
 8008b5a:	4293      	cmp	r3, r2
 8008b5c:	d013      	beq.n	8008b86 <TIM_Base_SetConfig+0x9a>
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	4a2a      	ldr	r2, [pc, #168]	; (8008c0c <TIM_Base_SetConfig+0x120>)
 8008b62:	4293      	cmp	r3, r2
 8008b64:	d00f      	beq.n	8008b86 <TIM_Base_SetConfig+0x9a>
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	4a29      	ldr	r2, [pc, #164]	; (8008c10 <TIM_Base_SetConfig+0x124>)
 8008b6a:	4293      	cmp	r3, r2
 8008b6c:	d00b      	beq.n	8008b86 <TIM_Base_SetConfig+0x9a>
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	4a28      	ldr	r2, [pc, #160]	; (8008c14 <TIM_Base_SetConfig+0x128>)
 8008b72:	4293      	cmp	r3, r2
 8008b74:	d007      	beq.n	8008b86 <TIM_Base_SetConfig+0x9a>
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	4a27      	ldr	r2, [pc, #156]	; (8008c18 <TIM_Base_SetConfig+0x12c>)
 8008b7a:	4293      	cmp	r3, r2
 8008b7c:	d003      	beq.n	8008b86 <TIM_Base_SetConfig+0x9a>
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	4a26      	ldr	r2, [pc, #152]	; (8008c1c <TIM_Base_SetConfig+0x130>)
 8008b82:	4293      	cmp	r3, r2
 8008b84:	d108      	bne.n	8008b98 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008b8e:	683b      	ldr	r3, [r7, #0]
 8008b90:	68db      	ldr	r3, [r3, #12]
 8008b92:	68fa      	ldr	r2, [r7, #12]
 8008b94:	4313      	orrs	r3, r2
 8008b96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008b9e:	683b      	ldr	r3, [r7, #0]
 8008ba0:	695b      	ldr	r3, [r3, #20]
 8008ba2:	4313      	orrs	r3, r2
 8008ba4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	68fa      	ldr	r2, [r7, #12]
 8008baa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008bac:	683b      	ldr	r3, [r7, #0]
 8008bae:	689a      	ldr	r2, [r3, #8]
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	681a      	ldr	r2, [r3, #0]
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	4a10      	ldr	r2, [pc, #64]	; (8008c00 <TIM_Base_SetConfig+0x114>)
 8008bc0:	4293      	cmp	r3, r2
 8008bc2:	d00f      	beq.n	8008be4 <TIM_Base_SetConfig+0xf8>
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	4a12      	ldr	r2, [pc, #72]	; (8008c10 <TIM_Base_SetConfig+0x124>)
 8008bc8:	4293      	cmp	r3, r2
 8008bca:	d00b      	beq.n	8008be4 <TIM_Base_SetConfig+0xf8>
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	4a11      	ldr	r2, [pc, #68]	; (8008c14 <TIM_Base_SetConfig+0x128>)
 8008bd0:	4293      	cmp	r3, r2
 8008bd2:	d007      	beq.n	8008be4 <TIM_Base_SetConfig+0xf8>
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	4a10      	ldr	r2, [pc, #64]	; (8008c18 <TIM_Base_SetConfig+0x12c>)
 8008bd8:	4293      	cmp	r3, r2
 8008bda:	d003      	beq.n	8008be4 <TIM_Base_SetConfig+0xf8>
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	4a0f      	ldr	r2, [pc, #60]	; (8008c1c <TIM_Base_SetConfig+0x130>)
 8008be0:	4293      	cmp	r3, r2
 8008be2:	d103      	bne.n	8008bec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008be4:	683b      	ldr	r3, [r7, #0]
 8008be6:	691a      	ldr	r2, [r3, #16]
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2201      	movs	r2, #1
 8008bf0:	615a      	str	r2, [r3, #20]
}
 8008bf2:	bf00      	nop
 8008bf4:	3714      	adds	r7, #20
 8008bf6:	46bd      	mov	sp, r7
 8008bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bfc:	4770      	bx	lr
 8008bfe:	bf00      	nop
 8008c00:	40010000 	.word	0x40010000
 8008c04:	40000400 	.word	0x40000400
 8008c08:	40000800 	.word	0x40000800
 8008c0c:	40000c00 	.word	0x40000c00
 8008c10:	40010400 	.word	0x40010400
 8008c14:	40014000 	.word	0x40014000
 8008c18:	40014400 	.word	0x40014400
 8008c1c:	40014800 	.word	0x40014800

08008c20 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008c20:	b480      	push	{r7}
 8008c22:	b087      	sub	sp, #28
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	60f8      	str	r0, [r7, #12]
 8008c28:	60b9      	str	r1, [r7, #8]
 8008c2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	6a1b      	ldr	r3, [r3, #32]
 8008c30:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	6a1b      	ldr	r3, [r3, #32]
 8008c36:	f023 0201 	bic.w	r2, r3, #1
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	699b      	ldr	r3, [r3, #24]
 8008c42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008c44:	693b      	ldr	r3, [r7, #16]
 8008c46:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008c4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	011b      	lsls	r3, r3, #4
 8008c50:	693a      	ldr	r2, [r7, #16]
 8008c52:	4313      	orrs	r3, r2
 8008c54:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008c56:	697b      	ldr	r3, [r7, #20]
 8008c58:	f023 030a 	bic.w	r3, r3, #10
 8008c5c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008c5e:	697a      	ldr	r2, [r7, #20]
 8008c60:	68bb      	ldr	r3, [r7, #8]
 8008c62:	4313      	orrs	r3, r2
 8008c64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	693a      	ldr	r2, [r7, #16]
 8008c6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	697a      	ldr	r2, [r7, #20]
 8008c70:	621a      	str	r2, [r3, #32]
}
 8008c72:	bf00      	nop
 8008c74:	371c      	adds	r7, #28
 8008c76:	46bd      	mov	sp, r7
 8008c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7c:	4770      	bx	lr

08008c7e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008c7e:	b480      	push	{r7}
 8008c80:	b087      	sub	sp, #28
 8008c82:	af00      	add	r7, sp, #0
 8008c84:	60f8      	str	r0, [r7, #12]
 8008c86:	60b9      	str	r1, [r7, #8]
 8008c88:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	6a1b      	ldr	r3, [r3, #32]
 8008c8e:	f023 0210 	bic.w	r2, r3, #16
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	699b      	ldr	r3, [r3, #24]
 8008c9a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	6a1b      	ldr	r3, [r3, #32]
 8008ca0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008ca2:	697b      	ldr	r3, [r7, #20]
 8008ca4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008ca8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	031b      	lsls	r3, r3, #12
 8008cae:	697a      	ldr	r2, [r7, #20]
 8008cb0:	4313      	orrs	r3, r2
 8008cb2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008cb4:	693b      	ldr	r3, [r7, #16]
 8008cb6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008cba:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008cbc:	68bb      	ldr	r3, [r7, #8]
 8008cbe:	011b      	lsls	r3, r3, #4
 8008cc0:	693a      	ldr	r2, [r7, #16]
 8008cc2:	4313      	orrs	r3, r2
 8008cc4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	697a      	ldr	r2, [r7, #20]
 8008cca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	693a      	ldr	r2, [r7, #16]
 8008cd0:	621a      	str	r2, [r3, #32]
}
 8008cd2:	bf00      	nop
 8008cd4:	371c      	adds	r7, #28
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cdc:	4770      	bx	lr
	...

08008ce0 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008ce0:	b480      	push	{r7}
 8008ce2:	b085      	sub	sp, #20
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
 8008ce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	689b      	ldr	r3, [r3, #8]
 8008cee:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008cf0:	68fa      	ldr	r2, [r7, #12]
 8008cf2:	4b09      	ldr	r3, [pc, #36]	; (8008d18 <TIM_ITRx_SetConfig+0x38>)
 8008cf4:	4013      	ands	r3, r2
 8008cf6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008cf8:	683a      	ldr	r2, [r7, #0]
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	4313      	orrs	r3, r2
 8008cfe:	f043 0307 	orr.w	r3, r3, #7
 8008d02:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	68fa      	ldr	r2, [r7, #12]
 8008d08:	609a      	str	r2, [r3, #8]
}
 8008d0a:	bf00      	nop
 8008d0c:	3714      	adds	r7, #20
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d14:	4770      	bx	lr
 8008d16:	bf00      	nop
 8008d18:	ffcfff8f 	.word	0xffcfff8f

08008d1c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008d1c:	b480      	push	{r7}
 8008d1e:	b087      	sub	sp, #28
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	60f8      	str	r0, [r7, #12]
 8008d24:	60b9      	str	r1, [r7, #8]
 8008d26:	607a      	str	r2, [r7, #4]
 8008d28:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	689b      	ldr	r3, [r3, #8]
 8008d2e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008d30:	697b      	ldr	r3, [r7, #20]
 8008d32:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008d36:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008d38:	683b      	ldr	r3, [r7, #0]
 8008d3a:	021a      	lsls	r2, r3, #8
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	431a      	orrs	r2, r3
 8008d40:	68bb      	ldr	r3, [r7, #8]
 8008d42:	4313      	orrs	r3, r2
 8008d44:	697a      	ldr	r2, [r7, #20]
 8008d46:	4313      	orrs	r3, r2
 8008d48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	697a      	ldr	r2, [r7, #20]
 8008d4e:	609a      	str	r2, [r3, #8]
}
 8008d50:	bf00      	nop
 8008d52:	371c      	adds	r7, #28
 8008d54:	46bd      	mov	sp, r7
 8008d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5a:	4770      	bx	lr

08008d5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008d5c:	b480      	push	{r7}
 8008d5e:	b085      	sub	sp, #20
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	6078      	str	r0, [r7, #4]
 8008d64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008d6c:	2b01      	cmp	r3, #1
 8008d6e:	d101      	bne.n	8008d74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008d70:	2302      	movs	r3, #2
 8008d72:	e068      	b.n	8008e46 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	2201      	movs	r2, #1
 8008d78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	2202      	movs	r2, #2
 8008d80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	685b      	ldr	r3, [r3, #4]
 8008d8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	689b      	ldr	r3, [r3, #8]
 8008d92:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	4a2e      	ldr	r2, [pc, #184]	; (8008e54 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008d9a:	4293      	cmp	r3, r2
 8008d9c:	d004      	beq.n	8008da8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	4a2d      	ldr	r2, [pc, #180]	; (8008e58 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008da4:	4293      	cmp	r3, r2
 8008da6:	d108      	bne.n	8008dba <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008dae:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008db0:	683b      	ldr	r3, [r7, #0]
 8008db2:	685b      	ldr	r3, [r3, #4]
 8008db4:	68fa      	ldr	r2, [r7, #12]
 8008db6:	4313      	orrs	r3, r2
 8008db8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008dc0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008dc2:	683b      	ldr	r3, [r7, #0]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	68fa      	ldr	r2, [r7, #12]
 8008dc8:	4313      	orrs	r3, r2
 8008dca:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	68fa      	ldr	r2, [r7, #12]
 8008dd2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	4a1e      	ldr	r2, [pc, #120]	; (8008e54 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008dda:	4293      	cmp	r3, r2
 8008ddc:	d01d      	beq.n	8008e1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008de6:	d018      	beq.n	8008e1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	4a1b      	ldr	r2, [pc, #108]	; (8008e5c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008dee:	4293      	cmp	r3, r2
 8008df0:	d013      	beq.n	8008e1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	4a1a      	ldr	r2, [pc, #104]	; (8008e60 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008df8:	4293      	cmp	r3, r2
 8008dfa:	d00e      	beq.n	8008e1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	4a18      	ldr	r2, [pc, #96]	; (8008e64 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008e02:	4293      	cmp	r3, r2
 8008e04:	d009      	beq.n	8008e1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	4a13      	ldr	r2, [pc, #76]	; (8008e58 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008e0c:	4293      	cmp	r3, r2
 8008e0e:	d004      	beq.n	8008e1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	4a14      	ldr	r2, [pc, #80]	; (8008e68 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008e16:	4293      	cmp	r3, r2
 8008e18:	d10c      	bne.n	8008e34 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008e1a:	68bb      	ldr	r3, [r7, #8]
 8008e1c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008e20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008e22:	683b      	ldr	r3, [r7, #0]
 8008e24:	689b      	ldr	r3, [r3, #8]
 8008e26:	68ba      	ldr	r2, [r7, #8]
 8008e28:	4313      	orrs	r3, r2
 8008e2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	68ba      	ldr	r2, [r7, #8]
 8008e32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	2201      	movs	r2, #1
 8008e38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2200      	movs	r2, #0
 8008e40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008e44:	2300      	movs	r3, #0
}
 8008e46:	4618      	mov	r0, r3
 8008e48:	3714      	adds	r7, #20
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e50:	4770      	bx	lr
 8008e52:	bf00      	nop
 8008e54:	40010000 	.word	0x40010000
 8008e58:	40010400 	.word	0x40010400
 8008e5c:	40000400 	.word	0x40000400
 8008e60:	40000800 	.word	0x40000800
 8008e64:	40000c00 	.word	0x40000c00
 8008e68:	40001800 	.word	0x40001800

08008e6c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008e6c:	b480      	push	{r7}
 8008e6e:	b083      	sub	sp, #12
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008e74:	bf00      	nop
 8008e76:	370c      	adds	r7, #12
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7e:	4770      	bx	lr

08008e80 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008e80:	b480      	push	{r7}
 8008e82:	b083      	sub	sp, #12
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008e88:	bf00      	nop
 8008e8a:	370c      	adds	r7, #12
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e92:	4770      	bx	lr

08008e94 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008e94:	b480      	push	{r7}
 8008e96:	b083      	sub	sp, #12
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008e9c:	bf00      	nop
 8008e9e:	370c      	adds	r7, #12
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea6:	4770      	bx	lr

08008ea8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008ea8:	b580      	push	{r7, lr}
 8008eaa:	b082      	sub	sp, #8
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d101      	bne.n	8008eba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008eb6:	2301      	movs	r3, #1
 8008eb8:	e042      	b.n	8008f40 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d106      	bne.n	8008ed2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008ecc:	6878      	ldr	r0, [r7, #4]
 8008ece:	f7f8 f887 	bl	8000fe0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	2224      	movs	r2, #36	; 0x24
 8008ed6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	681a      	ldr	r2, [r3, #0]
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	f022 0201 	bic.w	r2, r2, #1
 8008ee8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008eea:	6878      	ldr	r0, [r7, #4]
 8008eec:	f000 fb90 	bl	8009610 <UART_SetConfig>
 8008ef0:	4603      	mov	r3, r0
 8008ef2:	2b01      	cmp	r3, #1
 8008ef4:	d101      	bne.n	8008efa <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8008ef6:	2301      	movs	r3, #1
 8008ef8:	e022      	b.n	8008f40 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d002      	beq.n	8008f08 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8008f02:	6878      	ldr	r0, [r7, #4]
 8008f04:	f001 f8e4 	bl	800a0d0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	685a      	ldr	r2, [r3, #4]
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008f16:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	689a      	ldr	r2, [r3, #8]
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008f26:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	681a      	ldr	r2, [r3, #0]
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	f042 0201 	orr.w	r2, r2, #1
 8008f36:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008f38:	6878      	ldr	r0, [r7, #4]
 8008f3a:	f001 f96b 	bl	800a214 <UART_CheckIdleState>
 8008f3e:	4603      	mov	r3, r0
}
 8008f40:	4618      	mov	r0, r3
 8008f42:	3708      	adds	r7, #8
 8008f44:	46bd      	mov	sp, r7
 8008f46:	bd80      	pop	{r7, pc}

08008f48 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	b084      	sub	sp, #16
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	60f8      	str	r0, [r7, #12]
 8008f50:	60b9      	str	r1, [r7, #8]
 8008f52:	4613      	mov	r3, r2
 8008f54:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008f5c:	2b20      	cmp	r3, #32
 8008f5e:	d168      	bne.n	8009032 <HAL_UART_Transmit_DMA+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 8008f60:	68bb      	ldr	r3, [r7, #8]
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d002      	beq.n	8008f6c <HAL_UART_Transmit_DMA+0x24>
 8008f66:	88fb      	ldrh	r3, [r7, #6]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d101      	bne.n	8008f70 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8008f6c:	2301      	movs	r3, #1
 8008f6e:	e061      	b.n	8009034 <HAL_UART_Transmit_DMA+0xec>
    }

    __HAL_LOCK(huart);
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008f76:	2b01      	cmp	r3, #1
 8008f78:	d101      	bne.n	8008f7e <HAL_UART_Transmit_DMA+0x36>
 8008f7a:	2302      	movs	r3, #2
 8008f7c:	e05a      	b.n	8009034 <HAL_UART_Transmit_DMA+0xec>
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	2201      	movs	r2, #1
 8008f82:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	68ba      	ldr	r2, [r7, #8]
 8008f8a:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	88fa      	ldrh	r2, [r7, #6]
 8008f90:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	88fa      	ldrh	r2, [r7, #6]
 8008f98:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	2200      	movs	r2, #0
 8008fa0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	2221      	movs	r2, #33	; 0x21
 8008fa8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d02c      	beq.n	800900e <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008fb8:	4a20      	ldr	r2, [pc, #128]	; (800903c <HAL_UART_Transmit_DMA+0xf4>)
 8008fba:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008fc0:	4a1f      	ldr	r2, [pc, #124]	; (8009040 <HAL_UART_Transmit_DMA+0xf8>)
 8008fc2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008fc8:	4a1e      	ldr	r2, [pc, #120]	; (8009044 <HAL_UART_Transmit_DMA+0xfc>)
 8008fca:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	6f98      	ldr	r0, [r3, #120]	; 0x78
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008fdc:	4619      	mov	r1, r3
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	3328      	adds	r3, #40	; 0x28
 8008fe4:	461a      	mov	r2, r3
 8008fe6:	88fb      	ldrh	r3, [r7, #6]
 8008fe8:	f7f8 ffd4 	bl	8001f94 <HAL_DMA_Start_IT>
 8008fec:	4603      	mov	r3, r0
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d00d      	beq.n	800900e <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	2210      	movs	r2, #16
 8008ff6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	2200      	movs	r2, #0
 8008ffe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	2220      	movs	r2, #32
 8009006:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 800900a:	2301      	movs	r3, #1
 800900c:	e012      	b.n	8009034 <HAL_UART_Transmit_DMA+0xec>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	2240      	movs	r2, #64	; 0x40
 8009014:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	2200      	movs	r2, #0
 800901a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	689a      	ldr	r2, [r3, #8]
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800902c:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 800902e:	2300      	movs	r3, #0
 8009030:	e000      	b.n	8009034 <HAL_UART_Transmit_DMA+0xec>
  }
  else
  {
    return HAL_BUSY;
 8009032:	2302      	movs	r3, #2
  }
}
 8009034:	4618      	mov	r0, r3
 8009036:	3710      	adds	r7, #16
 8009038:	46bd      	mov	sp, r7
 800903a:	bd80      	pop	{r7, pc}
 800903c:	0800a44d 	.word	0x0800a44d
 8009040:	0800a49d 	.word	0x0800a49d
 8009044:	0800a4b9 	.word	0x0800a4b9

08009048 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b088      	sub	sp, #32
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	69db      	ldr	r3, [r3, #28]
 8009056:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	689b      	ldr	r3, [r3, #8]
 8009066:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009068:	69fa      	ldr	r2, [r7, #28]
 800906a:	f640 030f 	movw	r3, #2063	; 0x80f
 800906e:	4013      	ands	r3, r2
 8009070:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8009072:	693b      	ldr	r3, [r7, #16]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d118      	bne.n	80090aa <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009078:	69fb      	ldr	r3, [r7, #28]
 800907a:	f003 0320 	and.w	r3, r3, #32
 800907e:	2b00      	cmp	r3, #0
 8009080:	d013      	beq.n	80090aa <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009082:	69bb      	ldr	r3, [r7, #24]
 8009084:	f003 0320 	and.w	r3, r3, #32
 8009088:	2b00      	cmp	r3, #0
 800908a:	d104      	bne.n	8009096 <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800908c:	697b      	ldr	r3, [r7, #20]
 800908e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009092:	2b00      	cmp	r3, #0
 8009094:	d009      	beq.n	80090aa <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800909a:	2b00      	cmp	r3, #0
 800909c:	f000 8282 	beq.w	80095a4 <HAL_UART_IRQHandler+0x55c>
      {
        huart->RxISR(huart);
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80090a4:	6878      	ldr	r0, [r7, #4]
 80090a6:	4798      	blx	r3
      }
      return;
 80090a8:	e27c      	b.n	80095a4 <HAL_UART_IRQHandler+0x55c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80090aa:	693b      	ldr	r3, [r7, #16]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	f000 80ef 	beq.w	8009290 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80090b2:	697a      	ldr	r2, [r7, #20]
 80090b4:	4b73      	ldr	r3, [pc, #460]	; (8009284 <HAL_UART_IRQHandler+0x23c>)
 80090b6:	4013      	ands	r3, r2
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d105      	bne.n	80090c8 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80090bc:	69ba      	ldr	r2, [r7, #24]
 80090be:	4b72      	ldr	r3, [pc, #456]	; (8009288 <HAL_UART_IRQHandler+0x240>)
 80090c0:	4013      	ands	r3, r2
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	f000 80e4 	beq.w	8009290 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80090c8:	69fb      	ldr	r3, [r7, #28]
 80090ca:	f003 0301 	and.w	r3, r3, #1
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d010      	beq.n	80090f4 <HAL_UART_IRQHandler+0xac>
 80090d2:	69bb      	ldr	r3, [r7, #24]
 80090d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d00b      	beq.n	80090f4 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	2201      	movs	r2, #1
 80090e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80090ea:	f043 0201 	orr.w	r2, r3, #1
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80090f4:	69fb      	ldr	r3, [r7, #28]
 80090f6:	f003 0302 	and.w	r3, r3, #2
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d010      	beq.n	8009120 <HAL_UART_IRQHandler+0xd8>
 80090fe:	697b      	ldr	r3, [r7, #20]
 8009100:	f003 0301 	and.w	r3, r3, #1
 8009104:	2b00      	cmp	r3, #0
 8009106:	d00b      	beq.n	8009120 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	2202      	movs	r2, #2
 800910e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009116:	f043 0204 	orr.w	r2, r3, #4
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009120:	69fb      	ldr	r3, [r7, #28]
 8009122:	f003 0304 	and.w	r3, r3, #4
 8009126:	2b00      	cmp	r3, #0
 8009128:	d010      	beq.n	800914c <HAL_UART_IRQHandler+0x104>
 800912a:	697b      	ldr	r3, [r7, #20]
 800912c:	f003 0301 	and.w	r3, r3, #1
 8009130:	2b00      	cmp	r3, #0
 8009132:	d00b      	beq.n	800914c <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	2204      	movs	r2, #4
 800913a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009142:	f043 0202 	orr.w	r2, r3, #2
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800914c:	69fb      	ldr	r3, [r7, #28]
 800914e:	f003 0308 	and.w	r3, r3, #8
 8009152:	2b00      	cmp	r3, #0
 8009154:	d015      	beq.n	8009182 <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009156:	69bb      	ldr	r3, [r7, #24]
 8009158:	f003 0320 	and.w	r3, r3, #32
 800915c:	2b00      	cmp	r3, #0
 800915e:	d104      	bne.n	800916a <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8009160:	697a      	ldr	r2, [r7, #20]
 8009162:	4b48      	ldr	r3, [pc, #288]	; (8009284 <HAL_UART_IRQHandler+0x23c>)
 8009164:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009166:	2b00      	cmp	r3, #0
 8009168:	d00b      	beq.n	8009182 <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	2208      	movs	r2, #8
 8009170:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009178:	f043 0208 	orr.w	r2, r3, #8
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009182:	69fb      	ldr	r3, [r7, #28]
 8009184:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009188:	2b00      	cmp	r3, #0
 800918a:	d011      	beq.n	80091b0 <HAL_UART_IRQHandler+0x168>
 800918c:	69bb      	ldr	r3, [r7, #24]
 800918e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009192:	2b00      	cmp	r3, #0
 8009194:	d00c      	beq.n	80091b0 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800919e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80091a6:	f043 0220 	orr.w	r2, r3, #32
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	f000 81f6 	beq.w	80095a8 <HAL_UART_IRQHandler+0x560>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80091bc:	69fb      	ldr	r3, [r7, #28]
 80091be:	f003 0320 	and.w	r3, r3, #32
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d011      	beq.n	80091ea <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80091c6:	69bb      	ldr	r3, [r7, #24]
 80091c8:	f003 0320 	and.w	r3, r3, #32
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d104      	bne.n	80091da <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80091d0:	697b      	ldr	r3, [r7, #20]
 80091d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d007      	beq.n	80091ea <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d003      	beq.n	80091ea <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80091e6:	6878      	ldr	r0, [r7, #4]
 80091e8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80091f0:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	689b      	ldr	r3, [r3, #8]
 80091f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80091fc:	2b40      	cmp	r3, #64	; 0x40
 80091fe:	d004      	beq.n	800920a <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009206:	2b00      	cmp	r3, #0
 8009208:	d031      	beq.n	800926e <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800920a:	6878      	ldr	r0, [r7, #4]
 800920c:	f001 f8ec 	bl	800a3e8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	689b      	ldr	r3, [r3, #8]
 8009216:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800921a:	2b40      	cmp	r3, #64	; 0x40
 800921c:	d123      	bne.n	8009266 <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	689a      	ldr	r2, [r3, #8]
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800922c:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009232:	2b00      	cmp	r3, #0
 8009234:	d013      	beq.n	800925e <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800923a:	4a14      	ldr	r2, [pc, #80]	; (800928c <HAL_UART_IRQHandler+0x244>)
 800923c:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009242:	4618      	mov	r0, r3
 8009244:	f7f9 fc2e 	bl	8002aa4 <HAL_DMA_Abort_IT>
 8009248:	4603      	mov	r3, r0
 800924a:	2b00      	cmp	r3, #0
 800924c:	d017      	beq.n	800927e <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009252:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009254:	687a      	ldr	r2, [r7, #4]
 8009256:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8009258:	4610      	mov	r0, r2
 800925a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800925c:	e00f      	b.n	800927e <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800925e:	6878      	ldr	r0, [r7, #4]
 8009260:	f000 f9c0 	bl	80095e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009264:	e00b      	b.n	800927e <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009266:	6878      	ldr	r0, [r7, #4]
 8009268:	f000 f9bc 	bl	80095e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800926c:	e007      	b.n	800927e <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800926e:	6878      	ldr	r0, [r7, #4]
 8009270:	f000 f9b8 	bl	80095e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	2200      	movs	r2, #0
 8009278:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800927c:	e194      	b.n	80095a8 <HAL_UART_IRQHandler+0x560>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800927e:	bf00      	nop
    return;
 8009280:	e192      	b.n	80095a8 <HAL_UART_IRQHandler+0x560>
 8009282:	bf00      	nop
 8009284:	10000001 	.word	0x10000001
 8009288:	04000120 	.word	0x04000120
 800928c:	0800a539 	.word	0x0800a539

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009294:	2b01      	cmp	r3, #1
 8009296:	f040 810f 	bne.w	80094b8 <HAL_UART_IRQHandler+0x470>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800929a:	69fb      	ldr	r3, [r7, #28]
 800929c:	f003 0310 	and.w	r3, r3, #16
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	f000 8109 	beq.w	80094b8 <HAL_UART_IRQHandler+0x470>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80092a6:	69bb      	ldr	r3, [r7, #24]
 80092a8:	f003 0310 	and.w	r3, r3, #16
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	f000 8103 	beq.w	80094b8 <HAL_UART_IRQHandler+0x470>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	2210      	movs	r2, #16
 80092b8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	689b      	ldr	r3, [r3, #8]
 80092c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092c4:	2b40      	cmp	r3, #64	; 0x40
 80092c6:	f040 80bb 	bne.w	8009440 <HAL_UART_IRQHandler+0x3f8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	4a96      	ldr	r2, [pc, #600]	; (800952c <HAL_UART_IRQHandler+0x4e4>)
 80092d2:	4293      	cmp	r3, r2
 80092d4:	d059      	beq.n	800938a <HAL_UART_IRQHandler+0x342>
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	4a94      	ldr	r2, [pc, #592]	; (8009530 <HAL_UART_IRQHandler+0x4e8>)
 80092de:	4293      	cmp	r3, r2
 80092e0:	d053      	beq.n	800938a <HAL_UART_IRQHandler+0x342>
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	4a92      	ldr	r2, [pc, #584]	; (8009534 <HAL_UART_IRQHandler+0x4ec>)
 80092ea:	4293      	cmp	r3, r2
 80092ec:	d04d      	beq.n	800938a <HAL_UART_IRQHandler+0x342>
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	4a90      	ldr	r2, [pc, #576]	; (8009538 <HAL_UART_IRQHandler+0x4f0>)
 80092f6:	4293      	cmp	r3, r2
 80092f8:	d047      	beq.n	800938a <HAL_UART_IRQHandler+0x342>
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	4a8e      	ldr	r2, [pc, #568]	; (800953c <HAL_UART_IRQHandler+0x4f4>)
 8009302:	4293      	cmp	r3, r2
 8009304:	d041      	beq.n	800938a <HAL_UART_IRQHandler+0x342>
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	4a8c      	ldr	r2, [pc, #560]	; (8009540 <HAL_UART_IRQHandler+0x4f8>)
 800930e:	4293      	cmp	r3, r2
 8009310:	d03b      	beq.n	800938a <HAL_UART_IRQHandler+0x342>
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	4a8a      	ldr	r2, [pc, #552]	; (8009544 <HAL_UART_IRQHandler+0x4fc>)
 800931a:	4293      	cmp	r3, r2
 800931c:	d035      	beq.n	800938a <HAL_UART_IRQHandler+0x342>
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	4a88      	ldr	r2, [pc, #544]	; (8009548 <HAL_UART_IRQHandler+0x500>)
 8009326:	4293      	cmp	r3, r2
 8009328:	d02f      	beq.n	800938a <HAL_UART_IRQHandler+0x342>
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	4a86      	ldr	r2, [pc, #536]	; (800954c <HAL_UART_IRQHandler+0x504>)
 8009332:	4293      	cmp	r3, r2
 8009334:	d029      	beq.n	800938a <HAL_UART_IRQHandler+0x342>
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	4a84      	ldr	r2, [pc, #528]	; (8009550 <HAL_UART_IRQHandler+0x508>)
 800933e:	4293      	cmp	r3, r2
 8009340:	d023      	beq.n	800938a <HAL_UART_IRQHandler+0x342>
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	4a82      	ldr	r2, [pc, #520]	; (8009554 <HAL_UART_IRQHandler+0x50c>)
 800934a:	4293      	cmp	r3, r2
 800934c:	d01d      	beq.n	800938a <HAL_UART_IRQHandler+0x342>
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	4a80      	ldr	r2, [pc, #512]	; (8009558 <HAL_UART_IRQHandler+0x510>)
 8009356:	4293      	cmp	r3, r2
 8009358:	d017      	beq.n	800938a <HAL_UART_IRQHandler+0x342>
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	4a7e      	ldr	r2, [pc, #504]	; (800955c <HAL_UART_IRQHandler+0x514>)
 8009362:	4293      	cmp	r3, r2
 8009364:	d011      	beq.n	800938a <HAL_UART_IRQHandler+0x342>
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	4a7c      	ldr	r2, [pc, #496]	; (8009560 <HAL_UART_IRQHandler+0x518>)
 800936e:	4293      	cmp	r3, r2
 8009370:	d00b      	beq.n	800938a <HAL_UART_IRQHandler+0x342>
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	4a7a      	ldr	r2, [pc, #488]	; (8009564 <HAL_UART_IRQHandler+0x51c>)
 800937a:	4293      	cmp	r3, r2
 800937c:	d005      	beq.n	800938a <HAL_UART_IRQHandler+0x342>
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	4a78      	ldr	r2, [pc, #480]	; (8009568 <HAL_UART_IRQHandler+0x520>)
 8009386:	4293      	cmp	r3, r2
 8009388:	d105      	bne.n	8009396 <HAL_UART_IRQHandler+0x34e>
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	685b      	ldr	r3, [r3, #4]
 8009392:	b29b      	uxth	r3, r3
 8009394:	e004      	b.n	80093a0 <HAL_UART_IRQHandler+0x358>
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	685b      	ldr	r3, [r3, #4]
 800939e:	b29b      	uxth	r3, r3
 80093a0:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 80093a2:	893b      	ldrh	r3, [r7, #8]
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	f000 8101 	beq.w	80095ac <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80093b0:	893a      	ldrh	r2, [r7, #8]
 80093b2:	429a      	cmp	r2, r3
 80093b4:	f080 80fa 	bcs.w	80095ac <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	893a      	ldrh	r2, [r7, #8]
 80093bc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80093c4:	69db      	ldr	r3, [r3, #28]
 80093c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80093ca:	d02b      	beq.n	8009424 <HAL_UART_IRQHandler+0x3dc>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	681a      	ldr	r2, [r3, #0]
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80093da:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	689a      	ldr	r2, [r3, #8]
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	f022 0201 	bic.w	r2, r2, #1
 80093ea:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	689a      	ldr	r2, [r3, #8]
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80093fa:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	2220      	movs	r2, #32
 8009400:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	2200      	movs	r2, #0
 8009408:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	681a      	ldr	r2, [r3, #0]
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	f022 0210 	bic.w	r2, r2, #16
 8009418:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800941e:	4618      	mov	r0, r3
 8009420:	f7f9 f822 	bl	8002468 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009430:	b29b      	uxth	r3, r3
 8009432:	1ad3      	subs	r3, r2, r3
 8009434:	b29b      	uxth	r3, r3
 8009436:	4619      	mov	r1, r3
 8009438:	6878      	ldr	r0, [r7, #4]
 800943a:	f000 f8dd 	bl	80095f8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800943e:	e0b5      	b.n	80095ac <HAL_UART_IRQHandler+0x564>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800944c:	b29b      	uxth	r3, r3
 800944e:	1ad3      	subs	r3, r2, r3
 8009450:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009458:	b29b      	uxth	r3, r3
 800945a:	2b00      	cmp	r3, #0
 800945c:	f000 80a8 	beq.w	80095b0 <HAL_UART_IRQHandler+0x568>
          && (nb_rx_data > 0U))
 8009460:	897b      	ldrh	r3, [r7, #10]
 8009462:	2b00      	cmp	r3, #0
 8009464:	f000 80a4 	beq.w	80095b0 <HAL_UART_IRQHandler+0x568>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	681a      	ldr	r2, [r3, #0]
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009476:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	6899      	ldr	r1, [r3, #8]
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681a      	ldr	r2, [r3, #0]
 8009482:	4b3a      	ldr	r3, [pc, #232]	; (800956c <HAL_UART_IRQHandler+0x524>)
 8009484:	400b      	ands	r3, r1
 8009486:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	2220      	movs	r2, #32
 800948c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	2200      	movs	r2, #0
 8009494:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	2200      	movs	r2, #0
 800949a:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	681a      	ldr	r2, [r3, #0]
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	f022 0210 	bic.w	r2, r2, #16
 80094aa:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80094ac:	897b      	ldrh	r3, [r7, #10]
 80094ae:	4619      	mov	r1, r3
 80094b0:	6878      	ldr	r0, [r7, #4]
 80094b2:	f000 f8a1 	bl	80095f8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80094b6:	e07b      	b.n	80095b0 <HAL_UART_IRQHandler+0x568>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80094b8:	69fb      	ldr	r3, [r7, #28]
 80094ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d00d      	beq.n	80094de <HAL_UART_IRQHandler+0x496>
 80094c2:	697b      	ldr	r3, [r7, #20]
 80094c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d008      	beq.n	80094de <HAL_UART_IRQHandler+0x496>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80094d4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80094d6:	6878      	ldr	r0, [r7, #4]
 80094d8:	f001 f85e 	bl	800a598 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80094dc:	e06b      	b.n	80095b6 <HAL_UART_IRQHandler+0x56e>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80094de:	69fb      	ldr	r3, [r7, #28]
 80094e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d012      	beq.n	800950e <HAL_UART_IRQHandler+0x4c6>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80094e8:	69bb      	ldr	r3, [r7, #24]
 80094ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d104      	bne.n	80094fc <HAL_UART_IRQHandler+0x4b4>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80094f2:	697b      	ldr	r3, [r7, #20]
 80094f4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d008      	beq.n	800950e <HAL_UART_IRQHandler+0x4c6>
  {
    if (huart->TxISR != NULL)
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009500:	2b00      	cmp	r3, #0
 8009502:	d057      	beq.n	80095b4 <HAL_UART_IRQHandler+0x56c>
    {
      huart->TxISR(huart);
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009508:	6878      	ldr	r0, [r7, #4]
 800950a:	4798      	blx	r3
    }
    return;
 800950c:	e052      	b.n	80095b4 <HAL_UART_IRQHandler+0x56c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800950e:	69fb      	ldr	r3, [r7, #28]
 8009510:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009514:	2b00      	cmp	r3, #0
 8009516:	d02b      	beq.n	8009570 <HAL_UART_IRQHandler+0x528>
 8009518:	69bb      	ldr	r3, [r7, #24]
 800951a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800951e:	2b00      	cmp	r3, #0
 8009520:	d026      	beq.n	8009570 <HAL_UART_IRQHandler+0x528>
  {
    UART_EndTransmit_IT(huart);
 8009522:	6878      	ldr	r0, [r7, #4]
 8009524:	f001 f81e 	bl	800a564 <UART_EndTransmit_IT>
    return;
 8009528:	e045      	b.n	80095b6 <HAL_UART_IRQHandler+0x56e>
 800952a:	bf00      	nop
 800952c:	40020010 	.word	0x40020010
 8009530:	40020028 	.word	0x40020028
 8009534:	40020040 	.word	0x40020040
 8009538:	40020058 	.word	0x40020058
 800953c:	40020070 	.word	0x40020070
 8009540:	40020088 	.word	0x40020088
 8009544:	400200a0 	.word	0x400200a0
 8009548:	400200b8 	.word	0x400200b8
 800954c:	40020410 	.word	0x40020410
 8009550:	40020428 	.word	0x40020428
 8009554:	40020440 	.word	0x40020440
 8009558:	40020458 	.word	0x40020458
 800955c:	40020470 	.word	0x40020470
 8009560:	40020488 	.word	0x40020488
 8009564:	400204a0 	.word	0x400204a0
 8009568:	400204b8 	.word	0x400204b8
 800956c:	effffffe 	.word	0xeffffffe
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009570:	69fb      	ldr	r3, [r7, #28]
 8009572:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009576:	2b00      	cmp	r3, #0
 8009578:	d008      	beq.n	800958c <HAL_UART_IRQHandler+0x544>
 800957a:	69bb      	ldr	r3, [r7, #24]
 800957c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009580:	2b00      	cmp	r3, #0
 8009582:	d003      	beq.n	800958c <HAL_UART_IRQHandler+0x544>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009584:	6878      	ldr	r0, [r7, #4]
 8009586:	f001 f81b 	bl	800a5c0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800958a:	e014      	b.n	80095b6 <HAL_UART_IRQHandler+0x56e>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800958c:	69fb      	ldr	r3, [r7, #28]
 800958e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009592:	2b00      	cmp	r3, #0
 8009594:	d00f      	beq.n	80095b6 <HAL_UART_IRQHandler+0x56e>
 8009596:	69bb      	ldr	r3, [r7, #24]
 8009598:	2b00      	cmp	r3, #0
 800959a:	da0c      	bge.n	80095b6 <HAL_UART_IRQHandler+0x56e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800959c:	6878      	ldr	r0, [r7, #4]
 800959e:	f001 f805 	bl	800a5ac <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80095a2:	e008      	b.n	80095b6 <HAL_UART_IRQHandler+0x56e>
      return;
 80095a4:	bf00      	nop
 80095a6:	e006      	b.n	80095b6 <HAL_UART_IRQHandler+0x56e>
    return;
 80095a8:	bf00      	nop
 80095aa:	e004      	b.n	80095b6 <HAL_UART_IRQHandler+0x56e>
      return;
 80095ac:	bf00      	nop
 80095ae:	e002      	b.n	80095b6 <HAL_UART_IRQHandler+0x56e>
      return;
 80095b0:	bf00      	nop
 80095b2:	e000      	b.n	80095b6 <HAL_UART_IRQHandler+0x56e>
    return;
 80095b4:	bf00      	nop
  }
}
 80095b6:	3720      	adds	r7, #32
 80095b8:	46bd      	mov	sp, r7
 80095ba:	bd80      	pop	{r7, pc}

080095bc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80095bc:	b480      	push	{r7}
 80095be:	b083      	sub	sp, #12
 80095c0:	af00      	add	r7, sp, #0
 80095c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80095c4:	bf00      	nop
 80095c6:	370c      	adds	r7, #12
 80095c8:	46bd      	mov	sp, r7
 80095ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ce:	4770      	bx	lr

080095d0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80095d0:	b480      	push	{r7}
 80095d2:	b083      	sub	sp, #12
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80095d8:	bf00      	nop
 80095da:	370c      	adds	r7, #12
 80095dc:	46bd      	mov	sp, r7
 80095de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e2:	4770      	bx	lr

080095e4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80095e4:	b480      	push	{r7}
 80095e6:	b083      	sub	sp, #12
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80095ec:	bf00      	nop
 80095ee:	370c      	adds	r7, #12
 80095f0:	46bd      	mov	sp, r7
 80095f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f6:	4770      	bx	lr

080095f8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80095f8:	b480      	push	{r7}
 80095fa:	b083      	sub	sp, #12
 80095fc:	af00      	add	r7, sp, #0
 80095fe:	6078      	str	r0, [r7, #4]
 8009600:	460b      	mov	r3, r1
 8009602:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009604:	bf00      	nop
 8009606:	370c      	adds	r7, #12
 8009608:	46bd      	mov	sp, r7
 800960a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960e:	4770      	bx	lr

08009610 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009610:	b5b0      	push	{r4, r5, r7, lr}
 8009612:	b08e      	sub	sp, #56	; 0x38
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009618:	2300      	movs	r3, #0
 800961a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	689a      	ldr	r2, [r3, #8]
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	691b      	ldr	r3, [r3, #16]
 8009626:	431a      	orrs	r2, r3
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	695b      	ldr	r3, [r3, #20]
 800962c:	431a      	orrs	r2, r3
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	69db      	ldr	r3, [r3, #28]
 8009632:	4313      	orrs	r3, r2
 8009634:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	681a      	ldr	r2, [r3, #0]
 800963c:	4bbf      	ldr	r3, [pc, #764]	; (800993c <UART_SetConfig+0x32c>)
 800963e:	4013      	ands	r3, r2
 8009640:	687a      	ldr	r2, [r7, #4]
 8009642:	6812      	ldr	r2, [r2, #0]
 8009644:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009646:	430b      	orrs	r3, r1
 8009648:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	685b      	ldr	r3, [r3, #4]
 8009650:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	68da      	ldr	r2, [r3, #12]
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	430a      	orrs	r2, r1
 800965e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	699b      	ldr	r3, [r3, #24]
 8009664:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	4ab5      	ldr	r2, [pc, #724]	; (8009940 <UART_SetConfig+0x330>)
 800966c:	4293      	cmp	r3, r2
 800966e:	d004      	beq.n	800967a <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	6a1b      	ldr	r3, [r3, #32]
 8009674:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009676:	4313      	orrs	r3, r2
 8009678:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	689a      	ldr	r2, [r3, #8]
 8009680:	4bb0      	ldr	r3, [pc, #704]	; (8009944 <UART_SetConfig+0x334>)
 8009682:	4013      	ands	r3, r2
 8009684:	687a      	ldr	r2, [r7, #4]
 8009686:	6812      	ldr	r2, [r2, #0]
 8009688:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800968a:	430b      	orrs	r3, r1
 800968c:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009694:	f023 010f 	bic.w	r1, r3, #15
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	430a      	orrs	r2, r1
 80096a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	4aa7      	ldr	r2, [pc, #668]	; (8009948 <UART_SetConfig+0x338>)
 80096aa:	4293      	cmp	r3, r2
 80096ac:	d176      	bne.n	800979c <UART_SetConfig+0x18c>
 80096ae:	4ba7      	ldr	r3, [pc, #668]	; (800994c <UART_SetConfig+0x33c>)
 80096b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80096b2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80096b6:	2b28      	cmp	r3, #40	; 0x28
 80096b8:	d86c      	bhi.n	8009794 <UART_SetConfig+0x184>
 80096ba:	a201      	add	r2, pc, #4	; (adr r2, 80096c0 <UART_SetConfig+0xb0>)
 80096bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096c0:	08009765 	.word	0x08009765
 80096c4:	08009795 	.word	0x08009795
 80096c8:	08009795 	.word	0x08009795
 80096cc:	08009795 	.word	0x08009795
 80096d0:	08009795 	.word	0x08009795
 80096d4:	08009795 	.word	0x08009795
 80096d8:	08009795 	.word	0x08009795
 80096dc:	08009795 	.word	0x08009795
 80096e0:	0800976d 	.word	0x0800976d
 80096e4:	08009795 	.word	0x08009795
 80096e8:	08009795 	.word	0x08009795
 80096ec:	08009795 	.word	0x08009795
 80096f0:	08009795 	.word	0x08009795
 80096f4:	08009795 	.word	0x08009795
 80096f8:	08009795 	.word	0x08009795
 80096fc:	08009795 	.word	0x08009795
 8009700:	08009775 	.word	0x08009775
 8009704:	08009795 	.word	0x08009795
 8009708:	08009795 	.word	0x08009795
 800970c:	08009795 	.word	0x08009795
 8009710:	08009795 	.word	0x08009795
 8009714:	08009795 	.word	0x08009795
 8009718:	08009795 	.word	0x08009795
 800971c:	08009795 	.word	0x08009795
 8009720:	0800977d 	.word	0x0800977d
 8009724:	08009795 	.word	0x08009795
 8009728:	08009795 	.word	0x08009795
 800972c:	08009795 	.word	0x08009795
 8009730:	08009795 	.word	0x08009795
 8009734:	08009795 	.word	0x08009795
 8009738:	08009795 	.word	0x08009795
 800973c:	08009795 	.word	0x08009795
 8009740:	08009785 	.word	0x08009785
 8009744:	08009795 	.word	0x08009795
 8009748:	08009795 	.word	0x08009795
 800974c:	08009795 	.word	0x08009795
 8009750:	08009795 	.word	0x08009795
 8009754:	08009795 	.word	0x08009795
 8009758:	08009795 	.word	0x08009795
 800975c:	08009795 	.word	0x08009795
 8009760:	0800978d 	.word	0x0800978d
 8009764:	2301      	movs	r3, #1
 8009766:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800976a:	e222      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 800976c:	2304      	movs	r3, #4
 800976e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009772:	e21e      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009774:	2308      	movs	r3, #8
 8009776:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800977a:	e21a      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 800977c:	2310      	movs	r3, #16
 800977e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009782:	e216      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009784:	2320      	movs	r3, #32
 8009786:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800978a:	e212      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 800978c:	2340      	movs	r3, #64	; 0x40
 800978e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009792:	e20e      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009794:	2380      	movs	r3, #128	; 0x80
 8009796:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800979a:	e20a      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	4a6b      	ldr	r2, [pc, #428]	; (8009950 <UART_SetConfig+0x340>)
 80097a2:	4293      	cmp	r3, r2
 80097a4:	d130      	bne.n	8009808 <UART_SetConfig+0x1f8>
 80097a6:	4b69      	ldr	r3, [pc, #420]	; (800994c <UART_SetConfig+0x33c>)
 80097a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80097aa:	f003 0307 	and.w	r3, r3, #7
 80097ae:	2b05      	cmp	r3, #5
 80097b0:	d826      	bhi.n	8009800 <UART_SetConfig+0x1f0>
 80097b2:	a201      	add	r2, pc, #4	; (adr r2, 80097b8 <UART_SetConfig+0x1a8>)
 80097b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097b8:	080097d1 	.word	0x080097d1
 80097bc:	080097d9 	.word	0x080097d9
 80097c0:	080097e1 	.word	0x080097e1
 80097c4:	080097e9 	.word	0x080097e9
 80097c8:	080097f1 	.word	0x080097f1
 80097cc:	080097f9 	.word	0x080097f9
 80097d0:	2300      	movs	r3, #0
 80097d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80097d6:	e1ec      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 80097d8:	2304      	movs	r3, #4
 80097da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80097de:	e1e8      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 80097e0:	2308      	movs	r3, #8
 80097e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80097e6:	e1e4      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 80097e8:	2310      	movs	r3, #16
 80097ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80097ee:	e1e0      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 80097f0:	2320      	movs	r3, #32
 80097f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80097f6:	e1dc      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 80097f8:	2340      	movs	r3, #64	; 0x40
 80097fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80097fe:	e1d8      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009800:	2380      	movs	r3, #128	; 0x80
 8009802:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009806:	e1d4      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	4a51      	ldr	r2, [pc, #324]	; (8009954 <UART_SetConfig+0x344>)
 800980e:	4293      	cmp	r3, r2
 8009810:	d130      	bne.n	8009874 <UART_SetConfig+0x264>
 8009812:	4b4e      	ldr	r3, [pc, #312]	; (800994c <UART_SetConfig+0x33c>)
 8009814:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009816:	f003 0307 	and.w	r3, r3, #7
 800981a:	2b05      	cmp	r3, #5
 800981c:	d826      	bhi.n	800986c <UART_SetConfig+0x25c>
 800981e:	a201      	add	r2, pc, #4	; (adr r2, 8009824 <UART_SetConfig+0x214>)
 8009820:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009824:	0800983d 	.word	0x0800983d
 8009828:	08009845 	.word	0x08009845
 800982c:	0800984d 	.word	0x0800984d
 8009830:	08009855 	.word	0x08009855
 8009834:	0800985d 	.word	0x0800985d
 8009838:	08009865 	.word	0x08009865
 800983c:	2300      	movs	r3, #0
 800983e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009842:	e1b6      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009844:	2304      	movs	r3, #4
 8009846:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800984a:	e1b2      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 800984c:	2308      	movs	r3, #8
 800984e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009852:	e1ae      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009854:	2310      	movs	r3, #16
 8009856:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800985a:	e1aa      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 800985c:	2320      	movs	r3, #32
 800985e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009862:	e1a6      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009864:	2340      	movs	r3, #64	; 0x40
 8009866:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800986a:	e1a2      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 800986c:	2380      	movs	r3, #128	; 0x80
 800986e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009872:	e19e      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	4a37      	ldr	r2, [pc, #220]	; (8009958 <UART_SetConfig+0x348>)
 800987a:	4293      	cmp	r3, r2
 800987c:	d130      	bne.n	80098e0 <UART_SetConfig+0x2d0>
 800987e:	4b33      	ldr	r3, [pc, #204]	; (800994c <UART_SetConfig+0x33c>)
 8009880:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009882:	f003 0307 	and.w	r3, r3, #7
 8009886:	2b05      	cmp	r3, #5
 8009888:	d826      	bhi.n	80098d8 <UART_SetConfig+0x2c8>
 800988a:	a201      	add	r2, pc, #4	; (adr r2, 8009890 <UART_SetConfig+0x280>)
 800988c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009890:	080098a9 	.word	0x080098a9
 8009894:	080098b1 	.word	0x080098b1
 8009898:	080098b9 	.word	0x080098b9
 800989c:	080098c1 	.word	0x080098c1
 80098a0:	080098c9 	.word	0x080098c9
 80098a4:	080098d1 	.word	0x080098d1
 80098a8:	2300      	movs	r3, #0
 80098aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80098ae:	e180      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 80098b0:	2304      	movs	r3, #4
 80098b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80098b6:	e17c      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 80098b8:	2308      	movs	r3, #8
 80098ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80098be:	e178      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 80098c0:	2310      	movs	r3, #16
 80098c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80098c6:	e174      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 80098c8:	2320      	movs	r3, #32
 80098ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80098ce:	e170      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 80098d0:	2340      	movs	r3, #64	; 0x40
 80098d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80098d6:	e16c      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 80098d8:	2380      	movs	r3, #128	; 0x80
 80098da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80098de:	e168      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	4a1d      	ldr	r2, [pc, #116]	; (800995c <UART_SetConfig+0x34c>)
 80098e6:	4293      	cmp	r3, r2
 80098e8:	d142      	bne.n	8009970 <UART_SetConfig+0x360>
 80098ea:	4b18      	ldr	r3, [pc, #96]	; (800994c <UART_SetConfig+0x33c>)
 80098ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80098ee:	f003 0307 	and.w	r3, r3, #7
 80098f2:	2b05      	cmp	r3, #5
 80098f4:	d838      	bhi.n	8009968 <UART_SetConfig+0x358>
 80098f6:	a201      	add	r2, pc, #4	; (adr r2, 80098fc <UART_SetConfig+0x2ec>)
 80098f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098fc:	08009915 	.word	0x08009915
 8009900:	0800991d 	.word	0x0800991d
 8009904:	08009925 	.word	0x08009925
 8009908:	0800992d 	.word	0x0800992d
 800990c:	08009935 	.word	0x08009935
 8009910:	08009961 	.word	0x08009961
 8009914:	2300      	movs	r3, #0
 8009916:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800991a:	e14a      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 800991c:	2304      	movs	r3, #4
 800991e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009922:	e146      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009924:	2308      	movs	r3, #8
 8009926:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800992a:	e142      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 800992c:	2310      	movs	r3, #16
 800992e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009932:	e13e      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009934:	2320      	movs	r3, #32
 8009936:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800993a:	e13a      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 800993c:	cfff69f3 	.word	0xcfff69f3
 8009940:	58000c00 	.word	0x58000c00
 8009944:	11fff4ff 	.word	0x11fff4ff
 8009948:	40011000 	.word	0x40011000
 800994c:	58024400 	.word	0x58024400
 8009950:	40004400 	.word	0x40004400
 8009954:	40004800 	.word	0x40004800
 8009958:	40004c00 	.word	0x40004c00
 800995c:	40005000 	.word	0x40005000
 8009960:	2340      	movs	r3, #64	; 0x40
 8009962:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009966:	e124      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009968:	2380      	movs	r3, #128	; 0x80
 800996a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800996e:	e120      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	4acc      	ldr	r2, [pc, #816]	; (8009ca8 <UART_SetConfig+0x698>)
 8009976:	4293      	cmp	r3, r2
 8009978:	d176      	bne.n	8009a68 <UART_SetConfig+0x458>
 800997a:	4bcc      	ldr	r3, [pc, #816]	; (8009cac <UART_SetConfig+0x69c>)
 800997c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800997e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009982:	2b28      	cmp	r3, #40	; 0x28
 8009984:	d86c      	bhi.n	8009a60 <UART_SetConfig+0x450>
 8009986:	a201      	add	r2, pc, #4	; (adr r2, 800998c <UART_SetConfig+0x37c>)
 8009988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800998c:	08009a31 	.word	0x08009a31
 8009990:	08009a61 	.word	0x08009a61
 8009994:	08009a61 	.word	0x08009a61
 8009998:	08009a61 	.word	0x08009a61
 800999c:	08009a61 	.word	0x08009a61
 80099a0:	08009a61 	.word	0x08009a61
 80099a4:	08009a61 	.word	0x08009a61
 80099a8:	08009a61 	.word	0x08009a61
 80099ac:	08009a39 	.word	0x08009a39
 80099b0:	08009a61 	.word	0x08009a61
 80099b4:	08009a61 	.word	0x08009a61
 80099b8:	08009a61 	.word	0x08009a61
 80099bc:	08009a61 	.word	0x08009a61
 80099c0:	08009a61 	.word	0x08009a61
 80099c4:	08009a61 	.word	0x08009a61
 80099c8:	08009a61 	.word	0x08009a61
 80099cc:	08009a41 	.word	0x08009a41
 80099d0:	08009a61 	.word	0x08009a61
 80099d4:	08009a61 	.word	0x08009a61
 80099d8:	08009a61 	.word	0x08009a61
 80099dc:	08009a61 	.word	0x08009a61
 80099e0:	08009a61 	.word	0x08009a61
 80099e4:	08009a61 	.word	0x08009a61
 80099e8:	08009a61 	.word	0x08009a61
 80099ec:	08009a49 	.word	0x08009a49
 80099f0:	08009a61 	.word	0x08009a61
 80099f4:	08009a61 	.word	0x08009a61
 80099f8:	08009a61 	.word	0x08009a61
 80099fc:	08009a61 	.word	0x08009a61
 8009a00:	08009a61 	.word	0x08009a61
 8009a04:	08009a61 	.word	0x08009a61
 8009a08:	08009a61 	.word	0x08009a61
 8009a0c:	08009a51 	.word	0x08009a51
 8009a10:	08009a61 	.word	0x08009a61
 8009a14:	08009a61 	.word	0x08009a61
 8009a18:	08009a61 	.word	0x08009a61
 8009a1c:	08009a61 	.word	0x08009a61
 8009a20:	08009a61 	.word	0x08009a61
 8009a24:	08009a61 	.word	0x08009a61
 8009a28:	08009a61 	.word	0x08009a61
 8009a2c:	08009a59 	.word	0x08009a59
 8009a30:	2301      	movs	r3, #1
 8009a32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009a36:	e0bc      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009a38:	2304      	movs	r3, #4
 8009a3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009a3e:	e0b8      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009a40:	2308      	movs	r3, #8
 8009a42:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009a46:	e0b4      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009a48:	2310      	movs	r3, #16
 8009a4a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009a4e:	e0b0      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009a50:	2320      	movs	r3, #32
 8009a52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009a56:	e0ac      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009a58:	2340      	movs	r3, #64	; 0x40
 8009a5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009a5e:	e0a8      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009a60:	2380      	movs	r3, #128	; 0x80
 8009a62:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009a66:	e0a4      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	4a90      	ldr	r2, [pc, #576]	; (8009cb0 <UART_SetConfig+0x6a0>)
 8009a6e:	4293      	cmp	r3, r2
 8009a70:	d130      	bne.n	8009ad4 <UART_SetConfig+0x4c4>
 8009a72:	4b8e      	ldr	r3, [pc, #568]	; (8009cac <UART_SetConfig+0x69c>)
 8009a74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a76:	f003 0307 	and.w	r3, r3, #7
 8009a7a:	2b05      	cmp	r3, #5
 8009a7c:	d826      	bhi.n	8009acc <UART_SetConfig+0x4bc>
 8009a7e:	a201      	add	r2, pc, #4	; (adr r2, 8009a84 <UART_SetConfig+0x474>)
 8009a80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a84:	08009a9d 	.word	0x08009a9d
 8009a88:	08009aa5 	.word	0x08009aa5
 8009a8c:	08009aad 	.word	0x08009aad
 8009a90:	08009ab5 	.word	0x08009ab5
 8009a94:	08009abd 	.word	0x08009abd
 8009a98:	08009ac5 	.word	0x08009ac5
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009aa2:	e086      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009aa4:	2304      	movs	r3, #4
 8009aa6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009aaa:	e082      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009aac:	2308      	movs	r3, #8
 8009aae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ab2:	e07e      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009ab4:	2310      	movs	r3, #16
 8009ab6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009aba:	e07a      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009abc:	2320      	movs	r3, #32
 8009abe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ac2:	e076      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009ac4:	2340      	movs	r3, #64	; 0x40
 8009ac6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009aca:	e072      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009acc:	2380      	movs	r3, #128	; 0x80
 8009ace:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ad2:	e06e      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	4a76      	ldr	r2, [pc, #472]	; (8009cb4 <UART_SetConfig+0x6a4>)
 8009ada:	4293      	cmp	r3, r2
 8009adc:	d130      	bne.n	8009b40 <UART_SetConfig+0x530>
 8009ade:	4b73      	ldr	r3, [pc, #460]	; (8009cac <UART_SetConfig+0x69c>)
 8009ae0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009ae2:	f003 0307 	and.w	r3, r3, #7
 8009ae6:	2b05      	cmp	r3, #5
 8009ae8:	d826      	bhi.n	8009b38 <UART_SetConfig+0x528>
 8009aea:	a201      	add	r2, pc, #4	; (adr r2, 8009af0 <UART_SetConfig+0x4e0>)
 8009aec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009af0:	08009b09 	.word	0x08009b09
 8009af4:	08009b11 	.word	0x08009b11
 8009af8:	08009b19 	.word	0x08009b19
 8009afc:	08009b21 	.word	0x08009b21
 8009b00:	08009b29 	.word	0x08009b29
 8009b04:	08009b31 	.word	0x08009b31
 8009b08:	2300      	movs	r3, #0
 8009b0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b0e:	e050      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009b10:	2304      	movs	r3, #4
 8009b12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b16:	e04c      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009b18:	2308      	movs	r3, #8
 8009b1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b1e:	e048      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009b20:	2310      	movs	r3, #16
 8009b22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b26:	e044      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009b28:	2320      	movs	r3, #32
 8009b2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b2e:	e040      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009b30:	2340      	movs	r3, #64	; 0x40
 8009b32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b36:	e03c      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009b38:	2380      	movs	r3, #128	; 0x80
 8009b3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b3e:	e038      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	4a5c      	ldr	r2, [pc, #368]	; (8009cb8 <UART_SetConfig+0x6a8>)
 8009b46:	4293      	cmp	r3, r2
 8009b48:	d130      	bne.n	8009bac <UART_SetConfig+0x59c>
 8009b4a:	4b58      	ldr	r3, [pc, #352]	; (8009cac <UART_SetConfig+0x69c>)
 8009b4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009b4e:	f003 0307 	and.w	r3, r3, #7
 8009b52:	2b05      	cmp	r3, #5
 8009b54:	d826      	bhi.n	8009ba4 <UART_SetConfig+0x594>
 8009b56:	a201      	add	r2, pc, #4	; (adr r2, 8009b5c <UART_SetConfig+0x54c>)
 8009b58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b5c:	08009b75 	.word	0x08009b75
 8009b60:	08009b7d 	.word	0x08009b7d
 8009b64:	08009b85 	.word	0x08009b85
 8009b68:	08009b8d 	.word	0x08009b8d
 8009b6c:	08009b95 	.word	0x08009b95
 8009b70:	08009b9d 	.word	0x08009b9d
 8009b74:	2302      	movs	r3, #2
 8009b76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b7a:	e01a      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009b7c:	2304      	movs	r3, #4
 8009b7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b82:	e016      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009b84:	2308      	movs	r3, #8
 8009b86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b8a:	e012      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009b8c:	2310      	movs	r3, #16
 8009b8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b92:	e00e      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009b94:	2320      	movs	r3, #32
 8009b96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b9a:	e00a      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009b9c:	2340      	movs	r3, #64	; 0x40
 8009b9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ba2:	e006      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009ba4:	2380      	movs	r3, #128	; 0x80
 8009ba6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009baa:	e002      	b.n	8009bb2 <UART_SetConfig+0x5a2>
 8009bac:	2380      	movs	r3, #128	; 0x80
 8009bae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	4a40      	ldr	r2, [pc, #256]	; (8009cb8 <UART_SetConfig+0x6a8>)
 8009bb8:	4293      	cmp	r3, r2
 8009bba:	f040 80ef 	bne.w	8009d9c <UART_SetConfig+0x78c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009bbe:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009bc2:	2b20      	cmp	r3, #32
 8009bc4:	dc46      	bgt.n	8009c54 <UART_SetConfig+0x644>
 8009bc6:	2b02      	cmp	r3, #2
 8009bc8:	f2c0 8081 	blt.w	8009cce <UART_SetConfig+0x6be>
 8009bcc:	3b02      	subs	r3, #2
 8009bce:	2b1e      	cmp	r3, #30
 8009bd0:	d87d      	bhi.n	8009cce <UART_SetConfig+0x6be>
 8009bd2:	a201      	add	r2, pc, #4	; (adr r2, 8009bd8 <UART_SetConfig+0x5c8>)
 8009bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bd8:	08009c5b 	.word	0x08009c5b
 8009bdc:	08009ccf 	.word	0x08009ccf
 8009be0:	08009c63 	.word	0x08009c63
 8009be4:	08009ccf 	.word	0x08009ccf
 8009be8:	08009ccf 	.word	0x08009ccf
 8009bec:	08009ccf 	.word	0x08009ccf
 8009bf0:	08009c73 	.word	0x08009c73
 8009bf4:	08009ccf 	.word	0x08009ccf
 8009bf8:	08009ccf 	.word	0x08009ccf
 8009bfc:	08009ccf 	.word	0x08009ccf
 8009c00:	08009ccf 	.word	0x08009ccf
 8009c04:	08009ccf 	.word	0x08009ccf
 8009c08:	08009ccf 	.word	0x08009ccf
 8009c0c:	08009ccf 	.word	0x08009ccf
 8009c10:	08009c83 	.word	0x08009c83
 8009c14:	08009ccf 	.word	0x08009ccf
 8009c18:	08009ccf 	.word	0x08009ccf
 8009c1c:	08009ccf 	.word	0x08009ccf
 8009c20:	08009ccf 	.word	0x08009ccf
 8009c24:	08009ccf 	.word	0x08009ccf
 8009c28:	08009ccf 	.word	0x08009ccf
 8009c2c:	08009ccf 	.word	0x08009ccf
 8009c30:	08009ccf 	.word	0x08009ccf
 8009c34:	08009ccf 	.word	0x08009ccf
 8009c38:	08009ccf 	.word	0x08009ccf
 8009c3c:	08009ccf 	.word	0x08009ccf
 8009c40:	08009ccf 	.word	0x08009ccf
 8009c44:	08009ccf 	.word	0x08009ccf
 8009c48:	08009ccf 	.word	0x08009ccf
 8009c4c:	08009ccf 	.word	0x08009ccf
 8009c50:	08009cc1 	.word	0x08009cc1
 8009c54:	2b40      	cmp	r3, #64	; 0x40
 8009c56:	d036      	beq.n	8009cc6 <UART_SetConfig+0x6b6>
 8009c58:	e039      	b.n	8009cce <UART_SetConfig+0x6be>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8009c5a:	f7fd fa85 	bl	8007168 <HAL_RCCEx_GetD3PCLK1Freq>
 8009c5e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8009c60:	e03b      	b.n	8009cda <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009c62:	f107 0314 	add.w	r3, r7, #20
 8009c66:	4618      	mov	r0, r3
 8009c68:	f7fd fa94 	bl	8007194 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009c6c:	69bb      	ldr	r3, [r7, #24]
 8009c6e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009c70:	e033      	b.n	8009cda <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009c72:	f107 0308 	add.w	r3, r7, #8
 8009c76:	4618      	mov	r0, r3
 8009c78:	f7fd fbe0 	bl	800743c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009c80:	e02b      	b.n	8009cda <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009c82:	4b0a      	ldr	r3, [pc, #40]	; (8009cac <UART_SetConfig+0x69c>)
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	f003 0320 	and.w	r3, r3, #32
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d009      	beq.n	8009ca2 <UART_SetConfig+0x692>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009c8e:	4b07      	ldr	r3, [pc, #28]	; (8009cac <UART_SetConfig+0x69c>)
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	08db      	lsrs	r3, r3, #3
 8009c94:	f003 0303 	and.w	r3, r3, #3
 8009c98:	4a08      	ldr	r2, [pc, #32]	; (8009cbc <UART_SetConfig+0x6ac>)
 8009c9a:	fa22 f303 	lsr.w	r3, r2, r3
 8009c9e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009ca0:	e01b      	b.n	8009cda <UART_SetConfig+0x6ca>
          pclk = (uint32_t) HSI_VALUE;
 8009ca2:	4b06      	ldr	r3, [pc, #24]	; (8009cbc <UART_SetConfig+0x6ac>)
 8009ca4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009ca6:	e018      	b.n	8009cda <UART_SetConfig+0x6ca>
 8009ca8:	40011400 	.word	0x40011400
 8009cac:	58024400 	.word	0x58024400
 8009cb0:	40007800 	.word	0x40007800
 8009cb4:	40007c00 	.word	0x40007c00
 8009cb8:	58000c00 	.word	0x58000c00
 8009cbc:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009cc0:	4bc4      	ldr	r3, [pc, #784]	; (8009fd4 <UART_SetConfig+0x9c4>)
 8009cc2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009cc4:	e009      	b.n	8009cda <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009cc6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009cca:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009ccc:	e005      	b.n	8009cda <UART_SetConfig+0x6ca>
      default:
        pclk = 0U;
 8009cce:	2300      	movs	r3, #0
 8009cd0:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8009cd2:	2301      	movs	r3, #1
 8009cd4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8009cd8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009cda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	f000 81da 	beq.w	800a096 <UART_SetConfig+0xa86>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ce6:	4abc      	ldr	r2, [pc, #752]	; (8009fd8 <UART_SetConfig+0x9c8>)
 8009ce8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009cec:	461a      	mov	r2, r3
 8009cee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009cf0:	fbb3 f3f2 	udiv	r3, r3, r2
 8009cf4:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	685a      	ldr	r2, [r3, #4]
 8009cfa:	4613      	mov	r3, r2
 8009cfc:	005b      	lsls	r3, r3, #1
 8009cfe:	4413      	add	r3, r2
 8009d00:	6a3a      	ldr	r2, [r7, #32]
 8009d02:	429a      	cmp	r2, r3
 8009d04:	d305      	bcc.n	8009d12 <UART_SetConfig+0x702>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	685b      	ldr	r3, [r3, #4]
 8009d0a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009d0c:	6a3a      	ldr	r2, [r7, #32]
 8009d0e:	429a      	cmp	r2, r3
 8009d10:	d903      	bls.n	8009d1a <UART_SetConfig+0x70a>
      {
        ret = HAL_ERROR;
 8009d12:	2301      	movs	r3, #1
 8009d14:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8009d18:	e1bd      	b.n	800a096 <UART_SetConfig+0xa86>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009d1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	f04f 0100 	mov.w	r1, #0
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d26:	4aac      	ldr	r2, [pc, #688]	; (8009fd8 <UART_SetConfig+0x9c8>)
 8009d28:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009d2c:	b29a      	uxth	r2, r3
 8009d2e:	f04f 0300 	mov.w	r3, #0
 8009d32:	f7f6 fad1 	bl	80002d8 <__aeabi_uldivmod>
 8009d36:	4602      	mov	r2, r0
 8009d38:	460b      	mov	r3, r1
 8009d3a:	4610      	mov	r0, r2
 8009d3c:	4619      	mov	r1, r3
 8009d3e:	f04f 0200 	mov.w	r2, #0
 8009d42:	f04f 0300 	mov.w	r3, #0
 8009d46:	020b      	lsls	r3, r1, #8
 8009d48:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009d4c:	0202      	lsls	r2, r0, #8
 8009d4e:	6879      	ldr	r1, [r7, #4]
 8009d50:	6849      	ldr	r1, [r1, #4]
 8009d52:	0849      	lsrs	r1, r1, #1
 8009d54:	4608      	mov	r0, r1
 8009d56:	f04f 0100 	mov.w	r1, #0
 8009d5a:	1814      	adds	r4, r2, r0
 8009d5c:	eb43 0501 	adc.w	r5, r3, r1
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	685b      	ldr	r3, [r3, #4]
 8009d64:	461a      	mov	r2, r3
 8009d66:	f04f 0300 	mov.w	r3, #0
 8009d6a:	4620      	mov	r0, r4
 8009d6c:	4629      	mov	r1, r5
 8009d6e:	f7f6 fab3 	bl	80002d8 <__aeabi_uldivmod>
 8009d72:	4602      	mov	r2, r0
 8009d74:	460b      	mov	r3, r1
 8009d76:	4613      	mov	r3, r2
 8009d78:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009d7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d7c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009d80:	d308      	bcc.n	8009d94 <UART_SetConfig+0x784>
 8009d82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d84:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009d88:	d204      	bcs.n	8009d94 <UART_SetConfig+0x784>
        {
          huart->Instance->BRR = usartdiv;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009d90:	60da      	str	r2, [r3, #12]
 8009d92:	e180      	b.n	800a096 <UART_SetConfig+0xa86>
        }
        else
        {
          ret = HAL_ERROR;
 8009d94:	2301      	movs	r3, #1
 8009d96:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8009d9a:	e17c      	b.n	800a096 <UART_SetConfig+0xa86>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	69db      	ldr	r3, [r3, #28]
 8009da0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009da4:	f040 80bf 	bne.w	8009f26 <UART_SetConfig+0x916>
  {
    switch (clocksource)
 8009da8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009dac:	2b20      	cmp	r3, #32
 8009dae:	dc49      	bgt.n	8009e44 <UART_SetConfig+0x834>
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	db7c      	blt.n	8009eae <UART_SetConfig+0x89e>
 8009db4:	2b20      	cmp	r3, #32
 8009db6:	d87a      	bhi.n	8009eae <UART_SetConfig+0x89e>
 8009db8:	a201      	add	r2, pc, #4	; (adr r2, 8009dc0 <UART_SetConfig+0x7b0>)
 8009dba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dbe:	bf00      	nop
 8009dc0:	08009e4b 	.word	0x08009e4b
 8009dc4:	08009e53 	.word	0x08009e53
 8009dc8:	08009eaf 	.word	0x08009eaf
 8009dcc:	08009eaf 	.word	0x08009eaf
 8009dd0:	08009e5b 	.word	0x08009e5b
 8009dd4:	08009eaf 	.word	0x08009eaf
 8009dd8:	08009eaf 	.word	0x08009eaf
 8009ddc:	08009eaf 	.word	0x08009eaf
 8009de0:	08009e6b 	.word	0x08009e6b
 8009de4:	08009eaf 	.word	0x08009eaf
 8009de8:	08009eaf 	.word	0x08009eaf
 8009dec:	08009eaf 	.word	0x08009eaf
 8009df0:	08009eaf 	.word	0x08009eaf
 8009df4:	08009eaf 	.word	0x08009eaf
 8009df8:	08009eaf 	.word	0x08009eaf
 8009dfc:	08009eaf 	.word	0x08009eaf
 8009e00:	08009e7b 	.word	0x08009e7b
 8009e04:	08009eaf 	.word	0x08009eaf
 8009e08:	08009eaf 	.word	0x08009eaf
 8009e0c:	08009eaf 	.word	0x08009eaf
 8009e10:	08009eaf 	.word	0x08009eaf
 8009e14:	08009eaf 	.word	0x08009eaf
 8009e18:	08009eaf 	.word	0x08009eaf
 8009e1c:	08009eaf 	.word	0x08009eaf
 8009e20:	08009eaf 	.word	0x08009eaf
 8009e24:	08009eaf 	.word	0x08009eaf
 8009e28:	08009eaf 	.word	0x08009eaf
 8009e2c:	08009eaf 	.word	0x08009eaf
 8009e30:	08009eaf 	.word	0x08009eaf
 8009e34:	08009eaf 	.word	0x08009eaf
 8009e38:	08009eaf 	.word	0x08009eaf
 8009e3c:	08009eaf 	.word	0x08009eaf
 8009e40:	08009ea1 	.word	0x08009ea1
 8009e44:	2b40      	cmp	r3, #64	; 0x40
 8009e46:	d02e      	beq.n	8009ea6 <UART_SetConfig+0x896>
 8009e48:	e031      	b.n	8009eae <UART_SetConfig+0x89e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009e4a:	f7fb fd4f 	bl	80058ec <HAL_RCC_GetPCLK1Freq>
 8009e4e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8009e50:	e033      	b.n	8009eba <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009e52:	f7fb fd61 	bl	8005918 <HAL_RCC_GetPCLK2Freq>
 8009e56:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8009e58:	e02f      	b.n	8009eba <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009e5a:	f107 0314 	add.w	r3, r7, #20
 8009e5e:	4618      	mov	r0, r3
 8009e60:	f7fd f998 	bl	8007194 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009e64:	69bb      	ldr	r3, [r7, #24]
 8009e66:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009e68:	e027      	b.n	8009eba <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009e6a:	f107 0308 	add.w	r3, r7, #8
 8009e6e:	4618      	mov	r0, r3
 8009e70:	f7fd fae4 	bl	800743c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009e78:	e01f      	b.n	8009eba <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009e7a:	4b58      	ldr	r3, [pc, #352]	; (8009fdc <UART_SetConfig+0x9cc>)
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	f003 0320 	and.w	r3, r3, #32
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d009      	beq.n	8009e9a <UART_SetConfig+0x88a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009e86:	4b55      	ldr	r3, [pc, #340]	; (8009fdc <UART_SetConfig+0x9cc>)
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	08db      	lsrs	r3, r3, #3
 8009e8c:	f003 0303 	and.w	r3, r3, #3
 8009e90:	4a53      	ldr	r2, [pc, #332]	; (8009fe0 <UART_SetConfig+0x9d0>)
 8009e92:	fa22 f303 	lsr.w	r3, r2, r3
 8009e96:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009e98:	e00f      	b.n	8009eba <UART_SetConfig+0x8aa>
          pclk = (uint32_t) HSI_VALUE;
 8009e9a:	4b51      	ldr	r3, [pc, #324]	; (8009fe0 <UART_SetConfig+0x9d0>)
 8009e9c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009e9e:	e00c      	b.n	8009eba <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009ea0:	4b4c      	ldr	r3, [pc, #304]	; (8009fd4 <UART_SetConfig+0x9c4>)
 8009ea2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009ea4:	e009      	b.n	8009eba <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009ea6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009eaa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009eac:	e005      	b.n	8009eba <UART_SetConfig+0x8aa>
      default:
        pclk = 0U;
 8009eae:	2300      	movs	r3, #0
 8009eb0:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8009eb2:	2301      	movs	r3, #1
 8009eb4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8009eb8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009eba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	f000 80ea 	beq.w	800a096 <UART_SetConfig+0xa86>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ec6:	4a44      	ldr	r2, [pc, #272]	; (8009fd8 <UART_SetConfig+0x9c8>)
 8009ec8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009ecc:	461a      	mov	r2, r3
 8009ece:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ed0:	fbb3 f3f2 	udiv	r3, r3, r2
 8009ed4:	005a      	lsls	r2, r3, #1
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	685b      	ldr	r3, [r3, #4]
 8009eda:	085b      	lsrs	r3, r3, #1
 8009edc:	441a      	add	r2, r3
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	685b      	ldr	r3, [r3, #4]
 8009ee2:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ee6:	b29b      	uxth	r3, r3
 8009ee8:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009eea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009eec:	2b0f      	cmp	r3, #15
 8009eee:	d916      	bls.n	8009f1e <UART_SetConfig+0x90e>
 8009ef0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ef2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009ef6:	d212      	bcs.n	8009f1e <UART_SetConfig+0x90e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009ef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009efa:	b29b      	uxth	r3, r3
 8009efc:	f023 030f 	bic.w	r3, r3, #15
 8009f00:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009f02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f04:	085b      	lsrs	r3, r3, #1
 8009f06:	b29b      	uxth	r3, r3
 8009f08:	f003 0307 	and.w	r3, r3, #7
 8009f0c:	b29a      	uxth	r2, r3
 8009f0e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009f10:	4313      	orrs	r3, r2
 8009f12:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8009f1a:	60da      	str	r2, [r3, #12]
 8009f1c:	e0bb      	b.n	800a096 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 8009f1e:	2301      	movs	r3, #1
 8009f20:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8009f24:	e0b7      	b.n	800a096 <UART_SetConfig+0xa86>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009f26:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009f2a:	2b20      	cmp	r3, #32
 8009f2c:	dc4a      	bgt.n	8009fc4 <UART_SetConfig+0x9b4>
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	f2c0 8086 	blt.w	800a040 <UART_SetConfig+0xa30>
 8009f34:	2b20      	cmp	r3, #32
 8009f36:	f200 8083 	bhi.w	800a040 <UART_SetConfig+0xa30>
 8009f3a:	a201      	add	r2, pc, #4	; (adr r2, 8009f40 <UART_SetConfig+0x930>)
 8009f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f40:	08009fcb 	.word	0x08009fcb
 8009f44:	08009fe5 	.word	0x08009fe5
 8009f48:	0800a041 	.word	0x0800a041
 8009f4c:	0800a041 	.word	0x0800a041
 8009f50:	08009fed 	.word	0x08009fed
 8009f54:	0800a041 	.word	0x0800a041
 8009f58:	0800a041 	.word	0x0800a041
 8009f5c:	0800a041 	.word	0x0800a041
 8009f60:	08009ffd 	.word	0x08009ffd
 8009f64:	0800a041 	.word	0x0800a041
 8009f68:	0800a041 	.word	0x0800a041
 8009f6c:	0800a041 	.word	0x0800a041
 8009f70:	0800a041 	.word	0x0800a041
 8009f74:	0800a041 	.word	0x0800a041
 8009f78:	0800a041 	.word	0x0800a041
 8009f7c:	0800a041 	.word	0x0800a041
 8009f80:	0800a00d 	.word	0x0800a00d
 8009f84:	0800a041 	.word	0x0800a041
 8009f88:	0800a041 	.word	0x0800a041
 8009f8c:	0800a041 	.word	0x0800a041
 8009f90:	0800a041 	.word	0x0800a041
 8009f94:	0800a041 	.word	0x0800a041
 8009f98:	0800a041 	.word	0x0800a041
 8009f9c:	0800a041 	.word	0x0800a041
 8009fa0:	0800a041 	.word	0x0800a041
 8009fa4:	0800a041 	.word	0x0800a041
 8009fa8:	0800a041 	.word	0x0800a041
 8009fac:	0800a041 	.word	0x0800a041
 8009fb0:	0800a041 	.word	0x0800a041
 8009fb4:	0800a041 	.word	0x0800a041
 8009fb8:	0800a041 	.word	0x0800a041
 8009fbc:	0800a041 	.word	0x0800a041
 8009fc0:	0800a033 	.word	0x0800a033
 8009fc4:	2b40      	cmp	r3, #64	; 0x40
 8009fc6:	d037      	beq.n	800a038 <UART_SetConfig+0xa28>
 8009fc8:	e03a      	b.n	800a040 <UART_SetConfig+0xa30>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009fca:	f7fb fc8f 	bl	80058ec <HAL_RCC_GetPCLK1Freq>
 8009fce:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8009fd0:	e03c      	b.n	800a04c <UART_SetConfig+0xa3c>
 8009fd2:	bf00      	nop
 8009fd4:	003d0900 	.word	0x003d0900
 8009fd8:	0800ca58 	.word	0x0800ca58
 8009fdc:	58024400 	.word	0x58024400
 8009fe0:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009fe4:	f7fb fc98 	bl	8005918 <HAL_RCC_GetPCLK2Freq>
 8009fe8:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8009fea:	e02f      	b.n	800a04c <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009fec:	f107 0314 	add.w	r3, r7, #20
 8009ff0:	4618      	mov	r0, r3
 8009ff2:	f7fd f8cf 	bl	8007194 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009ff6:	69bb      	ldr	r3, [r7, #24]
 8009ff8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009ffa:	e027      	b.n	800a04c <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009ffc:	f107 0308 	add.w	r3, r7, #8
 800a000:	4618      	mov	r0, r3
 800a002:	f7fd fa1b 	bl	800743c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a00a:	e01f      	b.n	800a04c <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a00c:	4b2c      	ldr	r3, [pc, #176]	; (800a0c0 <UART_SetConfig+0xab0>)
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	f003 0320 	and.w	r3, r3, #32
 800a014:	2b00      	cmp	r3, #0
 800a016:	d009      	beq.n	800a02c <UART_SetConfig+0xa1c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a018:	4b29      	ldr	r3, [pc, #164]	; (800a0c0 <UART_SetConfig+0xab0>)
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	08db      	lsrs	r3, r3, #3
 800a01e:	f003 0303 	and.w	r3, r3, #3
 800a022:	4a28      	ldr	r2, [pc, #160]	; (800a0c4 <UART_SetConfig+0xab4>)
 800a024:	fa22 f303 	lsr.w	r3, r2, r3
 800a028:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a02a:	e00f      	b.n	800a04c <UART_SetConfig+0xa3c>
          pclk = (uint32_t) HSI_VALUE;
 800a02c:	4b25      	ldr	r3, [pc, #148]	; (800a0c4 <UART_SetConfig+0xab4>)
 800a02e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a030:	e00c      	b.n	800a04c <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a032:	4b25      	ldr	r3, [pc, #148]	; (800a0c8 <UART_SetConfig+0xab8>)
 800a034:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a036:	e009      	b.n	800a04c <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a038:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a03c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a03e:	e005      	b.n	800a04c <UART_SetConfig+0xa3c>
      default:
        pclk = 0U;
 800a040:	2300      	movs	r3, #0
 800a042:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800a044:	2301      	movs	r3, #1
 800a046:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800a04a:	bf00      	nop
    }

    if (pclk != 0U)
 800a04c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d021      	beq.n	800a096 <UART_SetConfig+0xa86>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a056:	4a1d      	ldr	r2, [pc, #116]	; (800a0cc <UART_SetConfig+0xabc>)
 800a058:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a05c:	461a      	mov	r2, r3
 800a05e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a060:	fbb3 f2f2 	udiv	r2, r3, r2
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	685b      	ldr	r3, [r3, #4]
 800a068:	085b      	lsrs	r3, r3, #1
 800a06a:	441a      	add	r2, r3
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	685b      	ldr	r3, [r3, #4]
 800a070:	fbb2 f3f3 	udiv	r3, r2, r3
 800a074:	b29b      	uxth	r3, r3
 800a076:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a07a:	2b0f      	cmp	r3, #15
 800a07c:	d908      	bls.n	800a090 <UART_SetConfig+0xa80>
 800a07e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a080:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a084:	d204      	bcs.n	800a090 <UART_SetConfig+0xa80>
      {
        huart->Instance->BRR = usartdiv;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a08c:	60da      	str	r2, [r3, #12]
 800a08e:	e002      	b.n	800a096 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 800a090:	2301      	movs	r3, #1
 800a092:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	2201      	movs	r2, #1
 800a09a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	2201      	movs	r2, #1
 800a0a2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	2200      	movs	r2, #0
 800a0aa:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800a0b2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 800a0b6:	4618      	mov	r0, r3
 800a0b8:	3738      	adds	r7, #56	; 0x38
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	bdb0      	pop	{r4, r5, r7, pc}
 800a0be:	bf00      	nop
 800a0c0:	58024400 	.word	0x58024400
 800a0c4:	03d09000 	.word	0x03d09000
 800a0c8:	003d0900 	.word	0x003d0900
 800a0cc:	0800ca58 	.word	0x0800ca58

0800a0d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a0d0:	b480      	push	{r7}
 800a0d2:	b083      	sub	sp, #12
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0dc:	f003 0301 	and.w	r3, r3, #1
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d00a      	beq.n	800a0fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	685b      	ldr	r3, [r3, #4]
 800a0ea:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	430a      	orrs	r2, r1
 800a0f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0fe:	f003 0302 	and.w	r3, r3, #2
 800a102:	2b00      	cmp	r3, #0
 800a104:	d00a      	beq.n	800a11c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	685b      	ldr	r3, [r3, #4]
 800a10c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	430a      	orrs	r2, r1
 800a11a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a120:	f003 0304 	and.w	r3, r3, #4
 800a124:	2b00      	cmp	r3, #0
 800a126:	d00a      	beq.n	800a13e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	685b      	ldr	r3, [r3, #4]
 800a12e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	430a      	orrs	r2, r1
 800a13c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a142:	f003 0308 	and.w	r3, r3, #8
 800a146:	2b00      	cmp	r3, #0
 800a148:	d00a      	beq.n	800a160 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	685b      	ldr	r3, [r3, #4]
 800a150:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	430a      	orrs	r2, r1
 800a15e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a164:	f003 0310 	and.w	r3, r3, #16
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d00a      	beq.n	800a182 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	689b      	ldr	r3, [r3, #8]
 800a172:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	430a      	orrs	r2, r1
 800a180:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a186:	f003 0320 	and.w	r3, r3, #32
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d00a      	beq.n	800a1a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	689b      	ldr	r3, [r3, #8]
 800a194:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	430a      	orrs	r2, r1
 800a1a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a1a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d01a      	beq.n	800a1e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	685b      	ldr	r3, [r3, #4]
 800a1b6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	430a      	orrs	r2, r1
 800a1c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a1ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a1ce:	d10a      	bne.n	800a1e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	685b      	ldr	r3, [r3, #4]
 800a1d6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	430a      	orrs	r2, r1
 800a1e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a1ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d00a      	beq.n	800a208 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	685b      	ldr	r3, [r3, #4]
 800a1f8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	430a      	orrs	r2, r1
 800a206:	605a      	str	r2, [r3, #4]
  }
}
 800a208:	bf00      	nop
 800a20a:	370c      	adds	r7, #12
 800a20c:	46bd      	mov	sp, r7
 800a20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a212:	4770      	bx	lr

0800a214 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a214:	b580      	push	{r7, lr}
 800a216:	b086      	sub	sp, #24
 800a218:	af02      	add	r7, sp, #8
 800a21a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	2200      	movs	r2, #0
 800a220:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a224:	f7f7 f948 	bl	80014b8 <HAL_GetTick>
 800a228:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	f003 0308 	and.w	r3, r3, #8
 800a234:	2b08      	cmp	r3, #8
 800a236:	d10e      	bne.n	800a256 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a238:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a23c:	9300      	str	r3, [sp, #0]
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	2200      	movs	r2, #0
 800a242:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a246:	6878      	ldr	r0, [r7, #4]
 800a248:	f000 f82f 	bl	800a2aa <UART_WaitOnFlagUntilTimeout>
 800a24c:	4603      	mov	r3, r0
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d001      	beq.n	800a256 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a252:	2303      	movs	r3, #3
 800a254:	e025      	b.n	800a2a2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	f003 0304 	and.w	r3, r3, #4
 800a260:	2b04      	cmp	r3, #4
 800a262:	d10e      	bne.n	800a282 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a264:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a268:	9300      	str	r3, [sp, #0]
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	2200      	movs	r2, #0
 800a26e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a272:	6878      	ldr	r0, [r7, #4]
 800a274:	f000 f819 	bl	800a2aa <UART_WaitOnFlagUntilTimeout>
 800a278:	4603      	mov	r3, r0
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d001      	beq.n	800a282 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a27e:	2303      	movs	r3, #3
 800a280:	e00f      	b.n	800a2a2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	2220      	movs	r2, #32
 800a286:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	2220      	movs	r2, #32
 800a28e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	2200      	movs	r2, #0
 800a296:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	2200      	movs	r2, #0
 800a29c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a2a0:	2300      	movs	r3, #0
}
 800a2a2:	4618      	mov	r0, r3
 800a2a4:	3710      	adds	r7, #16
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	bd80      	pop	{r7, pc}

0800a2aa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a2aa:	b580      	push	{r7, lr}
 800a2ac:	b084      	sub	sp, #16
 800a2ae:	af00      	add	r7, sp, #0
 800a2b0:	60f8      	str	r0, [r7, #12]
 800a2b2:	60b9      	str	r1, [r7, #8]
 800a2b4:	603b      	str	r3, [r7, #0]
 800a2b6:	4613      	mov	r3, r2
 800a2b8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a2ba:	e062      	b.n	800a382 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a2bc:	69bb      	ldr	r3, [r7, #24]
 800a2be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2c2:	d05e      	beq.n	800a382 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a2c4:	f7f7 f8f8 	bl	80014b8 <HAL_GetTick>
 800a2c8:	4602      	mov	r2, r0
 800a2ca:	683b      	ldr	r3, [r7, #0]
 800a2cc:	1ad3      	subs	r3, r2, r3
 800a2ce:	69ba      	ldr	r2, [r7, #24]
 800a2d0:	429a      	cmp	r2, r3
 800a2d2:	d302      	bcc.n	800a2da <UART_WaitOnFlagUntilTimeout+0x30>
 800a2d4:	69bb      	ldr	r3, [r7, #24]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d11d      	bne.n	800a316 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	681a      	ldr	r2, [r3, #0]
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a2e8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	689a      	ldr	r2, [r3, #8]
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	f022 0201 	bic.w	r2, r2, #1
 800a2f8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	2220      	movs	r2, #32
 800a2fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	2220      	movs	r2, #32
 800a306:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	2200      	movs	r2, #0
 800a30e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800a312:	2303      	movs	r3, #3
 800a314:	e045      	b.n	800a3a2 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	f003 0304 	and.w	r3, r3, #4
 800a320:	2b00      	cmp	r3, #0
 800a322:	d02e      	beq.n	800a382 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	69db      	ldr	r3, [r3, #28]
 800a32a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a32e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a332:	d126      	bne.n	800a382 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a33c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	681a      	ldr	r2, [r3, #0]
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a34c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	689a      	ldr	r2, [r3, #8]
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	f022 0201 	bic.w	r2, r2, #1
 800a35c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	2220      	movs	r2, #32
 800a362:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	2220      	movs	r2, #32
 800a36a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	2220      	movs	r2, #32
 800a372:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	2200      	movs	r2, #0
 800a37a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800a37e:	2303      	movs	r3, #3
 800a380:	e00f      	b.n	800a3a2 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	69da      	ldr	r2, [r3, #28]
 800a388:	68bb      	ldr	r3, [r7, #8]
 800a38a:	4013      	ands	r3, r2
 800a38c:	68ba      	ldr	r2, [r7, #8]
 800a38e:	429a      	cmp	r2, r3
 800a390:	bf0c      	ite	eq
 800a392:	2301      	moveq	r3, #1
 800a394:	2300      	movne	r3, #0
 800a396:	b2db      	uxtb	r3, r3
 800a398:	461a      	mov	r2, r3
 800a39a:	79fb      	ldrb	r3, [r7, #7]
 800a39c:	429a      	cmp	r2, r3
 800a39e:	d08d      	beq.n	800a2bc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a3a0:	2300      	movs	r3, #0
}
 800a3a2:	4618      	mov	r0, r3
 800a3a4:	3710      	adds	r7, #16
 800a3a6:	46bd      	mov	sp, r7
 800a3a8:	bd80      	pop	{r7, pc}

0800a3aa <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a3aa:	b480      	push	{r7}
 800a3ac:	b083      	sub	sp, #12
 800a3ae:	af00      	add	r7, sp, #0
 800a3b0:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	681a      	ldr	r2, [r3, #0]
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800a3c0:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	689a      	ldr	r2, [r3, #8]
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800a3d0:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	2220      	movs	r2, #32
 800a3d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 800a3da:	bf00      	nop
 800a3dc:	370c      	adds	r7, #12
 800a3de:	46bd      	mov	sp, r7
 800a3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e4:	4770      	bx	lr
	...

0800a3e8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a3e8:	b480      	push	{r7}
 800a3ea:	b083      	sub	sp, #12
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	681a      	ldr	r2, [r3, #0]
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800a3fe:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	6899      	ldr	r1, [r3, #8]
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681a      	ldr	r2, [r3, #0]
 800a40a:	4b0f      	ldr	r3, [pc, #60]	; (800a448 <UART_EndRxTransfer+0x60>)
 800a40c:	400b      	ands	r3, r1
 800a40e:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a414:	2b01      	cmp	r3, #1
 800a416:	d107      	bne.n	800a428 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	681a      	ldr	r2, [r3, #0]
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	f022 0210 	bic.w	r2, r2, #16
 800a426:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	2220      	movs	r2, #32
 800a42c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	2200      	movs	r2, #0
 800a434:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	2200      	movs	r2, #0
 800a43a:	671a      	str	r2, [r3, #112]	; 0x70
}
 800a43c:	bf00      	nop
 800a43e:	370c      	adds	r7, #12
 800a440:	46bd      	mov	sp, r7
 800a442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a446:	4770      	bx	lr
 800a448:	effffffe 	.word	0xeffffffe

0800a44c <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a44c:	b580      	push	{r7, lr}
 800a44e:	b084      	sub	sp, #16
 800a450:	af00      	add	r7, sp, #0
 800a452:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a458:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	69db      	ldr	r3, [r3, #28]
 800a45e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a462:	d014      	beq.n	800a48e <UART_DMATransmitCplt+0x42>
  {
    huart->TxXferCount = 0U;
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	2200      	movs	r2, #0
 800a468:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	689a      	ldr	r2, [r3, #8]
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a47a:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	681a      	ldr	r2, [r3, #0]
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a48a:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a48c:	e002      	b.n	800a494 <UART_DMATransmitCplt+0x48>
    HAL_UART_TxCpltCallback(huart);
 800a48e:	68f8      	ldr	r0, [r7, #12]
 800a490:	f7ff f894 	bl	80095bc <HAL_UART_TxCpltCallback>
}
 800a494:	bf00      	nop
 800a496:	3710      	adds	r7, #16
 800a498:	46bd      	mov	sp, r7
 800a49a:	bd80      	pop	{r7, pc}

0800a49c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a49c:	b580      	push	{r7, lr}
 800a49e:	b084      	sub	sp, #16
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4a8:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800a4aa:	68f8      	ldr	r0, [r7, #12]
 800a4ac:	f7ff f890 	bl	80095d0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a4b0:	bf00      	nop
 800a4b2:	3710      	adds	r7, #16
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	bd80      	pop	{r7, pc}

0800a4b8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b086      	sub	sp, #24
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4c4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800a4c6:	697b      	ldr	r3, [r7, #20]
 800a4c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a4cc:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800a4ce:	697b      	ldr	r3, [r7, #20]
 800a4d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a4d4:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800a4d6:	697b      	ldr	r3, [r7, #20]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	689b      	ldr	r3, [r3, #8]
 800a4dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a4e0:	2b80      	cmp	r3, #128	; 0x80
 800a4e2:	d109      	bne.n	800a4f8 <UART_DMAError+0x40>
 800a4e4:	693b      	ldr	r3, [r7, #16]
 800a4e6:	2b21      	cmp	r3, #33	; 0x21
 800a4e8:	d106      	bne.n	800a4f8 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800a4ea:	697b      	ldr	r3, [r7, #20]
 800a4ec:	2200      	movs	r2, #0
 800a4ee:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 800a4f2:	6978      	ldr	r0, [r7, #20]
 800a4f4:	f7ff ff59 	bl	800a3aa <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800a4f8:	697b      	ldr	r3, [r7, #20]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	689b      	ldr	r3, [r3, #8]
 800a4fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a502:	2b40      	cmp	r3, #64	; 0x40
 800a504:	d109      	bne.n	800a51a <UART_DMAError+0x62>
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	2b22      	cmp	r3, #34	; 0x22
 800a50a:	d106      	bne.n	800a51a <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800a50c:	697b      	ldr	r3, [r7, #20]
 800a50e:	2200      	movs	r2, #0
 800a510:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800a514:	6978      	ldr	r0, [r7, #20]
 800a516:	f7ff ff67 	bl	800a3e8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a51a:	697b      	ldr	r3, [r7, #20]
 800a51c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a520:	f043 0210 	orr.w	r2, r3, #16
 800a524:	697b      	ldr	r3, [r7, #20]
 800a526:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a52a:	6978      	ldr	r0, [r7, #20]
 800a52c:	f7ff f85a 	bl	80095e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a530:	bf00      	nop
 800a532:	3718      	adds	r7, #24
 800a534:	46bd      	mov	sp, r7
 800a536:	bd80      	pop	{r7, pc}

0800a538 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a538:	b580      	push	{r7, lr}
 800a53a:	b084      	sub	sp, #16
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a544:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	2200      	movs	r2, #0
 800a54a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	2200      	movs	r2, #0
 800a552:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a556:	68f8      	ldr	r0, [r7, #12]
 800a558:	f7ff f844 	bl	80095e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a55c:	bf00      	nop
 800a55e:	3710      	adds	r7, #16
 800a560:	46bd      	mov	sp, r7
 800a562:	bd80      	pop	{r7, pc}

0800a564 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a564:	b580      	push	{r7, lr}
 800a566:	b082      	sub	sp, #8
 800a568:	af00      	add	r7, sp, #0
 800a56a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	681a      	ldr	r2, [r3, #0]
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a57a:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	2220      	movs	r2, #32
 800a580:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	2200      	movs	r2, #0
 800a588:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a58a:	6878      	ldr	r0, [r7, #4]
 800a58c:	f7ff f816 	bl	80095bc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a590:	bf00      	nop
 800a592:	3708      	adds	r7, #8
 800a594:	46bd      	mov	sp, r7
 800a596:	bd80      	pop	{r7, pc}

0800a598 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a598:	b480      	push	{r7}
 800a59a:	b083      	sub	sp, #12
 800a59c:	af00      	add	r7, sp, #0
 800a59e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a5a0:	bf00      	nop
 800a5a2:	370c      	adds	r7, #12
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5aa:	4770      	bx	lr

0800a5ac <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a5ac:	b480      	push	{r7}
 800a5ae:	b083      	sub	sp, #12
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a5b4:	bf00      	nop
 800a5b6:	370c      	adds	r7, #12
 800a5b8:	46bd      	mov	sp, r7
 800a5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5be:	4770      	bx	lr

0800a5c0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a5c0:	b480      	push	{r7}
 800a5c2:	b083      	sub	sp, #12
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a5c8:	bf00      	nop
 800a5ca:	370c      	adds	r7, #12
 800a5cc:	46bd      	mov	sp, r7
 800a5ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d2:	4770      	bx	lr

0800a5d4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a5d4:	b480      	push	{r7}
 800a5d6:	b085      	sub	sp, #20
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a5e2:	2b01      	cmp	r3, #1
 800a5e4:	d101      	bne.n	800a5ea <HAL_UARTEx_DisableFifoMode+0x16>
 800a5e6:	2302      	movs	r3, #2
 800a5e8:	e027      	b.n	800a63a <HAL_UARTEx_DisableFifoMode+0x66>
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	2201      	movs	r2, #1
 800a5ee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	2224      	movs	r2, #36	; 0x24
 800a5f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	681a      	ldr	r2, [r3, #0]
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	f022 0201 	bic.w	r2, r2, #1
 800a610:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a618:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	2200      	movs	r2, #0
 800a61e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	68fa      	ldr	r2, [r7, #12]
 800a626:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	2220      	movs	r2, #32
 800a62c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	2200      	movs	r2, #0
 800a634:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a638:	2300      	movs	r3, #0
}
 800a63a:	4618      	mov	r0, r3
 800a63c:	3714      	adds	r7, #20
 800a63e:	46bd      	mov	sp, r7
 800a640:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a644:	4770      	bx	lr

0800a646 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a646:	b580      	push	{r7, lr}
 800a648:	b084      	sub	sp, #16
 800a64a:	af00      	add	r7, sp, #0
 800a64c:	6078      	str	r0, [r7, #4]
 800a64e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a656:	2b01      	cmp	r3, #1
 800a658:	d101      	bne.n	800a65e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a65a:	2302      	movs	r3, #2
 800a65c:	e02d      	b.n	800a6ba <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	2201      	movs	r2, #1
 800a662:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	2224      	movs	r2, #36	; 0x24
 800a66a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	681a      	ldr	r2, [r3, #0]
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	f022 0201 	bic.w	r2, r2, #1
 800a684:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	689b      	ldr	r3, [r3, #8]
 800a68c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	683a      	ldr	r2, [r7, #0]
 800a696:	430a      	orrs	r2, r1
 800a698:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a69a:	6878      	ldr	r0, [r7, #4]
 800a69c:	f000 f850 	bl	800a740 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	68fa      	ldr	r2, [r7, #12]
 800a6a6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	2220      	movs	r2, #32
 800a6ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	2200      	movs	r2, #0
 800a6b4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a6b8:	2300      	movs	r3, #0
}
 800a6ba:	4618      	mov	r0, r3
 800a6bc:	3710      	adds	r7, #16
 800a6be:	46bd      	mov	sp, r7
 800a6c0:	bd80      	pop	{r7, pc}

0800a6c2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a6c2:	b580      	push	{r7, lr}
 800a6c4:	b084      	sub	sp, #16
 800a6c6:	af00      	add	r7, sp, #0
 800a6c8:	6078      	str	r0, [r7, #4]
 800a6ca:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a6d2:	2b01      	cmp	r3, #1
 800a6d4:	d101      	bne.n	800a6da <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a6d6:	2302      	movs	r3, #2
 800a6d8:	e02d      	b.n	800a736 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	2201      	movs	r2, #1
 800a6de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	2224      	movs	r2, #36	; 0x24
 800a6e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	681a      	ldr	r2, [r3, #0]
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	f022 0201 	bic.w	r2, r2, #1
 800a700:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	689b      	ldr	r3, [r3, #8]
 800a708:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	683a      	ldr	r2, [r7, #0]
 800a712:	430a      	orrs	r2, r1
 800a714:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a716:	6878      	ldr	r0, [r7, #4]
 800a718:	f000 f812 	bl	800a740 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	68fa      	ldr	r2, [r7, #12]
 800a722:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	2220      	movs	r2, #32
 800a728:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	2200      	movs	r2, #0
 800a730:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a734:	2300      	movs	r3, #0
}
 800a736:	4618      	mov	r0, r3
 800a738:	3710      	adds	r7, #16
 800a73a:	46bd      	mov	sp, r7
 800a73c:	bd80      	pop	{r7, pc}
	...

0800a740 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a740:	b480      	push	{r7}
 800a742:	b085      	sub	sp, #20
 800a744:	af00      	add	r7, sp, #0
 800a746:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d108      	bne.n	800a762 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	2201      	movs	r2, #1
 800a754:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	2201      	movs	r2, #1
 800a75c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a760:	e031      	b.n	800a7c6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a762:	2310      	movs	r3, #16
 800a764:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a766:	2310      	movs	r3, #16
 800a768:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	689b      	ldr	r3, [r3, #8]
 800a770:	0e5b      	lsrs	r3, r3, #25
 800a772:	b2db      	uxtb	r3, r3
 800a774:	f003 0307 	and.w	r3, r3, #7
 800a778:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	689b      	ldr	r3, [r3, #8]
 800a780:	0f5b      	lsrs	r3, r3, #29
 800a782:	b2db      	uxtb	r3, r3
 800a784:	f003 0307 	and.w	r3, r3, #7
 800a788:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a78a:	7bbb      	ldrb	r3, [r7, #14]
 800a78c:	7b3a      	ldrb	r2, [r7, #12]
 800a78e:	4911      	ldr	r1, [pc, #68]	; (800a7d4 <UARTEx_SetNbDataToProcess+0x94>)
 800a790:	5c8a      	ldrb	r2, [r1, r2]
 800a792:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a796:	7b3a      	ldrb	r2, [r7, #12]
 800a798:	490f      	ldr	r1, [pc, #60]	; (800a7d8 <UARTEx_SetNbDataToProcess+0x98>)
 800a79a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a79c:	fb93 f3f2 	sdiv	r3, r3, r2
 800a7a0:	b29a      	uxth	r2, r3
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a7a8:	7bfb      	ldrb	r3, [r7, #15]
 800a7aa:	7b7a      	ldrb	r2, [r7, #13]
 800a7ac:	4909      	ldr	r1, [pc, #36]	; (800a7d4 <UARTEx_SetNbDataToProcess+0x94>)
 800a7ae:	5c8a      	ldrb	r2, [r1, r2]
 800a7b0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a7b4:	7b7a      	ldrb	r2, [r7, #13]
 800a7b6:	4908      	ldr	r1, [pc, #32]	; (800a7d8 <UARTEx_SetNbDataToProcess+0x98>)
 800a7b8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a7ba:	fb93 f3f2 	sdiv	r3, r3, r2
 800a7be:	b29a      	uxth	r2, r3
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800a7c6:	bf00      	nop
 800a7c8:	3714      	adds	r7, #20
 800a7ca:	46bd      	mov	sp, r7
 800a7cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d0:	4770      	bx	lr
 800a7d2:	bf00      	nop
 800a7d4:	0800ca70 	.word	0x0800ca70
 800a7d8:	0800ca78 	.word	0x0800ca78

0800a7dc <MX_PDM2PCM_Init>:
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */

/* PDM2PCM init function */
void MX_PDM2PCM_Init(void)
{
 800a7dc:	b580      	push	{r7, lr}
 800a7de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

   /**
  */
  PDM1_filter_handler.bit_order = PDM_FILTER_BIT_ORDER_MSB;
 800a7e0:	4b1f      	ldr	r3, [pc, #124]	; (800a860 <MX_PDM2PCM_Init+0x84>)
 800a7e2:	2201      	movs	r2, #1
 800a7e4:	801a      	strh	r2, [r3, #0]
  PDM1_filter_handler.endianness = PDM_FILTER_ENDIANNESS_LE;
 800a7e6:	4b1e      	ldr	r3, [pc, #120]	; (800a860 <MX_PDM2PCM_Init+0x84>)
 800a7e8:	2200      	movs	r2, #0
 800a7ea:	805a      	strh	r2, [r3, #2]
  PDM1_filter_handler.high_pass_tap = 2104533974;
 800a7ec:	4b1c      	ldr	r3, [pc, #112]	; (800a860 <MX_PDM2PCM_Init+0x84>)
 800a7ee:	4a1d      	ldr	r2, [pc, #116]	; (800a864 <MX_PDM2PCM_Init+0x88>)
 800a7f0:	605a      	str	r2, [r3, #4]
  PDM1_filter_handler.in_ptr_channels = 2;
 800a7f2:	4b1b      	ldr	r3, [pc, #108]	; (800a860 <MX_PDM2PCM_Init+0x84>)
 800a7f4:	2202      	movs	r2, #2
 800a7f6:	811a      	strh	r2, [r3, #8]
  PDM1_filter_handler.out_ptr_channels = 2;
 800a7f8:	4b19      	ldr	r3, [pc, #100]	; (800a860 <MX_PDM2PCM_Init+0x84>)
 800a7fa:	2202      	movs	r2, #2
 800a7fc:	815a      	strh	r2, [r3, #10]
  PDM_Filter_Init(&PDM1_filter_handler);
 800a7fe:	4818      	ldr	r0, [pc, #96]	; (800a860 <MX_PDM2PCM_Init+0x84>)
 800a800:	f001 fd1a 	bl	800c238 <PDM_Filter_Init>

  PDM1_filter_config.decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 800a804:	4b18      	ldr	r3, [pc, #96]	; (800a868 <MX_PDM2PCM_Init+0x8c>)
 800a806:	2202      	movs	r2, #2
 800a808:	801a      	strh	r2, [r3, #0]
  PDM1_filter_config.output_samples_number = 16;
 800a80a:	4b17      	ldr	r3, [pc, #92]	; (800a868 <MX_PDM2PCM_Init+0x8c>)
 800a80c:	2210      	movs	r2, #16
 800a80e:	805a      	strh	r2, [r3, #2]
  PDM1_filter_config.mic_gain = 4;
 800a810:	4b15      	ldr	r3, [pc, #84]	; (800a868 <MX_PDM2PCM_Init+0x8c>)
 800a812:	2204      	movs	r2, #4
 800a814:	809a      	strh	r2, [r3, #4]
  PDM_Filter_setConfig(&PDM1_filter_handler, &PDM1_filter_config);
 800a816:	4914      	ldr	r1, [pc, #80]	; (800a868 <MX_PDM2PCM_Init+0x8c>)
 800a818:	4811      	ldr	r0, [pc, #68]	; (800a860 <MX_PDM2PCM_Init+0x84>)
 800a81a:	f001 fddd 	bl	800c3d8 <PDM_Filter_setConfig>

  PDM2_filter_handler.bit_order = PDM_FILTER_BIT_ORDER_MSB;
 800a81e:	4b13      	ldr	r3, [pc, #76]	; (800a86c <MX_PDM2PCM_Init+0x90>)
 800a820:	2201      	movs	r2, #1
 800a822:	801a      	strh	r2, [r3, #0]
  PDM2_filter_handler.endianness = PDM_FILTER_ENDIANNESS_LE;
 800a824:	4b11      	ldr	r3, [pc, #68]	; (800a86c <MX_PDM2PCM_Init+0x90>)
 800a826:	2200      	movs	r2, #0
 800a828:	805a      	strh	r2, [r3, #2]
  PDM2_filter_handler.high_pass_tap = 2104533974;
 800a82a:	4b10      	ldr	r3, [pc, #64]	; (800a86c <MX_PDM2PCM_Init+0x90>)
 800a82c:	4a0d      	ldr	r2, [pc, #52]	; (800a864 <MX_PDM2PCM_Init+0x88>)
 800a82e:	605a      	str	r2, [r3, #4]
  PDM2_filter_handler.in_ptr_channels = 2;
 800a830:	4b0e      	ldr	r3, [pc, #56]	; (800a86c <MX_PDM2PCM_Init+0x90>)
 800a832:	2202      	movs	r2, #2
 800a834:	811a      	strh	r2, [r3, #8]
  PDM2_filter_handler.out_ptr_channels = 2;
 800a836:	4b0d      	ldr	r3, [pc, #52]	; (800a86c <MX_PDM2PCM_Init+0x90>)
 800a838:	2202      	movs	r2, #2
 800a83a:	815a      	strh	r2, [r3, #10]
  PDM_Filter_Init(&PDM2_filter_handler);
 800a83c:	480b      	ldr	r0, [pc, #44]	; (800a86c <MX_PDM2PCM_Init+0x90>)
 800a83e:	f001 fcfb 	bl	800c238 <PDM_Filter_Init>

  PDM2_filter_config.decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 800a842:	4b0b      	ldr	r3, [pc, #44]	; (800a870 <MX_PDM2PCM_Init+0x94>)
 800a844:	2202      	movs	r2, #2
 800a846:	801a      	strh	r2, [r3, #0]
  PDM2_filter_config.output_samples_number = 16;
 800a848:	4b09      	ldr	r3, [pc, #36]	; (800a870 <MX_PDM2PCM_Init+0x94>)
 800a84a:	2210      	movs	r2, #16
 800a84c:	805a      	strh	r2, [r3, #2]
  PDM2_filter_config.mic_gain = 4;
 800a84e:	4b08      	ldr	r3, [pc, #32]	; (800a870 <MX_PDM2PCM_Init+0x94>)
 800a850:	2204      	movs	r2, #4
 800a852:	809a      	strh	r2, [r3, #4]
  PDM_Filter_setConfig(&PDM2_filter_handler, &PDM2_filter_config);
 800a854:	4906      	ldr	r1, [pc, #24]	; (800a870 <MX_PDM2PCM_Init+0x94>)
 800a856:	4805      	ldr	r0, [pc, #20]	; (800a86c <MX_PDM2PCM_Init+0x90>)
 800a858:	f001 fdbe 	bl	800c3d8 <PDM_Filter_setConfig>

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 800a85c:	bf00      	nop
 800a85e:	bd80      	pop	{r7, pc}
 800a860:	24000824 	.word	0x24000824
 800a864:	7d70a3d6 	.word	0x7d70a3d6
 800a868:	240007d0 	.word	0x240007d0
 800a86c:	240007d8 	.word	0x240007d8
 800a870:	240007c8 	.word	0x240007c8

0800a874 <D16_GENERIC>:
 800a874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a878:	b089      	sub	sp, #36	; 0x24
 800a87a:	6993      	ldr	r3, [r2, #24]
 800a87c:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800a87e:	9103      	str	r1, [sp, #12]
 800a880:	9307      	str	r3, [sp, #28]
 800a882:	69d3      	ldr	r3, [r2, #28]
 800a884:	e9d2 c102 	ldrd	ip, r1, [r2, #8]
 800a888:	e9d2 4a04 	ldrd	r4, sl, [r2, #16]
 800a88c:	9106      	str	r1, [sp, #24]
 800a88e:	e9d2 810c 	ldrd	r8, r1, [r2, #48]	; 0x30
 800a892:	2d00      	cmp	r5, #0
 800a894:	d063      	beq.n	800a95e <D16_GENERIC+0xea>
 800a896:	f001 0520 	and.w	r5, r1, #32
 800a89a:	f001 0110 	and.w	r1, r1, #16
 800a89e:	f8df e0e0 	ldr.w	lr, [pc, #224]	; 800a980 <D16_GENERIC+0x10c>
 800a8a2:	46c1      	mov	r9, r8
 800a8a4:	9104      	str	r1, [sp, #16]
 800a8a6:	2100      	movs	r1, #0
 800a8a8:	9505      	str	r5, [sp, #20]
 800a8aa:	e04d      	b.n	800a948 <D16_GENERIC+0xd4>
 800a8ac:	5d87      	ldrb	r7, [r0, r6]
 800a8ae:	7805      	ldrb	r5, [r0, #0]
 800a8b0:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 800a8b4:	eb05 2707 	add.w	r7, r5, r7, lsl #8
 800a8b8:	b2fe      	uxtb	r6, r7
 800a8ba:	f3c7 2707 	ubfx	r7, r7, #8, #8
 800a8be:	f85e 5026 	ldr.w	r5, [lr, r6, lsl #2]
 800a8c2:	f85e 6027 	ldr.w	r6, [lr, r7, lsl #2]
 800a8c6:	441d      	add	r5, r3
 800a8c8:	eb06 2395 	add.w	r3, r6, r5, lsr #10
 800a8cc:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800a8d0:	f3c3 0609 	ubfx	r6, r3, #0, #10
 800a8d4:	0a9b      	lsrs	r3, r3, #10
 800a8d6:	ea46 4605 	orr.w	r6, r6, r5, lsl #16
 800a8da:	4d27      	ldr	r5, [pc, #156]	; (800a978 <D16_GENERIC+0x104>)
 800a8dc:	fb26 c505 	smlad	r5, r6, r5, ip
 800a8e0:	4f26      	ldr	r7, [pc, #152]	; (800a97c <D16_GENERIC+0x108>)
 800a8e2:	fb26 fc07 	smuad	ip, r6, r7
 800a8e6:	9e04      	ldr	r6, [sp, #16]
 800a8e8:	f101 0801 	add.w	r8, r1, #1
 800a8ec:	f5a5 6500 	sub.w	r5, r5, #2048	; 0x800
 800a8f0:	b1ae      	cbz	r6, 800a91e <D16_GENERIC+0xaa>
 800a8f2:	442c      	add	r4, r5
 800a8f4:	f8d2 b020 	ldr.w	fp, [r2, #32]
 800a8f8:	eba4 040a 	sub.w	r4, r4, sl
 800a8fc:	46aa      	mov	sl, r5
 800a8fe:	17e7      	asrs	r7, r4, #31
 800a900:	fba4 450b 	umull	r4, r5, r4, fp
 800a904:	e9cd 4500 	strd	r4, r5, [sp]
 800a908:	fb0b 5407 	mla	r4, fp, r7, r5
 800a90c:	9401      	str	r4, [sp, #4]
 800a90e:	e9dd 4500 	ldrd	r4, r5, [sp]
 800a912:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 800a916:	f145 0500 	adc.w	r5, r5, #0
 800a91a:	006c      	lsls	r4, r5, #1
 800a91c:	4625      	mov	r5, r4
 800a91e:	f8b2 b028 	ldrh.w	fp, [r2, #40]	; 0x28
 800a922:	042d      	lsls	r5, r5, #16
 800a924:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800a928:	2700      	movs	r7, #0
 800a92a:	fb01 fb0b 	mul.w	fp, r1, fp
 800a92e:	fa1f f188 	uxth.w	r1, r8
 800a932:	fbc9 6705 	smlal	r6, r7, r9, r5
 800a936:	9e03      	ldr	r6, [sp, #12]
 800a938:	10bd      	asrs	r5, r7, #2
 800a93a:	f305 050f 	ssat	r5, #16, r5
 800a93e:	f826 501b 	strh.w	r5, [r6, fp, lsl #1]
 800a942:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800a944:	428d      	cmp	r5, r1
 800a946:	d90a      	bls.n	800a95e <D16_GENERIC+0xea>
 800a948:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 800a94a:	2d01      	cmp	r5, #1
 800a94c:	b2ee      	uxtb	r6, r5
 800a94e:	d1ad      	bne.n	800a8ac <D16_GENERIC+0x38>
 800a950:	9d05      	ldr	r5, [sp, #20]
 800a952:	f850 7b02 	ldr.w	r7, [r0], #2
 800a956:	2d00      	cmp	r5, #0
 800a958:	d0ae      	beq.n	800a8b8 <D16_GENERIC+0x44>
 800a95a:	ba7f      	rev16	r7, r7
 800a95c:	e7ac      	b.n	800a8b8 <D16_GENERIC+0x44>
 800a95e:	2000      	movs	r0, #0
 800a960:	9906      	ldr	r1, [sp, #24]
 800a962:	61d3      	str	r3, [r2, #28]
 800a964:	9b07      	ldr	r3, [sp, #28]
 800a966:	f8c2 c008 	str.w	ip, [r2, #8]
 800a96a:	60d1      	str	r1, [r2, #12]
 800a96c:	6193      	str	r3, [r2, #24]
 800a96e:	e9c2 4a04 	strd	r4, sl, [r2, #16]
 800a972:	b009      	add	sp, #36	; 0x24
 800a974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a978:	00030001 	.word	0x00030001
 800a97c:	00010003 	.word	0x00010003
 800a980:	24000000 	.word	0x24000000

0800a984 <D24_GENERIC>:
 800a984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a988:	e9d2 4304 	ldrd	r4, r3, [r2, #16]
 800a98c:	b089      	sub	sp, #36	; 0x24
 800a98e:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 800a990:	9303      	str	r3, [sp, #12]
 800a992:	6993      	ldr	r3, [r2, #24]
 800a994:	9104      	str	r1, [sp, #16]
 800a996:	9307      	str	r3, [sp, #28]
 800a998:	69d1      	ldr	r1, [r2, #28]
 800a99a:	e9d2 3802 	ldrd	r3, r8, [r2, #8]
 800a99e:	e9d2 a50c 	ldrd	sl, r5, [r2, #48]	; 0x30
 800a9a2:	2e00      	cmp	r6, #0
 800a9a4:	f000 8088 	beq.w	800aab8 <D24_GENERIC+0x134>
 800a9a8:	f005 0620 	and.w	r6, r5, #32
 800a9ac:	f005 0510 	and.w	r5, r5, #16
 800a9b0:	f04f 0c00 	mov.w	ip, #0
 800a9b4:	f8df e140 	ldr.w	lr, [pc, #320]	; 800aaf8 <D24_GENERIC+0x174>
 800a9b8:	9606      	str	r6, [sp, #24]
 800a9ba:	9505      	str	r5, [sp, #20]
 800a9bc:	e064      	b.n	800aa88 <D24_GENERIC+0x104>
 800a9be:	f810 5016 	ldrb.w	r5, [r0, r6, lsl #1]
 800a9c2:	eb00 0646 	add.w	r6, r0, r6, lsl #1
 800a9c6:	f810 b007 	ldrb.w	fp, [r0, r7]
 800a9ca:	042d      	lsls	r5, r5, #16
 800a9cc:	19f0      	adds	r0, r6, r7
 800a9ce:	eb05 250b 	add.w	r5, r5, fp, lsl #8
 800a9d2:	44a9      	add	r9, r5
 800a9d4:	fa5f f689 	uxtb.w	r6, r9
 800a9d8:	f3c9 2707 	ubfx	r7, r9, #8, #8
 800a9dc:	ea4f 4919 	mov.w	r9, r9, lsr #16
 800a9e0:	f85e 6026 	ldr.w	r6, [lr, r6, lsl #2]
 800a9e4:	f85e 7027 	ldr.w	r7, [lr, r7, lsl #2]
 800a9e8:	eb06 2691 	add.w	r6, r6, r1, lsr #10
 800a9ec:	f85e 1029 	ldr.w	r1, [lr, r9, lsl #2]
 800a9f0:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 800a9f4:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800a9f8:	f3c7 0509 	ubfx	r5, r7, #0, #10
 800a9fc:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 800aa00:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 800aa04:	4d3a      	ldr	r5, [pc, #232]	; (800aaf0 <D24_GENERIC+0x16c>)
 800aa06:	fb26 8705 	smlad	r7, r6, r5, r8
 800aa0a:	4d3a      	ldr	r5, [pc, #232]	; (800aaf4 <D24_GENERIC+0x170>)
 800aa0c:	fb26 3805 	smlad	r8, r6, r5, r3
 800aa10:	f3c1 0309 	ubfx	r3, r1, #0, #10
 800aa14:	eb03 0b43 	add.w	fp, r3, r3, lsl #1
 800aa18:	2301      	movs	r3, #1
 800aa1a:	eb08 084b 	add.w	r8, r8, fp, lsl #1
 800aa1e:	fb26 f603 	smuad	r6, r6, r3
 800aa22:	eb0c 0903 	add.w	r9, ip, r3
 800aa26:	eb0b 0306 	add.w	r3, fp, r6
 800aa2a:	9e05      	ldr	r6, [sp, #20]
 800aa2c:	f5a7 55d8 	sub.w	r5, r7, #6912	; 0x1b00
 800aa30:	b1ae      	cbz	r6, 800aa5e <D24_GENERIC+0xda>
 800aa32:	442c      	add	r4, r5
 800aa34:	9e03      	ldr	r6, [sp, #12]
 800aa36:	f8d2 b020 	ldr.w	fp, [r2, #32]
 800aa3a:	1ba4      	subs	r4, r4, r6
 800aa3c:	9503      	str	r5, [sp, #12]
 800aa3e:	17e7      	asrs	r7, r4, #31
 800aa40:	fba4 450b 	umull	r4, r5, r4, fp
 800aa44:	e9cd 4500 	strd	r4, r5, [sp]
 800aa48:	fb0b 5407 	mla	r4, fp, r7, r5
 800aa4c:	9401      	str	r4, [sp, #4]
 800aa4e:	e9dd 4500 	ldrd	r4, r5, [sp]
 800aa52:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 800aa56:	f145 0500 	adc.w	r5, r5, #0
 800aa5a:	006c      	lsls	r4, r5, #1
 800aa5c:	4625      	mov	r5, r4
 800aa5e:	f8b2 b028 	ldrh.w	fp, [r2, #40]	; 0x28
 800aa62:	03ad      	lsls	r5, r5, #14
 800aa64:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800aa68:	2700      	movs	r7, #0
 800aa6a:	fb0c fb0b 	mul.w	fp, ip, fp
 800aa6e:	fa1f fc89 	uxth.w	ip, r9
 800aa72:	fbca 6705 	smlal	r6, r7, sl, r5
 800aa76:	9e04      	ldr	r6, [sp, #16]
 800aa78:	10bd      	asrs	r5, r7, #2
 800aa7a:	f305 050f 	ssat	r5, #16, r5
 800aa7e:	f826 501b 	strh.w	r5, [r6, fp, lsl #1]
 800aa82:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800aa84:	4565      	cmp	r5, ip
 800aa86:	d917      	bls.n	800aab8 <D24_GENERIC+0x134>
 800aa88:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 800aa8a:	f890 9000 	ldrb.w	r9, [r0]
 800aa8e:	b2ef      	uxtb	r7, r5
 800aa90:	2d01      	cmp	r5, #1
 800aa92:	b23e      	sxth	r6, r7
 800aa94:	d193      	bne.n	800a9be <D24_GENERIC+0x3a>
 800aa96:	9d06      	ldr	r5, [sp, #24]
 800aa98:	b1dd      	cbz	r5, 800aad2 <D24_GENERIC+0x14e>
 800aa9a:	78c7      	ldrb	r7, [r0, #3]
 800aa9c:	ea4f 2609 	mov.w	r6, r9, lsl #8
 800aaa0:	f01c 0f01 	tst.w	ip, #1
 800aaa4:	ea4f 2507 	mov.w	r5, r7, lsl #8
 800aaa8:	eb06 4607 	add.w	r6, r6, r7, lsl #16
 800aaac:	d11a      	bne.n	800aae4 <D24_GENERIC+0x160>
 800aaae:	f890 9001 	ldrb.w	r9, [r0, #1]
 800aab2:	3002      	adds	r0, #2
 800aab4:	44b1      	add	r9, r6
 800aab6:	e78d      	b.n	800a9d4 <D24_GENERIC+0x50>
 800aab8:	6093      	str	r3, [r2, #8]
 800aaba:	2000      	movs	r0, #0
 800aabc:	9b03      	ldr	r3, [sp, #12]
 800aabe:	f8c2 800c 	str.w	r8, [r2, #12]
 800aac2:	6153      	str	r3, [r2, #20]
 800aac4:	9b07      	ldr	r3, [sp, #28]
 800aac6:	61d1      	str	r1, [r2, #28]
 800aac8:	6114      	str	r4, [r2, #16]
 800aaca:	6193      	str	r3, [r2, #24]
 800aacc:	b009      	add	sp, #36	; 0x24
 800aace:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aad2:	7845      	ldrb	r5, [r0, #1]
 800aad4:	3003      	adds	r0, #3
 800aad6:	f810 6c01 	ldrb.w	r6, [r0, #-1]
 800aada:	022d      	lsls	r5, r5, #8
 800aadc:	eb05 4506 	add.w	r5, r5, r6, lsl #16
 800aae0:	44a9      	add	r9, r5
 800aae2:	e777      	b.n	800a9d4 <D24_GENERIC+0x50>
 800aae4:	7886      	ldrb	r6, [r0, #2]
 800aae6:	3004      	adds	r0, #4
 800aae8:	eb05 4506 	add.w	r5, r5, r6, lsl #16
 800aaec:	44a9      	add	r9, r5
 800aaee:	e771      	b.n	800a9d4 <D24_GENERIC+0x50>
 800aaf0:	00030001 	.word	0x00030001
 800aaf4:	00060007 	.word	0x00060007
 800aaf8:	24000000 	.word	0x24000000

0800aafc <D32_GENERIC>:
 800aafc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab00:	e9d2 4304 	ldrd	r4, r3, [r2, #16]
 800ab04:	b089      	sub	sp, #36	; 0x24
 800ab06:	6b15      	ldr	r5, [r2, #48]	; 0x30
 800ab08:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 800ab0a:	9302      	str	r3, [sp, #8]
 800ab0c:	6993      	ldr	r3, [r2, #24]
 800ab0e:	9104      	str	r1, [sp, #16]
 800ab10:	9307      	str	r3, [sp, #28]
 800ab12:	9503      	str	r5, [sp, #12]
 800ab14:	69d1      	ldr	r1, [r2, #28]
 800ab16:	6b55      	ldr	r5, [r2, #52]	; 0x34
 800ab18:	e9d2 3802 	ldrd	r3, r8, [r2, #8]
 800ab1c:	2e00      	cmp	r6, #0
 800ab1e:	f000 8097 	beq.w	800ac50 <D32_GENERIC+0x154>
 800ab22:	f005 0620 	and.w	r6, r5, #32
 800ab26:	f005 0510 	and.w	r5, r5, #16
 800ab2a:	f04f 0e00 	mov.w	lr, #0
 800ab2e:	f8df c150 	ldr.w	ip, [pc, #336]	; 800ac80 <D32_GENERIC+0x184>
 800ab32:	9606      	str	r6, [sp, #24]
 800ab34:	9505      	str	r5, [sp, #20]
 800ab36:	e079      	b.n	800ac2c <D32_GENERIC+0x130>
 800ab38:	783d      	ldrb	r5, [r7, #0]
 800ab3a:	f810 b009 	ldrb.w	fp, [r0, r9]
 800ab3e:	042d      	lsls	r5, r5, #16
 800ab40:	f810 a006 	ldrb.w	sl, [r0, r6]
 800ab44:	f890 9000 	ldrb.w	r9, [r0]
 800ab48:	eb07 0046 	add.w	r0, r7, r6, lsl #1
 800ab4c:	eb05 650b 	add.w	r5, r5, fp, lsl #24
 800ab50:	eb05 250a 	add.w	r5, r5, sl, lsl #8
 800ab54:	44a9      	add	r9, r5
 800ab56:	fa5f f789 	uxtb.w	r7, r9
 800ab5a:	f3c9 2507 	ubfx	r5, r9, #8, #8
 800ab5e:	f3c9 4607 	ubfx	r6, r9, #16, #8
 800ab62:	ea4f 6919 	mov.w	r9, r9, lsr #24
 800ab66:	f85c 7027 	ldr.w	r7, [ip, r7, lsl #2]
 800ab6a:	f85c 5025 	ldr.w	r5, [ip, r5, lsl #2]
 800ab6e:	eb07 2191 	add.w	r1, r7, r1, lsr #10
 800ab72:	f85c 6026 	ldr.w	r6, [ip, r6, lsl #2]
 800ab76:	f85c 7029 	ldr.w	r7, [ip, r9, lsl #2]
 800ab7a:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 800ab7e:	f3c1 0909 	ubfx	r9, r1, #0, #10
 800ab82:	eb06 2695 	add.w	r6, r6, r5, lsr #10
 800ab86:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800ab8a:	eb07 2196 	add.w	r1, r7, r6, lsr #10
 800ab8e:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800ab92:	ea45 4909 	orr.w	r9, r5, r9, lsl #16
 800ab96:	f3c1 0509 	ubfx	r5, r1, #0, #10
 800ab9a:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 800ab9e:	4d34      	ldr	r5, [pc, #208]	; (800ac70 <D32_GENERIC+0x174>)
 800aba0:	fb29 8805 	smlad	r8, r9, r5, r8
 800aba4:	f44f 3580 	mov.w	r5, #65536	; 0x10000
 800aba8:	fb26 8705 	smlad	r7, r6, r5, r8
 800abac:	4d31      	ldr	r5, [pc, #196]	; (800ac74 <D32_GENERIC+0x178>)
 800abae:	fb29 3305 	smlad	r3, r9, r5, r3
 800abb2:	4d31      	ldr	r5, [pc, #196]	; (800ac78 <D32_GENERIC+0x17c>)
 800abb4:	fb26 3805 	smlad	r8, r6, r5, r3
 800abb8:	2301      	movs	r3, #1
 800abba:	fb29 f903 	smuad	r9, r9, r3
 800abbe:	4b2f      	ldr	r3, [pc, #188]	; (800ac7c <D32_GENERIC+0x180>)
 800abc0:	fb26 9303 	smlad	r3, r6, r3, r9
 800abc4:	9e05      	ldr	r6, [sp, #20]
 800abc6:	f10e 0901 	add.w	r9, lr, #1
 800abca:	f5a7 4580 	sub.w	r5, r7, #16384	; 0x4000
 800abce:	b1ae      	cbz	r6, 800abfc <D32_GENERIC+0x100>
 800abd0:	442c      	add	r4, r5
 800abd2:	9e02      	ldr	r6, [sp, #8]
 800abd4:	f8d2 a020 	ldr.w	sl, [r2, #32]
 800abd8:	1ba4      	subs	r4, r4, r6
 800abda:	9502      	str	r5, [sp, #8]
 800abdc:	17e7      	asrs	r7, r4, #31
 800abde:	fba4 450a 	umull	r4, r5, r4, sl
 800abe2:	e9cd 4500 	strd	r4, r5, [sp]
 800abe6:	fb0a 5407 	mla	r4, sl, r7, r5
 800abea:	9401      	str	r4, [sp, #4]
 800abec:	e9dd 4500 	ldrd	r4, r5, [sp]
 800abf0:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 800abf4:	f145 0500 	adc.w	r5, r5, #0
 800abf8:	006c      	lsls	r4, r5, #1
 800abfa:	4625      	mov	r5, r4
 800abfc:	f8b2 a028 	ldrh.w	sl, [r2, #40]	; 0x28
 800ac00:	036d      	lsls	r5, r5, #13
 800ac02:	9f03      	ldr	r7, [sp, #12]
 800ac04:	fb0e fb0a 	mul.w	fp, lr, sl
 800ac08:	fa1f fe89 	uxth.w	lr, r9
 800ac0c:	f04f 0a00 	mov.w	sl, #0
 800ac10:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 800ac14:	9e04      	ldr	r6, [sp, #16]
 800ac16:	fbc7 9a05 	smlal	r9, sl, r7, r5
 800ac1a:	4657      	mov	r7, sl
 800ac1c:	10bd      	asrs	r5, r7, #2
 800ac1e:	f305 050f 	ssat	r5, #16, r5
 800ac22:	f826 501b 	strh.w	r5, [r6, fp, lsl #1]
 800ac26:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800ac28:	4575      	cmp	r5, lr
 800ac2a:	d911      	bls.n	800ac50 <D32_GENERIC+0x154>
 800ac2c:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 800ac2e:	b2ee      	uxtb	r6, r5
 800ac30:	2d01      	cmp	r5, #1
 800ac32:	eb00 0746 	add.w	r7, r0, r6, lsl #1
 800ac36:	eb06 0946 	add.w	r9, r6, r6, lsl #1
 800ac3a:	f47f af7d 	bne.w	800ab38 <D32_GENERIC+0x3c>
 800ac3e:	1d05      	adds	r5, r0, #4
 800ac40:	f8d0 9000 	ldr.w	r9, [r0]
 800ac44:	9806      	ldr	r0, [sp, #24]
 800ac46:	b180      	cbz	r0, 800ac6a <D32_GENERIC+0x16e>
 800ac48:	fa99 f999 	rev16.w	r9, r9
 800ac4c:	4628      	mov	r0, r5
 800ac4e:	e782      	b.n	800ab56 <D32_GENERIC+0x5a>
 800ac50:	6093      	str	r3, [r2, #8]
 800ac52:	2000      	movs	r0, #0
 800ac54:	9b02      	ldr	r3, [sp, #8]
 800ac56:	f8c2 800c 	str.w	r8, [r2, #12]
 800ac5a:	6153      	str	r3, [r2, #20]
 800ac5c:	9b07      	ldr	r3, [sp, #28]
 800ac5e:	61d1      	str	r1, [r2, #28]
 800ac60:	6114      	str	r4, [r2, #16]
 800ac62:	6193      	str	r3, [r2, #24]
 800ac64:	b009      	add	sp, #36	; 0x24
 800ac66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac6a:	4628      	mov	r0, r5
 800ac6c:	e773      	b.n	800ab56 <D32_GENERIC+0x5a>
 800ac6e:	bf00      	nop
 800ac70:	00060003 	.word	0x00060003
 800ac74:	000a000c 	.word	0x000a000c
 800ac78:	000c000a 	.word	0x000c000a
 800ac7c:	00030006 	.word	0x00030006
 800ac80:	24000000 	.word	0x24000000

0800ac84 <D48_GENERIC>:
 800ac84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac88:	6913      	ldr	r3, [r2, #16]
 800ac8a:	b089      	sub	sp, #36	; 0x24
 800ac8c:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800ac8e:	9301      	str	r3, [sp, #4]
 800ac90:	6953      	ldr	r3, [r2, #20]
 800ac92:	9104      	str	r1, [sp, #16]
 800ac94:	9302      	str	r3, [sp, #8]
 800ac96:	6993      	ldr	r3, [r2, #24]
 800ac98:	f8d2 c01c 	ldr.w	ip, [r2, #28]
 800ac9c:	9307      	str	r3, [sp, #28]
 800ac9e:	e9d2 3102 	ldrd	r3, r1, [r2, #8]
 800aca2:	9100      	str	r1, [sp, #0]
 800aca4:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800aca6:	9103      	str	r1, [sp, #12]
 800aca8:	6b51      	ldr	r1, [r2, #52]	; 0x34
 800acaa:	2c00      	cmp	r4, #0
 800acac:	f000 80be 	beq.w	800ae2c <D48_GENERIC+0x1a8>
 800acb0:	f001 0420 	and.w	r4, r1, #32
 800acb4:	f001 0110 	and.w	r1, r1, #16
 800acb8:	f04f 0e00 	mov.w	lr, #0
 800acbc:	9105      	str	r1, [sp, #20]
 800acbe:	9406      	str	r4, [sp, #24]
 800acc0:	4962      	ldr	r1, [pc, #392]	; (800ae4c <D48_GENERIC+0x1c8>)
 800acc2:	e0a0      	b.n	800ae06 <D48_GENERIC+0x182>
 800acc4:	eb00 0608 	add.w	r6, r0, r8
 800acc8:	f810 a008 	ldrb.w	sl, [r0, r8]
 800accc:	f810 9005 	ldrb.w	r9, [r0, r5]
 800acd0:	5df4      	ldrb	r4, [r6, r7]
 800acd2:	443e      	add	r6, r7
 800acd4:	f890 b000 	ldrb.w	fp, [r0]
 800acd8:	0420      	lsls	r0, r4, #16
 800acda:	eb06 0408 	add.w	r4, r6, r8
 800acde:	f816 6008 	ldrb.w	r6, [r6, r8]
 800ace2:	eb00 6a0a 	add.w	sl, r0, sl, lsl #24
 800ace6:	f814 8007 	ldrb.w	r8, [r4, r7]
 800acea:	4427      	add	r7, r4
 800acec:	eb0a 2a09 	add.w	sl, sl, r9, lsl #8
 800acf0:	eb08 2606 	add.w	r6, r8, r6, lsl #8
 800acf4:	eb0a 040b 	add.w	r4, sl, fp
 800acf8:	eb07 0045 	add.w	r0, r7, r5, lsl #1
 800acfc:	f3c6 2807 	ubfx	r8, r6, #8, #8
 800ad00:	b2f7      	uxtb	r7, r6
 800ad02:	b2e6      	uxtb	r6, r4
 800ad04:	f3c4 2507 	ubfx	r5, r4, #8, #8
 800ad08:	f3c4 4907 	ubfx	r9, r4, #16, #8
 800ad0c:	ea4f 6b14 	mov.w	fp, r4, lsr #24
 800ad10:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800ad14:	f851 5025 	ldr.w	r5, [r1, r5, lsl #2]
 800ad18:	eb06 269c 	add.w	r6, r6, ip, lsr #10
 800ad1c:	f851 9029 	ldr.w	r9, [r1, r9, lsl #2]
 800ad20:	f851 402b 	ldr.w	r4, [r1, fp, lsl #2]
 800ad24:	eb05 2596 	add.w	r5, r5, r6, lsr #10
 800ad28:	f851 7027 	ldr.w	r7, [r1, r7, lsl #2]
 800ad2c:	f851 c028 	ldr.w	ip, [r1, r8, lsl #2]
 800ad30:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800ad34:	eb09 2995 	add.w	r9, r9, r5, lsr #10
 800ad38:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800ad3c:	eb04 2499 	add.w	r4, r4, r9, lsr #10
 800ad40:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800ad44:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 800ad48:	9d00      	ldr	r5, [sp, #0]
 800ad4a:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 800ad4e:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800ad52:	eb0c 2c97 	add.w	ip, ip, r7, lsr #10
 800ad56:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800ad5a:	ea44 4909 	orr.w	r9, r4, r9, lsl #16
 800ad5e:	f3cc 0409 	ubfx	r4, ip, #0, #10
 800ad62:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 800ad66:	4c3a      	ldr	r4, [pc, #232]	; (800ae50 <D48_GENERIC+0x1cc>)
 800ad68:	fb26 5a04 	smlad	sl, r6, r4, r5
 800ad6c:	4c39      	ldr	r4, [pc, #228]	; (800ae54 <D48_GENERIC+0x1d0>)
 800ad6e:	fb29 aa04 	smlad	sl, r9, r4, sl
 800ad72:	f44f 3480 	mov.w	r4, #65536	; 0x10000
 800ad76:	fb27 aa04 	smlad	sl, r7, r4, sl
 800ad7a:	4c37      	ldr	r4, [pc, #220]	; (800ae58 <D48_GENERIC+0x1d4>)
 800ad7c:	fb26 3304 	smlad	r3, r6, r4, r3
 800ad80:	f04f 141b 	mov.w	r4, #1769499	; 0x1b001b
 800ad84:	fb29 3304 	smlad	r3, r9, r4, r3
 800ad88:	4c34      	ldr	r4, [pc, #208]	; (800ae5c <D48_GENERIC+0x1d8>)
 800ad8a:	fb27 3304 	smlad	r3, r7, r4, r3
 800ad8e:	2501      	movs	r5, #1
 800ad90:	9300      	str	r3, [sp, #0]
 800ad92:	fb26 f605 	smuad	r6, r6, r5
 800ad96:	4b32      	ldr	r3, [pc, #200]	; (800ae60 <D48_GENERIC+0x1dc>)
 800ad98:	fb29 6903 	smlad	r9, r9, r3, r6
 800ad9c:	4b31      	ldr	r3, [pc, #196]	; (800ae64 <D48_GENERIC+0x1e0>)
 800ad9e:	fb27 9303 	smlad	r3, r7, r3, r9
 800ada2:	9c05      	ldr	r4, [sp, #20]
 800ada4:	eb0e 0805 	add.w	r8, lr, r5
 800ada8:	f5aa 4a58 	sub.w	sl, sl, #55296	; 0xd800
 800adac:	b19c      	cbz	r4, 800add6 <D48_GENERIC+0x152>
 800adae:	9c01      	ldr	r4, [sp, #4]
 800adb0:	9d02      	ldr	r5, [sp, #8]
 800adb2:	4454      	add	r4, sl
 800adb4:	f8d2 9020 	ldr.w	r9, [r2, #32]
 800adb8:	f8cd a008 	str.w	sl, [sp, #8]
 800adbc:	1b64      	subs	r4, r4, r5
 800adbe:	fba4 ab09 	umull	sl, fp, r4, r9
 800adc2:	17e7      	asrs	r7, r4, #31
 800adc4:	f11a 4400 	adds.w	r4, sl, #2147483648	; 0x80000000
 800adc8:	fb09 bb07 	mla	fp, r9, r7, fp
 800adcc:	f14b 0500 	adc.w	r5, fp, #0
 800add0:	006c      	lsls	r4, r5, #1
 800add2:	46a2      	mov	sl, r4
 800add4:	9401      	str	r4, [sp, #4]
 800add6:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 800add8:	ea4f 2aca 	mov.w	sl, sl, lsl #11
 800addc:	9d03      	ldr	r5, [sp, #12]
 800adde:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 800ade2:	fb0e f606 	mul.w	r6, lr, r6
 800ade6:	fa1f fe88 	uxth.w	lr, r8
 800adea:	f04f 0800 	mov.w	r8, #0
 800adee:	fbc5 780a 	smlal	r7, r8, r5, sl
 800adf2:	4645      	mov	r5, r8
 800adf4:	10ac      	asrs	r4, r5, #2
 800adf6:	9d04      	ldr	r5, [sp, #16]
 800adf8:	f304 040f 	ssat	r4, #16, r4
 800adfc:	f825 4016 	strh.w	r4, [r5, r6, lsl #1]
 800ae00:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800ae02:	4574      	cmp	r4, lr
 800ae04:	d912      	bls.n	800ae2c <D48_GENERIC+0x1a8>
 800ae06:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 800ae08:	b2e5      	uxtb	r5, r4
 800ae0a:	2c01      	cmp	r4, #1
 800ae0c:	eb05 0845 	add.w	r8, r5, r5, lsl #1
 800ae10:	f1c5 0700 	rsb	r7, r5, #0
 800ae14:	f47f af56 	bne.w	800acc4 <D48_GENERIC+0x40>
 800ae18:	9d06      	ldr	r5, [sp, #24]
 800ae1a:	e9d0 4600 	ldrd	r4, r6, [r0]
 800ae1e:	3006      	adds	r0, #6
 800ae20:	2d00      	cmp	r5, #0
 800ae22:	f43f af6b 	beq.w	800acfc <D48_GENERIC+0x78>
 800ae26:	ba64      	rev16	r4, r4
 800ae28:	ba76      	rev16	r6, r6
 800ae2a:	e767      	b.n	800acfc <D48_GENERIC+0x78>
 800ae2c:	6093      	str	r3, [r2, #8]
 800ae2e:	2000      	movs	r0, #0
 800ae30:	9b00      	ldr	r3, [sp, #0]
 800ae32:	f8c2 c01c 	str.w	ip, [r2, #28]
 800ae36:	60d3      	str	r3, [r2, #12]
 800ae38:	9b01      	ldr	r3, [sp, #4]
 800ae3a:	6113      	str	r3, [r2, #16]
 800ae3c:	9b02      	ldr	r3, [sp, #8]
 800ae3e:	6153      	str	r3, [r2, #20]
 800ae40:	9b07      	ldr	r3, [sp, #28]
 800ae42:	6193      	str	r3, [r2, #24]
 800ae44:	b009      	add	sp, #36	; 0x24
 800ae46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae4a:	bf00      	nop
 800ae4c:	24000000 	.word	0x24000000
 800ae50:	000f000a 	.word	0x000f000a
 800ae54:	00060003 	.word	0x00060003
 800ae58:	00150019 	.word	0x00150019
 800ae5c:	00190015 	.word	0x00190015
 800ae60:	00030006 	.word	0x00030006
 800ae64:	000a000f 	.word	0x000a000f

0800ae68 <D64_GENERIC>:
 800ae68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae6c:	6913      	ldr	r3, [r2, #16]
 800ae6e:	b089      	sub	sp, #36	; 0x24
 800ae70:	6b15      	ldr	r5, [r2, #48]	; 0x30
 800ae72:	9300      	str	r3, [sp, #0]
 800ae74:	6953      	ldr	r3, [r2, #20]
 800ae76:	9105      	str	r1, [sp, #20]
 800ae78:	9303      	str	r3, [sp, #12]
 800ae7a:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
 800ae7c:	6993      	ldr	r3, [r2, #24]
 800ae7e:	69d4      	ldr	r4, [r2, #28]
 800ae80:	9307      	str	r3, [sp, #28]
 800ae82:	9504      	str	r5, [sp, #16]
 800ae84:	e9d2 3602 	ldrd	r3, r6, [r2, #8]
 800ae88:	2900      	cmp	r1, #0
 800ae8a:	f000 80e8 	beq.w	800b05e <D64_GENERIC+0x1f6>
 800ae8e:	6a11      	ldr	r1, [r2, #32]
 800ae90:	2500      	movs	r5, #0
 800ae92:	46b3      	mov	fp, r6
 800ae94:	9302      	str	r3, [sp, #8]
 800ae96:	9106      	str	r1, [sp, #24]
 800ae98:	4978      	ldr	r1, [pc, #480]	; (800b07c <D64_GENERIC+0x214>)
 800ae9a:	e0cc      	b.n	800b036 <D64_GENERIC+0x1ce>
 800ae9c:	eb0e 084e 	add.w	r8, lr, lr, lsl #1
 800aea0:	f1ce 0c00 	rsb	ip, lr, #0
 800aea4:	f890 9000 	ldrb.w	r9, [r0]
 800aea8:	eb00 0708 	add.w	r7, r0, r8
 800aeac:	f810 6008 	ldrb.w	r6, [r0, r8]
 800aeb0:	eb07 0a4c 	add.w	sl, r7, ip, lsl #1
 800aeb4:	f817 000c 	ldrb.w	r0, [r7, ip]
 800aeb8:	f817 301c 	ldrb.w	r3, [r7, ip, lsl #1]
 800aebc:	eb0a 0748 	add.w	r7, sl, r8, lsl #1
 800aec0:	f81a a018 	ldrb.w	sl, [sl, r8, lsl #1]
 800aec4:	ea4f 4800 	mov.w	r8, r0, lsl #16
 800aec8:	f817 000c 	ldrb.w	r0, [r7, ip]
 800aecc:	eb08 6606 	add.w	r6, r8, r6, lsl #24
 800aed0:	f817 801c 	ldrb.w	r8, [r7, ip, lsl #1]
 800aed4:	0400      	lsls	r0, r0, #16
 800aed6:	4467      	add	r7, ip
 800aed8:	eb06 2603 	add.w	r6, r6, r3, lsl #8
 800aedc:	eb00 600a 	add.w	r0, r0, sl, lsl #24
 800aee0:	f817 a01c 	ldrb.w	sl, [r7, ip, lsl #1]
 800aee4:	eb07 074c 	add.w	r7, r7, ip, lsl #1
 800aee8:	444e      	add	r6, r9
 800aeea:	eb00 2808 	add.w	r8, r0, r8, lsl #8
 800aeee:	eb07 008e 	add.w	r0, r7, lr, lsl #2
 800aef2:	44c2      	add	sl, r8
 800aef4:	b2f7      	uxtb	r7, r6
 800aef6:	f3c6 2807 	ubfx	r8, r6, #8, #8
 800aefa:	f3c6 4e07 	ubfx	lr, r6, #16, #8
 800aefe:	0e36      	lsrs	r6, r6, #24
 800af00:	f851 7027 	ldr.w	r7, [r1, r7, lsl #2]
 800af04:	fa5f fc8a 	uxtb.w	ip, sl
 800af08:	f851 8028 	ldr.w	r8, [r1, r8, lsl #2]
 800af0c:	f3ca 2907 	ubfx	r9, sl, #8, #8
 800af10:	443c      	add	r4, r7
 800af12:	f851 702e 	ldr.w	r7, [r1, lr, lsl #2]
 800af16:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800af1a:	eb08 2894 	add.w	r8, r8, r4, lsr #10
 800af1e:	f851 c02c 	ldr.w	ip, [r1, ip, lsl #2]
 800af22:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800af26:	4b56      	ldr	r3, [pc, #344]	; (800b080 <D64_GENERIC+0x218>)
 800af28:	eb07 2e98 	add.w	lr, r7, r8, lsr #10
 800af2c:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800af30:	f851 7029 	ldr.w	r7, [r1, r9, lsl #2]
 800af34:	eb06 269e 	add.w	r6, r6, lr, lsr #10
 800af38:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800af3c:	ea48 4804 	orr.w	r8, r8, r4, lsl #16
 800af40:	f3ca 4407 	ubfx	r4, sl, #16, #8
 800af44:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 800af48:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800af4c:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 800af50:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 800af54:	eb07 279c 	add.w	r7, r7, ip, lsr #10
 800af58:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800af5c:	f851 902a 	ldr.w	r9, [r1, sl, lsl #2]
 800af60:	ea46 460e 	orr.w	r6, r6, lr, lsl #16
 800af64:	eb04 2a97 	add.w	sl, r4, r7, lsr #10
 800af68:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800af6c:	eb09 299a 	add.w	r9, r9, sl, lsr #10
 800af70:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800af74:	ea47 4c0c 	orr.w	ip, r7, ip, lsl #16
 800af78:	f3c9 0709 	ubfx	r7, r9, #0, #10
 800af7c:	ea4f 2499 	mov.w	r4, r9, lsr #10
 800af80:	ea47 4a0a 	orr.w	sl, r7, sl, lsl #16
 800af84:	fb28 b903 	smlad	r9, r8, r3, fp
 800af88:	4b3e      	ldr	r3, [pc, #248]	; (800b084 <D64_GENERIC+0x21c>)
 800af8a:	fb26 9903 	smlad	r9, r6, r3, r9
 800af8e:	4b3e      	ldr	r3, [pc, #248]	; (800b088 <D64_GENERIC+0x220>)
 800af90:	fb2c 9703 	smlad	r7, ip, r3, r9
 800af94:	f44f 3980 	mov.w	r9, #65536	; 0x10000
 800af98:	fb2a 7909 	smlad	r9, sl, r9, r7
 800af9c:	4f3b      	ldr	r7, [pc, #236]	; (800b08c <D64_GENERIC+0x224>)
 800af9e:	9b02      	ldr	r3, [sp, #8]
 800afa0:	fb28 3307 	smlad	r3, r8, r7, r3
 800afa4:	fb2a 3317 	smladx	r3, sl, r7, r3
 800afa8:	4f39      	ldr	r7, [pc, #228]	; (800b090 <D64_GENERIC+0x228>)
 800afaa:	fb26 3307 	smlad	r3, r6, r7, r3
 800afae:	fb2c 3b17 	smladx	fp, ip, r7, r3
 800afb2:	f04f 0e01 	mov.w	lr, #1
 800afb6:	fb28 f80e 	smuad	r8, r8, lr
 800afba:	4b36      	ldr	r3, [pc, #216]	; (800b094 <D64_GENERIC+0x22c>)
 800afbc:	fb26 8603 	smlad	r6, r6, r3, r8
 800afc0:	4b35      	ldr	r3, [pc, #212]	; (800b098 <D64_GENERIC+0x230>)
 800afc2:	fb2c 6c03 	smlad	ip, ip, r3, r6
 800afc6:	4b35      	ldr	r3, [pc, #212]	; (800b09c <D64_GENERIC+0x234>)
 800afc8:	fb2a c303 	smlad	r3, sl, r3, ip
 800afcc:	9f06      	ldr	r7, [sp, #24]
 800afce:	f5a9 3900 	sub.w	r9, r9, #131072	; 0x20000
 800afd2:	9302      	str	r3, [sp, #8]
 800afd4:	b1cf      	cbz	r7, 800b00a <D64_GENERIC+0x1a2>
 800afd6:	9b00      	ldr	r3, [sp, #0]
 800afd8:	444b      	add	r3, r9
 800afda:	461e      	mov	r6, r3
 800afdc:	9b03      	ldr	r3, [sp, #12]
 800afde:	f8cd 900c 	str.w	r9, [sp, #12]
 800afe2:	1af6      	subs	r6, r6, r3
 800afe4:	46b0      	mov	r8, r6
 800afe6:	ea4f 79e6 	mov.w	r9, r6, asr #31
 800afea:	e9cd 8900 	strd	r8, r9, [sp]
 800afee:	fba6 8907 	umull	r8, r9, r6, r7
 800aff2:	9e01      	ldr	r6, [sp, #4]
 800aff4:	fb07 9306 	mla	r3, r7, r6, r9
 800aff8:	4646      	mov	r6, r8
 800affa:	f116 4600 	adds.w	r6, r6, #2147483648	; 0x80000000
 800affe:	f143 0700 	adc.w	r7, r3, #0
 800b002:	fa07 f30e 	lsl.w	r3, r7, lr
 800b006:	4699      	mov	r9, r3
 800b008:	9300      	str	r3, [sp, #0]
 800b00a:	f8b2 c028 	ldrh.w	ip, [r2, #40]	; 0x28
 800b00e:	ea4f 2989 	mov.w	r9, r9, lsl #10
 800b012:	9b04      	ldr	r3, [sp, #16]
 800b014:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800b018:	2700      	movs	r7, #0
 800b01a:	fb05 fc0c 	mul.w	ip, r5, ip
 800b01e:	3501      	adds	r5, #1
 800b020:	fbc3 6709 	smlal	r6, r7, r3, r9
 800b024:	9b05      	ldr	r3, [sp, #20]
 800b026:	10be      	asrs	r6, r7, #2
 800b028:	f306 060f 	ssat	r6, #16, r6
 800b02c:	f823 601c 	strh.w	r6, [r3, ip, lsl #1]
 800b030:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 800b032:	42ae      	cmp	r6, r5
 800b034:	dd11      	ble.n	800b05a <D64_GENERIC+0x1f2>
 800b036:	f8b2 e02a 	ldrh.w	lr, [r2, #42]	; 0x2a
 800b03a:	f1be 0f01 	cmp.w	lr, #1
 800b03e:	f47f af2d 	bne.w	800ae9c <D64_GENERIC+0x34>
 800b042:	6b57      	ldr	r7, [r2, #52]	; 0x34
 800b044:	f100 0c08 	add.w	ip, r0, #8
 800b048:	06bb      	lsls	r3, r7, #26
 800b04a:	e9d0 6a00 	ldrd	r6, sl, [r0]
 800b04e:	d513      	bpl.n	800b078 <D64_GENERIC+0x210>
 800b050:	ba76      	rev16	r6, r6
 800b052:	fa9a fa9a 	rev16.w	sl, sl
 800b056:	4660      	mov	r0, ip
 800b058:	e74c      	b.n	800aef4 <D64_GENERIC+0x8c>
 800b05a:	465e      	mov	r6, fp
 800b05c:	9b02      	ldr	r3, [sp, #8]
 800b05e:	6093      	str	r3, [r2, #8]
 800b060:	2000      	movs	r0, #0
 800b062:	9b00      	ldr	r3, [sp, #0]
 800b064:	60d6      	str	r6, [r2, #12]
 800b066:	6113      	str	r3, [r2, #16]
 800b068:	9b03      	ldr	r3, [sp, #12]
 800b06a:	61d4      	str	r4, [r2, #28]
 800b06c:	6153      	str	r3, [r2, #20]
 800b06e:	9b07      	ldr	r3, [sp, #28]
 800b070:	6193      	str	r3, [r2, #24]
 800b072:	b009      	add	sp, #36	; 0x24
 800b074:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b078:	4660      	mov	r0, ip
 800b07a:	e73b      	b.n	800aef4 <D64_GENERIC+0x8c>
 800b07c:	24000000 	.word	0x24000000
 800b080:	001c0015 	.word	0x001c0015
 800b084:	000f000a 	.word	0x000f000a
 800b088:	00060003 	.word	0x00060003
 800b08c:	0024002a 	.word	0x0024002a
 800b090:	002e0030 	.word	0x002e0030
 800b094:	00030006 	.word	0x00030006
 800b098:	000a000f 	.word	0x000a000f
 800b09c:	0015001c 	.word	0x0015001c

0800b0a0 <D80_GENERIC>:
 800b0a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0a4:	b08b      	sub	sp, #44	; 0x2c
 800b0a6:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800b0a8:	9107      	str	r1, [sp, #28]
 800b0aa:	6911      	ldr	r1, [r2, #16]
 800b0ac:	9104      	str	r1, [sp, #16]
 800b0ae:	6951      	ldr	r1, [r2, #20]
 800b0b0:	9105      	str	r1, [sp, #20]
 800b0b2:	6991      	ldr	r1, [r2, #24]
 800b0b4:	9109      	str	r1, [sp, #36]	; 0x24
 800b0b6:	69d1      	ldr	r1, [r2, #28]
 800b0b8:	9102      	str	r1, [sp, #8]
 800b0ba:	6891      	ldr	r1, [r2, #8]
 800b0bc:	9103      	str	r1, [sp, #12]
 800b0be:	68d1      	ldr	r1, [r2, #12]
 800b0c0:	9101      	str	r1, [sp, #4]
 800b0c2:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800b0c4:	9106      	str	r1, [sp, #24]
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	f000 810b 	beq.w	800b2e2 <D80_GENERIC+0x242>
 800b0cc:	6a13      	ldr	r3, [r2, #32]
 800b0ce:	f04f 0800 	mov.w	r8, #0
 800b0d2:	f8df c260 	ldr.w	ip, [pc, #608]	; 800b334 <D80_GENERIC+0x294>
 800b0d6:	9308      	str	r3, [sp, #32]
 800b0d8:	9200      	str	r2, [sp, #0]
 800b0da:	e0ee      	b.n	800b2ba <D80_GENERIC+0x21a>
 800b0dc:	b2db      	uxtb	r3, r3
 800b0de:	f890 e000 	ldrb.w	lr, [r0]
 800b0e2:	b219      	sxth	r1, r3
 800b0e4:	425c      	negs	r4, r3
 800b0e6:	f810 9003 	ldrb.w	r9, [r0, r3]
 800b0ea:	004e      	lsls	r6, r1, #1
 800b0ec:	eb01 0581 	add.w	r5, r1, r1, lsl #2
 800b0f0:	4431      	add	r1, r6
 800b0f2:	1843      	adds	r3, r0, r1
 800b0f4:	f810 b001 	ldrb.w	fp, [r0, r1]
 800b0f8:	1919      	adds	r1, r3, r4
 800b0fa:	5d1b      	ldrb	r3, [r3, r4]
 800b0fc:	1948      	adds	r0, r1, r5
 800b0fe:	f811 a005 	ldrb.w	sl, [r1, r5]
 800b102:	041b      	lsls	r3, r3, #16
 800b104:	1907      	adds	r7, r0, r4
 800b106:	5d01      	ldrb	r1, [r0, r4]
 800b108:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 800b10c:	f810 0014 	ldrb.w	r0, [r0, r4, lsl #1]
 800b110:	eb07 0b44 	add.w	fp, r7, r4, lsl #1
 800b114:	f817 7014 	ldrb.w	r7, [r7, r4, lsl #1]
 800b118:	0409      	lsls	r1, r1, #16
 800b11a:	eb03 2309 	add.w	r3, r3, r9, lsl #8
 800b11e:	eb0b 0905 	add.w	r9, fp, r5
 800b122:	eb01 610a 	add.w	r1, r1, sl, lsl #24
 800b126:	f81b 5005 	ldrb.w	r5, [fp, r5]
 800b12a:	eb09 0b04 	add.w	fp, r9, r4
 800b12e:	f819 4004 	ldrb.w	r4, [r9, r4]
 800b132:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 800b136:	4473      	add	r3, lr
 800b138:	eb0b 0006 	add.w	r0, fp, r6
 800b13c:	eb04 2505 	add.w	r5, r4, r5, lsl #8
 800b140:	4439      	add	r1, r7
 800b142:	f3c3 2407 	ubfx	r4, r3, #8, #8
 800b146:	b2df      	uxtb	r7, r3
 800b148:	f3c3 4607 	ubfx	r6, r3, #16, #8
 800b14c:	ea4f 6e13 	mov.w	lr, r3, lsr #24
 800b150:	f85c 3027 	ldr.w	r3, [ip, r7, lsl #2]
 800b154:	fa5f fa81 	uxtb.w	sl, r1
 800b158:	f85c 7024 	ldr.w	r7, [ip, r4, lsl #2]
 800b15c:	9c02      	ldr	r4, [sp, #8]
 800b15e:	f85c 9026 	ldr.w	r9, [ip, r6, lsl #2]
 800b162:	441c      	add	r4, r3
 800b164:	f85c 602e 	ldr.w	r6, [ip, lr, lsl #2]
 800b168:	f85c e02a 	ldr.w	lr, [ip, sl, lsl #2]
 800b16c:	f3c5 2a07 	ubfx	sl, r5, #8, #8
 800b170:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 800b174:	f3c4 0309 	ubfx	r3, r4, #0, #10
 800b178:	f3c1 2407 	ubfx	r4, r1, #8, #8
 800b17c:	b2ed      	uxtb	r5, r5
 800b17e:	eb09 2997 	add.w	r9, r9, r7, lsr #10
 800b182:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800b186:	f85c 4024 	ldr.w	r4, [ip, r4, lsl #2]
 800b18a:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 800b18e:	f85c 5025 	ldr.w	r5, [ip, r5, lsl #2]
 800b192:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 800b196:	f3c1 4707 	ubfx	r7, r1, #16, #8
 800b19a:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 800b19e:	f85c a02a 	ldr.w	sl, [ip, sl, lsl #2]
 800b1a2:	f85c 7027 	ldr.w	r7, [ip, r7, lsl #2]
 800b1a6:	0e09      	lsrs	r1, r1, #24
 800b1a8:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 800b1ac:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800b1b0:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 800b1b4:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800b1b8:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 800b1bc:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800b1c0:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800b1c4:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 800b1c8:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800b1cc:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
 800b1d0:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 800b1d4:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800b1d8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800b1dc:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 800b1e0:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800b1e4:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
 800b1e8:	ea4f 229a 	mov.w	r2, sl, lsr #10
 800b1ec:	f3ca 0709 	ubfx	r7, sl, #0, #10
 800b1f0:	9202      	str	r2, [sp, #8]
 800b1f2:	ea47 4505 	orr.w	r5, r7, r5, lsl #16
 800b1f6:	4a43      	ldr	r2, [pc, #268]	; (800b304 <D80_GENERIC+0x264>)
 800b1f8:	9f01      	ldr	r7, [sp, #4]
 800b1fa:	fb23 7a02 	smlad	sl, r3, r2, r7
 800b1fe:	4a42      	ldr	r2, [pc, #264]	; (800b308 <D80_GENERIC+0x268>)
 800b200:	fb26 aa02 	smlad	sl, r6, r2, sl
 800b204:	4a41      	ldr	r2, [pc, #260]	; (800b30c <D80_GENERIC+0x26c>)
 800b206:	fb24 aa02 	smlad	sl, r4, r2, sl
 800b20a:	4a41      	ldr	r2, [pc, #260]	; (800b310 <D80_GENERIC+0x270>)
 800b20c:	fb21 a702 	smlad	r7, r1, r2, sl
 800b210:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 800b214:	fb25 7a0a 	smlad	sl, r5, sl, r7
 800b218:	4a3e      	ldr	r2, [pc, #248]	; (800b314 <D80_GENERIC+0x274>)
 800b21a:	9f03      	ldr	r7, [sp, #12]
 800b21c:	fb23 7e02 	smlad	lr, r3, r2, r7
 800b220:	4a3d      	ldr	r2, [pc, #244]	; (800b318 <D80_GENERIC+0x278>)
 800b222:	fb26 ee02 	smlad	lr, r6, r2, lr
 800b226:	f04f 174b 	mov.w	r7, #4915275	; 0x4b004b
 800b22a:	fb24 e707 	smlad	r7, r4, r7, lr
 800b22e:	4a3b      	ldr	r2, [pc, #236]	; (800b31c <D80_GENERIC+0x27c>)
 800b230:	fb21 7702 	smlad	r7, r1, r2, r7
 800b234:	4a3a      	ldr	r2, [pc, #232]	; (800b320 <D80_GENERIC+0x280>)
 800b236:	fb25 7202 	smlad	r2, r5, r2, r7
 800b23a:	f04f 0901 	mov.w	r9, #1
 800b23e:	9201      	str	r2, [sp, #4]
 800b240:	fb23 f909 	smuad	r9, r3, r9
 800b244:	4b37      	ldr	r3, [pc, #220]	; (800b324 <D80_GENERIC+0x284>)
 800b246:	fb26 9603 	smlad	r6, r6, r3, r9
 800b24a:	4f37      	ldr	r7, [pc, #220]	; (800b328 <D80_GENERIC+0x288>)
 800b24c:	fb24 6407 	smlad	r4, r4, r7, r6
 800b250:	4f36      	ldr	r7, [pc, #216]	; (800b32c <D80_GENERIC+0x28c>)
 800b252:	fb21 4707 	smlad	r7, r1, r7, r4
 800b256:	4936      	ldr	r1, [pc, #216]	; (800b330 <D80_GENERIC+0x290>)
 800b258:	fb25 7301 	smlad	r3, r5, r1, r7
 800b25c:	9303      	str	r3, [sp, #12]
 800b25e:	f5aa 3a7a 	sub.w	sl, sl, #256000	; 0x3e800
 800b262:	9b08      	ldr	r3, [sp, #32]
 800b264:	b193      	cbz	r3, 800b28c <D80_GENERIC+0x1ec>
 800b266:	9a04      	ldr	r2, [sp, #16]
 800b268:	4452      	add	r2, sl
 800b26a:	4614      	mov	r4, r2
 800b26c:	9a05      	ldr	r2, [sp, #20]
 800b26e:	f8cd a014 	str.w	sl, [sp, #20]
 800b272:	1aa4      	subs	r4, r4, r2
 800b274:	fba4 1203 	umull	r1, r2, r4, r3
 800b278:	17e7      	asrs	r7, r4, #31
 800b27a:	f111 4400 	adds.w	r4, r1, #2147483648	; 0x80000000
 800b27e:	fb03 2207 	mla	r2, r3, r7, r2
 800b282:	f142 0500 	adc.w	r5, r2, #0
 800b286:	006b      	lsls	r3, r5, #1
 800b288:	469a      	mov	sl, r3
 800b28a:	9304      	str	r3, [sp, #16]
 800b28c:	9e00      	ldr	r6, [sp, #0]
 800b28e:	ea4f 2a4a 	mov.w	sl, sl, lsl #9
 800b292:	9a06      	ldr	r2, [sp, #24]
 800b294:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800b298:	8d33      	ldrh	r3, [r6, #40]	; 0x28
 800b29a:	2500      	movs	r5, #0
 800b29c:	fb08 f303 	mul.w	r3, r8, r3
 800b2a0:	fbc2 450a 	smlal	r4, r5, r2, sl
 800b2a4:	9a07      	ldr	r2, [sp, #28]
 800b2a6:	f108 0801 	add.w	r8, r8, #1
 800b2aa:	10a9      	asrs	r1, r5, #2
 800b2ac:	f301 010f 	ssat	r1, #16, r1
 800b2b0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800b2b4:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
 800b2b6:	4543      	cmp	r3, r8
 800b2b8:	dd12      	ble.n	800b2e0 <D80_GENERIC+0x240>
 800b2ba:	9b00      	ldr	r3, [sp, #0]
 800b2bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b2be:	2b01      	cmp	r3, #1
 800b2c0:	f47f af0c 	bne.w	800b0dc <D80_GENERIC+0x3c>
 800b2c4:	9b00      	ldr	r3, [sp, #0]
 800b2c6:	6885      	ldr	r5, [r0, #8]
 800b2c8:	6b5e      	ldr	r6, [r3, #52]	; 0x34
 800b2ca:	06b2      	lsls	r2, r6, #26
 800b2cc:	e9d0 3100 	ldrd	r3, r1, [r0]
 800b2d0:	f100 000a 	add.w	r0, r0, #10
 800b2d4:	f57f af35 	bpl.w	800b142 <D80_GENERIC+0xa2>
 800b2d8:	ba5b      	rev16	r3, r3
 800b2da:	ba49      	rev16	r1, r1
 800b2dc:	ba6d      	rev16	r5, r5
 800b2de:	e730      	b.n	800b142 <D80_GENERIC+0xa2>
 800b2e0:	4632      	mov	r2, r6
 800b2e2:	9b03      	ldr	r3, [sp, #12]
 800b2e4:	2000      	movs	r0, #0
 800b2e6:	6093      	str	r3, [r2, #8]
 800b2e8:	9b01      	ldr	r3, [sp, #4]
 800b2ea:	60d3      	str	r3, [r2, #12]
 800b2ec:	9b02      	ldr	r3, [sp, #8]
 800b2ee:	61d3      	str	r3, [r2, #28]
 800b2f0:	9b04      	ldr	r3, [sp, #16]
 800b2f2:	6113      	str	r3, [r2, #16]
 800b2f4:	9b05      	ldr	r3, [sp, #20]
 800b2f6:	6153      	str	r3, [r2, #20]
 800b2f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2fa:	6193      	str	r3, [r2, #24]
 800b2fc:	b00b      	add	sp, #44	; 0x2c
 800b2fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b302:	bf00      	nop
 800b304:	002d0024 	.word	0x002d0024
 800b308:	001c0015 	.word	0x001c0015
 800b30c:	000f000a 	.word	0x000f000a
 800b310:	00060003 	.word	0x00060003
 800b314:	0037003f 	.word	0x0037003f
 800b318:	00450049 	.word	0x00450049
 800b31c:	00490045 	.word	0x00490045
 800b320:	003f0037 	.word	0x003f0037
 800b324:	00030006 	.word	0x00030006
 800b328:	000a000f 	.word	0x000a000f
 800b32c:	0015001c 	.word	0x0015001c
 800b330:	0024002d 	.word	0x0024002d
 800b334:	24000000 	.word	0x24000000

0800b338 <D128_GENERIC>:
 800b338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b33c:	b08d      	sub	sp, #52	; 0x34
 800b33e:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800b340:	f8d2 a01c 	ldr.w	sl, [r2, #28]
 800b344:	9109      	str	r1, [sp, #36]	; 0x24
 800b346:	6911      	ldr	r1, [r2, #16]
 800b348:	9201      	str	r2, [sp, #4]
 800b34a:	9106      	str	r1, [sp, #24]
 800b34c:	6951      	ldr	r1, [r2, #20]
 800b34e:	9107      	str	r1, [sp, #28]
 800b350:	6991      	ldr	r1, [r2, #24]
 800b352:	910b      	str	r1, [sp, #44]	; 0x2c
 800b354:	6891      	ldr	r1, [r2, #8]
 800b356:	9103      	str	r1, [sp, #12]
 800b358:	68d1      	ldr	r1, [r2, #12]
 800b35a:	9102      	str	r1, [sp, #8]
 800b35c:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800b35e:	9108      	str	r1, [sp, #32]
 800b360:	2b00      	cmp	r3, #0
 800b362:	f000 8183 	beq.w	800b66c <D128_GENERIC+0x334>
 800b366:	2300      	movs	r3, #0
 800b368:	6a12      	ldr	r2, [r2, #32]
 800b36a:	4681      	mov	r9, r0
 800b36c:	920a      	str	r2, [sp, #40]	; 0x28
 800b36e:	e9cd a304 	strd	sl, r3, [sp, #16]
 800b372:	e165      	b.n	800b640 <D128_GENERIC+0x308>
 800b374:	b2d2      	uxtb	r2, r2
 800b376:	f899 b000 	ldrb.w	fp, [r9]
 800b37a:	b213      	sxth	r3, r2
 800b37c:	4255      	negs	r5, r2
 800b37e:	f819 0002 	ldrb.w	r0, [r9, r2]
 800b382:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800b386:	009f      	lsls	r7, r3, #2
 800b388:	eb09 0402 	add.w	r4, r9, r2
 800b38c:	ebc3 06c3 	rsb	r6, r3, r3, lsl #3
 800b390:	f819 8002 	ldrb.w	r8, [r9, r2]
 800b394:	443b      	add	r3, r7
 800b396:	1962      	adds	r2, r4, r5
 800b398:	5d64      	ldrb	r4, [r4, r5]
 800b39a:	eb02 0c03 	add.w	ip, r2, r3
 800b39e:	0424      	lsls	r4, r4, #16
 800b3a0:	5cd3      	ldrb	r3, [r2, r3]
 800b3a2:	eb0c 0e05 	add.w	lr, ip, r5
 800b3a6:	f81c 9015 	ldrb.w	r9, [ip, r5, lsl #1]
 800b3aa:	f81c 2005 	ldrb.w	r2, [ip, r5]
 800b3ae:	eb04 6408 	add.w	r4, r4, r8, lsl #24
 800b3b2:	eb0e 0c45 	add.w	ip, lr, r5, lsl #1
 800b3b6:	f81e 8015 	ldrb.w	r8, [lr, r5, lsl #1]
 800b3ba:	eb04 2400 	add.w	r4, r4, r0, lsl #8
 800b3be:	eb0c 0e06 	add.w	lr, ip, r6
 800b3c2:	f81c a006 	ldrb.w	sl, [ip, r6]
 800b3c6:	0412      	lsls	r2, r2, #16
 800b3c8:	445c      	add	r4, fp
 800b3ca:	eb0e 0c05 	add.w	ip, lr, r5
 800b3ce:	eb02 6203 	add.w	r2, r2, r3, lsl #24
 800b3d2:	f81e 3005 	ldrb.w	r3, [lr, r5]
 800b3d6:	eb0c 0045 	add.w	r0, ip, r5, lsl #1
 800b3da:	f81e e015 	ldrb.w	lr, [lr, r5, lsl #1]
 800b3de:	041b      	lsls	r3, r3, #16
 800b3e0:	f81c c015 	ldrb.w	ip, [ip, r5, lsl #1]
 800b3e4:	eb00 0b06 	add.w	fp, r0, r6
 800b3e8:	5d80      	ldrb	r0, [r0, r6]
 800b3ea:	eb03 630a 	add.w	r3, r3, sl, lsl #24
 800b3ee:	f81b 6005 	ldrb.w	r6, [fp, r5]
 800b3f2:	eb0b 0a05 	add.w	sl, fp, r5
 800b3f6:	eb02 2209 	add.w	r2, r2, r9, lsl #8
 800b3fa:	f81b b015 	ldrb.w	fp, [fp, r5, lsl #1]
 800b3fe:	0436      	lsls	r6, r6, #16
 800b400:	eb0a 0945 	add.w	r9, sl, r5, lsl #1
 800b404:	4442      	add	r2, r8
 800b406:	eb06 6600 	add.w	r6, r6, r0, lsl #24
 800b40a:	f81a 8015 	ldrb.w	r8, [sl, r5, lsl #1]
 800b40e:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 800b412:	44b9      	add	r9, r7
 800b414:	eb06 260b 	add.w	r6, r6, fp, lsl #8
 800b418:	4463      	add	r3, ip
 800b41a:	eb06 0508 	add.w	r5, r6, r8
 800b41e:	b2e7      	uxtb	r7, r4
 800b420:	f3c4 2607 	ubfx	r6, r4, #8, #8
 800b424:	499b      	ldr	r1, [pc, #620]	; (800b694 <D128_GENERIC+0x35c>)
 800b426:	f3c4 4007 	ubfx	r0, r4, #16, #8
 800b42a:	0e24      	lsrs	r4, r4, #24
 800b42c:	f851 c027 	ldr.w	ip, [r1, r7, lsl #2]
 800b430:	b2d7      	uxtb	r7, r2
 800b432:	f851 b026 	ldr.w	fp, [r1, r6, lsl #2]
 800b436:	f3c2 2607 	ubfx	r6, r2, #8, #8
 800b43a:	9904      	ldr	r1, [sp, #16]
 800b43c:	4461      	add	r1, ip
 800b43e:	468c      	mov	ip, r1
 800b440:	4994      	ldr	r1, [pc, #592]	; (800b694 <D128_GENERIC+0x35c>)
 800b442:	eb0b 2b9c 	add.w	fp, fp, ip, lsr #10
 800b446:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 800b44a:	f851 8024 	ldr.w	r8, [r1, r4, lsl #2]
 800b44e:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800b452:	eb00 209b 	add.w	r0, r0, fp, lsr #10
 800b456:	f851 e027 	ldr.w	lr, [r1, r7, lsl #2]
 800b45a:	f851 7026 	ldr.w	r7, [r1, r6, lsl #2]
 800b45e:	0e12      	lsrs	r2, r2, #24
 800b460:	eb08 2890 	add.w	r8, r8, r0, lsr #10
 800b464:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 800b468:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 800b46c:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800b470:	eb0e 2e98 	add.w	lr, lr, r8, lsr #10
 800b474:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800b478:	b2da      	uxtb	r2, r3
 800b47a:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800b47e:	eb07 279e 	add.w	r7, r7, lr, lsr #10
 800b482:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800b486:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800b48a:	ea48 4800 	orr.w	r8, r8, r0, lsl #16
 800b48e:	eb04 2a97 	add.w	sl, r4, r7, lsr #10
 800b492:	f3c3 2007 	ubfx	r0, r3, #8, #8
 800b496:	ea4b 4b0c 	orr.w	fp, fp, ip, lsl #16
 800b49a:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800b49e:	eb06 269a 	add.w	r6, r6, sl, lsr #10
 800b4a2:	f851 c020 	ldr.w	ip, [r1, r0, lsl #2]
 800b4a6:	f3c3 4007 	ubfx	r0, r3, #16, #8
 800b4aa:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800b4ae:	eb02 2296 	add.w	r2, r2, r6, lsr #10
 800b4b2:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800b4b6:	f851 4020 	ldr.w	r4, [r1, r0, lsl #2]
 800b4ba:	0e1b      	lsrs	r3, r3, #24
 800b4bc:	eb0c 2c92 	add.w	ip, ip, r2, lsr #10
 800b4c0:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800b4c4:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
 800b4c8:	ea47 470e 	orr.w	r7, r7, lr, lsl #16
 800b4cc:	b2eb      	uxtb	r3, r5
 800b4ce:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800b4d2:	eb04 2e9c 	add.w	lr, r4, ip, lsr #10
 800b4d6:	f3cc 0409 	ubfx	r4, ip, #0, #10
 800b4da:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800b4de:	ea46 460a 	orr.w	r6, r6, sl, lsl #16
 800b4e2:	eb00 209e 	add.w	r0, r0, lr, lsr #10
 800b4e6:	f3c5 2a07 	ubfx	sl, r5, #8, #8
 800b4ea:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800b4ee:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800b4f2:	eb03 2c90 	add.w	ip, r3, r0, lsr #10
 800b4f6:	f851 202a 	ldr.w	r2, [r1, sl, lsl #2]
 800b4fa:	f3c5 4307 	ubfx	r3, r5, #16, #8
 800b4fe:	ea4f 6a15 	mov.w	sl, r5, lsr #24
 800b502:	eb02 229c 	add.w	r2, r2, ip, lsr #10
 800b506:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800b50a:	f851 5023 	ldr.w	r5, [r1, r3, lsl #2]
 800b50e:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800b512:	f851 302a 	ldr.w	r3, [r1, sl, lsl #2]
 800b516:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 800b51a:	eb05 2592 	add.w	r5, r5, r2, lsr #10
 800b51e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800b522:	eb03 2e95 	add.w	lr, r3, r5, lsr #10
 800b526:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800b52a:	ea42 430c 	orr.w	r3, r2, ip, lsl #16
 800b52e:	ea4f 219e 	mov.w	r1, lr, lsr #10
 800b532:	f3ce 0209 	ubfx	r2, lr, #0, #10
 800b536:	9104      	str	r1, [sp, #16]
 800b538:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 800b53c:	9902      	ldr	r1, [sp, #8]
 800b53e:	4a56      	ldr	r2, [pc, #344]	; (800b698 <D128_GENERIC+0x360>)
 800b540:	fb2b 1202 	smlad	r2, fp, r2, r1
 800b544:	4955      	ldr	r1, [pc, #340]	; (800b69c <D128_GENERIC+0x364>)
 800b546:	fb28 2201 	smlad	r2, r8, r1, r2
 800b54a:	4955      	ldr	r1, [pc, #340]	; (800b6a0 <D128_GENERIC+0x368>)
 800b54c:	fb27 2201 	smlad	r2, r7, r1, r2
 800b550:	4954      	ldr	r1, [pc, #336]	; (800b6a4 <D128_GENERIC+0x36c>)
 800b552:	fb26 2201 	smlad	r2, r6, r1, r2
 800b556:	4954      	ldr	r1, [pc, #336]	; (800b6a8 <D128_GENERIC+0x370>)
 800b558:	fb24 2201 	smlad	r2, r4, r1, r2
 800b55c:	4953      	ldr	r1, [pc, #332]	; (800b6ac <D128_GENERIC+0x374>)
 800b55e:	fb20 2201 	smlad	r2, r0, r1, r2
 800b562:	4953      	ldr	r1, [pc, #332]	; (800b6b0 <D128_GENERIC+0x378>)
 800b564:	fb23 2201 	smlad	r2, r3, r1, r2
 800b568:	f44f 3c80 	mov.w	ip, #65536	; 0x10000
 800b56c:	fb25 2a0c 	smlad	sl, r5, ip, r2
 800b570:	4950      	ldr	r1, [pc, #320]	; (800b6b4 <D128_GENERIC+0x37c>)
 800b572:	9a03      	ldr	r2, [sp, #12]
 800b574:	fb2b 2c01 	smlad	ip, fp, r1, r2
 800b578:	4a4f      	ldr	r2, [pc, #316]	; (800b6b8 <D128_GENERIC+0x380>)
 800b57a:	fb28 ce02 	smlad	lr, r8, r2, ip
 800b57e:	f8df c150 	ldr.w	ip, [pc, #336]	; 800b6d0 <D128_GENERIC+0x398>
 800b582:	fb27 ec0c 	smlad	ip, r7, ip, lr
 800b586:	f8df e14c 	ldr.w	lr, [pc, #332]	; 800b6d4 <D128_GENERIC+0x39c>
 800b58a:	fb26 cc0e 	smlad	ip, r6, lr, ip
 800b58e:	f8df e148 	ldr.w	lr, [pc, #328]	; 800b6d8 <D128_GENERIC+0x3a0>
 800b592:	fb24 ce0e 	smlad	lr, r4, lr, ip
 800b596:	f8df c144 	ldr.w	ip, [pc, #324]	; 800b6dc <D128_GENERIC+0x3a4>
 800b59a:	fb20 ee0c 	smlad	lr, r0, ip, lr
 800b59e:	f8df c140 	ldr.w	ip, [pc, #320]	; 800b6e0 <D128_GENERIC+0x3a8>
 800b5a2:	fb23 ec0c 	smlad	ip, r3, ip, lr
 800b5a6:	f8df e13c 	ldr.w	lr, [pc, #316]	; 800b6e4 <D128_GENERIC+0x3ac>
 800b5aa:	fb25 c20e 	smlad	r2, r5, lr, ip
 800b5ae:	f04f 0c01 	mov.w	ip, #1
 800b5b2:	9202      	str	r2, [sp, #8]
 800b5b4:	fb2b fb0c 	smuad	fp, fp, ip
 800b5b8:	f8df c12c 	ldr.w	ip, [pc, #300]	; 800b6e8 <D128_GENERIC+0x3b0>
 800b5bc:	fb28 bb0c 	smlad	fp, r8, ip, fp
 800b5c0:	f8df c128 	ldr.w	ip, [pc, #296]	; 800b6ec <D128_GENERIC+0x3b4>
 800b5c4:	fb27 bb0c 	smlad	fp, r7, ip, fp
 800b5c8:	4f3c      	ldr	r7, [pc, #240]	; (800b6bc <D128_GENERIC+0x384>)
 800b5ca:	fb26 bb07 	smlad	fp, r6, r7, fp
 800b5ce:	4f3c      	ldr	r7, [pc, #240]	; (800b6c0 <D128_GENERIC+0x388>)
 800b5d0:	fb24 bb07 	smlad	fp, r4, r7, fp
 800b5d4:	4f3b      	ldr	r7, [pc, #236]	; (800b6c4 <D128_GENERIC+0x38c>)
 800b5d6:	fb20 bb07 	smlad	fp, r0, r7, fp
 800b5da:	4f3b      	ldr	r7, [pc, #236]	; (800b6c8 <D128_GENERIC+0x390>)
 800b5dc:	fb23 bb07 	smlad	fp, r3, r7, fp
 800b5e0:	4b3a      	ldr	r3, [pc, #232]	; (800b6cc <D128_GENERIC+0x394>)
 800b5e2:	fb25 b303 	smlad	r3, r5, r3, fp
 800b5e6:	9303      	str	r3, [sp, #12]
 800b5e8:	f5aa 1480 	sub.w	r4, sl, #1048576	; 0x100000
 800b5ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5ee:	b183      	cbz	r3, 800b612 <D128_GENERIC+0x2da>
 800b5f0:	9a06      	ldr	r2, [sp, #24]
 800b5f2:	9907      	ldr	r1, [sp, #28]
 800b5f4:	4422      	add	r2, r4
 800b5f6:	9407      	str	r4, [sp, #28]
 800b5f8:	1a52      	subs	r2, r2, r1
 800b5fa:	fba2 0103 	umull	r0, r1, r2, r3
 800b5fe:	17d5      	asrs	r5, r2, #31
 800b600:	f110 4200 	adds.w	r2, r0, #2147483648	; 0x80000000
 800b604:	fb03 1105 	mla	r1, r3, r5, r1
 800b608:	f141 0300 	adc.w	r3, r1, #0
 800b60c:	005b      	lsls	r3, r3, #1
 800b60e:	461c      	mov	r4, r3
 800b610:	9306      	str	r3, [sp, #24]
 800b612:	9d01      	ldr	r5, [sp, #4]
 800b614:	01e4      	lsls	r4, r4, #7
 800b616:	9e05      	ldr	r6, [sp, #20]
 800b618:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b61c:	8d28      	ldrh	r0, [r5, #40]	; 0x28
 800b61e:	2300      	movs	r3, #0
 800b620:	9908      	ldr	r1, [sp, #32]
 800b622:	fb06 f000 	mul.w	r0, r6, r0
 800b626:	3601      	adds	r6, #1
 800b628:	fbc1 2304 	smlal	r2, r3, r1, r4
 800b62c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b62e:	109b      	asrs	r3, r3, #2
 800b630:	9605      	str	r6, [sp, #20]
 800b632:	f303 030f 	ssat	r3, #16, r3
 800b636:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
 800b63a:	8ceb      	ldrh	r3, [r5, #38]	; 0x26
 800b63c:	42b3      	cmp	r3, r6
 800b63e:	dd13      	ble.n	800b668 <D128_GENERIC+0x330>
 800b640:	9b01      	ldr	r3, [sp, #4]
 800b642:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800b644:	2a01      	cmp	r2, #1
 800b646:	f47f ae95 	bne.w	800b374 <D128_GENERIC+0x3c>
 800b64a:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800b64c:	f109 0610 	add.w	r6, r9, #16
 800b650:	0681      	lsls	r1, r0, #26
 800b652:	e9d9 4200 	ldrd	r4, r2, [r9]
 800b656:	e9d9 3502 	ldrd	r3, r5, [r9, #8]
 800b65a:	d518      	bpl.n	800b68e <D128_GENERIC+0x356>
 800b65c:	ba64      	rev16	r4, r4
 800b65e:	ba52      	rev16	r2, r2
 800b660:	ba5b      	rev16	r3, r3
 800b662:	ba6d      	rev16	r5, r5
 800b664:	46b1      	mov	r9, r6
 800b666:	e6da      	b.n	800b41e <D128_GENERIC+0xe6>
 800b668:	f8dd a010 	ldr.w	sl, [sp, #16]
 800b66c:	9b01      	ldr	r3, [sp, #4]
 800b66e:	2000      	movs	r0, #0
 800b670:	9903      	ldr	r1, [sp, #12]
 800b672:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b674:	6099      	str	r1, [r3, #8]
 800b676:	9902      	ldr	r1, [sp, #8]
 800b678:	f8c3 a01c 	str.w	sl, [r3, #28]
 800b67c:	60d9      	str	r1, [r3, #12]
 800b67e:	9906      	ldr	r1, [sp, #24]
 800b680:	619a      	str	r2, [r3, #24]
 800b682:	6119      	str	r1, [r3, #16]
 800b684:	9907      	ldr	r1, [sp, #28]
 800b686:	6159      	str	r1, [r3, #20]
 800b688:	b00d      	add	sp, #52	; 0x34
 800b68a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b68e:	46b1      	mov	r9, r6
 800b690:	e6c5      	b.n	800b41e <D128_GENERIC+0xe6>
 800b692:	bf00      	nop
 800b694:	24000000 	.word	0x24000000
 800b698:	00780069 	.word	0x00780069
 800b69c:	005b004e 	.word	0x005b004e
 800b6a0:	00420037 	.word	0x00420037
 800b6a4:	002d0024 	.word	0x002d0024
 800b6a8:	001c0015 	.word	0x001c0015
 800b6ac:	000f000a 	.word	0x000f000a
 800b6b0:	00060003 	.word	0x00060003
 800b6b4:	00880096 	.word	0x00880096
 800b6b8:	00a200ac 	.word	0x00a200ac
 800b6bc:	0015001c 	.word	0x0015001c
 800b6c0:	0024002d 	.word	0x0024002d
 800b6c4:	00370042 	.word	0x00370042
 800b6c8:	004e005b 	.word	0x004e005b
 800b6cc:	00690078 	.word	0x00690078
 800b6d0:	00b400ba 	.word	0x00b400ba
 800b6d4:	00be00c0 	.word	0x00be00c0
 800b6d8:	00c000be 	.word	0x00c000be
 800b6dc:	00ba00b4 	.word	0x00ba00b4
 800b6e0:	00ac00a2 	.word	0x00ac00a2
 800b6e4:	00960088 	.word	0x00960088
 800b6e8:	00030006 	.word	0x00030006
 800b6ec:	000a000f 	.word	0x000a000f

0800b6f0 <D16_1CH_HTONS_VOL_HP>:
 800b6f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6f4:	6993      	ldr	r3, [r2, #24]
 800b6f6:	b087      	sub	sp, #28
 800b6f8:	4682      	mov	sl, r0
 800b6fa:	8cd0      	ldrh	r0, [r2, #38]	; 0x26
 800b6fc:	9304      	str	r3, [sp, #16]
 800b6fe:	f8d2 b030 	ldr.w	fp, [r2, #48]	; 0x30
 800b702:	69d3      	ldr	r3, [r2, #28]
 800b704:	f8d2 e020 	ldr.w	lr, [r2, #32]
 800b708:	e9d2 5402 	ldrd	r5, r4, [r2, #8]
 800b70c:	e9d2 6c04 	ldrd	r6, ip, [r2, #16]
 800b710:	9403      	str	r4, [sp, #12]
 800b712:	2800      	cmp	r0, #0
 800b714:	d054      	beq.n	800b7c0 <D16_1CH_HTONS_VOL_HP+0xd0>
 800b716:	f1a1 0902 	sub.w	r9, r1, #2
 800b71a:	eb0a 0140 	add.w	r1, sl, r0, lsl #1
 800b71e:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 800b7cc <D16_1CH_HTONS_VOL_HP+0xdc>
 800b722:	4650      	mov	r0, sl
 800b724:	9101      	str	r1, [sp, #4]
 800b726:	4619      	mov	r1, r3
 800b728:	f8cd b008 	str.w	fp, [sp, #8]
 800b72c:	9205      	str	r2, [sp, #20]
 800b72e:	f850 3b02 	ldr.w	r3, [r0], #2
 800b732:	ba5b      	rev16	r3, r3
 800b734:	b2dc      	uxtb	r4, r3
 800b736:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800b73a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b73e:	f858 4022 	ldr.w	r4, [r8, r2, lsl #2]
 800b742:	4419      	add	r1, r3
 800b744:	eb04 2491 	add.w	r4, r4, r1, lsr #10
 800b748:	f3c1 0309 	ubfx	r3, r1, #0, #10
 800b74c:	f3c4 0209 	ubfx	r2, r4, #0, #10
 800b750:	0aa1      	lsrs	r1, r4, #10
 800b752:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 800b756:	4a1b      	ldr	r2, [pc, #108]	; (800b7c4 <D16_1CH_HTONS_VOL_HP+0xd4>)
 800b758:	fb23 5402 	smlad	r4, r3, r2, r5
 800b75c:	4a1a      	ldr	r2, [pc, #104]	; (800b7c8 <D16_1CH_HTONS_VOL_HP+0xd8>)
 800b75e:	fb23 f502 	smuad	r5, r3, r2
 800b762:	f5a4 6400 	sub.w	r4, r4, #2048	; 0x800
 800b766:	f04f 4a00 	mov.w	sl, #2147483648	; 0x80000000
 800b76a:	f04f 0b00 	mov.w	fp, #0
 800b76e:	19a2      	adds	r2, r4, r6
 800b770:	eba2 020c 	sub.w	r2, r2, ip
 800b774:	46a4      	mov	ip, r4
 800b776:	17d7      	asrs	r7, r2, #31
 800b778:	fba2 230e 	umull	r2, r3, r2, lr
 800b77c:	f112 4600 	adds.w	r6, r2, #2147483648	; 0x80000000
 800b780:	fb0e 3307 	mla	r3, lr, r7, r3
 800b784:	f143 0700 	adc.w	r7, r3, #0
 800b788:	9b02      	ldr	r3, [sp, #8]
 800b78a:	047a      	lsls	r2, r7, #17
 800b78c:	007e      	lsls	r6, r7, #1
 800b78e:	fbc3 ab02 	smlal	sl, fp, r3, r2
 800b792:	ea4f 03ab 	mov.w	r3, fp, asr #2
 800b796:	f303 030f 	ssat	r3, #16, r3
 800b79a:	f829 3f02 	strh.w	r3, [r9, #2]!
 800b79e:	9b01      	ldr	r3, [sp, #4]
 800b7a0:	4298      	cmp	r0, r3
 800b7a2:	d1c4      	bne.n	800b72e <D16_1CH_HTONS_VOL_HP+0x3e>
 800b7a4:	460b      	mov	r3, r1
 800b7a6:	9a05      	ldr	r2, [sp, #20]
 800b7a8:	2000      	movs	r0, #0
 800b7aa:	9903      	ldr	r1, [sp, #12]
 800b7ac:	61d3      	str	r3, [r2, #28]
 800b7ae:	9b04      	ldr	r3, [sp, #16]
 800b7b0:	6095      	str	r5, [r2, #8]
 800b7b2:	60d1      	str	r1, [r2, #12]
 800b7b4:	6193      	str	r3, [r2, #24]
 800b7b6:	e9c2 6404 	strd	r6, r4, [r2, #16]
 800b7ba:	b007      	add	sp, #28
 800b7bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7c0:	4664      	mov	r4, ip
 800b7c2:	e7f1      	b.n	800b7a8 <D16_1CH_HTONS_VOL_HP+0xb8>
 800b7c4:	00030001 	.word	0x00030001
 800b7c8:	00010003 	.word	0x00010003
 800b7cc:	24000000 	.word	0x24000000

0800b7d0 <D24_1CH_HTONS_VOL_HP>:
 800b7d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7d4:	6b16      	ldr	r6, [r2, #48]	; 0x30
 800b7d6:	b089      	sub	sp, #36	; 0x24
 800b7d8:	6993      	ldr	r3, [r2, #24]
 800b7da:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800b7dc:	9604      	str	r6, [sp, #16]
 800b7de:	6a16      	ldr	r6, [r2, #32]
 800b7e0:	9306      	str	r3, [sp, #24]
 800b7e2:	9505      	str	r5, [sp, #20]
 800b7e4:	69d3      	ldr	r3, [r2, #28]
 800b7e6:	9600      	str	r6, [sp, #0]
 800b7e8:	e9d2 4a04 	ldrd	r4, sl, [r2, #16]
 800b7ec:	e9d2 ce02 	ldrd	ip, lr, [r2, #8]
 800b7f0:	2d00      	cmp	r5, #0
 800b7f2:	f000 8083 	beq.w	800b8fc <D24_1CH_HTONS_VOL_HP+0x12c>
 800b7f6:	9207      	str	r2, [sp, #28]
 800b7f8:	2600      	movs	r6, #0
 800b7fa:	4622      	mov	r2, r4
 800b7fc:	f1a1 0b02 	sub.w	fp, r1, #2
 800b800:	4f3f      	ldr	r7, [pc, #252]	; (800b900 <D24_1CH_HTONS_VOL_HP+0x130>)
 800b802:	461d      	mov	r5, r3
 800b804:	f8cd a00c 	str.w	sl, [sp, #12]
 800b808:	9c00      	ldr	r4, [sp, #0]
 800b80a:	e056      	b.n	800b8ba <D24_1CH_HTONS_VOL_HP+0xea>
 800b80c:	7841      	ldrb	r1, [r0, #1]
 800b80e:	eb08 4809 	add.w	r8, r8, r9, lsl #16
 800b812:	3002      	adds	r0, #2
 800b814:	4488      	add	r8, r1
 800b816:	fa5f f388 	uxtb.w	r3, r8
 800b81a:	f3c8 2907 	ubfx	r9, r8, #8, #8
 800b81e:	ea4f 4818 	mov.w	r8, r8, lsr #16
 800b822:	f857 1023 	ldr.w	r1, [r7, r3, lsl #2]
 800b826:	f857 3029 	ldr.w	r3, [r7, r9, lsl #2]
 800b82a:	eb01 2195 	add.w	r1, r1, r5, lsr #10
 800b82e:	f857 5028 	ldr.w	r5, [r7, r8, lsl #2]
 800b832:	eb03 2891 	add.w	r8, r3, r1, lsr #10
 800b836:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800b83a:	f3c8 0309 	ubfx	r3, r8, #0, #10
 800b83e:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 800b842:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800b846:	492f      	ldr	r1, [pc, #188]	; (800b904 <D24_1CH_HTONS_VOL_HP+0x134>)
 800b848:	fb23 e901 	smlad	r9, r3, r1, lr
 800b84c:	492e      	ldr	r1, [pc, #184]	; (800b908 <D24_1CH_HTONS_VOL_HP+0x138>)
 800b84e:	fb23 ce01 	smlad	lr, r3, r1, ip
 800b852:	f3c5 0c09 	ubfx	ip, r5, #0, #10
 800b856:	2101      	movs	r1, #1
 800b858:	eb0c 084c 	add.w	r8, ip, ip, lsl #1
 800b85c:	eb0e 0e48 	add.w	lr, lr, r8, lsl #1
 800b860:	fb23 f301 	smuad	r3, r3, r1
 800b864:	f5a9 51d8 	sub.w	r1, r9, #6912	; 0x1b00
 800b868:	eb08 0c03 	add.w	ip, r8, r3
 800b86c:	9b03      	ldr	r3, [sp, #12]
 800b86e:	f04f 0a00 	mov.w	sl, #0
 800b872:	440a      	add	r2, r1
 800b874:	3601      	adds	r6, #1
 800b876:	9103      	str	r1, [sp, #12]
 800b878:	1ad2      	subs	r2, r2, r3
 800b87a:	ea4f 79e2 	mov.w	r9, r2, asr #31
 800b87e:	fba2 2304 	umull	r2, r3, r2, r4
 800b882:	e9cd 2300 	strd	r2, r3, [sp]
 800b886:	fb04 3309 	mla	r3, r4, r9, r3
 800b88a:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 800b88e:	9301      	str	r3, [sp, #4]
 800b890:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b894:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800b898:	f143 0300 	adc.w	r3, r3, #0
 800b89c:	ea4f 38c3 	mov.w	r8, r3, lsl #15
 800b8a0:	005a      	lsls	r2, r3, #1
 800b8a2:	9b04      	ldr	r3, [sp, #16]
 800b8a4:	fbc3 9a08 	smlal	r9, sl, r3, r8
 800b8a8:	ea4f 03aa 	mov.w	r3, sl, asr #2
 800b8ac:	f303 030f 	ssat	r3, #16, r3
 800b8b0:	f82b 3f02 	strh.w	r3, [fp, #2]!
 800b8b4:	9b05      	ldr	r3, [sp, #20]
 800b8b6:	429e      	cmp	r6, r3
 800b8b8:	d010      	beq.n	800b8dc <D24_1CH_HTONS_VOL_HP+0x10c>
 800b8ba:	f890 9003 	ldrb.w	r9, [r0, #3]
 800b8be:	f016 0f01 	tst.w	r6, #1
 800b8c2:	7801      	ldrb	r1, [r0, #0]
 800b8c4:	ea4f 2309 	mov.w	r3, r9, lsl #8
 800b8c8:	ea4f 2801 	mov.w	r8, r1, lsl #8
 800b8cc:	d09e      	beq.n	800b80c <D24_1CH_HTONS_VOL_HP+0x3c>
 800b8ce:	f890 8002 	ldrb.w	r8, [r0, #2]
 800b8d2:	3004      	adds	r0, #4
 800b8d4:	eb03 4808 	add.w	r8, r3, r8, lsl #16
 800b8d8:	4488      	add	r8, r1
 800b8da:	e79c      	b.n	800b816 <D24_1CH_HTONS_VOL_HP+0x46>
 800b8dc:	4614      	mov	r4, r2
 800b8de:	462b      	mov	r3, r5
 800b8e0:	9a07      	ldr	r2, [sp, #28]
 800b8e2:	2000      	movs	r0, #0
 800b8e4:	61d3      	str	r3, [r2, #28]
 800b8e6:	9b06      	ldr	r3, [sp, #24]
 800b8e8:	f8c2 c008 	str.w	ip, [r2, #8]
 800b8ec:	f8c2 e00c 	str.w	lr, [r2, #12]
 800b8f0:	6193      	str	r3, [r2, #24]
 800b8f2:	e9c2 4104 	strd	r4, r1, [r2, #16]
 800b8f6:	b009      	add	sp, #36	; 0x24
 800b8f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8fc:	4651      	mov	r1, sl
 800b8fe:	e7f0      	b.n	800b8e2 <D24_1CH_HTONS_VOL_HP+0x112>
 800b900:	24000000 	.word	0x24000000
 800b904:	00030001 	.word	0x00030001
 800b908:	00060007 	.word	0x00060007

0800b90c <D32_1CH_HTONS_VOL_HP>:
 800b90c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b910:	6993      	ldr	r3, [r2, #24]
 800b912:	b087      	sub	sp, #28
 800b914:	4683      	mov	fp, r0
 800b916:	8cd0      	ldrh	r0, [r2, #38]	; 0x26
 800b918:	9304      	str	r3, [sp, #16]
 800b91a:	69d5      	ldr	r5, [r2, #28]
 800b91c:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800b91e:	f8d2 a020 	ldr.w	sl, [r2, #32]
 800b922:	e9d2 8e04 	ldrd	r8, lr, [r2, #16]
 800b926:	e9d2 3c02 	ldrd	r3, ip, [r2, #8]
 800b92a:	2800      	cmp	r0, #0
 800b92c:	d077      	beq.n	800ba1e <D32_1CH_HTONS_VOL_HP+0x112>
 800b92e:	460f      	mov	r7, r1
 800b930:	46f1      	mov	r9, lr
 800b932:	eb01 0140 	add.w	r1, r1, r0, lsl #1
 800b936:	f8cd 8000 	str.w	r8, [sp]
 800b93a:	4e3a      	ldr	r6, [pc, #232]	; (800ba24 <D32_1CH_HTONS_VOL_HP+0x118>)
 800b93c:	469e      	mov	lr, r3
 800b93e:	46a0      	mov	r8, r4
 800b940:	9103      	str	r1, [sp, #12]
 800b942:	9205      	str	r2, [sp, #20]
 800b944:	f85b 4b04 	ldr.w	r4, [fp], #4
 800b948:	ba64      	rev16	r4, r4
 800b94a:	b2e0      	uxtb	r0, r4
 800b94c:	f3c4 2307 	ubfx	r3, r4, #8, #8
 800b950:	f3c4 4107 	ubfx	r1, r4, #16, #8
 800b954:	0e24      	lsrs	r4, r4, #24
 800b956:	f856 0020 	ldr.w	r0, [r6, r0, lsl #2]
 800b95a:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 800b95e:	eb00 2095 	add.w	r0, r0, r5, lsr #10
 800b962:	f856 1021 	ldr.w	r1, [r6, r1, lsl #2]
 800b966:	f856 5024 	ldr.w	r5, [r6, r4, lsl #2]
 800b96a:	eb03 2390 	add.w	r3, r3, r0, lsr #10
 800b96e:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800b972:	eb01 2193 	add.w	r1, r1, r3, lsr #10
 800b976:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b97a:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 800b97e:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800b982:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b986:	f3c5 0009 	ubfx	r0, r5, #0, #10
 800b98a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800b98e:	4826      	ldr	r0, [pc, #152]	; (800ba28 <D32_1CH_HTONS_VOL_HP+0x11c>)
 800b990:	fb23 c400 	smlad	r4, r3, r0, ip
 800b994:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800b998:	fb21 4402 	smlad	r4, r1, r2, r4
 800b99c:	4823      	ldr	r0, [pc, #140]	; (800ba2c <D32_1CH_HTONS_VOL_HP+0x120>)
 800b99e:	fb23 ec00 	smlad	ip, r3, r0, lr
 800b9a2:	4823      	ldr	r0, [pc, #140]	; (800ba30 <D32_1CH_HTONS_VOL_HP+0x124>)
 800b9a4:	fb21 cc00 	smlad	ip, r1, r0, ip
 800b9a8:	2201      	movs	r2, #1
 800b9aa:	fb23 f302 	smuad	r3, r3, r2
 800b9ae:	4821      	ldr	r0, [pc, #132]	; (800ba34 <D32_1CH_HTONS_VOL_HP+0x128>)
 800b9b0:	fb21 3e00 	smlad	lr, r1, r0, r3
 800b9b4:	9b00      	ldr	r3, [sp, #0]
 800b9b6:	f5a4 4480 	sub.w	r4, r4, #16384	; 0x4000
 800b9ba:	4423      	add	r3, r4
 800b9bc:	eba3 0209 	sub.w	r2, r3, r9
 800b9c0:	46a1      	mov	r9, r4
 800b9c2:	17d1      	asrs	r1, r2, #31
 800b9c4:	fba2 230a 	umull	r2, r3, r2, sl
 800b9c8:	e9cd 2300 	strd	r2, r3, [sp]
 800b9cc:	fb0a 3301 	mla	r3, sl, r1, r3
 800b9d0:	9301      	str	r3, [sp, #4]
 800b9d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b9d6:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800b9da:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b9de:	f143 0300 	adc.w	r3, r3, #0
 800b9e2:	0399      	lsls	r1, r3, #14
 800b9e4:	005b      	lsls	r3, r3, #1
 800b9e6:	9300      	str	r3, [sp, #0]
 800b9e8:	2300      	movs	r3, #0
 800b9ea:	fbc8 2301 	smlal	r2, r3, r8, r1
 800b9ee:	109b      	asrs	r3, r3, #2
 800b9f0:	f303 030f 	ssat	r3, #16, r3
 800b9f4:	f827 3b02 	strh.w	r3, [r7], #2
 800b9f8:	9b03      	ldr	r3, [sp, #12]
 800b9fa:	429f      	cmp	r7, r3
 800b9fc:	d1a2      	bne.n	800b944 <D32_1CH_HTONS_VOL_HP+0x38>
 800b9fe:	4673      	mov	r3, lr
 800ba00:	f8dd 8000 	ldr.w	r8, [sp]
 800ba04:	9a05      	ldr	r2, [sp, #20]
 800ba06:	6093      	str	r3, [r2, #8]
 800ba08:	2000      	movs	r0, #0
 800ba0a:	9b04      	ldr	r3, [sp, #16]
 800ba0c:	f8c2 c00c 	str.w	ip, [r2, #12]
 800ba10:	61d5      	str	r5, [r2, #28]
 800ba12:	6193      	str	r3, [r2, #24]
 800ba14:	e9c2 8404 	strd	r8, r4, [r2, #16]
 800ba18:	b007      	add	sp, #28
 800ba1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba1e:	4674      	mov	r4, lr
 800ba20:	e7f1      	b.n	800ba06 <D32_1CH_HTONS_VOL_HP+0xfa>
 800ba22:	bf00      	nop
 800ba24:	24000000 	.word	0x24000000
 800ba28:	00060003 	.word	0x00060003
 800ba2c:	000a000c 	.word	0x000a000c
 800ba30:	000c000a 	.word	0x000c000a
 800ba34:	00030006 	.word	0x00030006

0800ba38 <D48_1CH_HTONS_VOL_HP>:
 800ba38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba3c:	6b17      	ldr	r7, [r2, #48]	; 0x30
 800ba3e:	b087      	sub	sp, #28
 800ba40:	6993      	ldr	r3, [r2, #24]
 800ba42:	9701      	str	r7, [sp, #4]
 800ba44:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800ba46:	6a17      	ldr	r7, [r2, #32]
 800ba48:	9304      	str	r3, [sp, #16]
 800ba4a:	69d6      	ldr	r6, [r2, #28]
 800ba4c:	9702      	str	r7, [sp, #8]
 800ba4e:	e9d2 4e04 	ldrd	r4, lr, [r2, #16]
 800ba52:	e9d2 3c02 	ldrd	r3, ip, [r2, #8]
 800ba56:	2d00      	cmp	r5, #0
 800ba58:	f000 8093 	beq.w	800bb82 <D48_1CH_HTONS_VOL_HP+0x14a>
 800ba5c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ba60:	f1a1 0b02 	sub.w	fp, r1, #2
 800ba64:	46f2      	mov	sl, lr
 800ba66:	4f48      	ldr	r7, [pc, #288]	; (800bb88 <D48_1CH_HTONS_VOL_HP+0x150>)
 800ba68:	eb00 0145 	add.w	r1, r0, r5, lsl #1
 800ba6c:	469e      	mov	lr, r3
 800ba6e:	9205      	str	r2, [sp, #20]
 800ba70:	9103      	str	r1, [sp, #12]
 800ba72:	e9d0 3200 	ldrd	r3, r2, [r0]
 800ba76:	3006      	adds	r0, #6
 800ba78:	ba5b      	rev16	r3, r3
 800ba7a:	fa92 f992 	rev16.w	r9, r2
 800ba7e:	b2dd      	uxtb	r5, r3
 800ba80:	f3c3 2107 	ubfx	r1, r3, #8, #8
 800ba84:	f3c3 4207 	ubfx	r2, r3, #16, #8
 800ba88:	0e1b      	lsrs	r3, r3, #24
 800ba8a:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
 800ba8e:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 800ba92:	eb05 2696 	add.w	r6, r5, r6, lsr #10
 800ba96:	f857 5022 	ldr.w	r5, [r7, r2, lsl #2]
 800ba9a:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 800ba9e:	fa5f f289 	uxtb.w	r2, r9
 800baa2:	eb01 2196 	add.w	r1, r1, r6, lsr #10
 800baa6:	f3c9 2907 	ubfx	r9, r9, #8, #8
 800baaa:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800baae:	f3c6 0809 	ubfx	r8, r6, #0, #10
 800bab2:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 800bab6:	f857 6029 	ldr.w	r6, [r7, r9, lsl #2]
 800baba:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800babe:	eb03 2395 	add.w	r3, r3, r5, lsr #10
 800bac2:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800bac6:	ea41 4808 	orr.w	r8, r1, r8, lsl #16
 800baca:	eb02 2293 	add.w	r2, r2, r3, lsr #10
 800bace:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bad2:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 800bad6:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800bada:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
 800bade:	f3c6 0309 	ubfx	r3, r6, #0, #10
 800bae2:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 800bae6:	4b29      	ldr	r3, [pc, #164]	; (800bb8c <D48_1CH_HTONS_VOL_HP+0x154>)
 800bae8:	fb28 c103 	smlad	r1, r8, r3, ip
 800baec:	4b28      	ldr	r3, [pc, #160]	; (800bb90 <D48_1CH_HTONS_VOL_HP+0x158>)
 800baee:	fb25 1103 	smlad	r1, r5, r3, r1
 800baf2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800baf6:	fb22 1903 	smlad	r9, r2, r3, r1
 800bafa:	4b26      	ldr	r3, [pc, #152]	; (800bb94 <D48_1CH_HTONS_VOL_HP+0x15c>)
 800bafc:	fb28 ec03 	smlad	ip, r8, r3, lr
 800bb00:	f04f 131b 	mov.w	r3, #1769499	; 0x1b001b
 800bb04:	fb25 cc03 	smlad	ip, r5, r3, ip
 800bb08:	4b23      	ldr	r3, [pc, #140]	; (800bb98 <D48_1CH_HTONS_VOL_HP+0x160>)
 800bb0a:	fb22 cc03 	smlad	ip, r2, r3, ip
 800bb0e:	2101      	movs	r1, #1
 800bb10:	fb28 f801 	smuad	r8, r8, r1
 800bb14:	4b21      	ldr	r3, [pc, #132]	; (800bb9c <D48_1CH_HTONS_VOL_HP+0x164>)
 800bb16:	fb25 8503 	smlad	r5, r5, r3, r8
 800bb1a:	4b21      	ldr	r3, [pc, #132]	; (800bba0 <D48_1CH_HTONS_VOL_HP+0x168>)
 800bb1c:	fb22 5e03 	smlad	lr, r2, r3, r5
 800bb20:	f5a9 4158 	sub.w	r1, r9, #55296	; 0xd800
 800bb24:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800bb28:	190a      	adds	r2, r1, r4
 800bb2a:	9c02      	ldr	r4, [sp, #8]
 800bb2c:	eba2 020a 	sub.w	r2, r2, sl
 800bb30:	468a      	mov	sl, r1
 800bb32:	ea4f 79e2 	mov.w	r9, r2, asr #31
 800bb36:	fba2 2304 	umull	r2, r3, r2, r4
 800bb3a:	fb04 3309 	mla	r3, r4, r9, r3
 800bb3e:	f112 4400 	adds.w	r4, r2, #2147483648	; 0x80000000
 800bb42:	f04f 0900 	mov.w	r9, #0
 800bb46:	f143 0500 	adc.w	r5, r3, #0
 800bb4a:	9b01      	ldr	r3, [sp, #4]
 800bb4c:	032a      	lsls	r2, r5, #12
 800bb4e:	006c      	lsls	r4, r5, #1
 800bb50:	fbc3 8902 	smlal	r8, r9, r3, r2
 800bb54:	ea4f 03a9 	mov.w	r3, r9, asr #2
 800bb58:	f303 030f 	ssat	r3, #16, r3
 800bb5c:	f82b 3f02 	strh.w	r3, [fp, #2]!
 800bb60:	9b03      	ldr	r3, [sp, #12]
 800bb62:	4283      	cmp	r3, r0
 800bb64:	d185      	bne.n	800ba72 <D48_1CH_HTONS_VOL_HP+0x3a>
 800bb66:	4673      	mov	r3, lr
 800bb68:	9a05      	ldr	r2, [sp, #20]
 800bb6a:	6093      	str	r3, [r2, #8]
 800bb6c:	2000      	movs	r0, #0
 800bb6e:	9b04      	ldr	r3, [sp, #16]
 800bb70:	f8c2 c00c 	str.w	ip, [r2, #12]
 800bb74:	61d6      	str	r6, [r2, #28]
 800bb76:	6193      	str	r3, [r2, #24]
 800bb78:	e9c2 4104 	strd	r4, r1, [r2, #16]
 800bb7c:	b007      	add	sp, #28
 800bb7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb82:	4671      	mov	r1, lr
 800bb84:	e7f1      	b.n	800bb6a <D48_1CH_HTONS_VOL_HP+0x132>
 800bb86:	bf00      	nop
 800bb88:	24000000 	.word	0x24000000
 800bb8c:	000f000a 	.word	0x000f000a
 800bb90:	00060003 	.word	0x00060003
 800bb94:	00150019 	.word	0x00150019
 800bb98:	00190015 	.word	0x00190015
 800bb9c:	00030006 	.word	0x00030006
 800bba0:	000a000f 	.word	0x000a000f

0800bba4 <D64_1CH_HTONS_VOL_HP>:
 800bba4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bba8:	6b15      	ldr	r5, [r2, #48]	; 0x30
 800bbaa:	b089      	sub	sp, #36	; 0x24
 800bbac:	6993      	ldr	r3, [r2, #24]
 800bbae:	4686      	mov	lr, r0
 800bbb0:	9503      	str	r5, [sp, #12]
 800bbb2:	8cd0      	ldrh	r0, [r2, #38]	; 0x26
 800bbb4:	6a15      	ldr	r5, [r2, #32]
 800bbb6:	9306      	str	r3, [sp, #24]
 800bbb8:	69d6      	ldr	r6, [r2, #28]
 800bbba:	9504      	str	r5, [sp, #16]
 800bbbc:	e9d2 8404 	ldrd	r8, r4, [r2, #16]
 800bbc0:	e9d2 3c02 	ldrd	r3, ip, [r2, #8]
 800bbc4:	2800      	cmp	r0, #0
 800bbc6:	f000 80a4 	beq.w	800bd12 <D64_1CH_HTONS_VOL_HP+0x16e>
 800bbca:	460f      	mov	r7, r1
 800bbcc:	46f1      	mov	r9, lr
 800bbce:	eb01 0140 	add.w	r1, r1, r0, lsl #1
 800bbd2:	4d56      	ldr	r5, [pc, #344]	; (800bd2c <D64_1CH_HTONS_VOL_HP+0x188>)
 800bbd4:	46a2      	mov	sl, r4
 800bbd6:	469e      	mov	lr, r3
 800bbd8:	9105      	str	r1, [sp, #20]
 800bbda:	9207      	str	r2, [sp, #28]
 800bbdc:	f859 1b08 	ldr.w	r1, [r9], #8
 800bbe0:	f859 3c04 	ldr.w	r3, [r9, #-4]
 800bbe4:	ba49      	rev16	r1, r1
 800bbe6:	fa93 fb93 	rev16.w	fp, r3
 800bbea:	b2cb      	uxtb	r3, r1
 800bbec:	f3c1 2207 	ubfx	r2, r1, #8, #8
 800bbf0:	f3c1 4007 	ubfx	r0, r1, #16, #8
 800bbf4:	0e09      	lsrs	r1, r1, #24
 800bbf6:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
 800bbfa:	fa5f f38b 	uxtb.w	r3, fp
 800bbfe:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800bc02:	4426      	add	r6, r4
 800bc04:	f855 4020 	ldr.w	r4, [r5, r0, lsl #2]
 800bc08:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 800bc0c:	eb02 2296 	add.w	r2, r2, r6, lsr #10
 800bc10:	f855 0023 	ldr.w	r0, [r5, r3, lsl #2]
 800bc14:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800bc18:	f3cb 2307 	ubfx	r3, fp, #8, #8
 800bc1c:	eb04 2492 	add.w	r4, r4, r2, lsr #10
 800bc20:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800bc24:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 800bc28:	eb01 2194 	add.w	r1, r1, r4, lsr #10
 800bc2c:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800bc30:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 800bc34:	f3cb 4607 	ubfx	r6, fp, #16, #8
 800bc38:	eb00 2091 	add.w	r0, r0, r1, lsr #10
 800bc3c:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800bc40:	f855 6026 	ldr.w	r6, [r5, r6, lsl #2]
 800bc44:	ea4f 6b1b 	mov.w	fp, fp, lsr #24
 800bc48:	eb03 2390 	add.w	r3, r3, r0, lsr #10
 800bc4c:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800bc50:	f855 b02b 	ldr.w	fp, [r5, fp, lsl #2]
 800bc54:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800bc58:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 800bc5c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bc60:	eb0b 2b96 	add.w	fp, fp, r6, lsr #10
 800bc64:	f3c6 0409 	ubfx	r4, r6, #0, #10
 800bc68:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bc6c:	f3cb 0009 	ubfx	r0, fp, #0, #10
 800bc70:	ea4f 269b 	mov.w	r6, fp, lsr #10
 800bc74:	ea40 4b04 	orr.w	fp, r0, r4, lsl #16
 800bc78:	482d      	ldr	r0, [pc, #180]	; (800bd30 <D64_1CH_HTONS_VOL_HP+0x18c>)
 800bc7a:	fb22 cc00 	smlad	ip, r2, r0, ip
 800bc7e:	482d      	ldr	r0, [pc, #180]	; (800bd34 <D64_1CH_HTONS_VOL_HP+0x190>)
 800bc80:	fb21 cc00 	smlad	ip, r1, r0, ip
 800bc84:	482c      	ldr	r0, [pc, #176]	; (800bd38 <D64_1CH_HTONS_VOL_HP+0x194>)
 800bc86:	fb23 cc00 	smlad	ip, r3, r0, ip
 800bc8a:	f44f 3480 	mov.w	r4, #65536	; 0x10000
 800bc8e:	fb2b c404 	smlad	r4, fp, r4, ip
 800bc92:	482a      	ldr	r0, [pc, #168]	; (800bd3c <D64_1CH_HTONS_VOL_HP+0x198>)
 800bc94:	fb22 ec00 	smlad	ip, r2, r0, lr
 800bc98:	fb2b cc10 	smladx	ip, fp, r0, ip
 800bc9c:	4828      	ldr	r0, [pc, #160]	; (800bd40 <D64_1CH_HTONS_VOL_HP+0x19c>)
 800bc9e:	fb21 cc00 	smlad	ip, r1, r0, ip
 800bca2:	fb23 cc10 	smladx	ip, r3, r0, ip
 800bca6:	f04f 0e01 	mov.w	lr, #1
 800bcaa:	fb22 f20e 	smuad	r2, r2, lr
 800bcae:	4825      	ldr	r0, [pc, #148]	; (800bd44 <D64_1CH_HTONS_VOL_HP+0x1a0>)
 800bcb0:	fb21 2100 	smlad	r1, r1, r0, r2
 800bcb4:	4a24      	ldr	r2, [pc, #144]	; (800bd48 <D64_1CH_HTONS_VOL_HP+0x1a4>)
 800bcb6:	fb23 1302 	smlad	r3, r3, r2, r1
 800bcba:	4a24      	ldr	r2, [pc, #144]	; (800bd4c <D64_1CH_HTONS_VOL_HP+0x1a8>)
 800bcbc:	fb2b 3e02 	smlad	lr, fp, r2, r3
 800bcc0:	f5a4 3400 	sub.w	r4, r4, #131072	; 0x20000
 800bcc4:	eb04 0208 	add.w	r2, r4, r8
 800bcc8:	eba2 020a 	sub.w	r2, r2, sl
 800bccc:	46a2      	mov	sl, r4
 800bcce:	4610      	mov	r0, r2
 800bcd0:	17d1      	asrs	r1, r2, #31
 800bcd2:	e9cd 0100 	strd	r0, r1, [sp]
 800bcd6:	9904      	ldr	r1, [sp, #16]
 800bcd8:	9801      	ldr	r0, [sp, #4]
 800bcda:	fba2 2301 	umull	r2, r3, r2, r1
 800bcde:	fb01 3300 	mla	r3, r1, r0, r3
 800bce2:	f112 4000 	adds.w	r0, r2, #2147483648	; 0x80000000
 800bce6:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800bcea:	f143 0100 	adc.w	r1, r3, #0
 800bcee:	9b03      	ldr	r3, [sp, #12]
 800bcf0:	02ca      	lsls	r2, r1, #11
 800bcf2:	ea4f 0841 	mov.w	r8, r1, lsl #1
 800bcf6:	2100      	movs	r1, #0
 800bcf8:	fbc3 0102 	smlal	r0, r1, r3, r2
 800bcfc:	108b      	asrs	r3, r1, #2
 800bcfe:	f303 030f 	ssat	r3, #16, r3
 800bd02:	f827 3b02 	strh.w	r3, [r7], #2
 800bd06:	9b05      	ldr	r3, [sp, #20]
 800bd08:	429f      	cmp	r7, r3
 800bd0a:	f47f af67 	bne.w	800bbdc <D64_1CH_HTONS_VOL_HP+0x38>
 800bd0e:	4673      	mov	r3, lr
 800bd10:	9a07      	ldr	r2, [sp, #28]
 800bd12:	6093      	str	r3, [r2, #8]
 800bd14:	2000      	movs	r0, #0
 800bd16:	9b06      	ldr	r3, [sp, #24]
 800bd18:	f8c2 c00c 	str.w	ip, [r2, #12]
 800bd1c:	61d6      	str	r6, [r2, #28]
 800bd1e:	6193      	str	r3, [r2, #24]
 800bd20:	e9c2 8404 	strd	r8, r4, [r2, #16]
 800bd24:	b009      	add	sp, #36	; 0x24
 800bd26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd2a:	bf00      	nop
 800bd2c:	24000000 	.word	0x24000000
 800bd30:	001c0015 	.word	0x001c0015
 800bd34:	000f000a 	.word	0x000f000a
 800bd38:	00060003 	.word	0x00060003
 800bd3c:	0024002a 	.word	0x0024002a
 800bd40:	002e0030 	.word	0x002e0030
 800bd44:	00030006 	.word	0x00030006
 800bd48:	000a000f 	.word	0x000a000f
 800bd4c:	0015001c 	.word	0x0015001c

0800bd50 <D80_1CH_HTONS_VOL_HP>:
 800bd50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd54:	6913      	ldr	r3, [r2, #16]
 800bd56:	b089      	sub	sp, #36	; 0x24
 800bd58:	6b16      	ldr	r6, [r2, #48]	; 0x30
 800bd5a:	9301      	str	r3, [sp, #4]
 800bd5c:	9603      	str	r6, [sp, #12]
 800bd5e:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800bd60:	6a16      	ldr	r6, [r2, #32]
 800bd62:	e9d2 5305 	ldrd	r5, r3, [r2, #20]
 800bd66:	e9d2 7c02 	ldrd	r7, ip, [r2, #8]
 800bd6a:	9306      	str	r3, [sp, #24]
 800bd6c:	9604      	str	r6, [sp, #16]
 800bd6e:	69d3      	ldr	r3, [r2, #28]
 800bd70:	2c00      	cmp	r4, #0
 800bd72:	f000 80ce 	beq.w	800bf12 <D80_1CH_HTONS_VOL_HP+0x1c2>
 800bd76:	3902      	subs	r1, #2
 800bd78:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800bd7c:	4e66      	ldr	r6, [pc, #408]	; (800bf18 <D80_1CH_HTONS_VOL_HP+0x1c8>)
 800bd7e:	469e      	mov	lr, r3
 800bd80:	9102      	str	r1, [sp, #8]
 800bd82:	46aa      	mov	sl, r5
 800bd84:	eb00 0144 	add.w	r1, r0, r4, lsl #1
 800bd88:	9207      	str	r2, [sp, #28]
 800bd8a:	9105      	str	r1, [sp, #20]
 800bd8c:	6883      	ldr	r3, [r0, #8]
 800bd8e:	e9d0 4200 	ldrd	r4, r2, [r0]
 800bd92:	300a      	adds	r0, #10
 800bd94:	ba64      	rev16	r4, r4
 800bd96:	ba52      	rev16	r2, r2
 800bd98:	fa93 fb93 	rev16.w	fp, r3
 800bd9c:	b2e5      	uxtb	r5, r4
 800bd9e:	f3c4 2307 	ubfx	r3, r4, #8, #8
 800bda2:	f3c4 4107 	ubfx	r1, r4, #16, #8
 800bda6:	0e24      	lsrs	r4, r4, #24
 800bda8:	f856 8025 	ldr.w	r8, [r6, r5, lsl #2]
 800bdac:	b2d5      	uxtb	r5, r2
 800bdae:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 800bdb2:	44c6      	add	lr, r8
 800bdb4:	f856 1021 	ldr.w	r1, [r6, r1, lsl #2]
 800bdb8:	f856 4024 	ldr.w	r4, [r6, r4, lsl #2]
 800bdbc:	eb03 239e 	add.w	r3, r3, lr, lsr #10
 800bdc0:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
 800bdc4:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800bdc8:	eb01 2993 	add.w	r9, r1, r3, lsr #10
 800bdcc:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800bdd0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bdd4:	eb04 2499 	add.w	r4, r4, r9, lsr #10
 800bdd8:	f856 1021 	ldr.w	r1, [r6, r1, lsl #2]
 800bddc:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 800bde0:	f3cb 2e07 	ubfx	lr, fp, #8, #8
 800bde4:	eb05 2894 	add.w	r8, r5, r4, lsr #10
 800bde8:	f3c2 4507 	ubfx	r5, r2, #16, #8
 800bdec:	0e12      	lsrs	r2, r2, #24
 800bdee:	f856 e02e 	ldr.w	lr, [r6, lr, lsl #2]
 800bdf2:	eb01 2198 	add.w	r1, r1, r8, lsr #10
 800bdf6:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
 800bdfa:	f856 2022 	ldr.w	r2, [r6, r2, lsl #2]
 800bdfe:	fa5f fb8b 	uxtb.w	fp, fp
 800be02:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 800be06:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800be0a:	f856 b02b 	ldr.w	fp, [r6, fp, lsl #2]
 800be0e:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800be12:	eb02 2295 	add.w	r2, r2, r5, lsr #10
 800be16:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800be1a:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800be1e:	ea41 4808 	orr.w	r8, r1, r8, lsl #16
 800be22:	eb0b 2b92 	add.w	fp, fp, r2, lsr #10
 800be26:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800be2a:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800be2e:	eb0e 2e9b 	add.w	lr, lr, fp, lsr #10
 800be32:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800be36:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
 800be3a:	f3ce 0109 	ubfx	r1, lr, #0, #10
 800be3e:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
 800be42:	ea4f 2e9e 	mov.w	lr, lr, lsr #10
 800be46:	ea41 4b0b 	orr.w	fp, r1, fp, lsl #16
 800be4a:	4934      	ldr	r1, [pc, #208]	; (800bf1c <D80_1CH_HTONS_VOL_HP+0x1cc>)
 800be4c:	fb23 cc01 	smlad	ip, r3, r1, ip
 800be50:	4933      	ldr	r1, [pc, #204]	; (800bf20 <D80_1CH_HTONS_VOL_HP+0x1d0>)
 800be52:	fb24 cc01 	smlad	ip, r4, r1, ip
 800be56:	4933      	ldr	r1, [pc, #204]	; (800bf24 <D80_1CH_HTONS_VOL_HP+0x1d4>)
 800be58:	fb28 cc01 	smlad	ip, r8, r1, ip
 800be5c:	4932      	ldr	r1, [pc, #200]	; (800bf28 <D80_1CH_HTONS_VOL_HP+0x1d8>)
 800be5e:	fb22 cc01 	smlad	ip, r2, r1, ip
 800be62:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800be66:	fb2b c901 	smlad	r9, fp, r1, ip
 800be6a:	4930      	ldr	r1, [pc, #192]	; (800bf2c <D80_1CH_HTONS_VOL_HP+0x1dc>)
 800be6c:	fb23 7701 	smlad	r7, r3, r1, r7
 800be70:	492f      	ldr	r1, [pc, #188]	; (800bf30 <D80_1CH_HTONS_VOL_HP+0x1e0>)
 800be72:	fb24 7701 	smlad	r7, r4, r1, r7
 800be76:	f04f 1c4b 	mov.w	ip, #4915275	; 0x4b004b
 800be7a:	fb28 7c0c 	smlad	ip, r8, ip, r7
 800be7e:	492d      	ldr	r1, [pc, #180]	; (800bf34 <D80_1CH_HTONS_VOL_HP+0x1e4>)
 800be80:	fb22 cc01 	smlad	ip, r2, r1, ip
 800be84:	492c      	ldr	r1, [pc, #176]	; (800bf38 <D80_1CH_HTONS_VOL_HP+0x1e8>)
 800be86:	fb2b cc01 	smlad	ip, fp, r1, ip
 800be8a:	2101      	movs	r1, #1
 800be8c:	fb23 f301 	smuad	r3, r3, r1
 800be90:	492a      	ldr	r1, [pc, #168]	; (800bf3c <D80_1CH_HTONS_VOL_HP+0x1ec>)
 800be92:	fb24 3401 	smlad	r4, r4, r1, r3
 800be96:	492a      	ldr	r1, [pc, #168]	; (800bf40 <D80_1CH_HTONS_VOL_HP+0x1f0>)
 800be98:	fb28 4101 	smlad	r1, r8, r1, r4
 800be9c:	4f29      	ldr	r7, [pc, #164]	; (800bf44 <D80_1CH_HTONS_VOL_HP+0x1f4>)
 800be9e:	fb22 1207 	smlad	r2, r2, r7, r1
 800bea2:	4f29      	ldr	r7, [pc, #164]	; (800bf48 <D80_1CH_HTONS_VOL_HP+0x1f8>)
 800bea4:	fb2b 2707 	smlad	r7, fp, r7, r2
 800bea8:	f5a9 317a 	sub.w	r1, r9, #256000	; 0x3e800
 800beac:	9b01      	ldr	r3, [sp, #4]
 800beae:	9c04      	ldr	r4, [sp, #16]
 800beb0:	440b      	add	r3, r1
 800beb2:	eba3 020a 	sub.w	r2, r3, sl
 800beb6:	468a      	mov	sl, r1
 800beb8:	ea4f 79e2 	mov.w	r9, r2, asr #31
 800bebc:	fba2 2304 	umull	r2, r3, r2, r4
 800bec0:	fb04 3309 	mla	r3, r4, r9, r3
 800bec4:	f112 4400 	adds.w	r4, r2, #2147483648	; 0x80000000
 800bec8:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800becc:	f143 0500 	adc.w	r5, r3, #0
 800bed0:	006b      	lsls	r3, r5, #1
 800bed2:	02aa      	lsls	r2, r5, #10
 800bed4:	2500      	movs	r5, #0
 800bed6:	9301      	str	r3, [sp, #4]
 800bed8:	9b03      	ldr	r3, [sp, #12]
 800beda:	fbc3 4502 	smlal	r4, r5, r3, r2
 800bede:	9a02      	ldr	r2, [sp, #8]
 800bee0:	10ab      	asrs	r3, r5, #2
 800bee2:	f303 030f 	ssat	r3, #16, r3
 800bee6:	f822 3f02 	strh.w	r3, [r2, #2]!
 800beea:	9b05      	ldr	r3, [sp, #20]
 800beec:	9202      	str	r2, [sp, #8]
 800beee:	4298      	cmp	r0, r3
 800bef0:	f47f af4c 	bne.w	800bd8c <D80_1CH_HTONS_VOL_HP+0x3c>
 800bef4:	4673      	mov	r3, lr
 800bef6:	9a07      	ldr	r2, [sp, #28]
 800bef8:	61d3      	str	r3, [r2, #28]
 800befa:	2000      	movs	r0, #0
 800befc:	9b01      	ldr	r3, [sp, #4]
 800befe:	6097      	str	r7, [r2, #8]
 800bf00:	f8c2 c00c 	str.w	ip, [r2, #12]
 800bf04:	e9c2 3104 	strd	r3, r1, [r2, #16]
 800bf08:	9b06      	ldr	r3, [sp, #24]
 800bf0a:	6193      	str	r3, [r2, #24]
 800bf0c:	b009      	add	sp, #36	; 0x24
 800bf0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf12:	4629      	mov	r1, r5
 800bf14:	e7f0      	b.n	800bef8 <D80_1CH_HTONS_VOL_HP+0x1a8>
 800bf16:	bf00      	nop
 800bf18:	24000000 	.word	0x24000000
 800bf1c:	002d0024 	.word	0x002d0024
 800bf20:	001c0015 	.word	0x001c0015
 800bf24:	000f000a 	.word	0x000f000a
 800bf28:	00060003 	.word	0x00060003
 800bf2c:	0037003f 	.word	0x0037003f
 800bf30:	00450049 	.word	0x00450049
 800bf34:	00490045 	.word	0x00490045
 800bf38:	003f0037 	.word	0x003f0037
 800bf3c:	00030006 	.word	0x00030006
 800bf40:	000a000f 	.word	0x000a000f
 800bf44:	0015001c 	.word	0x0015001c
 800bf48:	0024002d 	.word	0x0024002d

0800bf4c <D128_1CH_HTONS_VOL_HP>:
 800bf4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf50:	6914      	ldr	r4, [r2, #16]
 800bf52:	b08d      	sub	sp, #52	; 0x34
 800bf54:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800bf56:	9404      	str	r4, [sp, #16]
 800bf58:	6954      	ldr	r4, [r2, #20]
 800bf5a:	920b      	str	r2, [sp, #44]	; 0x2c
 800bf5c:	9405      	str	r4, [sp, #20]
 800bf5e:	6994      	ldr	r4, [r2, #24]
 800bf60:	f8d2 c01c 	ldr.w	ip, [r2, #28]
 800bf64:	940a      	str	r4, [sp, #40]	; 0x28
 800bf66:	6894      	ldr	r4, [r2, #8]
 800bf68:	9403      	str	r4, [sp, #12]
 800bf6a:	68d4      	ldr	r4, [r2, #12]
 800bf6c:	9402      	str	r4, [sp, #8]
 800bf6e:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800bf70:	6a12      	ldr	r2, [r2, #32]
 800bf72:	9407      	str	r4, [sp, #28]
 800bf74:	9208      	str	r2, [sp, #32]
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	f000 812e 	beq.w	800c1d8 <D128_1CH_HTONS_VOL_HP+0x28c>
 800bf7c:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800bf80:	f100 0b10 	add.w	fp, r0, #16
 800bf84:	f8df 9290 	ldr.w	r9, [pc, #656]	; 800c218 <D128_1CH_HTONS_VOL_HP+0x2cc>
 800bf88:	9106      	str	r1, [sp, #24]
 800bf8a:	9309      	str	r3, [sp, #36]	; 0x24
 800bf8c:	e95b 0204 	ldrd	r0, r2, [fp, #-16]
 800bf90:	e95b 3602 	ldrd	r3, r6, [fp, #-8]
 800bf94:	ba40      	rev16	r0, r0
 800bf96:	ba52      	rev16	r2, r2
 800bf98:	ba5b      	rev16	r3, r3
 800bf9a:	ba76      	rev16	r6, r6
 800bf9c:	b2c5      	uxtb	r5, r0
 800bf9e:	f3c0 2407 	ubfx	r4, r0, #8, #8
 800bfa2:	f3c0 4107 	ubfx	r1, r0, #16, #8
 800bfa6:	0e00      	lsrs	r0, r0, #24
 800bfa8:	f859 7025 	ldr.w	r7, [r9, r5, lsl #2]
 800bfac:	b2d5      	uxtb	r5, r2
 800bfae:	f859 e024 	ldr.w	lr, [r9, r4, lsl #2]
 800bfb2:	f3c2 2407 	ubfx	r4, r2, #8, #8
 800bfb6:	44bc      	add	ip, r7
 800bfb8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800bfbc:	f859 7020 	ldr.w	r7, [r9, r0, lsl #2]
 800bfc0:	f3c2 4007 	ubfx	r0, r2, #16, #8
 800bfc4:	eb0e 2e9c 	add.w	lr, lr, ip, lsr #10
 800bfc8:	f859 a025 	ldr.w	sl, [r9, r5, lsl #2]
 800bfcc:	f859 5024 	ldr.w	r5, [r9, r4, lsl #2]
 800bfd0:	0e12      	lsrs	r2, r2, #24
 800bfd2:	eb01 219e 	add.w	r1, r1, lr, lsr #10
 800bfd6:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 800bfda:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800bfde:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800bfe2:	eb07 2791 	add.w	r7, r7, r1, lsr #10
 800bfe6:	f859 4022 	ldr.w	r4, [r9, r2, lsl #2]
 800bfea:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800bfee:	b2da      	uxtb	r2, r3
 800bff0:	eb0a 2a97 	add.w	sl, sl, r7, lsr #10
 800bff4:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800bff8:	ea4e 4e0c 	orr.w	lr, lr, ip, lsl #16
 800bffc:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 800c000:	eb05 259a 	add.w	r5, r5, sl, lsr #10
 800c004:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800c008:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800c00c:	f3c3 2107 	ubfx	r1, r3, #8, #8
 800c010:	eb00 2c95 	add.w	ip, r0, r5, lsr #10
 800c014:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800c018:	f859 8021 	ldr.w	r8, [r9, r1, lsl #2]
 800c01c:	f3c3 4107 	ubfx	r1, r3, #16, #8
 800c020:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 800c024:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800c028:	f859 0021 	ldr.w	r0, [r9, r1, lsl #2]
 800c02c:	0e1b      	lsrs	r3, r3, #24
 800c02e:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 800c032:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800c036:	f859 1023 	ldr.w	r1, [r9, r3, lsl #2]
 800c03a:	ea45 450a 	orr.w	r5, r5, sl, lsl #16
 800c03e:	eb08 2892 	add.w	r8, r8, r2, lsr #10
 800c042:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800c046:	b2f3      	uxtb	r3, r6
 800c048:	eb00 2a98 	add.w	sl, r0, r8, lsr #10
 800c04c:	f3c8 0009 	ubfx	r0, r8, #0, #10
 800c050:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800c054:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
 800c058:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 800c05c:	f3c6 2c07 	ubfx	ip, r6, #8, #8
 800c060:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 800c064:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800c068:	eb03 2891 	add.w	r8, r3, r1, lsr #10
 800c06c:	f859 202c 	ldr.w	r2, [r9, ip, lsl #2]
 800c070:	f3c6 4c07 	ubfx	ip, r6, #16, #8
 800c074:	0e36      	lsrs	r6, r6, #24
 800c076:	eb02 2298 	add.w	r2, r2, r8, lsr #10
 800c07a:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800c07e:	f859 302c 	ldr.w	r3, [r9, ip, lsl #2]
 800c082:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800c086:	f859 c026 	ldr.w	ip, [r9, r6, lsl #2]
 800c08a:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800c08e:	eb03 2692 	add.w	r6, r3, r2, lsr #10
 800c092:	f3c2 0309 	ubfx	r3, r2, #0, #10
 800c096:	9101      	str	r1, [sp, #4]
 800c098:	ea43 4208 	orr.w	r2, r3, r8, lsl #16
 800c09c:	9b02      	ldr	r3, [sp, #8]
 800c09e:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 800c0a2:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800c0a6:	4611      	mov	r1, r2
 800c0a8:	f3cc 0209 	ubfx	r2, ip, #0, #10
 800c0ac:	ea4f 2c9c 	mov.w	ip, ip, lsr #10
 800c0b0:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 800c0b4:	4a49      	ldr	r2, [pc, #292]	; (800c1dc <D128_1CH_HTONS_VOL_HP+0x290>)
 800c0b6:	fb2e 3202 	smlad	r2, lr, r2, r3
 800c0ba:	4b49      	ldr	r3, [pc, #292]	; (800c1e0 <D128_1CH_HTONS_VOL_HP+0x294>)
 800c0bc:	fb27 2203 	smlad	r2, r7, r3, r2
 800c0c0:	4b48      	ldr	r3, [pc, #288]	; (800c1e4 <D128_1CH_HTONS_VOL_HP+0x298>)
 800c0c2:	fb25 2203 	smlad	r2, r5, r3, r2
 800c0c6:	4b48      	ldr	r3, [pc, #288]	; (800c1e8 <D128_1CH_HTONS_VOL_HP+0x29c>)
 800c0c8:	fb24 2203 	smlad	r2, r4, r3, r2
 800c0cc:	4b47      	ldr	r3, [pc, #284]	; (800c1ec <D128_1CH_HTONS_VOL_HP+0x2a0>)
 800c0ce:	fb20 2803 	smlad	r8, r0, r3, r2
 800c0d2:	4b47      	ldr	r3, [pc, #284]	; (800c1f0 <D128_1CH_HTONS_VOL_HP+0x2a4>)
 800c0d4:	9a01      	ldr	r2, [sp, #4]
 800c0d6:	fb22 8203 	smlad	r2, r2, r3, r8
 800c0da:	4b46      	ldr	r3, [pc, #280]	; (800c1f4 <D128_1CH_HTONS_VOL_HP+0x2a8>)
 800c0dc:	9102      	str	r1, [sp, #8]
 800c0de:	fb21 2203 	smlad	r2, r1, r3, r2
 800c0e2:	f44f 3880 	mov.w	r8, #65536	; 0x10000
 800c0e6:	fb26 2308 	smlad	r3, r6, r8, r2
 800c0ea:	4619      	mov	r1, r3
 800c0ec:	9a03      	ldr	r2, [sp, #12]
 800c0ee:	4b42      	ldr	r3, [pc, #264]	; (800c1f8 <D128_1CH_HTONS_VOL_HP+0x2ac>)
 800c0f0:	fb2e 2803 	smlad	r8, lr, r3, r2
 800c0f4:	4b41      	ldr	r3, [pc, #260]	; (800c1fc <D128_1CH_HTONS_VOL_HP+0x2b0>)
 800c0f6:	fb27 8a03 	smlad	sl, r7, r3, r8
 800c0fa:	f8df 8120 	ldr.w	r8, [pc, #288]	; 800c21c <D128_1CH_HTONS_VOL_HP+0x2d0>
 800c0fe:	fb25 a808 	smlad	r8, r5, r8, sl
 800c102:	f8df a11c 	ldr.w	sl, [pc, #284]	; 800c220 <D128_1CH_HTONS_VOL_HP+0x2d4>
 800c106:	fb24 880a 	smlad	r8, r4, sl, r8
 800c10a:	f8df a118 	ldr.w	sl, [pc, #280]	; 800c224 <D128_1CH_HTONS_VOL_HP+0x2d8>
 800c10e:	fb20 8a0a 	smlad	sl, r0, sl, r8
 800c112:	f8df 8114 	ldr.w	r8, [pc, #276]	; 800c228 <D128_1CH_HTONS_VOL_HP+0x2dc>
 800c116:	9b01      	ldr	r3, [sp, #4]
 800c118:	fb23 aa08 	smlad	sl, r3, r8, sl
 800c11c:	f8df 810c 	ldr.w	r8, [pc, #268]	; 800c22c <D128_1CH_HTONS_VOL_HP+0x2e0>
 800c120:	9a02      	ldr	r2, [sp, #8]
 800c122:	fb22 a808 	smlad	r8, r2, r8, sl
 800c126:	f8df a108 	ldr.w	sl, [pc, #264]	; 800c230 <D128_1CH_HTONS_VOL_HP+0x2e4>
 800c12a:	fb26 830a 	smlad	r3, r6, sl, r8
 800c12e:	f04f 0801 	mov.w	r8, #1
 800c132:	9302      	str	r3, [sp, #8]
 800c134:	fb2e fe08 	smuad	lr, lr, r8
 800c138:	f8df 80f8 	ldr.w	r8, [pc, #248]	; 800c234 <D128_1CH_HTONS_VOL_HP+0x2e8>
 800c13c:	fb27 ee08 	smlad	lr, r7, r8, lr
 800c140:	4f2f      	ldr	r7, [pc, #188]	; (800c200 <D128_1CH_HTONS_VOL_HP+0x2b4>)
 800c142:	fb25 ee07 	smlad	lr, r5, r7, lr
 800c146:	4f2f      	ldr	r7, [pc, #188]	; (800c204 <D128_1CH_HTONS_VOL_HP+0x2b8>)
 800c148:	fb24 ee07 	smlad	lr, r4, r7, lr
 800c14c:	4f2e      	ldr	r7, [pc, #184]	; (800c208 <D128_1CH_HTONS_VOL_HP+0x2bc>)
 800c14e:	fb20 ee07 	smlad	lr, r0, r7, lr
 800c152:	4f2e      	ldr	r7, [pc, #184]	; (800c20c <D128_1CH_HTONS_VOL_HP+0x2c0>)
 800c154:	9b01      	ldr	r3, [sp, #4]
 800c156:	fb23 ee07 	smlad	lr, r3, r7, lr
 800c15a:	4f2d      	ldr	r7, [pc, #180]	; (800c210 <D128_1CH_HTONS_VOL_HP+0x2c4>)
 800c15c:	fb22 e707 	smlad	r7, r2, r7, lr
 800c160:	4b2c      	ldr	r3, [pc, #176]	; (800c214 <D128_1CH_HTONS_VOL_HP+0x2c8>)
 800c162:	fb26 7303 	smlad	r3, r6, r3, r7
 800c166:	f5a1 1680 	sub.w	r6, r1, #1048576	; 0x100000
 800c16a:	9303      	str	r3, [sp, #12]
 800c16c:	9b04      	ldr	r3, [sp, #16]
 800c16e:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800c172:	9f08      	ldr	r7, [sp, #32]
 800c174:	2100      	movs	r1, #0
 800c176:	4433      	add	r3, r6
 800c178:	f10b 0b10 	add.w	fp, fp, #16
 800c17c:	461a      	mov	r2, r3
 800c17e:	9b05      	ldr	r3, [sp, #20]
 800c180:	9605      	str	r6, [sp, #20]
 800c182:	1ad2      	subs	r2, r2, r3
 800c184:	17d5      	asrs	r5, r2, #31
 800c186:	fba2 2307 	umull	r2, r3, r2, r7
 800c18a:	1814      	adds	r4, r2, r0
 800c18c:	fb07 3305 	mla	r3, r7, r5, r3
 800c190:	eb43 0501 	adc.w	r5, r3, r1
 800c194:	006b      	lsls	r3, r5, #1
 800c196:	022a      	lsls	r2, r5, #8
 800c198:	9304      	str	r3, [sp, #16]
 800c19a:	9b07      	ldr	r3, [sp, #28]
 800c19c:	fbc3 0102 	smlal	r0, r1, r3, r2
 800c1a0:	9a06      	ldr	r2, [sp, #24]
 800c1a2:	108b      	asrs	r3, r1, #2
 800c1a4:	f303 030f 	ssat	r3, #16, r3
 800c1a8:	f822 3b02 	strh.w	r3, [r2], #2
 800c1ac:	4613      	mov	r3, r2
 800c1ae:	9206      	str	r2, [sp, #24]
 800c1b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c1b2:	4293      	cmp	r3, r2
 800c1b4:	f47f aeea 	bne.w	800bf8c <D128_1CH_HTONS_VOL_HP+0x40>
 800c1b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c1ba:	2000      	movs	r0, #0
 800c1bc:	9903      	ldr	r1, [sp, #12]
 800c1be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c1c0:	6099      	str	r1, [r3, #8]
 800c1c2:	9902      	ldr	r1, [sp, #8]
 800c1c4:	f8c3 c01c 	str.w	ip, [r3, #28]
 800c1c8:	60d9      	str	r1, [r3, #12]
 800c1ca:	9904      	ldr	r1, [sp, #16]
 800c1cc:	619a      	str	r2, [r3, #24]
 800c1ce:	e9c3 1604 	strd	r1, r6, [r3, #16]
 800c1d2:	b00d      	add	sp, #52	; 0x34
 800c1d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1d8:	9e05      	ldr	r6, [sp, #20]
 800c1da:	e7ed      	b.n	800c1b8 <D128_1CH_HTONS_VOL_HP+0x26c>
 800c1dc:	00780069 	.word	0x00780069
 800c1e0:	005b004e 	.word	0x005b004e
 800c1e4:	00420037 	.word	0x00420037
 800c1e8:	002d0024 	.word	0x002d0024
 800c1ec:	001c0015 	.word	0x001c0015
 800c1f0:	000f000a 	.word	0x000f000a
 800c1f4:	00060003 	.word	0x00060003
 800c1f8:	00880096 	.word	0x00880096
 800c1fc:	00a200ac 	.word	0x00a200ac
 800c200:	000a000f 	.word	0x000a000f
 800c204:	0015001c 	.word	0x0015001c
 800c208:	0024002d 	.word	0x0024002d
 800c20c:	00370042 	.word	0x00370042
 800c210:	004e005b 	.word	0x004e005b
 800c214:	00690078 	.word	0x00690078
 800c218:	24000000 	.word	0x24000000
 800c21c:	00b400ba 	.word	0x00b400ba
 800c220:	00be00c0 	.word	0x00be00c0
 800c224:	00c000be 	.word	0x00c000be
 800c228:	00ba00b4 	.word	0x00ba00b4
 800c22c:	00ac00a2 	.word	0x00ac00a2
 800c230:	00960088 	.word	0x00960088
 800c234:	00030006 	.word	0x00030006

0800c238 <PDM_Filter_Init>:
 800c238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c23a:	2240      	movs	r2, #64	; 0x40
 800c23c:	2100      	movs	r1, #0
 800c23e:	4604      	mov	r4, r0
 800c240:	300c      	adds	r0, #12
 800c242:	f000 fa07 	bl	800c654 <memset>
 800c246:	4a56      	ldr	r2, [pc, #344]	; (800c3a0 <PDM_Filter_Init+0x168>)
 800c248:	4856      	ldr	r0, [pc, #344]	; (800c3a4 <PDM_Filter_Init+0x16c>)
 800c24a:	f64f 71f0 	movw	r1, #65520	; 0xfff0
 800c24e:	6813      	ldr	r3, [r2, #0]
 800c250:	f24c 2540 	movw	r5, #49728	; 0xc240
 800c254:	f023 0301 	bic.w	r3, r3, #1
 800c258:	6013      	str	r3, [r2, #0]
 800c25a:	6803      	ldr	r3, [r0, #0]
 800c25c:	400b      	ands	r3, r1
 800c25e:	42ab      	cmp	r3, r5
 800c260:	d040      	beq.n	800c2e4 <PDM_Filter_Init+0xac>
 800c262:	6803      	ldr	r3, [r0, #0]
 800c264:	f24c 2270 	movw	r2, #49776	; 0xc270
 800c268:	4019      	ands	r1, r3
 800c26a:	4291      	cmp	r1, r2
 800c26c:	d03a      	beq.n	800c2e4 <PDM_Filter_Init+0xac>
 800c26e:	4b4e      	ldr	r3, [pc, #312]	; (800c3a8 <PDM_Filter_Init+0x170>)
 800c270:	2101      	movs	r1, #1
 800c272:	461a      	mov	r2, r3
 800c274:	6019      	str	r1, [r3, #0]
 800c276:	6813      	ldr	r3, [r2, #0]
 800c278:	2b00      	cmp	r3, #0
 800c27a:	d1fc      	bne.n	800c276 <PDM_Filter_Init+0x3e>
 800c27c:	4b4b      	ldr	r3, [pc, #300]	; (800c3ac <PDM_Filter_Init+0x174>)
 800c27e:	494c      	ldr	r1, [pc, #304]	; (800c3b0 <PDM_Filter_Init+0x178>)
 800c280:	4a4c      	ldr	r2, [pc, #304]	; (800c3b4 <PDM_Filter_Init+0x17c>)
 800c282:	6019      	str	r1, [r3, #0]
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	8820      	ldrh	r0, [r4, #0]
 800c288:	4293      	cmp	r3, r2
 800c28a:	8961      	ldrh	r1, [r4, #10]
 800c28c:	f04f 0300 	mov.w	r3, #0
 800c290:	8922      	ldrh	r2, [r4, #8]
 800c292:	bf14      	ite	ne
 800c294:	2500      	movne	r5, #0
 800c296:	4d47      	ldreq	r5, [pc, #284]	; (800c3b4 <PDM_Filter_Init+0x17c>)
 800c298:	2801      	cmp	r0, #1
 800c29a:	61a3      	str	r3, [r4, #24]
 800c29c:	6465      	str	r5, [r4, #68]	; 0x44
 800c29e:	60e3      	str	r3, [r4, #12]
 800c2a0:	6263      	str	r3, [r4, #36]	; 0x24
 800c2a2:	6423      	str	r3, [r4, #64]	; 0x40
 800c2a4:	86a1      	strh	r1, [r4, #52]	; 0x34
 800c2a6:	86e2      	strh	r2, [r4, #54]	; 0x36
 800c2a8:	e9c4 3304 	strd	r3, r3, [r4, #16]
 800c2ac:	e9c4 3307 	strd	r3, r3, [r4, #28]
 800c2b0:	d936      	bls.n	800c320 <PDM_Filter_Init+0xe8>
 800c2b2:	2003      	movs	r0, #3
 800c2b4:	2302      	movs	r3, #2
 800c2b6:	8862      	ldrh	r2, [r4, #2]
 800c2b8:	2a01      	cmp	r2, #1
 800c2ba:	d92e      	bls.n	800c31a <PDM_Filter_Init+0xe2>
 800c2bc:	2140      	movs	r1, #64	; 0x40
 800c2be:	2300      	movs	r3, #0
 800c2c0:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800c2c2:	f1b2 1f01 	cmp.w	r2, #65537	; 0x10001
 800c2c6:	d101      	bne.n	800c2cc <PDM_Filter_Init+0x94>
 800c2c8:	460b      	mov	r3, r1
 800c2ca:	6421      	str	r1, [r4, #64]	; 0x40
 800c2cc:	6862      	ldr	r2, [r4, #4]
 800c2ce:	b11a      	cbz	r2, 800c2d8 <PDM_Filter_Init+0xa0>
 800c2d0:	f043 0310 	orr.w	r3, r3, #16
 800c2d4:	62e2      	str	r2, [r4, #44]	; 0x2c
 800c2d6:	6423      	str	r3, [r4, #64]	; 0x40
 800c2d8:	2200      	movs	r2, #0
 800c2da:	8722      	strh	r2, [r4, #56]	; 0x38
 800c2dc:	b908      	cbnz	r0, 800c2e2 <PDM_Filter_Init+0xaa>
 800c2de:	3380      	adds	r3, #128	; 0x80
 800c2e0:	6423      	str	r3, [r4, #64]	; 0x40
 800c2e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c2e4:	4b34      	ldr	r3, [pc, #208]	; (800c3b8 <PDM_Filter_Init+0x180>)
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d1c0      	bne.n	800c26e <PDM_Filter_Init+0x36>
 800c2ec:	4a33      	ldr	r2, [pc, #204]	; (800c3bc <PDM_Filter_Init+0x184>)
 800c2ee:	6813      	ldr	r3, [r2, #0]
 800c2f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c2f4:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800c2f8:	d006      	beq.n	800c308 <PDM_Filter_Init+0xd0>
 800c2fa:	6813      	ldr	r3, [r2, #0]
 800c2fc:	f240 4283 	movw	r2, #1155	; 0x483
 800c300:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c304:	4293      	cmp	r3, r2
 800c306:	d1b2      	bne.n	800c26e <PDM_Filter_Init+0x36>
 800c308:	4b2d      	ldr	r3, [pc, #180]	; (800c3c0 <PDM_Filter_Init+0x188>)
 800c30a:	2101      	movs	r1, #1
 800c30c:	461a      	mov	r2, r3
 800c30e:	6019      	str	r1, [r3, #0]
 800c310:	6813      	ldr	r3, [r2, #0]
 800c312:	2b00      	cmp	r3, #0
 800c314:	d1fc      	bne.n	800c310 <PDM_Filter_Init+0xd8>
 800c316:	4b2b      	ldr	r3, [pc, #172]	; (800c3c4 <PDM_Filter_Init+0x18c>)
 800c318:	e7b1      	b.n	800c27e <PDM_Filter_Init+0x46>
 800c31a:	d03a      	beq.n	800c392 <PDM_Filter_Init+0x15a>
 800c31c:	4618      	mov	r0, r3
 800c31e:	e7cd      	b.n	800c2bc <PDM_Filter_Init+0x84>
 800c320:	4d29      	ldr	r5, [pc, #164]	; (800c3c8 <PDM_Filter_Init+0x190>)
 800c322:	782a      	ldrb	r2, [r5, #0]
 800c324:	d01b      	beq.n	800c35e <PDM_Filter_Init+0x126>
 800c326:	2a01      	cmp	r2, #1
 800c328:	d001      	beq.n	800c32e <PDM_Filter_Init+0xf6>
 800c32a:	2001      	movs	r0, #1
 800c32c:	e7c3      	b.n	800c2b6 <PDM_Filter_Init+0x7e>
 800c32e:	4927      	ldr	r1, [pc, #156]	; (800c3cc <PDM_Filter_Init+0x194>)
 800c330:	f8df c0a0 	ldr.w	ip, [pc, #160]	; 800c3d4 <PDM_Filter_Init+0x19c>
 800c334:	f501 6780 	add.w	r7, r1, #1024	; 0x400
 800c338:	4e25      	ldr	r6, [pc, #148]	; (800c3d0 <PDM_Filter_Init+0x198>)
 800c33a:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800c33e:	ea0c 5302 	and.w	r3, ip, r2, lsl #20
 800c342:	ea02 0006 	and.w	r0, r2, r6
 800c346:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800c34a:	428f      	cmp	r7, r1
 800c34c:	ea43 0300 	orr.w	r3, r3, r0
 800c350:	4413      	add	r3, r2
 800c352:	600b      	str	r3, [r1, #0]
 800c354:	d1f1      	bne.n	800c33a <PDM_Filter_Init+0x102>
 800c356:	2300      	movs	r3, #0
 800c358:	2001      	movs	r0, #1
 800c35a:	702b      	strb	r3, [r5, #0]
 800c35c:	e7ab      	b.n	800c2b6 <PDM_Filter_Init+0x7e>
 800c35e:	2a00      	cmp	r2, #0
 800c360:	d1a9      	bne.n	800c2b6 <PDM_Filter_Init+0x7e>
 800c362:	491a      	ldr	r1, [pc, #104]	; (800c3cc <PDM_Filter_Init+0x194>)
 800c364:	f8df c06c 	ldr.w	ip, [pc, #108]	; 800c3d4 <PDM_Filter_Init+0x19c>
 800c368:	f501 6780 	add.w	r7, r1, #1024	; 0x400
 800c36c:	4e18      	ldr	r6, [pc, #96]	; (800c3d0 <PDM_Filter_Init+0x198>)
 800c36e:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800c372:	ea0c 5302 	and.w	r3, ip, r2, lsl #20
 800c376:	ea02 0006 	and.w	r0, r2, r6
 800c37a:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800c37e:	428f      	cmp	r7, r1
 800c380:	ea43 0300 	orr.w	r3, r3, r0
 800c384:	4413      	add	r3, r2
 800c386:	600b      	str	r3, [r1, #0]
 800c388:	d1f1      	bne.n	800c36e <PDM_Filter_Init+0x136>
 800c38a:	2001      	movs	r0, #1
 800c38c:	2300      	movs	r3, #0
 800c38e:	7028      	strb	r0, [r5, #0]
 800c390:	e791      	b.n	800c2b6 <PDM_Filter_Init+0x7e>
 800c392:	2220      	movs	r2, #32
 800c394:	4618      	mov	r0, r3
 800c396:	2160      	movs	r1, #96	; 0x60
 800c398:	6422      	str	r2, [r4, #64]	; 0x40
 800c39a:	4613      	mov	r3, r2
 800c39c:	e790      	b.n	800c2c0 <PDM_Filter_Init+0x88>
 800c39e:	bf00      	nop
 800c3a0:	e0002000 	.word	0xe0002000
 800c3a4:	e000ed00 	.word	0xe000ed00
 800c3a8:	40023008 	.word	0x40023008
 800c3ac:	40023000 	.word	0x40023000
 800c3b0:	f407a5c2 	.word	0xf407a5c2
 800c3b4:	b5e8b5cd 	.word	0xb5e8b5cd
 800c3b8:	e0042000 	.word	0xe0042000
 800c3bc:	5c001000 	.word	0x5c001000
 800c3c0:	58024c08 	.word	0x58024c08
 800c3c4:	58024c00 	.word	0x58024c00
 800c3c8:	24000490 	.word	0x24000490
 800c3cc:	23fffffc 	.word	0x23fffffc
 800c3d0:	000ffc00 	.word	0x000ffc00
 800c3d4:	3ff00000 	.word	0x3ff00000

0800c3d8 <PDM_Filter_setConfig>:
 800c3d8:	4b67      	ldr	r3, [pc, #412]	; (800c578 <PDM_Filter_setConfig+0x1a0>)
 800c3da:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c3dc:	429a      	cmp	r2, r3
 800c3de:	d128      	bne.n	800c432 <PDM_Filter_setConfig+0x5a>
 800c3e0:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800c3e2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c3e4:	880e      	ldrh	r6, [r1, #0]
 800c3e6:	460d      	mov	r5, r1
 800c3e8:	4604      	mov	r4, r0
 800c3ea:	f422 7180 	bic.w	r1, r2, #256	; 0x100
 800c3ee:	1e73      	subs	r3, r6, #1
 800c3f0:	f9b5 7004 	ldrsh.w	r7, [r5, #4]
 800c3f4:	f9b0 0038 	ldrsh.w	r0, [r0, #56]	; 0x38
 800c3f8:	2b06      	cmp	r3, #6
 800c3fa:	ed2d 8b02 	vpush	{d8}
 800c3fe:	6421      	str	r1, [r4, #64]	; 0x40
 800c400:	b083      	sub	sp, #12
 800c402:	d820      	bhi.n	800c446 <PDM_Filter_setConfig+0x6e>
 800c404:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 800c406:	42b3      	cmp	r3, r6
 800c408:	d03d      	beq.n	800c486 <PDM_Filter_setConfig+0xae>
 800c40a:	4b5c      	ldr	r3, [pc, #368]	; (800c57c <PDM_Filter_setConfig+0x1a4>)
 800c40c:	4013      	ands	r3, r2
 800c40e:	4333      	orrs	r3, r6
 800c410:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800c414:	6423      	str	r3, [r4, #64]	; 0x40
 800c416:	f003 030f 	and.w	r3, r3, #15
 800c41a:	2a70      	cmp	r2, #112	; 0x70
 800c41c:	f103 33ff 	add.w	r3, r3, #4294967295
 800c420:	d009      	beq.n	800c436 <PDM_Filter_setConfig+0x5e>
 800c422:	2b06      	cmp	r3, #6
 800c424:	d824      	bhi.n	800c470 <PDM_Filter_setConfig+0x98>
 800c426:	e8df f003 	tbb	[pc, r3]
 800c42a:	878a      	.short	0x878a
 800c42c:	7b7e8184 	.word	0x7b7e8184
 800c430:	78          	.byte	0x78
 800c431:	00          	.byte	0x00
 800c432:	2004      	movs	r0, #4
 800c434:	4770      	bx	lr
 800c436:	2b06      	cmp	r3, #6
 800c438:	d81a      	bhi.n	800c470 <PDM_Filter_setConfig+0x98>
 800c43a:	e8df f003 	tbb	[pc, r3]
 800c43e:	8f92      	.short	0x8f92
 800c440:	8617898c 	.word	0x8617898c
 800c444:	83          	.byte	0x83
 800c445:	00          	.byte	0x00
 800c446:	4287      	cmp	r7, r0
 800c448:	f000 808e 	beq.w	800c568 <PDM_Filter_setConfig+0x190>
 800c44c:	f117 0f0c 	cmn.w	r7, #12
 800c450:	f04f 0008 	mov.w	r0, #8
 800c454:	da11      	bge.n	800c47a <PDM_Filter_setConfig+0xa2>
 800c456:	f64f 73f4 	movw	r3, #65524	; 0xfff4
 800c45a:	3040      	adds	r0, #64	; 0x40
 800c45c:	80ab      	strh	r3, [r5, #4]
 800c45e:	886b      	ldrh	r3, [r5, #2]
 800c460:	8626      	strh	r6, [r4, #48]	; 0x30
 800c462:	8663      	strh	r3, [r4, #50]	; 0x32
 800c464:	b003      	add	sp, #12
 800c466:	ecbd 8b02 	vpop	{d8}
 800c46a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c46c:	4b44      	ldr	r3, [pc, #272]	; (800c580 <PDM_Filter_setConfig+0x1a8>)
 800c46e:	64a3      	str	r3, [r4, #72]	; 0x48
 800c470:	f117 0f0c 	cmn.w	r7, #12
 800c474:	f04f 0000 	mov.w	r0, #0
 800c478:	dbed      	blt.n	800c456 <PDM_Filter_setConfig+0x7e>
 800c47a:	2f33      	cmp	r7, #51	; 0x33
 800c47c:	dd10      	ble.n	800c4a0 <PDM_Filter_setConfig+0xc8>
 800c47e:	2333      	movs	r3, #51	; 0x33
 800c480:	3040      	adds	r0, #64	; 0x40
 800c482:	80ab      	strh	r3, [r5, #4]
 800c484:	e7eb      	b.n	800c45e <PDM_Filter_setConfig+0x86>
 800c486:	4287      	cmp	r7, r0
 800c488:	d1f2      	bne.n	800c470 <PDM_Filter_setConfig+0x98>
 800c48a:	886b      	ldrh	r3, [r5, #2]
 800c48c:	8663      	strh	r3, [r4, #50]	; 0x32
 800c48e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c490:	2000      	movs	r0, #0
 800c492:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c496:	6423      	str	r3, [r4, #64]	; 0x40
 800c498:	b003      	add	sp, #12
 800c49a:	ecbd 8b02 	vpop	{d8}
 800c49e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c4a0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c4a2:	f003 030f 	and.w	r3, r3, #15
 800c4a6:	3b01      	subs	r3, #1
 800c4a8:	2b06      	cmp	r3, #6
 800c4aa:	d831      	bhi.n	800c510 <PDM_Filter_setConfig+0x138>
 800c4ac:	4a35      	ldr	r2, [pc, #212]	; (800c584 <PDM_Filter_setConfig+0x1ac>)
 800c4ae:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800c4b2:	eddf 0a35 	vldr	s1, [pc, #212]	; 800c588 <PDM_Filter_setConfig+0x1b0>
 800c4b6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c4ba:	9001      	str	r0, [sp, #4]
 800c4bc:	edd3 7a07 	vldr	s15, [r3, #28]
 800c4c0:	ed93 8a00 	vldr	s16, [r3]
 800c4c4:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800c4c8:	f000 f8e6 	bl	800c698 <powf>
 800c4cc:	eef0 8a40 	vmov.f32	s17, s0
 800c4d0:	9801      	ldr	r0, [sp, #4]
 800c4d2:	ee07 7a90 	vmov	s15, r7
 800c4d6:	ee28 8a28 	vmul.f32	s16, s16, s17
 800c4da:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 800c4de:	9001      	str	r0, [sp, #4]
 800c4e0:	eef8 0ae7 	vcvt.f32.s32	s1, s15
 800c4e4:	eddf 7a29 	vldr	s15, [pc, #164]	; 800c58c <PDM_Filter_setConfig+0x1b4>
 800c4e8:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800c4ec:	f000 f8d4 	bl	800c698 <powf>
 800c4f0:	ee28 8a00 	vmul.f32	s16, s16, s0
 800c4f4:	886b      	ldrh	r3, [r5, #2]
 800c4f6:	9801      	ldr	r0, [sp, #4]
 800c4f8:	feb8 8a48 	vrinta.f32	s16, s16
 800c4fc:	eebc 8ac8 	vcvt.u32.f32	s16, s16
 800c500:	8727      	strh	r7, [r4, #56]	; 0x38
 800c502:	8663      	strh	r3, [r4, #50]	; 0x32
 800c504:	8626      	strh	r6, [r4, #48]	; 0x30
 800c506:	ed84 8a0f 	vstr	s16, [r4, #60]	; 0x3c
 800c50a:	2800      	cmp	r0, #0
 800c50c:	d0bf      	beq.n	800c48e <PDM_Filter_setConfig+0xb6>
 800c50e:	e7a9      	b.n	800c464 <PDM_Filter_setConfig+0x8c>
 800c510:	eddf 8a1f 	vldr	s17, [pc, #124]	; 800c590 <PDM_Filter_setConfig+0x1b8>
 800c514:	ed9f 8a1f 	vldr	s16, [pc, #124]	; 800c594 <PDM_Filter_setConfig+0x1bc>
 800c518:	e7db      	b.n	800c4d2 <PDM_Filter_setConfig+0xfa>
 800c51a:	4b1f      	ldr	r3, [pc, #124]	; (800c598 <PDM_Filter_setConfig+0x1c0>)
 800c51c:	64a3      	str	r3, [r4, #72]	; 0x48
 800c51e:	e7a7      	b.n	800c470 <PDM_Filter_setConfig+0x98>
 800c520:	4b1e      	ldr	r3, [pc, #120]	; (800c59c <PDM_Filter_setConfig+0x1c4>)
 800c522:	64a3      	str	r3, [r4, #72]	; 0x48
 800c524:	e7a4      	b.n	800c470 <PDM_Filter_setConfig+0x98>
 800c526:	4b1e      	ldr	r3, [pc, #120]	; (800c5a0 <PDM_Filter_setConfig+0x1c8>)
 800c528:	64a3      	str	r3, [r4, #72]	; 0x48
 800c52a:	e7a1      	b.n	800c470 <PDM_Filter_setConfig+0x98>
 800c52c:	4b1d      	ldr	r3, [pc, #116]	; (800c5a4 <PDM_Filter_setConfig+0x1cc>)
 800c52e:	64a3      	str	r3, [r4, #72]	; 0x48
 800c530:	e79e      	b.n	800c470 <PDM_Filter_setConfig+0x98>
 800c532:	4b1d      	ldr	r3, [pc, #116]	; (800c5a8 <PDM_Filter_setConfig+0x1d0>)
 800c534:	64a3      	str	r3, [r4, #72]	; 0x48
 800c536:	e79b      	b.n	800c470 <PDM_Filter_setConfig+0x98>
 800c538:	4b1c      	ldr	r3, [pc, #112]	; (800c5ac <PDM_Filter_setConfig+0x1d4>)
 800c53a:	64a3      	str	r3, [r4, #72]	; 0x48
 800c53c:	e798      	b.n	800c470 <PDM_Filter_setConfig+0x98>
 800c53e:	4b1c      	ldr	r3, [pc, #112]	; (800c5b0 <PDM_Filter_setConfig+0x1d8>)
 800c540:	64a3      	str	r3, [r4, #72]	; 0x48
 800c542:	e795      	b.n	800c470 <PDM_Filter_setConfig+0x98>
 800c544:	4b1b      	ldr	r3, [pc, #108]	; (800c5b4 <PDM_Filter_setConfig+0x1dc>)
 800c546:	64a3      	str	r3, [r4, #72]	; 0x48
 800c548:	e792      	b.n	800c470 <PDM_Filter_setConfig+0x98>
 800c54a:	4b1b      	ldr	r3, [pc, #108]	; (800c5b8 <PDM_Filter_setConfig+0x1e0>)
 800c54c:	64a3      	str	r3, [r4, #72]	; 0x48
 800c54e:	e78f      	b.n	800c470 <PDM_Filter_setConfig+0x98>
 800c550:	4b1a      	ldr	r3, [pc, #104]	; (800c5bc <PDM_Filter_setConfig+0x1e4>)
 800c552:	64a3      	str	r3, [r4, #72]	; 0x48
 800c554:	e78c      	b.n	800c470 <PDM_Filter_setConfig+0x98>
 800c556:	4b1a      	ldr	r3, [pc, #104]	; (800c5c0 <PDM_Filter_setConfig+0x1e8>)
 800c558:	64a3      	str	r3, [r4, #72]	; 0x48
 800c55a:	e789      	b.n	800c470 <PDM_Filter_setConfig+0x98>
 800c55c:	4b19      	ldr	r3, [pc, #100]	; (800c5c4 <PDM_Filter_setConfig+0x1ec>)
 800c55e:	64a3      	str	r3, [r4, #72]	; 0x48
 800c560:	e786      	b.n	800c470 <PDM_Filter_setConfig+0x98>
 800c562:	4b19      	ldr	r3, [pc, #100]	; (800c5c8 <PDM_Filter_setConfig+0x1f0>)
 800c564:	64a3      	str	r3, [r4, #72]	; 0x48
 800c566:	e783      	b.n	800c470 <PDM_Filter_setConfig+0x98>
 800c568:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 800c56a:	42b3      	cmp	r3, r6
 800c56c:	f47f af6e 	bne.w	800c44c <PDM_Filter_setConfig+0x74>
 800c570:	886b      	ldrh	r3, [r5, #2]
 800c572:	2008      	movs	r0, #8
 800c574:	8663      	strh	r3, [r4, #50]	; 0x32
 800c576:	e775      	b.n	800c464 <PDM_Filter_setConfig+0x8c>
 800c578:	b5e8b5cd 	.word	0xb5e8b5cd
 800c57c:	fffffef0 	.word	0xfffffef0
 800c580:	0800b6f1 	.word	0x0800b6f1
 800c584:	0800ca08 	.word	0x0800ca08
 800c588:	42000000 	.word	0x42000000
 800c58c:	3d4ccccd 	.word	0x3d4ccccd
 800c590:	4f800000 	.word	0x4f800000
 800c594:	00000000 	.word	0x00000000
 800c598:	0800aafd 	.word	0x0800aafd
 800c59c:	0800a985 	.word	0x0800a985
 800c5a0:	0800a875 	.word	0x0800a875
 800c5a4:	0800b339 	.word	0x0800b339
 800c5a8:	0800b0a1 	.word	0x0800b0a1
 800c5ac:	0800ae69 	.word	0x0800ae69
 800c5b0:	0800ac85 	.word	0x0800ac85
 800c5b4:	0800b90d 	.word	0x0800b90d
 800c5b8:	0800b7d1 	.word	0x0800b7d1
 800c5bc:	0800bf4d 	.word	0x0800bf4d
 800c5c0:	0800bd51 	.word	0x0800bd51
 800c5c4:	0800bba5 	.word	0x0800bba5
 800c5c8:	0800ba39 	.word	0x0800ba39

0800c5cc <PDM_Filter>:
 800c5cc:	b410      	push	{r4}
 800c5ce:	4b0b      	ldr	r3, [pc, #44]	; (800c5fc <PDM_Filter+0x30>)
 800c5d0:	6c54      	ldr	r4, [r2, #68]	; 0x44
 800c5d2:	429c      	cmp	r4, r3
 800c5d4:	d107      	bne.n	800c5e6 <PDM_Filter+0x1a>
 800c5d6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800c5d8:	05dc      	lsls	r4, r3, #23
 800c5da:	d508      	bpl.n	800c5ee <PDM_Filter+0x22>
 800c5dc:	6c93      	ldr	r3, [r2, #72]	; 0x48
 800c5de:	320c      	adds	r2, #12
 800c5e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c5e4:	4718      	bx	r3
 800c5e6:	2004      	movs	r0, #4
 800c5e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c5ec:	4770      	bx	lr
 800c5ee:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c5f2:	bf14      	ite	ne
 800c5f4:	2020      	movne	r0, #32
 800c5f6:	2030      	moveq	r0, #48	; 0x30
 800c5f8:	e7f6      	b.n	800c5e8 <PDM_Filter+0x1c>
 800c5fa:	bf00      	nop
 800c5fc:	b5e8b5cd 	.word	0xb5e8b5cd

0800c600 <__errno>:
 800c600:	4b01      	ldr	r3, [pc, #4]	; (800c608 <__errno+0x8>)
 800c602:	6818      	ldr	r0, [r3, #0]
 800c604:	4770      	bx	lr
 800c606:	bf00      	nop
 800c608:	24000410 	.word	0x24000410

0800c60c <__libc_init_array>:
 800c60c:	b570      	push	{r4, r5, r6, lr}
 800c60e:	4d0d      	ldr	r5, [pc, #52]	; (800c644 <__libc_init_array+0x38>)
 800c610:	4c0d      	ldr	r4, [pc, #52]	; (800c648 <__libc_init_array+0x3c>)
 800c612:	1b64      	subs	r4, r4, r5
 800c614:	10a4      	asrs	r4, r4, #2
 800c616:	2600      	movs	r6, #0
 800c618:	42a6      	cmp	r6, r4
 800c61a:	d109      	bne.n	800c630 <__libc_init_array+0x24>
 800c61c:	4d0b      	ldr	r5, [pc, #44]	; (800c64c <__libc_init_array+0x40>)
 800c61e:	4c0c      	ldr	r4, [pc, #48]	; (800c650 <__libc_init_array+0x44>)
 800c620:	f000 f9e6 	bl	800c9f0 <_init>
 800c624:	1b64      	subs	r4, r4, r5
 800c626:	10a4      	asrs	r4, r4, #2
 800c628:	2600      	movs	r6, #0
 800c62a:	42a6      	cmp	r6, r4
 800c62c:	d105      	bne.n	800c63a <__libc_init_array+0x2e>
 800c62e:	bd70      	pop	{r4, r5, r6, pc}
 800c630:	f855 3b04 	ldr.w	r3, [r5], #4
 800c634:	4798      	blx	r3
 800c636:	3601      	adds	r6, #1
 800c638:	e7ee      	b.n	800c618 <__libc_init_array+0xc>
 800c63a:	f855 3b04 	ldr.w	r3, [r5], #4
 800c63e:	4798      	blx	r3
 800c640:	3601      	adds	r6, #1
 800c642:	e7f2      	b.n	800c62a <__libc_init_array+0x1e>
 800c644:	0800ccf8 	.word	0x0800ccf8
 800c648:	0800ccf8 	.word	0x0800ccf8
 800c64c:	0800ccf8 	.word	0x0800ccf8
 800c650:	0800ccfc 	.word	0x0800ccfc

0800c654 <memset>:
 800c654:	4402      	add	r2, r0
 800c656:	4603      	mov	r3, r0
 800c658:	4293      	cmp	r3, r2
 800c65a:	d100      	bne.n	800c65e <memset+0xa>
 800c65c:	4770      	bx	lr
 800c65e:	f803 1b01 	strb.w	r1, [r3], #1
 800c662:	e7f9      	b.n	800c658 <memset+0x4>

0800c664 <checkint>:
 800c664:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800c668:	2b7e      	cmp	r3, #126	; 0x7e
 800c66a:	dd10      	ble.n	800c68e <checkint+0x2a>
 800c66c:	2b96      	cmp	r3, #150	; 0x96
 800c66e:	dc0c      	bgt.n	800c68a <checkint+0x26>
 800c670:	2201      	movs	r2, #1
 800c672:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800c676:	fa02 f303 	lsl.w	r3, r2, r3
 800c67a:	1e5a      	subs	r2, r3, #1
 800c67c:	4202      	tst	r2, r0
 800c67e:	d106      	bne.n	800c68e <checkint+0x2a>
 800c680:	4203      	tst	r3, r0
 800c682:	bf0c      	ite	eq
 800c684:	2002      	moveq	r0, #2
 800c686:	2001      	movne	r0, #1
 800c688:	4770      	bx	lr
 800c68a:	2002      	movs	r0, #2
 800c68c:	4770      	bx	lr
 800c68e:	2000      	movs	r0, #0
 800c690:	4770      	bx	lr
 800c692:	0000      	movs	r0, r0
 800c694:	0000      	movs	r0, r0
	...

0800c698 <powf>:
 800c698:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c69a:	ee10 1a10 	vmov	r1, s0
 800c69e:	ee10 6a90 	vmov	r6, s1
 800c6a2:	f5a1 0300 	sub.w	r3, r1, #8388608	; 0x800000
 800c6a6:	0072      	lsls	r2, r6, #1
 800c6a8:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800c6ac:	b085      	sub	sp, #20
 800c6ae:	f102 30ff 	add.w	r0, r2, #4294967295
 800c6b2:	f06f 7380 	mvn.w	r3, #16777216	; 0x1000000
 800c6b6:	d256      	bcs.n	800c766 <powf+0xce>
 800c6b8:	4298      	cmp	r0, r3
 800c6ba:	d256      	bcs.n	800c76a <powf+0xd2>
 800c6bc:	2000      	movs	r0, #0
 800c6be:	f101 4240 	add.w	r2, r1, #3221225472	; 0xc0000000
 800c6c2:	4ea3      	ldr	r6, [pc, #652]	; (800c950 <powf+0x2b8>)
 800c6c4:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 800c6c8:	f502 024d 	add.w	r2, r2, #13434880	; 0xcd0000
 800c6cc:	f3c2 47c3 	ubfx	r7, r2, #19, #4
 800c6d0:	0dd2      	lsrs	r2, r2, #23
 800c6d2:	eb06 1707 	add.w	r7, r6, r7, lsl #4
 800c6d6:	05d2      	lsls	r2, r2, #23
 800c6d8:	1a8b      	subs	r3, r1, r2
 800c6da:	ed97 5b00 	vldr	d5, [r7]
 800c6de:	ee07 3a90 	vmov	s15, r3
 800c6e2:	15d2      	asrs	r2, r2, #23
 800c6e4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800c6e8:	eea5 6b07 	vfma.f64	d6, d5, d7
 800c6ec:	ed97 5b02 	vldr	d5, [r7, #8]
 800c6f0:	ee26 2b06 	vmul.f64	d2, d6, d6
 800c6f4:	ee22 1b02 	vmul.f64	d1, d2, d2
 800c6f8:	ee07 2a90 	vmov	s15, r2
 800c6fc:	ed96 4b40 	vldr	d4, [r6, #256]	; 0x100
 800c700:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800c704:	ee37 7b05 	vadd.f64	d7, d7, d5
 800c708:	ed96 5b42 	vldr	d5, [r6, #264]	; 0x108
 800c70c:	ed96 3b44 	vldr	d3, [r6, #272]	; 0x110
 800c710:	eea6 5b04 	vfma.f64	d5, d6, d4
 800c714:	ed96 4b46 	vldr	d4, [r6, #280]	; 0x118
 800c718:	eea6 4b03 	vfma.f64	d4, d6, d3
 800c71c:	ed96 3b48 	vldr	d3, [r6, #288]	; 0x120
 800c720:	eeb7 0ae0 	vcvt.f64.f32	d0, s1
 800c724:	eea6 7b03 	vfma.f64	d7, d6, d3
 800c728:	eea2 7b04 	vfma.f64	d7, d2, d4
 800c72c:	eea5 7b01 	vfma.f64	d7, d5, d1
 800c730:	ee20 0b07 	vmul.f64	d0, d0, d7
 800c734:	ee10 1a90 	vmov	r1, s1
 800c738:	2300      	movs	r3, #0
 800c73a:	2700      	movs	r7, #0
 800c73c:	f3c1 32cf 	ubfx	r2, r1, #15, #16
 800c740:	f248 06be 	movw	r6, #32958	; 0x80be
 800c744:	429f      	cmp	r7, r3
 800c746:	bf08      	it	eq
 800c748:	4296      	cmpeq	r6, r2
 800c74a:	f080 80b1 	bcs.w	800c8b0 <powf+0x218>
 800c74e:	ed9f 7b78 	vldr	d7, [pc, #480]	; 800c930 <powf+0x298>
 800c752:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800c756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c75a:	dd79      	ble.n	800c850 <powf+0x1b8>
 800c75c:	b005      	add	sp, #20
 800c75e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800c762:	f000 b91f 	b.w	800c9a4 <__math_oflowf>
 800c766:	4298      	cmp	r0, r3
 800c768:	d32d      	bcc.n	800c7c6 <powf+0x12e>
 800c76a:	b952      	cbnz	r2, 800c782 <powf+0xea>
 800c76c:	f481 0380 	eor.w	r3, r1, #4194304	; 0x400000
 800c770:	005b      	lsls	r3, r3, #1
 800c772:	f513 0f00 	cmn.w	r3, #8388608	; 0x800000
 800c776:	f240 80cd 	bls.w	800c914 <powf+0x27c>
 800c77a:	ee30 0a20 	vadd.f32	s0, s0, s1
 800c77e:	b005      	add	sp, #20
 800c780:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c782:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 800c786:	d105      	bne.n	800c794 <powf+0xfc>
 800c788:	f486 0680 	eor.w	r6, r6, #4194304	; 0x400000
 800c78c:	0076      	lsls	r6, r6, #1
 800c78e:	f516 0f00 	cmn.w	r6, #8388608	; 0x800000
 800c792:	e7f0      	b.n	800c776 <powf+0xde>
 800c794:	004b      	lsls	r3, r1, #1
 800c796:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
 800c79a:	d8ee      	bhi.n	800c77a <powf+0xe2>
 800c79c:	f1b2 4f7f 	cmp.w	r2, #4278190080	; 0xff000000
 800c7a0:	d1eb      	bne.n	800c77a <powf+0xe2>
 800c7a2:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800c7a6:	f000 80b5 	beq.w	800c914 <powf+0x27c>
 800c7aa:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800c7ae:	ea6f 0606 	mvn.w	r6, r6
 800c7b2:	bf34      	ite	cc
 800c7b4:	2300      	movcc	r3, #0
 800c7b6:	2301      	movcs	r3, #1
 800c7b8:	0ff6      	lsrs	r6, r6, #31
 800c7ba:	42b3      	cmp	r3, r6
 800c7bc:	f040 80ad 	bne.w	800c91a <powf+0x282>
 800c7c0:	ee20 0aa0 	vmul.f32	s0, s1, s1
 800c7c4:	e7db      	b.n	800c77e <powf+0xe6>
 800c7c6:	004f      	lsls	r7, r1, #1
 800c7c8:	1e7a      	subs	r2, r7, #1
 800c7ca:	429a      	cmp	r2, r3
 800c7cc:	d31c      	bcc.n	800c808 <powf+0x170>
 800c7ce:	2900      	cmp	r1, #0
 800c7d0:	ee20 0a00 	vmul.f32	s0, s0, s0
 800c7d4:	da0f      	bge.n	800c7f6 <powf+0x15e>
 800c7d6:	ee10 0a90 	vmov	r0, s1
 800c7da:	f7ff ff43 	bl	800c664 <checkint>
 800c7de:	2801      	cmp	r0, #1
 800c7e0:	d109      	bne.n	800c7f6 <powf+0x15e>
 800c7e2:	eeb1 0a40 	vneg.f32	s0, s0
 800c7e6:	b947      	cbnz	r7, 800c7fa <powf+0x162>
 800c7e8:	2e00      	cmp	r6, #0
 800c7ea:	dac8      	bge.n	800c77e <powf+0xe6>
 800c7ec:	b005      	add	sp, #20
 800c7ee:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800c7f2:	f000 b8dd 	b.w	800c9b0 <__math_divzerof>
 800c7f6:	2000      	movs	r0, #0
 800c7f8:	e7f5      	b.n	800c7e6 <powf+0x14e>
 800c7fa:	2e00      	cmp	r6, #0
 800c7fc:	dabf      	bge.n	800c77e <powf+0xe6>
 800c7fe:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800c802:	ee87 0a80 	vdiv.f32	s0, s15, s0
 800c806:	e7ba      	b.n	800c77e <powf+0xe6>
 800c808:	2900      	cmp	r1, #0
 800c80a:	da1f      	bge.n	800c84c <powf+0x1b4>
 800c80c:	ee10 0a90 	vmov	r0, s1
 800c810:	f7ff ff28 	bl	800c664 <checkint>
 800c814:	b920      	cbnz	r0, 800c820 <powf+0x188>
 800c816:	b005      	add	sp, #20
 800c818:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800c81c:	f000 b8d8 	b.w	800c9d0 <__math_invalidf>
 800c820:	2801      	cmp	r0, #1
 800c822:	bf14      	ite	ne
 800c824:	2000      	movne	r0, #0
 800c826:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 800c82a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800c82e:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800c832:	f4bf af44 	bcs.w	800c6be <powf+0x26>
 800c836:	eddf 7a47 	vldr	s15, [pc, #284]	; 800c954 <powf+0x2bc>
 800c83a:	ee20 0a27 	vmul.f32	s0, s0, s15
 800c83e:	ee10 3a10 	vmov	r3, s0
 800c842:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c846:	f1a3 6138 	sub.w	r1, r3, #192937984	; 0xb800000
 800c84a:	e738      	b.n	800c6be <powf+0x26>
 800c84c:	2000      	movs	r0, #0
 800c84e:	e7ee      	b.n	800c82e <powf+0x196>
 800c850:	ed9f 7b39 	vldr	d7, [pc, #228]	; 800c938 <powf+0x2a0>
 800c854:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800c858:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c85c:	dd10      	ble.n	800c880 <powf+0x1e8>
 800c85e:	f04f 534c 	mov.w	r3, #855638016	; 0x33000000
 800c862:	2800      	cmp	r0, #0
 800c864:	d15c      	bne.n	800c920 <powf+0x288>
 800c866:	9302      	str	r3, [sp, #8]
 800c868:	eddd 7a02 	vldr	s15, [sp, #8]
 800c86c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c870:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c874:	eef4 7a47 	vcmp.f32	s15, s14
 800c878:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c87c:	f47f af6e 	bne.w	800c75c <powf+0xc4>
 800c880:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 800c940 <powf+0x2a8>
 800c884:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800c888:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c88c:	d804      	bhi.n	800c898 <powf+0x200>
 800c88e:	b005      	add	sp, #20
 800c890:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800c894:	f000 b87a 	b.w	800c98c <__math_uflowf>
 800c898:	ed9f 7b2b 	vldr	d7, [pc, #172]	; 800c948 <powf+0x2b0>
 800c89c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800c8a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8a4:	d504      	bpl.n	800c8b0 <powf+0x218>
 800c8a6:	b005      	add	sp, #20
 800c8a8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800c8ac:	f000 b874 	b.w	800c998 <__math_may_uflowf>
 800c8b0:	4b29      	ldr	r3, [pc, #164]	; (800c958 <powf+0x2c0>)
 800c8b2:	ed93 7b40 	vldr	d7, [r3, #256]	; 0x100
 800c8b6:	ee30 6b07 	vadd.f64	d6, d0, d7
 800c8ba:	ed8d 6b00 	vstr	d6, [sp]
 800c8be:	ee36 7b47 	vsub.f64	d7, d6, d7
 800c8c2:	ee30 7b47 	vsub.f64	d7, d0, d7
 800c8c6:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c8ca:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800c8ce:	f006 011f 	and.w	r1, r6, #31
 800c8d2:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800c8d6:	e9d1 ce00 	ldrd	ip, lr, [r1]
 800c8da:	ed93 5b42 	vldr	d5, [r3, #264]	; 0x108
 800c8de:	ed93 6b44 	vldr	d6, [r3, #272]	; 0x110
 800c8e2:	ed93 4b46 	vldr	d4, [r3, #280]	; 0x118
 800c8e6:	eea7 6b05 	vfma.f64	d6, d7, d5
 800c8ea:	ee27 5b07 	vmul.f64	d5, d7, d7
 800c8ee:	1836      	adds	r6, r6, r0
 800c8f0:	2300      	movs	r3, #0
 800c8f2:	eb13 040c 	adds.w	r4, r3, ip
 800c8f6:	ea4f 31c6 	mov.w	r1, r6, lsl #15
 800c8fa:	eb41 050e 	adc.w	r5, r1, lr
 800c8fe:	eea7 0b04 	vfma.f64	d0, d7, d4
 800c902:	ec45 4b17 	vmov	d7, r4, r5
 800c906:	eea6 0b05 	vfma.f64	d0, d6, d5
 800c90a:	ee20 0b07 	vmul.f64	d0, d0, d7
 800c90e:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800c912:	e734      	b.n	800c77e <powf+0xe6>
 800c914:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800c918:	e731      	b.n	800c77e <powf+0xe6>
 800c91a:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800c95c <powf+0x2c4>
 800c91e:	e72e      	b.n	800c77e <powf+0xe6>
 800c920:	9303      	str	r3, [sp, #12]
 800c922:	eddd 7a03 	vldr	s15, [sp, #12]
 800c926:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800c92a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c92e:	e7a1      	b.n	800c874 <powf+0x1dc>
 800c930:	ffd1d571 	.word	0xffd1d571
 800c934:	405fffff 	.word	0x405fffff
 800c938:	ffa3aae2 	.word	0xffa3aae2
 800c93c:	405fffff 	.word	0x405fffff
 800c940:	00000000 	.word	0x00000000
 800c944:	c062c000 	.word	0xc062c000
 800c948:	00000000 	.word	0x00000000
 800c94c:	c062a000 	.word	0xc062a000
 800c950:	0800ca80 	.word	0x0800ca80
 800c954:	4b000000 	.word	0x4b000000
 800c958:	0800cba8 	.word	0x0800cba8
 800c95c:	00000000 	.word	0x00000000

0800c960 <with_errnof>:
 800c960:	b513      	push	{r0, r1, r4, lr}
 800c962:	4604      	mov	r4, r0
 800c964:	ed8d 0a01 	vstr	s0, [sp, #4]
 800c968:	f7ff fe4a 	bl	800c600 <__errno>
 800c96c:	ed9d 0a01 	vldr	s0, [sp, #4]
 800c970:	6004      	str	r4, [r0, #0]
 800c972:	b002      	add	sp, #8
 800c974:	bd10      	pop	{r4, pc}

0800c976 <xflowf>:
 800c976:	b130      	cbz	r0, 800c986 <xflowf+0x10>
 800c978:	eef1 7a40 	vneg.f32	s15, s0
 800c97c:	ee27 0a80 	vmul.f32	s0, s15, s0
 800c980:	2022      	movs	r0, #34	; 0x22
 800c982:	f7ff bfed 	b.w	800c960 <with_errnof>
 800c986:	eef0 7a40 	vmov.f32	s15, s0
 800c98a:	e7f7      	b.n	800c97c <xflowf+0x6>

0800c98c <__math_uflowf>:
 800c98c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800c994 <__math_uflowf+0x8>
 800c990:	f7ff bff1 	b.w	800c976 <xflowf>
 800c994:	10000000 	.word	0x10000000

0800c998 <__math_may_uflowf>:
 800c998:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800c9a0 <__math_may_uflowf+0x8>
 800c99c:	f7ff bfeb 	b.w	800c976 <xflowf>
 800c9a0:	1a200000 	.word	0x1a200000

0800c9a4 <__math_oflowf>:
 800c9a4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800c9ac <__math_oflowf+0x8>
 800c9a8:	f7ff bfe5 	b.w	800c976 <xflowf>
 800c9ac:	70000000 	.word	0x70000000

0800c9b0 <__math_divzerof>:
 800c9b0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800c9b4:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 800c9b8:	2800      	cmp	r0, #0
 800c9ba:	fe40 7a27 	vseleq.f32	s15, s0, s15
 800c9be:	ed9f 0a03 	vldr	s0, [pc, #12]	; 800c9cc <__math_divzerof+0x1c>
 800c9c2:	2022      	movs	r0, #34	; 0x22
 800c9c4:	ee87 0a80 	vdiv.f32	s0, s15, s0
 800c9c8:	f7ff bfca 	b.w	800c960 <with_errnof>
 800c9cc:	00000000 	.word	0x00000000

0800c9d0 <__math_invalidf>:
 800c9d0:	eef0 7a40 	vmov.f32	s15, s0
 800c9d4:	ee30 7a40 	vsub.f32	s14, s0, s0
 800c9d8:	eef4 7a67 	vcmp.f32	s15, s15
 800c9dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9e0:	ee87 0a07 	vdiv.f32	s0, s14, s14
 800c9e4:	d602      	bvs.n	800c9ec <__math_invalidf+0x1c>
 800c9e6:	2021      	movs	r0, #33	; 0x21
 800c9e8:	f7ff bfba 	b.w	800c960 <with_errnof>
 800c9ec:	4770      	bx	lr
	...

0800c9f0 <_init>:
 800c9f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9f2:	bf00      	nop
 800c9f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9f6:	bc08      	pop	{r3}
 800c9f8:	469e      	mov	lr, r3
 800c9fa:	4770      	bx	lr

0800c9fc <_fini>:
 800c9fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9fe:	bf00      	nop
 800ca00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca02:	bc08      	pop	{r3}
 800ca04:	469e      	mov	lr, r3
 800ca06:	4770      	bx	lr
