{
    "Citedpaper": [
        {
            "ArticleName": "George S. Davidson, TWIST-TOP: transputers with I-stores test out processor, Proceedings of the 1990 ACM annual conference on Cooperation, p.180-193, February 20-22, 1990, Washington, D.C., United States", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=100376"
        }, 
        {
            "ArticleName": "S. ShouHan Wang , Augustus K. Uht, Ideograph/Ideogram: framework/hardware for eager evaluation, Proceedings of the 23rd annual workshop and symposium on Microprogramming and microarchitecture, p.125-134, November 27-29, 1990, Orlando, Florida, United States", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=255261"
        }, 
        {
            "ArticleName": "G. M. Papadopoulos , G. A. Boughton , R. Greiner , M. J. Beckerle, T: integrated building blocks for parallel computing, Proceedings of the 1993 ACM/IEEE conference on Supercomputing, p.624-635, December 1993, Portland, Oregon, United States", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=169811"
        }, 
        {
            "ArticleName": "A. P. W. B\u00f6hm , J. R. Gurd, Iterative Instructions in the Manchester Dataflow Computer, IEEE Transactions on Parallel and Distributed Systems, v.1 n.2, p.129-139, April 1990", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=628984"
        }, 
        {
            "ArticleName": "David E. Culler , Anurag Sah , Klaus E. Schauser , Thorsten von Eicken , John Wawrzynek, Fine-grain parallelism with minimal hardware support: a compiler-controlled threaded abstract machine, ACM SIGARCH Computer Architecture News, v.19 n.2, p.164-175, Apr. 1991", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=106990"
        }, 
        {
            "ArticleName": "Martha Mercaldi , Steven Swanson , Andrew Petersen , Andrew Putnam , Andrew Schwerin , Mark Oskin , Susan J. Eggers, Instruction scheduling for a tiled dataflow architecture, ACM SIGOPS Operating Systems Review, v.40 n.5, December 2006", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1168876"
        }, 
        {
            "ArticleName": "Karl J. Ottenstein , Robert A. Ballance , Arthur B. MacCabe, The program dependence web: a representation supporting control-, data-, and demand-driven interpretation of imperative languages, ACM SIGPLAN Notices, v.25 n.6, p.257-271, Jun. 1990", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=93578"
        }, 
        {
            "ArticleName": "R. S. Nikhil , G. M. Papadopoulos , Arvind, T: a multithreaded massively parallel architecture, ACM SIGARCH Computer Architecture News, v.20 n.2, p.156-167, May 1992", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=139715"
        }, 
        {
            "ArticleName": "Jorge Luiz E. Silva , Joelmir Jos\u00e9 Lopes, A dynamic dataflow architecture using partial reconfigurable hardware as an option for multiple cores, WSEAS Transactions on Computers, v.9 n.5, p.429-444, May 2010", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1852426"
        }, 
        {
            "ArticleName": "Saisanthosh Balakrishnan , Gurindar S. Sohi, Program Demultiplexing: Data-flow based Speculative Parallelization of Methods in Sequential Programs, ACM SIGARCH Computer Architecture News, v.34 n.2, p.302-313, May 2006", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1136512"
        }, 
        {
            "ArticleName": "B. Lee , A. R. Hurson , B. Shirazi, A Hybrid Scheme for Processing Data Structures in a Dataflow Environment, IEEE Transactions on Parallel and Distributed Systems, v.3 n.1, p.83-96, January 1992", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=629069"
        }, 
        {
            "ArticleName": "Martha Mercaldi , Steven Swanson , Andrew Petersen , Andrew Putnam , Andrew Schwerin , Mark Oskin , Susan J. Eggers, Modeling instruction placement on a spatial architecture, Proceedings of the eighteenth annual ACM symposium on Parallelism in algorithms and architectures, July 30-August 02, 2006, Cambridge, Massachusetts, USA", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1148137"
        }, 
        {
            "ArticleName": "Julia Chen , Philo Juang , Kevin Ko , Gilberto Contreras , David Penry , Ram Rangan , Adam Stoler , Li-Shiuan Peh , Margaret Martonosi, Hardware-modulated parallelism in chip multiprocessors, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1105742"
        }, 
        {
            "ArticleName": "Andrew Petersen , Andrew Putnam , Martha Mercaldi , Andrew Schwerin , Susan Eggers , Steve Swanson , Mark Oskin, Reducing control overhead in dataflow architectures, Proceedings of the 15th international conference on Parallel architectures and compilation techniques, September 16-20, 2006, Seattle, Washington, USA", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1152184"
        }, 
        {
            "ArticleName": "Steven Swanson , Andrew Putnam , Martha Mercaldi , Ken Michelson , Andrew Petersen , Andrew Schwerin , Mark Oskin , Susan J. Eggers, Area-Performance Trade-offs in Tiled Dataflow Architectures, ACM SIGARCH Computer Architecture News, v.34 n.2, p.314-326, May 2006", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1136513"
        }, 
        {
            "ArticleName": "G.R. Gao, An Efficient Hybrid Dataflow Architecture Model, Journal of Parallel and Distributed Computing, v.19 n.4, p.293-307, Dec. 1993", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=175039"
        }, 
        {
            "ArticleName": "Steven Swanson , Andrew Schwerin , Martha Mercaldi , Andrew Petersen , Andrew Putnam , Ken Michelson , Mark Oskin , Susan J. Eggers, The WaveScalar architecture, ACM Transactions on Computer Systems (TOCS), v.25 n.2, p.1-54, May 2007", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1233308"
        }, 
        {
            "ArticleName": "Steven Swanson , Ken Michelson , Andrew Schwerin , Mark Oskin, WaveScalar, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.291, December 03-05, 2003", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=956546"
        }
    ], 
    "Bibilometrics": {
        "Downloads_12Months": 9, 
        "Downloads_6Weeks": 3, 
        "Downloads_cumulative": 411, 
        "CitationCount": 18
    }, 
    "Title": "The Epsilon dataflow processor", 
    "Abstract": "The &egr;psilon dataflow architecture is designed for high speed uniprocessor execution as well as for parallel operation in a multiprocessor system. The &egr;psilon architecture directly matches ready operands, thus eliminating the need for associative matching stores. &egr;psilon also supports low cost data fan out and critical sections. A 10 MFLOPS CMOS/TTL processor prototype is running and its performance has been measured with several benchmarks. The prototype processor has demonstrated sustained performance exceeding that of comparable control flow processors running at higher clock rates (three times faster than a 20 Mhz transputer and 24 times faster than a Sun on a suite of arithmetic tests, for example).\n", 
    "Published": 1989, 
    "References": [
        {
            "ArticleName": "Vason P Srini, An architectural comparison of dataflow systems, Computer, v.19 n.3, p.68-88, March 1986", 
            "DOIhref": "https://dx.doi.org/10.1109/MC.1986.1663181", 
            "DOIname": "10.1109/MC.1986.1663181", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=18033"
        }, 
        {
            "ArticleName": "R.M. Karp and R.E. Miller. Properties of a model for parallel conventions: determinacy, termination, queueing. SIAM journal of applied math, 1390-1411, November 1966."
        }, 
        {
            "ArticleName": "J. E. Rodrigues , Jorge E Rodriguez Bezos, A GRAPH MODEL FOR PARALLEL COMPUTATIONS, Massachusetts Institute of Technology, Cambridge, MA, 1969", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=888568"
        }, 
        {
            "ArticleName": "Jack B. Dennis , David P. Misunas, A preliminary architecture for a basic data-flow processor, Proceedings of the 2nd annual symposium on Computer architecture, p.126-132, January 20-22, 1975", 
            "DOIhref": "http://doi.acm.org/10.1145/642089.642111", 
            "DOIname": "10.1145/642089.642111", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=642111"
        }, 
        {
            "ArticleName": "W. B. Acherman , J. B. Dennis , William B Ackerman, VAL- ORIENTED ALGORITHMIC LANGUAGE, PRELIMINARY REFERENCE MANUAL, Massachusetts Institute of Technology, Cambridge, MA, 1979", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=889827"
        }, 
        {
            "ArticleName": "M. Cornish, D.W. Hogan, and J.C. Jensen. The Texas Instruments distributed data processor. In Proceedings of the Louisiana Computer Exposition, pages 189-193, March 1979."
        }, 
        {
            "ArticleName": "A. Plas et al. LAU system architecture: a parallel data-driven processor based on single assignment. In Proceedings of 1976 International Conference on Parallel Processing, pages 293-302, 1976."
        }, 
        {
            "ArticleName": "Arvind, K.P. Gostelow, and W. Plouffe. an asynchronous programming language and computing machine. Technical Report TR 114a, Dept. of Information and Computer Science, Univ. of California, Irbine, September 1978."
        }, 
        {
            "ArticleName": "J. Gurd and I. Watson. Data driven system for high speed parallel computing - part 2: hardware design. Computer Design, 97-106, July 1980."
        }, 
        {
            "ArticleName": "T. Shimada , K. Hiraki , K. Nishida , S. Sekiguchi, Evaluation of a prototype data flow processor of the SIGMA-1 for scientific computations, Proceedings of the 13th annual international symposium on Computer architecture, p.226-234, June 02-05, 1986, Tokyo, Japan", 
            "DOIhref": "http://doi.acm.org/10.1145/17407.17383", 
            "DOIname": "10.1145/17407.17383", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=17383"
        }, 
        {
            "ArticleName": "G.M. Papadopoulos. The Monsoon architecture. notes for MIT summer course 6.83s, March 1988."
        }, 
        {
            "ArticleName": "G.S. Davidson. A practical paradigm for parallel processing problems. Technical Report SAND85- 2389, Sandia National Laboratories, March 1986."
        }, 
        {
            "ArticleName": "G.S. Davidson and P.E. Pierce. A multiprocessor data flow accelerator module. In Military Computing Conference, Conference Proceedings, 1988."
        }, 
        {
            "ArticleName": "C.R. Borgman and P.E. Pierce. A hardware/software system for advanced development guidance and control experiments. In ProceedingJ AIAA Computer3 in Aerospace Conference, pages 377-384, October 1983."
        }, 
        {
            "ArticleName": "J. R Gurd , C. C Kirkham , I. Watson, The Manchester prototype dataflow computer, Communications of the ACM, v.28 n.1, p.34-52, Jan. 1985", 
            "DOIhref": "http://doi.acm.org/10.1145/2465.2468", 
            "DOIname": "10.1145/2465.2468", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2468"
        }, 
        {
            "ArticleName": "V.G. Grafe and J.E. Hoch. Repeat on Input: a New Approach to Data Fanout in Dataflow Computers. Technical Report SD-4621, Sandia National Laboratories, 1988."
        }, 
        {
            "ArticleName": "V.G. Grafe and G.S. Davidson. Uninterruptible Groups of Instructions in Dataflow Computera. Technical Report SD-4592, Sandia National Laboratories, 1988."
        }, 
        {
            "ArticleName": "K. Ekanadham, Arvind, and D.E. Culler. the price of parallelism. Computation Structures Group Memo 278, MIT Laboratory for Computer Science, 1987."
        }, 
        {
            "ArticleName": "David A. Padua , Michael J. Wolfe, Advanced compiler optimizations for supercomputers, Communications of the ACM, v.29 n.12, p.1184-1201, Dec. 1986", 
            "DOIhref": "http://doi.acm.org/10.1145/7902.7904", 
            "DOIname": "10.1145/7902.7904", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=7904"
        }, 
        {
            "ArticleName": "F. H. McMahon. The Liuermore Fortran Kernels: A Computer Test of the Numerical Performance Range. Technical Report, Lawrence Livermore National Laboratory, December 1986."
        }, 
        {
            "ArticleName": "V.G. Grafe, J.E. Hoch, and G.S. Davidson. eps'88:Combining the Best Features of von Neumann and DatafEow Computing. Technical Report SAND88-3128, Sandia National Laboratories, 1988."
        }
    ], 
    "Authors": [
        {
            "Affiliation": "Sandia National Laboratories, Albuquerque, New Mexico", 
            "Name": "V. G. Grafe"
        }, 
        {
            "Affiliation": "Sandia National Laboratories, Albuquerque, New Mexico", 
            "Name": "G. S. Davidson"
        }, 
        {
            "Affiliation": "Sandia National Laboratories, Albuquerque, New Mexico", 
            "Name": "J. E. Hoch"
        }, 
        {
            "Affiliation": "Sandia National Laboratories, Albuquerque, New Mexico", 
            "Name": "V. P. Holmes"
        }
    ], 
    "Link": "https://dl.acm.org/citation.cfm?id=74930&preflayout=flat"
}