===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 11.8882 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.7650 ( 25.0%)    3.7650 ( 31.7%)  FIR Parser
    6.1113 ( 40.6%)    4.0729 ( 34.3%)  'firrtl.circuit' Pipeline
    1.4226 (  9.5%)    0.7129 (  6.0%)    'firrtl.module' Pipeline
    1.4201 (  9.4%)    0.7117 (  6.0%)      CSE
    0.0009 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.0950 (  0.6%)    0.0950 (  0.8%)    InferWidths
    0.4671 (  3.1%)    0.4671 (  3.9%)    LowerBundleVector
    2.5938 ( 17.3%)    1.3013 ( 10.9%)    'firrtl.module' Pipeline
    1.2487 (  8.3%)    0.6549 (  5.5%)      ExpandWhens
    1.3409 (  8.9%)    0.6968 (  5.9%)      SimpleCanonicalizer
    1.4667 (  9.8%)    1.4667 ( 12.3%)    IMConstProp
    0.0339 (  0.2%)    0.0339 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    0.0487 (  0.3%)    0.0244 (  0.2%)    'firrtl.module' Pipeline
    0.0454 (  0.3%)    0.0227 (  0.2%)      CheckWidths
    1.0218 (  6.8%)    1.0218 (  8.6%)  LowerFIRRTLToHW
    0.2282 (  1.5%)    0.2282 (  1.9%)  HWMemSimImpl
    1.9284 ( 12.8%)    0.9645 (  8.1%)  'hw.module' Pipeline
    0.0767 (  0.5%)    0.0418 (  0.4%)    HWCleanup
    0.7958 (  5.3%)    0.4062 (  3.4%)    CSE
    0.0011 (  0.0%)    0.0007 (  0.0%)      (A) DominanceInfo
    1.0482 (  7.0%)    0.5291 (  4.5%)    SimpleCanonicalizer
    0.3533 (  2.3%)    0.3533 (  3.0%)  HWLegalizeNames
    0.2894 (  1.9%)    0.1452 (  1.2%)  'hw.module' Pipeline
    0.2857 (  1.9%)    0.1432 (  1.2%)    PrettifyVerilog
    1.3282 (  8.8%)    1.3282 ( 11.2%)  Output
    0.0046 (  0.0%)    0.0046 (  0.0%)  Rest
   15.0353 (100.0%)   11.8882 (100.0%)  Total

{
  totalTime: 11.925,
  maxMemory: 789979136
}
