arch                       	circuit        	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	crit_path_routing_area_total	crit_path_routing_area_per_tile	odin_synth_time	abc_synth_time	abc_cec_time	abc_sec_time	ace_time	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	vtr_flow_elapsed_time	max_vpr_mem	max_odin_mem	max_abc_mem
k6_frac_N10_mem32K_40nm.xml	ch_intrinsics.v	cdb2fff     	success   	     	363                	493                  	260                 	241                   	10          	10           	11     	99    	130        	1           	0       	1826                 	1.83819       	-191.176            	-1.83819            	52            	1648             	10                                    	1565                       	11                               	2.45885            	-226.872 	-2.45885 	0       	0       	3.92691e+06           	1.14083e+06          	287249.                          	2872.49                             	377942.                     	3779.42                        	0.03           	0.01          	-1          	-1          	-1      	0.16     	0.23      	0.61                     	0.06                	1.72                 	45388      	8104        	34896      
