Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: NeuroSPADProbe_OBIS.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "NeuroSPADProbe_OBIS.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "NeuroSPADProbe_OBIS"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg484

---- Source Options
Top Module Name                    : NeuroSPADProbe_OBIS
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../at_modules/opalkelly" "../at_modules/fifo"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/u5/adriaantaal/Xilinx/at_modules/ramcontroller/at_mcbController.v" into library work
Parsing module <at_mcbController>.
Analyzing Verilog file "/u5/adriaantaal/Xilinx/at_modules/pll/at_pll_prog.v" into library work
Parsing module <at_pll_prog>.
Parsing verilog file "/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" included at line 102.
Analyzing Verilog file "/u5/adriaantaal/Xilinx/at_modules/FSM/FSM_v9_quad.v" into library work
Parsing module <FSM_v9_quad>.
Analyzing Verilog file "/u5/adriaantaal/Xilinx/at_modules/counters/clkdivcounter_v1.v" into library work
Parsing module <clkdivcounter_v1>.
Parsing VHDL file "/u5/adriaantaal/Xilinx/at_modules/fifo/FIFO_I16b_O128b.vhd" into library work
Parsing entity <FIFO_I16b_O128b>.
Parsing architecture <FIFO_I16b_O128b_a> of entity <fifo_i16b_o128b>.
Parsing VHDL file "/u5/adriaantaal/Xilinx/at_modules/fifo/FIFO_I128b_O32b.vhd" into library work
Parsing entity <FIFO_I128b_O32b>.
Parsing architecture <FIFO_I128b_O32b_a> of entity <fifo_i128b_o32b>.
Parsing VHDL file "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/iodrp_mcb_controller.vhd" into library work
Parsing entity <iodrp_mcb_controller>.
Parsing architecture <trans> of entity <iodrp_mcb_controller>.
Parsing VHDL file "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/iodrp_controller.vhd" into library work
Parsing entity <iodrp_controller>.
Parsing architecture <trans> of entity <iodrp_controller>.
Parsing VHDL file "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_soft_calibration.vhd" into library work
Parsing entity <mcb_soft_calibration>.
Parsing architecture <trans> of entity <mcb_soft_calibration>.
Parsing VHDL file "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_soft_calibration_top.vhd" into library work
Parsing entity <mcb_soft_calibration_top>.
Parsing architecture <trans> of entity <mcb_soft_calibration_top>.
Parsing VHDL file "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" into library work
Parsing entity <mcb_raw_wrapper>.
Parsing architecture <aarch> of entity <mcb_raw_wrapper>.
Parsing VHDL file "/u5/adriaantaal/Xilinx/at_modules/opalkelly/okLibrary.vhd" into library work
Parsing entity <okHost>.
Parsing architecture <archHost> of entity <okhost>.
Parsing entity <okWireOR>.
Parsing architecture <archWireOR> of entity <okwireor>.
Parsing package <FRONTPANEL>.
Parsing VHDL file "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" into library work
Parsing entity <memc3_wrapper>.
Parsing architecture <acch> of entity <memc3_wrapper>.
Parsing VHDL file "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_infrastructure.vhd" into library work
Parsing entity <memc3_infrastructure>.
Parsing architecture <syn> of entity <memc3_infrastructure>.
Parsing VHDL file "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mig_XEM6310_3125MHz.vhd" into library work
Parsing entity <mig_XEM6310_3125MHz>.
Parsing architecture <arc> of entity <mig_xem6310_3125mhz>.
Parsing VHDL file "/u5/adriaantaal/Xilinx/at_modules/fifo/FIFO_I32b_O256b.vhd" into library work
Parsing entity <FIFO_I32b_O256b>.
Parsing architecture <FIFO_I32b_O256b_a> of entity <fifo_i32b_o256b>.
Parsing VHDL file "/u5/adriaantaal/Xilinx/at_modules/fifo/FIFO_I256b_O1024b.vhd" into library work
Parsing entity <FIFO_I256b_O1024b>.
Parsing architecture <FIFO_I256b_O1024b_a> of entity <fifo_i256b_o1024b>.
Parsing VHDL file "/u5/adriaantaal/Xilinx/at_modules/fifo/FIFO_I1024b_O1024b.vhd" into library work
Parsing entity <FIFO_I1024b_O1024b>.
Parsing architecture <FIFO_I1024b_O1024b_a> of entity <fifo_i1024b_o1024b>.
Parsing VHDL file "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" into library work
Parsing entity <NeuroSPADProbe_OBIS>.
Parsing architecture <Behavioral> of entity <neurospadprobe_obis>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <NeuroSPADProbe_OBIS> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" Line 315: Using initial value "00000000000000000000000000000000" for ep60trigout since it is never assigned
WARNING:HDLCompiler:871 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" Line 486: Using initial value ('0','0','1','1','0','0','0','0') for clkout4_divide since it is never assigned
WARNING:HDLCompiler:871 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" Line 487: Using initial value "00000000000000000000000000000000" for clkout4_phase since it is never assigned
WARNING:HDLCompiler:871 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" Line 488: Using initial value ('0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','1','1','0','0','0','0','1','1','0','1','0','1','0','0','0','0') for clkout4_duty since it is never assigned
WARNING:HDLCompiler:871 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" Line 490: Using initial value ('0','0','1','1','0','0','0','0') for clkout5_divide since it is never assigned
WARNING:HDLCompiler:871 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" Line 491: Using initial value "00000000000000000000000000000000" for clkout5_phase since it is never assigned
WARNING:HDLCompiler:871 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" Line 492: Using initial value ('0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','1','1','0','0','0','0','1','1','0','1','0','1','0','0','0','0') for clkout5_duty since it is never assigned

Elaborating entity <mig_XEM6310_3125MHz> (architecture <arc>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mig_XEM6310_3125MHz.vhd" Line 416: Using initial value '0' for sys_clk_gen since it is never assigned
WARNING:HDLCompiler:1127 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mig_XEM6310_3125MHz.vhd" Line 438: Assignment to c3_sys_clk ignored, since the identifier is never used

Elaborating entity <memc3_infrastructure> (architecture <syn>) with generics from library <work>.

Elaborating entity <memc3_wrapper> (architecture <acch>) with generics from library <work>.

Elaborating entity <mcb_raw_wrapper> (architecture <aarch>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 582: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 586: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2445: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2446: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2447: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2448: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2449: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2450: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2451: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2452: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2453: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2454: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2455: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2456: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2457: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2458: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2459: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2460: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2861: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2862: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2863: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2864: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2865: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2866: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2867: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2868: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2903: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2904: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2905: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2906: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2907: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2908: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2909: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2910: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2945: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2946: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2947: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2948: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2949: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2950: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2951: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2952: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2988: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2989: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2990: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2991: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2992: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2993: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2994: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 2995: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3029: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3030: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3031: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3032: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3033: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3034: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3035: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3036: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3072: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3073: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3074: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3075: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3076: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3077: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3078: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3079: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3111: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3112: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3113: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3114: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3115: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3116: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3117: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3118: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3156: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3157: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3158: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3159: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3160: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3161: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3162: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3163: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3207: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3495: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 3757: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <mcb_soft_calibration_top> (architecture <trans>) with generics from library <work>.

Elaborating entity <mcb_soft_calibration> (architecture <trans>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_soft_calibration.vhd" Line 559: Assignment to half_mv_du ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_soft_calibration.vhd" Line 561: Assignment to half_mv_dd ignored, since the identifier is never used

Elaborating entity <iodrp_controller> (architecture <trans>) from library <work>.
INFO:HDLCompiler:679 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/iodrp_controller.vhd" Line 352. Case statement is complete. others clause is never selected

Elaborating entity <iodrp_mcb_controller> (architecture <trans>) from library <work>.
INFO:HDLCompiler:679 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/iodrp_mcb_controller.vhd" Line 496. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_soft_calibration.vhd" Line 623: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:1127 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_soft_calibration.vhd" Line 911: Assignment to state_start_dyncal_r1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_soft_calibration.vhd" Line 968: Assignment to mcb_uodatavalid_u ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_soft_calibration.vhd" Line 1012: Assignment to iodrpctrlr_use_bkst ignored, since the identifier is never used
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_soft_calibration_top.vhd" Line 395: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 6993: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 7024: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 7025: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 7050: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 7051: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 7075: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 7086: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 7087: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 7091: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 7092: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:634 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 860: Net <mig_p2_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 862: Net <mig_p4_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 867: Net <mig_p2_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 869: Net <mig_p4_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 1030: Net <p1_wr_full_i> does not have a driver.
WARNING:HDLCompiler:634 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd" Line 1031: Net <p1_rd_empty_i> does not have a driver.
Going to verilog side to elaborate module at_mcbController

Elaborating module <at_mcbController(BURST_LEN=8,FIFO_SIZE=2047,P0_WR_SIZE=63)>.
WARNING:HDLCompiler:413 - "/u5/adriaantaal/Xilinx/at_modules/ramcontroller/at_mcbController.v" Line 179: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/u5/adriaantaal/Xilinx/at_modules/ramcontroller/at_mcbController.v" Line 190: Result of 28-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:413 - "/u5/adriaantaal/Xilinx/at_modules/ramcontroller/at_mcbController.v" Line 259: Result of 32-bit expression is truncated to fit in 27-bit target.
Back to vhdl to continue elaboration

Elaborating entity <okHost> (architecture <archHost>) from library <work>.
WARNING:HDLCompiler:1127 - "/u5/adriaantaal/Xilinx/at_modules/opalkelly/okLibrary.vhd" Line 66: Assignment to nothc0 ignored, since the identifier is never used
WARNING:HDLCompiler:89 - "/u5/adriaantaal/Xilinx/at_modules/opalkelly/okLibrary.vhd" Line 38: <fdre> remains a black-box since it has no binding entity.

Elaborating entity <okWireOR> (architecture <archWireOR>) with generics from library <work>.

Elaborating entity <FIFO_I128b_O32b> (architecture <FIFO_I128b_O32b_a>) from library <work>.

Elaborating entity <FIFO_I16b_O128b> (architecture <FIFO_I16b_O128b_a>) from library <work>.

Elaborating entity <FIFO_I32b_O256b> (architecture <FIFO_I32b_O256b_a>) from library <work>.

Elaborating entity <FIFO_I256b_O1024b> (architecture <FIFO_I256b_O1024b_a>) from library <work>.

Elaborating entity <FIFO_I1024b_O1024b> (architecture <FIFO_I1024b_O1024b_a>) from library <work>.
Going to verilog side to elaborate module clkdivcounter_v1

Elaborating module <clkdivcounter_v1(IDLE=0,HIGH=1,LOW=2)>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module FSM_v9_quad

Elaborating module <FSM_v9_quad(IDLE=0,CLEAR=1,RECORD=2,READ_PIX=3,NEXT_PIX_AND_FIFO=4)>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module at_pll_prog

Elaborating module <at_pll_prog(CLKFBOUT_MULT=40,CLKFBOUT_PHASE=0.0,DIVCLK_DIVIDE=1)>.
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 611. $display pll_count_calc- divide:28, phase:0, duty_cycle:50000
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 88. $display duty_cycle_fix: 200
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 40. $display round_frac - decimal: 5000, precision: 1
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 49. $display round_frac: 5000
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 152. $display pll_phase-divide:40,phase:0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 172. $display phase_in_cycles: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 40. $display round_frac - decimal: 0, precision: 3
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 49. $display round_frac: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 181. $display temp: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 628. $display div:40 dc:50000 phase:0 ht:20 lt:20 ed:0 nc:0 dt:0 pm:0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 544. $display filter_lookup: 10'b0010111100
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 352. $display lock_lookup: 40'b1111111101001111101011111010010000000001
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 611. $display pll_count_calc- divide:1, phase:0, duty_cycle:50000
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 88. $display duty_cycle_fix: 200
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 152. $display pll_phase-divide:1,phase:0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 172. $display phase_in_cycles: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 40. $display round_frac - decimal: 0, precision: 3
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 49. $display round_frac: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 181. $display temp: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 628. $display div:1 dc:50000 phase:0 ht:1 lt:1 ed:0 nc:1 dt:0 pm:0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 611. $display pll_count_calc- divide:0, phase:0, duty_cycle:0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 88. $display duty_cycle_fix: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 40. $display round_frac - decimal: 0, precision: 1
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 49. $display round_frac: 0
WARNING:HDLCompiler:413 - "/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 115: Result of 32-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 121: Result of 8-bit expression is truncated to fit in 7-bit target.
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 152. $display pll_phase-divide:0,phase:0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 172. $display phase_in_cycles: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 40. $display round_frac - decimal: 0, precision: 3
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 49. $display round_frac: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 181. $display temp: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 628. $display div:0 dc:0 phase:0 ht:0 lt:0 ed:0 nc:0 dt:0 pm:0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 611. $display pll_count_calc- divide:0, phase:0, duty_cycle:0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 88. $display duty_cycle_fix: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 40. $display round_frac - decimal: 0, precision: 1
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 49. $display round_frac: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 152. $display pll_phase-divide:0,phase:0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 172. $display phase_in_cycles: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 40. $display round_frac - decimal: 0, precision: 3
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 49. $display round_frac: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 181. $display temp: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 628. $display div:0 dc:0 phase:0 ht:0 lt:0 ed:0 nc:0 dt:0 pm:0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 611. $display pll_count_calc- divide:0, phase:0, duty_cycle:0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 88. $display duty_cycle_fix: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 40. $display round_frac - decimal: 0, precision: 1
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 49. $display round_frac: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 152. $display pll_phase-divide:0,phase:0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 172. $display phase_in_cycles: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 40. $display round_frac - decimal: 0, precision: 3
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 49. $display round_frac: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 181. $display temp: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 628. $display div:0 dc:0 phase:0 ht:0 lt:0 ed:0 nc:0 dt:0 pm:0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 611. $display pll_count_calc- divide:0, phase:0, duty_cycle:0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 88. $display duty_cycle_fix: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 40. $display round_frac - decimal: 0, precision: 1
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 49. $display round_frac: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 152. $display pll_phase-divide:0,phase:0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 172. $display phase_in_cycles: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 40. $display round_frac - decimal: 0, precision: 3
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 49. $display round_frac: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 181. $display temp: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 628. $display div:0 dc:0 phase:0 ht:0 lt:0 ed:0 nc:0 dt:0 pm:0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 611. $display pll_count_calc- divide:0, phase:0, duty_cycle:0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 88. $display duty_cycle_fix: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 40. $display round_frac - decimal: 0, precision: 1
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 49. $display round_frac: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 152. $display pll_phase-divide:0,phase:0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 172. $display phase_in_cycles: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 40. $display round_frac - decimal: 0, precision: 3
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 49. $display round_frac: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 181. $display temp: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 628. $display div:0 dc:0 phase:0 ht:0 lt:0 ed:0 nc:0 dt:0 pm:0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 611. $display pll_count_calc- divide:0, phase:0, duty_cycle:0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 88. $display duty_cycle_fix: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 40. $display round_frac - decimal: 0, precision: 1
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 49. $display round_frac: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 152. $display pll_phase-divide:0,phase:0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 172. $display phase_in_cycles: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 40. $display round_frac - decimal: 0, precision: 3
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 49. $display round_frac: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 181. $display temp: 0
"/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" Line 628. $display div:0 dc:0 phase:0 ht:0 lt:0 ed:0 nc:0 dt:0 pm:0
Back to vhdl to continue elaboration
WARNING:HDLCompiler:634 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" Line 171: Net <okEHx[1949]> does not have a driver.
WARNING:HDLCompiler:634 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" Line 276: Net <ep20wire[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" Line 286: Net <ep23wire[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" Line 288: Net <ep24wire[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" Line 292: Net <ep26wire[31]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <NeuroSPADProbe_OBIS>.
    Related source file is "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd".
        N = 30
        BLOCK_SIZE = 256
        BLOCK_SIZE_MASK = 128
        GPIO_IN_LEN = 6
        PIPE_LEN = 4
        LASER_CLK_PERIOD_NS = 52.5
        SYS_CLK_PERIOD_NS = 10.0
        SYS_CLK_PERIOD_NS_STRING = "10.000"
        FIFO_d_128b = 11
        FIFO_d_32b = 13
        FIFO_d_16b = 14
        FIFO_HALF_d_16b = 8192
        FIFO_d_8b = 15
        FIFO_d_4b = 16
        FIFO_SIZE_128b = 2047
        FIFO_SIZE_32b = 8188
        FIFO_SIZE_16b = 16383
        FIFO_SIZE_8b = 32767
        FIFO_SIZE_4b = 65535
        LEDMASK_WR_SIZE = 1023
        BURST_LEN = 8
        P0_WR_SIZE = 63
        C3_P0_MASK_SIZE = 16
        C3_P0_DATA_PORT_SIZE = 128
        C3_P1_MASK_SIZE = 16
        C3_P1_DATA_PORT_SIZE = 128
        C3_MEMCLK_PERIOD = 3200
        C3_RST_ACT_LOW = 0
        C3_INPUT_CLK_TYPE = "DIFFERENTIAL"
        C3_CALIB_SOFT_IP = "TRUE"
        C3_SIMULATION = "FALSE"
        DEBUG_EN = 0
        C3_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C3_NUM_DQ_PINS = 16
        C3_MEM_ADDR_WIDTH = 13
        C3_MEM_BANKADDR_WIDTH = 3
        C3_MEM_TWTR = 7500
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" line 1081: Output port <c3_p0_rd_count> of the instance <MIG> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" line 1081: Output port <c3_p0_cmd_empty> of the instance <MIG> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" line 1081: Output port <c3_p0_wr_error> of the instance <MIG> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" line 1081: Output port <c3_p0_rd_full> of the instance <MIG> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" line 1081: Output port <c3_p0_rd_overflow> of the instance <MIG> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" line 1081: Output port <c3_p0_rd_error> of the instance <MIG> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" line 1081: Output port <sys_clk_ibufg> of the instance <MIG> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" line 1081: Output port <c3_pll_lock_o> of the instance <MIG> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" line 1161: Output port <mcbstate> of the instance <mcbcontroller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" line 1217: Output port <ep_dataout> of the instance <wi03> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" line 1225: Output port <ep_dataout> of the instance <wi11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" line 1226: Output port <ep_dataout> of the instance <wi12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" line 1227: Output port <ep_dataout> of the instance <wi13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" line 1230: Output port <ep_dataout> of the instance <wi16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" line 1231: Output port <ep_dataout> of the instance <wi17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" line 1257: Output port <ep_blockstrobe> of the instance <ep80> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" line 1259: Output port <ep_blockstrobe> of the instance <epA0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" line 1277: Output port <wr_data_count> of the instance <FIFO_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" line 1293: Output port <rd_data_count> of the instance <FIFOa_ledmask> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" line 1306: Output port <wr_data_count> of the instance <FIFOb_ledmask> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" line 1321: Output port <valid> of the instance <FIFOc_ledmask> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" line 1344: Output port <pix_off> of the instance <FSM_SPADProbe> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" line 1344: Output port <READ_EN> of the instance <FSM_SPADProbe> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" line 1344: Output port <LED_ON_CLK_EN> of the instance <FSM_SPADProbe> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/Nov2020_QP_v3_pll_extclk/NeuroSPADProbe_OBIS.vhd" line 1575: Output port <SRDY> of the instance <pll_Prog_AT> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <okEHx<1949:1495>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:2935 - Signal 'ep20wire<31:10>', unconnected in block 'NeuroSPADProbe_OBIS', is tied to its initial value (0000000000000000000000).
WARNING:Xst:2935 - Signal 'ep23wire<31:5>', unconnected in block 'NeuroSPADProbe_OBIS', is tied to its initial value (000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ep24wire<31:5>', unconnected in block 'NeuroSPADProbe_OBIS', is tied to its initial value (000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ep26wire<31:27>', unconnected in block 'NeuroSPADProbe_OBIS', is tied to its initial value (00000).
    Found 13-bit comparator lessequal for signal <n0025> created at line 929
    Found 10-bit comparator lessequal for signal <n0031> created at line 936
    Summary:
	inferred   2 Comparator(s).
Unit <NeuroSPADProbe_OBIS> synthesized.

Synthesizing Unit <mig_XEM6310_3125MHz>.
    Related source file is "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mig_XEM6310_3125MHz.vhd".
        C3_P0_MASK_SIZE = 16
        C3_P0_DATA_PORT_SIZE = 128
        C3_P1_MASK_SIZE = 16
        C3_P1_DATA_PORT_SIZE = 128
        C3_MEMCLK_PERIOD = 3200
        C3_RST_ACT_LOW = 0
        C3_INPUT_CLK_TYPE = "DIFFERENTIAL"
        C3_CALIB_SOFT_IP = "TRUE"
        C3_SIMULATION = "FALSE"
        DEBUG_EN = 0
        C3_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C3_NUM_DQ_PINS = 16
        C3_MEM_ADDR_WIDTH = 13
        C3_MEM_BANKADDR_WIDTH = 3
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mig_XEM6310_3125MHz.vhd" line 472: Output port <selfrefresh_mode> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mig_XEM6310_3125MHz> synthesized.

Synthesizing Unit <memc3_infrastructure>.
    Related source file is "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_infrastructure.vhd".
        C_INCLK_PERIOD = 10000
        C_RST_ACT_LOW = 0
        C_INPUT_CLK_TYPE = "DIFFERENTIAL"
        C_CLKOUT0_DIVIDE = 1
        C_CLKOUT1_DIVIDE = 1
        C_CLKOUT2_DIVIDE = 16
        C_CLKOUT3_DIVIDE = 8
        C_CLKFBOUT_MULT = 25
        C_DIVCLK_DIVIDE = 4
    Set property "MAX_FANOUT = 10" for signal <rst0_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst0_sync_r>.
    Set property "KEEP = TRUE" for signal <sys_clk_ibufg>.
WARNING:Xst:647 - Input <sys_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <syn_clk0_powerup_pll_locked>.
    Found 1-bit register for signal <powerup_pll_locked>.
    Found 25-bit register for signal <rst0_sync_r>.
    Summary:
	inferred  27 D-type flip-flop(s).
Unit <memc3_infrastructure> synthesized.

Synthesizing Unit <memc3_wrapper>.
    Related source file is "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd".
        C_MEMCLK_PERIOD = 3200
        C_P0_MASK_SIZE = 16
        C_P0_DATA_PORT_SIZE = 128
        C_P1_MASK_SIZE = 16
        C_P1_DATA_PORT_SIZE = 128
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = "000"
        C_ARB_TIME_SLOT_1 = "000"
        C_ARB_TIME_SLOT_2 = "000"
        C_ARB_TIME_SLOT_3 = "000"
        C_ARB_TIME_SLOT_4 = "000"
        C_ARB_TIME_SLOT_5 = "000"
        C_ARB_TIME_SLOT_6 = "000"
        C_ARB_TIME_SLOT_7 = "000"
        C_ARB_TIME_SLOT_8 = "000"
        C_ARB_TIME_SLOT_9 = "000"
        C_ARB_TIME_SLOT_10 = "000"
        C_ARB_TIME_SLOT_11 = "000"
        C_MEM_TRAS = 40000
        C_MEM_TRCD = 15000
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 127500
        C_MEM_TRP = 15000
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_MEM_TYPE = "DDR2"
        C_MEM_DENSITY = "1Gb"
        C_NUM_DQ_PINS = 16
        C_MEM_BURST_LEN = 8
        C_MEM_CAS_LATENCY = 5
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR1_2_ODS = "REDUCED"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR3_RTT = "DIV2"
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_MDDR_ODS = "FULL"
        C_MC_CALIB_BYPASS = "NO"
        C_LDQSP_TAP_DELAY_VAL = 0
        C_UDQSP_TAP_DELAY_VAL = 0
        C_LDQSN_TAP_DELAY_VAL = 0
        C_UDQSN_TAP_DELAY_VAL = 0
        C_DQ0_TAP_DELAY_VAL = 0
        C_DQ1_TAP_DELAY_VAL = 0
        C_DQ2_TAP_DELAY_VAL = 0
        C_DQ3_TAP_DELAY_VAL = 0
        C_DQ4_TAP_DELAY_VAL = 0
        C_DQ5_TAP_DELAY_VAL = 0
        C_DQ6_TAP_DELAY_VAL = 0
        C_DQ7_TAP_DELAY_VAL = 0
        C_DQ8_TAP_DELAY_VAL = 0
        C_DQ9_TAP_DELAY_VAL = 0
        C_DQ10_TAP_DELAY_VAL = 0
        C_DQ11_TAP_DELAY_VAL = 0
        C_DQ12_TAP_DELAY_VAL = 0
        C_DQ13_TAP_DELAY_VAL = 0
        C_DQ14_TAP_DELAY_VAL = 0
        C_DQ15_TAP_DELAY_VAL = 0
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_SIMULATION = "FALSE"
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_CALIB_SOFT_IP = "TRUE"
WARNING:Xst:647 - Input <selfrefresh_enter> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p1_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p1_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p1_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p2_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p2_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p2_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p3_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p3_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p3_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p4_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p4_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p4_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p5_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p5_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p5_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <uo_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <status> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p1_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p1_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p1_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p1_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p1_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p1_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p1_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p1_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p1_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p1_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p2_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p2_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p2_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p2_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p2_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p2_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p2_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p2_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p2_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p2_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p3_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p3_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p3_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p3_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p3_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p3_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p3_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p3_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p3_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p3_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p4_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p4_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p4_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p4_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p4_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p4_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p4_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p4_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p4_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p4_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p5_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p5_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p5_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p5_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p5_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p5_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p5_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p5_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p5_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <p5_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <mcbx_dram_ddr3_rst> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <uo_data_valid> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <uo_cmd_ready_in> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <uo_refrsh_flag> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <uo_cal_start> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/memc3_wrapper.vhd" line 607: Output port <uo_sdo> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <memc3_wrapper> synthesized.

Synthesizing Unit <mcb_raw_wrapper>.
    Related source file is "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_raw_wrapper.vhd".
        C_MEMCLK_PERIOD = 3200
        C_PORT_ENABLE = "000001"
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = "000000000000000000"
        C_ARB_TIME_SLOT_1 = "000000000000000000"
        C_ARB_TIME_SLOT_2 = "000000000000000000"
        C_ARB_TIME_SLOT_3 = "000000000000000000"
        C_ARB_TIME_SLOT_4 = "000000000000000000"
        C_ARB_TIME_SLOT_5 = "000000000000000000"
        C_ARB_TIME_SLOT_6 = "000000000000000000"
        C_ARB_TIME_SLOT_7 = "000000000000000000"
        C_ARB_TIME_SLOT_8 = "000000000000000000"
        C_ARB_TIME_SLOT_9 = "000000000000000000"
        C_ARB_TIME_SLOT_10 = "000000000000000000"
        C_ARB_TIME_SLOT_11 = "000000000000000000"
        C_PORT_CONFIG = "B128"
        C_MEM_TRAS = 40000
        C_MEM_TRCD = 15000
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 127500
        C_MEM_TRP = 15000
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR2"
        C_MEM_DENSITY = "1Gb"
        C_MEM_BURST_LEN = 8
        C_MEM_CAS_LATENCY = 5
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "REDUCED"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR3_RTT = "DIV2"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_TZQINIT_MAXCNT = "1000010000"
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = "0000000000000000"
        C_MC_CALIBRATION_BA = "000"
        C_CALIB_SOFT_IP = "TRUE"
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_SKIP_DYN_IN_TERM = 1
        C_SIMULATION = "FALSE"
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_MC_CALIBRATION_CA = "000000000000"
        C_MC_CALIBRATION_CLK_DIV = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_P0_MASK_SIZE = 16
        C_P0_DATA_PORT_SIZE = 128
        C_P1_MASK_SIZE = 16
        C_P1_DATA_PORT_SIZE = 128
    Set property "MAX_FANOUT = 1" for signal <int_sys_rst>.
    Set property "syn_maxfan = 1" for signal <int_sys_rst>.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dqcount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <calib_recal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_add> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_sdi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_broadcast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_drp_update> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_done_cal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <p1_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p2_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p4_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p2_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mig_p4_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_cmd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_cmd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_cmd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_cmd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p2_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_cmd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_cmd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p3_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_cmd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_cmd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_cmd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_cmd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mcbx_dram_ddr3_rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_wr_full_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_rd_empty_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <normal_operation_window>.
    Found 1-bit register for signal <soft_cal_selfrefresh_req>.
    Found 1-bit register for signal <syn_uiclk_pll_lock>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r1<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r2<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r3<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mcb_raw_wrapper> synthesized.

Synthesizing Unit <mcb_soft_calibration_top>.
    Related source file is "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_soft_calibration_top.vhd".
        C_MEM_TZQINIT_MAXCNT = "1000010000"
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1
        C_SIMULATION = "FALSE"
        C_MEM_TYPE = "DDR2"
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_soft_calibration_top.vhd" line 291: Output port <Max_Value> of the instance <mcb_soft_calibration_inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ZIO_IN_R2>.
    Found 1-bit register for signal <RZQ_IN_R1>.
    Found 1-bit register for signal <RZQ_IN_R2>.
    Found 1-bit register for signal <ZIO_IN_R1>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <mcb_soft_calibration_top> synthesized.

Synthesizing Unit <mcb_soft_calibration>.
    Related source file is "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_soft_calibration.vhd".
        C_MEM_TZQINIT_MAXCNT = "1000010000"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_SIMULATION = "FALSE"
        C_MEM_TYPE = "DDR2"
    Set property "syn_preserve = true" for signal <P_Term>.
    Set property "syn_preserve = true" for signal <N_Term>.
    Set property "syn_preserve = true" for signal <P_Term_s>.
    Set property "syn_preserve = true" for signal <N_Term_s>.
    Set property "syn_preserve = true" for signal <P_Term_w>.
    Set property "syn_preserve = true" for signal <N_Term_w>.
    Set property "syn_preserve = true" for signal <P_Term_Prev>.
    Set property "syn_preserve = true" for signal <N_Term_Prev>.
    Set property "syn_preserve = true" for signal <IODRPCTRLR_MEMCELL_ADDR>.
    Set property "syn_preserve = true" for signal <IODRPCTRLR_WRITE_DATA>.
    Set property "syn_preserve = true" for signal <Max_Value_Previous>.
    Set property "syn_preserve = true" for signal <DQS_DELAY_INITIAL>.
    Set property "IOB = FALSE" for signal <DONE_SOFTANDHARD_CAL>.
WARNING:Xst:647 - Input <MCB_UODATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UODATAVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UOCMDREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UO_CAL_START> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_soft_calibration.vhd" line 583: Output port <DRP_BKST> of the instance <iodrp_controller_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/mcb_soft_calibration.vhd" line 601: Output port <read_data> of the instance <iodrp_mcb_controller_inst> is unconnected or connected to loadless signal.
    Register <MCB_UIUDQSDEC> equivalent to <MCB_UILDQSDEC> has been removed
    Register <MCB_UIUDQSINC> equivalent to <MCB_UILDQSINC> has been removed
    Found 1-bit register for signal <CKE_Train>.
    Found 1-bit register for signal <Block_Reset>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R1>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R2>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R3>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R1>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R2>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R3>.
    Found 1-bit register for signal <PLL_LOCK_R1>.
    Found 1-bit register for signal <PLL_LOCK_R2>.
    Found 16-bit register for signal <WAIT_200us_COUNTER>.
    Found 10-bit register for signal <RstCounter>.
    Found 1-bit register for signal <Rst_condition1>.
    Found 4-bit register for signal <pre_sysrst_cnt>.
    Found 1-bit register for signal <SELFREFRESH_MCB_REQ>.
    Found 1-bit register for signal <WAIT_SELFREFRESH_EXIT_DQS_CAL>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH>.
    Found 1-bit register for signal <START_DYN_CAL_STATE_R1>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1>.
    Found 1-bit register for signal <SELFREFRESH_MODE_xilinx11>.
    Found 1-bit register for signal <WaitCountEnable>.
    Found 8-bit register for signal <WaitTimer>.
    Found 1-bit register for signal <WarmEnough>.
    Found 6-bit register for signal <count>.
    Found 1-bit register for signal <MCB_CMD_VALID>.
    Found 5-bit register for signal <MCB_UIADDR_int>.
    Found 1-bit register for signal <MCB_UICMDEN>.
    Found 1-bit register for signal <MCB_UIDONECAL_xilinx7>.
    Found 1-bit register for signal <MCB_USE_BKST>.
    Found 1-bit register for signal <MCB_UIDRPUPDATE>.
    Found 1-bit register for signal <Pre_SYSRST>.
    Found 1-bit register for signal <IODRPCTRLR_CMD_VALID>.
    Found 8-bit register for signal <IODRPCTRLR_MEMCELL_ADDR>.
    Found 8-bit register for signal <IODRPCTRLR_WRITE_DATA>.
    Found 1-bit register for signal <IODRPCTRLR_R_WB>.
    Found 6-bit register for signal <P_Term>.
    Found 7-bit register for signal <N_Term>.
    Found 6-bit register for signal <P_Term_s>.
    Found 7-bit register for signal <N_Term_w>.
    Found 6-bit register for signal <P_Term_w>.
    Found 7-bit register for signal <N_Term_s>.
    Found 6-bit register for signal <P_Term_Prev>.
    Found 7-bit register for signal <N_Term_Prev>.
    Found 2-bit register for signal <Active_IODRP>.
    Found 1-bit register for signal <MCB_UILDQSINC>.
    Found 1-bit register for signal <MCB_UILDQSDEC>.
    Found 1-bit register for signal <counter_en>.
    Found 1-bit register for signal <First_Dyn_Cal_Done>.
    Found 8-bit register for signal <Max_Value_int>.
    Found 8-bit register for signal <Max_Value_Previous>.
    Found 6-bit register for signal <STATE>.
    Found 8-bit register for signal <DQS_DELAY>.
    Found 8-bit register for signal <DQS_DELAY_INITIAL>.
    Found 8-bit register for signal <TARGET_DQS_DELAY>.
    Found 1-bit register for signal <First_In_Term_Done>.
    Found 1-bit register for signal <MCB_UICMD>.
    Found 4-bit register for signal <MCB_UIDQCOUNT>.
    Found 8-bit register for signal <counter_inc>.
    Found 8-bit register for signal <counter_dec>.
    Found 1-bit register for signal <DONE_SOFTANDHARD_CAL>.
    Found 1-bit register for signal <RST_reg>.
INFO:Xst:1799 - State 111010 is never reached in FSM <STATE>.
    Found finite state machine <FSM_0> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 59                                             |
    | Transitions        | 138                                            |
    | Inputs             | 23                                             |
    | Outputs            | 30                                             |
    | Clock              | UI_CLK (rising_edge)                           |
    | Reset              | RST_reg (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <WAIT_200us_COUNTER[15]_GND_43_o_add_13_OUT> created at line 632.
    Found 10-bit adder for signal <RstCounter[9]_GND_43_o_add_18_OUT> created at line 694.
    Found 4-bit adder for signal <pre_sysrst_cnt[3]_GND_43_o_add_24_OUT> created at line 761.
    Found 8-bit adder for signal <WaitTimer[7]_GND_43_o_add_33_OUT> created at line 936.
    Found 6-bit adder for signal <count[5]_GND_43_o_add_41_OUT> created at line 958.
    Found 6-bit adder for signal <P_Term[5]_GND_43_o_add_55_OUT> created at line 1134.
    Found 7-bit adder for signal <N_Term[6]_GND_43_o_add_86_OUT> created at line 1187.
    Found 8-bit adder for signal <counter_inc[7]_GND_43_o_add_332_OUT> created at line 1699.
    Found 8-bit adder for signal <DQS_DELAY[7]_GND_43_o_add_335_OUT> created at line 1705.
    Found 8-bit adder for signal <counter_dec[7]_GND_43_o_add_345_OUT> created at line 1724.
    Found 8-bit subtractor for signal <Max_Value_Delta_Up> created at line 433.
    Found 8-bit subtractor for signal <Max_Value_Delta_Dn> created at line 435.
    Found 6-bit subtractor for signal <GND_43_o_GND_43_o_sub_73_OUT<5:0>> created at line 1139.
    Found 7-bit subtractor for signal <GND_43_o_GND_43_o_sub_180_OUT<6:0>> created at line 1197.
    Found 8-bit subtractor for signal <GND_43_o_GND_43_o_sub_349_OUT<7:0>> created at line 1730.
    Found 15-bit adder for signal <_n0876> created at line 501.
    Found 15-bit adder for signal <n0491[14:0]> created at line 501.
    Found 15-bit adder for signal <n0493> created at line 501.
    Found 15-bit adder for signal <_n0885> created at line 501.
    Found 15-bit adder for signal <n0483> created at line 501.
    Found 15-bit adder for signal <n0554> created at line 501.
    Found 15-bit adder for signal <_n0894> created at line 501.
    Found 15-bit adder for signal <n0754> created at line 501.
    Found 15-bit adder for signal <n0502> created at line 501.
    Found 1-bit 3-to-1 multiplexer for signal <IODRP_SDO> created at line 982.
    Found 10-bit comparator greater for signal <RstCounter[9]_GND_43_o_LessThan_18_o> created at line 692
    Found 8-bit comparator greater for signal <Dec_Flag> created at line 946
    Found 8-bit comparator greater for signal <Inc_Flag> created at line 947
    Found 6-bit comparator equal for signal <n0171> created at line 1205
    Found 7-bit comparator equal for signal <n0180> created at line 1237
    Found 6-bit comparator greater for signal <count[5]_PWR_17_o_LessThan_308_o> created at line 1642
    Found 8-bit comparator greater for signal <Max_Value_int[7]_Max_Value_Previous[7]_LessThan_314_o> created at line 1675
    Found 8-bit comparator greater for signal <n0261> created at line 1675
    Found 8-bit comparator greater for signal <Max_Value_Previous[7]_Max_Value_int[7]_LessThan_319_o> created at line 1679
    Found 8-bit comparator greater for signal <n0265> created at line 1679
    Found 8-bit comparator greater for signal <DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_334_o> created at line 1701
    Found 8-bit comparator lessequal for signal <n0279> created at line 1701
    Found 8-bit comparator greater for signal <DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_347_o> created at line 1726
    Found 8-bit comparator lessequal for signal <n0293> created at line 1726
    WARNING:Xst:2404 -  FFs/Latches <MCB_UICMDIN<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    Summary:
	inferred  23 Adder/Subtractor(s).
	inferred 214 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred  44 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mcb_soft_calibration> synthesized.

Synthesizing Unit <iodrp_controller>.
    Related source file is "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/iodrp_controller.vhd".
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD>.
    Found 1-bit register for signal <DRP_CS>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_44_o_add_12_OUT> created at line 238.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_controller> synthesized.

Synthesizing Unit <iodrp_mcb_controller>.
    Related source file is "/u5/adriaantaal/Xilinx/at_modules/mig_xem6310_3125mhz/user_design/rtl/iodrp_mcb_controller.vhd".
    Set property "fsm_encoding = gray" for signal <state>.
    Set property "fsm_encoding = gray" for signal <nextstate>.
WARNING:Xst:647 - Input <drp_ioi_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg<7:0>>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD_xilinx0>.
    Found 1-bit register for signal <DRP_CS_xilinx1>.
    Found 1-bit register for signal <MCB_UIREAD>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | ready                                          |
    | Power Up State     | ready                                          |
    | Encoding           | gray                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_46_o_add_13_OUT> created at line 372.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_mcb_controller> synthesized.

Synthesizing Unit <at_mcbController>.
    Related source file is "/u5/adriaantaal/Xilinx/at_modules/ramcontroller/at_mcbController.v".
        BURST_LEN = 8
        FIFO_SIZE = 2047
        P0_WR_SIZE = 63
WARNING:Xst:647 - Input <p0_wr_count> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_wr_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_wr_underrun> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <readMode>.
    Found 1-bit register for signal <resetD>.
    Found 6-bit register for signal <burstCount>.
    Found 30-bit register for signal <cmdByteAddressWrite>.
    Found 30-bit register for signal <cmdByteAddressRead>.
    Found 27-bit register for signal <memoryCount>.
    Found 30-bit register for signal <p0_cmd_byte_addr>.
    Found 4-bit register for signal <state>.
    Found 3-bit register for signal <p0_cmd_instr>.
    Found 1-bit register for signal <p0_cmd_en>.
    Found 1-bit register for signal <p0_wr_en>.
    Found 1-bit register for signal <p0_rd_en>.
    Found 1-bit register for signal <inputBufferReadEnable>.
    Found 1-bit register for signal <outputBufferWriteEnable>.
    Found 128-bit register for signal <outputBufferData>.
    Found 128-bit register for signal <p0_wr_data>.
    Found 1-bit register for signal <writeMode>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 44                                             |
    | Inputs             | 14                                             |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | resetD (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <burstCount[5]_GND_1139_o_sub_39_OUT> created at line 252.
    Found 27-bit adder for signal <memoryCount[26]_GND_1139_o_add_28_OUT> created at line 190.
    Found 30-bit adder for signal <cmdByteAddressWrite[29]_GND_1139_o_add_29_OUT> created at line 191.
    Found 30-bit adder for signal <cmdByteAddressRead[29]_GND_1139_o_add_41_OUT> created at line 260.
    Found 27-bit subtractor for signal <GND_1139_o_GND_1139_o_sub_41_OUT<26:0>> created at line 259.
    Found 11-bit comparator greater for signal <n0013> created at line 149
    Found 27-bit comparator greater for signal <memoryCount[26]_PWR_119_o_LessThan_13_o> created at line 149
    Found 11-bit comparator greater for signal <n0025> created at line 157
    Found 27-bit comparator greater for signal <GND_1139_o_memoryCount[26]_LessThan_19_o> created at line 157
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 390 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <at_mcbController> synthesized.

Synthesizing Unit <okHost>.
    Related source file is "/u5/adriaantaal/Xilinx/at_modules/opalkelly/okLibrary.vhd".
    Set property "IOB = TRUE" for instance <iob_regs[0].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[0].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[0].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[1].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[1].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[1].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[2].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[2].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[2].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[3].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[3].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[3].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[4].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[4].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[4].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[5].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[5].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[5].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[6].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[6].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[6].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[7].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[7].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[7].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[8].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[8].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[8].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[9].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[9].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[9].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[10].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[10].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[10].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[11].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[11].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[11].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[12].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[12].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[12].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[13].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[13].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[13].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[14].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[14].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[14].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[15].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[15].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[15].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[16].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[16].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[16].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[17].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[17].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[17].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[18].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[18].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[18].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[19].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[19].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[19].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[20].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[20].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[20].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[21].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[21].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[21].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[22].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[22].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[22].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[23].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[23].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[23].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[24].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[24].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[24].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[25].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[25].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[25].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[26].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[26].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[26].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[27].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[27].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[27].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[28].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[28].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[28].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[29].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[29].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[29].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[30].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[30].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[30].regvalid>.
    Set property "IOB = TRUE" for instance <iob_regs[31].regin0>.
    Set property "IOB = TRUE" for instance <iob_regs[31].regout0>.
    Set property "IOB = TRUE" for instance <iob_regs[31].regvalid>.
    Set property "IOB = TRUE" for instance <regctrlout0>.
    Set property "IOB = TRUE" for instance <regctrlout1>.
    Set property "IOB = TRUE" for instance <regctrlout2>.
    Set property "IOB = TRUE" for instance <regctrlin0a>.
    Set property "IOB = TRUE" for instance <regctrlin1a>.
    Set property "IOB = TRUE" for instance <regctrlin2a>.
    Set property "IOB = TRUE" for instance <regctrlin3a>.
    Summary:
	no macro.
Unit <okHost> synthesized.

Synthesizing Unit <okWireOR>.
    Related source file is "/u5/adriaantaal/Xilinx/at_modules/opalkelly/okLibrary.vhd".
        N = 30
    Summary:
	no macro.
Unit <okWireOR> synthesized.

Synthesizing Unit <clkdivcounter_v1>.
    Related source file is "/u5/adriaantaal/Xilinx/at_modules/counters/clkdivcounter_v1.v".
        IDLE = 0
        HIGH = 1
        LOW = 2
    Found 32-bit register for signal <cnt_high>.
    Found 32-bit register for signal <cnt_low>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <clkout>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <cnt_high[31]_GND_1539_o_add_2_OUT> created at line 72.
    Found 32-bit adder for signal <cnt_low[31]_GND_1539_o_add_8_OUT> created at line 89.
    Found 32-bit comparator greater for signal <n0001> created at line 68
    Found 32-bit comparator greater for signal <n0008> created at line 85
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <clkdivcounter_v1> synthesized.

Synthesizing Unit <FSM_v9_quad>.
    Related source file is "/u5/adriaantaal/Xilinx/at_modules/FSM/FSM_v9_quad.v".
        IDLE = 0
        CLEAR = 1
        RECORD = 2
        READ_PIX = 3
        NEXT_PIX_AND_FIFO = 4
    Register <LED_ON_CLK_EN> equivalent to <SPAD_ON_CLK_EN> has been removed
    Found 10-bit register for signal <readfromADDR>.
    Found 32-bit register for signal <pattern_cnt>.
    Found 4-bit register for signal <dataInCounter>.
    Found 3-bit register for signal <state>.
    Found 16-bit register for signal <dout>.
    Found 1-bit register for signal <req_fifowr>.
    Found 1-bit register for signal <READ_EN>.
    Found 1-bit register for signal <SPAD_ON_CLK_EN>.
    Found 1-bit register for signal <MEM_CLEAR>.
    Found 1-bit register for signal <LOAD>.
    Found 1-bit register for signal <NEXT_PATTERN>.
    Found 32-bit register for signal <periods_cnt>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <dataInCounter[3]_GND_1540_o_add_13_OUT> created at line 253.
    Found 32-bit adder for signal <pattern_cnt[31]_GND_1540_o_add_18_OUT> created at line 278.
    Found 10-bit adder for signal <readfromADDR[9]_GND_1540_o_add_19_OUT> created at line 281.
    Found 32-bit adder for signal <periods_cnt[31]_GND_1540_o_add_43_OUT> created at line 312.
    Found 1-bit 1024-to-1 multiplexer for signal <dis_led> created at line 125.
    Found 1-bit 1024-to-1 multiplexer for signal <pix_off> created at line 126.
    Found 32-bit comparator greater for signal <n0007> created at line 188
    Found 32-bit comparator greater for signal <n0014> created at line 217
    Found 4-bit comparator greater for signal <n0018> created at line 248
    Found 10-bit comparator greater for signal <n0024> created at line 274
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 100 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  16 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <FSM_v9_quad> synthesized.
WARNING:Xst:2972 - "/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" line 163. All outputs of instance <CLKOUT4_PHASE[31]_GND_1553_o_div_112> of block <div_32s_11s> are unconnected in block <at_pll_prog>. Underlying logic will be removed.
WARNING:Xst:2972 - "/u5/adriaantaal/Xilinx/at_modules/pll/pll_drp_func.h" line 163. All outputs of instance <CLKOUT5_PHASE[31]_GND_1553_o_div_136> of block <div_32s_11s> are unconnected in block <at_pll_prog>. Underlying logic will be removed.

Synthesizing Unit <at_pll_prog>.
    Related source file is "/u5/adriaantaal/Xilinx/at_modules/pll/at_pll_prog.v".
        CLKFBOUT_MULT = 40
        CLKFBOUT_PHASE = 0.000000
        DIVCLK_DIVIDE = 1
WARNING:Xst:647 - Input <CLKOUT0_DUTY<31:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKOUT1_DUTY<31:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKOUT2_DUTY<31:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKOUT3_DUTY<31:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKOUT4_DUTY<31:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKOUT5_DUTY<31:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <DADDR>.
    Found 1-bit register for signal <DWE>.
    Found 1-bit register for signal <DEN>.
    Found 1-bit register for signal <RST_PLL>.
    Found 16-bit register for signal <DI>.
    Found 1-bit register for signal <SRDY>.
    Found 6-bit register for signal <rom_addr>.
    Found 5-bit register for signal <state_count>.
    Found 4-bit register for signal <current_state>.
    Found 37-bit register for signal <rom_do>.
    Found finite state machine <FSM_6> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 23                                             |
    | Inputs             | 5                                              |
    | Outputs            | 7                                              |
    | Clock              | SCLK (rising_edge)                             |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Power Up State     | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <state_count[4]_GND_1553_o_sub_186_OUT> created at line 369.
    Found 32-bit adder for signal <CLKOUT0_DUTY[21]_GND_1553_o_add_4_OUT> created at line 44.
    Found 32-bit adder for signal <n0273> created at line 163.
    Found 32-bit adder for signal <CLKOUT0_PHASE[21]_GND_1553_o_add_22_OUT> created at line 44.
    Found 32-bit adder for signal <CLKOUT1_DUTY[21]_GND_1553_o_add_28_OUT> created at line 44.
    Found 32-bit adder for signal <n0288> created at line 163.
    Found 32-bit adder for signal <CLKOUT1_PHASE[21]_GND_1553_o_add_46_OUT> created at line 44.
    Found 32-bit adder for signal <CLKOUT2_DUTY[21]_GND_1553_o_add_52_OUT> created at line 44.
    Found 32-bit adder for signal <n0303> created at line 163.
    Found 32-bit adder for signal <CLKOUT2_PHASE[21]_GND_1553_o_add_70_OUT> created at line 44.
    Found 32-bit adder for signal <CLKOUT3_DUTY[21]_GND_1553_o_add_76_OUT> created at line 44.
    Found 32-bit adder for signal <n0318> created at line 163.
    Found 32-bit adder for signal <CLKOUT3_PHASE[21]_GND_1553_o_add_94_OUT> created at line 44.
    Found 32-bit adder for signal <CLKOUT4_DUTY[21]_GND_1553_o_add_100_OUT> created at line 44.
    Found 32-bit adder for signal <CLKOUT4_PHASE[21]_GND_1553_o_add_118_OUT> created at line 44.
    Found 32-bit adder for signal <CLKOUT5_DUTY[21]_GND_1553_o_add_124_OUT> created at line 44.
    Found 32-bit adder for signal <CLKOUT5_PHASE[21]_GND_1553_o_add_142_OUT> created at line 44.
    Found 6-bit adder for signal <rom_addr[5]_GND_1553_o_add_184_OUT> created at line 356.
    Found 7-bit subtractor for signal <GND_1553_o_GND_1553_o_sub_10_OUT<6:0>> created at line 115.
    Found 7-bit subtractor for signal <CLKOUT0_DIVIDE[7]_GND_1553_o_sub_12_OUT<6:0>> created at line 121.
    Found 7-bit subtractor for signal <GND_1553_o_GND_1553_o_sub_34_OUT<6:0>> created at line 115.
    Found 7-bit subtractor for signal <CLKOUT1_DIVIDE[7]_GND_1553_o_sub_36_OUT<6:0>> created at line 121.
    Found 7-bit subtractor for signal <GND_1553_o_GND_1553_o_sub_58_OUT<6:0>> created at line 115.
    Found 7-bit subtractor for signal <CLKOUT2_DIVIDE[7]_GND_1553_o_sub_60_OUT<6:0>> created at line 121.
    Found 7-bit subtractor for signal <GND_1553_o_GND_1553_o_sub_82_OUT<6:0>> created at line 115.
    Found 7-bit subtractor for signal <CLKOUT3_DIVIDE[7]_GND_1553_o_sub_84_OUT<6:0>> created at line 121.
    Found 7-bit subtractor for signal <n0257> created at line 98.
    Found 7-bit subtractor for signal <n0260> created at line 98.
    Found 32x8-bit multiplier for signal <n0266> created at line 99.
    Found 32x8-bit multiplier for signal <n0277> created at line 169.
    Found 32x8-bit multiplier for signal <n0281> created at line 99.
    Found 32x8-bit multiplier for signal <n0292> created at line 169.
    Found 32x8-bit multiplier for signal <n0296> created at line 99.
    Found 32x8-bit multiplier for signal <n0307> created at line 169.
    Found 32x8-bit multiplier for signal <n0311> created at line 99.
    Found 32x8-bit multiplier for signal <n0322> created at line 169.
    Found 32x8-bit multiplier for signal <n0326> created at line 99.
    Found 32x8-bit multiplier for signal <n0337> created at line 169.
    Found 32x8-bit multiplier for signal <n0341> created at line 99.
    Found 32x8-bit multiplier for signal <n0352> created at line 169.
    Found 8-bit comparator equal for signal <GND_1553_o_CLKOUT0_DIVIDE[7]_equal_9_o> created at line 114
    Found 32-bit comparator greater for signal <GND_1553_o_CLKOUT0_PHASE[31]_LessThan_15_o> created at line 162
    Found 8-bit comparator equal for signal <GND_1553_o_CLKOUT1_DIVIDE[7]_equal_33_o> created at line 114
    Found 32-bit comparator greater for signal <GND_1553_o_CLKOUT1_PHASE[31]_LessThan_39_o> created at line 162
    Found 8-bit comparator equal for signal <GND_1553_o_CLKOUT2_DIVIDE[7]_equal_57_o> created at line 114
    Found 32-bit comparator greater for signal <GND_1553_o_CLKOUT2_PHASE[31]_LessThan_63_o> created at line 162
    Found 8-bit comparator equal for signal <GND_1553_o_CLKOUT3_DIVIDE[7]_equal_81_o> created at line 114
    Found 32-bit comparator greater for signal <GND_1553_o_CLKOUT3_PHASE[31]_LessThan_87_o> created at line 162
    Summary:
	inferred  12 Multiplier(s).
	inferred  28 Adder/Subtractor(s).
	inferred  73 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  57 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <at_pll_prog> synthesized.

Synthesizing Unit <div_32u_17u>.
    Related source file is "".
    Found 49-bit adder for signal <n2687> created at line 0.
    Found 49-bit adder for signal <GND_1554_o_b[16]_add_1_OUT> created at line 0.
    Found 48-bit adder for signal <n2691> created at line 0.
    Found 48-bit adder for signal <GND_1554_o_b[16]_add_3_OUT> created at line 0.
    Found 47-bit adder for signal <n2695> created at line 0.
    Found 47-bit adder for signal <GND_1554_o_b[16]_add_5_OUT> created at line 0.
    Found 46-bit adder for signal <n2699> created at line 0.
    Found 46-bit adder for signal <GND_1554_o_b[16]_add_7_OUT> created at line 0.
    Found 45-bit adder for signal <n2703> created at line 0.
    Found 45-bit adder for signal <GND_1554_o_b[16]_add_9_OUT> created at line 0.
    Found 44-bit adder for signal <n2707> created at line 0.
    Found 44-bit adder for signal <GND_1554_o_b[16]_add_11_OUT> created at line 0.
    Found 43-bit adder for signal <n2711> created at line 0.
    Found 43-bit adder for signal <GND_1554_o_b[16]_add_13_OUT> created at line 0.
    Found 42-bit adder for signal <n2715> created at line 0.
    Found 42-bit adder for signal <GND_1554_o_b[16]_add_15_OUT> created at line 0.
    Found 41-bit adder for signal <n2719> created at line 0.
    Found 41-bit adder for signal <GND_1554_o_b[16]_add_17_OUT> created at line 0.
    Found 40-bit adder for signal <n2723> created at line 0.
    Found 40-bit adder for signal <GND_1554_o_b[16]_add_19_OUT> created at line 0.
    Found 39-bit adder for signal <n2727> created at line 0.
    Found 39-bit adder for signal <GND_1554_o_b[16]_add_21_OUT> created at line 0.
    Found 38-bit adder for signal <n2731> created at line 0.
    Found 38-bit adder for signal <GND_1554_o_b[16]_add_23_OUT> created at line 0.
    Found 37-bit adder for signal <n2735> created at line 0.
    Found 37-bit adder for signal <GND_1554_o_b[16]_add_25_OUT> created at line 0.
    Found 36-bit adder for signal <n2739> created at line 0.
    Found 36-bit adder for signal <GND_1554_o_b[16]_add_27_OUT> created at line 0.
    Found 35-bit adder for signal <n2743> created at line 0.
    Found 35-bit adder for signal <GND_1554_o_b[16]_add_29_OUT> created at line 0.
    Found 34-bit adder for signal <n2747> created at line 0.
    Found 34-bit adder for signal <GND_1554_o_b[16]_add_31_OUT> created at line 0.
    Found 33-bit adder for signal <n2751> created at line 0.
    Found 33-bit adder for signal <GND_1554_o_b[16]_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <n2755> created at line 0.
    Found 32-bit adder for signal <a[31]_b[16]_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <n2759> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1554_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <n2763> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1554_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <n2767> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1554_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <n2771> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1554_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <n2775> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1554_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <n2779> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1554_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <n2783> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1554_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <n2787> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1554_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <n2791> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1554_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <n2795> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1554_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <n2799> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1554_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <n2803> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1554_o_add_59_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <n2807> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1554_o_add_61_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <n2811> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1554_o_add_63_OUT[31:0]> created at line 0.
    Found 49-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  64 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 931 Multiplexer(s).
Unit <div_32u_17u> synthesized.

Synthesizing Unit <div_32s_11s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 11-bit subtractor for signal <b[10]_unary_minus_3_OUT> created at line 0.
    Found 43-bit adder for signal <n2591> created at line 0.
    Found 43-bit adder for signal <GND_1556_o_b[10]_add_5_OUT> created at line 0.
    Found 42-bit adder for signal <n2595> created at line 0.
    Found 42-bit adder for signal <GND_1556_o_b[10]_add_7_OUT> created at line 0.
    Found 41-bit adder for signal <n2599> created at line 0.
    Found 41-bit adder for signal <GND_1556_o_b[10]_add_9_OUT> created at line 0.
    Found 40-bit adder for signal <n2603> created at line 0.
    Found 40-bit adder for signal <GND_1556_o_b[10]_add_11_OUT> created at line 0.
    Found 39-bit adder for signal <n2607> created at line 0.
    Found 39-bit adder for signal <GND_1556_o_b[10]_add_13_OUT> created at line 0.
    Found 38-bit adder for signal <n2611> created at line 0.
    Found 38-bit adder for signal <GND_1556_o_b[10]_add_15_OUT> created at line 0.
    Found 37-bit adder for signal <n2615> created at line 0.
    Found 37-bit adder for signal <GND_1556_o_b[10]_add_17_OUT> created at line 0.
    Found 36-bit adder for signal <n2619> created at line 0.
    Found 36-bit adder for signal <GND_1556_o_b[10]_add_19_OUT> created at line 0.
    Found 35-bit adder for signal <n2623> created at line 0.
    Found 35-bit adder for signal <GND_1556_o_b[10]_add_21_OUT> created at line 0.
    Found 34-bit adder for signal <n2627> created at line 0.
    Found 34-bit adder for signal <GND_1556_o_b[10]_add_23_OUT> created at line 0.
    Found 33-bit adder for signal <n2631> created at line 0.
    Found 33-bit adder for signal <GND_1556_o_b[10]_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <n2635> created at line 0.
    Found 32-bit adder for signal <a[31]_b[10]_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <n2639> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1556_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <n2643> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1556_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <n2647> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1556_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <n2651> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1556_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <n2655> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1556_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <n2659> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1556_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <n2663> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1556_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <n2667> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1556_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <n2671> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1556_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <n2675> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1556_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <n2679> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1556_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <n2683> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1556_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <n2687> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1556_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <n2691> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1556_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <n2695> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1556_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <n2699> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1556_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <n2703> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1556_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <n2707> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1556_o_add_63_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <n2711> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1556_o_add_65_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <n2715> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1556_o_add_67_OUT[31:0]> created at line 0.
    Found 33-bit adder for signal <GND_1556_o_BUS_0001_add_70_OUT[32:0]> created at line 0.
    Found 43-bit comparator greater for signal <BUS_0001_INV_2638_o> created at line 0
    Found 42-bit comparator greater for signal <BUS_0002_INV_2637_o> created at line 0
    Found 41-bit comparator greater for signal <BUS_0003_INV_2636_o> created at line 0
    Found 40-bit comparator greater for signal <BUS_0004_INV_2635_o> created at line 0
    Found 39-bit comparator greater for signal <BUS_0005_INV_2634_o> created at line 0
    Found 38-bit comparator greater for signal <BUS_0006_INV_2633_o> created at line 0
    Found 37-bit comparator greater for signal <BUS_0007_INV_2632_o> created at line 0
    Found 36-bit comparator greater for signal <BUS_0008_INV_2631_o> created at line 0
    Found 35-bit comparator greater for signal <BUS_0009_INV_2630_o> created at line 0
    Found 34-bit comparator greater for signal <BUS_0010_INV_2629_o> created at line 0
    Found 33-bit comparator greater for signal <BUS_0011_INV_2628_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0012_INV_2627_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0013_INV_2626_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0014_INV_2625_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0015_INV_2624_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0016_INV_2623_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0017_INV_2622_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0018_INV_2621_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0019_INV_2620_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0020_INV_2619_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0021_INV_2618_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0022_INV_2617_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0023_INV_2616_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0024_INV_2615_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0025_INV_2614_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0026_INV_2613_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0027_INV_2612_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0028_INV_2611_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0029_INV_2610_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0030_INV_2609_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0031_INV_2608_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0032_INV_2607_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0033_INV_2606_o> created at line 0
    Summary:
	inferred  67 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 934 Multiplexer(s).
Unit <div_32s_11s> synthesized.

Synthesizing Unit <div_32u_9u>.
    Related source file is "".
    Found 41-bit adder for signal <n2471> created at line 0.
    Found 41-bit adder for signal <GND_1559_o_b[8]_add_1_OUT> created at line 0.
    Found 40-bit adder for signal <n2475> created at line 0.
    Found 40-bit adder for signal <GND_1559_o_b[8]_add_3_OUT> created at line 0.
    Found 39-bit adder for signal <n2479> created at line 0.
    Found 39-bit adder for signal <GND_1559_o_b[8]_add_5_OUT> created at line 0.
    Found 38-bit adder for signal <n2483> created at line 0.
    Found 38-bit adder for signal <GND_1559_o_b[8]_add_7_OUT> created at line 0.
    Found 37-bit adder for signal <n2487> created at line 0.
    Found 37-bit adder for signal <GND_1559_o_b[8]_add_9_OUT> created at line 0.
    Found 36-bit adder for signal <n2491> created at line 0.
    Found 36-bit adder for signal <GND_1559_o_b[8]_add_11_OUT> created at line 0.
    Found 35-bit adder for signal <n2495> created at line 0.
    Found 35-bit adder for signal <GND_1559_o_b[8]_add_13_OUT> created at line 0.
    Found 34-bit adder for signal <n2499> created at line 0.
    Found 34-bit adder for signal <GND_1559_o_b[8]_add_15_OUT> created at line 0.
    Found 33-bit adder for signal <n2503> created at line 0.
    Found 33-bit adder for signal <GND_1559_o_b[8]_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <n2507> created at line 0.
    Found 32-bit adder for signal <a[31]_b[8]_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <n2511> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1559_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <n2515> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1559_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <n2519> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1559_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <n2523> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1559_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <n2527> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1559_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <n2531> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1559_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <n2535> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1559_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <n2539> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1559_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <n2543> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1559_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <n2547> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1559_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <n2551> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1559_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <n2555> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1559_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <n2559> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1559_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <n2563> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1559_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <n2567> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1559_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <n2571> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1559_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <n2575> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1559_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <n2579> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1559_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <n2583> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1559_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <n2587> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1559_o_add_59_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <n2591> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1559_o_add_61_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <n2595> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_1559_o_add_63_OUT[31:0]> created at line 0.
    Found 41-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  64 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 931 Multiplexer(s).
Unit <div_32u_9u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 12
 32x8-bit multiplier                                   : 12
# Adders/Subtractors                                   : 1501
 10-bit adder                                          : 2
 11-bit subtractor                                     : 10
 15-bit adder                                          : 9
 16-bit adder                                          : 1
 27-bit addsub                                         : 1
 3-bit adder                                           : 2
 30-bit adder                                          : 2
 32-bit adder                                          : 896
 32-bit subtractor                                     : 10
 33-bit adder                                          : 54
 34-bit adder                                          : 44
 35-bit adder                                          : 44
 36-bit adder                                          : 44
 37-bit adder                                          : 44
 38-bit adder                                          : 44
 39-bit adder                                          : 44
 4-bit adder                                           : 2
 40-bit adder                                          : 44
 41-bit adder                                          : 44
 42-bit adder                                          : 32
 43-bit adder                                          : 32
 44-bit adder                                          : 12
 45-bit adder                                          : 12
 46-bit adder                                          : 12
 47-bit adder                                          : 12
 48-bit adder                                          : 12
 49-bit adder                                          : 12
 5-bit subtractor                                      : 1
 6-bit adder                                           : 3
 6-bit subtractor                                      : 2
 7-bit adder                                           : 1
 7-bit subtractor                                      : 11
 8-bit adder                                           : 3
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 2
# Registers                                            : 130
 1-bit register                                        : 74
 10-bit register                                       : 2
 128-bit register                                      : 2
 16-bit register                                       : 3
 2-bit register                                        : 1
 25-bit register                                       : 1
 27-bit register                                       : 1
 3-bit register                                        : 3
 30-bit register                                       : 3
 32-bit register                                       : 4
 37-bit register                                       : 1
 4-bit register                                        : 3
 5-bit register                                        : 3
 6-bit register                                        : 7
 7-bit register                                        : 4
 8-bit register                                        : 18
# Comparators                                          : 760
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 1
 11-bit comparator greater                             : 2
 13-bit comparator lessequal                           : 1
 27-bit comparator greater                             : 2
 32-bit comparator greater                             : 228
 32-bit comparator lessequal                           : 240
 33-bit comparator greater                             : 10
 33-bit comparator lessequal                           : 12
 34-bit comparator greater                             : 10
 34-bit comparator lessequal                           : 12
 35-bit comparator greater                             : 10
 35-bit comparator lessequal                           : 12
 36-bit comparator greater                             : 10
 36-bit comparator lessequal                           : 12
 37-bit comparator greater                             : 10
 37-bit comparator lessequal                           : 12
 38-bit comparator greater                             : 10
 38-bit comparator lessequal                           : 12
 39-bit comparator greater                             : 10
 39-bit comparator lessequal                           : 12
 4-bit comparator greater                              : 1
 40-bit comparator greater                             : 10
 40-bit comparator lessequal                           : 12
 41-bit comparator greater                             : 10
 41-bit comparator lessequal                           : 12
 42-bit comparator greater                             : 10
 42-bit comparator lessequal                           : 6
 43-bit comparator greater                             : 10
 43-bit comparator lessequal                           : 6
 44-bit comparator lessequal                           : 6
 45-bit comparator lessequal                           : 6
 46-bit comparator lessequal                           : 6
 47-bit comparator lessequal                           : 6
 48-bit comparator lessequal                           : 6
 49-bit comparator lessequal                           : 6
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 8-bit comparator equal                                : 4
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 20646
 1-bit 1024-to-1 multiplexer                           : 2
 1-bit 2-to-1 multiplexer                              : 20451
 1-bit 3-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 5
 11-bit 2-to-1 multiplexer                             : 10
 16-bit 2-to-1 multiplexer                             : 5
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 99
 33-bit 2-to-1 multiplexer                             : 10
 4-bit 2-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 8
 7-bit 2-to-1 multiplexer                              : 23
 8-bit 2-to-1 multiplexer                              : 25
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 7
# Xors                                                 : 10
 1-bit xor2                                            : 10

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../at_modules/opalkelly/okWireIn.ngc>.
Reading core <../at_modules/opalkelly/okWireOut.ngc>.
Reading core <../at_modules/opalkelly/okTriggerIn.ngc>.
Reading core <../at_modules/opalkelly/okTriggerOut.ngc>.
Reading core <../at_modules/opalkelly/okBTPipeIn.ngc>.
Reading core <../at_modules/opalkelly/okBTPipeOut.ngc>.
Reading core <../at_modules/fifo/FIFO_I128b_O32b.ngc>.
Reading core <../at_modules/fifo/FIFO_I32b_O256b.ngc>.
Reading core <../at_modules/fifo/FIFO_I16b_O128b.ngc>.
Reading core <../at_modules/fifo/FIFO_I256b_O1024b.ngc>.
Reading core <../at_modules/fifo/FIFO_I1024b_O1024b.ngc>.
Reading core <../at_modules/opalkelly/okCoreHarness.ngc>.
Reading core <../at_modules/opalkelly/TFIFO64x8a_64x8b.ngc>.
Loading core <okWireIn> for timing and area information for instance <wi00>.
Loading core <okWireIn> for timing and area information for instance <wi01>.
Loading core <okWireIn> for timing and area information for instance <wi02>.
Loading core <okWireIn> for timing and area information for instance <wi03>.
Loading core <okWireIn> for timing and area information for instance <wi04>.
Loading core <okWireIn> for timing and area information for instance <wi05>.
Loading core <okWireIn> for timing and area information for instance <wi06>.
Loading core <okWireIn> for timing and area information for instance <wi07>.
Loading core <okWireIn> for timing and area information for instance <wi08>.
Loading core <okWireIn> for timing and area information for instance <wi09>.
Loading core <okWireIn> for timing and area information for instance <wi10>.
Loading core <okWireIn> for timing and area information for instance <wi11>.
Loading core <okWireIn> for timing and area information for instance <wi12>.
Loading core <okWireIn> for timing and area information for instance <wi13>.
Loading core <okWireIn> for timing and area information for instance <wi14>.
Loading core <okWireIn> for timing and area information for instance <wi15>.
Loading core <okWireIn> for timing and area information for instance <wi16>.
Loading core <okWireIn> for timing and area information for instance <wi17>.
Loading core <okWireIn> for timing and area information for instance <wi18>.
Loading core <okWireIn> for timing and area information for instance <wi19>.
Loading core <okWireOut> for timing and area information for instance <wo20>.
Loading core <okWireOut> for timing and area information for instance <wo21>.
Loading core <okWireOut> for timing and area information for instance <wo22>.
Loading core <okWireOut> for timing and area information for instance <wo23>.
Loading core <okWireOut> for timing and area information for instance <wo24>.
Loading core <okWireOut> for timing and area information for instance <wo25>.
Loading core <okWireOut> for timing and area information for instance <wo26>.
Loading core <okWireOut> for timing and area information for instance <wo27>.
Loading core <okWireOut> for timing and area information for instance <wo28>.
Loading core <okWireOut> for timing and area information for instance <wo29>.
Loading core <okWireOut> for timing and area information for instance <wo30>.
Loading core <okWireOut> for timing and area information for instance <wo31>.
Loading core <okWireOut> for timing and area information for instance <wo32>.
Loading core <okWireOut> for timing and area information for instance <wo33>.
Loading core <okWireOut> for timing and area information for instance <wo34>.
Loading core <okWireOut> for timing and area information for instance <wo35>.
Loading core <okWireOut> for timing and area information for instance <wo36>.
Loading core <okWireOut> for timing and area information for instance <wo37>.
Loading core <okWireOut> for timing and area information for instance <wo38>.
Loading core <okWireOut> for timing and area information for instance <wo39>.
Loading core <okTriggerIn> for timing and area information for instance <ti40>.
Loading core <okTriggerIn> for timing and area information for instance <ti41>.
Loading core <okTriggerOut> for timing and area information for instance <to60>.
Loading core <okBTPipeIn> for timing and area information for instance <ep80>.
Loading core <okBTPipeOut> for timing and area information for instance <epA0>.
Loading core <FIFO_I128b_O32b> for timing and area information for instance <okPipeOut_fifo>.
Loading core <FIFO_I32b_O256b> for timing and area information for instance <FIFOa_ledmask>.
Loading core <FIFO_I16b_O128b> for timing and area information for instance <FIFO_i>.
Loading core <FIFO_I256b_O1024b> for timing and area information for instance <FIFOb_ledmask>.
Loading core <FIFO_I1024b_O1024b> for timing and area information for instance <FIFOc_ledmask>.
Loading core <TFIFO64x8a_64x8b> for timing and area information for instance <core0/a0/cb0>.
Loading core <okCoreHarness> for timing and area information for instance <core0>.
INFO:Xst:2261 - The FF/Latch <p0_cmd_instr_1> in Unit <mcbcontroller> is equivalent to the following FF/Latch, which will be removed : <p0_cmd_instr_2> 
WARNING:Xst:1710 - FF/Latch <p0_cmd_instr_1> (without init value) has a constant value of 0 in block <mcbcontroller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <soft_cal_selfrefresh_req> (without init value) has a constant value of 0 in block <memc3_mcb_raw_wrapper_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WarmEnough> (without init value) has a constant value of 1 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_REQ_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <p0_cmd_byte_addr_0> of sequential type is unconnected in block <mcbcontroller>.
WARNING:Xst:2677 - Node <p0_cmd_byte_addr_27> of sequential type is unconnected in block <mcbcontroller>.
WARNING:Xst:2677 - Node <p0_cmd_byte_addr_28> of sequential type is unconnected in block <mcbcontroller>.
WARNING:Xst:2677 - Node <p0_cmd_byte_addr_29> of sequential type is unconnected in block <mcbcontroller>.
WARNING:Xst:2404 -  FFs/Latches <p0_cmd_instr<2:1>> (without init value) have a constant value of 0 in block <at_mcbController>.

Synthesizing (advanced) Unit <FSM_v9_quad>.
The following registers are absorbed into counter <periods_cnt>: 1 register on signal <periods_cnt>.
Unit <FSM_v9_quad> synthesized (advanced).

Synthesizing (advanced) Unit <at_mcbController>.
The following registers are absorbed into accumulator <cmdByteAddressWrite>: 1 register on signal <cmdByteAddressWrite>.
The following registers are absorbed into accumulator <cmdByteAddressRead>: 1 register on signal <cmdByteAddressRead>.
The following registers are absorbed into accumulator <memoryCount>: 1 register on signal <memoryCount>.
Unit <at_mcbController> synthesized (advanced).

Synthesizing (advanced) Unit <at_pll_prog>.
The following registers are absorbed into counter <rom_addr>: 1 register on signal <rom_addr>.
The following registers are absorbed into counter <state_count>: 1 register on signal <state_count>.
Unit <at_pll_prog> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_controller> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_mcb_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_mcb_controller> synthesized (advanced).

Synthesizing (advanced) Unit <mcb_soft_calibration>.
The following registers are absorbed into counter <pre_sysrst_cnt>: 1 register on signal <pre_sysrst_cnt>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <WAIT_200us_COUNTER>: 1 register on signal <WAIT_200us_COUNTER>.
The following registers are absorbed into counter <RstCounter>: 1 register on signal <RstCounter>.
The following registers are absorbed into counter <DQS_DELAY>: 1 register on signal <DQS_DELAY>.
The following registers are absorbed into counter <counter_inc>: 1 register on signal <counter_inc>.
The following registers are absorbed into counter <counter_dec>: 1 register on signal <counter_dec>.
The following registers are absorbed into counter <WaitTimer>: 1 register on signal <WaitTimer>.
Unit <mcb_soft_calibration> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 12
 32x7-bit multiplier                                   : 4
 32x8-bit multiplier                                   : 8
# Adders/Subtractors                                   : 781
 10-bit adder                                          : 4
 11-bit adder                                          : 1
 11-bit subtractor                                     : 10
 22-bit adder                                          : 4
 32-bit adder                                          : 15
 32-bit adder carry in                                 : 704
 32-bit subtractor                                     : 10
 33-bit adder                                          : 10
 4-bit adder                                           : 1
 6-bit adder                                           : 1
 6-bit subtractor                                      : 4
 7-bit adder                                           : 1
 7-bit subtractor                                      : 9
 8-bit adder                                           : 2
 8-bit subtractor                                      : 2
 9-bit adder                                           : 3
# Counters                                             : 13
 10-bit up counter                                     : 1
 16-bit up counter                                     : 1
 3-bit up counter                                      : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit down counter                                    : 1
 6-bit up counter                                      : 2
 8-bit up counter                                      : 3
 8-bit updown counter                                  : 1
# Accumulators                                         : 3
 27-bit updown accumulator                             : 1
 30-bit up accumulator                                 : 2
# Registers                                            : 854
 Flip-Flops                                            : 854
# Comparators                                          : 760
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 1
 11-bit comparator greater                             : 2
 13-bit comparator lessequal                           : 1
 27-bit comparator greater                             : 2
 32-bit comparator greater                             : 228
 32-bit comparator lessequal                           : 240
 33-bit comparator greater                             : 10
 33-bit comparator lessequal                           : 12
 34-bit comparator greater                             : 10
 34-bit comparator lessequal                           : 12
 35-bit comparator greater                             : 10
 35-bit comparator lessequal                           : 12
 36-bit comparator greater                             : 10
 36-bit comparator lessequal                           : 12
 37-bit comparator greater                             : 10
 37-bit comparator lessequal                           : 12
 38-bit comparator greater                             : 10
 38-bit comparator lessequal                           : 12
 39-bit comparator greater                             : 10
 39-bit comparator lessequal                           : 12
 4-bit comparator greater                              : 1
 40-bit comparator greater                             : 10
 40-bit comparator lessequal                           : 12
 41-bit comparator greater                             : 10
 41-bit comparator lessequal                           : 12
 42-bit comparator greater                             : 10
 42-bit comparator lessequal                           : 6
 43-bit comparator greater                             : 10
 43-bit comparator lessequal                           : 6
 44-bit comparator lessequal                           : 6
 45-bit comparator lessequal                           : 6
 46-bit comparator lessequal                           : 6
 47-bit comparator lessequal                           : 6
 48-bit comparator lessequal                           : 6
 49-bit comparator lessequal                           : 6
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 8-bit comparator equal                                : 4
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 20652
 1-bit 1024-to-1 multiplexer                           : 2
 1-bit 2-to-1 multiplexer                              : 20465
 1-bit 3-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 4
 11-bit 2-to-1 multiplexer                             : 10
 16-bit 2-to-1 multiplexer                             : 5
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 99
 33-bit 2-to-1 multiplexer                             : 10
 4-bit 2-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 7
 7-bit 2-to-1 multiplexer                              : 23
 8-bit 2-to-1 multiplexer                              : 21
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 7
# Xors                                                 : 10
 1-bit xor2                                            : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <at_pll_prog>: instances <CLKOUT4_DUTY[21]_PWR_351_o_div_96>, <CLKOUT5_DUTY[21]_PWR_351_o_div_120> of unit <div_32u_17u> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <at_pll_prog>: instances <CLKOUT4_PHASE[21]_GND_1553_o_div_113>, <CLKOUT5_PHASE[21]_GND_1553_o_div_137> of unit <div_32s_11s> are equivalent, second instance is removed
WARNING:Xst:1710 - FF/Latch <soft_cal_selfrefresh_req> (without init value) has a constant value of 0 in block <mcb_raw_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_BKST> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_mcb_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_REQ_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <WarmEnough> (without init value) has a constant value of 1 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <WAIT_SELFREFRESH_EXIT_DQS_CAL> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <WaitCountEnable> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <SELFREFRESH_MCB_MODE_R3> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <START_DYN_CAL_STATE_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_SPADProbe/FSM_5> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/FSM_0> on signal <STATE[1:58]> with one-hot encoding.
----------------------------------------------------------------------
 State  | Encoding
----------------------------------------------------------------------
 000000 | 0000000000000000000000000000000000000000000000000000000001
 000001 | 0000000000000000000000000000000000000000000000000000000010
 000010 | 0000000000000000000000000000000000000000000000000000000100
 000011 | 0000000000000000000000000000000000000000000000000000001000
 000100 | 0000000000000000000000000000000000000000000000000000010000
 000101 | 0000000000000000000000000000000000000000000000000000100000
 000110 | 0000000000000000000000000000000000000000000000000001000000
 000111 | 0000000000000000000000000000000000000000000000000010000000
 001000 | 0000000000000000000000000000000000000000000000000100000000
 001001 | 0000000000000000000000000000000000000000000000001000000000
 001010 | 0000000000000000000000000000000000000000000000010000000000
 001011 | 0000000000000000000000000000000000000000000000100000000000
 001100 | 0000000000000000000000000000000000000000000001000000000000
 001101 | 0000000000000000000000000000000000000000000010000000000000
 100010 | 0000000000000000000000000000000000000000000100000000000000
 010000 | 0000000000000000000000000000000000000000001000000000000000
 001110 | 0000000000000000000000000000000000000000010000000000000000
 001111 | 0000000000000000000000000000000000000000100000000000000000
 010001 | 0000000000000000000000000000000000000001000000000000000000
 010010 | 0000000000000000000000000000000000000010000000000000000000
 010011 | 0000000000000000000000000000000000000100000000000000000000
 010100 | 0000000000000000000000000000000000001000000000000000000000
 010101 | 0000000000000000000000000000000000010000000000000000000000
 010110 | 0000000000000000000000000000000000100000000000000000000000
 010111 | 0000000000000000000000000000000001000000000000000000000000
 011000 | 0000000000000000000000000000000010000000000000000000000000
 011001 | 0000000000000000000000000000000100000000000000000000000000
 011010 | 0000000000000000000000000000001000000000000000000000000000
 011011 | 0000000000000000000000000000010000000000000000000000000000
 011100 | 0000000000000000000000000000100000000000000000000000000000
 011101 | 0000000000000000000000000001000000000000000000000000000000
 011110 | 0000000000000000000000000010000000000000000000000000000000
 011111 | 0000000000000000000000000100000000000000000000000000000000
 100000 | 0000000000000000000000001000000000000000000000000000000000
 100001 | 0000000000000000000000010000000000000000000000000000000000
 100011 | 0000000000000000000000100000000000000000000000000000000000
 100100 | 0000000000000000000001000000000000000000000000000000000000
 100101 | 0000000000000000000010000000000000000000000000000000000000
 110010 | 0000000000000000000100000000000000000000000000000000000000
 110001 | 0000000000000000001000000000000000000000000000000000000000
 100111 | 0000000000000000010000000000000000000000000000000000000000
 100110 | 0000000000000000100000000000000000000000000000000000000000
 101000 | 0000000000000001000000000000000000000000000000000000000000
 101001 | 0000000000000010000000000000000000000000000000000000000000
 101010 | 0000000000000100000000000000000000000000000000000000000000
 101011 | 0000000000001000000000000000000000000000000000000000000000
 101100 | 0000000000010000000000000000000000000000000000000000000000
 101101 | 0000000000100000000000000000000000000000000000000000000000
 101110 | 0000000001000000000000000000000000000000000000000000000000
 101111 | 0000000010000000000000000000000000000000000000000000000000
 110000 | 0000000100000000000000000000000000000000000000000000000000
 110011 | 0000001000000000000000000000000000000000000000000000000000
 110100 | 0000010000000000000000000000000000000000000000000000000000
 110101 | 0000100000000000000000000000000000000000000000000000000000
 110110 | 0001000000000000000000000000000000000000000000000000000000
 111000 | 0010000000000000000000000000000000000000000000000000000000
 111001 | 0100000000000000000000000000000000000000000000000000000000
 110111 | 1000000000000000000000000000000000000000000000000000000000
 111010 | unreached
----------------------------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/FSM_1> on signal <state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00001000
 111   | 00010000
 100   | 00100000
 101   | 01000000
 110   | 10000000
-------------------
Optimizing FSM <MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/FSM_2> on signal <state[1:4]> with gray encoding.
-------------------------------
 State             | Encoding
-------------------------------
 ready             | 0000
 decide            | 0001
 addr_phase        | 0011
 addr_to_data_gap  | 0010
 addr_to_data_gap2 | 0111
 addr_to_data_gap3 | 0101
 data_phase        | 0100
 almost_ready      | 0110
 almost_ready2     | 1100
 almost_ready3     | 1101
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pll_Prog_AT/FSM_6> on signal <current_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mcbcontroller/FSM_3> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 1010  | 1010
 0001  | 0001
 0010  | 0010
 0011  | 0011
 1000  | 1000
 1001  | 1001
 1011  | 1011
 1100  | 1100
 1101  | 1101
 1110  | 1110
 1111  | 1111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <slowledclkdiv/FSM_4> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
WARNING:Xst:1293 - FF/Latch <DQS_DELAY_INITIAL_7> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_WRITE_DATA_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Mmult_n02661> of sequential type is unconnected in block <at_pll_prog>.
WARNING:Xst:2677 - Node <Mmult_n02811> of sequential type is unconnected in block <at_pll_prog>.
WARNING:Xst:2677 - Node <Mmult_n02961> of sequential type is unconnected in block <at_pll_prog>.
WARNING:Xst:2677 - Node <Mmult_n03111> of sequential type is unconnected in block <at_pll_prog>.
WARNING:Xst:2677 - Node <Mmult_n03261> of sequential type is unconnected in block <at_pll_prog>.
WARNING:Xst:2677 - Node <Mmult_n03411> of sequential type is unconnected in block <at_pll_prog>.
WARNING:Xst:2677 - Node <rom_addr_5> of sequential type is unconnected in block <at_pll_prog>.
WARNING:Xst:1710 - FF/Latch <cmdByteAddressRead_6> (without init value) has a constant value of 0 in block <at_mcbController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdByteAddressRead_5> (without init value) has a constant value of 0 in block <at_mcbController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdByteAddressRead_4> (without init value) has a constant value of 0 in block <at_mcbController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdByteAddressRead_3> (without init value) has a constant value of 0 in block <at_mcbController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdByteAddressRead_2> (without init value) has a constant value of 0 in block <at_mcbController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdByteAddressRead_1> (without init value) has a constant value of 0 in block <at_mcbController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdByteAddressRead_0> (without init value) has a constant value of 0 in block <at_mcbController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdByteAddressWrite_6> (without init value) has a constant value of 0 in block <at_mcbController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdByteAddressWrite_5> (without init value) has a constant value of 0 in block <at_mcbController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdByteAddressWrite_4> (without init value) has a constant value of 0 in block <at_mcbController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdByteAddressWrite_3> (without init value) has a constant value of 0 in block <at_mcbController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdByteAddressWrite_2> (without init value) has a constant value of 0 in block <at_mcbController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdByteAddressWrite_1> (without init value) has a constant value of 0 in block <at_mcbController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdByteAddressWrite_0> (without init value) has a constant value of 0 in block <at_mcbController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p0_cmd_byte_addr_6> (without init value) has a constant value of 0 in block <at_mcbController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p0_cmd_byte_addr_5> (without init value) has a constant value of 0 in block <at_mcbController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p0_cmd_byte_addr_4> (without init value) has a constant value of 0 in block <at_mcbController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p0_cmd_byte_addr_3> (without init value) has a constant value of 0 in block <at_mcbController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p0_cmd_byte_addr_2> (without init value) has a constant value of 0 in block <at_mcbController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p0_cmd_byte_addr_1> (without init value) has a constant value of 0 in block <at_mcbController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p0_cmd_byte_addr_0> (without init value) has a constant value of 0 in block <at_mcbController>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance U_BUFG_CLK1 in unit memc3_infrastructure of type BUFGCE has been replaced by BUFGMUX
INFO:Xst:2261 - The FF/Latch <MCB_UIADDR_int_2> in Unit <mcb_soft_calibration> is equivalent to the following 2 FFs/Latches, which will be removed : <MCB_UIADDR_int_3> <MCB_UIADDR_int_4> 
WARNING:Xst:2677 - Node <FSM_SPADProbe/READ_EN> of sequential type is unconnected in block <NeuroSPADProbe_OBIS>.

Optimizing unit <NeuroSPADProbe_OBIS> ...
WARNING:Xst:1710 - FF/Latch <FSM_SPADProbe/dataInCounter_3> (without init value) has a constant value of 0 in block <NeuroSPADProbe_OBIS>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <okHost> ...

Optimizing unit <mcb_soft_calibration_top> ...

Optimizing unit <mcb_soft_calibration> ...

Optimizing unit <iodrp_controller> ...

Optimizing unit <iodrp_mcb_controller> ...

Optimizing unit <memc3_infrastructure> ...

Optimizing unit <at_pll_prog> ...

Optimizing unit <div_32u_9u> ...

Optimizing unit <at_mcbController> ...

Optimizing unit <clkdivcounter_v1> ...
WARNING:Xst:1710 - FF/Latch <MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_7> (without init value) has a constant value of 0 in block <NeuroSPADProbe_OBIS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_7> (without init value) has a constant value of 0 in block <NeuroSPADProbe_OBIS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_7> of sequential type is unconnected in block <NeuroSPADProbe_OBIS>.
WARNING:Xst:2677 - Node <MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_6> of sequential type is unconnected in block <NeuroSPADProbe_OBIS>.
WARNING:Xst:2677 - Node <MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_5> of sequential type is unconnected in block <NeuroSPADProbe_OBIS>.
WARNING:Xst:2677 - Node <MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_4> of sequential type is unconnected in block <NeuroSPADProbe_OBIS>.
WARNING:Xst:2677 - Node <MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_3> of sequential type is unconnected in block <NeuroSPADProbe_OBIS>.
WARNING:Xst:2677 - Node <MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_2> of sequential type is unconnected in block <NeuroSPADProbe_OBIS>.
WARNING:Xst:2677 - Node <MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_1> of sequential type is unconnected in block <NeuroSPADProbe_OBIS>.
WARNING:Xst:2677 - Node <MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_0> of sequential type is unconnected in block <NeuroSPADProbe_OBIS>.
WARNING:Xst:2677 - Node <pll_Prog_AT/SRDY> of sequential type is unconnected in block <NeuroSPADProbe_OBIS>.
WARNING:Xst:2677 - Node <mcbcontroller/cmdByteAddressRead_29> of sequential type is unconnected in block <NeuroSPADProbe_OBIS>.
WARNING:Xst:2677 - Node <mcbcontroller/cmdByteAddressRead_28> of sequential type is unconnected in block <NeuroSPADProbe_OBIS>.
WARNING:Xst:2677 - Node <mcbcontroller/cmdByteAddressRead_27> of sequential type is unconnected in block <NeuroSPADProbe_OBIS>.
WARNING:Xst:2677 - Node <mcbcontroller/cmdByteAddressWrite_29> of sequential type is unconnected in block <NeuroSPADProbe_OBIS>.
WARNING:Xst:2677 - Node <mcbcontroller/cmdByteAddressWrite_28> of sequential type is unconnected in block <NeuroSPADProbe_OBIS>.
WARNING:Xst:2677 - Node <mcbcontroller/cmdByteAddressWrite_27> of sequential type is unconnected in block <NeuroSPADProbe_OBIS>.
WARNING:Xst:2677 - Node <mcbcontroller/p0_cmd_byte_addr_29> of sequential type is unconnected in block <NeuroSPADProbe_OBIS>.
WARNING:Xst:2677 - Node <mcbcontroller/p0_cmd_byte_addr_28> of sequential type is unconnected in block <NeuroSPADProbe_OBIS>.
WARNING:Xst:2677 - Node <mcbcontroller/p0_cmd_byte_addr_27> of sequential type is unconnected in block <NeuroSPADProbe_OBIS>.
WARNING:Xst:1293 - FF/Latch <MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9> has a constant value of 0 in block <NeuroSPADProbe_OBIS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8> has a constant value of 0 in block <NeuroSPADProbe_OBIS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7> has a constant value of 0 in block <NeuroSPADProbe_OBIS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6> has a constant value of 0 in block <NeuroSPADProbe_OBIS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5> has a constant value of 0 in block <NeuroSPADProbe_OBIS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mcbcontroller/memoryCount_6> (without init value) has a constant value of 0 in block <NeuroSPADProbe_OBIS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mcbcontroller/memoryCount_5> (without init value) has a constant value of 0 in block <NeuroSPADProbe_OBIS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mcbcontroller/memoryCount_4> (without init value) has a constant value of 0 in block <NeuroSPADProbe_OBIS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mcbcontroller/memoryCount_3> (without init value) has a constant value of 0 in block <NeuroSPADProbe_OBIS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mcbcontroller/memoryCount_2> (without init value) has a constant value of 0 in block <NeuroSPADProbe_OBIS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mcbcontroller/memoryCount_1> (without init value) has a constant value of 0 in block <NeuroSPADProbe_OBIS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mcbcontroller/memoryCount_0> (without init value) has a constant value of 0 in block <NeuroSPADProbe_OBIS>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block NeuroSPADProbe_OBIS, actual ratio is 90.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <okPipeOut_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <okPipeOut_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <okPipeOut_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <okPipeOut_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <FIFOa_ledmask> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <FIFOa_ledmask> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <FIFOa_ledmask> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FIFOa_ledmask> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <FIFO_i> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FIFO_i> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <FIFO_i> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <FIFO_i> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <FIFOb_ledmask> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <FIFOb_ledmask> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <FIFOb_ledmask> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FIFOb_ledmask> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <FIFOc_ledmask> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FIFOc_ledmask> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <FIFOc_ledmask> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <core0/a0/pc0/sync_interrupt_flop> in Unit <okHI/core0> is equivalent to the following FF/Latch : <core0/a0/pc0/sync_sleep_flop> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <okPipeOut_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <okPipeOut_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <okPipeOut_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <okPipeOut_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <FIFOa_ledmask> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <FIFOa_ledmask> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <FIFOa_ledmask> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FIFOa_ledmask> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <FIFO_i> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FIFO_i> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <FIFO_i> is equivalent to the following 3 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <FIFO_i> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <FIFOb_ledmask> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <FIFOb_ledmask> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <FIFOb_ledmask> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FIFOb_ledmask> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <FIFOc_ledmask> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FIFOc_ledmask> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <FIFOc_ledmask> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <core0/a0/pc0/sync_interrupt_flop> in Unit <okHI/core0> is equivalent to the following FF/Latch : <core0/a0/pc0/sync_sleep_flop> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1042
 Flip-Flops                                            : 1042

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : NeuroSPADProbe_OBIS.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 37722
#      GND                         : 36
#      INV                         : 567
#      LUT1                        : 547
#      LUT2                        : 1473
#      LUT3                        : 5061
#      LUT4                        : 1681
#      LUT5                        : 8084
#      LUT6                        : 4597
#      LUT6_2                      : 50
#      MULT_AND                    : 7
#      MUXCY                       : 8268
#      MUXF7                       : 48
#      VCC                         : 5
#      XORCY                       : 7298
# FlipFlops/Latches                : 4806
#      FD                          : 199
#      FDC                         : 865
#      FDCE                        : 429
#      FDE                         : 600
#      FDP                         : 130
#      FDPE                        : 16
#      FDR                         : 189
#      FDRE                        : 2365
#      FDS                         : 4
#      FDSE                        : 5
#      ODDR2                       : 4
# RAMS                             : 115
#      RAM128X1S                   : 8
#      RAM32M                      : 4
#      RAM64M                      : 2
#      RAM64X1D                    : 2
#      RAMB16BWER                  : 68
#      RAMB8BWER                   : 31
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 6
#      BUFG                        : 5
#      BUFGMUX                     : 1
# IO Buffers                       : 121
#      BUFIO2                      : 1
#      IBUF                        : 10
#      IBUFG                       : 2
#      IBUFGDS                     : 1
#      IOBUF                       : 51
#      IOBUFDS                     : 2
#      OBUF                        : 30
#      OBUFT                       : 23
#      OBUFTDS                     : 1
# DCMs                             : 1
#      DCM_SP                      : 1
# DSPs                             : 18
#      DSP48A1                     : 18
# Others                           : 78
#      BUFIO2FB                    : 1
#      BUFPLL_MCB                  : 1
#      DNA_PORT                    : 1
#      IODRP2                      : 2
#      IODRP2_MCB                  : 22
#      MCB                         : 1
#      OSERDES2                    : 44
#      PLL_ADV                     : 2
#      PULLDOWN                    : 2
#      PULLUP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg484-2 


Slice Logic Utilization: 
 Number of Slice Registers:            4703  out of  54576     8%  
 Number of Slice LUTs:                22105  out of  27288    81%  
    Number used as Logic:             22060  out of  27288    80%  
    Number used as Memory:               45  out of   6408     0%  
       Number used as RAM:               44
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  25177
   Number with an unused Flip Flop:   20474  out of  25177    81%  
   Number with an unused LUT:          3072  out of  25177    12%  
   Number of fully used LUT-FF pairs:  1631  out of  25177     6%  
   Number of unique control sets:       248

IO Utilization: 
 Number of IOs:                         124
 Number of bonded IOBs:                 124  out of    316    39%  
    IOB Flip Flops/Latches:             103

Specific Feature Utilization:
 Number of Block RAM/FIFO:               84  out of    116    72%  
    Number using Block RAM only:         84
 Number of BUFG/BUFGCTRLs:                6  out of     16    37%  
 Number of DSP48A1s:                     18  out of     58    31%  
 Number of PLL_ADVs:                      2  out of      4    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                      | Load  |
-----------------------------------+------------------------------------------------------------+-------+
LASER_IN                           | PLL_ADV:CLKOUT0                                            | 36    |
slowledclkdiv/clkout               | BUFG                                                       | 4     |
sys_clkp                           | PLL_ADV:CLKOUT2                                            | 1221  |
sys_clkp                           | PLL_ADV:CLKOUT3                                            | 315   |
okUH<0>                            | DCM_SP:CLK0                                                | 3373  |
okHI/core0/okHE<41>                | NONE(okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom)| 1     |
-----------------------------------+------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 180.703ns (Maximum Frequency: 5.534MHz)
   Minimum input arrival time before clock: 6.602ns
   Maximum output required time after clock: 12.107ns
   Maximum combinational path delay: 3.684ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'LASER_IN'
  Clock period: 2.776ns (frequency: 360.295MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               2.776ns (Levels of Logic = 33)
  Source:            FSM_SPADProbe/periods_cnt_0 (FF)
  Destination:       FSM_SPADProbe/periods_cnt_31 (FF)
  Source Clock:      LASER_IN falling
  Destination Clock: LASER_IN falling

  Data Path: FSM_SPADProbe/periods_cnt_0 to FSM_SPADProbe/periods_cnt_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.525   0.803  FSM_SPADProbe/periods_cnt_0 (FSM_SPADProbe/periods_cnt_0)
     INV:I->O              1   0.255   0.000  FSM_SPADProbe/Mcount_periods_cnt_lut<0>_INV_0 (FSM_SPADProbe/Mcount_periods_cnt_lut<0>)
     MUXCY:S->O            1   0.215   0.000  FSM_SPADProbe/Mcount_periods_cnt_cy<0> (FSM_SPADProbe/Mcount_periods_cnt_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  FSM_SPADProbe/Mcount_periods_cnt_cy<1> (FSM_SPADProbe/Mcount_periods_cnt_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  FSM_SPADProbe/Mcount_periods_cnt_cy<2> (FSM_SPADProbe/Mcount_periods_cnt_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  FSM_SPADProbe/Mcount_periods_cnt_cy<3> (FSM_SPADProbe/Mcount_periods_cnt_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  FSM_SPADProbe/Mcount_periods_cnt_cy<4> (FSM_SPADProbe/Mcount_periods_cnt_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  FSM_SPADProbe/Mcount_periods_cnt_cy<5> (FSM_SPADProbe/Mcount_periods_cnt_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  FSM_SPADProbe/Mcount_periods_cnt_cy<6> (FSM_SPADProbe/Mcount_periods_cnt_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  FSM_SPADProbe/Mcount_periods_cnt_cy<7> (FSM_SPADProbe/Mcount_periods_cnt_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  FSM_SPADProbe/Mcount_periods_cnt_cy<8> (FSM_SPADProbe/Mcount_periods_cnt_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  FSM_SPADProbe/Mcount_periods_cnt_cy<9> (FSM_SPADProbe/Mcount_periods_cnt_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  FSM_SPADProbe/Mcount_periods_cnt_cy<10> (FSM_SPADProbe/Mcount_periods_cnt_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  FSM_SPADProbe/Mcount_periods_cnt_cy<11> (FSM_SPADProbe/Mcount_periods_cnt_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  FSM_SPADProbe/Mcount_periods_cnt_cy<12> (FSM_SPADProbe/Mcount_periods_cnt_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  FSM_SPADProbe/Mcount_periods_cnt_cy<13> (FSM_SPADProbe/Mcount_periods_cnt_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  FSM_SPADProbe/Mcount_periods_cnt_cy<14> (FSM_SPADProbe/Mcount_periods_cnt_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  FSM_SPADProbe/Mcount_periods_cnt_cy<15> (FSM_SPADProbe/Mcount_periods_cnt_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  FSM_SPADProbe/Mcount_periods_cnt_cy<16> (FSM_SPADProbe/Mcount_periods_cnt_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  FSM_SPADProbe/Mcount_periods_cnt_cy<17> (FSM_SPADProbe/Mcount_periods_cnt_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  FSM_SPADProbe/Mcount_periods_cnt_cy<18> (FSM_SPADProbe/Mcount_periods_cnt_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  FSM_SPADProbe/Mcount_periods_cnt_cy<19> (FSM_SPADProbe/Mcount_periods_cnt_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  FSM_SPADProbe/Mcount_periods_cnt_cy<20> (FSM_SPADProbe/Mcount_periods_cnt_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  FSM_SPADProbe/Mcount_periods_cnt_cy<21> (FSM_SPADProbe/Mcount_periods_cnt_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  FSM_SPADProbe/Mcount_periods_cnt_cy<22> (FSM_SPADProbe/Mcount_periods_cnt_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  FSM_SPADProbe/Mcount_periods_cnt_cy<23> (FSM_SPADProbe/Mcount_periods_cnt_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  FSM_SPADProbe/Mcount_periods_cnt_cy<24> (FSM_SPADProbe/Mcount_periods_cnt_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  FSM_SPADProbe/Mcount_periods_cnt_cy<25> (FSM_SPADProbe/Mcount_periods_cnt_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  FSM_SPADProbe/Mcount_periods_cnt_cy<26> (FSM_SPADProbe/Mcount_periods_cnt_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  FSM_SPADProbe/Mcount_periods_cnt_cy<27> (FSM_SPADProbe/Mcount_periods_cnt_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  FSM_SPADProbe/Mcount_periods_cnt_cy<28> (FSM_SPADProbe/Mcount_periods_cnt_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  FSM_SPADProbe/Mcount_periods_cnt_cy<29> (FSM_SPADProbe/Mcount_periods_cnt_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  FSM_SPADProbe/Mcount_periods_cnt_cy<30> (FSM_SPADProbe/Mcount_periods_cnt_cy<30>)
     XORCY:CI->O           1   0.206   0.000  FSM_SPADProbe/Mcount_periods_cnt_xor<31> (FSM_SPADProbe/Result<31>)
     FDR:D                     0.074          FSM_SPADProbe/periods_cnt_31
    ----------------------------------------
    Total                      2.776ns (1.973ns logic, 0.803ns route)
                                       (71.1% logic, 28.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clkp'
  Clock period: 32.953ns (frequency: 30.346MHz)
  Total number of paths / destination ports: 43086 / 6390
-------------------------------------------------------------------------
Delay:               10.545ns (Levels of Logic = 7)
  Source:            MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50 (FF)
  Destination:       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7 (FF)
  Source Clock:      sys_clkp rising 3.1X
  Destination Clock: sys_clkp rising 3.1X

  Data Path: MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50 to MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.525   1.297  MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50 (MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50)
     LUT3:I0->O            1   0.235   0.682  MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211_SW0 (N50)
     LUT6:I5->O            2   0.254   0.834  MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211 (MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable211)
     LUT5:I3->O            1   0.250   0.682  MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21_SW0 (N79)
     LUT6:I5->O            2   0.254   1.002  MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21 (MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21)
     LUT4:I0->O            2   0.254   1.181  MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25 (MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2)
     LUT6:I0->O            9   0.254   1.204  MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3 (MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3)
     LUT3:I0->O            8   0.235   0.943  MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1 (MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable)
     FDRE:R                    0.459          MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1
    ----------------------------------------
    Total                     10.545ns (2.720ns logic, 7.825ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'okUH<0>'
  Clock period: 180.703ns (frequency: 5.534MHz)
  Total number of paths / destination ports: 160844602346118296393730062343367354417338922986819968477792621788397568 / 5871
-------------------------------------------------------------------------
Delay:               180.703ns (Levels of Logic = 208)
  Source:            wi14/ep_dataout_21 (FF)
  Destination:       pll_Prog_AT/rom_do_1 (FF)
  Source Clock:      okUH<0> rising +-24
  Destination Clock: okUH<0> rising +-24

  Data Path: wi14/ep_dataout_21 to pll_Prog_AT/rom_do_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           102   0.525   2.215  ep_dataout_21 (ep_dataout<21>)
     end scope: 'wi14:ep_dataout<21>'
     LUT1:I0->O            0   0.254   0.000  pll_Prog_AT/Madd_n0318_Madd_xor<21>_rt (pll_Prog_AT/Madd_n0318_Madd_xor<21>_rt)
     XORCY:LI->O         101   0.149   2.212  pll_Prog_AT/Madd_n0318_Madd_xor<21> (pll_Prog_AT/n0318<21>)
     LUT3:I2->O            1   0.254   0.681  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mmux_a[31]_a[31]_mux_1_OUT141 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/a[31]_GND_1556_o_MUX_4867_o_mand1)
     MUXCY:DI->O           1   0.181   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_b[10]_add_25_OUT_Madd_Madd_cy<23> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_b[10]_add_25_OUT_Madd_Madd_cy<23>)
     XORCY:CI->O           2   0.206   0.726  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_b[10]_add_25_OUT_Madd_Madd_xor<24> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/GND_1556_o_b[10]_add_25_OUT<24>)
     LUT6:I5->O            5   0.254   1.069  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mmux_a[31]_GND_1556_o_MUX_4926_o171 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_a[31]_b[10]_add_27_OUT_Madd_lut<24>)
     LUT3:I0->O           15   0.235   1.155  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0012_INV_2627_o1_SW0 (N301)
     LUT6:I5->O           24   0.254   1.380  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0012_INV_2627_o1 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0012_INV_2627_o)
     LUT6:I5->O            6   0.254   1.331  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0013_INV_2626_o1_SW0 (N317)
     LUT6:I0->O           38   0.254   1.620  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0013_INV_2626_o1 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0013_INV_2626_o)
     LUT5:I4->O            2   0.254   1.156  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mmux_a[31]_a[31]_MUX_4990_o171 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_a[31]_GND_1556_o_add_31_OUT_Madd_lut<24>)
     LUT5:I0->O           11   0.254   1.039  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0014_INV_2625_o1_SW0 (N333)
     LUT6:I5->O           35   0.254   1.570  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0014_INV_2625_o1 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0014_INV_2625_o)
     LUT5:I4->O            2   0.254   1.156  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mmux_a[31]_a[31]_MUX_5022_o171 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_a[31]_GND_1556_o_add_33_OUT_Madd_lut<24>)
     LUT6:I1->O           21   0.254   1.310  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0015_INV_2624_o11 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0015_INV_2624_o1)
     LUT6:I5->O           12   0.254   1.069  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0015_INV_2624_o12 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0015_INV_2624_o)
     LUT5:I4->O            4   0.254   1.234  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mmux_a[31]_a[31]_MUX_5054_o171 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_a[31]_GND_1556_o_add_35_OUT_Madd_lut<24>)
     LUT6:I1->O           40   0.254   1.654  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0016_INV_2623_o12 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0016_INV_2623_o11)
     LUT3:I2->O           12   0.254   1.069  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0016_INV_2623_o13 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0016_INV_2623_o)
     LUT6:I5->O           25   0.254   1.511  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0017_INV_2622_o11 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0017_INV_2622_o1)
     LUT3:I1->O           10   0.250   1.008  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0017_INV_2622_o13 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0017_INV_2622_o2)
     LUT6:I5->O            3   0.254   1.196  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mmux_a[31]_a[31]_MUX_5118_o1131 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_a[31]_GND_1556_o_add_39_OUT_Madd_lut<18>)
     LUT6:I1->O           37   0.254   1.604  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0018_INV_2621_o21 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0018_INV_2621_o2)
     LUT6:I5->O            6   0.254   1.306  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mmux_a[31]_a[31]_MUX_5150_o1101 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_a[31]_GND_1556_o_add_41_OUT_Madd_lut<21>)
     LUT6:I1->O            8   0.254   1.052  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0019_INV_2620_o21 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0019_INV_2620_o2)
     LUT5:I3->O           58   0.250   1.883  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0019_INV_2620_o23 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0019_INV_2620_o)
     LUT3:I2->O            4   0.254   1.032  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mmux_a[31]_a[31]_MUX_5182_o121 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/a[31]_a[31]_MUX_5184_o)
     LUT6:I3->O           33   0.235   1.537  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0020_INV_2619_o23 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0020_INV_2619_o)
     LUT5:I4->O           42   0.254   1.686  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mmux_a[31]_a[31]_MUX_5214_o1101 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_a[31]_GND_1556_o_add_45_OUT_Madd_lut<21>)
     MUXCY:DI->O           1   0.181   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_a[31]_GND_1556_o_add_45_OUT_Madd_cy<21> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_a[31]_GND_1556_o_add_45_OUT_Madd_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_a[31]_GND_1556_o_add_45_OUT_Madd_cy<22> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_a[31]_GND_1556_o_add_45_OUT_Madd_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_a[31]_GND_1556_o_add_45_OUT_Madd_cy<23> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_a[31]_GND_1556_o_add_45_OUT_Madd_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_a[31]_GND_1556_o_add_45_OUT_Madd_cy<24> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_a[31]_GND_1556_o_add_45_OUT_Madd_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_a[31]_GND_1556_o_add_45_OUT_Madd_cy<25> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_a[31]_GND_1556_o_add_45_OUT_Madd_cy<25>)
     XORCY:CI->O           2   0.206   0.726  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_a[31]_GND_1556_o_add_45_OUT_Madd_xor<26> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/a[31]_GND_1556_o_add_45_OUT<26>)
     LUT6:I5->O            6   0.254   1.306  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mmux_a[31]_a[31]_MUX_5246_o151 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/a[31]_a[31]_MUX_5251_o)
     LUT6:I1->O           37   0.254   1.712  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0022_INV_2617_o22 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0022_INV_2617_o21)
     LUT6:I4->O            1   0.250   1.137  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mmux_a[31]_a[31]_MUX_5278_o1131 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_a[31]_GND_1556_o_add_49_OUT_Madd_lut<18>)
     LUT6:I0->O            3   0.254   0.766  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0023_INV_2616_o21 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0023_INV_2616_o2)
     LUT6:I5->O           40   0.254   1.654  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0023_INV_2616_o24 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0023_INV_2616_o3)
     LUT6:I5->O            5   0.254   0.841  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mmux_a[31]_a[31]_MUX_5310_o122 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/a[31]_a[31]_MUX_5312_o)
     LUT6:I5->O            6   0.254   0.876  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0024_INV_2615_o33 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0024_INV_2615_o32)
     LUT5:I4->O           67   0.254   1.953  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0024_INV_2615_o34 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/BUS_0024_INV_2615_o)
     LUT5:I4->O            3   0.254   0.765  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mmux_a[31]_a[31]_MUX_5342_o122 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/a[31]_a[31]_MUX_5342_o)
     MUXCY:DI->O          85   0.393   2.093  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0025_INV_2614_o_cy<4> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0025_INV_2614_o_cy<4>)
     LUT5:I4->O            4   0.254   1.234  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mmux_a[31]_a[31]_MUX_5374_o1171 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_a[31]_GND_1556_o_add_55_OUT_Madd_lut<14>)
     LUT5:I0->O            1   0.254   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0026_INV_2613_o_lut<0> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0026_INV_2613_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0026_INV_2613_o_cy<0> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0026_INV_2613_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0026_INV_2613_o_cy<1> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0026_INV_2613_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0026_INV_2613_o_cy<2> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0026_INV_2613_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0026_INV_2613_o_cy<3> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0026_INV_2613_o_cy<3>)
     MUXCY:CI->O          72   0.235   1.992  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0026_INV_2613_o_cy<4> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0026_INV_2613_o_cy<4>)
     LUT5:I4->O            5   0.254   1.271  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mmux_a[31]_a[31]_MUX_5406_o1121 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/a[31]_a[31]_MUX_5418_o)
     LUT5:I0->O            1   0.254   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0027_INV_2612_o_lut<2> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0027_INV_2612_o_lut<2>)
     MUXCY:S->O            1   0.215   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0027_INV_2612_o_cy<2> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0027_INV_2612_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0027_INV_2612_o_cy<3> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0027_INV_2612_o_cy<3>)
     MUXCY:CI->O          92   0.235   2.147  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0027_INV_2612_o_cy<4> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0027_INV_2612_o_cy<4>)
     LUT3:I2->O            3   0.254   1.196  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mmux_a[31]_a[31]_MUX_5438_o1161 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/a[31]_a[31]_MUX_5454_o)
     LUT5:I0->O            1   0.254   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0028_INV_2611_o_lut<1> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0028_INV_2611_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0028_INV_2611_o_cy<1> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0028_INV_2611_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0028_INV_2611_o_cy<2> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0028_INV_2611_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0028_INV_2611_o_cy<3> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0028_INV_2611_o_cy<3>)
     MUXCY:CI->O          82   0.235   2.069  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0028_INV_2611_o_cy<4> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0028_INV_2611_o_cy<4>)
     LUT5:I4->O            5   0.254   1.271  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mmux_a[31]_a[31]_MUX_5470_o1141 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/a[31]_a[31]_MUX_5484_o)
     LUT5:I0->O            1   0.254   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0029_INV_2610_o_lut<2> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0029_INV_2610_o_lut<2>)
     MUXCY:S->O            1   0.215   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0029_INV_2610_o_cy<2> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0029_INV_2610_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0029_INV_2610_o_cy<3> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0029_INV_2610_o_cy<3>)
     MUXCY:CI->O         101   0.235   2.212  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0029_INV_2610_o_cy<4> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0029_INV_2610_o_cy<4>)
     LUT3:I2->O            4   0.254   1.234  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mmux_a[31]_a[31]_MUX_5502_o1181 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/a[31]_a[31]_MUX_5520_o)
     LUT5:I0->O            1   0.254   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0030_INV_2609_o_lut<1> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0030_INV_2609_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0030_INV_2609_o_cy<1> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0030_INV_2609_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0030_INV_2609_o_cy<2> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0030_INV_2609_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0030_INV_2609_o_cy<3> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0030_INV_2609_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0030_INV_2609_o_cy<4> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0030_INV_2609_o_cy<4>)
     MUXCY:CI->O         105   0.235   2.224  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0030_INV_2609_o_cy<5> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0030_INV_2609_o_cy<5>)
     LUT3:I2->O            3   0.254   1.196  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mmux_n270941 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/n2709<12>)
     LUT5:I0->O            1   0.254   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0031_INV_2608_o_lut<1> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0031_INV_2608_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0031_INV_2608_o_cy<1> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0031_INV_2608_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0031_INV_2608_o_cy<2> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0031_INV_2608_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0031_INV_2608_o_cy<3> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0031_INV_2608_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0031_INV_2608_o_cy<4> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0031_INV_2608_o_cy<4>)
     MUXCY:CI->O          83   0.235   2.077  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0031_INV_2608_o_cy<5> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0031_INV_2608_o_cy<5>)
     LUT3:I2->O            2   0.254   1.156  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mmux_n271333 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/n2713<11>)
     LUT5:I0->O            1   0.254   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0032_INV_2607_o_lut<1> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0032_INV_2607_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0032_INV_2607_o_cy<1> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0032_INV_2607_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0032_INV_2607_o_cy<2> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0032_INV_2607_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0032_INV_2607_o_cy<3> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0032_INV_2607_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0032_INV_2607_o_cy<4> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0032_INV_2607_o_cy<4>)
     MUXCY:CI->O          30   0.235   1.487  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0032_INV_2607_o_cy<5> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0032_INV_2607_o_cy<5>)
     LUT5:I4->O            2   0.254   1.156  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mmux_n258323 (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/n2583<10>)
     LUT5:I0->O            1   0.254   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0033_INV_2606_o_lut<1> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0033_INV_2606_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0033_INV_2606_o_cy<1> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0033_INV_2606_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0033_INV_2606_o_cy<2> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0033_INV_2606_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0033_INV_2606_o_cy<3> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0033_INV_2606_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0033_INV_2606_o_cy<4> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0033_INV_2606_o_cy<4>)
     MUXCY:CI->O           2   0.235   0.726  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0033_INV_2606_o_cy<5> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Mcompar_BUS_0033_INV_2606_o_cy<5>)
     LUT1:I0->O            1   0.254   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<0>_rt (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<0>_rt)
     MUXCY:S->O            1   0.215   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<0> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<1> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<2> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<3> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<4> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<5> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<6> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<7> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<8> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<9> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<10> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<11> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<12> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<13> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<14> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<15> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_cy<15>)
     XORCY:CI->O           1   0.206   0.682  pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/Madd_GND_1556_o_BUS_0001_add_70_OUT[32:0]_xor<16> (pll_Prog_AT/CLKOUT3_PHASE[31]_GND_1553_o_div_88/GND_1556_o_BUS_0001_add_70_OUT[32:0]<16>)
     LUT6:I5->O            1   0.254   0.000  pll_Prog_AT/Mmux_CLKOUT3_PHASE[21]_CLKOUT3_PHASE[31]_mux_90_OUT8_G (N1923)
     MUXF7:I1->O           1   0.175   0.681  pll_Prog_AT/Mmux_CLKOUT3_PHASE[21]_CLKOUT3_PHASE[31]_mux_90_OUT8 (pll_Prog_AT/CLKOUT3_PHASE[21]_CLKOUT3_PHASE[31]_mux_90_OUT<16>)
     DSP48A1:A16->P47     18   5.220   1.234  pll_Prog_AT/Mmult_n0322 (pll_Prog_AT/Mmult_n0322_P47_to_Mmult_n03221)
     DSP48A1:C30->P9       7   3.141   1.186  pll_Prog_AT/Mmult_n03221 (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Madd_a[31]_b[8]_add_19_OUT_Madd_lut<26>)
     LUT4:I0->O            0   0.254   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<23>_lutdi1 (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<23>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<23>_cy<1> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<23>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<23>_cy<2> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<23>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<23>_cy<3> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<23>_cy<3>)
     MUXCY:CI->O          38   0.235   1.620  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<23>_cy<4> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/o<23>)
     LUT3:I2->O            4   0.254   1.080  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mmux_a[0]_a[31]_MUX_6059_o1171 (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Madd_a[31]_GND_1559_o_add_21_OUT_Madd_lut<25>)
     LUT4:I0->O            0   0.254   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<22>_lutdi1 (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<22>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<22>_cy<1> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<22>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<22>_cy<2> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<22>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<22>_cy<3> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<22>_cy<3>)
     MUXCY:CI->O          36   0.235   1.587  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<22>_cy<4> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/o<22>)
     LUT5:I4->O            6   0.254   1.152  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mmux_a[0]_a[31]_MUX_6091_o1161 (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Madd_a[31]_GND_1559_o_add_23_OUT_Madd_lut<24>)
     LUT4:I0->O            0   0.254   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<21>_lutdi1 (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<21>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<21>_cy<1> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<21>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<21>_cy<2> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<21>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<21>_cy<3> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<21>_cy<3>)
     MUXCY:CI->O          39   0.235   1.637  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<21>_cy<4> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/o<21>)
     LUT3:I2->O            4   0.254   1.234  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mmux_a[0]_a[31]_MUX_6123_o1211 (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/a[29]_a[31]_MUX_6094_o)
     LUT5:I0->O            1   0.254   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<20>_lut<4> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<20>_lut<4>)
     MUXCY:S->O           45   0.427   1.737  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<20>_cy<4> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/o<20>)
     LUT3:I2->O            3   0.254   1.196  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mmux_a[0]_a[31]_MUX_6155_o1201 (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/a[28]_a[31]_MUX_6127_o)
     LUT5:I0->O            1   0.254   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<19>_lut<4> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<19>_lut<4>)
     MUXCY:S->O            1   0.215   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<19>_cy<4> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<19>_cy<4>)
     MUXCY:CI->O          44   0.235   1.721  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<19>_cy<5> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/o<19>)
     LUT3:I2->O            4   0.254   1.234  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mmux_a[0]_a[31]_MUX_6187_o1191 (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/a[27]_a[31]_MUX_6160_o)
     LUT5:I0->O            1   0.254   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<18>_lut<4> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<18>_lut<4>)
     MUXCY:S->O            1   0.215   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<18>_cy<4> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<18>_cy<4>)
     MUXCY:CI->O          52   0.235   1.837  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<18>_cy<5> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/o<18>)
     LUT3:I2->O            3   0.254   1.196  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mmux_a[0]_a[31]_MUX_6219_o1181 (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/a[26]_a[31]_MUX_6193_o)
     LUT5:I0->O            1   0.254   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<17>_lut<4> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<17>_lut<4>)
     MUXCY:S->O            1   0.215   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<17>_cy<4> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<17>_cy<4>)
     MUXCY:CI->O          50   0.235   1.821  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<17>_cy<5> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/o<17>)
     LUT3:I2->O            4   0.254   1.234  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mmux_a[0]_a[31]_MUX_6251_o1171 (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/a[25]_a[31]_MUX_6226_o)
     LUT5:I0->O            1   0.254   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<16>_lut<4> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<16>_lut<4>)
     MUXCY:S->O            1   0.215   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<16>_cy<4> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<16>_cy<4>)
     MUXCY:CI->O          61   0.235   1.906  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<16>_cy<5> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/o<16>)
     LUT3:I2->O            3   0.254   1.196  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mmux_a[0]_a[31]_MUX_6283_o1161 (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/a[24]_a[31]_MUX_6259_o)
     LUT5:I0->O            1   0.254   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<15>_lut<4> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<15>_lut<4>)
     MUXCY:S->O            1   0.215   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<15>_cy<4> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<15>_cy<4>)
     MUXCY:CI->O          59   0.235   1.891  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<15>_cy<5> (pll_Prog_AT/n0451<15>)
     LUT5:I4->O            5   0.254   1.271  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mmux_a[0]_a[31]_MUX_6315_o1181 (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/a[26]_a[31]_MUX_6289_o)
     LUT5:I0->O            1   0.254   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<14>_lut<5> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<14>_lut<5>)
     MUXCY:S->O            1   0.215   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<14>_cy<5> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<14>_cy<5>)
     MUXCY:CI->O          70   0.235   1.976  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<14>_cy<6> (pll_Prog_AT/n0451<14>)
     LUT3:I2->O            3   0.254   1.196  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mmux_a[0]_a[31]_MUX_6347_o1141 (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/a[22]_a[31]_MUX_6325_o)
     LUT5:I0->O            1   0.254   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<13>_lut<4> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<13>_lut<4>)
     MUXCY:S->O            1   0.215   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<13>_cy<4> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<13>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<13>_cy<5> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<13>_cy<5>)
     MUXCY:CI->O          64   0.235   1.930  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<13>_cy<6> (pll_Prog_AT/n0451<13>)
     LUT5:I4->O            5   0.254   1.271  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mmux_a[0]_a[31]_MUX_6379_o1161 (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/a[24]_a[31]_MUX_6355_o)
     LUT5:I0->O            1   0.254   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<12>_lut<5> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<12>_lut<5>)
     MUXCY:S->O            1   0.215   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<12>_cy<5> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<12>_cy<5>)
     MUXCY:CI->O          78   0.235   2.038  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<12>_cy<6> (pll_Prog_AT/n0451<12>)
     LUT3:I2->O            3   0.254   1.196  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mmux_a[0]_a[31]_MUX_6411_o1121 (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/a[20]_a[31]_MUX_6391_o)
     LUT5:I0->O            1   0.254   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<11>_lut<4> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<11>_lut<4>)
     MUXCY:S->O            1   0.215   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<11>_cy<4> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<11>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<11>_cy<5> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<11>_cy<5>)
     MUXCY:CI->O          71   0.235   1.984  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<11>_cy<6> (pll_Prog_AT/n0451<11>)
     LUT5:I4->O            5   0.254   1.271  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mmux_a[0]_a[31]_MUX_6443_o1141 (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/a[22]_a[31]_MUX_6421_o)
     LUT5:I0->O            1   0.254   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<10>_lut<5> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<10>_lut<5>)
     MUXCY:S->O            1   0.215   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<10>_cy<5> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<10>_cy<5>)
     MUXCY:CI->O          87   0.235   2.108  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<10>_cy<6> (pll_Prog_AT/n0451<10>)
     LUT3:I2->O            4   0.254   1.234  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mmux_a[0]_a[31]_MUX_6475_o191 (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/a[18]_a[31]_MUX_6457_o)
     LUT5:I0->O            1   0.254   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<9>_lut<4> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<9>_lut<4>)
     MUXCY:S->O            1   0.215   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<9>_cy<4> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<9>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<9>_cy<5> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<9>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<9>_cy<6> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<9>_cy<6>)
     MUXCY:CI->O          90   0.235   2.131  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<9>_cy<7> (pll_Prog_AT/n0451<9>)
     LUT3:I2->O            3   0.254   1.196  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mmux_a[0]_a[31]_MUX_6507_o181 (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/a[17]_a[31]_MUX_6490_o)
     LUT5:I0->O            1   0.254   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<8>_lut<4> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<8>_lut<4>)
     MUXCY:S->O            1   0.215   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<8>_cy<4> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<8>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<8>_cy<5> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<8>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<8>_cy<6> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<8>_cy<6>)
     MUXCY:CI->O          76   0.235   2.023  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<8>_cy<7> (pll_Prog_AT/n0451<8>)
     LUT3:I2->O            2   0.254   1.156  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mmux_a[0]_a[31]_MUX_6539_o171 (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/a[16]_a[31]_MUX_6523_o)
     LUT5:I0->O            1   0.254   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<7>_lut<4> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<7>_lut<4>)
     MUXCY:S->O            1   0.215   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<7>_cy<4> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<7>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<7>_cy<5> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<7>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<7>_cy<6> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<7>_cy<6>)
     MUXCY:CI->O          28   0.235   1.453  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<7>_cy<7> (pll_Prog_AT/n0451<7>)
     LUT5:I4->O            2   0.254   1.156  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mmux_a[0]_a[31]_MUX_6571_o161 (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/a[15]_a[31]_MUX_6556_o)
     LUT5:I0->O            1   0.254   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<6>_lut<4> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<6>_lut<4>)
     MUXCY:S->O            1   0.215   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<6>_cy<4> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<6>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<6>_cy<5> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<6>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<6>_cy<6> (pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<6>_cy<6>)
     MUXCY:CI->O           9   0.235   0.976  pll_Prog_AT/CLKOUT3_PHASE[21]_PWR_351_o_div_92/Mcompar_o<6>_cy<7> (pll_Prog_AT/n0451<6>)
     LUT6:I5->O            1   0.254   0.682  pll_Prog_AT/rom_addr[4]_X_29_o_wide_mux_168_OUT<1>1 (pll_Prog_AT/rom_addr[4]_X_29_o_wide_mux_168_OUT<1>1)
     LUT6:I5->O            1   0.254   0.682  pll_Prog_AT/rom_addr[4]_X_29_o_wide_mux_168_OUT<1>2 (pll_Prog_AT/rom_addr[4]_X_29_o_wide_mux_168_OUT<1>4)
     LUT6:I5->O            1   0.254   0.000  pll_Prog_AT/rom_addr[4]_X_29_o_wide_mux_168_OUT<1>10 (pll_Prog_AT/rom_addr[4]_X_29_o_wide_mux_168_OUT<1>)
     FD:D                      0.074          pll_Prog_AT/rom_do_1
    ----------------------------------------
    Total                    180.703ns (46.772ns logic, 133.930ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'okHI/core0/okHE<41>'
  Clock period: 3.081ns (frequency: 324.570MHz)
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Delay:               3.081ns (Levels of Logic = 0)
  Source:            okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:       okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Source Clock:      okHI/core0/okHE<41> rising
  Destination Clock: okHI/core0/okHE<41> rising

  Data Path: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom to okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB15    1   2.100   0.681  core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (core0/a0/pm0/n0016<15>)
     RAMB16BWER:DIB15          0.300          core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    ----------------------------------------
    Total                      3.081ns (2.400ns logic, 0.681ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clkp'
  Total number of paths / destination ports: 309 / 292
-------------------------------------------------------------------------
Offset:              4.928ns (Levels of Logic = 2)
  Source:            MIG/memc3_infrastructure_inst/BUFPLL_MCB_INST:LOCK (PAD)
  Destination:       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination Clock: sys_clkp rising 3.1X

  Data Path: MIG/memc3_infrastructure_inst/BUFPLL_MCB_INST:LOCK to MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL_MCB:LOCK        8   0.000   1.172  MIG/memc3_infrastructure_inst/BUFPLL_MCB_INST (MIG/c3_pll_lock)
     LUT5:I2->O           76   0.235   2.131  MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1 (MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst)
     LUT2:I0->O            1   0.250   0.681  MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/non_violating_rst1 (MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/non_violating_rst)
     FDP:PRE                   0.459          MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    ----------------------------------------
    Total                      4.928ns (0.944ns logic, 3.984ns route)
                                       (19.2% logic, 80.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'okUH<0>'
  Total number of paths / destination ports: 90 / 66
-------------------------------------------------------------------------
Offset:              6.602ns (Levels of Logic = 6)
  Source:            okAA (PAD)
  Destination:       okHI/core0/core0/a0/c0/t_count_11 (FF)
  Destination Clock: okUH<0> rising +-24

  Data Path: okAA to okHI/core0/core0/a0/c0/t_count_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          27   1.328   1.436  okHI/tbuf (okHI/okHC<37>)
     begin scope: 'okHI/core0:okHC<37>'
     LUT3:I2->O            3   0.254   1.196  core0/a0/c0/Mmux_t_count[23]_GND_19_o_mux_23_OUT1011 (core0/a0/c0/Mmux_t_count[23]_GND_19_o_mux_23_OUT101)
     LUT5:I0->O            1   0.254   0.790  core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<11>22 (core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<11>22)
     LUT5:I3->O            3   0.250   0.766  core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<11>23 (core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<11>2)
     LUT5:I4->O            1   0.254   0.000  core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<9>1 (core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<9>)
     FDRE:D                    0.074          core0/a0/c0/t_count_9
    ----------------------------------------
    Total                      6.602ns (2.414ns logic, 4.188ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'okUH<0>'
  Total number of paths / destination ports: 119 / 86
-------------------------------------------------------------------------
Offset:              4.462ns (Levels of Logic = 3)
  Source:            wi00/ep_dataout_2 (FF)
  Destination:       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO:T (PAD)
  Source Clock:      okUH<0> rising +-24

  Data Path: wi00/ep_dataout_2 to MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO:T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.525   1.406  ep_dataout_2 (ep_dataout<2>)
     end scope: 'wi00:ep_dataout<2>'
     LUT5:I0->O           76   0.254   2.022  MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1 (MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst)
     INV:I->O              0   0.255   0.000  MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN1_INV_0 (MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN)
    IODRP2:ODATAIN             0.000          MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ
    ----------------------------------------
    Total                      4.462ns (1.034ns logic, 3.428ns route)
                                       (23.2% logic, 76.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clkp'
  Total number of paths / destination ports: 2054 / 250
-------------------------------------------------------------------------
Offset:              12.107ns (Levels of Logic = 6)
  Source:            FSM_SPADProbe/readfromADDR_1 (FF)
  Destination:       DIS_LED (PAD)
  Source Clock:      sys_clkp rising 1.6X

  Data Path: FSM_SPADProbe/readfromADDR_1 to DIS_LED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           262   0.525   2.887  FSM_SPADProbe/readfromADDR_1 (FSM_SPADProbe/readfromADDR_1)
     LUT6:I0->O            1   0.254   0.958  FSM_SPADProbe/Mmux_dis_led_2229 (FSM_SPADProbe/Mmux_dis_led_2229)
     LUT6:I2->O            1   0.254   0.958  FSM_SPADProbe/Mmux_dis_led_178 (FSM_SPADProbe/Mmux_dis_led_178)
     LUT6:I2->O            1   0.254   0.958  FSM_SPADProbe/Mmux_dis_led_122 (FSM_SPADProbe/Mmux_dis_led_122)
     LUT6:I2->O            1   0.254   0.958  FSM_SPADProbe/Mmux_dis_led_7 (FSM_SPADProbe/Mmux_dis_led_7)
     LUT6:I2->O            1   0.254   0.681  FSM_SPADProbe/readfromADDR<9>11 (DIS_LED_OBUF)
     OBUF:I->O                 2.912          DIS_LED_OBUF (DIS_LED)
    ----------------------------------------
    Total                     12.107ns (4.707ns logic, 7.400ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 764 / 715
-------------------------------------------------------------------------
Delay:               3.684ns (Levels of Logic = 2)
  Source:            MIG/memc3_infrastructure_inst/BUFPLL_MCB_INST:LOCK (PAD)
  Destination:       MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO:T (PAD)

  Data Path: MIG/memc3_infrastructure_inst/BUFPLL_MCB_INST:LOCK to MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO:T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL_MCB:LOCK        8   0.000   1.172  MIG/memc3_infrastructure_inst/BUFPLL_MCB_INST (MIG/c3_pll_lock)
     LUT5:I2->O           76   0.235   2.022  MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1 (MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst)
     INV:I->O              0   0.255   0.000  MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN1_INV_0 (MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN)
    IODRP2:ODATAIN             0.000          MIG/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ
    ----------------------------------------
    Total                      3.684ns (0.490ns logic, 3.194ns route)
                                       (13.3% logic, 86.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock LASER_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
LASER_IN       |         |         |    2.776|         |
okUH<0>        |    2.439|         |         |         |
sys_clkp       |    2.439|         |    4.919|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock okHI/core0/okHE<41>
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
okHI/core0/okHE<41>|    3.081|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock okUH<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
okUH<0>        |  180.703|         |         |         |
sys_clkp       |    5.190|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock slowledclkdiv/clkout
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
okUH<0>        |    2.270|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
LASER_IN       |         |    8.687|         |         |
okUH<0>        |    6.489|         |         |         |
sys_clkp       |   10.545|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 98.00 secs
Total CPU time to Xst completion: 96.77 secs
 
--> 


Total memory usage is 651960 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  429 (   0 filtered)
Number of infos    :  161 (   0 filtered)

