

================================================================
== Vitis HLS Report for 'ClefiaF0Xor_121'
================================================================
* Date:           Tue Dec  6 21:01:32 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.740 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    356|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|     660|    256|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     660|    612|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                 Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |clefia_s0_U  |ClefiaF0Xor_121_clefia_s0_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    |clefia_s1_U  |ClefiaF0Xor_121_clefia_s1_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +-------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                       |        2|  0|   0|    0|   512|   16|     2|         4096|
    +-------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln124_64_fu_201_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln124_65_fu_212_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln124_fu_227_p2        |         +|   0|  0|  14|           7|           1|
    |select_ln131_52_fu_287_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_53_fu_329_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_54_fu_371_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_55_fu_413_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_56_fu_503_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_57_fu_545_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_58_fu_587_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_fu_461_p3     |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln124_113_fu_615_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_114_fu_620_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_115_fu_441_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_116_fu_626_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_117_fu_630_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_118_fu_636_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_119_fu_641_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_120_fu_647_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_121_fu_651_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_122_fu_657_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_123_fu_663_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_124_fu_668_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_125_fu_672_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_126_fu_678_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_127_fu_684_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_128_fu_690_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_129_fu_695_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_130_fu_700_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_131_fu_705_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_38_fu_259_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_39_fu_237_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_40_fu_241_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_fu_255_p2        |       xor|   0|  0|   8|           8|           8|
    |xor_ln132_52_fu_281_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_53_fu_323_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_54_fu_365_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_55_fu_407_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_56_fu_497_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_57_fu_539_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_58_fu_581_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_fu_455_p2        |       xor|   0|  0|   8|           8|           4|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 356|         278|         287|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |p_read83_reg_799         |   8|   0|    8|          0|
    |p_read_1_reg_766         |   8|   0|    8|          0|
    |p_read_2_reg_771         |   8|   0|    8|          0|
    |p_read_3_reg_776         |   8|   0|    8|          0|
    |p_read_4_reg_781         |   8|   0|    8|          0|
    |p_read_5_reg_787         |   8|   0|    8|          0|
    |p_read_6_reg_793         |   8|   0|    8|          0|
    |p_read_reg_761           |   8|   0|    8|          0|
    |rk_load_16_reg_840       |   8|   0|    8|          0|
    |rk_load_17_reg_825       |   8|   0|    8|          0|
    |rk_load_18_reg_830       |   8|   0|    8|          0|
    |rk_load_reg_835          |   8|   0|    8|          0|
    |rk_offset_read_reg_755   |   7|   0|    7|          0|
    |x_assign_23_reg_875      |   8|   0|    8|          0|
    |x_assign_24_reg_881      |   8|   0|    8|          0|
    |xor_ln124_115_reg_887    |   8|   0|    8|          0|
    |z_17_reg_865             |   8|   0|    8|          0|
    |z_18_reg_870             |   8|   0|    8|          0|
    |p_read83_reg_799         |  64|  32|    8|          0|
    |p_read_1_reg_766         |  64|  32|    8|          0|
    |p_read_2_reg_771         |  64|  32|    8|          0|
    |p_read_3_reg_776         |  64|  32|    8|          0|
    |p_read_4_reg_781         |  64|  32|    8|          0|
    |p_read_5_reg_787         |  64|  32|    8|          0|
    |p_read_6_reg_793         |  64|  32|    8|          0|
    |p_read_reg_761           |  64|  32|    8|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 660| 256|  212|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------+-----+-----+------------+-----------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  ClefiaF0Xor.121|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  ClefiaF0Xor.121|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  ClefiaF0Xor.121|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  ClefiaF0Xor.121|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  ClefiaF0Xor.121|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  ClefiaF0Xor.121|  return value|
|ap_return_0  |  out|    8|  ap_ctrl_hs|  ClefiaF0Xor.121|  return value|
|ap_return_1  |  out|    8|  ap_ctrl_hs|  ClefiaF0Xor.121|  return value|
|ap_return_2  |  out|    8|  ap_ctrl_hs|  ClefiaF0Xor.121|  return value|
|ap_return_3  |  out|    8|  ap_ctrl_hs|  ClefiaF0Xor.121|  return value|
|ap_return_4  |  out|    8|  ap_ctrl_hs|  ClefiaF0Xor.121|  return value|
|ap_return_5  |  out|    8|  ap_ctrl_hs|  ClefiaF0Xor.121|  return value|
|ap_return_6  |  out|    8|  ap_ctrl_hs|  ClefiaF0Xor.121|  return value|
|ap_return_7  |  out|    8|  ap_ctrl_hs|  ClefiaF0Xor.121|  return value|
|p_read8      |   in|    8|     ap_none|          p_read8|        scalar|
|p_read23     |   in|    8|     ap_none|         p_read23|        scalar|
|p_read24     |   in|    8|     ap_none|         p_read24|        scalar|
|p_read25     |   in|    8|     ap_none|         p_read25|        scalar|
|p_read26     |   in|    8|     ap_none|         p_read26|        scalar|
|p_read27     |   in|    8|     ap_none|         p_read27|        scalar|
|p_read28     |   in|    8|     ap_none|         p_read28|        scalar|
|p_read29     |   in|    8|     ap_none|         p_read29|        scalar|
|rk_address0  |  out|    8|   ap_memory|               rk|         array|
|rk_ce0       |  out|    1|   ap_memory|               rk|         array|
|rk_q0        |   in|    8|   ap_memory|               rk|         array|
|rk_address1  |  out|    8|   ap_memory|               rk|         array|
|rk_ce1       |  out|    1|   ap_memory|               rk|         array|
|rk_q1        |   in|    8|   ap_memory|               rk|         array|
|rk_address2  |  out|    8|   ap_memory|               rk|         array|
|rk_ce2       |  out|    1|   ap_memory|               rk|         array|
|rk_q2        |   in|    8|   ap_memory|               rk|         array|
|rk_address3  |  out|    8|   ap_memory|               rk|         array|
|rk_ce3       |  out|    1|   ap_memory|               rk|         array|
|rk_q3        |   in|    8|   ap_memory|               rk|         array|
|rk_offset    |   in|    7|     ap_none|        rk_offset|        scalar|
+-------------+-----+-----+------------+-----------------+--------------+

