<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="MicroBlaze_Uart_Gpio_clk_wiz_1_0_synth_1" LaunchDir="D:/FPGA_Projects/MicroBlaze_Uart_Gpio/MicroBlaze_Uart_Gpio.runs/MicroBlaze_Uart_Gpio_clk_wiz_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="MicroBlaze_Uart_Gpio_reset_inv_0_0_synth_1" LaunchDir="D:/FPGA_Projects/MicroBlaze_Uart_Gpio/MicroBlaze_Uart_Gpio.runs/MicroBlaze_Uart_Gpio_reset_inv_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="MicroBlaze_Uart_Gpio_axi_gpio_0_0_synth_1" LaunchDir="D:/FPGA_Projects/MicroBlaze_Uart_Gpio/MicroBlaze_Uart_Gpio.runs/MicroBlaze_Uart_Gpio_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="MicroBlaze_Uart_Gpio_xbar_0_synth_1" LaunchDir="D:/FPGA_Projects/MicroBlaze_Uart_Gpio/MicroBlaze_Uart_Gpio.runs/MicroBlaze_Uart_Gpio_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="MicroBlaze_Uart_Gpio_ilmb_v10_0_synth_1" LaunchDir="D:/FPGA_Projects/MicroBlaze_Uart_Gpio/MicroBlaze_Uart_Gpio.runs/MicroBlaze_Uart_Gpio_ilmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="MicroBlaze_Uart_Gpio_axi_uartlite_0_1_synth_1" LaunchDir="D:/FPGA_Projects/MicroBlaze_Uart_Gpio/MicroBlaze_Uart_Gpio.runs/MicroBlaze_Uart_Gpio_axi_uartlite_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="MicroBlaze_Uart_Gpio_microblaze_0_axi_intc_0_synth_1" LaunchDir="D:/FPGA_Projects/MicroBlaze_Uart_Gpio/MicroBlaze_Uart_Gpio.runs/MicroBlaze_Uart_Gpio_microblaze_0_axi_intc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="MicroBlaze_Uart_Gpio_ilmb_bram_if_cntlr_0_synth_1" LaunchDir="D:/FPGA_Projects/MicroBlaze_Uart_Gpio/MicroBlaze_Uart_Gpio.runs/MicroBlaze_Uart_Gpio_ilmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="MicroBlaze_Uart_Gpio_lmb_bram_0_synth_1" LaunchDir="D:/FPGA_Projects/MicroBlaze_Uart_Gpio/MicroBlaze_Uart_Gpio.runs/MicroBlaze_Uart_Gpio_lmb_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="MicroBlaze_Uart_Gpio_mdm_1_0_synth_1" LaunchDir="D:/FPGA_Projects/MicroBlaze_Uart_Gpio/MicroBlaze_Uart_Gpio.runs/MicroBlaze_Uart_Gpio_mdm_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="MicroBlaze_Uart_Gpio_rst_clk_wiz_1_100M_0_synth_1" LaunchDir="D:/FPGA_Projects/MicroBlaze_Uart_Gpio/MicroBlaze_Uart_Gpio.runs/MicroBlaze_Uart_Gpio_rst_clk_wiz_1_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="MicroBlaze_Uart_Gpio_dlmb_v10_0_synth_1" LaunchDir="D:/FPGA_Projects/MicroBlaze_Uart_Gpio/MicroBlaze_Uart_Gpio.runs/MicroBlaze_Uart_Gpio_dlmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="MicroBlaze_Uart_Gpio_ilmb_v10_0_synth_1"/>
	</Run>
	<Run Id="MicroBlaze_Uart_Gpio_microblaze_0_0_synth_1" LaunchDir="D:/FPGA_Projects/MicroBlaze_Uart_Gpio/MicroBlaze_Uart_Gpio.runs/MicroBlaze_Uart_Gpio_microblaze_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="MicroBlaze_Uart_Gpio_dlmb_bram_if_cntlr_0_synth_1" LaunchDir="D:/FPGA_Projects/MicroBlaze_Uart_Gpio/MicroBlaze_Uart_Gpio.runs/MicroBlaze_Uart_Gpio_dlmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/FPGA_Projects/MicroBlaze_Uart_Gpio/MicroBlaze_Uart_Gpio.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="MicroBlaze_Uart_Gpio_clk_wiz_1_0_synth_1"/>
		<Parent Id="MicroBlaze_Uart_Gpio_reset_inv_0_0_synth_1"/>
		<Parent Id="MicroBlaze_Uart_Gpio_axi_gpio_0_0_synth_1"/>
		<Parent Id="MicroBlaze_Uart_Gpio_xbar_0_synth_1"/>
		<Parent Id="MicroBlaze_Uart_Gpio_ilmb_v10_0_synth_1"/>
		<Parent Id="MicroBlaze_Uart_Gpio_axi_uartlite_0_1_synth_1"/>
		<Parent Id="MicroBlaze_Uart_Gpio_microblaze_0_axi_intc_0_synth_1"/>
		<Parent Id="MicroBlaze_Uart_Gpio_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="MicroBlaze_Uart_Gpio_lmb_bram_0_synth_1"/>
		<Parent Id="MicroBlaze_Uart_Gpio_mdm_1_0_synth_1"/>
		<Parent Id="MicroBlaze_Uart_Gpio_rst_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="MicroBlaze_Uart_Gpio_dlmb_v10_0_synth_1"/>
		<Parent Id="MicroBlaze_Uart_Gpio_microblaze_0_0_synth_1"/>
		<Parent Id="MicroBlaze_Uart_Gpio_dlmb_bram_if_cntlr_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="D:/FPGA_Projects/MicroBlaze_Uart_Gpio/MicroBlaze_Uart_Gpio.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="route_design">
		<Parent Id="synth_1"/>
		<Parent Id="MicroBlaze_Uart_Gpio_clk_wiz_1_0_synth_1"/>
		<Parent Id="MicroBlaze_Uart_Gpio_reset_inv_0_0_synth_1"/>
		<Parent Id="MicroBlaze_Uart_Gpio_axi_gpio_0_0_synth_1"/>
		<Parent Id="MicroBlaze_Uart_Gpio_xbar_0_synth_1"/>
		<Parent Id="MicroBlaze_Uart_Gpio_ilmb_v10_0_synth_1"/>
		<Parent Id="MicroBlaze_Uart_Gpio_axi_uartlite_0_1_synth_1"/>
		<Parent Id="MicroBlaze_Uart_Gpio_microblaze_0_axi_intc_0_synth_1"/>
		<Parent Id="MicroBlaze_Uart_Gpio_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="MicroBlaze_Uart_Gpio_lmb_bram_0_synth_1"/>
		<Parent Id="MicroBlaze_Uart_Gpio_mdm_1_0_synth_1"/>
		<Parent Id="MicroBlaze_Uart_Gpio_rst_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="MicroBlaze_Uart_Gpio_dlmb_v10_0_synth_1"/>
		<Parent Id="MicroBlaze_Uart_Gpio_microblaze_0_0_synth_1"/>
		<Parent Id="MicroBlaze_Uart_Gpio_dlmb_bram_if_cntlr_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

