Notice: timing checks disabled with +notimingcheck at compile-time
Chronologic VCS simulator copyright 1991-2012
Contains Synopsys proprietary information.
Compiler version G-2012.09-SP1_Full64; Runtime version G-2012.09-SP1_Full64;  Oct 16 14:00 2017
ucli% dump -add testbench -aggregates 
VCD+ Writer G-2012.09-SP1_Full64 Copyright (c) 1991-2012 by Synopsys Inc.
1
ucli% run
low power design function verification
Start verification
have finish           0 percent test
design verification pass
$finish called from file "./testbench/testbench.sv", line 86.
$finish at simulation time         100071000000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 100071000000 ps
CPU Time:      0.740 seconds;       Data structure size:   0.0Mb
Mon Oct 16 14:00:50 2017
