Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Mon Jun  3 12:19:14 2024
| Host         : tiago-Lenovo-Legion-5-15IMH05 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file VgaTopLevel_control_sets_placed.rpt
| Design       : VgaTopLevel
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            7 |
| No           | No                    | Yes                    |              16 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              27 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-------------------------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal    |               Enable Signal               | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+-------------------------------------------+------------------+------------------+----------------+--------------+
|  w_ClkBuffered_BUFG |                                           | i_Rst_IBUF       |                1 |              3 |         3.00 |
|  w_VgaClk_BUFG      | _VgaDataManagerControlFSM/sel             | i_Rst_IBUF       |                4 |             10 |         2.50 |
|  w_VgaClk_BUFG      |                                           |                  |                7 |             12 |         1.71 |
|  w_VgaClk_BUFG      |                                           | i_Rst_IBUF       |                6 |             13 |         2.17 |
|  w_VgaClk_BUFG      | _VgaDataManagerControlFSM/o_OutEn_i_1_n_0 | i_Rst_IBUF       |                6 |             17 |         2.83 |
+---------------------+-------------------------------------------+------------------+------------------+----------------+--------------+


