abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/alu4.blif
abc command print_stats
[1;37malu4                          :[0m i/o =   14/    8  lat =    0  nd =  1114  edge =   2789  area =2798.00  delay =12.70  lev = 11
--------------- round 1 ---------------
seed = 4041910698
maxLevel = 4
n688 is replaced by n305 with estimated error 0
error = 0
area = 2793
delay = 12.7
#gates = 1114
output circuit appNtk/alu4_1_0_2793_12.7.blif
time = 39596850 us
--------------- round 2 ---------------
seed = 457357336
maxLevel = 4
n900 is replaced by n1129 with estimated error 0
error = 0
area = 2789
delay = 12.7
#gates = 1112
output circuit appNtk/alu4_2_0_2789_12.7.blif
time = 77534770 us
--------------- round 3 ---------------
seed = 3253304744
maxLevel = 4
n569 is replaced by n979 with estimated error 0
error = 0
area = 2786
delay = 12.7
#gates = 1111
output circuit appNtk/alu4_3_0_2786_12.7.blif
time = 115395817 us
--------------- round 4 ---------------
seed = 945750673
maxLevel = 4
n409 is replaced by n770 with estimated error 0
error = 0
area = 2783
delay = 12.7
#gates = 1110
output circuit appNtk/alu4_4_0_2783_12.7.blif
time = 153133479 us
--------------- round 5 ---------------
seed = 4215336347
maxLevel = 4
n441 is replaced by n1115 with estimated error 0
error = 0
area = 2780
delay = 12.7
#gates = 1109
output circuit appNtk/alu4_5_0_2780_12.7.blif
time = 190343887 us
--------------- round 6 ---------------
seed = 3506260959
maxLevel = 4
n1106 is replaced by n1059 with estimated error 0
error = 0
area = 2777
delay = 12.7
#gates = 1108
output circuit appNtk/alu4_6_0_2777_12.7.blif
time = 226935393 us
--------------- round 7 ---------------
seed = 3712351532
maxLevel = 4
n659 is replaced by n611 with estimated error 0
error = 0
area = 2775
delay = 12.7
#gates = 1107
output circuit appNtk/alu4_7_0_2775_12.7.blif
time = 262376791 us
--------------- round 8 ---------------
seed = 435693902
maxLevel = 4
n325 is replaced by n286 with estimated error 0
error = 0
area = 2773
delay = 12.7
#gates = 1106
output circuit appNtk/alu4_8_0_2773_12.7.blif
time = 295293340 us
--------------- round 9 ---------------
seed = 351330532
maxLevel = 4
n292 is replaced by n574 with estimated error 0
error = 0
area = 2771
delay = 12.7
#gates = 1105
output circuit appNtk/alu4_9_0_2771_12.7.blif
time = 328573676 us
--------------- round 10 ---------------
seed = 3682842451
maxLevel = 4
n854 is replaced by n993 with estimated error 0
error = 0
area = 2768
delay = 12.7
#gates = 1103
output circuit appNtk/alu4_10_0_2768_12.7.blif
time = 361694604 us
--------------- round 11 ---------------
seed = 3535879596
maxLevel = 4
n858 is replaced by one with estimated error 6e-05
error = 6e-05
area = 2764
delay = 12.7
#gates = 1102
output circuit appNtk/alu4_11_6e-05_2764_12.7.blif
time = 393378091 us
--------------- round 12 ---------------
seed = 1392330920
maxLevel = 4
n967 is replaced by n345 with estimated error 7e-05
error = 7e-05
area = 2762
delay = 12.7
#gates = 1101
output circuit appNtk/alu4_12_7e-05_2762_12.7.blif
time = 420313062 us
--------------- round 13 ---------------
seed = 415736090
maxLevel = 4
n108 is replaced by n39 with estimated error 7e-05
error = 7e-05
area = 2760
delay = 12.7
#gates = 1100
output circuit appNtk/alu4_13_7e-05_2760_12.7.blif
time = 444356071 us
--------------- round 14 ---------------
seed = 1802670781
maxLevel = 4
n588 is replaced by n327 with estimated error 5e-05
error = 5e-05
area = 2758
delay = 12.7
#gates = 1099
output circuit appNtk/alu4_14_5e-05_2758_12.7.blif
time = 468325764 us
--------------- round 15 ---------------
seed = 3495237937
maxLevel = 4
n334 is replaced by n408 with estimated error 5e-05
error = 5e-05
area = 2757
delay = 12.7
#gates = 1098
output circuit appNtk/alu4_15_5e-05_2757_12.7.blif
time = 492612233 us
--------------- round 16 ---------------
seed = 3698803255
maxLevel = 4
n799 is replaced by n797 with estimated error 4e-05
error = 4e-05
area = 2756
delay = 12.7
#gates = 1097
output circuit appNtk/alu4_16_4e-05_2756_12.7.blif
time = 517680800 us
--------------- round 17 ---------------
seed = 4257031419
maxLevel = 4
n507 is replaced by one with estimated error 0.00019
error = 0.00019
area = 2741
delay = 12.7
#gates = 1091
output circuit appNtk/alu4_17_0.00019_2741_12.7.blif
time = 540310736 us
--------------- round 18 ---------------
seed = 2496798155
maxLevel = 4
n928 is replaced by one with estimated error 0.00023
error = 0.00023
area = 2737
delay = 12.7
#gates = 1090
output circuit appNtk/alu4_18_0.00023_2737_12.7.blif
time = 559039313 us
--------------- round 19 ---------------
seed = 3462091554
maxLevel = 4
n474 is replaced by one with estimated error 0.00025
error = 0.00025
area = 2734
delay = 12.7
#gates = 1089
output circuit appNtk/alu4_19_0.00025_2734_12.7.blif
time = 580257739 us
--------------- round 20 ---------------
seed = 1027255223
maxLevel = 4
n1002 is replaced by one with estimated error 0.00033
error = 0.00033
area = 2732
delay = 12.7
#gates = 1088
output circuit appNtk/alu4_20_0.00033_2732_12.7.blif
time = 601462659 us
--------------- round 21 ---------------
seed = 2708667219
maxLevel = 4
n1127 is replaced by n906 with estimated error 0.00038
error = 0.00038
area = 2727
delay = 12.7
#gates = 1086
output circuit appNtk/alu4_21_0.00038_2727_12.7.blif
time = 620681430 us
--------------- round 22 ---------------
seed = 403706394
maxLevel = 4
n472 is replaced by one with estimated error 0.00035
error = 0.00035
area = 2723
delay = 12.7
#gates = 1085
output circuit appNtk/alu4_22_0.00035_2723_12.7.blif
time = 640958320 us
--------------- round 23 ---------------
seed = 761879455
maxLevel = 4
n560 is replaced by n134 with estimated error 0.00052
error = 0.00052
area = 2719
delay = 12.7
#gates = 1084
output circuit appNtk/alu4_23_0.00052_2719_12.7.blif
time = 658272651 us
--------------- round 24 ---------------
seed = 2158973879
maxLevel = 4
n476 is replaced by one with estimated error 0.00051
error = 0.00051
area = 2709
delay = 12.7
#gates = 1081
output circuit appNtk/alu4_24_0.00051_2709_12.7.blif
time = 671403594 us
--------------- round 25 ---------------
seed = 1737502245
maxLevel = 4
n485 is replaced by one with estimated error 0.0006
error = 0.0006
area = 2706
delay = 12.7
#gates = 1080
output circuit appNtk/alu4_25_0.0006_2706_12.7.blif
time = 684370395 us
--------------- round 26 ---------------
seed = 3343822792
maxLevel = 4
n489 is replaced by one with estimated error 0.0007
error = 0.0007
area = 2694
delay = 12.7
#gates = 1076
output circuit appNtk/alu4_26_0.0007_2694_12.7.blif
time = 696909271 us
--------------- round 27 ---------------
seed = 472646119
maxLevel = 4
n986 is replaced by zero with estimated error 0.00084
error = 0.00084
area = 2692
delay = 12.7
#gates = 1075
output circuit appNtk/alu4_27_0.00084_2692_12.7.blif
time = 710249417 us
--------------- round 28 ---------------
seed = 326343266
maxLevel = 4
n901 is replaced by one with estimated error 0.00077
error = 0.00077
area = 2683
delay = 12.7
#gates = 1072
output circuit appNtk/alu4_28_0.00077_2683_12.7.blif
time = 730551050 us
--------------- round 29 ---------------
seed = 1160947398
maxLevel = 4
n404 is replaced by n1077 with estimated error 0.00117
error = 0.00117
area = 2674
delay = 12.7
#gates = 1069
output circuit appNtk/alu4_29_0.00117_2674_12.7.blif
time = 751985722 us
--------------- round 30 ---------------
seed = 894217781
maxLevel = 4
n316 is replaced by one with estimated error 0.00102
error = 0.00102
area = 2671
delay = 12.7
#gates = 1068
output circuit appNtk/alu4_30_0.00102_2671_12.7.blif
time = 769984555 us
--------------- round 31 ---------------
seed = 4207893552
maxLevel = 4
n996 is replaced by n508 with estimated error 0.00129
error = 0.00129
area = 2669
delay = 12.7
#gates = 1067
output circuit appNtk/alu4_31_0.00129_2669_12.7.blif
time = 785858531 us
--------------- round 32 ---------------
seed = 1577829501
maxLevel = 4
n449 is replaced by one with estimated error 0.00128
error = 0.00128
area = 2659
delay = 12.7
#gates = 1063
output circuit appNtk/alu4_32_0.00128_2659_12.7.blif
time = 801527773 us
--------------- round 33 ---------------
seed = 1096890997
maxLevel = 4
n362 is replaced by n422 with estimated error 0.0013
error = 0.0013
area = 2656
delay = 12.7
#gates = 1062
output circuit appNtk/alu4_33_0.0013_2656_12.7.blif
time = 816402351 us
--------------- round 34 ---------------
seed = 2293420104
maxLevel = 4
n361 is replaced by n336 with estimated error 0.00134
error = 0.00134
area = 2655
delay = 12.7
#gates = 1061
output circuit appNtk/alu4_34_0.00134_2655_12.7.blif
time = 828262283 us
--------------- round 35 ---------------
seed = 430941946
maxLevel = 4
n629 is replaced by one with estimated error 0.00154
error = 0.00154
area = 2652
delay = 12.7
#gates = 1060
output circuit appNtk/alu4_35_0.00154_2652_12.7.blif
time = 840042696 us
--------------- round 36 ---------------
seed = 3491000006
maxLevel = 4
n834 is replaced by one with estimated error 0.00147
error = 0.00147
area = 2650
delay = 12.7
#gates = 1059
output circuit appNtk/alu4_36_0.00147_2650_12.7.blif
time = 851937835 us
--------------- round 37 ---------------
seed = 3268925159
maxLevel = 4
n318 is replaced by one with estimated error 0.00188
error = 0.00188
area = 2642
delay = 12.7
#gates = 1056
output circuit appNtk/alu4_37_0.00188_2642_12.7.blif
time = 863764227 us
--------------- round 38 ---------------
seed = 4206351440
maxLevel = 4
n510 is replaced by one with estimated error 0.0015
error = 0.0015
area = 2639
delay = 12.7
#gates = 1055
output circuit appNtk/alu4_38_0.0015_2639_12.7.blif
time = 875421066 us
--------------- round 39 ---------------
seed = 3132536284
maxLevel = 4
n543 is replaced by one with estimated error 0.00156
error = 0.00156
area = 2633
delay = 12.7
#gates = 1053
output circuit appNtk/alu4_39_0.00156_2633_12.7.blif
time = 887010723 us
--------------- round 40 ---------------
seed = 3099202273
maxLevel = 4
n1084 is replaced by one with estimated error 0.0018
error = 0.0018
area = 2631
delay = 12.7
#gates = 1052
output circuit appNtk/alu4_40_0.0018_2631_12.7.blif
time = 898645701 us
--------------- round 41 ---------------
seed = 77903775
maxLevel = 4
n635 is replaced by one with estimated error 0.00185
error = 0.00185
area = 2627
delay = 12.7
#gates = 1051
output circuit appNtk/alu4_41_0.00185_2627_12.7.blif
time = 910201839 us
--------------- round 42 ---------------
seed = 1244897200
maxLevel = 4
n300 is replaced by n67 with estimated error 0.00183
error = 0.00183
area = 2624
delay = 12.7
#gates = 1050
output circuit appNtk/alu4_42_0.00183_2624_12.7.blif
time = 921678372 us
--------------- round 43 ---------------
seed = 1373261619
maxLevel = 4
n944 is replaced by one with estimated error 0.00167
error = 0.00167
area = 2621
delay = 12.7
#gates = 1049
output circuit appNtk/alu4_43_0.00167_2621_12.7.blif
time = 933202517 us
--------------- round 44 ---------------
seed = 161714491
maxLevel = 4
n497 is replaced by one with estimated error 0.00209
error = 0.00209
area = 2618
delay = 12.7
#gates = 1048
output circuit appNtk/alu4_44_0.00209_2618_12.7.blif
time = 944721245 us
--------------- round 45 ---------------
seed = 2415883379
maxLevel = 4
n568 is replaced by one with estimated error 0.00221
error = 0.00221
area = 2615
delay = 12.7
#gates = 1047
output circuit appNtk/alu4_45_0.00221_2615_12.7.blif
time = 956115730 us
--------------- round 46 ---------------
seed = 252672311
maxLevel = 4
n465 is replaced by one with estimated error 0.00208
error = 0.00208
area = 2608
delay = 12.7
#gates = 1044
output circuit appNtk/alu4_46_0.00208_2608_12.7.blif
time = 975714175 us
--------------- round 47 ---------------
seed = 796627017
maxLevel = 4
n515 is replaced by one with estimated error 0.00228
error = 0.00228
area = 2594
delay = 12.7
#gates = 1039
output circuit appNtk/alu4_47_0.00228_2594_12.7.blif
time = 1002342140 us
--------------- round 48 ---------------
seed = 3721640658
maxLevel = 4
n843 is replaced by one with estimated error 0.00244
error = 0.00244
area = 2590
delay = 12.7
#gates = 1038
output circuit appNtk/alu4_48_0.00244_2590_12.7.blif
time = 1024855304 us
--------------- round 49 ---------------
seed = 934201361
maxLevel = 4
n191 is replaced by zero with estimated error 0.0027
error = 0.0027
area = 2587
delay = 12.7
#gates = 1037
output circuit appNtk/alu4_49_0.0027_2587_12.7.blif
time = 1048245108 us
--------------- round 50 ---------------
seed = 2737153515
maxLevel = 4
n1023 is replaced by n350 with estimated error 0.00252
error = 0.00252
area = 2584
delay = 12.7
#gates = 1035
output circuit appNtk/alu4_50_0.00252_2584_12.7.blif
time = 1071594929 us
--------------- round 51 ---------------
seed = 2816024609
maxLevel = 4
n343 is replaced by n344 with estimated error 0.00269
error = 0.00269
area = 2582
delay = 12.7
#gates = 1034
output circuit appNtk/alu4_51_0.00269_2582_12.7.blif
time = 1095526645 us
--------------- round 52 ---------------
seed = 868676314
maxLevel = 4
n407 is replaced by zero with estimated error 0.0027
error = 0.0027
area = 2579
delay = 12.7
#gates = 1033
output circuit appNtk/alu4_52_0.0027_2579_12.7.blif
time = 1121035247 us
--------------- round 53 ---------------
seed = 129673492
maxLevel = 4
n469 is replaced by one with estimated error 0.00317
error = 0.00317
area = 2571
delay = 12.7
#gates = 1030
output circuit appNtk/alu4_53_0.00317_2571_12.7.blif
time = 1144570064 us
--------------- round 54 ---------------
seed = 1960101769
maxLevel = 4
n346 is replaced by n134 with estimated error 0.00286
error = 0.00286
area = 2569
delay = 12.7
#gates = 1029
output circuit appNtk/alu4_54_0.00286_2569_12.7.blif
time = 1165414786 us
--------------- round 55 ---------------
seed = 3929872259
maxLevel = 4
n345 is replaced by n444 with estimated error 0.00284
error = 0.00284
area = 2567
delay = 12.7
#gates = 1028
output circuit appNtk/alu4_55_0.00284_2567_12.7.blif
time = 1183334017 us
--------------- round 56 ---------------
seed = 4218538128
maxLevel = 4
n1004 is replaced by one with estimated error 0.003
error = 0.003
area = 2564
delay = 12.7
#gates = 1027
output circuit appNtk/alu4_56_0.003_2564_12.7.blif
time = 1198281560 us
--------------- round 57 ---------------
seed = 794804017
maxLevel = 4
n993 is replaced by n572 with estimated error 0.00311
error = 0.00311
area = 2561
delay = 12.7
#gates = 1025
output circuit appNtk/alu4_57_0.00311_2561_12.7.blif
time = 1209282775 us
--------------- round 58 ---------------
seed = 2849473679
maxLevel = 4
n995 is replaced by one with estimated error 0.00313
error = 0.00313
area = 2558
delay = 12.7
#gates = 1024
output circuit appNtk/alu4_58_0.00313_2558_12.7.blif
time = 1220345979 us
--------------- round 59 ---------------
seed = 1271972508
maxLevel = 4
n490 is replaced by zero with estimated error 0.00313
error = 0.00313
area = 2555
delay = 12.7
#gates = 1023
output circuit appNtk/alu4_59_0.00313_2555_12.7.blif
time = 1233338373 us
--------------- round 60 ---------------
seed = 3544633466
maxLevel = 4
n306 is replaced by n1014 with estimated error 0.00325
error = 0.00325
area = 2553
delay = 12.7
#gates = 1022
output circuit appNtk/alu4_60_0.00325_2553_12.7.blif
time = 1244333369 us
--------------- round 61 ---------------
seed = 2917185769
maxLevel = 4
n1113 is replaced by zero with estimated error 0.00337
error = 0.00337
area = 2548
delay = 12.7
#gates = 1020
output circuit appNtk/alu4_61_0.00337_2548_12.7.blif
time = 1255212067 us
--------------- round 62 ---------------
seed = 815545123
maxLevel = 4
n1081 is replaced by one with estimated error 0.00341
error = 0.00341
area = 2546
delay = 12.7
#gates = 1019
output circuit appNtk/alu4_62_0.00341_2546_12.7.blif
time = 1266070979 us
--------------- round 63 ---------------
seed = 2581859220
maxLevel = 4
n949 is replaced by one with estimated error 0.00314
error = 0.00314
area = 2543
delay = 12.7
#gates = 1018
output circuit appNtk/alu4_63_0.00314_2543_12.7.blif
time = 1277109212 us
--------------- round 64 ---------------
seed = 1703312568
maxLevel = 4
n435 is replaced by n916 with estimated error 0.00348
error = 0.00348
area = 2541
delay = 12.7
#gates = 1017
output circuit appNtk/alu4_64_0.00348_2541_12.7.blif
time = 1288024957 us
--------------- round 65 ---------------
seed = 3556880162
maxLevel = 4
n438 is replaced by one with estimated error 0.00382
error = 0.00382
area = 2536
delay = 12.7
#gates = 1015
output circuit appNtk/alu4_65_0.00382_2536_12.7.blif
time = 1298811426 us
--------------- round 66 ---------------
seed = 287787815
maxLevel = 4
n1018 is replaced by n258 with estimated error 0.00376
error = 0.00376
area = 2534
delay = 12.7
#gates = 1014
output circuit appNtk/alu4_66_0.00376_2534_12.7.blif
time = 1309295415 us
--------------- round 67 ---------------
seed = 836397095
maxLevel = 4
n940 is replaced by n622 with inverter with estimated error 0.00348
error = 0.00348
area = 2531
delay = 12.7
#gates = 1014
output circuit appNtk/alu4_67_0.00348_2531_12.7.blif
time = 1319747561 us
--------------- round 68 ---------------
seed = 831803223
maxLevel = 4
n496 is replaced by one with estimated error 0.00398
error = 0.00398
area = 2528
delay = 12.7
#gates = 1013
output circuit appNtk/alu4_68_0.00398_2528_12.7.blif
time = 1330220325 us
--------------- round 69 ---------------
seed = 695429252
maxLevel = 4
n1114 is replaced by one with estimated error 0.00332
error = 0.00332
area = 2525
delay = 12.7
#gates = 1012
output circuit appNtk/alu4_69_0.00332_2525_12.7.blif
time = 1340726536 us
--------------- round 70 ---------------
seed = 2509033053
maxLevel = 4
n547 is replaced by one with estimated error 0.00378
error = 0.00378
area = 2523
delay = 12.7
#gates = 1011
output circuit appNtk/alu4_70_0.00378_2523_12.7.blif
time = 1351146790 us
--------------- round 71 ---------------
seed = 886854388
maxLevel = 4
n933 is replaced by n267 with estimated error 0.00402
error = 0.00402
area = 2519
delay = 12.7
#gates = 1009
output circuit appNtk/alu4_71_0.00402_2519_12.7.blif
time = 1361547684 us
--------------- round 72 ---------------
seed = 801198893
maxLevel = 4
n308 is replaced by n1027 with estimated error 0.00381
error = 0.00381
area = 2502
delay = 12.7
#gates = 1002
output circuit appNtk/alu4_72_0.00381_2502_12.7.blif
time = 1372001422 us
--------------- round 73 ---------------
seed = 3195317880
maxLevel = 4
n572 is replaced by n574 with inverter with estimated error 0.00409
error = 0.00409
area = 2501
delay = 12.7
#gates = 1002
output circuit appNtk/alu4_73_0.00409_2501_12.7.blif
time = 1382384090 us
--------------- round 74 ---------------
seed = 1588660681
maxLevel = 4
n1048 is replaced by one with estimated error 0.00391
error = 0.00391
area = 2499
delay = 12.7
#gates = 1001
output circuit appNtk/alu4_74_0.00391_2499_12.7.blif
time = 1392646786 us
--------------- round 75 ---------------
seed = 1635126952
maxLevel = 4
n613 is replaced by n160 with estimated error 0.00397
error = 0.00397
area = 2497
delay = 12.7
#gates = 1000
output circuit appNtk/alu4_75_0.00397_2497_12.7.blif
time = 1402793349 us
--------------- round 76 ---------------
seed = 1369897995
maxLevel = 4
n1055 is replaced by n770 with estimated error 0.00444
error = 0.00444
area = 2488
delay = 12.7
#gates = 997
output circuit appNtk/alu4_76_0.00444_2488_12.7.blif
time = 1413242047 us
--------------- round 77 ---------------
seed = 3339433983
maxLevel = 4
n410 is replaced by n1056 with estimated error 0.00418
error = 0.00418
area = 2485
delay = 12.7
#gates = 996
output circuit appNtk/alu4_77_0.00418_2485_12.7.blif
time = 1428042415 us
--------------- round 78 ---------------
seed = 1881452928
maxLevel = 4
n1051 is replaced by one with estimated error 0.00406
error = 0.00406
area = 2482
delay = 12.7
#gates = 995
output circuit appNtk/alu4_78_0.00406_2482_12.7.blif
time = 1445797740 us
--------------- round 79 ---------------
seed = 1245377269
maxLevel = 4
n931 is replaced by n929 with estimated error 0.00402
error = 0.00402
area = 2476
delay = 12.7
#gates = 992
output circuit appNtk/alu4_79_0.00402_2476_12.7.blif
time = 1465557844 us
--------------- round 80 ---------------
seed = 2794493915
maxLevel = 4
n240 is replaced by zero with estimated error 0.00395
error = 0.00395
area = 2474
delay = 12.7
#gates = 991
output circuit appNtk/alu4_80_0.00395_2474_12.7.blif
time = 1488396938 us
--------------- round 81 ---------------
seed = 2831973287
maxLevel = 4
n893 is replaced by zero with estimated error 0.00462
error = 0.00462
area = 2468
delay = 12.7
#gates = 988
output circuit appNtk/alu4_81_0.00462_2468_12.7.blif
time = 1510813490 us
--------------- round 82 ---------------
seed = 3735210952
maxLevel = 4
n887 is replaced by zero with estimated error 0.00464
error = 0.00464
area = 2467
delay = 12.7
#gates = 987
output circuit appNtk/alu4_82_0.00464_2467_12.7.blif
time = 1535263317 us
--------------- round 83 ---------------
seed = 2925980755
maxLevel = 4
n943 is replaced by zero with estimated error 0.00432
error = 0.00432
area = 2457
delay = 12.7
#gates = 984
output circuit appNtk/alu4_83_0.00432_2457_12.7.blif
time = 1559010369 us
--------------- round 84 ---------------
seed = 2577317063
maxLevel = 4
n954 is replaced by zero with estimated error 0.00458
error = 0.00458
area = 2455
delay = 12.7
#gates = 983
output circuit appNtk/alu4_84_0.00458_2455_12.7.blif
time = 1581852837 us
--------------- round 85 ---------------
seed = 788495887
maxLevel = 4
n633 is replaced by one with estimated error 0.00467
error = 0.00467
area = 2448
delay = 12.7
#gates = 980
output circuit appNtk/alu4_85_0.00467_2448_12.7.blif
time = 1605970104 us
--------------- round 86 ---------------
seed = 801093991
maxLevel = 4
n198 is replaced by n259 with estimated error 0.00494
error = 0.00494
area = 2445
delay = 12.7
#gates = 978
output circuit appNtk/alu4_86_0.00494_2445_12.7.blif
time = 1629808228 us
--------------- round 87 ---------------
seed = 2507127263
maxLevel = 4
n347 is replaced by zero with estimated error 0.00534
error = 0.00534
area = 2442
delay = 12.7
#gates = 977
output circuit appNtk/alu4_87_0.00534_2442_12.7.blif
time = 1655347500 us
--------------- round 88 ---------------
seed = 2679949409
maxLevel = 4
n285 is replaced by zero with estimated error 0.00539
error = 0.00539
area = 2436
delay = 12.7
#gates = 975
output circuit appNtk/alu4_88_0.00539_2436_12.7.blif
time = 1675996146 us
--------------- round 89 ---------------
seed = 1457015833
maxLevel = 4
n379 is replaced by one with estimated error 0.00574
error = 0.00574
area = 2430
delay = 12.7
#gates = 972
output circuit appNtk/alu4_89_0.00574_2430_12.7.blif
time = 1697840239 us
--------------- round 90 ---------------
seed = 3834696550
maxLevel = 4
n391 is replaced by n1070 with estimated error 0.0056
error = 0.0056
area = 2402
delay = 12.7
#gates = 961
output circuit appNtk/alu4_90_0.0056_2402_12.7.blif
time = 1721912565 us
--------------- round 91 ---------------
seed = 3095178106
maxLevel = 4
n450 is replaced by one with estimated error 0.00592
error = 0.00592
area = 2395
delay = 12.7
#gates = 959
output circuit appNtk/alu4_91_0.00592_2395_12.7.blif
time = 1742506583 us
--------------- round 92 ---------------
seed = 1127427350
maxLevel = 4
n883 is replaced by one with estimated error 0.00608
error = 0.00608
area = 2391
delay = 12.7
#gates = 958
output circuit appNtk/alu4_92_0.00608_2391_12.7.blif
time = 1758663876 us
--------------- round 93 ---------------
seed = 7693186
maxLevel = 4
n631 is replaced by one with estimated error 0.00682
error = 0.00682
area = 2385
delay = 12.7
#gates = 955
output circuit appNtk/alu4_93_0.00682_2385_12.7.blif
time = 1777334903 us
--------------- round 94 ---------------
seed = 3250912966
maxLevel = 4
n1086 is replaced by n1104 with estimated error 0.00616
error = 0.00616
area = 2381
delay = 12.7
#gates = 954
output circuit appNtk/alu4_94_0.00616_2381_12.7.blif
time = 1800545476 us
--------------- round 95 ---------------
seed = 2630730069
maxLevel = 4
n1129 is replaced by zero with estimated error 0.00638
error = 0.00638
area = 2376
delay = 12.7
#gates = 952
output circuit appNtk/alu4_95_0.00638_2376_12.7.blif
time = 1822895222 us
--------------- round 96 ---------------
seed = 1366687872
maxLevel = 4
n1130 is replaced by zero with estimated error 0.00661
error = 0.00661
area = 2374
delay = 12.7
#gates = 951
output circuit appNtk/alu4_96_0.00661_2374_12.7.blif
time = 1843322247 us
--------------- round 97 ---------------
seed = 652539431
maxLevel = 4
n289 is replaced by one with estimated error 0.00641
error = 0.00641
area = 2371
delay = 12.7
#gates = 950
output circuit appNtk/alu4_97_0.00641_2371_12.7.blif
time = 1857363608 us
--------------- round 98 ---------------
seed = 3239470912
maxLevel = 4
n614 is replaced by n641 with estimated error 0.0067
error = 0.0067
area = 2368
delay = 12.7
#gates = 949
output circuit appNtk/alu4_98_0.0067_2368_12.7.blif
time = 1877307115 us
--------------- round 99 ---------------
seed = 112719806
maxLevel = 4
n939 is replaced by zero with estimated error 0.00643
error = 0.00643
area = 2364
delay = 12.7
#gates = 948
output circuit appNtk/alu4_99_0.00643_2364_12.7.blif
time = 1890491626 us
--------------- round 100 ---------------
seed = 1108286747
maxLevel = 4
n559 is replaced by one with estimated error 0.00621
error = 0.00621
area = 2360
delay = 12.7
#gates = 947
output circuit appNtk/alu4_100_0.00621_2360_12.7.blif
time = 1903489018 us
--------------- round 101 ---------------
seed = 1411397259
maxLevel = 4
n902 is replaced by n229 with estimated error 0.00682
error = 0.00682
area = 2358
delay = 12.7
#gates = 946
output circuit appNtk/alu4_101_0.00682_2358_12.7.blif
time = 1917536526 us
--------------- round 102 ---------------
seed = 4290823504
maxLevel = 4
n640 is replaced by n1042 with estimated error 0.00691
error = 0.00691
area = 2352
delay = 12.7
#gates = 944
output circuit appNtk/alu4_102_0.00691_2352_12.7.blif
time = 1928640234 us
--------------- round 103 ---------------
seed = 3028232002
maxLevel = 4
n941 is replaced by one with estimated error 0.00726
error = 0.00726
area = 2347
delay = 12.7
#gates = 941
output circuit appNtk/alu4_103_0.00726_2347_12.7.blif
time = 1939434060 us
--------------- round 104 ---------------
seed = 3621022611
maxLevel = 4
n1063 is replaced by one with estimated error 0.00753
error = 0.00753
area = 2342
delay = 12.7
#gates = 939
output circuit appNtk/alu4_104_0.00753_2342_12.7.blif
time = 1949376924 us
--------------- round 105 ---------------
seed = 883464303
maxLevel = 4
n562 is replaced by one with estimated error 0.00717
error = 0.00717
area = 2337
delay = 12.7
#gates = 937
output circuit appNtk/alu4_105_0.00717_2337_12.7.blif
time = 1959318447 us
--------------- round 106 ---------------
seed = 3240649371
maxLevel = 4
n844 is replaced by zero with estimated error 0.0081
error = 0.0081
area = 2329
delay = 12.7
#gates = 934
output circuit appNtk/alu4_106_0.0081_2329_12.7.blif
time = 1969178256 us
--------------- round 107 ---------------
seed = 868160407
maxLevel = 4
n955 is replaced by n335 with estimated error 0.00816
error = 0.00816
area = 2326
delay = 12.7
#gates = 933
output circuit appNtk/alu4_107_0.00816_2326_12.7.blif
time = 1979199183 us
--------------- round 108 ---------------
seed = 596508446
maxLevel = 4
n1026 is replaced by one with estimated error 0.00803
error = 0.00803
area = 2323
delay = 12.7
#gates = 932
output circuit appNtk/alu4_108_0.00803_2323_12.7.blif
time = 1988584833 us
--------------- round 109 ---------------
seed = 3997652038
maxLevel = 4
n1024 is replaced by zero with estimated error 0.00799
error = 0.00799
area = 2321
delay = 12.7
#gates = 931
output circuit appNtk/alu4_109_0.00799_2321_12.7.blif
time = 1997562248 us
--------------- round 110 ---------------
seed = 2968489283
maxLevel = 4
n1077 is replaced by one with estimated error 0.00825
error = 0.00825
area = 2312
delay = 12.7
#gates = 928
output circuit appNtk/alu4_110_0.00825_2312_12.7.blif
time = 2006460332 us
--------------- round 111 ---------------
seed = 1348386806
maxLevel = 4
n999 is replaced by n997 with estimated error 0.00864
error = 0.00864
area = 2295
delay = 12.7
#gates = 921
output circuit appNtk/alu4_111_0.00864_2295_12.7.blif
time = 2015223280 us
--------------- round 112 ---------------
seed = 2989674790
maxLevel = 4
n840 is replaced by n37 with estimated error 0.00818
error = 0.00818
area = 2291
delay = 12.7
#gates = 919
output circuit appNtk/alu4_112_0.00818_2291_12.7.blif
time = 2023846196 us
--------------- round 113 ---------------
seed = 4163942796
maxLevel = 4
n1116 is replaced by zero with estimated error 0.00821
error = 0.00821
area = 2286
delay = 12.7
#gates = 917
output circuit appNtk/alu4_113_0.00821_2286_12.7.blif
time = 2032504735 us
--------------- round 114 ---------------
seed = 2737311850
maxLevel = 4
n950 is replaced by one with estimated error 0.00879
error = 0.00879
area = 2284
delay = 12.7
#gates = 916
output circuit appNtk/alu4_114_0.00879_2284_12.7.blif
time = 2041077586 us
--------------- round 115 ---------------
seed = 3085016664
maxLevel = 4
n957 is replaced by one with estimated error 0.00867
error = 0.00867
area = 2276
delay = 12.7
#gates = 913
output circuit appNtk/alu4_115_0.00867_2276_12.7.blif
time = 2049650826 us
--------------- round 116 ---------------
seed = 1169319692
maxLevel = 4
n987 is replaced by n290 with estimated error 0.00937
error = 0.00937
area = 2270
delay = 12.7
#gates = 911
output circuit appNtk/alu4_116_0.00937_2270_12.7.blif
time = 2067139924 us
--------------- round 117 ---------------
seed = 513859273
maxLevel = 4
n958 is replaced by n945 with estimated error 0.00877
error = 0.00877
area = 2262
delay = 12.7
#gates = 908
output circuit appNtk/alu4_117_0.00877_2262_12.7.blif
time = 2084200424 us
--------------- round 118 ---------------
seed = 2819323543
maxLevel = 4
n1027 is replaced by n1014 with estimated error 0.00961
error = 0.00961
area = 2255
delay = 12.7
#gates = 905
output circuit appNtk/alu4_118_0.00961_2255_12.7.blif
time = 2097534902 us
--------------- round 119 ---------------
seed = 823141401
maxLevel = 4
n1140 is replaced by zero with estimated error 0.00959
error = 0.00959
area = 2254
delay = 12.7
#gates = 904
output circuit appNtk/alu4_119_0.00959_2254_12.7.blif
time = 2115312633 us
--------------- round 120 ---------------
seed = 1660324201
maxLevel = 4
n988 is replaced by one with estimated error 0.00911
error = 0.00911
area = 2251
delay = 12.7
#gates = 903
output circuit appNtk/alu4_120_0.00911_2251_12.7.blif
time = 2126622700 us
--------------- round 121 ---------------
seed = 1807711677
maxLevel = 4
n994 is replaced by n242 with estimated error 0.00818
error = 0.00818
area = 2247
delay = 12.7
#gates = 901
output circuit appNtk/alu4_121_0.00818_2247_12.7.blif
time = 2139411717 us
--------------- round 122 ---------------
seed = 1009101957
maxLevel = 4
n570 is replaced by n770 with estimated error 0.01006
error = 0.01006
area = 2242
delay = 12.7
#gates = 899
output circuit appNtk/alu4_122_0.01006_2242_12.7.blif
time = 2152298569 us
--------------- round 123 ---------------
seed = 3446311798
maxLevel = 4
n1049 is replaced by one with estimated error 0.00946
error = 0.00946
area = 2240
delay = 12.7
#gates = 898
output circuit appNtk/alu4_123_0.00946_2240_12.7.blif
time = 2162519235 us
--------------- round 124 ---------------
seed = 2496570874
maxLevel = 4
n1070 is replaced by one with estimated error 0.00971
error = 0.00971
area = 2232
delay = 12.7
#gates = 895
output circuit appNtk/alu4_124_0.00971_2232_12.7.blif
time = 2176759943 us
--------------- round 125 ---------------
seed = 3762336156
maxLevel = 4
n610 is replaced by one with estimated error 0.01075
error = 0.01075
area = 2228
delay = 12.7
#gates = 894
output circuit appNtk/alu4_125_0.01075_2228_12.7.blif
time = 2186967743 us
--------------- round 126 ---------------
seed = 4276502646
maxLevel = 4
n874 is replaced by one with estimated error 0.01017
error = 0.01017
area = 2224
delay = 12.7
#gates = 893
output circuit appNtk/alu4_126_0.01017_2224_12.7.blif
time = 2199169710 us
--------------- round 127 ---------------
seed = 3566050744
maxLevel = 4
n1131 is replaced by one with estimated error 0.01015
error = 0.01015
area = 2220
delay = 12.7
#gates = 892
output circuit appNtk/alu4_127_0.01015_2220_12.7.blif
time = 2211227909 us
--------------- round 128 ---------------
seed = 2606047714
maxLevel = 4
n531 is replaced by one with estimated error 0.01011
error = 0.01011
area = 2215
delay = 12.7
#gates = 890
output circuit appNtk/alu4_128_0.01011_2215_12.7.blif
time = 2220696630 us
--------------- round 129 ---------------
seed = 210248000
maxLevel = 4
n1013 is replaced by one with estimated error 0.01033
error = 0.01033
area = 2206
delay = 12.7
#gates = 886
output circuit appNtk/alu4_129_0.01033_2206_12.7.blif
time = 2229952972 us
--------------- round 130 ---------------
seed = 3905728311
maxLevel = 4
n586 is replaced by n322 with inverter with estimated error 0.01069
error = 0.01069
area = 2202
delay = 12.7
#gates = 885
output circuit appNtk/alu4_130_0.01069_2202_12.7.blif
time = 2239669492 us
--------------- round 131 ---------------
seed = 3339038448
maxLevel = 4
n905 is replaced by one with estimated error 0.0116
error = 0.0116
area = 2197
delay = 12.7
#gates = 883
output circuit appNtk/alu4_131_0.0116_2197_12.7.blif
time = 2248317953 us
--------------- round 132 ---------------
seed = 2660080820
maxLevel = 4
n1000 is replaced by zero with estimated error 0.01191
error = 0.01191
area = 2190
delay = 12.7
#gates = 881
output circuit appNtk/alu4_132_0.01191_2190_12.7.blif
time = 2259453677 us
--------------- round 133 ---------------
seed = 444936261
maxLevel = 4
n871 is replaced by one with estimated error 0.01089
error = 0.01089
area = 2184
delay = 12.7
#gates = 879
output circuit appNtk/alu4_133_0.01089_2184_12.7.blif
time = 2271824530 us
--------------- round 134 ---------------
seed = 592130691
maxLevel = 4
n564 is replaced by zero with estimated error 0.01183
error = 0.01183
area = 2178
delay = 12.7
#gates = 877
output circuit appNtk/alu4_134_0.01183_2178_12.7.blif
time = 2280983770 us
--------------- round 135 ---------------
seed = 753136786
maxLevel = 4
n1087 is replaced by one with estimated error 0.01215
error = 0.01215
area = 2174
delay = 12.7
#gates = 875
output circuit appNtk/alu4_135_0.01215_2174_12.7.blif
time = 2289248849 us
--------------- round 136 ---------------
seed = 1096238079
maxLevel = 4
n52 is replaced by n807 with estimated error 0.01203
error = 0.01203
area = 2173
delay = 12.7
#gates = 874
output circuit appNtk/alu4_136_0.01203_2173_12.7.blif
time = 2299100302 us
--------------- round 137 ---------------
seed = 3917505840
maxLevel = 4
n632 is replaced by n636 with estimated error 0.01199
error = 0.01199
area = 2166
delay = 12.7
#gates = 871
output circuit appNtk/alu4_137_0.01199_2166_12.7.blif
time = 2307809561 us
--------------- round 138 ---------------
seed = 3489200673
maxLevel = 4
n757 is replaced by n634 with estimated error 0.01242
error = 0.01242
area = 2164
delay = 12.7
#gates = 870
output circuit appNtk/alu4_138_0.01242_2164_12.7.blif
time = 2319243520 us
--------------- round 139 ---------------
seed = 2749419540
maxLevel = 4
n1120 is replaced by one with estimated error 0.01252
error = 0.01252
area = 2155
delay = 12.7
#gates = 867
output circuit appNtk/alu4_139_0.01252_2155_12.7.blif
time = 2330055454 us
--------------- round 140 ---------------
seed = 2048674086
maxLevel = 4
n244 is replaced by one with estimated error 0.01242
error = 0.01242
area = 2151
delay = 12.7
#gates = 865
output circuit appNtk/alu4_140_0.01242_2151_12.7.blif
time = 2340787116 us
--------------- round 141 ---------------
seed = 476898075
maxLevel = 4
n253 is replaced by one with estimated error 0.01293
error = 0.01293
area = 2148
delay = 12.7
#gates = 864
output circuit appNtk/alu4_141_0.01293_2148_12.7.blif
time = 2350717725 us
--------------- round 142 ---------------
seed = 2123741949
maxLevel = 4
n929 is replaced by n203 with estimated error 0.01274
error = 0.01274
area = 2146
delay = 12.7
#gates = 863
output circuit appNtk/alu4_142_0.01274_2146_12.7.blif
time = 2359292031 us
--------------- round 143 ---------------
seed = 4150522518
maxLevel = 4
n1006 is replaced by one with estimated error 0.01335
error = 0.01335
area = 2134
delay = 12.7
#gates = 858
output circuit appNtk/alu4_143_0.01335_2134_12.7.blif
time = 2367760760 us
--------------- round 144 ---------------
seed = 1773114427
maxLevel = 4
n934 is replaced by zero with estimated error 0.01349
error = 0.01349
area = 2131
delay = 12.7
#gates = 857
output circuit appNtk/alu4_144_0.01349_2131_12.7.blif
time = 2375959402 us
--------------- round 145 ---------------
seed = 679716875
maxLevel = 4
n860 is replaced by one with estimated error 0.01486
error = 0.01486
area = 2115
delay = 12.7
#gates = 850
output circuit appNtk/alu4_145_0.01486_2115_12.7.blif
time = 2384381185 us
--------------- round 146 ---------------
seed = 2397352134
maxLevel = 4
n1043 is replaced by zero with estimated error 0.01471
error = 0.01471
area = 2111
delay = 12.7
#gates = 848
output circuit appNtk/alu4_146_0.01471_2111_12.7.blif
time = 2393056576 us
--------------- round 147 ---------------
seed = 4154473395
maxLevel = 4
n1044 is replaced by zero with estimated error 0.01413
error = 0.01413
area = 2109
delay = 12.7
#gates = 847
output circuit appNtk/alu4_147_0.01413_2109_12.7.blif
time = 2401080018 us
--------------- round 148 ---------------
seed = 861198126
maxLevel = 4
n243 is replaced by n259 with estimated error 0.0144
error = 0.0144
area = 2106
delay = 12.7
#gates = 846
output circuit appNtk/alu4_148_0.0144_2106_12.7.blif
time = 2409317474 us
--------------- round 149 ---------------
seed = 3625040661
maxLevel = 4
n1045 is replaced by one with estimated error 0.01441
error = 0.01441
area = 2099
delay = 12.7
#gates = 844
output circuit appNtk/alu4_149_0.01441_2099_12.7.blif
time = 2417474207 us
--------------- round 150 ---------------
seed = 3022388568
maxLevel = 4
n906 is replaced by one with estimated error 0.0148
error = 0.01487
area = 2091
delay = 12.7
#gates = 841
output circuit appNtk/alu4_150_0.01487_2091_12.7.blif
time = 2426123324 us
--------------- round 151 ---------------
seed = 2659144596
maxLevel = 4
n907 is replaced by zero with estimated error 0.01483
error = 0.01483
area = 2088
delay = 12.7
#gates = 840
output circuit appNtk/alu4_151_0.01483_2088_12.7.blif
time = 2434158535 us
--------------- round 152 ---------------
seed = 1530664723
maxLevel = 4
n164 is replaced by n740 with estimated error 0.01549
error = 0.01549
area = 2086
delay = 12.7
#gates = 839
output circuit appNtk/alu4_152_0.01549_2086_12.7.blif
time = 2442484048 us
--------------- round 153 ---------------
seed = 2804164953
maxLevel = 4
n575 is replaced by n556 with estimated error 0.01591
error = 0.01591
area = 2083
delay = 12.7
#gates = 838
output circuit appNtk/alu4_153_0.01591_2083_12.7.blif
time = 2450505430 us
--------------- round 154 ---------------
seed = 2563126654
maxLevel = 4
n662 is replaced by n40 with estimated error 0.01477
error = 0.01477
area = 2081
delay = 12.7
#gates = 837
output circuit appNtk/alu4_154_0.01477_2081_12.7.blif
time = 2459648403 us
--------------- round 155 ---------------
seed = 359864801
maxLevel = 4
n1121 is replaced by zero with estimated error 0.01615
error = 0.01615
area = 2074
delay = 12.7
#gates = 835
output circuit appNtk/alu4_155_0.01615_2074_12.7.blif
time = 2470157711 us
--------------- round 156 ---------------
seed = 4013082006
maxLevel = 4
n590 is replaced by one with estimated error 0.01645
error = 0.01645
area = 2067
delay = 12.7
#gates = 832
output circuit appNtk/alu4_156_0.01645_2067_12.7.blif
time = 2479101721 us
--------------- round 157 ---------------
seed = 2208563779
maxLevel = 4
n1032 is replaced by one with estimated error 0.01586
error = 0.01586
area = 2058
delay = 12.7
#gates = 829
output circuit appNtk/alu4_157_0.01586_2058_12.7.blif
time = 2489812741 us
--------------- round 158 ---------------
seed = 4034541131
maxLevel = 4
n917 is replaced by n512 with estimated error 0.01635
error = 0.01635
area = 2055
delay = 12.7
#gates = 827
output circuit appNtk/alu4_158_0.01635_2055_12.7.blif
time = 2500835425 us
--------------- round 159 ---------------
seed = 1913463005
maxLevel = 4
n915 is replaced by n344 with inverter with estimated error 0.01566
error = 0.01566
area = 2051
delay = 12.7
#gates = 826
output circuit appNtk/alu4_159_0.01566_2051_12.7.blif
time = 2512177663 us
--------------- round 160 ---------------
seed = 3859271520
maxLevel = 4
n230 is replaced by one with estimated error 0.01652
error = 0.01652
area = 2048
delay = 12.7
#gates = 825
output circuit appNtk/alu4_160_0.01652_2048_12.7.blif
time = 2522690502 us
--------------- round 161 ---------------
seed = 3973680073
maxLevel = 4
n885 is replaced by one with estimated error 0.01737
error = 0.01737
area = 2016
delay = 12.7
#gates = 814
output circuit appNtk/alu4_161_0.01737_2016_12.7.blif
time = 2531668460 us
--------------- round 162 ---------------
seed = 1606008245
maxLevel = 4
n258 is replaced by one with estimated error 0.01862
error = 0.01862
area = 2005
delay = 12.7
#gates = 810
output circuit appNtk/alu4_162_0.01862_2005_12.7.blif
time = 2541160672 us
--------------- round 163 ---------------
seed = 362243007
maxLevel = 4
n279 is replaced by n1017 with estimated error 0.01824
error = 0.01824
area = 2001
delay = 12.7
#gates = 809
output circuit appNtk/alu4_163_0.01824_2001_12.7.blif
time = 2552445591 us
--------------- round 164 ---------------
seed = 1499456928
maxLevel = 4
n731 is replaced by zero with estimated error 0.01837
error = 0.01837
area = 1996
delay = 12.7
#gates = 807
output circuit appNtk/alu4_164_0.01837_1996_12.7.blif
time = 2560674936 us
--------------- round 165 ---------------
seed = 3903183387
maxLevel = 4
n199 is replaced by n36 with estimated error 0.01887
error = 0.01887
area = 1994
delay = 12.7
#gates = 806
output circuit appNtk/alu4_165_0.01887_1994_12.7.blif
time = 2569599439 us
--------------- round 166 ---------------
seed = 1421259982
maxLevel = 4
n732 is replaced by n365 with inverter with estimated error 0.01852
error = 0.01852
area = 1992
delay = 12.7
#gates = 806
output circuit appNtk/alu4_166_0.01852_1992_12.7.blif
time = 2582073222 us
--------------- round 167 ---------------
seed = 3696402036
maxLevel = 4
n606 is replaced by zero with estimated error 0.01887
error = 0.01887
area = 1991
delay = 12.7
#gates = 805
output circuit appNtk/alu4_167_0.01887_1991_12.7.blif
time = 2591216817 us
--------------- round 168 ---------------
seed = 1276463849
maxLevel = 4
n728 is replaced by one with estimated error 0.01894
error = 0.01894
area = 1985
delay = 12.7
#gates = 802
output circuit appNtk/alu4_168_0.01894_1985_12.7.blif
time = 2598649917 us
--------------- round 169 ---------------
seed = 3393583854
maxLevel = 4
n841 is replaced by zero with estimated error 0.01948
error = 0.01948
area = 1983
delay = 12.7
#gates = 801
output circuit appNtk/alu4_169_0.01948_1983_12.7.blif
time = 2611082955 us
--------------- round 170 ---------------
seed = 764098035
maxLevel = 4
n352 is replaced by one with estimated error 0.01995
error = 0.01995
area = 1981
delay = 12.7
#gates = 800
output circuit appNtk/alu4_170_0.01995_1981_12.7.blif
time = 2620792319 us
--------------- round 171 ---------------
seed = 3741894451
maxLevel = 4
n312 is replaced by one with estimated error 0.01926
error = 0.01926
area = 1977
delay = 12.7
#gates = 799
output circuit appNtk/alu4_171_0.01926_1977_12.7.blif
time = 2633768756 us
--------------- round 172 ---------------
seed = 1273834050
maxLevel = 4
n850 is replaced by zero with estimated error 0.01885
error = 0.01885
area = 1975
delay = 12.7
#gates = 798
output circuit appNtk/alu4_172_0.01885_1975_12.7.blif
time = 2647908790 us
--------------- round 173 ---------------
seed = 3636109922
maxLevel = 4
n762 is replaced by one with estimated error 0.0199
error = 0.0199
area = 1970
delay = 12.7
#gates = 796
output circuit appNtk/alu4_173_0.0199_1970_12.7.blif
time = 2656241093 us
--------------- round 174 ---------------
seed = 4177910696
maxLevel = 4
n223 is replaced by n393 with estimated error 0.01996
error = 0.01996
area = 1967
delay = 12.7
#gates = 795
output circuit appNtk/alu4_174_0.01996_1967_12.7.blif
time = 2666477394 us
--------------- round 175 ---------------
seed = 4127354334
maxLevel = 4
n1089 is replaced by n890 with estimated error 0.01999
error = 0.01999
area = 1951
delay = 12.7
#gates = 790
output circuit appNtk/alu4_175_0.01999_1951_12.7.blif
time = 2674889575 us
--------------- round 176 ---------------
seed = 373222125
maxLevel = 4
n948 is replaced by n121 with estimated error 0.02005
error = 0.02005
area = 1947
delay = 12.7
#gates = 788
output circuit appNtk/alu4_176_0.02005_1947_12.7.blif
time = 2684248019 us
--------------- round 177 ---------------
seed = 931825172
maxLevel = 4
n889 is replaced by one with estimated error 0.01972
error = 0.02005
area = 1943
delay = 12.7
#gates = 787
output circuit appNtk/alu4_177_0.02005_1943_12.7.blif
time = 2692324461 us
--------------- round 178 ---------------
seed = 2298370997
maxLevel = 4
n894 is replaced by one with estimated error 0.02085
error = 0.02085
area = 1940
delay = 12.7
#gates = 786
output circuit appNtk/alu4_178_0.02085_1940_12.7.blif
time = 2707881471 us
--------------- round 179 ---------------
seed = 3909106931
maxLevel = 4
n265 is replaced by n171 with estimated error 0.0207
error = 0.0207
area = 1930
delay = 12.7
#gates = 782
output circuit appNtk/alu4_179_0.0207_1930_12.7.blif
time = 2715576497 us
--------------- round 180 ---------------
seed = 940340809
maxLevel = 4
n1042 is replaced by one with estimated error 0.02111
error = 0.02111
area = 1921
delay = 12.7
#gates = 778
output circuit appNtk/alu4_180_0.02111_1921_12.7.blif
time = 2726446810 us
--------------- round 181 ---------------
seed = 2193191309
maxLevel = 4
n419 is replaced by zero with estimated error 0.02182
error = 0.02182
area = 1919
delay = 12.7
#gates = 777
output circuit appNtk/alu4_181_0.02182_1919_12.7.blif
time = 2736687438 us
--------------- round 182 ---------------
seed = 658896327
maxLevel = 4
n1033 is replaced by one with estimated error 0.02163
error = 0.02163
area = 1917
delay = 12.7
#gates = 776
output circuit appNtk/alu4_182_0.02163_1917_12.7.blif
time = 2744571874 us
--------------- round 183 ---------------
seed = 2173812099
maxLevel = 4
n591 is replaced by one with estimated error 0.02258
error = 0.02258
area = 1914
delay = 12.7
#gates = 775
output circuit appNtk/alu4_183_0.02258_1914_12.7.blif
time = 2751692269 us
--------------- round 184 ---------------
seed = 1436726249
maxLevel = 4
n760 is replaced by n636 with estimated error 0.02281
error = 0.02281
area = 1906
delay = 12.7
#gates = 772
output circuit appNtk/alu4_184_0.02281_1906_12.7.blif
time = 2760894796 us
--------------- round 185 ---------------
seed = 602948206
maxLevel = 4
n761 is replaced by one with estimated error 0.02228
error = 0.02228
area = 1903
delay = 12.7
#gates = 770
output circuit appNtk/alu4_185_0.02228_1903_12.7.blif
time = 2770749645 us
--------------- round 186 ---------------
seed = 2728209257
maxLevel = 4
n231 is replaced by one with estimated error 0.02208
error = 0.02208
area = 1900
delay = 12.7
#gates = 769
output circuit appNtk/alu4_186_0.02208_1900_12.7.blif
time = 2778068081 us
--------------- round 187 ---------------
seed = 64364374
maxLevel = 4
n326 is replaced by n267 with estimated error 0.02341
error = 0.02341
area = 1896
delay = 12.7
#gates = 768
output circuit appNtk/alu4_187_0.02341_1896_12.7.blif
time = 2784693196 us
--------------- round 188 ---------------
seed = 2719390912
maxLevel = 4
n742 is replaced by one with estimated error 0.02441
error = 0.02441
area = 1890
delay = 12.7
#gates = 766
output circuit appNtk/alu4_188_0.02441_1890_12.7.blif
time = 2791542580 us
--------------- round 189 ---------------
seed = 3235286645
maxLevel = 4
n550 is replaced by n121 with estimated error 0.02255
error = 0.02255
area = 1888
delay = 12.7
#gates = 765
output circuit appNtk/alu4_189_0.02255_1888_12.7.blif
time = 2798387284 us
--------------- round 190 ---------------
seed = 964784569
maxLevel = 4
n1123 is replaced by one with estimated error 0.0239
error = 0.0239
area = 1884
delay = 12.7
#gates = 763
output circuit appNtk/alu4_190_0.0239_1884_12.7.blif
time = 2805247522 us
--------------- round 191 ---------------
seed = 1565930126
maxLevel = 4
n195 is replaced by n878 with estimated error 0.02445
error = 0.02445
area = 1883
delay = 12.7
#gates = 762
output circuit appNtk/alu4_191_0.02445_1883_12.7.blif
time = 2811796404 us
--------------- round 192 ---------------
seed = 3790805082
maxLevel = 4
n745 is replaced by n184 with estimated error 0.02426
error = 0.02426
area = 1880
delay = 12.7
#gates = 761
output circuit appNtk/alu4_192_0.02426_1880_12.7.blif
time = 2818698612 us
--------------- round 193 ---------------
seed = 1832205364
maxLevel = 4
n920 is replaced by one with estimated error 0.02391
error = 0.02391
area = 1876
delay = 12.7
#gates = 760
output circuit appNtk/alu4_193_0.02391_1876_12.7.blif
time = 2825415165 us
--------------- round 194 ---------------
seed = 2360629199
maxLevel = 4
n592 is replaced by n327 with estimated error 0.0243
error = 0.0243
area = 1872
delay = 12.7
#gates = 759
output circuit appNtk/alu4_194_0.0243_1872_12.7.blif
time = 2831838040 us
--------------- round 195 ---------------
seed = 2435572975
maxLevel = 4
n179 is replaced by n1061 with estimated error 0.02485
error = 0.02485
area = 1866
delay = 12.7
#gates = 756
output circuit appNtk/alu4_195_0.02485_1866_12.7.blif
time = 2838805071 us
--------------- round 196 ---------------
seed = 14812277
maxLevel = 4
n213 is replaced by n139 with estimated error 0.02543
error = 0.02543
area = 1845
delay = 12.7
#gates = 748
output circuit appNtk/alu4_196_0.02543_1845_12.7.blif
time = 2845319994 us
--------------- round 197 ---------------
seed = 2627769562
maxLevel = 4
n252 is replaced by n182 with estimated error 0.02549
error = 0.02549
area = 1822
delay = 12.7
#gates = 740
output circuit appNtk/alu4_197_0.02549_1822_12.7.blif
time = 2851683958 us
--------------- round 198 ---------------
seed = 845393938
maxLevel = 4
n220 is replaced by n182 with estimated error 0.02556
error = 0.02556
area = 1819
delay = 12.7
#gates = 739
output circuit appNtk/alu4_198_0.02556_1819_12.7.blif
time = 2858365085 us
--------------- round 199 ---------------
seed = 422157204
maxLevel = 4
n158 is replaced by n156 with estimated error 0.02561
error = 0.02561
area = 1809
delay = 12.7
#gates = 735
output circuit appNtk/alu4_199_0.02561_1809_12.7.blif
time = 2864514573 us
--------------- round 200 ---------------
seed = 813177487
maxLevel = 4
n145 is replaced by n168 with estimated error 0.02498
error = 0.02498
area = 1800
delay = 12.7
#gates = 732
output circuit appNtk/alu4_200_0.02498_1800_12.7.blif
time = 2870408714 us
--------------- round 201 ---------------
seed = 1185578885
maxLevel = 4
n163 is replaced by one with estimated error 0.02497
error = 0.02497
area = 1797
delay = 12.7
#gates = 730
output circuit appNtk/alu4_201_0.02497_1797_12.7.blif
time = 2876830819 us
--------------- round 202 ---------------
seed = 676290703
maxLevel = 4
n1019 is replaced by n182 with estimated error 0.02519
error = 0.02519
area = 1794
delay = 12.7
#gates = 729
output circuit appNtk/alu4_202_0.02519_1794_12.7.blif
time = 2883010798 us
--------------- round 203 ---------------
seed = 1634758600
maxLevel = 4
n657 is replaced by n495 with estimated error 0.02561
error = 0.02561
area = 1789
delay = 12.7
#gates = 726
output circuit appNtk/alu4_203_0.02561_1789_12.7.blif
time = 2888791706 us
--------------- round 204 ---------------
seed = 3902833851
maxLevel = 4
n217 is replaced by n182 with estimated error 0.02536
error = 0.02536
area = 1779
delay = 12.7
#gates = 723
output circuit appNtk/alu4_204_0.02536_1779_12.7.blif
time = 2894716359 us
--------------- round 205 ---------------
seed = 4004615310
maxLevel = 4
n1122 is replaced by n1064 with estimated error 0.02537
error = 0.02537
area = 1777
delay = 12.7
#gates = 722
output circuit appNtk/alu4_205_0.02537_1777_12.7.blif
time = 2900968385 us
--------------- round 206 ---------------
seed = 2404543336
maxLevel = 4
n344 is replaced by n97 with estimated error 0.02535
error = 0.02535
area = 1774
delay = 12.7
#gates = 721
output circuit appNtk/alu4_206_0.02535_1774_12.7.blif
time = 2906753450 us
--------------- round 207 ---------------
seed = 1290736871
maxLevel = 4
n1072 is replaced by zero with estimated error 0.0267
error = 0.0267
area = 1768
delay = 12.7
#gates = 719
output circuit appNtk/alu4_207_0.0267_1768_12.7.blif
time = 2912594006 us
--------------- round 208 ---------------
seed = 2844792123
maxLevel = 4
n1082 is replaced by one with estimated error 0.02643
error = 0.02643
area = 1758
delay = 12.7
#gates = 715
output circuit appNtk/alu4_208_0.02643_1758_12.7.blif
time = 2918368024 us
--------------- round 209 ---------------
seed = 1617715111
maxLevel = 4
n1078 is replaced by zero with estimated error 0.02801
error = 0.02801
area = 1747
delay = 12.7
#gates = 711
output circuit appNtk/alu4_209_0.02801_1747_12.7.blif
time = 2923691086 us
--------------- round 210 ---------------
seed = 3393095355
maxLevel = 4
n350 is replaced by zero with estimated error 0.02695
error = 0.02695
area = 1745
delay = 12.7
#gates = 710
output circuit appNtk/alu4_210_0.02695_1745_12.7.blif
time = 2929132282 us
--------------- round 211 ---------------
seed = 1289871918
maxLevel = 4
n186 is replaced by n182 with inverter with estimated error 0.0277
error = 0.0277
area = 1740
delay = 12.7
#gates = 709
output circuit appNtk/alu4_211_0.0277_1740_12.7.blif
time = 2934586362 us
--------------- round 212 ---------------
seed = 1061923961
maxLevel = 4
n234 is replaced by zero with estimated error 0.02775
error = 0.02775
area = 1734
delay = 12.7
#gates = 707
output circuit appNtk/alu4_212_0.02775_1734_12.7.blif
time = 2939846652 us
--------------- round 213 ---------------
seed = 2306573312
maxLevel = 4
n1083 is replaced by zero with estimated error 0.02853
error = 0.02853
area = 1724
delay = 12.7
#gates = 703
output circuit appNtk/alu4_213_0.02853_1724_12.7.blif
time = 2945018770 us
--------------- round 214 ---------------
seed = 2531403425
maxLevel = 4
n1036 is replaced by one with estimated error 0.02838
error = 0.02838
area = 1722
delay = 12.7
#gates = 702
output circuit appNtk/alu4_214_0.02838_1722_12.7.blif
time = 2950385391 us
--------------- round 215 ---------------
seed = 2994314137
maxLevel = 4
n923 is replaced by zero with estimated error 0.02888
error = 0.02888
area = 1701
delay = 12.7
#gates = 693
output circuit appNtk/alu4_215_0.02888_1701_12.7.blif
time = 2955673992 us
--------------- round 216 ---------------
seed = 1596814811
maxLevel = 4
n910 is replaced by zero with estimated error 0.02905
error = 0.02905
area = 1697
delay = 12.7
#gates = 691
output circuit appNtk/alu4_216_0.02905_1697_12.7.blif
time = 2960627841 us
--------------- round 217 ---------------
seed = 1171404060
maxLevel = 4
n225 is replaced by n190 with estimated error 0.02916
error = 0.02916
area = 1695
delay = 12.7
#gates = 690
output circuit appNtk/alu4_217_0.02916_1695_12.7.blif
time = 2965889545 us
--------------- round 218 ---------------
seed = 2643230687
maxLevel = 4
n1090 is replaced by one with estimated error 0.02982
error = 0.02982
area = 1684
delay = 12.7
#gates = 687
output circuit appNtk/alu4_218_0.02982_1684_12.7.blif
time = 2970939620 us
--------------- round 219 ---------------
seed = 1849540173
maxLevel = 4
n969 is replaced by one with estimated error 0.0302
error = 0.0302
area = 1676
delay = 12.7
#gates = 684
output circuit appNtk/alu4_219_0.0302_1676_12.7.blif
time = 2975791616 us
--------------- round 220 ---------------
seed = 924214422
maxLevel = 4
n642 is replaced by one with estimated error 0.03004
error = 0.03004
area = 1673
delay = 12.7
#gates = 683
output circuit appNtk/alu4_220_0.03004_1673_12.7.blif
time = 2980878443 us
--------------- round 221 ---------------
seed = 1722239924
maxLevel = 4
n622 is replaced by n413 with estimated error 0.03013
error = 0.03013
area = 1670
delay = 12.7
#gates = 682
output circuit appNtk/alu4_221_0.03013_1670_12.7.blif
time = 2985827584 us
--------------- round 222 ---------------
seed = 204129643
maxLevel = 4
n612 is replaced by zero with estimated error 0.03147
error = 0.03147
area = 1668
delay = 12.7
#gates = 681
output circuit appNtk/alu4_222_0.03147_1668_12.7.blif
time = 2990564595 us
--------------- round 223 ---------------
seed = 415922761
maxLevel = 4
n1040 is replaced by n913 with estimated error 0.03084
error = 0.03084
area = 1665
delay = 12.7
#gates = 680
output circuit appNtk/alu4_223_0.03084_1665_12.7.blif
time = 2995617557 us
--------------- round 224 ---------------
seed = 3693202962
maxLevel = 4
n656 is replaced by one with estimated error 0.03127
error = 0.03127
area = 1663
delay = 12.7
#gates = 679
output circuit appNtk/alu4_224_0.03127_1663_12.7.blif
time = 3000619597 us
--------------- round 225 ---------------
seed = 1161451767
maxLevel = 4
n552 is replaced by one with estimated error 0.03161
error = 0.03161
area = 1654
delay = 12.7
#gates = 676
output circuit appNtk/alu4_225_0.03161_1654_12.7.blif
time = 3005230192 us
--------------- round 226 ---------------
seed = 1629268963
maxLevel = 4
n663 is replaced by n661 with estimated error 0.03116
error = 0.03116
area = 1648
delay = 12.7
#gates = 674
output circuit appNtk/alu4_226_0.03116_1648_12.7.blif
time = 3009779905 us
--------------- round 227 ---------------
seed = 1165132401
maxLevel = 4
n658 is replaced by n40 with estimated error 0.03182
error = 0.03182
area = 1645
delay = 12.7
#gates = 673
output circuit appNtk/alu4_227_0.03182_1645_12.7.blif
time = 3014426149 us
--------------- round 228 ---------------
seed = 1356723295
maxLevel = 4
n1056 is replaced by n1061 with estimated error 0.03293
error = 0.03293
area = 1639
delay = 12.7
#gates = 670
output circuit appNtk/alu4_228_0.03293_1639_12.7.blif
time = 3018903989 us
--------------- round 229 ---------------
seed = 1118046290
maxLevel = 4
n358 is replaced by n149 with estimated error 0.03273
error = 0.03273
area = 1636
delay = 12.7
#gates = 669
output circuit appNtk/alu4_229_0.03273_1636_12.7.blif
time = 3023350150 us
--------------- round 230 ---------------
seed = 4266498212
maxLevel = 4
n363 is replaced by n88 with estimated error 0.03219
error = 0.03219
area = 1634
delay = 12.7
#gates = 668
output circuit appNtk/alu4_230_0.03219_1634_12.7.blif
time = 3028046503 us
--------------- round 231 ---------------
seed = 3116821624
maxLevel = 4
n1143 is replaced by one with estimated error 0.03285
error = 0.03285
area = 1633
delay = 12.7
#gates = 667
output circuit appNtk/alu4_231_0.03285_1633_12.7.blif
time = 3032463353 us
--------------- round 232 ---------------
seed = 1677022892
maxLevel = 4
n1058 is replaced by n134 with estimated error 0.03321
error = 0.03321
area = 1628
delay = 12.7
#gates = 664
output circuit appNtk/alu4_232_0.03321_1628_12.7.blif
time = 3036863001 us
--------------- round 233 ---------------
seed = 2367814119
maxLevel = 4
n94 is replaced by n56 with estimated error 0.03401
error = 0.03401
area = 1621
delay = 12.7
#gates = 661
output circuit appNtk/alu4_233_0.03401_1621_12.7.blif
time = 3041266545 us
--------------- round 234 ---------------
seed = 851150093
maxLevel = 4
n327 is replaced by zero with estimated error 0.03378
error = 0.03378
area = 1619
delay = 12.7
#gates = 660
output circuit appNtk/alu4_234_0.03378_1619_12.7.blif
time = 3045886661 us
--------------- round 235 ---------------
seed = 3439234741
maxLevel = 4
n959 is replaced by one with estimated error 0.03367
error = 0.03367
area = 1612
delay = 12.7
#gates = 658
output circuit appNtk/alu4_235_0.03367_1612_12.7.blif
time = 3050201128 us
--------------- round 236 ---------------
seed = 333314598
maxLevel = 4
n1009 is replaced by one with estimated error 0.03408
error = 0.03408
area = 1606
delay = 12.7
#gates = 656
output circuit appNtk/alu4_236_0.03408_1606_12.7.blif
time = 3054491459 us
--------------- round 237 ---------------
seed = 2817504647
maxLevel = 4
n423 is replaced by n724 with estimated error 0.03469
error = 0.03469
area = 1605
delay = 12.7
#gates = 655
output circuit appNtk/alu4_237_0.03469_1605_12.7.blif
time = 3058958442 us
--------------- round 238 ---------------
seed = 657904676
maxLevel = 4
n646 is replaced by n643 with estimated error 0.03591
error = 0.03591
area = 1597
delay = 12.7
#gates = 652
output circuit appNtk/alu4_238_0.03591_1597_12.7.blif
time = 3063212326 us
--------------- round 239 ---------------
seed = 2882258634
maxLevel = 4
n1039 is replaced by zero with estimated error 0.03497
error = 0.03497
area = 1593
delay = 12.7
#gates = 650
output circuit appNtk/alu4_239_0.03497_1593_12.7.blif
time = 3067416389 us
--------------- round 240 ---------------
seed = 315362401
maxLevel = 4
n1059 is replaced by n132 with estimated error 0.03655
error = 0.03655
area = 1590
delay = 12.7
#gates = 649
output circuit appNtk/alu4_240_0.03655_1590_12.7.blif
time = 3071598932 us
--------------- round 241 ---------------
seed = 2113854155
maxLevel = 4
n777 is replaced by n125 with estimated error 0.0359
error = 0.0359
area = 1587
delay = 12.7
#gates = 648
output circuit appNtk/alu4_241_0.0359_1587_12.7.blif
time = 3075862372 us
--------------- round 242 ---------------
seed = 3881348529
maxLevel = 4
n501 is replaced by one with estimated error 0.03677
error = 0.03677
area = 1571
delay = 12.7
#gates = 642
output circuit appNtk/alu4_242_0.03677_1571_12.7.blif
time = 3080017113 us
--------------- round 243 ---------------
seed = 2287190494
maxLevel = 4
n348 is replaced by one with estimated error 0.03845
error = 0.03845
area = 1555
delay = 12.7
#gates = 636
output circuit appNtk/alu4_243_0.03845_1555_12.7.blif
time = 3084097097 us
--------------- round 244 ---------------
seed = 767923243
maxLevel = 4
n1030 is replaced by one with estimated error 0.0393
error = 0.0393
area = 1539
delay = 12.7
#gates = 629
output circuit appNtk/alu4_244_0.0393_1539_12.7.blif
time = 3088117436 us
--------------- round 245 ---------------
seed = 3757272439
maxLevel = 4
n565 is replaced by one with estimated error 0.04044
error = 0.04044
area = 1523
delay = 12.7
#gates = 623
output circuit appNtk/alu4_245_0.04044_1523_12.7.blif
time = 3092270430 us
--------------- round 246 ---------------
seed = 1896978821
maxLevel = 4
n735 is replaced by one with estimated error 0.04069
error = 0.04069
area = 1521
delay = 12.7
#gates = 622
output circuit appNtk/alu4_246_0.04069_1521_12.7.blif
time = 3096100290 us
--------------- round 247 ---------------
seed = 300139950
maxLevel = 4
n664 is replaced by one with estimated error 0.03993
error = 0.03993
area = 1518
delay = 12.7
#gates = 621
output circuit appNtk/alu4_247_0.03993_1518_12.7.blif
time = 3099939858 us
--------------- round 248 ---------------
seed = 3450927966
maxLevel = 4
n460 is replaced by zero with estimated error 0.04071
error = 0.04071
area = 1512
delay = 12.7
#gates = 619
output circuit appNtk/alu4_248_0.04071_1512_12.7.blif
time = 3103974373 us
--------------- round 249 ---------------
seed = 1641686448
maxLevel = 4
n908 is replaced by one with estimated error 0.04149
error = 0.04149
area = 1503
delay = 12.7
#gates = 616
output circuit appNtk/alu4_249_0.04149_1503_12.7.blif
time = 3107765302 us
--------------- round 250 ---------------
seed = 3186063902
maxLevel = 4
n601 is replaced by n599 with estimated error 0.04332
error = 0.04332
area = 1496
delay = 12.7
#gates = 613
output circuit appNtk/alu4_250_0.04332_1496_12.7.blif
time = 3111495309 us
--------------- round 251 ---------------
seed = 1838662914
maxLevel = 4
n291 is replaced by one with estimated error 0.04359
error = 0.04359
area = 1490
delay = 12.7
#gates = 611
output circuit appNtk/alu4_251_0.04359_1490_12.7.blif
time = 3115197549 us
--------------- round 252 ---------------
seed = 1269104866
maxLevel = 4
n1093 is replaced by one with estimated error 0.04266
error = 0.04266
area = 1486
delay = 12.7
#gates = 610
output circuit appNtk/alu4_252_0.04266_1486_12.7.blif
time = 3119061527 us
--------------- round 253 ---------------
seed = 4265335119
maxLevel = 4
n721 is replaced by one with estimated error 0.0438
error = 0.0438
area = 1480
delay = 12.7
#gates = 608
output circuit appNtk/alu4_253_0.0438_1480_12.7.blif
time = 3122719561 us
--------------- round 254 ---------------
seed = 3667597071
maxLevel = 4
n691 is replaced by n168 with estimated error 0.04351
error = 0.04351
area = 1478
delay = 12.7
#gates = 607
output circuit appNtk/alu4_254_0.04351_1478_12.7.blif
time = 3126343919 us
--------------- round 255 ---------------
seed = 613238431
maxLevel = 4
n524 is replaced by n493 with estimated error 0.04848
error = 0.04848
area = 1424
delay = 12.7
#gates = 586
output circuit appNtk/alu4_255_0.04848_1424_12.7.blif
time = 3129966799 us
--------------- round 256 ---------------
seed = 2260494918
maxLevel = 4
n354 is replaced by n869 with estimated error 0.04899
error = 0.04899
area = 1422
delay = 12.7
#gates = 585
output circuit appNtk/alu4_256_0.04899_1422_12.7.blif
time = 3133294014 us
--------------- round 257 ---------------
seed = 1499352271
maxLevel = 4
n1103 is replaced by n221 with estimated error 0.04903
error = 0.04903
area = 1420
delay = 12.7
#gates = 584
output circuit appNtk/alu4_257_0.04903_1420_12.7.blif
time = 3136580495 us
--------------- round 258 ---------------
seed = 3958439588
maxLevel = 4
n736 is replaced by n36 with estimated error 0.04917
error = 0.04917
area = 1418
delay = 12.7
#gates = 583
output circuit appNtk/alu4_258_0.04917_1418_12.7.blif
time = 3139856939 us
--------------- round 259 ---------------
seed = 1473132230
maxLevel = 4
exceed error bound
