# Auto-generated project tcl file


create_project ohwr_wrpc_wrc_board_kasli_0 -force

set_property part xc7z030ffg676-3 [current_project]



set_property generic {g_dpram_initf=../wrc_phy16.bram } [get_filesets sources_1]

read_vhdl {src/ohwr_etherbone_etherbone_pkg_0/etherbone_pkg.vhd}
read_vhdl {src/ohwr_general-cores_axi4_pkg_0/axi/axi4_pkg.vhd}
read_vhdl {src/ohwr_general-cores_gencores_pkg_0/common/gencores_pkg.vhd}
read_vhdl {src/ohwr_general-cores_genram_pkg_0/genrams/genram_pkg.vhd}
read_vhdl {src/ohwr_general-cores_wb_clock_monitor_0/wishbone/wb_clock_monitor/clock_monitor_wbgen2_pkg.vhd}
read_vhdl {src/ohwr_general-cores_wb_clock_monitor_0/wishbone/wb_clock_monitor/clock_monitor_wb.vhd}
read_vhdl {src/ohwr_general-cores_wb_clock_monitor_0/wishbone/wb_clock_monitor/xwb_clock_monitor.vhd}
read_vhdl {src/ohwr_general-cores_wb_crossbar_0/wishbone/wb_crossbar/sdb_rom.vhd}
read_vhdl {src/ohwr_general-cores_wb_crossbar_0/wishbone/wb_crossbar/xwb_crossbar.vhd}
read_vhdl {src/ohwr_general-cores_wb_crossbar_0/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd}
read_verilog {src/ohwr_general-cores_wb_onewire_master_0/wishbone/wb_onewire_master/sockit_owm.v}
read_vhdl {src/ohwr_general-cores_wb_onewire_master_0/wishbone/wb_onewire_master/wb_onewire_master.vhd}
read_vhdl {src/ohwr_general-cores_wb_onewire_master_0/wishbone/wb_onewire_master/xwb_onewire_master.vhd}
read_vhdl {src/ohwr_general-cores_wb_simple_uart_0/wishbone/wb_uart/uart_async_rx.vhd}
read_vhdl {src/ohwr_general-cores_wb_simple_uart_0/wishbone/wb_uart/uart_async_tx.vhd}
read_vhdl {src/ohwr_general-cores_wb_simple_uart_0/wishbone/wb_uart/uart_baud_gen.vhd}
read_vhdl {src/ohwr_general-cores_wb_simple_uart_0/wishbone/wb_uart/simple_uart_wb.vhd}
read_vhdl {src/ohwr_general-cores_wb_simple_uart_0/wishbone/wb_uart/simple_uart_pkg.vhd}
read_vhdl {src/ohwr_general-cores_wb_simple_uart_0/wishbone/wb_uart/wb_simple_uart.vhd}
read_vhdl {src/ohwr_general-cores_wb_simple_uart_0/wishbone/wb_uart/xwb_simple_uart.vhd}
read_vhdl {src/ohwr_general-cores_wbgen2_0/wishbone/wbgen2/wbgen2_dpssram.vhd}
read_vhdl {src/ohwr_general-cores_wbgen2_0/wishbone/wbgen2/wbgen2_eic.vhd}
read_vhdl {src/ohwr_general-cores_wbgen2_0/wishbone/wbgen2/wbgen2_fifo_async.vhd}
read_vhdl {src/ohwr_general-cores_wbgen2_0/wishbone/wbgen2/wbgen2_fifo_sync.vhd}
read_vhdl {src/ohwr_general-cores_wbgen2_0/wishbone/wbgen2/wbgen2_pkg.vhd}
read_vhdl {src/ohwr_general-cores_wbgen2_pkg_0/wishbone/wbgen2/wbgen2_pkg.vhd}
read_vhdl {src/ohwr_general-cores_wishbone_pkg_0/wishbone/wishbone_pkg.vhd}
read_vhdl {src/ohwr_timing_dmtd_phase_meas_0/timing/dmtd_phase_meas.vhd}
read_vhdl {src/ohwr_timing_dmtd_phase_meas_0/timing/dmtd_with_deglitcher.vhd}
read_verilog {src/ohwr_urv_cpu_core_0/rtl/urv_exec.v}
read_verilog {src/ohwr_urv_cpu_core_0/rtl/urv_fetch.v}
read_verilog {src/ohwr_urv_cpu_core_0/rtl/urv_decode.v}
read_verilog {src/ohwr_urv_cpu_core_0/rtl/urv_regfile.v}
read_verilog {src/ohwr_urv_cpu_core_0/rtl/urv_writeback.v}
read_verilog {src/ohwr_urv_cpu_core_0/rtl/urv_shifter.v}
read_verilog {src/ohwr_urv_cpu_core_0/rtl/urv_multiply.v}
read_verilog {src/ohwr_urv_cpu_core_0/rtl/urv_divide.v}
read_verilog {src/ohwr_urv_cpu_core_0/rtl/urv_csr.v}
read_verilog {src/ohwr_urv_cpu_core_0/rtl/urv_timer.v}
read_verilog {src/ohwr_urv_cpu_core_0/rtl/urv_exceptions.v}
read_verilog {src/ohwr_urv_cpu_core_0/rtl/urv_ecc.v}
read_verilog {src/ohwr_urv_cpu_core_0/rtl/urv_cpu.v}
read_vhdl {src/ohwr_urv_urv_pkg_0/rtl/urv_pkg.vhd}
read_vhdl {src/ohwr_wrpc_disparity_gen_pkg_0/wr_tbi_phy/disparity_gen_pkg.vhd}
read_vhdl {src/ohwr_wrpc_fabric_0/fabric/wr_fabric_pkg.vhd}
read_vhdl {src/ohwr_wrpc_fabric_0/fabric/xwb_fabric_sink.vhd}
read_vhdl {src/ohwr_wrpc_fabric_0/fabric/xwb_fabric_source.vhd}
read_vhdl {src/ohwr_wrpc_fabric_0/fabric/xwrf_mux.vhd}
read_vhdl {src/ohwr_wrpc_fabric_0/fabric/xwrf_reg.vhd}
read_vhdl {src/ohwr_wrpc_timing_0/timing/dmtd_phase_meas.vhd}
read_vhdl {src/ohwr_wrpc_timing_0/timing/dmtd_with_deglitcher.vhd}
read_vhdl {src/ohwr_wrpc_timing_0/timing/dmtd_sampler.vhd}
read_vhdl {src/ohwr_wrpc_timing_0/timing/multi_dmtd_with_deglitcher.vhd}
read_vhdl {src/ohwr_wrpc_timing_0/timing/hpll_period_detect.vhd}
read_vhdl {src/ohwr_wrpc_timing_0/timing/pulse_gen.vhd}
read_vhdl {src/ohwr_wrpc_timing_0/timing/pulse_stamper.vhd}
read_vhdl {src/ohwr_wrpc_timing_0/timing/pulse_stamper_sync.vhd}
read_vhdl {src/ohwr_wrpc_wr_fabric_pkg_0/fabric/wr_fabric_pkg.vhd}
read_vhdl {src/ohwr_wrpc_wr_pps_gen_0/wr_pps_gen/pps_gen_wb.vhd}
read_vhdl {src/ohwr_wrpc_wr_pps_gen_0/wr_pps_gen/wr_pps_gen.vhd}
read_vhdl {src/ohwr_wrpc_wr_pps_gen_0/wr_pps_gen/xwr_pps_gen.vhd}
read_vhdl {src/ohwr_wrpc_wr_si549_interface_0/wr_si549_interface/si549_if_wb.vhd}
read_vhdl {src/ohwr_wrpc_wr_si549_interface_0/wr_si549_interface/wr_si549_interface.vhd}
read_vhdl {src/ohwr_wrpc_wr_softpll_0/wr_softpll_ng/softpll_pkg.vhd}
read_vhdl {src/ohwr_wrpc_wr_softpll_0/wr_softpll_ng/spll_aligner.vhd}
read_vhdl {src/ohwr_wrpc_wr_softpll_0/wr_softpll_ng/spll_wb_slave.vhd}
read_vhdl {src/ohwr_wrpc_wr_softpll_0/wr_softpll_ng/spll_wbgen2_pkg.vhd}
read_vhdl {src/ohwr_wrpc_wr_softpll_0/wr_softpll_ng/wr_softpll_ng.vhd}
read_vhdl {src/ohwr_wrpc_wr_softpll_0/wr_softpll_ng/xwr_softpll_ng.vhd}
read_vhdl {src/ohwr_wrpc_wr_streamers_0/wr_streamers/wr_streamers_wbgen2_pkg.vhd}
read_vhdl {src/ohwr_wrpc_wr_streamers_0/wr_streamers/streamers_priv_pkg.vhd}
read_vhdl {src/ohwr_wrpc_wr_streamers_0/wr_streamers/streamers_pkg.vhd}
read_vhdl {src/ohwr_wrpc_wr_streamers_0/wr_streamers/xrtx_streamers_stats.vhd}
read_vhdl {src/ohwr_wrpc_wr_streamers_0/wr_streamers/xtx_streamer.vhd}
read_vhdl {src/ohwr_wrpc_wr_streamers_0/wr_streamers/tx_streamer.vhd}
read_vhdl {src/ohwr_wrpc_wr_streamers_0/wr_streamers/xrx_streamer.vhd}
read_vhdl {src/ohwr_wrpc_wr_streamers_0/wr_streamers/rx_streamer.vhd}
read_vhdl {src/ohwr_wrpc_wr_streamers_0/wr_streamers/escape_inserter.vhd}
read_vhdl {src/ohwr_wrpc_wr_streamers_0/wr_streamers/escape_detector.vhd}
read_vhdl {src/ohwr_wrpc_wr_streamers_0/wr_streamers/dropping_buffer.vhd}
read_vhdl {src/ohwr_wrpc_wr_streamers_0/wr_streamers/xwr_streamers.vhd}
read_vhdl {src/ohwr_wrpc_wr_streamers_0/wr_streamers/wr_streamers_wb.vhd}
read_vhdl {src/ohwr_wrpc_wr_streamers_0/wr_streamers/xtx_streamers_stats.vhd}
read_vhdl {src/ohwr_wrpc_wr_streamers_0/wr_streamers/xrx_streamers_stats.vhd}
read_vhdl {src/ohwr_wrpc_wr_streamers_0/wr_streamers/fixed_latency_delay.vhd}
read_vhdl {src/ohwr_wrpc_wr_streamers_0/wr_streamers/fixed_latency_ts_match.vhd}
read_vhdl {src/ohwr_wrpc_wr_streamers_0/wr_streamers/fifo_showahead_adapter.vhd}
read_vhdl {src/ohwr_wrpc_wr_streamers_0/wr_streamers/ts_restore_tai.vhd}
read_vhdl {src/ohwr_general-cores_axi4lite_wb_bridge_0/axi/axi4lite_wb_bridge/xaxi4lite_wb_bridge.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gencores_pkg.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_crc_gen.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_moving_average.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_delay_line.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_extend_pulse.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_delay_gen.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_dual_pi_controller.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_reset.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_reset_multi_aasd.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_serial_dac.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_sync_ffs.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_arbitrated_mux.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_sync_register.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_sync.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_posedge.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_negedge.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_edge_detect.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_pulse_synchronizer.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_pulse_synchronizer2.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_frequency_meter.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_multichannel_frequency_meter.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_rr_arbiter.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_prio_encoder.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_word_packer.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_i2c_slave.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_simple_spi_master.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_glitch_filt.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_dyn_glitch_filt.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_comparator.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_big_adder.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_fsm_watchdog.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_bicolor_led_ctrl.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_single_reset_gen.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_async_signals_input_stage.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_dec_8b10b.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_enc_8b10b.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_dyn_extend_pulse.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_ds182x_interface.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_ds182x_readout/gc_ds182x_readout.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_sfp_i2c_adapter.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_async_counter_diff.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_sync_word_wr.vhd}
read_vhdl {src/ohwr_general-cores_common_0/common/gc_sync_word_rd.vhd}
read_vhdl {src/ohwr_general-cores_memory_loader_pkg_0/memory_loader_pkg.vhd}
read_vhdl {src/ohwr_general-cores_wb_axi4lite_bridge_0/wishbone/wb_axi4lite_bridge/wb_axi4lite_bridge.vhd}
read_vhdl {src/ohwr_general-cores_wb_axi4lite_bridge_0/wishbone/wb_axi4lite_bridge/xwb_axi4lite_bridge.vhd}
read_vhdl {src/ohwr_general-cores_wb_slave_adapter_0/wishbone/wb_slave_adapter/wb_slave_adapter.vhd}
read_verilog {src/ohwr_urv_xurv_core_0/rtl/urv_iram.v}
read_vhdl {src/ohwr_urv_xurv_core_0/rtl/xurv_core.vhd}
read_vhdl {src/ohwr_wrpc_wr_mini_nic_0/wr_mini_nic/minic_wbgen2_pkg.vhd}
read_vhdl {src/ohwr_wrpc_wr_mini_nic_0/wr_mini_nic/minic_packet_buffer.vhd}
read_vhdl {src/ohwr_wrpc_wr_mini_nic_0/wr_mini_nic/minic_wb_slave.vhd}
read_vhdl {src/ohwr_wrpc_wr_mini_nic_0/wr_mini_nic/wr_mini_nic.vhd}
read_vhdl {src/ohwr_wrpc_wr_mini_nic_0/wr_mini_nic/xwr_mini_nic.vhd}
read_vhdl {src/ohwr_wrpc_xwr_si549_interface_0/wr_si549_interface/xwr_si549_interface.vhd}
read_vhdl {src/ohwr_wrpc_xwrc_platform_xilinx_0/xilinx/wr_gtp_phy/family7-gtx/whiterabbit_gtxe2_channel_wrapper_gt.vhd}
read_vhdl {src/ohwr_wrpc_xwrc_platform_xilinx_0/xilinx/wr_gtp_phy/family7-gtx/wr_gtx_phy_family7.vhd}
read_vhdl {src/ohwr_wrpc_xwrc_platform_xilinx_0/xilinx/wr_gtp_phy/gtp_bitslide.vhd}
read_vhdl {src/ohwr_wrpc_xwrc_platform_xilinx_0/xilinx/wr_xilinx_pkg.vhd}
read_vhdl {src/ohwr_wrpc_xwrc_platform_xilinx_0/xilinx/xwrc_platform_xilinx.vhd}
read_vhdl {src/ohwr_general-cores_genram_0/genrams/common/inferred_sync_fifo.vhd}
read_vhdl {src/ohwr_general-cores_genram_0/genrams/common/inferred_async_fifo_dual_rst.vhd}
read_vhdl {src/ohwr_general-cores_genram_0/genrams/common/inferred_async_fifo.vhd}
read_vhdl {src/ohwr_general-cores_genram_0/genrams/common/generic_shiftreg_fifo.vhd}
read_vhdl {src/ohwr_general-cores_genram_0/genrams/cheby/cheby_pkg.vhd}
read_vhdl {src/ohwr_general-cores_genram_0/genrams/cheby/cheby_dpssram.vhd}
read_vhdl {src/ohwr_general-cores_genram_0/genrams/xilinx/generic_dpram.vhd}
read_vhdl {src/ohwr_general-cores_genram_0/genrams/xilinx/generic_dpram_sameclock.vhd}
read_vhdl {src/ohwr_general-cores_genram_0/genrams/xilinx/generic_dpram_dualclock.vhd}
read_vhdl {src/ohwr_general-cores_genram_0/genrams/xilinx/generic_simple_dpram.vhd}
read_vhdl {src/ohwr_general-cores_genram_0/genrams/xilinx/generic_dpram_split.vhd}
read_vhdl {src/ohwr_general-cores_genram_0/genrams/xilinx/generic_spram.vhd}
read_vhdl {src/ohwr_general-cores_genram_0/genrams/xilinx/gc_shiftreg.vhd}
read_vhdl {src/ohwr_general-cores_genram_0/genrams/generic/generic_async_fifo_dual_rst.vhd}
read_vhdl {src/ohwr_general-cores_genram_0/genrams/generic/generic_async_fifo.vhd}
read_vhdl {src/ohwr_general-cores_genram_0/genrams/generic/generic_sync_fifo.vhd}
read_vhdl {src/ohwr_general-cores_genram_0/genrams/generic/generic_async_fifo_mixedw.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/endpoint_private_pkg.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_rx_pcs_8bit.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_tx_pcs_8bit.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_tx_pcs_16bit.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_rx_pcs_16bit.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_autonegotiation.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_mdio_regs.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_1000basex_pcs.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_rx_crc_size_check.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_rx_bypass_queue.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_rx_path.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_rx_wb_master.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_rx_oob_insert.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_rx_early_address_match.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_clock_alignment_fifo.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_tx_path.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_tx_crc_inserter.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_tx_header_processor.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_tx_vlan_unit.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_tx_packet_injection.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_packet_filter.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_rx_vlan_unit.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_ts_counter.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_rx_status_reg_insert.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_timestamping_unit.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_leds_controller.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_rtu_header_extract.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_rx_buffer.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_sync_detect.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_sync_detect_16bit.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_wishbone_controller.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_registers_pkg.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_crc32_pkg.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/ep_tx_inject_ctrl.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/endpoint_pkg.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/wr_endpoint.vhd}
read_vhdl {src/ohwr_wrpc_wr_endpoint_0/wr_endpoint/xwr_endpoint.vhd}
read_vhdl {src/ohwr_wrpc_wr_core_0/wrc_core/wrc_cpu_csr_wbgen2_pkg.vhd}
read_vhdl {src/ohwr_wrpc_wr_core_0/wrc_core/wrc_syscon_pkg.vhd}
read_vhdl {src/ohwr_wrpc_wr_core_0/wrc_core/wrc_syscon_wb.vhd}
read_vhdl {src/ohwr_wrpc_wr_core_0/wrc_core/wrcore_pkg.vhd}
read_vhdl {src/ohwr_wrpc_wr_core_0/wrc_core/wrc_diags_dpram.vhd}
read_vhdl {src/ohwr_wrpc_wr_core_0/wrc_core/wrc_cpu_csr_wb.vhd}
read_vhdl {src/ohwr_wrpc_wr_core_0/wrc_core/wrc_periph.vhd}
read_vhdl {src/ohwr_wrpc_wr_core_0/wrc_core/wrc_urv_wrapper.vhd}
read_vhdl {src/ohwr_wrpc_wr_core_0/wrc_core/wr_core.vhd}
read_vhdl {src/ohwr_wrpc_xwrf_loopback_0/fabric/xwrf_loopback/lbk_pkg.vhd}
read_vhdl {src/ohwr_wrpc_xwrf_loopback_0/fabric/xwrf_loopback/lbk_wishbone_controller.vhd}
read_vhdl {src/ohwr_wrpc_xwrf_loopback_0/fabric/xwrf_loopback/wrf_loopback.vhd}
read_vhdl {src/ohwr_wrpc_xwrf_loopback_0/fabric/xwrf_loopback/xwrf_loopback.vhd}
read_vhdl {src/ohwr_wrpc_xwr_core_0/wrc_core/xwr_core.vhd}
read_vhdl {src/ohwr_wrpc_xwrc_board_common_0/common/wr_board_pkg.vhd}
read_vhdl {src/ohwr_wrpc_xwrc_board_common_0/common/xwrc_board_common.vhd}
read_vhdl {src/ohwr_wrpc_xwrc_board_kasli_0/kasli/wr_kasli_pkg.vhd}
read_vhdl {src/ohwr_wrpc_xwrc_board_kasli_0/kasli/xwrc_board_kasli_regs.vhd}
read_vhdl {src/ohwr_wrpc_xwrc_board_kasli_0/kasli/xwrc_board_kasli.vhd}
read_vhdl {src/ohwr_wrpc_wrc_board_kasli_0/kasli/wrc_board_kasli.vhd}
read_xdc {src/ohwr_wrpc_wrc_board_kasli_0/kasli/wrc_board_kasli_ip.xdc}

set_property include_dirs [list src/ohwr_urv_cpu_core_0/rtl .] [get_filesets sources_1]
set_property top wrc_board_kasli [current_fileset]
set_property source_mgmt_mode None [current_project]


