{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558703905968 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558703905982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 22:18:25 2019 " "Processing started: Fri May 24 22:18:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558703905982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558703905982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off single -c single " "Command: quartus_map --read_settings_files=on --write_settings_files=off single -c single" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558703905983 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558703907213 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558703907213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "epc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file epc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ePC-behavior " "Found design unit 1: ePC-behavior" {  } { { "ePC.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/ePC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558703923716 ""} { "Info" "ISGN_ENTITY_NAME" "1 ePC " "Found entity 1: ePC" {  } { { "ePC.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/ePC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558703923716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558703923716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "esignextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file esignextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eSignExtend-logic " "Found design unit 1: eSignExtend-logic" {  } { { "eSignExtend.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eSignExtend.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558703923725 ""} { "Info" "ISGN_ENTITY_NAME" "1 eSignExtend " "Found entity 1: eSignExtend" {  } { { "eSignExtend.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eSignExtend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558703923725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558703923725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eshiftadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eshiftadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eShiftAdder-behavior " "Found design unit 1: eShiftAdder-behavior" {  } { { "eShiftAdder.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eShiftAdder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558703923734 ""} { "Info" "ISGN_ENTITY_NAME" "1 eShiftAdder " "Found entity 1: eShiftAdder" {  } { { "eShiftAdder.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eShiftAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558703923734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558703923734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eregfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eregfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eRegFile-behavior " "Found design unit 1: eRegFile-behavior" {  } { { "eRegFile.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eRegFile.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558703923742 ""} { "Info" "ISGN_ENTITY_NAME" "1 eRegFile " "Found entity 1: eRegFile" {  } { { "eRegFile.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eRegFile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558703923742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558703923742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emux32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emux32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eMux32-logic " "Found design unit 1: eMux32-logic" {  } { { "eMUX32.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eMUX32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558703923750 ""} { "Info" "ISGN_ENTITY_NAME" "1 eMux32 " "Found entity 1: eMux32" {  } { { "eMUX32.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eMUX32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558703923750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558703923750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emux5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emux5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eMUX5-logic " "Found design unit 1: eMUX5-logic" {  } { { "eMUX5.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eMUX5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558703923758 ""} { "Info" "ISGN_ENTITY_NAME" "1 eMUX5 " "Found entity 1: eMUX5" {  } { { "eMUX5.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eMUX5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558703923758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558703923758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eimem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eimem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eImem-behavior " "Found design unit 1: eImem-behavior" {  } { { "eImem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eImem.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558703923767 ""} { "Info" "ISGN_ENTITY_NAME" "1 eImem " "Found entity 1: eImem" {  } { { "eImem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eImem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558703923767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558703923767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eDmem-behavior " "Found design unit 1: eDmem-behavior" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558703923775 ""} { "Info" "ISGN_ENTITY_NAME" "1 eDmem " "Found entity 1: eDmem" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558703923775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558703923775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "econtrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file econtrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eControl-logic " "Found design unit 1: eControl-logic" {  } { { "eControl.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eControl.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558703923784 ""} { "Info" "ISGN_ENTITY_NAME" "1 eControl " "Found entity 1: eControl" {  } { { "eControl.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558703923784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558703923784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ealu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ealu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eALU-behavior " "Found design unit 1: eALU-behavior" {  } { { "eALU.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558703923792 ""} { "Info" "ISGN_ENTITY_NAME" "1 eALU " "Found entity 1: eALU" {  } { { "eALU.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558703923792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558703923792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eadd4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eadd4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eAdd4-behavior " "Found design unit 1: eAdd4-behavior" {  } { { "eAdd4.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eAdd4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558703923800 ""} { "Info" "ISGN_ENTITY_NAME" "1 eAdd4 " "Found entity 1: eAdd4" {  } { { "eAdd4.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eAdd4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558703923800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558703923800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single.bdf 1 1 " "Found 1 design units, including 1 entities, in source file single.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 single " "Found entity 1: single" {  } { { "single.bdf" "" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558703923807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558703923807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yeshi.bdf 1 1 " "Found 1 design units, including 1 entities, in source file yeshi.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 yeshi " "Found entity 1: yeshi" {  } { { "yeshi.bdf" "" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/yeshi.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558703923813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558703923813 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "single " "Elaborating entity \"single\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558703924092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eControl eControl:inst2 " "Elaborating entity \"eControl\" for hierarchy \"eControl:inst2\"" {  } { { "single.bdf" "inst2" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { { 104 816 1024 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558703924126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eImem eImem:inst3 " "Elaborating entity \"eImem\" for hierarchy \"eImem:inst3\"" {  } { { "single.bdf" "inst3" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { { 336 248 480 416 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558703924130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM eImem:inst3\|LPM_ROM:data_memory " "Elaborating entity \"LPM_ROM\" for hierarchy \"eImem:inst3\|LPM_ROM:data_memory\"" {  } { { "eImem.vhd" "data_memory" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eImem.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558703924184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "eImem:inst3\|LPM_ROM:data_memory " "Elaborated megafunction instantiation \"eImem:inst3\|LPM_ROM:data_memory\"" {  } { { "eImem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eImem.vhd" 16 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558703924186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "eImem:inst3\|LPM_ROM:data_memory " "Instantiated megafunction \"eImem:inst3\|LPM_ROM:data_memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558703924186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558703924186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558703924186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558703924186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558703924186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE imem.mif " "Parameter \"LPM_FILE\" = \"imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558703924186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558703924186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558703924186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558703924186 ""}  } { { "eImem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eImem.vhd" 16 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558703924186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom eImem:inst3\|LPM_ROM:data_memory\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"eImem:inst3\|LPM_ROM:data_memory\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558703924282 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "eImem:inst3\|LPM_ROM:data_memory\|altrom:srom eImem:inst3\|LPM_ROM:data_memory " "Elaborated megafunction instantiation \"eImem:inst3\|LPM_ROM:data_memory\|altrom:srom\", which is child of megafunction instantiation \"eImem:inst3\|LPM_ROM:data_memory\"" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "eImem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eImem.vhd" 16 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558703924286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram eImem:inst3\|LPM_ROM:data_memory\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"eImem:inst3\|LPM_ROM:data_memory\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558703924392 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "eImem:inst3\|LPM_ROM:data_memory\|altrom:srom\|altsyncram:rom_block eImem:inst3\|LPM_ROM:data_memory " "Elaborated megafunction instantiation \"eImem:inst3\|LPM_ROM:data_memory\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"eImem:inst3\|LPM_ROM:data_memory\"" {  } { { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "eImem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eImem.vhd" 16 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558703924419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l961.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l961.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l961 " "Found entity 1: altsyncram_l961" {  } { { "db/altsyncram_l961.tdf" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/db/altsyncram_l961.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558703924504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558703924504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l961 eImem:inst3\|LPM_ROM:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_l961:auto_generated " "Elaborating entity \"altsyncram_l961\" for hierarchy \"eImem:inst3\|LPM_ROM:data_memory\|altrom:srom\|altsyncram:rom_block\|altsyncram_l961:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558703924508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ePC ePC:inst " "Elaborating entity \"ePC\" for hierarchy \"ePC:inst\"" {  } { { "single.bdf" "inst" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { { 336 48 224 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558703924537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eMux32 eMux32:inst13 " "Elaborating entity \"eMux32\" for hierarchy \"eMux32:inst13\"" {  } { { "single.bdf" "inst13" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { { -176 360 544 -64 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558703924541 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pIn0 eMUX32.vhd(18) " "VHDL Process Statement warning at eMUX32.vhd(18): signal \"pIn0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "eMUX32.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eMUX32.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558703924543 "|single|eMux32:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pIn1 eMUX32.vhd(20) " "VHDL Process Statement warning at eMUX32.vhd(20): signal \"pIn1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "eMUX32.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eMUX32.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558703924543 "|single|eMux32:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eALU eALU:inst6 " "Elaborating entity \"eALU\" for hierarchy \"eALU:inst6\"" {  } { { "single.bdf" "inst6" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { { 352 1328 1544 496 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558703924546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eRegFile eRegFile:inst4 " "Elaborating entity \"eRegFile\" for hierarchy \"eRegFile:inst4\"" {  } { { "single.bdf" "inst4" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { { 344 824 1088 520 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558703924551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eDmem eDmem:inst5 " "Elaborating entity \"eDmem\" for hierarchy \"eDmem:inst5\"" {  } { { "single.bdf" "inst5" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { { 368 1608 1848 512 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558703924561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ eDmem:inst5\|LPM_RAM_DQ:data_memory " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"eDmem:inst5\|LPM_RAM_DQ:data_memory\"" {  } { { "eDmem.vhd" "data_memory" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558703924637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "eDmem:inst5\|LPM_RAM_DQ:data_memory " "Elaborated megafunction instantiation \"eDmem:inst5\|LPM_RAM_DQ:data_memory\"" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 22 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558703924639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "eDmem:inst5\|LPM_RAM_DQ:data_memory " "Instantiated megafunction \"eDmem:inst5\|LPM_RAM_DQ:data_memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558703924639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558703924639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558703924639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558703924639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558703924639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558703924639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE dmem.mif " "Parameter \"LPM_FILE\" = \"dmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558703924639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558703924639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558703924639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558703924639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558703924639 ""}  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 22 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558703924639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram eDmem:inst5\|LPM_RAM_DQ:data_memory\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"eDmem:inst5\|LPM_RAM_DQ:data_memory\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 105 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558703924718 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone V device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone V devices " "Assertion warning: altram does not support Cyclone V device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone V devices" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 105 6 0 } } { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 22 0 0 } } { "single.bdf" "" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { { 368 1608 1848 512 "inst5" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558703924722 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "eDmem:inst5\|LPM_RAM_DQ:data_memory\|altram:sram eDmem:inst5\|LPM_RAM_DQ:data_memory " "Elaborated megafunction instantiation \"eDmem:inst5\|LPM_RAM_DQ:data_memory\|altram:sram\", which is child of megafunction instantiation \"eDmem:inst5\|LPM_RAM_DQ:data_memory\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 105 6 0 } } { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 22 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558703924725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram eDmem:inst5\|LPM_RAM_DQ:data_memory\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"eDmem:inst5\|LPM_RAM_DQ:data_memory\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558703924749 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "eDmem:inst5\|LPM_RAM_DQ:data_memory\|altram:sram\|altsyncram:ram_block eDmem:inst5\|LPM_RAM_DQ:data_memory " "Elaborated megafunction instantiation \"eDmem:inst5\|LPM_RAM_DQ:data_memory\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"eDmem:inst5\|LPM_RAM_DQ:data_memory\"" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 22 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558703924774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8sf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8sf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8sf1 " "Found entity 1: altsyncram_8sf1" {  } { { "db/altsyncram_8sf1.tdf" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/db/altsyncram_8sf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558703924856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558703924856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8sf1 eDmem:inst5\|LPM_RAM_DQ:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_8sf1:auto_generated " "Elaborating entity \"altsyncram_8sf1\" for hierarchy \"eDmem:inst5\|LPM_RAM_DQ:data_memory\|altram:sram\|altsyncram:ram_block\|altsyncram_8sf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558703924861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eMUX5 eMUX5:inst11 " "Elaborating entity \"eMUX5\" for hierarchy \"eMUX5:inst11\"" {  } { { "single.bdf" "inst11" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { { 544 512 688 656 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558703924889 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pIn1 eMUX5.vhd(18) " "VHDL Process Statement warning at eMUX5.vhd(18): signal \"pIn1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "eMUX5.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eMUX5.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558703924890 "|single|eMUX5:inst11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pIn0 eMUX5.vhd(20) " "VHDL Process Statement warning at eMUX5.vhd(20): signal \"pIn0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "eMUX5.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eMUX5.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558703924890 "|single|eMUX5:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eSignExtend eSignExtend:inst9 " "Elaborating entity \"eSignExtend\" for hierarchy \"eSignExtend:inst9\"" {  } { { "single.bdf" "inst9" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { { 536 840 1016 616 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558703924894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eAdd4 eAdd4:inst8 " "Elaborating entity \"eAdd4\" for hierarchy \"eAdd4:inst8\"" {  } { { "single.bdf" "inst8" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { { 176 248 424 256 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558703924898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eShiftAdder eShiftAdder:inst1 " "Elaborating entity \"eShiftAdder\" for hierarchy \"eShiftAdder:inst1\"" {  } { { "single.bdf" "inst1" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { { -24 1072 1256 56 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558703924902 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[31\] pInstruction\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[31\]\" to the node \"pInstruction\[31\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1558703927804 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[30\] pInstruction\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[30\]\" to the node \"pInstruction\[30\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1558703927804 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[29\] pInstruction\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[29\]\" to the node \"pInstruction\[29\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1558703927804 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[28\] pInstruction\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[28\]\" to the node \"pInstruction\[28\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1558703927804 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[27\] pInstruction\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[27\]\" to the node \"pInstruction\[27\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1558703927804 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[26\] pInstruction\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[26\]\" to the node \"pInstruction\[26\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1558703927804 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[5\] pInstruction\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[5\]\" to the node \"pInstruction\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1558703927804 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[4\] pInstruction\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[4\]\" to the node \"pInstruction\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1558703927804 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[3\] pInstruction\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[3\]\" to the node \"pInstruction\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1558703927804 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[2\] pInstruction\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[2\]\" to the node \"pInstruction\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1558703927804 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[1\] pInstruction\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[1\]\" to the node \"pInstruction\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1558703927804 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[0\] pInstruction\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[0\]\" to the node \"pInstruction\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1558703927804 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[25\] pInstruction\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[25\]\" to the node \"pInstruction\[25\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1558703927804 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[24\] pInstruction\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[24\]\" to the node \"pInstruction\[24\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1558703927804 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[23\] pInstruction\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[23\]\" to the node \"pInstruction\[23\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1558703927804 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[22\] pInstruction\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[22\]\" to the node \"pInstruction\[22\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1558703927804 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[21\] pInstruction\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[21\]\" to the node \"pInstruction\[21\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1558703927804 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[20\] pInstruction\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[20\]\" to the node \"pInstruction\[20\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1558703927804 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[19\] pInstruction\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[19\]\" to the node \"pInstruction\[19\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1558703927804 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[18\] pInstruction\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[18\]\" to the node \"pInstruction\[18\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1558703927804 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[17\] pInstruction\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[17\]\" to the node \"pInstruction\[17\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1558703927804 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[16\] pInstruction\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[16\]\" to the node \"pInstruction\[16\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1558703927804 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[15\] pInstruction\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[15\]\" to the node \"pInstruction\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1558703927804 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[14\] pInstruction\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[14\]\" to the node \"pInstruction\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1558703927804 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[13\] pInstruction\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[13\]\" to the node \"pInstruction\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1558703927804 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[12\] pInstruction\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[12\]\" to the node \"pInstruction\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1558703927804 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[11\] pInstruction\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[11\]\" to the node \"pInstruction\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1558703927804 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[10\] pInstruction\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[10\]\" to the node \"pInstruction\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1558703927804 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[9\] pInstruction\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[9\]\" to the node \"pInstruction\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1558703927804 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[8\] pInstruction\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[8\]\" to the node \"pInstruction\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1558703927804 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[7\] pInstruction\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[7\]\" to the node \"pInstruction\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1558703927804 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[6\] pInstruction\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[6\]\" to the node \"pInstruction\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1558703927804 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "eImem:inst3\|lpm_rom:data_memory\|otri\[25\] eRegFile:inst4\|Equal0 " "Converted the fanout from the always-enabled tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[25\]\" to the node \"eRegFile:inst4\|Equal0\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1558703927804 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1558703927804 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[31\] eControl:inst2\|Equal1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[31\]\" to the node \"eControl:inst2\|Equal1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[30\] eControl:inst2\|Equal1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[30\]\" to the node \"eControl:inst2\|Equal1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[29\] eControl:inst2\|Equal1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[29\]\" to the node \"eControl:inst2\|Equal1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[28\] eControl:inst2\|Equal1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[28\]\" to the node \"eControl:inst2\|Equal1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[27\] eControl:inst2\|Equal1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[27\]\" to the node \"eControl:inst2\|Equal1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[26\] eControl:inst2\|Equal1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[26\]\" to the node \"eControl:inst2\|Equal1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[5\] eShiftAdder:inst1\|Add1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[5\]\" to the node \"eShiftAdder:inst1\|Add1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[4\] eShiftAdder:inst1\|Add1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[4\]\" to the node \"eShiftAdder:inst1\|Add1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[3\] eShiftAdder:inst1\|Add1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[3\]\" to the node \"eShiftAdder:inst1\|Add1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[2\] eShiftAdder:inst1\|Add1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[2\]\" to the node \"eShiftAdder:inst1\|Add1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[1\] eShiftAdder:inst1\|Add1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[1\]\" to the node \"eShiftAdder:inst1\|Add1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[0\] eShiftAdder:inst1\|Add1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[0\]\" to the node \"eShiftAdder:inst1\|Add1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[24\] eRegFile:inst4\|Equal0 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[24\]\" to the node \"eRegFile:inst4\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[23\] eRegFile:inst4\|Equal0 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[23\]\" to the node \"eRegFile:inst4\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[22\] eRegFile:inst4\|Equal0 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[22\]\" to the node \"eRegFile:inst4\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[21\] eRegFile:inst4\|Equal0 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[21\]\" to the node \"eRegFile:inst4\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[20\] eRegFile:inst4\|Equal1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[20\]\" to the node \"eRegFile:inst4\|Equal1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[19\] eRegFile:inst4\|Equal1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[19\]\" to the node \"eRegFile:inst4\|Equal1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[18\] eRegFile:inst4\|Equal1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[18\]\" to the node \"eRegFile:inst4\|Equal1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[17\] eRegFile:inst4\|Equal1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[17\]\" to the node \"eRegFile:inst4\|Equal1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[16\] eRegFile:inst4\|Equal1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[16\]\" to the node \"eRegFile:inst4\|Equal1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[15\] eShiftAdder:inst1\|Add1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[15\]\" to the node \"eShiftAdder:inst1\|Add1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[14\] eShiftAdder:inst1\|Add1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[14\]\" to the node \"eShiftAdder:inst1\|Add1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[13\] eShiftAdder:inst1\|Add1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[13\]\" to the node \"eShiftAdder:inst1\|Add1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[12\] eShiftAdder:inst1\|Add1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[12\]\" to the node \"eShiftAdder:inst1\|Add1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[11\] eShiftAdder:inst1\|Add1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[11\]\" to the node \"eShiftAdder:inst1\|Add1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[10\] eShiftAdder:inst1\|Add1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[10\]\" to the node \"eShiftAdder:inst1\|Add1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[9\] eShiftAdder:inst1\|Add1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[9\]\" to the node \"eShiftAdder:inst1\|Add1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[8\] eShiftAdder:inst1\|Add1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[8\]\" to the node \"eShiftAdder:inst1\|Add1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[7\] eShiftAdder:inst1\|Add1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[7\]\" to the node \"eShiftAdder:inst1\|Add1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eImem:inst3\|lpm_rom:data_memory\|otri\[6\] eShiftAdder:inst1\|Add1 " "Converted the fan-out from the tri-state buffer \"eImem:inst3\|lpm_rom:data_memory\|otri\[6\]\" to the node \"eShiftAdder:inst1\|Add1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[31\] eMux32:inst12\|pOut\[31\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[31\]\" to the node \"eMux32:inst12\|pOut\[31\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[30\] eMux32:inst12\|pOut\[30\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[30\]\" to the node \"eMux32:inst12\|pOut\[30\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[29\] eMux32:inst12\|pOut\[29\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[29\]\" to the node \"eMux32:inst12\|pOut\[29\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[28\] eMux32:inst12\|pOut\[28\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[28\]\" to the node \"eMux32:inst12\|pOut\[28\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[27\] eMux32:inst12\|pOut\[27\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[27\]\" to the node \"eMux32:inst12\|pOut\[27\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[26\] eMux32:inst12\|pOut\[26\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[26\]\" to the node \"eMux32:inst12\|pOut\[26\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[25\] eMux32:inst12\|pOut\[25\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[25\]\" to the node \"eMux32:inst12\|pOut\[25\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[24\] eMux32:inst12\|pOut\[24\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[24\]\" to the node \"eMux32:inst12\|pOut\[24\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[23\] eMux32:inst12\|pOut\[23\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[23\]\" to the node \"eMux32:inst12\|pOut\[23\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[22\] eMux32:inst12\|pOut\[22\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[22\]\" to the node \"eMux32:inst12\|pOut\[22\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[21\] eMux32:inst12\|pOut\[21\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[21\]\" to the node \"eMux32:inst12\|pOut\[21\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[20\] eMux32:inst12\|pOut\[20\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[20\]\" to the node \"eMux32:inst12\|pOut\[20\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[19\] eMux32:inst12\|pOut\[19\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[19\]\" to the node \"eMux32:inst12\|pOut\[19\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[18\] eMux32:inst12\|pOut\[18\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[18\]\" to the node \"eMux32:inst12\|pOut\[18\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[17\] eMux32:inst12\|pOut\[17\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[17\]\" to the node \"eMux32:inst12\|pOut\[17\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[16\] eMux32:inst12\|pOut\[16\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[16\]\" to the node \"eMux32:inst12\|pOut\[16\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[15\] eMux32:inst12\|pOut\[15\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[15\]\" to the node \"eMux32:inst12\|pOut\[15\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[14\] eMux32:inst12\|pOut\[14\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[14\]\" to the node \"eMux32:inst12\|pOut\[14\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[13\] eMux32:inst12\|pOut\[13\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[13\]\" to the node \"eMux32:inst12\|pOut\[13\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[12\] eMux32:inst12\|pOut\[12\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[12\]\" to the node \"eMux32:inst12\|pOut\[12\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[11\] eMux32:inst12\|pOut\[11\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[11\]\" to the node \"eMux32:inst12\|pOut\[11\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[10\] eMux32:inst12\|pOut\[10\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[10\]\" to the node \"eMux32:inst12\|pOut\[10\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[9\] eMux32:inst12\|pOut\[9\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[9\]\" to the node \"eMux32:inst12\|pOut\[9\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[8\] eMux32:inst12\|pOut\[8\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[8\]\" to the node \"eMux32:inst12\|pOut\[8\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[7\] eMux32:inst12\|pOut\[7\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[7\]\" to the node \"eMux32:inst12\|pOut\[7\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[6\] eMux32:inst12\|pOut\[6\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[6\]\" to the node \"eMux32:inst12\|pOut\[6\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[5\] eMux32:inst12\|pOut\[5\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[5\]\" to the node \"eMux32:inst12\|pOut\[5\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[4\] eMux32:inst12\|pOut\[4\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[4\]\" to the node \"eMux32:inst12\|pOut\[4\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[3\] eMux32:inst12\|pOut\[3\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[3\]\" to the node \"eMux32:inst12\|pOut\[3\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[2\] eMux32:inst12\|pOut\[2\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[2\]\" to the node \"eMux32:inst12\|pOut\[2\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[1\] eMux32:inst12\|pOut\[1\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[1\]\" to the node \"eMux32:inst12\|pOut\[1\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "eDmem:inst5\|pReadData\[0\] eMux32:inst12\|pOut\[0\] " "Converted the fan-out from the tri-state buffer \"eDmem:inst5\|pReadData\[0\]\" to the node \"eMux32:inst12\|pOut\[0\]\" into an OR gate" {  } { { "eDmem.vhd" "" { Text "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/eDmem.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1558703927806 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1558703927806 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pNEXTPC\[1\] GND " "Pin \"pNEXTPC\[1\]\" is stuck at GND" {  } { { "single.bdf" "" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { { -40 -168 8 -24 "pNEXTPC\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558703928209 "|single|pNEXTPC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pNEXTPC\[0\] GND " "Pin \"pNEXTPC\[0\]\" is stuck at GND" {  } { { "single.bdf" "" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { { -40 -168 8 -24 "pNEXTPC\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558703928209 "|single|pNEXTPC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pPC\[1\] GND " "Pin \"pPC\[1\]\" is stuck at GND" {  } { { "single.bdf" "" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { { 280 232 408 296 "pPC\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558703928209 "|single|pPC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pPC\[0\] GND " "Pin \"pPC\[0\]\" is stuck at GND" {  } { { "single.bdf" "" { Schematic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/single.bdf" { { 280 232 408 296 "pPC\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558703928209 "|single|pPC[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558703928209 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1558703928371 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558703929618 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558703929618 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1490 " "Implemented 1490 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558703929882 ""} { "Info" "ICUT_CUT_TM_OPINS" "228 " "Implemented 228 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558703929882 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1196 " "Implemented 1196 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558703929882 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1558703929882 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558703929882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4916 " "Peak virtual memory: 4916 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558703929938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 22:18:49 2019 " "Processing ended: Fri May 24 22:18:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558703929938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558703929938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558703929938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558703929938 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1558703931903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558703931915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 22:18:51 2019 " "Processing started: Fri May 24 22:18:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558703931915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1558703931915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off single -c single " "Command: quartus_fit --read_settings_files=off --write_settings_files=off single -c single" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1558703931915 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1558703932206 ""}
{ "Info" "0" "" "Project  = single" {  } {  } 0 0 "Project  = single" 0 0 "Fitter" 0 0 1558703932207 ""}
{ "Info" "0" "" "Revision = single" {  } {  } 0 0 "Revision = single" 0 0 "Fitter" 0 0 1558703932207 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1558703932429 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1558703932429 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "single 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"single\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1558703932454 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558703932537 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558703932537 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1558703933192 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1558703933257 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1558703933849 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1558703933886 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "230 230 " "No exact pin location assignment(s) for 230 pins of 230 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1558703934252 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1558703945970 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pClock~inputCLKENA0 574 global CLKCTRL_G14 " "pClock~inputCLKENA0 with 574 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1558703948529 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1558703948529 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558703948529 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1558703948545 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558703948548 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558703948554 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1558703948559 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1558703948559 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1558703948562 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "single.sdc " "Synopsys Design Constraints File file not found: 'single.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1558703950785 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1558703950785 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1558703950807 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1558703950808 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1558703950809 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1558703950838 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1558703950841 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1558703950841 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558703951012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1558703962347 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1558703963749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:22 " "Fitter placement preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558703984606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1558704009440 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1558704020255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558704020255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1558704024441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X56_Y11 X66_Y22 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22" {  } { { "loc" "" { Generic "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22"} { { 12 { 0 ""} 56 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1558704037991 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1558704037991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1558704052699 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1558704052699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558704052704 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.08 " "Total time spent on timing analysis during the Fitter is 4.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1558704057277 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558704057338 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558704060604 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558704060605 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558704066133 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:19 " "Fitter post-fit operations ending: elapsed time is 00:00:19" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558704076665 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/output_files/single.fit.smsg " "Generated suppressed messages file C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/output_files/single.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1558704077388 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6452 " "Peak virtual memory: 6452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558704079464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 22:21:19 2019 " "Processing ended: Fri May 24 22:21:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558704079464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:28 " "Elapsed time: 00:02:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558704079464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:25 " "Total CPU time (on all processors): 00:04:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558704079464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1558704079464 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1558704081811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558704081825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 22:21:21 2019 " "Processing started: Fri May 24 22:21:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558704081825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1558704081825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off single -c single " "Command: quartus_asm --read_settings_files=off --write_settings_files=off single -c single" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1558704081825 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1558704084063 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1558704095421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558704096096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 22:21:36 2019 " "Processing ended: Fri May 24 22:21:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558704096096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558704096096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558704096096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1558704096096 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1558704096884 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1558704097976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558704097987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 22:21:37 2019 " "Processing started: Fri May 24 22:21:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558704097987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1558704097987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta single -c single " "Command: quartus_sta single -c single" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1558704097987 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1558704098280 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1558704099966 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1558704099966 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558704100034 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558704100034 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "single.sdc " "Synopsys Design Constraints File file not found: 'single.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1558704100997 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1558704100998 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pClock pClock " "create_clock -period 1.000 -name pClock pClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1558704101003 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558704101003 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1558704101018 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558704101019 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1558704101020 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1558704101041 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1558704101372 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1558704101372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.201 " "Worst-case setup slack is -14.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704101379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704101379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.201           -6679.542 pClock  " "  -14.201           -6679.542 pClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704101379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558704101379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.546 " "Worst-case hold slack is 0.546" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704101408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704101408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.546               0.000 pClock  " "    0.546               0.000 pClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704101408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558704101408 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558704101417 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558704101428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704101437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704101437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166            -862.019 pClock  " "   -3.166            -862.019 pClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704101437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558704101437 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1558704101477 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1558704101526 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1558704108588 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558704108889 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1558704108951 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1558704108951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.856 " "Worst-case setup slack is -14.856" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704108958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704108958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.856           -6861.794 pClock  " "  -14.856           -6861.794 pClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704108958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558704108958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.593 " "Worst-case hold slack is 0.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704108980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704108980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.593               0.000 pClock  " "    0.593               0.000 pClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704108980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558704108980 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558704108988 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558704108997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704109005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704109005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166            -864.101 pClock  " "   -3.166            -864.101 pClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704109005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558704109005 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1558704109044 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1558704109440 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1558704113613 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558704113807 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1558704113826 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1558704113826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.958 " "Worst-case setup slack is -5.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704113834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704113834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.958           -2844.178 pClock  " "   -5.958           -2844.178 pClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704113834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558704113834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704113857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704113857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 pClock  " "    0.182               0.000 pClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704113857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558704113857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558704113865 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558704113873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704113881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704113881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -239.926 pClock  " "   -2.174            -239.926 pClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704113881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558704113881 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1558704113920 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558704114210 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1558704114235 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1558704114235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.412 " "Worst-case setup slack is -5.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704114247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704114247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.412           -2578.907 pClock  " "   -5.412           -2578.907 pClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704114247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558704114247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.171 " "Worst-case hold slack is 0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704114277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704114277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 pClock  " "    0.171               0.000 pClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704114277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558704114277 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558704114287 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558704114295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704114302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704114302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -240.420 pClock  " "   -2.174            -240.420 pClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558704114302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558704114302 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1558704119419 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1558704119530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5261 " "Peak virtual memory: 5261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558704119740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 22:21:59 2019 " "Processing ended: Fri May 24 22:21:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558704119740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558704119740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558704119740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1558704119740 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1558704121389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558704121401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 22:22:01 2019 " "Processing started: Fri May 24 22:22:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558704121401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1558704121401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off single -c single " "Command: quartus_eda --read_settings_files=off --write_settings_files=off single -c single" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1558704121401 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1558704123597 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1558704123712 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "single.vho C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/simulation/modelsim/ simulation " "Generated file single.vho in folder \"C:/Users/hipip/Documents/2019/3-1/Computer Architecture/homework/Exercise2/CA_ex2_single_bd/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558704124291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558704124451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 22:22:04 2019 " "Processing ended: Fri May 24 22:22:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558704124451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558704124451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558704124451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1558704124451 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 123 s " "Quartus Prime Full Compilation was successful. 0 errors, 123 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1558704125223 ""}
