Generating dependencies for HLS config DPA of cache.cpp
BDW_HLS_CONFIG=DPA BDW_CYNTH_CONFIG=DPA \
bdw_exec -jobproject project.tcl -job hls.cache.DPA.s \
/usr/cadence/installs/Stratus/bin/stratus_hls --logfile=stratus_hls.log -I. -Ibdw_work/wrappers -I/usr/cadence/installs/Stratus/share/stratus/include   --tl=/usr/cadence/installs/Stratus/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib --clock_period=1.000 --default_input_delay=0.100 --flatten_arrays=none --message_detail=3 --path_delay_limit=100.000 --rtl_annotation=op,stack -DDPA=1 -DBDW_RTL_cache_DPA=1 --clock_period=1.000 --dpopt_auto=op,expr  \
	-d bdw_work/modules/cache/DPA -o cache_rtl.cpp \
	--hls_module=cache --hls_config=DPA --project=project.tcl \
	 \
	 \
	 \
	 \
	 cache.cpp

stratus_hls 19.10-p100  (91500.011111)
Copyright (c) 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

        00481: -D is set to "__x86_64__, STRATUS=1, STRATUS_HLS=1, CYNTHESIZER,
        00481.   CYNTHHL, DPA=1, BDW_RTL_cache_DPA=1".
        00481: -I is set to "., bdw_work/wrappers,
        00481.   /usr/cadence/installs/Stratus/share/stratus/include,
        00481.   /usr/cadence/installs/Stratus/share/stratus/include,
        00481.   /usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include".
        00481: -U is not set.
        00481: --abort_level is set to "FATAL".
        00481: --allow_pipeline_loop_expansion is set to "on".
        00481: --attrib_value is not set.
        00481: --balance_expr is set to "off".
        00481: --cachelib is set to "on".
        00481: --cachelib_dir is not set.
        00481: --cap_table_file is not set.
        00481: --clock_gating_module is not set.
        00481: --clock_period is set to "1.000".
        00481: --comm_subexp_elim is set to "off".
        00481: --constrain_multiport_mem_distance is set to "on".
        00481: --cycle_slack is set to "0.000".
        00481: --default_input_delay is set to "0.100".
        00481: --default_preserve_io is set to "off".
        00481: --default_protocol is set to "off".
        00481: --default_stable_input_delay is not set.
        00481: --dont_ungroup_name is not set.
        00481: --dont_ungroup_type is set to "none".
        00481: --dpopt_auto is set to "op,expr".
        00481: --dpopt_effort is set to "normal".
        00481: --dpopt_with_enable is set to "off".
        00481: --eco_baseline is not set.
        00481: --eco_sharing is set to "off".
        00481: --fail_level is set to "ERROR".
        00481: --fixed_reset is set to "off".
        00481: --flatten_arrays is set to "none".
        00481: --fpga_dsp_latency is set to "2".
        00481: --fpga_dsp_min_widths is set to "12,12".
        00481: --fpga_part is not set.
        00481: --fpga_tool is not set.
        00481: --fpga_use_dsp is set to "off".
        00481: --global_state_encoding is set to "binary".
        00481: --help is not set.
        00481: --hls_config is set to "DPA".
        00481: --hls_module is set to "cache".
        00481: --ignore_cells is not set.
        00481: --ignore_scan_cells is set to "off".
        00481: --inline_partial_constants is set to "off".
        00481: --interconnect_mode is set to "wireload".
        00481: --lef_library is not set.
        00481: --logfile is set to "bdw_work/modules/cache/DPA/stratus_hls.log".
        00481: --lsb_trimming is set to "off".
        00481: --message_detail is set to "3".
        00481: --message_level is not set.
        00481: --message_suppress is not set.
        00481: --method_processing is set to "synthesize".
        00481: --mux_pushing is set to "on".
        00481: --number_of_routing_layers is not set.
        00481: --output is set to "cache_rtl.cpp".
        00481: --output_dir is set to "bdw_work/modules/cache/DPA".
        00481: --output_style_fp_rtl_same_arch is set to "off".
        00481: --output_style_fsm_increment is set to "on".
        00481: --output_style_mem is set to "array".
        00481: --output_style_merge_cases is set to "on".
        00481: --output_style_mux is set to "impl_case".
        00481: --output_style_parts is set to "rtl".
        00481: --output_style_pipelined_parts is set to "generic".
        00481: --output_style_reset_all is set to "off".
        00481: --output_style_reset_all_async is set to "off".
        00481: --output_style_reset_all_sync is set to "off".
        00481: --output_style_separate_behaviors is set to "off".
        00481: --output_style_separate_memories is set to "off".
        00481: --output_style_starc is set to "S2.2.2.2,S2.2.3.1,S2.3.1.1".
        00481: --output_style_structure_only is set to "off".
        00481: --output_style_two_part_fsm is set to "on".
        00481: --output_style_ungroup_parts is set to "on".
        00481: --parts_effort is set to "high".
        00481: --parts_lib is not set.
        00481: --parts_lib_path is not set.
        00481: --path_delay_limit is set to "100".
        00481: --path_delay_limit_unshare_regs is set to "on".
        00481: --pipelined_parts is set to "on".
        00481: --port_conns is set to "named".
        00481: --power is set to "off".
        00481: --power_clock_gating is set to "off".
        00481: --power_fsm is set to "off".
        00481: --power_memory is set to "off".
        00481: --prints is set to "on".
        00481: --project is set to "project.tcl".
        00481: --qrc_tech_file is not set.
        00481: --register_fsm_mux_selects is set to "on".
        00481: --relax_timing is set to "off".
        00481: --rtl_annotation is set to "op,stack".
        00481: --run_through is set to "rtl".
        00481: --scale_of_cap_per_unit_len is not set.
        00481: --scale_of_res_per_unit_len is not set.
        00481: --sched_analysis is set to "on_failure".
        00481: --sched_asap is set to "off".
        00481: --sched_effort is set to "medium".
        00481: --sharing_effort_parts is set to "high".
        00481: --sharing_effort_regs is set to "high".
        00481: --shift_trimming is set to "standard".
        00481: --simple_index_mapping is set to "off".
        00481: --split_add is set to "0".
        00481: --split_multiply is set to "0".
        00481: --src_file is set to "cache.cpp".
        00481: --summary_level is set to "WARNING".
        00481: --switch_optimizer is set to "on".
        00481: --tech_lib is set to "/usr/cadence/installs/Stratus/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib".
        00481: --timing_aggression is set to "off".
        00481: --undef_func is set to "warn".
        00481: --unroll_loops is set to "off".
        00481: --verilog_dialect is set to "1995".
        00481: --wait_for_license is set to "off".
        00481: --wireload is not set.
   NOTE 03065: Control flow zipping is enabled
   NOTE 01483: Using cmdesigner 2019.1.01.8041 (03251817).
   NOTE 01727: Using Genus 17.11-s014_1.

        01425: Loading design and library files:
        01279:   All time values are in "ns".
   NOTE 01277:   Using a clock period of 1.000ns.
        01824:     Physical estimation options:
        01825:       interconnect_mode .......... wireload
        01825:       techlib ....................
        01825.         /usr/cadence/installs/Stratus/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib
        00967:   Processing library
        02788:       Using cached results for cyn_reg_estimate_6
        01472:       Register Metrics:
        01440:          Register Type          Area              Delay (ns)
        01440.         --------------   -------------------   ---------------
        01440.         EN SS SC AS AC   Total   Comb    Seq     Prop    Setup
        01440.         -- -- -- -- --   -----  -----  -----   ------   ------
        01438:          0  0  0  0  0     5.5    0.0    5.5    0.114    0.066
        01438:          0  0  0  0  1     6.2    0.0    6.2    0.131    0.067
        01438:          0  0  0  1  0     6.5    0.0    6.5    0.127    0.067
        01438:          0  0  0  1  1    12.0    0.7   11.3    0.141    0.098
        01438:          0  0  1  0  0     6.8    1.4    5.5    0.114    0.123
        01438:          0  0  1  0  1     7.5    1.4    6.2    0.131    0.125
        01438:          0  0  1  1  0     7.9    1.4    6.5    0.127    0.125
        01438:          0  0  1  1  1    12.3    1.0   11.3    0.141    0.106
        01438:          0  1  0  0  0     6.8    1.4    5.5    0.114    0.104
        01438:          0  1  0  0  1     7.5    1.4    6.2    0.131    0.105
        01438:          0  1  0  1  0     7.9    1.4    6.5    0.127    0.120
        01438:          0  1  0  1  1    12.3    1.0   11.3    0.141    0.115
        01438:          0  1  1  0  0     7.5    2.1    5.5    0.114    0.147
        01438:          0  1  1  0  1     8.2    2.1    6.2    0.131    0.149
        01438:          0  1  1  1  0     8.6    2.1    6.5    0.127    0.149
        01438:          0  1  1  1  1    13.0    1.7   11.3    0.141    0.127
        01438:          1  0  0  0  0     7.5    0.0    7.5    0.112    0.122
        01438:          1  0  0  0  1     8.2    0.0    8.2    0.134    0.110
        01438:          1  0  0  1  0     8.9    2.4    6.5    0.129    0.143
        01438:          1  0  0  1  1    13.7    2.4   11.3    0.143    0.133
        01438:          1  0  1  0  0     8.9    1.4    7.5    0.112    0.177
        01438:          1  0  1  0  1     9.6    1.4    8.2    0.134    0.169
        01438:          1  0  1  1  0     9.9    1.7    8.2    0.153    0.131
        01438:          1  0  1  1  1    14.4    1.7   12.7    0.149    0.164
        01438:          1  1  0  0  0     8.9    1.4    7.5    0.112    0.158
        01438:          1  1  0  0  1     9.6    1.4    8.2    0.134    0.150
        01438:          1  1  0  1  0     9.9    1.7    8.2    0.153    0.145
        01438:          1  1  0  1  1    14.4    1.7   12.7    0.149    0.175
        01438:          1  1  1  0  0     9.6    2.1    7.5    0.112    0.202
        01438:          1  1  1  0  1    10.3    2.1    8.2    0.134    0.192
        01438:          1  1  1  1  0    10.6    2.4    8.2    0.153    0.156
        01438:          1  1  1  1  1    15.0    2.4   12.7    0.149    0.187
   NOTE 01037:     Characterizing multiplexors up to 1 bits by 33 inputs.
        02788:       Using cached results for cyn_mux_estimate_15
        01429:       Binary Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          2.86      0.061
        01430:     1            3          4.78      0.120
        01430:     1            4          7.23      0.120
        01430:     1            5          9.69      0.178
        01430:     1            8         17.06      0.178
        01430:     1            9         19.52      0.237
        01430:     1           16         36.72      0.237
        01430:     1           17         39.18      0.295
        01430:     1           32         76.04      0.295
        01430:     1           33         78.50      0.354
        01429:       Onehot Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          3.10      0.061
        01430:     1            3          4.15      0.095
        01430:     1            4          5.57      0.095
        01430:     1            5          7.00      0.133
        01430:     1            8         11.27      0.133
        01430:     1            9         12.70      0.172
        01430:     1           16         22.67      0.172
        01430:     1           17         24.09      0.210
        01430:     1           32         45.46      0.210
        01430:     1           33         46.88      0.249

        00148: Normalization and optimization:
   NOTE 00860:   Long int data types are being implemented with 64 bits.
        02923:   Dissolving function boundaries.
        02924:   Dissolved 0 function calls.
   NOTE 01446:   at cache.h line 107
   NOTE 01446.     The edge-triggered SC_METHOD, _mac_src_valid, does not have
   NOTE 01446.     a "dont_initialize()" invocation. This may lead to a
   NOTE 01446.     mismatch between the SystemC and Verilog simulation models.
   NOTE 01446:   at cache.h line 114
   NOTE 01446.     The edge-triggered SC_METHOD, _systolic0_feature_data, does
   NOTE 01446.     not have a "dont_initialize()" invocation. This may lead to
   NOTE 01446.     a mismatch between the SystemC and Verilog simulation
   NOTE 01446.     models.
   NOTE 01446:   at cache.h line 130
   NOTE 01446.     The edge-triggered SC_METHOD, _systolic1_feature_data, does
   NOTE 01446.     not have a "dont_initialize()" invocation. This may lead to
   NOTE 01446.     a mismatch between the SystemC and Verilog simulation
   NOTE 01446.     models.
   NOTE 01446:   at cache.h line 146
   NOTE 01446.     The edge-triggered SC_METHOD, _systolic2_feature_data, does
   NOTE 01446.     not have a "dont_initialize()" invocation. This may lead to
   NOTE 01446.     a mismatch between the SystemC and Verilog simulation
   NOTE 01446.     models.
   NOTE 01446:   at cache.h line 162
   NOTE 01446.     The edge-triggered SC_METHOD, _systolic3_feature_data, does
   NOTE 01446.     not have a "dont_initialize()" invocation. This may lead to
   NOTE 01446.     a mismatch between the SystemC and Verilog simulation
   NOTE 01446.     models.
   NOTE 01446:   at cache.h line 178
   NOTE 01446.     The edge-triggered SC_METHOD, _systolic4_feature_data, does
   NOTE 01446.     not have a "dont_initialize()" invocation. This may lead to
   NOTE 01446.     a mismatch between the SystemC and Verilog simulation
   NOTE 01446.     models.
   NOTE 01446:   at cache.h line 194
   NOTE 01446.     The edge-triggered SC_METHOD, _systolic5_feature_data, does
   NOTE 01446.     not have a "dont_initialize()" invocation. This may lead to
   NOTE 01446.     a mismatch between the SystemC and Verilog simulation
   NOTE 01446.     models.
   NOTE 01446:   at cache.h line 210
   NOTE 01446.     The edge-triggered SC_METHOD, _systolic6_feature_data, does
   NOTE 01446.     not have a "dont_initialize()" invocation. This may lead to
   NOTE 01446.     a mismatch between the SystemC and Verilog simulation
   NOTE 01446.     models.
   NOTE 01446:   at cache.h line 227
   NOTE 01446.     The edge-triggered SC_METHOD, _feature_split_src_data0, does
   NOTE 01446.     not have a "dont_initialize()" invocation. This may lead to
   NOTE 01446.     a mismatch between the SystemC and Verilog simulation
   NOTE 01446.     models.
   NOTE 01446:   at cache.h line 260
   NOTE 01446.     The edge-triggered SC_METHOD, _feature_split_src_data1, does
   NOTE 01446.     not have a "dont_initialize()" invocation. This may lead to
   NOTE 01446.     a mismatch between the SystemC and Verilog simulation
   NOTE 01446.     models.
   NOTE 01446:   at cache.h line 293
   NOTE 01446.     The edge-triggered SC_METHOD, _feature_split_src_data2, does
   NOTE 01446.     not have a "dont_initialize()" invocation. This may lead to
   NOTE 01446.     a mismatch between the SystemC and Verilog simulation
   NOTE 01446.     models.
   NOTE 01446:   at cache.h line 326
   NOTE 01446.     The edge-triggered SC_METHOD, _feature_split_src_data3, does
   NOTE 01446.     not have a "dont_initialize()" invocation. This may lead to
   NOTE 01446.     a mismatch between the SystemC and Verilog simulation
   NOTE 01446.     models.
   NOTE 01446:   at cache.h line 359
   NOTE 01446.     The edge-triggered SC_METHOD, _feature_split_src_data4, does
   NOTE 01446.     not have a "dont_initialize()" invocation. This may lead to
   NOTE 01446.     a mismatch between the SystemC and Verilog simulation
   NOTE 01446.     models.
   NOTE 01446:   at cache.h line 392
   NOTE 01446.     The edge-triggered SC_METHOD, _feature_split_src_data5, does
   NOTE 01446.     not have a "dont_initialize()" invocation. This may lead to
   NOTE 01446.     a mismatch between the SystemC and Verilog simulation
   NOTE 01446.     models.
   NOTE 01446:   at cache.h line 425
   NOTE 01446.     The edge-triggered SC_METHOD, _feature_split_src_data6, does
   NOTE 01446.     not have a "dont_initialize()" invocation. This may lead to
   NOTE 01446.     a mismatch between the SystemC and Verilog simulation
   NOTE 01446.     models.
   NOTE 01446:   at cache.h line 459
   NOTE 01446.     The edge-triggered SC_METHOD, _weight_split_data, does not
   NOTE 01446.     have a "dont_initialize()" invocation. This may lead to a
   NOTE 01446.     mismatch between the SystemC and Verilog simulation models.
   NOTE 01446:   at cache.h line 476
   NOTE 01446.     The edge-triggered SC_METHOD, _mac_clear, does not have a
   NOTE 01446.     "dont_initialize()" invocation. This may lead to a mismatch
   NOTE 01446.     between the SystemC and Verilog simulation models.
   NOTE 01446:   at cache.h line 484
   NOTE 01446.     The edge-triggered SC_METHOD, _delays, does not have a
   NOTE 01446.     "dont_initialize()" invocation. This may lead to a mismatch
   NOTE 01446.     between the SystemC and Verilog simulation models.
        00116:   at cache.h line 484
        00116.     Optimizing method cache::_delays
        00116:   at cache.h line 476
        00116.     Optimizing method cache::_mac_clear
        00116:   at cache.h line 459
        00116.     Optimizing method cache::_weight_split_data
        00116:   at cache.h line 425
        00116.     Optimizing method cache::_feature_split_src_data6
        00116:   at cache.h line 392
        00116.     Optimizing method cache::_feature_split_src_data5
        00116:   at cache.h line 359
        00116.     Optimizing method cache::_feature_split_src_data4
        00116:   at cache.h line 326
        00116.     Optimizing method cache::_feature_split_src_data3
        00116:   at cache.h line 293
        00116.     Optimizing method cache::_feature_split_src_data2
        00116:   at cache.h line 260
        00116.     Optimizing method cache::_feature_split_src_data1
        00116:   at cache.h line 227
        00116.     Optimizing method cache::_feature_split_src_data0
        00116:   at cache.h line 210
        00116.     Optimizing method cache::_systolic6_feature_data
        00116:   at cache.h line 194
        00116.     Optimizing method cache::_systolic5_feature_data
        00116:   at cache.h line 178
        00116.     Optimizing method cache::_systolic4_feature_data
        00116:   at cache.h line 162
        00116.     Optimizing method cache::_systolic3_feature_data
        00116:   at cache.h line 146
        00116.     Optimizing method cache::_systolic2_feature_data
        00116:   at cache.h line 130
        00116.     Optimizing method cache::_systolic1_feature_data
        00116:   at cache.h line 114
        00116.     Optimizing method cache::_systolic0_feature_data
        00116:   at cache.h line 107
        00116.     Optimizing method cache::_mac_src_valid
        00116:   at cache.h line 484
        00116.     Optimizing method cache::_delays
        00305:     423 nodes
        00306:     Optimize: pass 1.
        00305:     197 nodes
        00306:     Optimize: pass 2.
        00305:     401 nodes
        00306:     Optimize: pass 3..
        00305:     269 nodes
        00306:     Optimize: pass 4.
        00305:     266 nodes
        00306:     Optimize: pass 5.
        00305:     266 nodes
        00306:     Optimize: pass 6.
        00305:     266 nodes
        00306:     Optimize: pass 7.
        00305:     260 nodes
        00306:     Optimize: pass 8.
        00305:     260 nodes
        00306:     Optimize: pass 9.
        00116:   at cache.h line 476
        00116.     Optimizing method cache::_mac_clear
        00305:     121 nodes
        00306:     Optimize: pass 1.
        00305:     46 nodes
        00306:     Optimize: pass 2.
        00305:     52 nodes
        00306:     Optimize: pass 3..
        00305:     49 nodes
        00306:     Optimize: pass 4.
        00305:     49 nodes
        00306:     Optimize: pass 5.
        00305:     49 nodes
        00306:     Optimize: pass 6.
        00305:     43 nodes
        00306:     Optimize: pass 7.
        00305:     43 nodes
        00306:     Optimize: pass 8.
        00116:   at cache.h line 459
        00116.     Optimizing method cache::_weight_split_data
        00305:     283 nodes
        00306:     Optimize: pass 1..
        00305:     125 nodes
        00306:     Optimize: pass 2.
        00305:     138 nodes
        00306:     Optimize: pass 3.
        00305:     127 nodes
        00306:     Optimize: pass 4.
        00288:     at cache.h line 462
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at cache.h line 468
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00305:     1231 nodes
        00306:     Optimize: pass 5....
        00305:     500 nodes
        00306:     Optimize: pass 6..
        00305:     494 nodes
        00306:     Optimize: pass 7.
        00258:       at cache.h line 33
        00258.         Array mac_src_1, 32 words x 8 bits (256 total bits), HAS
        00258.         been flattened into 32, 8 bit scalar variables because
        00258.         it is an array of ports.
        00305:     366 nodes
        00306:     Optimize: pass 8..
        00305:     366 nodes
        00306:     Optimize: pass 9.
        00305:     366 nodes
        00306:     Optimize: pass 10.
        00305:     366 nodes
        00306:     Optimize: pass 11.
        00305:     293 nodes
        00306:     Optimize: pass 12.
        00305:     293 nodes
        00306:     Optimize: pass 13.
        00305:     293 nodes
        00306:     Optimize: pass 14.
        00116:   at cache.h line 425
        00116.     Optimizing method cache::_feature_split_src_data6
        00305:     555 nodes
        00306:     Optimize: pass 1..
        00305:     268 nodes
        00306:     Optimize: pass 2.
        00305:     281 nodes
        00306:     Optimize: pass 3.
        00305:     270 nodes
        00306:     Optimize: pass 4.
        00288:     at cache.h line 428
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at cache.h line 452
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at cache.h line 443
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at cache.h line 435
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00305:     2062 nodes
        00306:     Optimize: pass 5....
        00305:     1088 nodes
        00306:     Optimize: pass 6..
        00305:     1076 nodes
        00306:     Optimize: pass 7.
        00258:       at cache.h line 31
        00258.         Array mac_src_0_s6, 32 words x 10 bits (320 total bits),
        00258.         HAS been flattened into 32, 10 bit scalar variables
        00258.         because it is an array of ports.
        00305:     820 nodes
        00306:     Optimize: pass 8..
        00305:     820 nodes
        00306:     Optimize: pass 9.
        00305:     761 nodes
        00306:     Optimize: pass 10.
        00305:     761 nodes
        00306:     Optimize: pass 11.
        00258:       at cache.h line 102
        00258.         Array systolic6_feature_data_1d, 32 words x 10 bits (320
        00258.         total bits), HAS been flattened into 32, 10 bit scalar
        00258.         variables because it is an array of signals.
        00261:       at cache.h line 439 (in [0]())
        00261.           called from line 435
        00261.           called from line 439 (in [31]())
        00261.           called from line 435
        00261.           called from line 439 (in [30]())
        00261.           <59 more stack frames>
        00261.         This is the first of 1 variable reads from
        00261.         systolic6_feature_data_1d.
        00305:     821 nodes
        00306:     Optimize: pass 12..
        00305:     821 nodes
        00306:     Optimize: pass 13.
        00305:     821 nodes
        00306:     Optimize: pass 14.
        00305:     714 nodes
        00306:     Optimize: pass 15.
        00305:     714 nodes
        00306:     Optimize: pass 16.
        00305:     714 nodes
        00306:     Optimize: pass 17.
        02835:       at cache.h line 433
        02835.         Not converting control branching to datapath elements
        02835.         because one of the branch states has a different
        02835.         successor.
        00116:   at cache.h line 392
        00116.     Optimizing method cache::_feature_split_src_data5
        00305:     555 nodes
        00306:     Optimize: pass 1..
        00305:     268 nodes
        00306:     Optimize: pass 2.
        00305:     281 nodes
        00306:     Optimize: pass 3.
        00305:     270 nodes
        00306:     Optimize: pass 4.
        00288:     at cache.h line 395
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at cache.h line 419
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at cache.h line 410
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at cache.h line 402
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00305:     2062 nodes
        00306:     Optimize: pass 5....
        00305:     1088 nodes
        00306:     Optimize: pass 6..
        00305:     1076 nodes
        00306:     Optimize: pass 7.
        00258:       at cache.h line 30
        00258.         Array mac_src_0_s5, 32 words x 10 bits (320 total bits),
        00258.         HAS been flattened into 32, 10 bit scalar variables
        00258.         because it is an array of ports.
        00305:     820 nodes
        00306:     Optimize: pass 8..
        00305:     820 nodes
        00306:     Optimize: pass 9.
        00305:     761 nodes
        00306:     Optimize: pass 10.
        00305:     761 nodes
        00306:     Optimize: pass 11.
        00258:       at cache.h line 101
        00258.         Array systolic5_feature_data_1d, 32 words x 10 bits (320
        00258.         total bits), HAS been flattened into 32, 10 bit scalar
        00258.         variables because it is an array of signals.
        00261:       at cache.h line 406 (in [0]())
        00261.           called from line 402
        00261.           called from line 406 (in [31]())
        00261.           called from line 402
        00261.           called from line 406 (in [30]())
        00261.           <59 more stack frames>
        00261.         This is the first of 1 variable reads from
        00261.         systolic5_feature_data_1d.
        00305:     821 nodes
        00306:     Optimize: pass 12..
        00305:     821 nodes
        00306:     Optimize: pass 13.
        00305:     821 nodes
        00306:     Optimize: pass 14.
        00305:     714 nodes
        00306:     Optimize: pass 15.
        00305:     714 nodes
        00306:     Optimize: pass 16.
        00305:     714 nodes
        00306:     Optimize: pass 17.
        02835:       at cache.h line 400
        02835.         Not converting control branching to datapath elements
        02835.         because one of the branch states has a different
        02835.         successor.
        00116:   at cache.h line 359
        00116.     Optimizing method cache::_feature_split_src_data4
        00305:     555 nodes
        00306:     Optimize: pass 1..
        00305:     268 nodes
        00306:     Optimize: pass 2.
        00305:     281 nodes
        00306:     Optimize: pass 3.
        00305:     270 nodes
        00306:     Optimize: pass 4.
        00288:     at cache.h line 362
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at cache.h line 386
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at cache.h line 377
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at cache.h line 369
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00305:     2062 nodes
        00306:     Optimize: pass 5....
        00305:     1088 nodes
        00306:     Optimize: pass 6..
        00305:     1076 nodes
        00306:     Optimize: pass 7.
        00258:       at cache.h line 29
        00258.         Array mac_src_0_s4, 32 words x 10 bits (320 total bits),
        00258.         HAS been flattened into 32, 10 bit scalar variables
        00258.         because it is an array of ports.
        00305:     820 nodes
        00306:     Optimize: pass 8..
        00305:     820 nodes
        00306:     Optimize: pass 9.
        00305:     761 nodes
        00306:     Optimize: pass 10.
        00305:     761 nodes
        00306:     Optimize: pass 11.
        00258:       at cache.h line 100
        00258.         Array systolic4_feature_data_1d, 32 words x 10 bits (320
        00258.         total bits), HAS been flattened into 32, 10 bit scalar
        00258.         variables because it is an array of signals.
        00261:       at cache.h line 373 (in [0]())
        00261.           called from line 369
        00261.           called from line 373 (in [31]())
        00261.           called from line 369
        00261.           called from line 373 (in [30]())
        00261.           <59 more stack frames>
        00261.         This is the first of 1 variable reads from
        00261.         systolic4_feature_data_1d.
        00305:     821 nodes
        00306:     Optimize: pass 12..
        00305:     821 nodes
        00306:     Optimize: pass 13.
        00305:     821 nodes
        00306:     Optimize: pass 14.
        00305:     714 nodes
        00306:     Optimize: pass 15.
        00305:     714 nodes
        00306:     Optimize: pass 16.
        00305:     714 nodes
        00306:     Optimize: pass 17.
        02835:       at cache.h line 367
        02835.         Not converting control branching to datapath elements
        02835.         because one of the branch states has a different
        02835.         successor.
        00116:   at cache.h line 326
        00116.     Optimizing method cache::_feature_split_src_data3
        00305:     555 nodes
        00306:     Optimize: pass 1..
        00305:     268 nodes
        00306:     Optimize: pass 2.
        00305:     281 nodes
        00306:     Optimize: pass 3.
        00305:     270 nodes
        00306:     Optimize: pass 4.
        00288:     at cache.h line 329
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at cache.h line 353
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at cache.h line 344
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at cache.h line 336
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00305:     2062 nodes
        00306:     Optimize: pass 5....
        00305:     1088 nodes
        00306:     Optimize: pass 6..
        00305:     1076 nodes
        00306:     Optimize: pass 7.
        00258:       at cache.h line 28
        00258.         Array mac_src_0_s3, 32 words x 10 bits (320 total bits),
        00258.         HAS been flattened into 32, 10 bit scalar variables
        00258.         because it is an array of ports.
        00305:     820 nodes
        00306:     Optimize: pass 8..
        00305:     820 nodes
        00306:     Optimize: pass 9.
        00305:     761 nodes
        00306:     Optimize: pass 10.
        00305:     761 nodes
        00306:     Optimize: pass 11.
        00258:       at cache.h line 99
        00258.         Array systolic3_feature_data_1d, 32 words x 10 bits (320
        00258.         total bits), HAS been flattened into 32, 10 bit scalar
        00258.         variables because it is an array of signals.
        00261:       at cache.h line 340 (in [0]())
        00261.           called from line 336
        00261.           called from line 340 (in [31]())
        00261.           called from line 336
        00261.           called from line 340 (in [30]())
        00261.           <59 more stack frames>
        00261.         This is the first of 1 variable reads from
        00261.         systolic3_feature_data_1d.
        00305:     821 nodes
        00306:     Optimize: pass 12..
        00305:     821 nodes
        00306:     Optimize: pass 13.
        00305:     821 nodes
        00306:     Optimize: pass 14.
        00305:     714 nodes
        00306:     Optimize: pass 15.
        00305:     714 nodes
        00306:     Optimize: pass 16.
        00305:     714 nodes
        00306:     Optimize: pass 17.
        02835:       at cache.h line 334
        02835.         Not converting control branching to datapath elements
        02835.         because one of the branch states has a different
        02835.         successor.
        00116:   at cache.h line 293
        00116.     Optimizing method cache::_feature_split_src_data2
        00305:     555 nodes
        00306:     Optimize: pass 1..
        00305:     268 nodes
        00306:     Optimize: pass 2.
        00305:     281 nodes
        00306:     Optimize: pass 3.
        00305:     270 nodes
        00306:     Optimize: pass 4.
        00288:     at cache.h line 296
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at cache.h line 320
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at cache.h line 311
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at cache.h line 303
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00305:     2062 nodes
        00306:     Optimize: pass 5....
        00305:     1088 nodes
        00306:     Optimize: pass 6..
        00305:     1076 nodes
        00306:     Optimize: pass 7.
        00258:       at cache.h line 27
        00258.         Array mac_src_0_s2, 32 words x 10 bits (320 total bits),
        00258.         HAS been flattened into 32, 10 bit scalar variables
        00258.         because it is an array of ports.
        00305:     820 nodes
        00306:     Optimize: pass 8..
        00305:     820 nodes
        00306:     Optimize: pass 9.
        00305:     761 nodes
        00306:     Optimize: pass 10.
        00305:     761 nodes
        00306:     Optimize: pass 11.
        00258:       at cache.h line 98
        00258.         Array systolic2_feature_data_1d, 32 words x 10 bits (320
        00258.         total bits), HAS been flattened into 32, 10 bit scalar
        00258.         variables because it is an array of signals.
        00261:       at cache.h line 307 (in [0]())
        00261.           called from line 303
        00261.           called from line 307 (in [31]())
        00261.           called from line 303
        00261.           called from line 307 (in [30]())
        00261.           <59 more stack frames>
        00261.         This is the first of 1 variable reads from
        00261.         systolic2_feature_data_1d.
        00305:     821 nodes
        00306:     Optimize: pass 12..
        00305:     821 nodes
        00306:     Optimize: pass 13.
        00305:     821 nodes
        00306:     Optimize: pass 14.
        00305:     714 nodes
        00306:     Optimize: pass 15.
        00305:     714 nodes
        00306:     Optimize: pass 16.
        00305:     714 nodes
        00306:     Optimize: pass 17.
        02835:       at cache.h line 301
        02835.         Not converting control branching to datapath elements
        02835.         because one of the branch states has a different
        02835.         successor.
        00116:   at cache.h line 260
        00116.     Optimizing method cache::_feature_split_src_data1
        00305:     555 nodes
        00306:     Optimize: pass 1..
        00305:     268 nodes
        00306:     Optimize: pass 2.
        00305:     281 nodes
        00306:     Optimize: pass 3.
        00305:     270 nodes
        00306:     Optimize: pass 4.
        00288:     at cache.h line 263
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at cache.h line 287
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at cache.h line 278
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at cache.h line 270
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00305:     2062 nodes
        00306:     Optimize: pass 5....
        00305:     1088 nodes
        00306:     Optimize: pass 6..
        00305:     1076 nodes
        00306:     Optimize: pass 7.
        00258:       at cache.h line 26
        00258.         Array mac_src_0_s1, 32 words x 10 bits (320 total bits),
        00258.         HAS been flattened into 32, 10 bit scalar variables
        00258.         because it is an array of ports.
        00305:     820 nodes
        00306:     Optimize: pass 8..
        00305:     820 nodes
        00306:     Optimize: pass 9.
        00305:     761 nodes
        00306:     Optimize: pass 10.
        00305:     761 nodes
        00306:     Optimize: pass 11.
        00258:       at cache.h line 97
        00258.         Array systolic1_feature_data_1d, 32 words x 10 bits (320
        00258.         total bits), HAS been flattened into 32, 10 bit scalar
        00258.         variables because it is an array of signals.
        00261:       at cache.h line 274 (in [0]())
        00261.           called from line 270
        00261.           called from line 274 (in [31]())
        00261.           called from line 270
        00261.           called from line 274 (in [30]())
        00261.           <59 more stack frames>
        00261.         This is the first of 1 variable reads from
        00261.         systolic1_feature_data_1d.
        00305:     821 nodes
        00306:     Optimize: pass 12..
        00305:     821 nodes
        00306:     Optimize: pass 13.
        00305:     821 nodes
        00306:     Optimize: pass 14.
        00305:     714 nodes
        00306:     Optimize: pass 15.
        00305:     714 nodes
        00306:     Optimize: pass 16.
        00305:     714 nodes
        00306:     Optimize: pass 17.
        02835:       at cache.h line 268
        02835.         Not converting control branching to datapath elements
        02835.         because one of the branch states has a different
        02835.         successor.
        00116:   at cache.h line 227
        00116.     Optimizing method cache::_feature_split_src_data0
        00305:     555 nodes
        00306:     Optimize: pass 1..
        00305:     268 nodes
        00306:     Optimize: pass 2.
        00305:     281 nodes
        00306:     Optimize: pass 3.
        00305:     270 nodes
        00306:     Optimize: pass 4.
        00288:     at cache.h line 230
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at cache.h line 254
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at cache.h line 245
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at cache.h line 237
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00305:     2062 nodes
        00306:     Optimize: pass 5....
        00305:     1088 nodes
        00306:     Optimize: pass 6..
        00305:     1076 nodes
        00306:     Optimize: pass 7.
        00258:       at cache.h line 25
        00258.         Array mac_src_0_s0, 32 words x 10 bits (320 total bits),
        00258.         HAS been flattened into 32, 10 bit scalar variables
        00258.         because it is an array of ports.
        00305:     820 nodes
        00306:     Optimize: pass 8..
        00305:     820 nodes
        00306:     Optimize: pass 9.
        00305:     761 nodes
        00306:     Optimize: pass 10.
        00305:     761 nodes
        00306:     Optimize: pass 11.
        00258:       at cache.h line 96
        00258.         Array systolic0_feature_data_1d, 32 words x 10 bits (320
        00258.         total bits), HAS been flattened into 32, 10 bit scalar
        00258.         variables because it is an array of signals.
        00261:       at cache.h line 241 (in [0]())
        00261.           called from line 237
        00261.           called from line 241 (in [31]())
        00261.           called from line 237
        00261.           called from line 241 (in [30]())
        00261.           <59 more stack frames>
        00261.         This is the first of 1 variable reads from
        00261.         systolic0_feature_data_1d.
        00305:     821 nodes
        00306:     Optimize: pass 12..
        00305:     821 nodes
        00306:     Optimize: pass 13.
        00305:     821 nodes
        00306:     Optimize: pass 14.
        00305:     714 nodes
        00306:     Optimize: pass 15.
        00305:     714 nodes
        00306:     Optimize: pass 16.
        00305:     714 nodes
        00306:     Optimize: pass 17.
        02835:       at cache.h line 235
        02835.         Not converting control branching to datapath elements
        02835.         because one of the branch states has a different
        02835.         successor.
        00116:   at cache.h line 210
        00116.     Optimizing method cache::_systolic6_feature_data
        00305:     363 nodes
        00306:     Optimize: pass 1.
        00305:     166 nodes
        00306:     Optimize: pass 2.
        00305:     179 nodes
        00306:     Optimize: pass 3.
        00305:     168 nodes
        00306:     Optimize: pass 4.
        00288:     at cache.h line 213
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at cache.h line 219
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00305:     1336 nodes
        00306:     Optimize: pass 5....
        00305:     507 nodes
        00306:     Optimize: pass 6..
        00305:     501 nodes
        00306:     Optimize: pass 7.
        00305:     373 nodes
        00306:     Optimize: pass 8..
        00305:     373 nodes
        00306:     Optimize: pass 9.
        00305:     373 nodes
        00306:     Optimize: pass 10.
        00305:     373 nodes
        00306:     Optimize: pass 11.
        00305:     362 nodes
        00306:     Optimize: pass 12..
        00305:     360 nodes
        00306:     Optimize: pass 13.
        00305:     287 nodes
        00306:     Optimize: pass 14.
        00305:     287 nodes
        00306:     Optimize: pass 15.
        00305:     287 nodes
        00306:     Optimize: pass 16.
        00116:   at cache.h line 194
        00116.     Optimizing method cache::_systolic5_feature_data
        00305:     363 nodes
        00306:     Optimize: pass 1.
        00305:     166 nodes
        00306:     Optimize: pass 2.
        00305:     179 nodes
        00306:     Optimize: pass 3.
        00305:     168 nodes
        00306:     Optimize: pass 4.
        00288:     at cache.h line 197
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at cache.h line 203
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00305:     1336 nodes
        00306:     Optimize: pass 5....
        00305:     507 nodes
        00306:     Optimize: pass 6..
        00305:     501 nodes
        00306:     Optimize: pass 7.
        00305:     373 nodes
        00306:     Optimize: pass 8..
        00305:     373 nodes
        00306:     Optimize: pass 9.
        00305:     373 nodes
        00306:     Optimize: pass 10.
        00305:     373 nodes
        00306:     Optimize: pass 11.
        00305:     362 nodes
        00306:     Optimize: pass 12..
        00305:     360 nodes
        00306:     Optimize: pass 13.
        00305:     287 nodes
        00306:     Optimize: pass 14.
        00305:     287 nodes
        00306:     Optimize: pass 15.
        00305:     287 nodes
        00306:     Optimize: pass 16.
        00116:   at cache.h line 178
        00116.     Optimizing method cache::_systolic4_feature_data
        00305:     363 nodes
        00306:     Optimize: pass 1.
        00305:     166 nodes
        00306:     Optimize: pass 2.
        00305:     179 nodes
        00306:     Optimize: pass 3.
        00305:     168 nodes
        00306:     Optimize: pass 4.
        00288:     at cache.h line 181
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at cache.h line 187
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00305:     1336 nodes
        00306:     Optimize: pass 5....
        00305:     507 nodes
        00306:     Optimize: pass 6..
        00305:     501 nodes
        00306:     Optimize: pass 7.
        00305:     373 nodes
        00306:     Optimize: pass 8..
        00305:     373 nodes
        00306:     Optimize: pass 9.
        00305:     373 nodes
        00306:     Optimize: pass 10.
        00305:     373 nodes
        00306:     Optimize: pass 11.
        00305:     362 nodes
        00306:     Optimize: pass 12..
        00305:     360 nodes
        00306:     Optimize: pass 13.
        00305:     287 nodes
        00306:     Optimize: pass 14.
        00305:     287 nodes
        00306:     Optimize: pass 15.
        00305:     287 nodes
        00306:     Optimize: pass 16.
        00116:   at cache.h line 162
        00116.     Optimizing method cache::_systolic3_feature_data
        00305:     363 nodes
        00306:     Optimize: pass 1.
        00305:     166 nodes
        00306:     Optimize: pass 2.
        00305:     179 nodes
        00306:     Optimize: pass 3.
        00305:     168 nodes
        00306:     Optimize: pass 4.
        00288:     at cache.h line 165
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at cache.h line 171
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00305:     1336 nodes
        00306:     Optimize: pass 5....
        00305:     507 nodes
        00306:     Optimize: pass 6..
        00305:     501 nodes
        00306:     Optimize: pass 7.
        00305:     373 nodes
        00306:     Optimize: pass 8..
        00305:     373 nodes
        00306:     Optimize: pass 9.
        00305:     373 nodes
        00306:     Optimize: pass 10.
        00305:     373 nodes
        00306:     Optimize: pass 11.
        00305:     362 nodes
        00306:     Optimize: pass 12..
        00305:     360 nodes
        00306:     Optimize: pass 13.
        00305:     287 nodes
        00306:     Optimize: pass 14.
        00305:     287 nodes
        00306:     Optimize: pass 15.
        00305:     287 nodes
        00306:     Optimize: pass 16.
        00116:   at cache.h line 146
        00116.     Optimizing method cache::_systolic2_feature_data
        00305:     363 nodes
        00306:     Optimize: pass 1.
        00305:     166 nodes
        00306:     Optimize: pass 2.
        00305:     179 nodes
        00306:     Optimize: pass 3.
        00305:     168 nodes
        00306:     Optimize: pass 4.
        00288:     at cache.h line 149
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at cache.h line 155
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00305:     1336 nodes
        00306:     Optimize: pass 5....
        00305:     507 nodes
        00306:     Optimize: pass 6..
        00305:     501 nodes
        00306:     Optimize: pass 7.
        00305:     373 nodes
        00306:     Optimize: pass 8..
        00305:     373 nodes
        00306:     Optimize: pass 9.
        00305:     373 nodes
        00306:     Optimize: pass 10.
        00305:     373 nodes
        00306:     Optimize: pass 11.
        00305:     362 nodes
        00306:     Optimize: pass 12..
        00305:     360 nodes
        00306:     Optimize: pass 13.
        00305:     287 nodes
        00306:     Optimize: pass 14.
        00305:     287 nodes
        00306:     Optimize: pass 15.
        00305:     287 nodes
        00306:     Optimize: pass 16.
        00116:   at cache.h line 130
        00116.     Optimizing method cache::_systolic1_feature_data
        00305:     363 nodes
        00306:     Optimize: pass 1.
        00305:     166 nodes
        00306:     Optimize: pass 2.
        00305:     179 nodes
        00306:     Optimize: pass 3.
        00305:     168 nodes
        00306:     Optimize: pass 4.
        00288:     at cache.h line 133
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at cache.h line 139
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00305:     1336 nodes
        00306:     Optimize: pass 5....
        00305:     507 nodes
        00306:     Optimize: pass 6..
        00305:     501 nodes
        00306:     Optimize: pass 7.
        00305:     373 nodes
        00306:     Optimize: pass 8..
        00305:     373 nodes
        00306:     Optimize: pass 9.
        00305:     373 nodes
        00306:     Optimize: pass 10.
        00305:     373 nodes
        00306:     Optimize: pass 11.
        00305:     362 nodes
        00306:     Optimize: pass 12..
        00305:     360 nodes
        00306:     Optimize: pass 13.
        00305:     287 nodes
        00306:     Optimize: pass 14.
        00305:     287 nodes
        00306:     Optimize: pass 15.
        00305:     287 nodes
        00306:     Optimize: pass 16.
        00116:   at cache.h line 114
        00116.     Optimizing method cache::_systolic0_feature_data
        00305:     363 nodes
        00306:     Optimize: pass 1.
        00305:     166 nodes
        00306:     Optimize: pass 2.
        00305:     179 nodes
        00306:     Optimize: pass 3.
        00305:     168 nodes
        00306:     Optimize: pass 4.
        00288:     at cache.h line 117
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at cache.h line 123
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00305:     1336 nodes
        00306:     Optimize: pass 5....
        00305:     507 nodes
        00306:     Optimize: pass 6..
        00305:     501 nodes
        00306:     Optimize: pass 7.
        00305:     373 nodes
        00306:     Optimize: pass 8..
        00305:     373 nodes
        00306:     Optimize: pass 9.
        00305:     373 nodes
        00306:     Optimize: pass 10.
        00305:     373 nodes
        00306:     Optimize: pass 11.
        00305:     362 nodes
        00306:     Optimize: pass 12..
        00305:     360 nodes
        00306:     Optimize: pass 13.
        00305:     287 nodes
        00306:     Optimize: pass 14.
        00305:     287 nodes
        00306:     Optimize: pass 15.
        00305:     287 nodes
        00306:     Optimize: pass 16.
        00116:   at cache.h line 107
        00116.     Optimizing method cache::_mac_src_valid
        00305:     121 nodes
        00306:     Optimize: pass 1.
        00305:     46 nodes
        00306:     Optimize: pass 2.
        00305:     52 nodes
        00306:     Optimize: pass 3..
        00305:     49 nodes
        00306:     Optimize: pass 4.
        00305:     49 nodes
        00306:     Optimize: pass 5.
        00305:     49 nodes
        00306:     Optimize: pass 6.
        00305:     43 nodes
        00306:     Optimize: pass 7.
        00305:     43 nodes
        00306:     Optimize: pass 8.
        01352:   at cache.h line 484
        01352.     Postprocessing method cache::_delays
        01352:   at cache.h line 476
        01352.     Postprocessing method cache::_mac_clear
        01352:   at cache.h line 459
        01352.     Postprocessing method cache::_weight_split_data
        01352:   at cache.h line 425
        01352.     Postprocessing method cache::_feature_split_src_data6
        01352:   at cache.h line 392
        01352.     Postprocessing method cache::_feature_split_src_data5
        01352:   at cache.h line 359
        01352.     Postprocessing method cache::_feature_split_src_data4
        01352:   at cache.h line 326
        01352.     Postprocessing method cache::_feature_split_src_data3
        01352:   at cache.h line 293
        01352.     Postprocessing method cache::_feature_split_src_data2
        01352:   at cache.h line 260
        01352.     Postprocessing method cache::_feature_split_src_data1
        01352:   at cache.h line 227
        01352.     Postprocessing method cache::_feature_split_src_data0
        01352:   at cache.h line 210
        01352.     Postprocessing method cache::_systolic6_feature_data
        01352:   at cache.h line 194
        01352.     Postprocessing method cache::_systolic5_feature_data
        01352:   at cache.h line 178
        01352.     Postprocessing method cache::_systolic4_feature_data
        01352:   at cache.h line 162
        01352.     Postprocessing method cache::_systolic3_feature_data
        01352:   at cache.h line 146
        01352.     Postprocessing method cache::_systolic2_feature_data
        01352:   at cache.h line 130
        01352.     Postprocessing method cache::_systolic1_feature_data
        01352:   at cache.h line 114
        01352.     Postprocessing method cache::_systolic0_feature_data
        01352:   at cache.h line 107
        01352.     Postprocessing method cache::_mac_src_valid
   NOTE 00486: Creating custom parts for this design
   NOTE 00487: Created 9 parts
   NOTE 00488:     dpopt_auto: Suggesting 6 parts

        00182: Initial resource mapping:
   NOTE 01037:     Characterizing multiplexors up to 320 bits by 64 inputs.
   NOTE 02776:     Obtaining mux metrics for techlib...

   NOTE 03280: A specified technology library contains scan flip flops which
   NOTE 03280.   may be used in timing estimation.

   NOTE 00171: No wireload models present in technology library,
   NOTE 00171.   /usr/cadence/installs/Stratus/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib.

   NOTE 00198: No wire load model is being used.

        01429:       Binary Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          2.86      0.061
        01430:     1            3          4.78      0.120
        01430:     1            4          7.23      0.120
        01430:     1            5          9.69      0.178
        01430:     1            8         17.06      0.178
        01430:     1            9         19.52      0.237
        01430:     1           16         36.72      0.237
        01430:     1           17         39.18      0.295
        01430:     1           32         76.04      0.295
        01430:     1           33         78.50      0.354
        01430:     1           64        154.68      0.354
        01430:     2            2          5.72      0.061
        01430:     2            3          8.36      0.129
        01430:     2            4         12.66      0.129
        01430:     2            5         16.96      0.188
        01430:     2            8         29.86      0.188
        01430:     2            9         34.16      0.246
        01430:     2           16         64.27      0.246
        01430:     2           17         68.57      0.305
        01430:     2           32        133.08      0.305
        01430:     2           33        137.38      0.363
        01430:     2           64        270.70      0.363
        01430:     4            2         11.45      0.061
        01430:     4            3         16.72      0.139
        01430:     4            4         25.32      0.139
        01430:     4            5         33.92      0.197
        01430:     4            8         59.72      0.197
        01430:     4            9         68.32      0.256
        01430:     4           16        128.53      0.256
        01430:     4           17        137.13      0.314
        01430:     4           32        266.15      0.314
        01430:     4           33        274.75      0.373
        01430:     4           64        541.39      0.373
        01430:     8            2         22.89      0.061
        01430:     8            3         31.04      0.148
        01430:     8            4         47.02      0.148
        01430:     8            5         62.99      0.207
        01430:     8            8        110.91      0.207
        01430:     8            9        126.89      0.265
        01430:     8           16        238.70      0.265
        01430:     8           17        254.68      0.324
        01430:     8           32        494.28      0.324
        01430:     8           33        510.26      0.382
        01430:     8           64       1005.45      0.382
        01430:    16            2         45.79      0.061
        01430:    16            3         59.70      0.158
        01430:    16            4         90.42      0.158
        01430:    16            5        121.14      0.216
        01430:    16            8        213.29      0.216
        01430:    16            9        244.01      0.274
        01430:    16           16        459.04      0.274
        01430:    16           17        489.76      0.333
        01430:    16           32        950.55      0.333
        01430:    16           33        981.26      0.391
        01430:    16           64       1933.55      0.391
        01430:    32            2         91.57      0.061
        01430:    32            3        117.01      0.167
        01430:    32            4        177.22      0.167
        01430:    32            5        237.43      0.225
        01430:    32            8        418.05      0.225
        01430:    32            9        478.26      0.284
        01430:    32           16        899.73      0.284
        01430:    32           17        959.93      0.342
        01430:    32           32       1863.07      0.342
        01430:    32           33       1923.28      0.401
        01430:    32           64       3789.76      0.401
        01430:    64            2        183.15      0.061
        01430:    64            3        231.63      0.176
        01430:    64            4        350.81      0.176
        01430:    64            5        470.00      0.235
        01430:    64            8        827.57      0.235
        01430:    64            9        946.76      0.293
        01430:    64           16       1781.09      0.293
        01430:    64           17       1900.28      0.352
        01430:    64           32       3688.12      0.352
        01430:    64           33       3807.31      0.410
        01430:    64           64       7502.18      0.410
        01430:   128            2        366.30      0.061
        01430:   128            3        460.86      0.186
        01430:   128            4        698.01      0.186
        01430:   128            5        935.16      0.244
        01430:   128            8       1646.61      0.244
        01430:   128            9       1883.76      0.303
        01430:   128           16       3543.81      0.303
        01430:   128           17       3780.97      0.361
        01430:   128           32       7338.22      0.361
        01430:   128           33       7575.37      0.420
        01430:   128           64      14927.00      0.420
        01430:   256            2        732.59      0.061
        01430:   256            3        919.34      0.195
        01430:   256            4       1392.41      0.195
        01430:   256            5       1865.48      0.254
        01430:   256            8       3284.70      0.254
        01430:   256            9       3757.77      0.312
        01430:   256           16       7069.27      0.312
        01430:   256           17       7542.34      0.371
        01430:   256           32      14638.40      0.371
        01430:   256           33      15111.50      0.429
        01430:   256           64      29776.70      0.429
        01430:   320            2        915.74      0.061
        01430:   320            3       1148.58      0.205
        01430:   320            4       1739.61      0.205
        01430:   320            5       2330.64      0.263
        01430:   320            8       4103.74      0.263
        01430:   320            9       4694.77      0.322
        01430:   320           16       8831.99      0.322
        01430:   320           17       9423.03      0.380
        01430:   320           32      18288.50      0.380
        01430:   320           33      18879.50      0.438
        01430:   320           64      37201.50      0.438
        01429:       Onehot Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          3.10      0.061
        01430:     1            3          4.15      0.095
        01430:     1            4          5.57      0.095
        01430:     1            5          7.00      0.133
        01430:     1            8         11.27      0.133
        01430:     1            9         12.70      0.172
        01430:     1           16         22.67      0.172
        01430:     1           17         24.09      0.210
        01430:     1           32         45.46      0.210
        01430:     1           33         46.88      0.249
        01430:     1           64         91.04      0.249
        01430:     2            2          6.21      0.061
        01430:     2            3          7.26      0.095
        01430:     2            4          9.76      0.095
        01430:     2            5         12.25      0.133
        01430:     2            8         19.73      0.133
        01430:     2            9         22.22      0.172
        01430:     2           16         39.67      0.172
        01430:     2           17         42.16      0.210
        01430:     2           32         79.55      0.210
        01430:     2           33         82.04      0.249
        01430:     2           64        159.32      0.249
        01430:     4            2         12.42      0.061
        01430:     4            3         14.53      0.095
        01430:     4            4         19.51      0.095
        01430:     4            5         24.50      0.133
        01430:     4            8         39.45      0.133
        01430:     4            9         44.44      0.172
        01430:     4           16         79.34      0.172
        01430:     4           17         84.32      0.210
        01430:     4           32        159.10      0.210
        01430:     4           33        164.09      0.249
        01430:     4           64        318.63      0.249
        01430:     8            2         24.84      0.061
        01430:     8            3         26.98      0.095
        01430:     8            4         36.23      0.095
        01430:     8            5         45.49      0.133
        01430:     8            8         73.27      0.133
        01430:     8            9         82.53      0.172
        01430:     8           16        147.34      0.172
        01430:     8           17        156.60      0.210
        01430:     8           32        295.48      0.210
        01430:     8           33        304.73      0.249
        01430:     8           64        591.75      0.249
        01430:    16            2         49.67      0.061
        01430:    16            3         51.88      0.095
        01430:    16            4         69.68      0.095
        01430:    16            5         87.49      0.133
        01430:    16            8        140.90      0.133
        01430:    16            9        158.71      0.172
        01430:    16           16        283.34      0.172
        01430:    16           17        301.15      0.210
        01430:    16           32        568.22      0.210
        01430:    16           33        586.03      0.249
        01430:    16           64       1137.98      0.249
        01430:    32            2         99.34      0.061
        01430:    32            3        101.68      0.095
        01430:    32            4        136.58      0.095
        01430:    32            5        171.47      0.133
        01430:    32            8        276.17      0.133
        01430:    32            9        311.07      0.172
        01430:    32           16        555.35      0.172
        01430:    32           17        590.25      0.210
        01430:    32           32       1113.72      0.210
        01430:    32           33       1148.61      0.249
        01430:    32           64       2230.44      0.249
        01430:    64            2        198.69      0.061
        01430:    64            3        201.28      0.095
        01430:    64            4        270.37      0.095
        01430:    64            5        339.45      0.133
        01430:    64            8        546.70      0.133
        01430:    64            9        615.78      0.172
        01430:    64           16       1099.37      0.172
        01430:    64           17       1168.45      0.210
        01430:    64           32       2204.70      0.210
        01430:    64           33       2273.79      0.249
        01430:    64           64       4415.37      0.249
        01430:   128            2        397.38      0.061
        01430:   128            3        400.49      0.095
        01430:   128            4        537.95      0.095
        01430:   128            5        675.40      0.133
        01430:   128            8       1087.77      0.133
        01430:   128            9       1225.22      0.172
        01430:   128           16       2187.40      0.172
        01430:   128           17       2324.86      0.210
        01430:   128           32       4386.68      0.210
        01430:   128           33       4524.13      0.249
        01430:   128           64       8785.22      0.249
        01430:   256            2        794.75      0.061
        01430:   256            3        798.91      0.095
        01430:   256            4       1073.11      0.095
        01430:   256            5       1347.31      0.133
        01430:   256            8       2169.90      0.133
        01430:   256            9       2444.09      0.172
        01430:   256           16       4363.47      0.172
        01430:   256           17       4637.67      0.210
        01430:   256           32       8750.62      0.210
        01430:   256           33       9024.82      0.249
        01430:   256           64      17524.90      0.249
        01430:   320            2        993.44      0.061
        01430:   320            3        998.12      0.095
        01430:   320            4       1340.69      0.095
        01430:   320            5       1683.26      0.133
        01430:   320            8       2710.96      0.133
        01430:   320            9       3053.53      0.172
        01430:   320           16       5451.51      0.172
        01430:   320           17       5794.08      0.210
        01430:   320           32      10932.60      0.210
        01430:   320           33      11275.20      0.249
        01430:   320           64      21894.80      0.249
        00968:   Matching resources
        02788:       Using cached results for cache_OrReduction_8U_1U_4
        02790:         Area =     5.13  Latency = 0  Delay =    0.263ns
        02788:       Using cached results for cache_And_1Ux1U_1U_4
        02790:         Area =     1.37  Latency = 0  Delay =    0.071ns
        02723:       Synthesizing cache_Not_1U_1U_4...
        02790:         Area =     0.68  Latency = 0  Delay =    0.029ns
        02723:       Synthesizing cache_Equal_8Ux1U_1U_4...
        02790:         Area =     6.84  Latency = 0  Delay =    0.209ns
        02723:       Synthesizing cache_Equal_8Ux2U_1U_4...
        02790:         Area =     9.58  Latency = 0  Delay =    0.261ns
        02723:       Synthesizing cache_Equal_8Ux3U_1U_4...
        02790:         Area =    12.31  Latency = 0  Delay =    0.356ns
        02723:       Synthesizing cache_N_Mux_10_32_9_4...
        02790:         Area =   472.30  Latency = 0  Delay =    0.475ns
        02723:       Synthesizing cache_Eqi6u8_4...
        02790:         Area =     5.81  Latency = 0  Delay =    0.270ns
        02723:       Synthesizing cache_Eqi5u8_4...
        02790:         Area =     5.81  Latency = 0  Delay =    0.270ns
        02723:       Synthesizing cache_Eqi4u8_4...
        02790:         Area =     5.13  Latency = 0  Delay =    0.270ns
        02723:       Synthesizing cache_Eqi3u8_4...
        02790:         Area =     5.47  Latency = 0  Delay =    0.239ns
        02723:       Synthesizing cache_Eqi2u8_4...
        02790:         Area =     5.13  Latency = 0  Delay =    0.225ns
        02723:       Synthesizing cache_Eqi1u8_4...
        02790:         Area =     5.13  Latency = 0  Delay =    0.261ns
        02788:       Using cached results for cache_Not_1U_1U_1
        02790:         Area =     4.10  Latency = 0  Delay =    0.019ns
        02788:       Using cached results for cache_OrReduction_8U_1U_1
        02790:         Area =    19.15  Latency = 0  Delay =    0.126ns
        02788:       Using cached results for cache_Equal_8Ux1U_1U_1
        02790:         Area =    19.84  Latency = 0  Delay =    0.124ns
        02788:       Using cached results for cache_Equal_8Ux2U_1U_1
        02790:         Area =    23.94  Latency = 0  Delay =    0.158ns
        02788:       Using cached results for cache_And_1Ux1U_1U_1
        02790:         Area =     8.89  Latency = 0  Delay =    0.046ns
        02788:       Using cached results for cache_Equal_8Ux3U_1U_1
        02790:         Area =    24.28  Latency = 0  Delay =    0.175ns
        02788:       Using cached results for cache_N_Mux_10_32_9_1
        02790:         Area =   797.56  Latency = 0  Delay =    0.326ns
        02788:       Using cached results for cache_Eqi6u8_1
        02790:         Area =    23.26  Latency = 0  Delay =    0.110ns
        02788:       Using cached results for cache_Eqi5u8_1
        02790:         Area =    23.26  Latency = 0  Delay =    0.110ns
        02788:       Using cached results for cache_Eqi4u8_1
        02790:         Area =    17.78  Latency = 0  Delay =    0.109ns
        02788:       Using cached results for cache_Eqi3u8_1
        02790:         Area =    21.61  Latency = 0  Delay =    0.119ns
        02788:       Using cached results for cache_Eqi2u8_1
        02790:         Area =    16.54  Latency = 0  Delay =    0.132ns
        02788:       Using cached results for cache_Eqi1u8_1
        02790:         Area =    21.89  Latency = 0  Delay =    0.128ns

        00969: Scheduling:
   NOTE 01437:   at cache.h line 484
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at cache.h line 476
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at cache.h line 459
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at cache.h line 425
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at cache.h line 392
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at cache.h line 359
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at cache.h line 326
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at cache.h line 293
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at cache.h line 260
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at cache.h line 227
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at cache.h line 210
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at cache.h line 194
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at cache.h line 178
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at cache.h line 162
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at cache.h line 146
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at cache.h line 130
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at cache.h line 114
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at cache.h line 107
   NOTE 01437.     Using global default input delay value of 0.100ns.
               .
        01171:   Scheduling method cache::_delays
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 93
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 93
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01463:       No scheduled resources (functional units) are needed.
               .
        01171:   Scheduling method cache::_mac_clear
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 3
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 3
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01463:       No scheduled resources (functional units) are needed.
               .
        01171:   Scheduling method cache::_weight_split_data
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 65
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 65
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01463:       No scheduled resources (functional units) are needed.
               .
        01171:   Scheduling method cache::_feature_split_src_data6
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 198
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 198
        01166:     Estimated intrinsic mux area: 797
        01167:     at cache.h line 439 estimated mux area: 797
        01168:     Symbol:ucom0 Mux inputs: 32 Width: 10 Mux area: 797
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1..
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                    Resource Quantity
        01220:       cache_N_Mux_10_32_9_4        1
               .
        01171:   Scheduling method cache::_feature_split_src_data5
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 198
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 198
        01166:     Estimated intrinsic mux area: 797
        01167:     at cache.h line 406 estimated mux area: 797
        01168:     Symbol:ucom1 Mux inputs: 32 Width: 10 Mux area: 797
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1..
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                    Resource Quantity
        01220:       cache_N_Mux_10_32_9_4        1
               .
        01171:   Scheduling method cache::_feature_split_src_data4
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 198
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 198
        01166:     Estimated intrinsic mux area: 797
        01167:     at cache.h line 373 estimated mux area: 797
        01168:     Symbol:ucom2 Mux inputs: 32 Width: 10 Mux area: 797
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1..
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                    Resource Quantity
        01220:       cache_N_Mux_10_32_9_4        1
               .
        01171:   Scheduling method cache::_feature_split_src_data3
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 198
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 198
        01166:     Estimated intrinsic mux area: 797
        01167:     at cache.h line 340 estimated mux area: 797
        01168:     Symbol:ucom3 Mux inputs: 32 Width: 10 Mux area: 797
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1..
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                    Resource Quantity
        01220:       cache_N_Mux_10_32_9_4        1
               .
        01171:   Scheduling method cache::_feature_split_src_data2
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 198
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 198
        01166:     Estimated intrinsic mux area: 797
        01167:     at cache.h line 307 estimated mux area: 797
        01168:     Symbol:ucom4 Mux inputs: 32 Width: 10 Mux area: 797
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1..
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                    Resource Quantity
        01220:       cache_N_Mux_10_32_9_4        1
               .
        01171:   Scheduling method cache::_feature_split_src_data1
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 198
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 198
        01166:     Estimated intrinsic mux area: 797
        01167:     at cache.h line 274 estimated mux area: 797
        01168:     Symbol:ucom5 Mux inputs: 32 Width: 10 Mux area: 797
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1..
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                    Resource Quantity
        01220:       cache_N_Mux_10_32_9_4        1
               .
        01171:   Scheduling method cache::_feature_split_src_data0
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 198
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 198
        01166:     Estimated intrinsic mux area: 797
        01167:     at cache.h line 241 estimated mux area: 797
        01168:     Symbol:ucom6 Mux inputs: 32 Width: 10 Mux area: 797
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1..
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                    Resource Quantity
        01220:       cache_N_Mux_10_32_9_4        1
               .
        01171:   Scheduling method cache::_systolic6_feature_data
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 70
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 70
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                   Resource Quantity
        01220:       cache_And_1Ux1U_1U_1        1
        01220:             cache_Eqi6u8_1        1
               .
        01171:   Scheduling method cache::_systolic5_feature_data
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 70
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 70
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                   Resource Quantity
        01220:       cache_And_1Ux1U_1U_1        1
        01220:             cache_Eqi5u8_1        1
               .
        01171:   Scheduling method cache::_systolic4_feature_data
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 70
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 70
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                   Resource Quantity
        01220:       cache_And_1Ux1U_1U_1        1
        01220:             cache_Eqi4u8_1        1
               .
        01171:   Scheduling method cache::_systolic3_feature_data
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 70
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 70
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                   Resource Quantity
        01220:       cache_And_1Ux1U_1U_1        1
        01220:             cache_Eqi3u8_1        1
               .
        01171:   Scheduling method cache::_systolic2_feature_data
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 70
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 70
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                   Resource Quantity
        01220:       cache_And_1Ux1U_1U_1        1
        01220:             cache_Eqi2u8_1        1
               .
        01171:   Scheduling method cache::_systolic1_feature_data
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 70
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 70
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                     Resource Quantity
        01220:         cache_And_1Ux1U_1U_1        1
        01220:       cache_Equal_8Ux1U_1U_1        1
               .
        01171:   Scheduling method cache::_systolic0_feature_data
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 71
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 71
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                        Resource Quantity
        01220:            cache_And_1Ux1U_1U_1        1
        01220:               cache_Not_1U_1U_1        1
        01220:       cache_OrReduction_8U_1U_1        1
               .
        01171:   Scheduling method cache::_mac_src_valid
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 3
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 3
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01463:       No scheduled resources (functional units) are needed.

        02918: RTL Generation & Optimization:
        02917:   Preparing method cache::_delays for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               .............................................................
               .                                                           .
        00802: . Allocation Report for method "_delays":                   .
        00805: .                              Area/Instance                .
        00805: .                        -------------------------    Total .
        00805: .       Resource  Count     Seq(#FF)    Comb    BB     Area .
        00805: . --------------  -----  -----------  ------  ----  ------- .
        00810: . implicit muxes                                      881.4 .
        00808: .      registers     25                                     .
        00809: .  register bits    308     5.5(1)       0.0         1685.4 .
        00811: . --------------------------------------------------------- .
        00812: .     Total Area         1685.4(308)   881.4   0.0   2566.8 .
               .                                                           .
               .............................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method cache::_mac_clear for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ............................................................
               .                                                          .
        00802: . Allocation Report for method "_mac_clear":               .
        00805: .                              Area/Instance               .
        00805: .                        ------------------------    Total .
        00805: .       Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . --------------  -----  ----------  ------  ----  ------- .
        00810: . implicit muxes                                       2.9 .
        00808: .      registers      1                                    .
        00809: .  register bits      1    5.5(1)       0.0            5.5 .
        00811: . -------------------------------------------------------- .
        00812: .     Total Area           5.5(1)       2.9   0.0      8.3 .
               .                                                          .
               ............................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method cache::_weight_split_data for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               .............................................................
               .                                                           .
        00802: . Allocation Report for method "_weight_split_data":        .
        00805: .                              Area/Instance                .
        00805: .                        -------------------------    Total .
        00805: .       Resource  Count     Seq(#FF)    Comb    BB     Area .
        00805: . --------------  -----  -----------  ------  ----  ------- .
        00810: . implicit muxes                                      732.6 .
        00808: .      registers     32                                     .
        00809: .  register bits    256     5.5(1)       0.0         1400.8 .
        00811: . --------------------------------------------------------- .
        00812: .     Total Area         1400.8(256)   732.6   0.0   2133.4 .
               .                                                           .
               .............................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method cache::_feature_split_src_data6 for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ....................................................................
               .                                                                  .
        00802: . Allocation Report for method "_feature_split_src_data6":         .
        00805: .                                     Area/Instance                .
        00805: .                               -------------------------    Total .
        00805: .              Resource  Count     Seq(#FF)    Comb    BB     Area .
        00805: . ---------------------  -----  -----------  ------  ----  ------- .
        00807: . cache_N_Mux_10_32_9_4      1                472.3          472.3 .
        00810: .        implicit muxes                                     1222.6 .
        00808: .             registers     34                                     .
        00809: .         register bits    322     5.5(1)       0.0         1762.0 .
        00811: . ---------------------------------------------------------------- .
        00812: .            Total Area         1762.0(322)  1694.9   0.0   3456.9 .
               .                                                                  .
               ....................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method cache::_feature_split_src_data5 for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ....................................................................
               .                                                                  .
        00802: . Allocation Report for method "_feature_split_src_data5":         .
        00805: .                                     Area/Instance                .
        00805: .                               -------------------------    Total .
        00805: .              Resource  Count     Seq(#FF)    Comb    BB     Area .
        00805: . ---------------------  -----  -----------  ------  ----  ------- .
        00807: . cache_N_Mux_10_32_9_4      1                472.3          472.3 .
        00810: .        implicit muxes                                     1222.6 .
        00808: .             registers     34                                     .
        00809: .         register bits    322     5.5(1)       0.0         1762.0 .
        00811: . ---------------------------------------------------------------- .
        00812: .            Total Area         1762.0(322)  1694.9   0.0   3456.9 .
               .                                                                  .
               ....................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method cache::_feature_split_src_data4 for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ....................................................................
               .                                                                  .
        00802: . Allocation Report for method "_feature_split_src_data4":         .
        00805: .                                     Area/Instance                .
        00805: .                               -------------------------    Total .
        00805: .              Resource  Count     Seq(#FF)    Comb    BB     Area .
        00805: . ---------------------  -----  -----------  ------  ----  ------- .
        00807: . cache_N_Mux_10_32_9_4      1                472.3          472.3 .
        00810: .        implicit muxes                                     1222.6 .
        00808: .             registers     34                                     .
        00809: .         register bits    322     5.5(1)       0.0         1762.0 .
        00811: . ---------------------------------------------------------------- .
        00812: .            Total Area         1762.0(322)  1694.9   0.0   3456.9 .
               .                                                                  .
               ....................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method cache::_feature_split_src_data3 for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ....................................................................
               .                                                                  .
        00802: . Allocation Report for method "_feature_split_src_data3":         .
        00805: .                                     Area/Instance                .
        00805: .                               -------------------------    Total .
        00805: .              Resource  Count     Seq(#FF)    Comb    BB     Area .
        00805: . ---------------------  -----  -----------  ------  ----  ------- .
        00807: . cache_N_Mux_10_32_9_4      1                472.3          472.3 .
        00810: .        implicit muxes                                     1222.6 .
        00808: .             registers     34                                     .
        00809: .         register bits    322     5.5(1)       0.0         1762.0 .
        00811: . ---------------------------------------------------------------- .
        00812: .            Total Area         1762.0(322)  1694.9   0.0   3456.9 .
               .                                                                  .
               ....................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method cache::_feature_split_src_data2 for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ....................................................................
               .                                                                  .
        00802: . Allocation Report for method "_feature_split_src_data2":         .
        00805: .                                     Area/Instance                .
        00805: .                               -------------------------    Total .
        00805: .              Resource  Count     Seq(#FF)    Comb    BB     Area .
        00805: . ---------------------  -----  -----------  ------  ----  ------- .
        00807: . cache_N_Mux_10_32_9_4      1                472.3          472.3 .
        00810: .        implicit muxes                                     1222.6 .
        00808: .             registers     34                                     .
        00809: .         register bits    322     5.5(1)       0.0         1762.0 .
        00811: . ---------------------------------------------------------------- .
        00812: .            Total Area         1762.0(322)  1694.9   0.0   3456.9 .
               .                                                                  .
               ....................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method cache::_feature_split_src_data1 for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ....................................................................
               .                                                                  .
        00802: . Allocation Report for method "_feature_split_src_data1":         .
        00805: .                                     Area/Instance                .
        00805: .                               -------------------------    Total .
        00805: .              Resource  Count     Seq(#FF)    Comb    BB     Area .
        00805: . ---------------------  -----  -----------  ------  ----  ------- .
        00807: . cache_N_Mux_10_32_9_4      1                472.3          472.3 .
        00810: .        implicit muxes                                     1222.6 .
        00808: .             registers     34                                     .
        00809: .         register bits    322     5.5(1)       0.0         1762.0 .
        00811: . ---------------------------------------------------------------- .
        00812: .            Total Area         1762.0(322)  1694.9   0.0   3456.9 .
               .                                                                  .
               ....................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method cache::_feature_split_src_data0 for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ....................................................................
               .                                                                  .
        00802: . Allocation Report for method "_feature_split_src_data0":         .
        00805: .                                     Area/Instance                .
        00805: .                               -------------------------    Total .
        00805: .              Resource  Count     Seq(#FF)    Comb    BB     Area .
        00805: . ---------------------  -----  -----------  ------  ----  ------- .
        00807: . cache_N_Mux_10_32_9_4      1                472.3          472.3 .
        00810: .        implicit muxes                                     1222.6 .
        00808: .             registers     34                                     .
        00809: .         register bits    322     5.5(1)       0.0         1762.0 .
        00811: . ---------------------------------------------------------------- .
        00812: .            Total Area         1762.0(322)  1694.9   0.0   3456.9 .
               .                                                                  .
               ....................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method cache::_systolic6_feature_data for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ...................................................................
               .                                                                 .
        00802: . Allocation Report for method "_systolic6_feature_data":         .
        00805: .                                    Area/Instance                .
        00805: .                              -------------------------    Total .
        00805: .             Resource  Count     Seq(#FF)    Comb    BB     Area .
        00805: . --------------------  -----  -----------  ------  ----  ------- .
        00807: .       cache_Eqi6u8_4      1                  5.8            5.8 .
        00807: . cache_And_1Ux1U_1U_4      1                  1.4            1.4 .
        00810: .       implicit muxes                                      915.7 .
        00808: .            registers     32                                     .
        00809: .        register bits    320     5.5(1)       0.0         1751.0 .
        00811: . --------------------------------------------------------------- .
        00812: .           Total Area         1751.0(320)   922.9   0.0   2674.0 .
               .                                                                 .
               ...................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method cache::_systolic5_feature_data for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ...................................................................
               .                                                                 .
        00802: . Allocation Report for method "_systolic5_feature_data":         .
        00805: .                                    Area/Instance                .
        00805: .                              -------------------------    Total .
        00805: .             Resource  Count     Seq(#FF)    Comb    BB     Area .
        00805: . --------------------  -----  -----------  ------  ----  ------- .
        00807: .       cache_Eqi5u8_4      1                  5.8            5.8 .
        00807: . cache_And_1Ux1U_1U_4      1                  1.4            1.4 .
        00810: .       implicit muxes                                      915.7 .
        00808: .            registers     32                                     .
        00809: .        register bits    320     5.5(1)       0.0         1751.0 .
        00811: . --------------------------------------------------------------- .
        00812: .           Total Area         1751.0(320)   922.9   0.0   2674.0 .
               .                                                                 .
               ...................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method cache::_systolic4_feature_data for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ...................................................................
               .                                                                 .
        00802: . Allocation Report for method "_systolic4_feature_data":         .
        00805: .                                    Area/Instance                .
        00805: .                              -------------------------    Total .
        00805: .             Resource  Count     Seq(#FF)    Comb    BB     Area .
        00805: . --------------------  -----  -----------  ------  ----  ------- .
        00807: .       cache_Eqi4u8_4      1                  5.1            5.1 .
        00807: . cache_And_1Ux1U_1U_4      1                  1.4            1.4 .
        00810: .       implicit muxes                                      915.7 .
        00808: .            registers     32                                     .
        00809: .        register bits    320     5.5(1)       0.0         1751.0 .
        00811: . --------------------------------------------------------------- .
        00812: .           Total Area         1751.0(320)   922.2   0.0   2673.3 .
               .                                                                 .
               ...................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method cache::_systolic3_feature_data for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ...................................................................
               .                                                                 .
        00802: . Allocation Report for method "_systolic3_feature_data":         .
        00805: .                                    Area/Instance                .
        00805: .                              -------------------------    Total .
        00805: .             Resource  Count     Seq(#FF)    Comb    BB     Area .
        00805: . --------------------  -----  -----------  ------  ----  ------- .
        00807: .       cache_Eqi3u8_4      1                  5.5            5.5 .
        00807: . cache_And_1Ux1U_1U_4      1                  1.4            1.4 .
        00810: .       implicit muxes                                      915.7 .
        00808: .            registers     32                                     .
        00809: .        register bits    320     5.5(1)       0.0         1751.0 .
        00811: . --------------------------------------------------------------- .
        00812: .           Total Area         1751.0(320)   922.6   0.0   2673.6 .
               .                                                                 .
               ...................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method cache::_systolic2_feature_data for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ...................................................................
               .                                                                 .
        00802: . Allocation Report for method "_systolic2_feature_data":         .
        00805: .                                    Area/Instance                .
        00805: .                              -------------------------    Total .
        00805: .             Resource  Count     Seq(#FF)    Comb    BB     Area .
        00805: . --------------------  -----  -----------  ------  ----  ------- .
        00807: .       cache_Eqi2u8_4      1                  5.1            5.1 .
        00807: . cache_And_1Ux1U_1U_4      1                  1.4            1.4 .
        00810: .       implicit muxes                                      915.7 .
        00808: .            registers     32                                     .
        00809: .        register bits    320     5.5(1)       0.0         1751.0 .
        00811: . --------------------------------------------------------------- .
        00812: .           Total Area         1751.0(320)   922.2   0.0   2673.3 .
               .                                                                 .
               ...................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method cache::_systolic1_feature_data for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               .....................................................................
               .                                                                   .
        00802: . Allocation Report for method "_systolic1_feature_data":           .
        00805: .                                      Area/Instance                .
        00805: .                                -------------------------    Total .
        00805: .               Resource  Count     Seq(#FF)    Comb    BB     Area .
        00805: . ----------------------  -----  -----------  ------  ----  ------- .
        00807: . cache_Equal_8Ux1U_1U_4      1                  6.8            6.8 .
        00807: .   cache_And_1Ux1U_1U_4      1                  1.4            1.4 .
        00810: .         implicit muxes                                      915.7 .
        00808: .              registers     32                                     .
        00809: .          register bits    320     5.5(1)       0.0         1751.0 .
        00811: . ----------------------------------------------------------------- .
        00812: .             Total Area         1751.0(320)   923.9   0.0   2675.0 .
               .                                                                   .
               .....................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method cache::_systolic0_feature_data for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ........................................................................
               .                                                                      .
        00802: . Allocation Report for method "_systolic0_feature_data":              .
        00805: .                                         Area/Instance                .
        00805: .                                   -------------------------    Total .
        00805: .                  Resource  Count     Seq(#FF)    Comb    BB     Area .
        00805: . -------------------------  -----  -----------  ------  ----  ------- .
        00807: . cache_OrReduction_8U_1U_4      1                  5.1            5.1 .
        00807: .      cache_And_1Ux1U_1U_4      1                  1.4            1.4 .
        00807: .         cache_Not_1U_1U_4      1                  0.7            0.7 .
        00810: .            implicit muxes                                      915.7 .
        00808: .                 registers     32                                     .
        00809: .             register bits    320     5.5(1)       0.0         1751.0 .
        00811: . -------------------------------------------------------------------- .
        00812: .                Total Area         1751.0(320)   922.9   0.0   2674.0 .
               .                                                                      .
               ........................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method cache::_mac_src_valid for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ............................................................
               .                                                          .
        00802: . Allocation Report for method "_mac_src_valid":           .
        00805: .                              Area/Instance               .
        00805: .                        ------------------------    Total .
        00805: .       Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . --------------  -----  ----------  ------  ----  ------- .
        00810: . implicit muxes                                       2.9 .
        00808: .      registers      1                                    .
        00809: .  register bits      1    5.5(1)       0.0            5.5 .
        00811: . -------------------------------------------------------- .
        00812: .     Total Area           5.5(1)       2.9   0.0      8.3 .
               .                                                          .
               ............................................................


        01677:     Building RTL structures, pass 3
        00971:   Cleaning up
        00144:     Global optimizations....................
        00144:     Global optimizations....................
        02788:       Using cached results for cache_DECODE_2U_10_4
        02790:         Area =     0.68  Latency = 0  Delay =    0.029ns

               +-------------------------------------------------------------------------+
               |                                                                         |
        00803: | Allocation Report for all threads:                                      |
        00805: |                                           Area/Instance                 |
        00805: |                                   ----------------------------    Total |
        00805: |                  Resource  Count      Seq(#FF)      Comb    BB     Area |
        00805: | -------------------------  -----  -------------  -------  ----  ------- |
        00807: |              mux_10bx3i1c    224                    30.4         6817.4 |
        00807: |     cache_N_Mux_10_32_9_4      7                   472.3         3306.1 |
        00807: |      cache_And_1Ux1U_1U_4      7                     1.4            9.6 |
        00807: |    cache_Equal_8Ux1U_1U_4      1                     6.8            6.8 |
        00807: |            cache_Eqi5u8_4      1                     5.8            5.8 |
        00807: |            cache_Eqi6u8_4      1                     5.8            5.8 |
        00807: |            cache_Eqi3u8_4      1                     5.5            5.5 |
        00807: | cache_OrReduction_8U_1U_4      1                     5.1            5.1 |
        00807: |            cache_Eqi2u8_4      1                     5.1            5.1 |
        00807: |            cache_Eqi4u8_4      1                     5.1            5.1 |
        00807: |         cache_Not_1U_1U_4      1                     0.7            0.7 |
        00808: |                 registers    506                                        |
        01442: |         Reg bits by type:                                               |
        01442. |            EN SS SC AS AC                                               |
        00809: |             0  0  0  0  1   2805      6.2(1)         0.0                |
        00809: |             1  0  0  0  1   2240      8.2(1)         0.0                |
        00809: |         all register bits   5045      7.1(1)         0.0        35653.5 |
        02604: |           estimated cntrl      1                    27.7           27.7 |
        00811: | ----------------------------------------------------------------------- |
        00812: |                Total Area         35653.5(5045)  10200.8   0.0  45854.3 |
               |                                                                         |
               +-------------------------------------------------------------------------+



        00195: Writing RTL files:
        01766:   bdw_work/modules/cache/DPA/cache_rtl.h
        01767:   bdw_work/modules/cache/DPA/cache_rtl.cpp
        01768:   bdw_work/modules/cache/DPA/cache_rtl.v

stratus_hls succeeded with 0 errors and 0 warnings.

make[1]: `bdw_work/modules/cache/DPA/cache_rtl.v' is up to date.
/usr/cadence/installs/Stratus/bin/bdw_makegen project.tcl -scsim builtin -lib bdw_work/modules/cache/DPA -o bdw_work/modules/cache/DPA/Makefile -module cache -cynthconfig DPA  
