|D_flipflop
d => d.IN1
clk => clk.IN1
w_en => WideAnd0.IN1
reset => WideAnd0.IN2
out <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|D_flipflop|D_latch:master
d => w1.IN0
d => w2.IN0
enable => w1.IN1
enable => w2.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|D_flipflop|D_latch:slave
d => w1.IN0
d => w2.IN0
enable => w1.IN1
enable => w2.IN1
out <= out.DB_MAX_OUTPUT_PORT_TYPE


