

================================================================
== Vivado HLS Report for 'separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_s'
================================================================
* Date:           Fri Mar  1 15:24:06 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  | 2.50 ns | 12.256 ns |   3.12 ns  |
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     2712|     2712| 33.238 us | 33.238 us |  2708|  2708| dataflow |
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_0_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 5 'alloca' 'depthwise_res_V_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_1_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 6 'alloca' 'depthwise_res_V_data_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_2_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 7 'alloca' 'depthwise_res_V_data_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_3_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 8 'alloca' 'depthwise_res_V_data_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_4_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 9 'alloca' 'depthwise_res_V_data_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_5_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 10 'alloca' 'depthwise_res_V_data_5_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_6_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 11 'alloca' 'depthwise_res_V_data_6_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_7_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 12 'alloca' 'depthwise_res_V_data_7_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_8_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 13 'alloca' 'depthwise_res_V_data_8_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_9_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 14 'alloca' 'depthwise_res_V_data_9_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_10_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 15 'alloca' 'depthwise_res_V_data_10_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_11_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 16 'alloca' 'depthwise_res_V_data_11_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_12_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 17 'alloca' 'depthwise_res_V_data_12_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_13_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 18 'alloca' 'depthwise_res_V_data_13_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_14_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 19 'alloca' 'depthwise_res_V_data_14_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_15_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 20 'alloca' 'depthwise_res_V_data_15_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_16_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 21 'alloca' 'depthwise_res_V_data_16_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_17_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 22 'alloca' 'depthwise_res_V_data_17_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_18_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 23 'alloca' 'depthwise_res_V_data_18_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_19_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 24 'alloca' 'depthwise_res_V_data_19_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_20_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 25 'alloca' 'depthwise_res_V_data_20_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_21_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 26 'alloca' 'depthwise_res_V_data_21_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_22_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 27 'alloca' 'depthwise_res_V_data_22_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_23_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 28 'alloca' 'depthwise_res_V_data_23_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_24_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 29 'alloca' 'depthwise_res_V_data_24_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_25_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 30 'alloca' 'depthwise_res_V_data_25_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_26_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 31 'alloca' 'depthwise_res_V_data_26_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_27_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 32 'alloca' 'depthwise_res_V_data_27_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_28_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 33 'alloca' 'depthwise_res_V_data_28_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_29_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 34 'alloca' 'depthwise_res_V_data_29_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_30_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 35 'alloca' 'depthwise_res_V_data_30_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%depthwise_res_V_data_31_V = alloca i16, align 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:132]   --->   Operation 36 'alloca' 'depthwise_res_V_data_31_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 37 [2/2] (-0.6ns)   --->   "call fastcc void @"depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %data_V_data_10_V, i16* %data_V_data_11_V, i16* %data_V_data_12_V, i16* %data_V_data_13_V, i16* %data_V_data_14_V, i16* %data_V_data_15_V, i16* %data_V_data_16_V, i16* %data_V_data_17_V, i16* %data_V_data_18_V, i16* %data_V_data_19_V, i16* %data_V_data_20_V, i16* %data_V_data_21_V, i16* %data_V_data_22_V, i16* %data_V_data_23_V, i16* %data_V_data_24_V, i16* %data_V_data_25_V, i16* %data_V_data_26_V, i16* %data_V_data_27_V, i16* %data_V_data_28_V, i16* %data_V_data_29_V, i16* %data_V_data_30_V, i16* %data_V_data_31_V, i16* %depthwise_res_V_data_0_V, i16* %depthwise_res_V_data_1_V, i16* %depthwise_res_V_data_2_V, i16* %depthwise_res_V_data_3_V, i16* %depthwise_res_V_data_4_V, i16* %depthwise_res_V_data_5_V, i16* %depthwise_res_V_data_6_V, i16* %depthwise_res_V_data_7_V, i16* %depthwise_res_V_data_8_V, i16* %depthwise_res_V_data_9_V, i16* %depthwise_res_V_data_10_V, i16* %depthwise_res_V_data_11_V, i16* %depthwise_res_V_data_12_V, i16* %depthwise_res_V_data_13_V, i16* %depthwise_res_V_data_14_V, i16* %depthwise_res_V_data_15_V, i16* %depthwise_res_V_data_16_V, i16* %depthwise_res_V_data_17_V, i16* %depthwise_res_V_data_18_V, i16* %depthwise_res_V_data_19_V, i16* %depthwise_res_V_data_20_V, i16* %depthwise_res_V_data_21_V, i16* %depthwise_res_V_data_22_V, i16* %depthwise_res_V_data_23_V, i16* %depthwise_res_V_data_24_V, i16* %depthwise_res_V_data_25_V, i16* %depthwise_res_V_data_26_V, i16* %depthwise_res_V_data_27_V, i16* %depthwise_res_V_data_28_V, i16* %depthwise_res_V_data_29_V, i16* %depthwise_res_V_data_30_V, i16* %depthwise_res_V_data_31_V)" [firmware/nnet_utils/nnet_sepconv2d_stream.h:136]   --->   Operation 37 'call' <Predicate = true> <Delay = -0.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (0.00ns)   --->   "call fastcc void @"depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise>"(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %data_V_data_10_V, i16* %data_V_data_11_V, i16* %data_V_data_12_V, i16* %data_V_data_13_V, i16* %data_V_data_14_V, i16* %data_V_data_15_V, i16* %data_V_data_16_V, i16* %data_V_data_17_V, i16* %data_V_data_18_V, i16* %data_V_data_19_V, i16* %data_V_data_20_V, i16* %data_V_data_21_V, i16* %data_V_data_22_V, i16* %data_V_data_23_V, i16* %data_V_data_24_V, i16* %data_V_data_25_V, i16* %data_V_data_26_V, i16* %data_V_data_27_V, i16* %data_V_data_28_V, i16* %data_V_data_29_V, i16* %data_V_data_30_V, i16* %data_V_data_31_V, i16* %depthwise_res_V_data_0_V, i16* %depthwise_res_V_data_1_V, i16* %depthwise_res_V_data_2_V, i16* %depthwise_res_V_data_3_V, i16* %depthwise_res_V_data_4_V, i16* %depthwise_res_V_data_5_V, i16* %depthwise_res_V_data_6_V, i16* %depthwise_res_V_data_7_V, i16* %depthwise_res_V_data_8_V, i16* %depthwise_res_V_data_9_V, i16* %depthwise_res_V_data_10_V, i16* %depthwise_res_V_data_11_V, i16* %depthwise_res_V_data_12_V, i16* %depthwise_res_V_data_13_V, i16* %depthwise_res_V_data_14_V, i16* %depthwise_res_V_data_15_V, i16* %depthwise_res_V_data_16_V, i16* %depthwise_res_V_data_17_V, i16* %depthwise_res_V_data_18_V, i16* %depthwise_res_V_data_19_V, i16* %depthwise_res_V_data_20_V, i16* %depthwise_res_V_data_21_V, i16* %depthwise_res_V_data_22_V, i16* %depthwise_res_V_data_23_V, i16* %depthwise_res_V_data_24_V, i16* %depthwise_res_V_data_25_V, i16* %depthwise_res_V_data_26_V, i16* %depthwise_res_V_data_27_V, i16* %depthwise_res_V_data_28_V, i16* %depthwise_res_V_data_29_V, i16* %depthwise_res_V_data_30_V, i16* %depthwise_res_V_data_31_V)" [firmware/nnet_utils/nnet_sepconv2d_stream.h:136]   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (-0.6ns)   --->   "call fastcc void @"pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise>"(i16* %depthwise_res_V_data_0_V, i16* %depthwise_res_V_data_1_V, i16* %depthwise_res_V_data_2_V, i16* %depthwise_res_V_data_3_V, i16* %depthwise_res_V_data_4_V, i16* %depthwise_res_V_data_5_V, i16* %depthwise_res_V_data_6_V, i16* %depthwise_res_V_data_7_V, i16* %depthwise_res_V_data_8_V, i16* %depthwise_res_V_data_9_V, i16* %depthwise_res_V_data_10_V, i16* %depthwise_res_V_data_11_V, i16* %depthwise_res_V_data_12_V, i16* %depthwise_res_V_data_13_V, i16* %depthwise_res_V_data_14_V, i16* %depthwise_res_V_data_15_V, i16* %depthwise_res_V_data_16_V, i16* %depthwise_res_V_data_17_V, i16* %depthwise_res_V_data_18_V, i16* %depthwise_res_V_data_19_V, i16* %depthwise_res_V_data_20_V, i16* %depthwise_res_V_data_21_V, i16* %depthwise_res_V_data_22_V, i16* %depthwise_res_V_data_23_V, i16* %depthwise_res_V_data_24_V, i16* %depthwise_res_V_data_25_V, i16* %depthwise_res_V_data_26_V, i16* %depthwise_res_V_data_27_V, i16* %depthwise_res_V_data_28_V, i16* %depthwise_res_V_data_29_V, i16* %depthwise_res_V_data_30_V, i16* %depthwise_res_V_data_31_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V, i16* %res_V_data_12_V, i16* %res_V_data_13_V, i16* %res_V_data_14_V, i16* %res_V_data_15_V, i16* %res_V_data_16_V, i16* %res_V_data_17_V, i16* %res_V_data_18_V, i16* %res_V_data_19_V, i16* %res_V_data_20_V, i16* %res_V_data_21_V, i16* %res_V_data_22_V, i16* %res_V_data_23_V, i16* %res_V_data_24_V, i16* %res_V_data_25_V, i16* %res_V_data_26_V, i16* %res_V_data_27_V, i16* %res_V_data_28_V, i16* %res_V_data_29_V, i16* %res_V_data_30_V, i16* %res_V_data_31_V, i16* %res_V_data_32_V, i16* %res_V_data_33_V, i16* %res_V_data_34_V, i16* %res_V_data_35_V, i16* %res_V_data_36_V, i16* %res_V_data_37_V, i16* %res_V_data_38_V, i16* %res_V_data_39_V, i16* %res_V_data_40_V, i16* %res_V_data_41_V, i16* %res_V_data_42_V, i16* %res_V_data_43_V, i16* %res_V_data_44_V, i16* %res_V_data_45_V, i16* %res_V_data_46_V, i16* %res_V_data_47_V, i16* %res_V_data_48_V, i16* %res_V_data_49_V, i16* %res_V_data_50_V, i16* %res_V_data_51_V, i16* %res_V_data_52_V, i16* %res_V_data_53_V, i16* %res_V_data_54_V, i16* %res_V_data_55_V, i16* %res_V_data_56_V, i16* %res_V_data_57_V, i16* %res_V_data_58_V, i16* %res_V_data_59_V, i16* %res_V_data_60_V, i16* %res_V_data_61_V, i16* %res_V_data_62_V, i16* %res_V_data_63_V)" [firmware/nnet_utils/nnet_sepconv2d_stream.h:138]   --->   Operation 39 'call' <Predicate = true> <Delay = -0.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_63_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2498, i32 0, i32 0, [1 x i8]* @p_str2499, [1 x i8]* @p_str2500, [1 x i8]* @p_str2501, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2502, [1 x i8]* @p_str2503)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_62_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2491, i32 0, i32 0, [1 x i8]* @p_str2492, [1 x i8]* @p_str2493, [1 x i8]* @p_str2494, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2495, [1 x i8]* @p_str2496)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_61_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2484, i32 0, i32 0, [1 x i8]* @p_str2485, [1 x i8]* @p_str2486, [1 x i8]* @p_str2487, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2488, [1 x i8]* @p_str2489)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_60_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2477, i32 0, i32 0, [1 x i8]* @p_str2478, [1 x i8]* @p_str2479, [1 x i8]* @p_str2480, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2481, [1 x i8]* @p_str2482)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_59_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2470, i32 0, i32 0, [1 x i8]* @p_str2471, [1 x i8]* @p_str2472, [1 x i8]* @p_str2473, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2474, [1 x i8]* @p_str2475)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_58_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2463, i32 0, i32 0, [1 x i8]* @p_str2464, [1 x i8]* @p_str2465, [1 x i8]* @p_str2466, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2467, [1 x i8]* @p_str2468)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_57_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2456, i32 0, i32 0, [1 x i8]* @p_str2457, [1 x i8]* @p_str2458, [1 x i8]* @p_str2459, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2460, [1 x i8]* @p_str2461)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_56_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2449, i32 0, i32 0, [1 x i8]* @p_str2450, [1 x i8]* @p_str2451, [1 x i8]* @p_str2452, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2453, [1 x i8]* @p_str2454)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_55_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2442, i32 0, i32 0, [1 x i8]* @p_str2443, [1 x i8]* @p_str2444, [1 x i8]* @p_str2445, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2446, [1 x i8]* @p_str2447)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_54_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2435, i32 0, i32 0, [1 x i8]* @p_str2436, [1 x i8]* @p_str2437, [1 x i8]* @p_str2438, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2439, [1 x i8]* @p_str2440)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_53_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2428, i32 0, i32 0, [1 x i8]* @p_str2429, [1 x i8]* @p_str2430, [1 x i8]* @p_str2431, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2432, [1 x i8]* @p_str2433)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_52_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2421, i32 0, i32 0, [1 x i8]* @p_str2422, [1 x i8]* @p_str2423, [1 x i8]* @p_str2424, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2425, [1 x i8]* @p_str2426)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_51_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2414, i32 0, i32 0, [1 x i8]* @p_str2415, [1 x i8]* @p_str2416, [1 x i8]* @p_str2417, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2418, [1 x i8]* @p_str2419)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_50_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2407, i32 0, i32 0, [1 x i8]* @p_str2408, [1 x i8]* @p_str2409, [1 x i8]* @p_str2410, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2411, [1 x i8]* @p_str2412)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_49_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2400, i32 0, i32 0, [1 x i8]* @p_str2401, [1 x i8]* @p_str2402, [1 x i8]* @p_str2403, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2404, [1 x i8]* @p_str2405)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_48_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2393, i32 0, i32 0, [1 x i8]* @p_str2394, [1 x i8]* @p_str2395, [1 x i8]* @p_str2396, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2397, [1 x i8]* @p_str2398)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_47_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2386, i32 0, i32 0, [1 x i8]* @p_str2387, [1 x i8]* @p_str2388, [1 x i8]* @p_str2389, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2390, [1 x i8]* @p_str2391)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_46_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2379, i32 0, i32 0, [1 x i8]* @p_str2380, [1 x i8]* @p_str2381, [1 x i8]* @p_str2382, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2383, [1 x i8]* @p_str2384)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_45_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2372, i32 0, i32 0, [1 x i8]* @p_str2373, [1 x i8]* @p_str2374, [1 x i8]* @p_str2375, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2376, [1 x i8]* @p_str2377)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_44_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2365, i32 0, i32 0, [1 x i8]* @p_str2366, [1 x i8]* @p_str2367, [1 x i8]* @p_str2368, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2369, [1 x i8]* @p_str2370)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_43_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2358, i32 0, i32 0, [1 x i8]* @p_str2359, [1 x i8]* @p_str2360, [1 x i8]* @p_str2361, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2362, [1 x i8]* @p_str2363)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_42_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2351, i32 0, i32 0, [1 x i8]* @p_str2352, [1 x i8]* @p_str2353, [1 x i8]* @p_str2354, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2355, [1 x i8]* @p_str2356)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_41_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2344, i32 0, i32 0, [1 x i8]* @p_str2345, [1 x i8]* @p_str2346, [1 x i8]* @p_str2347, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2348, [1 x i8]* @p_str2349)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_40_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2337, i32 0, i32 0, [1 x i8]* @p_str2338, [1 x i8]* @p_str2339, [1 x i8]* @p_str2340, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2341, [1 x i8]* @p_str2342)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_39_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2330, i32 0, i32 0, [1 x i8]* @p_str2331, [1 x i8]* @p_str2332, [1 x i8]* @p_str2333, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2334, [1 x i8]* @p_str2335)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_38_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2323, i32 0, i32 0, [1 x i8]* @p_str2324, [1 x i8]* @p_str2325, [1 x i8]* @p_str2326, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2327, [1 x i8]* @p_str2328)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_37_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2316, i32 0, i32 0, [1 x i8]* @p_str2317, [1 x i8]* @p_str2318, [1 x i8]* @p_str2319, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2320, [1 x i8]* @p_str2321)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_36_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2309, i32 0, i32 0, [1 x i8]* @p_str2310, [1 x i8]* @p_str2311, [1 x i8]* @p_str2312, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2313, [1 x i8]* @p_str2314)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_35_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2302, i32 0, i32 0, [1 x i8]* @p_str2303, [1 x i8]* @p_str2304, [1 x i8]* @p_str2305, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2306, [1 x i8]* @p_str2307)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_34_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2295, i32 0, i32 0, [1 x i8]* @p_str2296, [1 x i8]* @p_str2297, [1 x i8]* @p_str2298, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2299, [1 x i8]* @p_str2300)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_33_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2288, i32 0, i32 0, [1 x i8]* @p_str2289, [1 x i8]* @p_str2290, [1 x i8]* @p_str2291, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2292, [1 x i8]* @p_str2293)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_32_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2281, i32 0, i32 0, [1 x i8]* @p_str2282, [1 x i8]* @p_str2283, [1 x i8]* @p_str2284, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2285, [1 x i8]* @p_str2286)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2274, i32 0, i32 0, [1 x i8]* @p_str2275, [1 x i8]* @p_str2276, [1 x i8]* @p_str2277, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2278, [1 x i8]* @p_str2279)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2267, i32 0, i32 0, [1 x i8]* @p_str2268, [1 x i8]* @p_str2269, [1 x i8]* @p_str2270, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2271, [1 x i8]* @p_str2272)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2260, i32 0, i32 0, [1 x i8]* @p_str2261, [1 x i8]* @p_str2262, [1 x i8]* @p_str2263, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2264, [1 x i8]* @p_str2265)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2253, i32 0, i32 0, [1 x i8]* @p_str2254, [1 x i8]* @p_str2255, [1 x i8]* @p_str2256, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2257, [1 x i8]* @p_str2258)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2246, i32 0, i32 0, [1 x i8]* @p_str2247, [1 x i8]* @p_str2248, [1 x i8]* @p_str2249, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2250, [1 x i8]* @p_str2251)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2239, i32 0, i32 0, [1 x i8]* @p_str2240, [1 x i8]* @p_str2241, [1 x i8]* @p_str2242, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2243, [1 x i8]* @p_str2244)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2232, i32 0, i32 0, [1 x i8]* @p_str2233, [1 x i8]* @p_str2234, [1 x i8]* @p_str2235, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2236, [1 x i8]* @p_str2237)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2225, i32 0, i32 0, [1 x i8]* @p_str2226, [1 x i8]* @p_str2227, [1 x i8]* @p_str2228, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2229, [1 x i8]* @p_str2230)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2218, i32 0, i32 0, [1 x i8]* @p_str2219, [1 x i8]* @p_str2220, [1 x i8]* @p_str2221, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2222, [1 x i8]* @p_str2223)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2211, i32 0, i32 0, [1 x i8]* @p_str2212, [1 x i8]* @p_str2213, [1 x i8]* @p_str2214, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2215, [1 x i8]* @p_str2216)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2204, i32 0, i32 0, [1 x i8]* @p_str2205, [1 x i8]* @p_str2206, [1 x i8]* @p_str2207, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2208, [1 x i8]* @p_str2209)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2197, i32 0, i32 0, [1 x i8]* @p_str2198, [1 x i8]* @p_str2199, [1 x i8]* @p_str2200, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2201, [1 x i8]* @p_str2202)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2190, i32 0, i32 0, [1 x i8]* @p_str2191, [1 x i8]* @p_str2192, [1 x i8]* @p_str2193, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2194, [1 x i8]* @p_str2195)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2183, i32 0, i32 0, [1 x i8]* @p_str2184, [1 x i8]* @p_str2185, [1 x i8]* @p_str2186, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2187, [1 x i8]* @p_str2188)"   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2176, i32 0, i32 0, [1 x i8]* @p_str2177, [1 x i8]* @p_str2178, [1 x i8]* @p_str2179, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2180, [1 x i8]* @p_str2181)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2169, i32 0, i32 0, [1 x i8]* @p_str2170, [1 x i8]* @p_str2171, [1 x i8]* @p_str2172, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2173, [1 x i8]* @p_str2174)"   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2162, i32 0, i32 0, [1 x i8]* @p_str2163, [1 x i8]* @p_str2164, [1 x i8]* @p_str2165, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2166, [1 x i8]* @p_str2167)"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2155, i32 0, i32 0, [1 x i8]* @p_str2156, [1 x i8]* @p_str2157, [1 x i8]* @p_str2158, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2159, [1 x i8]* @p_str2160)"   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2148, i32 0, i32 0, [1 x i8]* @p_str2149, [1 x i8]* @p_str2150, [1 x i8]* @p_str2151, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2152, [1 x i8]* @p_str2153)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2141, i32 0, i32 0, [1 x i8]* @p_str2142, [1 x i8]* @p_str2143, [1 x i8]* @p_str2144, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2145, [1 x i8]* @p_str2146)"   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2134, i32 0, i32 0, [1 x i8]* @p_str2135, [1 x i8]* @p_str2136, [1 x i8]* @p_str2137, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2138, [1 x i8]* @p_str2139)"   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2127, i32 0, i32 0, [1 x i8]* @p_str2128, [1 x i8]* @p_str2129, [1 x i8]* @p_str2130, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2131, [1 x i8]* @p_str2132)"   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2120, i32 0, i32 0, [1 x i8]* @p_str2121, [1 x i8]* @p_str2122, [1 x i8]* @p_str2123, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2124, [1 x i8]* @p_str2125)"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2113, i32 0, i32 0, [1 x i8]* @p_str2114, [1 x i8]* @p_str2115, [1 x i8]* @p_str2116, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2117, [1 x i8]* @p_str2118)"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2106, i32 0, i32 0, [1 x i8]* @p_str2107, [1 x i8]* @p_str2108, [1 x i8]* @p_str2109, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2110, [1 x i8]* @p_str2111)"   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2099, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2101, [1 x i8]* @p_str2102, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2103, [1 x i8]* @p_str2104)"   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2092, i32 0, i32 0, [1 x i8]* @p_str2093, [1 x i8]* @p_str2094, [1 x i8]* @p_str2095, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2096, [1 x i8]* @p_str2097)"   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2085, i32 0, i32 0, [1 x i8]* @p_str2086, [1 x i8]* @p_str2087, [1 x i8]* @p_str2088, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2089, [1 x i8]* @p_str2090)"   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2078, i32 0, i32 0, [1 x i8]* @p_str2079, [1 x i8]* @p_str2080, [1 x i8]* @p_str2081, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2082, [1 x i8]* @p_str2083)"   --->   Operation 100 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2071, i32 0, i32 0, [1 x i8]* @p_str2072, [1 x i8]* @p_str2073, [1 x i8]* @p_str2074, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2075, [1 x i8]* @p_str2076)"   --->   Operation 101 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2064, i32 0, i32 0, [1 x i8]* @p_str2065, [1 x i8]* @p_str2066, [1 x i8]* @p_str2067, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2068, [1 x i8]* @p_str2069)"   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2057, i32 0, i32 0, [1 x i8]* @p_str2058, [1 x i8]* @p_str2059, [1 x i8]* @p_str2060, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2061, [1 x i8]* @p_str2062)"   --->   Operation 103 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2050, i32 0, i32 0, [1 x i8]* @p_str2051, [1 x i8]* @p_str2052, [1 x i8]* @p_str2053, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2054, [1 x i8]* @p_str2055)"   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2043, i32 0, i32 0, [1 x i8]* @p_str2044, [1 x i8]* @p_str2045, [1 x i8]* @p_str2046, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2047, [1 x i8]* @p_str2048)"   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2036, i32 0, i32 0, [1 x i8]* @p_str2037, [1 x i8]* @p_str2038, [1 x i8]* @p_str2039, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2040, [1 x i8]* @p_str2041)"   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2029, i32 0, i32 0, [1 x i8]* @p_str2030, [1 x i8]* @p_str2031, [1 x i8]* @p_str2032, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2033, [1 x i8]* @p_str2034)"   --->   Operation 107 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2022, i32 0, i32 0, [1 x i8]* @p_str2023, [1 x i8]* @p_str2024, [1 x i8]* @p_str2025, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2026, [1 x i8]* @p_str2027)"   --->   Operation 108 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2015, i32 0, i32 0, [1 x i8]* @p_str2016, [1 x i8]* @p_str2017, [1 x i8]* @p_str2018, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2019, [1 x i8]* @p_str2020)"   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2008, i32 0, i32 0, [1 x i8]* @p_str2009, [1 x i8]* @p_str2010, [1 x i8]* @p_str2011, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2012, [1 x i8]* @p_str2013)"   --->   Operation 110 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2001, i32 0, i32 0, [1 x i8]* @p_str2002, [1 x i8]* @p_str2003, [1 x i8]* @p_str2004, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2005, [1 x i8]* @p_str2006)"   --->   Operation 111 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1994, i32 0, i32 0, [1 x i8]* @p_str1995, [1 x i8]* @p_str1996, [1 x i8]* @p_str1997, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1998, [1 x i8]* @p_str1999)"   --->   Operation 112 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1987, i32 0, i32 0, [1 x i8]* @p_str1988, [1 x i8]* @p_str1989, [1 x i8]* @p_str1990, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1991, [1 x i8]* @p_str1992)"   --->   Operation 113 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1980, i32 0, i32 0, [1 x i8]* @p_str1981, [1 x i8]* @p_str1982, [1 x i8]* @p_str1983, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1984, [1 x i8]* @p_str1985)"   --->   Operation 114 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1973, i32 0, i32 0, [1 x i8]* @p_str1974, [1 x i8]* @p_str1975, [1 x i8]* @p_str1976, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1977, [1 x i8]* @p_str1978)"   --->   Operation 115 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1966, i32 0, i32 0, [1 x i8]* @p_str1967, [1 x i8]* @p_str1968, [1 x i8]* @p_str1969, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1970, [1 x i8]* @p_str1971)"   --->   Operation 116 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1959, i32 0, i32 0, [1 x i8]* @p_str1960, [1 x i8]* @p_str1961, [1 x i8]* @p_str1962, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1963, [1 x i8]* @p_str1964)"   --->   Operation 117 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1952, i32 0, i32 0, [1 x i8]* @p_str1953, [1 x i8]* @p_str1954, [1 x i8]* @p_str1955, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1956, [1 x i8]* @p_str1957)"   --->   Operation 118 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1945, i32 0, i32 0, [1 x i8]* @p_str1946, [1 x i8]* @p_str1947, [1 x i8]* @p_str1948, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1949, [1 x i8]* @p_str1950)"   --->   Operation 119 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1938, i32 0, i32 0, [1 x i8]* @p_str1939, [1 x i8]* @p_str1940, [1 x i8]* @p_str1941, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1942, [1 x i8]* @p_str1943)"   --->   Operation 120 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1931, i32 0, i32 0, [1 x i8]* @p_str1932, [1 x i8]* @p_str1933, [1 x i8]* @p_str1934, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1935, [1 x i8]* @p_str1936)"   --->   Operation 121 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1924, i32 0, i32 0, [1 x i8]* @p_str1925, [1 x i8]* @p_str1926, [1 x i8]* @p_str1927, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1928, [1 x i8]* @p_str1929)"   --->   Operation 122 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1917, i32 0, i32 0, [1 x i8]* @p_str1918, [1 x i8]* @p_str1919, [1 x i8]* @p_str1920, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1921, [1 x i8]* @p_str1922)"   --->   Operation 123 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1910, i32 0, i32 0, [1 x i8]* @p_str1911, [1 x i8]* @p_str1912, [1 x i8]* @p_str1913, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1914, [1 x i8]* @p_str1915)"   --->   Operation 124 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1903, i32 0, i32 0, [1 x i8]* @p_str1904, [1 x i8]* @p_str1905, [1 x i8]* @p_str1906, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1907, [1 x i8]* @p_str1908)"   --->   Operation 125 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1896, i32 0, i32 0, [1 x i8]* @p_str1897, [1 x i8]* @p_str1898, [1 x i8]* @p_str1899, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1900, [1 x i8]* @p_str1901)"   --->   Operation 126 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1889, i32 0, i32 0, [1 x i8]* @p_str1890, [1 x i8]* @p_str1891, [1 x i8]* @p_str1892, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1893, [1 x i8]* @p_str1894)"   --->   Operation 127 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1882, i32 0, i32 0, [1 x i8]* @p_str1883, [1 x i8]* @p_str1884, [1 x i8]* @p_str1885, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1886, [1 x i8]* @p_str1887)"   --->   Operation 128 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1875, i32 0, i32 0, [1 x i8]* @p_str1876, [1 x i8]* @p_str1877, [1 x i8]* @p_str1878, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1879, [1 x i8]* @p_str1880)"   --->   Operation 129 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1868, i32 0, i32 0, [1 x i8]* @p_str1869, [1 x i8]* @p_str1870, [1 x i8]* @p_str1871, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1872, [1 x i8]* @p_str1873)"   --->   Operation 130 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1861, i32 0, i32 0, [1 x i8]* @p_str1862, [1 x i8]* @p_str1863, [1 x i8]* @p_str1864, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1865, [1 x i8]* @p_str1866)"   --->   Operation 131 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1854, i32 0, i32 0, [1 x i8]* @p_str1855, [1 x i8]* @p_str1856, [1 x i8]* @p_str1857, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1858, [1 x i8]* @p_str1859)"   --->   Operation 132 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1847, i32 0, i32 0, [1 x i8]* @p_str1848, [1 x i8]* @p_str1849, [1 x i8]* @p_str1850, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1851, [1 x i8]* @p_str1852)"   --->   Operation 133 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1840, i32 0, i32 0, [1 x i8]* @p_str1841, [1 x i8]* @p_str1842, [1 x i8]* @p_str1843, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1844, [1 x i8]* @p_str1845)"   --->   Operation 134 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1833, i32 0, i32 0, [1 x i8]* @p_str1834, [1 x i8]* @p_str1835, [1 x i8]* @p_str1836, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1837, [1 x i8]* @p_str1838)"   --->   Operation 135 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str28) nounwind" [firmware/nnet_utils/nnet_sepconv2d_stream.h:130]   --->   Operation 136 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @depthwise_res_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str936, [1 x i8]* @p_str936, i32 169, i32 169, i16* %depthwise_res_V_data_0_V, i16* %depthwise_res_V_data_0_V)"   --->   Operation 137 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str937, i32 0, i32 0, [1 x i8]* @p_str938, [1 x i8]* @p_str939, [1 x i8]* @p_str940, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str941, [1 x i8]* @p_str942)"   --->   Operation 138 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @depthwise_res_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str943, [1 x i8]* @p_str943, i32 169, i32 169, i16* %depthwise_res_V_data_1_V, i16* %depthwise_res_V_data_1_V)"   --->   Operation 139 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str944, i32 0, i32 0, [1 x i8]* @p_str945, [1 x i8]* @p_str946, [1 x i8]* @p_str947, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str948, [1 x i8]* @p_str949)"   --->   Operation 140 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @depthwise_res_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str950, [1 x i8]* @p_str950, i32 169, i32 169, i16* %depthwise_res_V_data_2_V, i16* %depthwise_res_V_data_2_V)"   --->   Operation 141 'specchannel' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str951, i32 0, i32 0, [1 x i8]* @p_str952, [1 x i8]* @p_str953, [1 x i8]* @p_str954, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str955, [1 x i8]* @p_str956)"   --->   Operation 142 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @depthwise_res_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str957, [1 x i8]* @p_str957, i32 169, i32 169, i16* %depthwise_res_V_data_3_V, i16* %depthwise_res_V_data_3_V)"   --->   Operation 143 'specchannel' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str958, i32 0, i32 0, [1 x i8]* @p_str959, [1 x i8]* @p_str960, [1 x i8]* @p_str961, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str962, [1 x i8]* @p_str963)"   --->   Operation 144 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @depthwise_res_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str964, [1 x i8]* @p_str964, i32 169, i32 169, i16* %depthwise_res_V_data_4_V, i16* %depthwise_res_V_data_4_V)"   --->   Operation 145 'specchannel' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str965, i32 0, i32 0, [1 x i8]* @p_str966, [1 x i8]* @p_str967, [1 x i8]* @p_str968, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str969, [1 x i8]* @p_str970)"   --->   Operation 146 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @depthwise_res_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str971, [1 x i8]* @p_str971, i32 169, i32 169, i16* %depthwise_res_V_data_5_V, i16* %depthwise_res_V_data_5_V)"   --->   Operation 147 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str972, i32 0, i32 0, [1 x i8]* @p_str973, [1 x i8]* @p_str974, [1 x i8]* @p_str975, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str976, [1 x i8]* @p_str977)"   --->   Operation 148 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @depthwise_res_OC_V_OC_data_LF_6_NF_OC_V_str, i32 1, [1 x i8]* @p_str978, [1 x i8]* @p_str978, i32 169, i32 169, i16* %depthwise_res_V_data_6_V, i16* %depthwise_res_V_data_6_V)"   --->   Operation 149 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str979, i32 0, i32 0, [1 x i8]* @p_str980, [1 x i8]* @p_str981, [1 x i8]* @p_str982, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str983, [1 x i8]* @p_str984)"   --->   Operation 150 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @depthwise_res_OC_V_OC_data_LF_7_NF_OC_V_str, i32 1, [1 x i8]* @p_str985, [1 x i8]* @p_str985, i32 169, i32 169, i16* %depthwise_res_V_data_7_V, i16* %depthwise_res_V_data_7_V)"   --->   Operation 151 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str986, i32 0, i32 0, [1 x i8]* @p_str987, [1 x i8]* @p_str988, [1 x i8]* @p_str989, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str990, [1 x i8]* @p_str991)"   --->   Operation 152 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @depthwise_res_OC_V_OC_data_LF_8_NF_OC_V_str, i32 1, [1 x i8]* @p_str992, [1 x i8]* @p_str992, i32 169, i32 169, i16* %depthwise_res_V_data_8_V, i16* %depthwise_res_V_data_8_V)"   --->   Operation 153 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str993, i32 0, i32 0, [1 x i8]* @p_str994, [1 x i8]* @p_str995, [1 x i8]* @p_str996, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str997, [1 x i8]* @p_str998)"   --->   Operation 154 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @depthwise_res_OC_V_OC_data_LF_9_NF_OC_V_str, i32 1, [1 x i8]* @p_str999, [1 x i8]* @p_str999, i32 169, i32 169, i16* %depthwise_res_V_data_9_V, i16* %depthwise_res_V_data_9_V)"   --->   Operation 155 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1000, i32 0, i32 0, [1 x i8]* @p_str1001, [1 x i8]* @p_str1002, [1 x i8]* @p_str1003, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1004, [1 x i8]* @p_str1005)"   --->   Operation 156 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_10_NF_OC_V_str, i32 1, [1 x i8]* @p_str1006, [1 x i8]* @p_str1006, i32 169, i32 169, i16* %depthwise_res_V_data_10_V, i16* %depthwise_res_V_data_10_V)"   --->   Operation 157 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1007, i32 0, i32 0, [1 x i8]* @p_str1008, [1 x i8]* @p_str1009, [1 x i8]* @p_str1010, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1011, [1 x i8]* @p_str1012)"   --->   Operation 158 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_11_NF_OC_V_str, i32 1, [1 x i8]* @p_str1013, [1 x i8]* @p_str1013, i32 169, i32 169, i16* %depthwise_res_V_data_11_V, i16* %depthwise_res_V_data_11_V)"   --->   Operation 159 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1014, i32 0, i32 0, [1 x i8]* @p_str1015, [1 x i8]* @p_str1016, [1 x i8]* @p_str1017, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1018, [1 x i8]* @p_str1019)"   --->   Operation 160 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_12_NF_OC_V_str, i32 1, [1 x i8]* @p_str1020, [1 x i8]* @p_str1020, i32 169, i32 169, i16* %depthwise_res_V_data_12_V, i16* %depthwise_res_V_data_12_V)"   --->   Operation 161 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1021, i32 0, i32 0, [1 x i8]* @p_str1022, [1 x i8]* @p_str1023, [1 x i8]* @p_str1024, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1025, [1 x i8]* @p_str1026)"   --->   Operation 162 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_13_NF_OC_V_str, i32 1, [1 x i8]* @p_str1027, [1 x i8]* @p_str1027, i32 169, i32 169, i16* %depthwise_res_V_data_13_V, i16* %depthwise_res_V_data_13_V)"   --->   Operation 163 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1028, i32 0, i32 0, [1 x i8]* @p_str1029, [1 x i8]* @p_str1030, [1 x i8]* @p_str1031, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1032, [1 x i8]* @p_str1033)"   --->   Operation 164 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_14_NF_OC_V_str, i32 1, [1 x i8]* @p_str1034, [1 x i8]* @p_str1034, i32 169, i32 169, i16* %depthwise_res_V_data_14_V, i16* %depthwise_res_V_data_14_V)"   --->   Operation 165 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1035, i32 0, i32 0, [1 x i8]* @p_str1036, [1 x i8]* @p_str1037, [1 x i8]* @p_str1038, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1039, [1 x i8]* @p_str1040)"   --->   Operation 166 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_15_NF_OC_V_str, i32 1, [1 x i8]* @p_str1041, [1 x i8]* @p_str1041, i32 169, i32 169, i16* %depthwise_res_V_data_15_V, i16* %depthwise_res_V_data_15_V)"   --->   Operation 167 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1042, i32 0, i32 0, [1 x i8]* @p_str1043, [1 x i8]* @p_str1044, [1 x i8]* @p_str1045, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1046, [1 x i8]* @p_str1047)"   --->   Operation 168 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_16_NF_OC_V_str, i32 1, [1 x i8]* @p_str1048, [1 x i8]* @p_str1048, i32 169, i32 169, i16* %depthwise_res_V_data_16_V, i16* %depthwise_res_V_data_16_V)"   --->   Operation 169 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1049, i32 0, i32 0, [1 x i8]* @p_str1050, [1 x i8]* @p_str1051, [1 x i8]* @p_str1052, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1053, [1 x i8]* @p_str1054)"   --->   Operation 170 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_17_NF_OC_V_str, i32 1, [1 x i8]* @p_str1055, [1 x i8]* @p_str1055, i32 169, i32 169, i16* %depthwise_res_V_data_17_V, i16* %depthwise_res_V_data_17_V)"   --->   Operation 171 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1056, i32 0, i32 0, [1 x i8]* @p_str1057, [1 x i8]* @p_str1058, [1 x i8]* @p_str1059, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1060, [1 x i8]* @p_str1061)"   --->   Operation 172 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_18_NF_OC_V_str, i32 1, [1 x i8]* @p_str1062, [1 x i8]* @p_str1062, i32 169, i32 169, i16* %depthwise_res_V_data_18_V, i16* %depthwise_res_V_data_18_V)"   --->   Operation 173 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1063, i32 0, i32 0, [1 x i8]* @p_str1064, [1 x i8]* @p_str1065, [1 x i8]* @p_str1066, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1067, [1 x i8]* @p_str1068)"   --->   Operation 174 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_19_NF_OC_V_str, i32 1, [1 x i8]* @p_str1069, [1 x i8]* @p_str1069, i32 169, i32 169, i16* %depthwise_res_V_data_19_V, i16* %depthwise_res_V_data_19_V)"   --->   Operation 175 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1070, i32 0, i32 0, [1 x i8]* @p_str1071, [1 x i8]* @p_str1072, [1 x i8]* @p_str1073, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1074, [1 x i8]* @p_str1075)"   --->   Operation 176 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_20_NF_OC_V_str, i32 1, [1 x i8]* @p_str1076, [1 x i8]* @p_str1076, i32 169, i32 169, i16* %depthwise_res_V_data_20_V, i16* %depthwise_res_V_data_20_V)"   --->   Operation 177 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1077, i32 0, i32 0, [1 x i8]* @p_str1078, [1 x i8]* @p_str1079, [1 x i8]* @p_str1080, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1081, [1 x i8]* @p_str1082)"   --->   Operation 178 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_21_NF_OC_V_str, i32 1, [1 x i8]* @p_str1083, [1 x i8]* @p_str1083, i32 169, i32 169, i16* %depthwise_res_V_data_21_V, i16* %depthwise_res_V_data_21_V)"   --->   Operation 179 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1084, i32 0, i32 0, [1 x i8]* @p_str1085, [1 x i8]* @p_str1086, [1 x i8]* @p_str1087, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1088, [1 x i8]* @p_str1089)"   --->   Operation 180 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_22_NF_OC_V_str, i32 1, [1 x i8]* @p_str1090, [1 x i8]* @p_str1090, i32 169, i32 169, i16* %depthwise_res_V_data_22_V, i16* %depthwise_res_V_data_22_V)"   --->   Operation 181 'specchannel' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1091, i32 0, i32 0, [1 x i8]* @p_str1092, [1 x i8]* @p_str1093, [1 x i8]* @p_str1094, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1095, [1 x i8]* @p_str1096)"   --->   Operation 182 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_23_NF_OC_V_str, i32 1, [1 x i8]* @p_str1097, [1 x i8]* @p_str1097, i32 169, i32 169, i16* %depthwise_res_V_data_23_V, i16* %depthwise_res_V_data_23_V)"   --->   Operation 183 'specchannel' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1098, i32 0, i32 0, [1 x i8]* @p_str1099, [1 x i8]* @p_str1100, [1 x i8]* @p_str1101, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1102, [1 x i8]* @p_str1103)"   --->   Operation 184 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_24_NF_OC_V_str, i32 1, [1 x i8]* @p_str1104, [1 x i8]* @p_str1104, i32 169, i32 169, i16* %depthwise_res_V_data_24_V, i16* %depthwise_res_V_data_24_V)"   --->   Operation 185 'specchannel' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1105, i32 0, i32 0, [1 x i8]* @p_str1106, [1 x i8]* @p_str1107, [1 x i8]* @p_str1108, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1109, [1 x i8]* @p_str1110)"   --->   Operation 186 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_25_NF_OC_V_str, i32 1, [1 x i8]* @p_str1111, [1 x i8]* @p_str1111, i32 169, i32 169, i16* %depthwise_res_V_data_25_V, i16* %depthwise_res_V_data_25_V)"   --->   Operation 187 'specchannel' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1112, i32 0, i32 0, [1 x i8]* @p_str1113, [1 x i8]* @p_str1114, [1 x i8]* @p_str1115, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1116, [1 x i8]* @p_str1117)"   --->   Operation 188 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_26_NF_OC_V_str, i32 1, [1 x i8]* @p_str1118, [1 x i8]* @p_str1118, i32 169, i32 169, i16* %depthwise_res_V_data_26_V, i16* %depthwise_res_V_data_26_V)"   --->   Operation 189 'specchannel' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1119, i32 0, i32 0, [1 x i8]* @p_str1120, [1 x i8]* @p_str1121, [1 x i8]* @p_str1122, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1123, [1 x i8]* @p_str1124)"   --->   Operation 190 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_27_NF_OC_V_str, i32 1, [1 x i8]* @p_str1125, [1 x i8]* @p_str1125, i32 169, i32 169, i16* %depthwise_res_V_data_27_V, i16* %depthwise_res_V_data_27_V)"   --->   Operation 191 'specchannel' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1126, i32 0, i32 0, [1 x i8]* @p_str1127, [1 x i8]* @p_str1128, [1 x i8]* @p_str1129, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1130, [1 x i8]* @p_str1131)"   --->   Operation 192 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_28_NF_OC_V_str, i32 1, [1 x i8]* @p_str1132, [1 x i8]* @p_str1132, i32 169, i32 169, i16* %depthwise_res_V_data_28_V, i16* %depthwise_res_V_data_28_V)"   --->   Operation 193 'specchannel' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1133, i32 0, i32 0, [1 x i8]* @p_str1134, [1 x i8]* @p_str1135, [1 x i8]* @p_str1136, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1137, [1 x i8]* @p_str1138)"   --->   Operation 194 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_29_NF_OC_V_str, i32 1, [1 x i8]* @p_str1139, [1 x i8]* @p_str1139, i32 169, i32 169, i16* %depthwise_res_V_data_29_V, i16* %depthwise_res_V_data_29_V)"   --->   Operation 195 'specchannel' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1140, i32 0, i32 0, [1 x i8]* @p_str1141, [1 x i8]* @p_str1142, [1 x i8]* @p_str1143, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1144, [1 x i8]* @p_str1145)"   --->   Operation 196 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_30_NF_OC_V_str, i32 1, [1 x i8]* @p_str1146, [1 x i8]* @p_str1146, i32 169, i32 169, i16* %depthwise_res_V_data_30_V, i16* %depthwise_res_V_data_30_V)"   --->   Operation 197 'specchannel' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1147, i32 0, i32 0, [1 x i8]* @p_str1148, [1 x i8]* @p_str1149, [1 x i8]* @p_str1150, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1151, [1 x i8]* @p_str1152)"   --->   Operation 198 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @depthwise_res_OC_V_OC_data_LF_31_NF_OC_V_str, i32 1, [1 x i8]* @p_str1153, [1 x i8]* @p_str1153, i32 169, i32 169, i16* %depthwise_res_V_data_31_V, i16* %depthwise_res_V_data_31_V)"   --->   Operation 199 'specchannel' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %depthwise_res_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1154, i32 0, i32 0, [1 x i8]* @p_str1155, [1 x i8]* @p_str1156, [1 x i8]* @p_str1157, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1158, [1 x i8]* @p_str1159)"   --->   Operation 200 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 201 [1/2] (0.00ns)   --->   "call fastcc void @"pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise>"(i16* %depthwise_res_V_data_0_V, i16* %depthwise_res_V_data_1_V, i16* %depthwise_res_V_data_2_V, i16* %depthwise_res_V_data_3_V, i16* %depthwise_res_V_data_4_V, i16* %depthwise_res_V_data_5_V, i16* %depthwise_res_V_data_6_V, i16* %depthwise_res_V_data_7_V, i16* %depthwise_res_V_data_8_V, i16* %depthwise_res_V_data_9_V, i16* %depthwise_res_V_data_10_V, i16* %depthwise_res_V_data_11_V, i16* %depthwise_res_V_data_12_V, i16* %depthwise_res_V_data_13_V, i16* %depthwise_res_V_data_14_V, i16* %depthwise_res_V_data_15_V, i16* %depthwise_res_V_data_16_V, i16* %depthwise_res_V_data_17_V, i16* %depthwise_res_V_data_18_V, i16* %depthwise_res_V_data_19_V, i16* %depthwise_res_V_data_20_V, i16* %depthwise_res_V_data_21_V, i16* %depthwise_res_V_data_22_V, i16* %depthwise_res_V_data_23_V, i16* %depthwise_res_V_data_24_V, i16* %depthwise_res_V_data_25_V, i16* %depthwise_res_V_data_26_V, i16* %depthwise_res_V_data_27_V, i16* %depthwise_res_V_data_28_V, i16* %depthwise_res_V_data_29_V, i16* %depthwise_res_V_data_30_V, i16* %depthwise_res_V_data_31_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V, i16* %res_V_data_12_V, i16* %res_V_data_13_V, i16* %res_V_data_14_V, i16* %res_V_data_15_V, i16* %res_V_data_16_V, i16* %res_V_data_17_V, i16* %res_V_data_18_V, i16* %res_V_data_19_V, i16* %res_V_data_20_V, i16* %res_V_data_21_V, i16* %res_V_data_22_V, i16* %res_V_data_23_V, i16* %res_V_data_24_V, i16* %res_V_data_25_V, i16* %res_V_data_26_V, i16* %res_V_data_27_V, i16* %res_V_data_28_V, i16* %res_V_data_29_V, i16* %res_V_data_30_V, i16* %res_V_data_31_V, i16* %res_V_data_32_V, i16* %res_V_data_33_V, i16* %res_V_data_34_V, i16* %res_V_data_35_V, i16* %res_V_data_36_V, i16* %res_V_data_37_V, i16* %res_V_data_38_V, i16* %res_V_data_39_V, i16* %res_V_data_40_V, i16* %res_V_data_41_V, i16* %res_V_data_42_V, i16* %res_V_data_43_V, i16* %res_V_data_44_V, i16* %res_V_data_45_V, i16* %res_V_data_46_V, i16* %res_V_data_47_V, i16* %res_V_data_48_V, i16* %res_V_data_49_V, i16* %res_V_data_50_V, i16* %res_V_data_51_V, i16* %res_V_data_52_V, i16* %res_V_data_53_V, i16* %res_V_data_54_V, i16* %res_V_data_55_V, i16* %res_V_data_56_V, i16* %res_V_data_57_V, i16* %res_V_data_58_V, i16* %res_V_data_59_V, i16* %res_V_data_60_V, i16* %res_V_data_61_V, i16* %res_V_data_62_V, i16* %res_V_data_63_V)" [firmware/nnet_utils/nnet_sepconv2d_stream.h:138]   --->   Operation 201 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 202 [1/1] (-0.6ns)   --->   "ret void" [firmware/nnet_utils/nnet_sepconv2d_stream.h:140]   --->   Operation 202 'ret' <Predicate = true> <Delay = -0.6>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.5ns, clock uncertainty: 3.12ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
