decomposit technolog map speedindepend circuit use boolean relat present new techniqu decomposit technolog map speedindepend circuit initi circuit implement obtain form netlist complex gate may avail design librari propos method iter perform boolean decomposit gate f twoinput combin sequenti gate g avail librari two gate hsub 1 hsub 2 simpler f preserv origin behavior speedindepend circuit extract function hsub 1 hsub 2 method use boolean relat oppos less power algebra factor approach use previou method logic decomposit overal librari match optim carri logic resynthesi perform speedindepend signal insert hsub 1 hsub 2 allow share decompos logic overal method gener exist techniqu base restrict decomposit architectur therebi lead better result technolog map b introduct speedindepend circuit origin de muller work 12 hazardfre unbound gate delay model recent progress develop effici analysi synthesi techniqu support cad tool subclass move closer practic bear mind advantag speed independ design greater tempor robust selfcheck properti basic idea synthesi speedindepend circuit eventbas model signal transit graph stg chang diagram describ eg 4 9 6 provid gener condit logic implement specif complex gate latter allow arbitrari fanin includ intern feedback boolean function selfdepend achiev greater practic synthesi speedindepend circuit reli realist assumpt implement logic thu recent work focus develop logic decomposit techniqu fall two categori one includ attempt achiev logic decomposit use standard architectur eg standardc architectur mention group compris work target decomposit complex gate directli find behaviorpreserv interconnect simpler gate case major function issu addit logic simplif decompos logic must violat origin speedindepend specif criterion make entir bodi research logic decomposit technolog map speedindepend circuit quit specif compar synchron counterpart work partial support acidwg esprit 21949 uk epsrc project asti grl24038 cicyt tic 950419 two exampl first categori 1 8 present initi attempt move complex gate structur implement basic circuit architectur includ c element act latch combin logic respons comput excit function latch logic assum consist gate potenti unbound fain unlimit input invers bound fanin gate necessari suffici condit implement circuit architectur call standardc architectur formul in8 1 call monoton cover mc requir intuit object mc condit make first level gate work onehot fashion acknowledg one c element follow approach variou method speedindepend decomposit technolog map implement librari developedeg 14 7 former method decompos exist gate eg 3input two 2input and without search implement space latter method extend decomposit complex algebra divisor tackl limit inher initi mc architectur best repres second categori appear work burn 3 provid gener condit speedindepend decomposit complex sequenti element two sequenti element sequenti combin element notabl condit analyz use origin unexpand behavior model thu improv effici method work opinion big step right direct address mainli correct issu describ use effici correct check optim loop allow share decompos gate differ signal network latter issu success resolv within standard architectur approach 15 13 method technolog map fundament mode speedindepend circuit use complex gate present method howev identifi set simpl logic gate implement complex gate perform speedindepend decomposit signal function case fit singl gate fact bddbase implement latter use postoptim step propos decomposit techniqu present work consid gener framework allow use arbitrari gate latch avail librari decompos complex gate function shown figur 1 respect effect make progress toward flexibl second approach basic idea new method follow initi complex gate character function f result decomposit librari compon design g set possibl still complex gate label h latter decompos recurs element found librari optim achiev lowest possibl cost thu larg put restrict implement architectur work howev seen sake practic effici implement procedur deal 2input gate andor latch act gelement decomposit second import chang work compar 7 new method base full scale boolean decomposit rather algebra factor allow us widen scope implement solut improv area cost futur work tackl performanceori decomposit second goal gener celement base decomposit allow design use convent type latch eg dlatch srlatch instead celement may exist convent standardcel librari furthermor experiment result show see section 6 mani case use standard latch instead celement help improv circuit implement consider power new method appreci look exampl hazardg taken set asynchron benchmark origin stg specif state graph shown figur 2a b initi implement use standard carchitectur decomposit use two input gate method describ 7 shown figur 2c new method produc much cheaper solut two dlatch shown figur 2e despit appar trivial experienc human design solut none previous exist autom tool abl obtain also note dlatch use speedindepend fashion g f hn figur 1 gener framework speedindepend decomposit thu free metast hazard problem 1 ad input output z c c c r c z r r c r c c z c z b z c1000 z z c c c z z z c z c figur 2 exampl signal transit graph state graph b implement cde benchmark hazardg paper organ follow section 2 introduc main theoret concept notat section 3 present overview method section 4 describ major aspect boolean relationbas decomposit techniqu detail section 5 briefli describ algorithm impl mentat experiment result present section 6 follow conclus idea work background section introduc theoret concept notat requir decomposit method firstli defin state graph use logic synthesi speedindepend circuit state graph may cours gener compact userori model signal transit graph state graph provid logic synthesi procedur inform necessari deriv boolean function complex gate secondli state graph use propertypreserv transform call signal insert latter perform complex gate decompos smaller gate thu obtain new signal must guarante speedindepend hazardfre inputoutput mode use unbound gate delay model 1 exampl transit input must acknowledg output clock fall close latch eg problem setup hold time long propag time q larger setup hold time gener case 21 state graph logic implement state graph sg label direct graph whose node call state arc sg label event rise fall agamma transit signal specifi circuit also allow notat specif direct signal transit state label vector signal valu sg consist state label v everi transit sequenc initi state rise fall transit altern signal figur 2b show sg signal transit graph figur 2a consist write arc state state 0 label set signal whose transit label sg arc partit possibl empti set input come environ set output state signal must implement addit consist follow two properti sg need implement speedindepend logic circuit first properti speedindepend consist three part determin commut outputpersist sg call determinist state label one state 0 sg call commut whenev two transit execut state order execut alway lead state regardless order event call persist state enabl remain enabl state reachabl fire anoth event b sg call outputpersist output signal event persist state output signal event disabl input event transform eg insert new signal decomposit perform sg level may affect three properti second requir complet state code csc becom necessari suffici exist logic circuit implement consist sg satisfi csc properti everi pair state 0 set output event enabl state sg figur 2b outputpersist csc csc howev restrict type logic function implement signal requir signal cast singl atom gate complex gate howev go beyond provid concret librari technolog concept excit region quiescent region essenti transform sg particular insert new signal set state call excit region er event denot era set state 2 era quiescent region qr denot qra transit excit region era set state stabl keep valu ie era eragamma equal 10 qra qragamma exampl er qr shown figur 2b 22 propertypreserv event insert decomposit method essenti behavior extract new signal structur logic level must match insert transit behavior sg level event insert oper sg select subset state split two state creat basi new state excit region new event figur 3 show chosen insert scheme analog use author area 16 shall say insert signal acknowledg signal b b one signal delay insert terminolog use correspond transit exampl acknowledg x figur 3 state signal insert must preserv speedindepend origin specif event correspond insert signal x denot x x xgamma confus occur simpli x let determinist commut sg let 0 sg obtain insert event x say insert state set erx speedindepend preserv set sipset iff 1 event persist remain persist 0 2 0 determinist commut formal condit set state r sipset given term intersect r socal state diamond sg 5 condit illustr figur 4 possibl case illeg intersect r state diamond shown first rather c b b x figur 3 event insert scheme insert b insert ineffici method find sipset base reduct satisfi problem propos 16 effici method base theori region describ 5 r s3 r r b c figur 4 possibl violat sip condit assum set state sg partit two subset encod mean addit signal new signal ad either order satisfi csc condit break complex gate set smaller gate latter case new signal repres output intermedi gate ad circuit let r r denot block partit implement partit need insert transit new signal border state r r input border partit block r denot ibr inform subset state r r enter call ibr wellform arc lead state r gamma ibr state ibr new signal insert use input border wellform consist properti violat therefor input border wellform wellform speedindepend preserv closur construct describ algorithm present 7 insert new signal formal notion ipartit 16 use similar definit given sg set state ipartit partit four block qrxgammag qrxgammaqrx defin state x stabl valu 0 1 erx erxgamma defin excit region x new sg 0 distinguish set state excit quiescent region insert signal x origin sg new sg 0 refer era x er 0 respect insert x preserv consist persist transit cross boundari block follow qrxgamma era exampl 21 figur 5 show three differ case insert new signal x sg hazardg exampl insert use era x era xgamma figur 5a preserv speedindepend sip set condit violat era x violat type figur 4b signal x insert excit region figur 5b posit switch acknowledg transit agamma neg switch transit z gamma correspond excit region satisfi sip condit new sg 0 obtain insert signal x shown figur 5b note acknowledg x transit agamma result delay input signal transit 0 x fire chang origin io interfac sg requir environ look new signal chang gener incorrect unless also separ find implement environ work appropri time assumpt henc insert reject ad input output z c1000 c z c1000 x x z b z c1000 c figur 5 differ case signal insert benchmark hazardg violat sipcondit chang io interfac b correct insert c excit region era x era xgamma shown figur 5c sip set wellform compli origin io interfac posit neg transit signal x acknowledg output signal z insert scheme valid 23 basic definit boolean function relat import part decomposit method find appropri candid character mean boolean cover set state era x era xgamma insert signal x need refer sever import concept boolean function relat 11 incomplet specifi scalar boolean function function map gamma dont care valu subset domain b n f hold 0 1 dont care valu respect call offset onset dcset f complet specifi dcset empti shall alway assum f complet specifi boolean function unless said otherwis specif boolean function n boolean variabl set call support function f paper shall mostli use notion true support defin follow point ie binari vector valu domain b n function f call minterm variabl x 2 x essenti function f f depend x exist least two minterm v1 v2 differ valu x f v1 6 f v2 set essenti variabl boolean function f call true support f denot supf clear arbitrari boolean function support may true support eg c true support f x supf subset x let f x boolean function f x support g cofactor f x respect x defin f x respect wellknown shannon expans boolean function f x base cofactor boolean differ boolean deriv f x respect x defin ffif 1 foreach noninput signal x solutionsx 2 foreach gate g 2 flatch and2 or2g endfor 3 best hx best sip candid solutionsx endfor 4 foreach x best hx implement foreach x best hx empti exit loop 5 let h complex best hx insert new signal z implement h deriv new sg forev 7 librari match figur algorithm logic decomposit technolog map function f f x order former case call posit unat x latter case neg unat x function unat x call binat x function positiveneg unat positiveneg unat support variabl otherwis binat exampl function posit unat variabl f incomplet specifi function f x dcset let us defin dc function fdc say function e f implement f boolean relat relat boolean space 2 11 seen gener boolean function point domain b n associ sever point codomain formal boolean relat r r b n theta f0 1g sometim shall also use gamma symbol shorthand denot element codomain vector eg 10 00 repres one vector gamma0 boolean relat play import role multilevel logic synthesi 11 shall use decomposit method consid set boolean function domain let r boolean relat domain function h say h compat r everi point v domain r vector valu v h 1 element r exampl compat function given section 4 3 overview method section describ propos method sequenti decomposit speedindepend circuit aim technolog map consist three main step 1 synthesi via decomposit base boolean relat 2 signal insert gener new sg 3 librari match first two step iter function decompos implement gate progress made time new signal insert step 2 resynthesi perform output signal step 1 final step 3 collaps decompos gate match librari gate pseudocod technolog map algorithm given figur 6 use speedindepend initi sg specif complex gate implement boolean function sg signal guarante speedindepend unfortun gate may larg implement semicustom librari even full custom cmo eg requir mani stack transistor goal propos method break gate start output use sequenti function selfdepend ie intern feedback combin gate given vector x sg signal given one noninput signal 2 x gener function f x may selfdepend tri decompos function f x line 2 algorithm figur 6 ffl combin sequenti gate function gz z vector newli introduc signal ffl vector combin 2 function hx signal z ghx implement f x moreov requir newli introduc signal speed independ line 3 care introduc unnecessari fanout due nonloc ac knowledg sinc would hinder success area recoveri gate merg allow librari problem repres flexibl choic h function explor context combin logic minim 19 among other extend formul cover also sequenti gate section 41 43 essenti order overcom limit previou method speedindepend circuit synthesi base specif architectur abl use broad rang sequenti element like set reset domin sr latch transpar latch believ overcom limit previou method could use c element dualrail srlatch one major strength work apart dramat improv experiment result allow one use gener standardcel librari gener includ sr latch c element without need design character new asynchronousspecif gate algorithm proce follow start sg deriv logic function noninput signal line 1 perform implement check function librari gate largest nonimplement function select decomposit order limit search space current tri candid g line 2 ffl sequenti element librari assum two input order limit search space ffl twoinput gate possibl input invers flexibl choic function repres boolean relat repres solut space f describ section 41 set function pair compat boolean relat check speed independ line 3 describ section 22 addit requir forc us implement new boolean relat minim return compat function outlin section 51 speedindepend pair immedi reject h 1 h 2 check approxim discuss implement librari increas order estim cost two case 1 speedindepend implement case decomposit accept 2 otherwis complex implement h select one merg g 2 restrict hx combin partial lift section43 latter heurist techniqu aim keep decomposit balanc note stage also implement h 1 h 2 sequenti gate suffici condit describ section 43 met procedur iter long progress everyth decompos line 4 time new function h select implement new signal insert sg line resynthesi perform next iter incomplet method essenti due greedi heurist search accept smallest implement nonimplement speedindepend solut believ exhaust enumer backtrack would complet even nonautonom circuit rel straightforward extens result 17 end perform boolean match step 10 recov area delay line 7 step merg togeth simpl 2input combin gate conserv use decomposit larger librari gate guarante introduc hazard match gate atom 4 logic decomposit use boolean relat 41 specifi permiss decomposit br paper appli br follow problem given incomplet specifi boolean function f x signal 2 x decompos twolevel ghx implement f x function g h simpler implement f h call permiss note firstlevel function xg multioutput logic function specifi behavior intern node decomposit final goal function decomposit form easili mappabl given librari henc function avail librari select candid g step decomposit small mappabl piec function g cut potenti complex unmapp function f select g permiss implement function h specifi br via minim br best compat function obtain verifi speed independ check sipset one speedindepend best estim cost select sinc support function f includ output variabl specifi sequenti behavior gener case perform twolevel sequenti decomposit function g function h sequenti ie contain output variabl support second level decomposit made sequenti select latch librari candid gate g techniqu deriv sequenti solut first level h describ section 43 next show exampl permiss implement decomposit express br exampl 41 consid stg figur 7a whose sg appear figur 8a signal c input output possibl implement logic function f c us decompos function use g resetdomin rslatch repres equat figur 7b first step specifi permiss implement first level function use br specifi tabl figur 8b consid exampl vector c easi check f0 0 0 henc vector 0000 tabl specifi r implement r must keep input vector either 1 r 0 sinc necessari 3 simplic consid decomposit problem singleoutput binari function f although gener multioutput multivalu function straightforward rs c dcyc rs rs rs c g r c c e r c r c figur 7 sequenti decomposit function region celement dlatch rs sr qrygamma f0gamma gamma0g f0gamma gamma0g f1gamma gamma0g 0gamma f0gamma gamma0g 00 unreach gammagamma gammagamma gammagamma gammagamma gammagamma gammagamma tabl 1 boolean relat differ gate suffici condit rslatch keep valu 0 output requir specif hand one solut possibl input vector 1100 correspond set output rslatch 1 boolean relat solver find among other two solut illustr figur 7cd 1 2 acd solut chosen depend cost function tabl specifi compat valu br differ type gate celement dlatch resetdomin rslatch setdomin srlatch two input gate two input state sg partit four subset eri qryeri gamma qri gamma respect signal function f x decomposit perform state reachabl sg form dcset br eg state eri one compat solut 11 allow input function h celement output celement state 2 eri 0 f condit combin 11 possibl input combin impli 1 output celement hand state 2 qri output henc enough keep least one input celement 1 express valu f1gamma gamma1g second line tabl similarli compat valu deriv 42 function represent boolean relat given sg satisfi csc requir output signal 2 x associ uniqu incomplet specifi function f x whose dcset repres set unreach state f x repres three complet specifi function denot onyx yx dcyx repres dcset f x pairwis disjoint union tautolog c c c c oni acdi acdi f r b figur 8 state graph b decomposit signal rs latch let gener ninput gate repres boolean equat input gate q output 4 gate sequenti q belong true support gz q give characterist function boolean relat implement f x gate g characterist function repres permiss implement z allow f decompos g given characterist function 1 correspond tabl describ boolean relat deriv use cofactor minterm support x cofactor brym give characterist function compat valu z see exampl find decomposit f gate g reduc find set n function exampl 42 exampl 41 continu sg shown figur 8a correspond stg figur 7 let us consid implement signal resetdomin rs latch express use characterist function br recal tabl shown figur 8b repres function f c permiss valu input r rs latch dcset function f c defin follow complet specifi function 4 context boolean equat repres gate shall liber use sign denot assign rather mathemat equal henc q lefthand side equat stand next valu signal q one righthand side correspond previou valu set permiss implement r character follow characterist function br specifi tabl obtain use equat 1 substitut express oni dci function rslatch rs brya c r function valu 1 combin repres tabl valu 0 combin tabl eg c exampl set compat valu given cofactor correspond term 1gamma gamma0 given boolean relat minterm two possibl solut equat brya c correspond figur 7cd 43 twolevel sequenti decomposit accur estim cost solut produc boolean relat minim essenti order ensur qualiti final result minim handl combin logic often shown best solut obtain replac combin gate sequenti one section discuss heurist techniqu use identifi replac possibl without alter asynchron circuit behavior without undergo cost fullblown sequenti optim step let us consid exampl exampl 43 exampl 41 continu let us assum consid librari contain threeinput gate rs sr dlatch implement 1 signal rslatch input rcd sacd match librari requir two gate one two one three input one rslatch implement 2 rslatch input rcd c sa would reject requir complex andor gate librari howev input function cd replac signal r output behavior r chang ie function rcd c safe replac rcdrc latter equat correspond function dlatch give valid implement shown figur 7e techniqu improv precis cost estim step partial consid sequenti gate follow 1 produc permiss function z via minim boolean relat z 1 z 2 alway combin z 1 z 2 62 x 2 estim complex h 1 match librari complex cost gate els complex liter count 3 estim possibl simplif h 1 h 2 due ad signal z 1 z 2 support ie estim complex new pair fh 0 2 g permiss function z 4 choos best complex h 1 let us consid task determin h 0 2 step 3 let sg encod variabl set v let z hx x v 2 v equat new variabl z insert result sg denot 0 insa zhx sometim simpli 0 insa z 0 insa z one signal insert solut step 3 procedur obtain minim function signal z 1 z 2 sg howev rather ineffici creation sg 0 comput expens henc instead look exact estim complex signal z 1 z 2 reli heurist solut follow idea input resubstitut present exampl 43 comput effici formal condit input resubstitut formul term origin sg rather term sg 0 obtain insert new signal 5 lemma 41 let boolean function hx implement insert signal z posit neg unat let h 0 x z function obtain hx replac liter liter z sg 0 insa zhx 00 insa zh 0 x z isomorph iff follow condit satisfi characterist function describ set state era z era z gamma inform lemma 41 state resubstitut input z permiss state valu function hx depend insert signal z stabl valu exampl 44 exampl 41 continu let input r rslatch implement cd figur 7d onset function hcd shown dash line figur 8a input border h set state onset enter origin sg ie similar consider f0100g input border satisfi sip condit henc ibh taken era r era rgamma must expand beyond ibh state 1100 delay input transit era rgamma f0100 1100g set state valu function h essenti depend signal given function neg unat cube ac intersect era rera rgamma therefor condit lemma 41 liter replac liter r thu produc new permiss function rcd result gener binat function follow lemma 42 let boolean function hx implement insert signal z binat function h repres hx boolean function depend let h 0 x isomorph iff follow condit satisfi characterist boolean function describ set state era z era z gamma era z respect proof given appendix condit lemma 42 effici check within bddbase framework requir check two tautolog involv function defin state origin sg heurist solut tradeoff comput effici optim even though estim still complet exact exact solut requir creation 0 insa z allow us discov possibl use implement figur 7e 5 note heurist estim cover case one input signal combin permiss replac feedback z output h case also investig check would complex 5 implement aspect method logic decomposit present previou section implement synthesi tool speedindepend circuit main purpos implement evalu potenti improv could obtain synthesi speedindepend circuit use booleanrelationbas decomposit approach effici current implement consid secondari goal stage research 51 solv boolean relat overal approach requir solv br output signal gate latch use decomposit furthermor signal gate sever solut desir order increas chanc find sip function previou approach solv br 2 18 satisfi need synthesi method sinc 1 minim number term multipleoutput function 2 deliv without signific modif algorithm implement one solut br case need obtain sever compat solut primari goal minim complex function individu term share signific twolevel decomposit function speedindepend gener henc minim function must treat atom object share exploit hand resynthes circuit insert new signal reason devis heurist approach solv br next briefli sketch given br bryx z function h z individu minim assum function defin way hx compat solut br gener incompat solut may gener combin h take exampl figur 8 individu minim r could gener solut next minterm incompat valu select eg dy compat valu 1gamma gamma0 accept new br deriv freez differ compat valu select minterm case two new br produc valu 1gamma gamma0 respect minterm ac dy next br minim individu output function new minterm frozen compat solut obtain approach gener tree br solv provid way obtain sever compat solut br howev explor may becom prohibit expens search tree prune implement branchandboundlik prune strategi incorpor purpos still time requir br solver domin comput cost overal method current implement ongo research solv br framework carri believ fact pursu minim function individu ie without care term share among differ output function deal 2output decomposit may crucial deriv algorithm much effici exist approach 52 select best decomposit set compat solut gener output signal best candid select accord follow criteria prioriti 1 least one decompos function must speedindepend 2 acknowledg decompos function must increas complex implement signal see section 53 3 solut decompos function implement librari prefer 4 solut complex largest nonimplement function minim prefer criterion help balanc complex decompos function deriv balanc treelik structur rather linear one 6 5 estim save obtain share function implement sever output signal also consid second order prioriti criterion among best candid solut output signal function largest complex ie farthest implement select implement new output signal sg complex function calcul number liter factor form case sequenti function match latch gate librari implement cost directli obtain inform provid librari 53 signal acknowledg insert function deliv br solver effici sip insert must found reduc find partit fera x qra x era xgamma qra xgammag sg era x era xgamma restrict sipset section 22 becom posit neg er new signal x qra x qra xgamma stand correspond state set x stabl equal 1 0 respect gener function may sever era x era xgamma set accept er one correspond signal insert differ acknowledg output signal transit approach perform heurist explor seek differ era x era xgamma set function final select one accord follow criteria ffl set acknowledg signal decompos ie local acknowledg prefer ffl set local acknowledg found one least acknowledg cost select select era x era xgamma set done independ cost acknowledg estim consid influenc insert signal x implement signal cost either increas decreas depend era x era xgamma select calcul increment deriv new sg signal insert exampl consid sg figur 5c insert new signal x function valid sip set era x would set state f1100 0100 1110 0110g state f1100g input border insert function valid sip set era xgamma would set state f1001 0001g insert era x acknowledg transit z era xgamma z gamma howev insert uniqu sake simplic let us assum also output signal insert era would also valid case transit x would acknowledg transit agamma 54 librari map logic decomposit noninput signal complet technolog map step aim recov area delay base technologydepend librari gate reduct achiev collaps small fanin gate complex gate provid gate avail librari collaps process base boolean match techniqu propos mailhot et al 10 adapt exist asynchron memori element combin feedback speed independ circuit overal technolog map process effici implement base util bdd 6 differ criteria cours may use also consid delay result implement sinc keep late arriv signal close output gener use requir unbalanc tree 6 experiment result 61 result decomposit technolog map method logic decomposit present previou section implement appli set benchmark result shown tabl 2 circuit signal literalslatch cpu area nonsi area si io old new sec lib 1 lib 2 best 2 inp map best chu150 33 142 101 converta 23 123 164 252 352 312 312 338 296 296 dr ebergen 23 203 62 4 184 160 160 160 144 144 hazard 22 122 02 1 144 120 120 104 104 104 nakpa 46 204 182 441 256 248 248 250 344 250 nowick 33 161 161 170 248 248 248 232 256 232 sbuframwrit 57 226 202 696 296 296 296 360 338 338 trimossend 36 368 1410 2071 576 480 480 786 684 684 total 25252 18037 4288 3984 3976 4180 4662 3982 tabl 2 experiment result column literalslatch report complex circuit deriv logic decomposit 2input gate result obtain method present paper new significantli better obtain method present 7 old note librari use new experi deliber restrict sr rs latch ie without celement sinc gener part standard cell librari improv mainli achiev two reason ffl superior boolean method versu algebra method logic decomposit ffl intens use differ type latch implement sequenti function compar celementbas implement 7 howev improv result obtain use boolean method paid term signific increas term cpu time reason exampl present 7 decompos current explor way allevi problem find new heurist solv boolean relat effici 62 cost speed independ second part tabl 2 attempt evalu cost implement asynchron specif speedindepend circuit experi done follow bench mark follow script run si use librari asynchgenlib astg f sourc scriptrug map result netlist could consid lower bound area circuit regardless hazard behavior ie circuit implement correct function output signal without regard hazard scriptrug best known generalpurpos optim script combin logic column label lib 1 lib 2 refer two differ librari one bias toward use latch instead combin feedback 7 one without bia column label si report result obtain method propos paper two decomposit strategi experi map circuit onto librari ffl decompos gate 2input gate 2 inp ffl decompos gate directli mappabl gate librari map case decomposit map preserv speed independ sinc use gate mux may hazard behavior select input chang clear evid perform aggress decomposit 2input gate alway best approach technolog map insert multiplefanout signal offer opportun share logic circuit also preclud mapper take advantag flexibl map treelik structur tradeoff must better explor forthcom work look best result nonsisi implement conclud preserv speed independ involv signific overhead experi shown report area similar benchmark even effici implement use sipreserv decomposit imput improv effici map function latch use boolean relat 7 conclus futur work paper shown new solut problem multilevel logic synthesi technolog map asynchron speedindepend circuit method consist three major part part 1 use boolean relat comput set candid logic decomposit initi complex gate circuit implement thu complex gate f iter split twoinput combin sequenti gate g avail librari two gate h 1 h 2 simpler f preserv origin behavior speedindepend circuit best candid h 1 select next step provid lowest cost term implement new signal insert overhead part 2 method perform actual insert new signal h 1 andor h 2 state graph specif resynthes logic latter thu part 1 2 appli complex gate map librari final part 3 librari match recov area delay step collaps larger librari gate simpl 2input combin gate denot g conserv use decompos complex gate violat speedindepend aris match gate atom method improv significantli previous known techniqu 1 8 7 due significantli larger optim space exploit use 1 boolean relat decomposit 2 broader class latch 8 furthermor abil implement sequenti function sr latch significantli improv practic method inde one complet reli earlier method avail celement convent librari futur plan improv boolean relat solut algorithm aim find set optim function compat boolean relat essenti order improv cpu time synthes success complex specif r automat gatelevel synthesi speedindepend circuit exact minim boolean relat gener condit decomposit state hold element synthesi selftim vlsi circuit graphtheoret specif complet state encod base theori region concurr hardwar technolog map speed independ circuit decomposit resynthesi basic gate implement speedindepend circuit algorithm synthesi test asynchron circuit algorithm technolog map base binari decis diagram boolean oper synthesi optim digit circuit theori asynchron circuit structur method synthesi speedindepend circuit decomposit method librari bind speedindepend asynchron design automat technolog map gener fundament mode asynchron design gener state assign theori transform signal transit graph heurist minim multiplevalu relat permiss function multioutput compon combin logic optim tr automat technolog map gener fundamentalmod asynchron design decomposit method librari bind speedindepend asynchron design basic gate implement speedindepend circuit gener state assign theori transform signal transit graph automat gatelevel synthesi speedindepend circuit synthesi optim digit circuit algorithm synthesi test asynchron circuit gener condit decomposit statehold element complet state encod base theori region technolog map speedindepend circuit structur method synthesi speedindepend circuit ctr jordi cortadella michael kishinevski alex kondratyev luciano lavagno alexand taubin alex yakovlev lazi transit system applic time optim asynchron circuit proceed 1998 ieeeacm intern confer computeraid design p324331 novemb 0812 1998 san jose california unit state michael kishinevski jordi cortadella alex kondratyev asynchron interfac specif analysi synthesi proceed 35th annual confer design autom p27 june 1519 1998 san francisco california unit state