{
	"route__net": 570,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 179,
	"route__wirelength__iter:1": 15316,
	"route__drc_errors__iter:2": 39,
	"route__wirelength__iter:2": 15177,
	"route__drc_errors__iter:3": 38,
	"route__wirelength__iter:3": 15182,
	"route__drc_errors__iter:4": 11,
	"route__wirelength__iter:4": 15175,
	"route__drc_errors__iter:5": 4,
	"route__wirelength__iter:5": 15182,
	"route__drc_errors__iter:6": 0,
	"route__wirelength__iter:6": 15179,
	"route__drc_errors": 0,
	"route__wirelength": 15179,
	"route__vias": 3332,
	"route__vias__singlecut": 3332,
	"route__vias__multicut": 0,
	"design__io": 78,
	"design__die__area": 300000,
	"design__core__area": 280269,
	"design__instance__count": 1623,
	"design__instance__area": 196504,
	"design__instance__count__stdcell": 1622,
	"design__instance__area__stdcell": 5791.8,
	"design__instance__count__macros": 1,
	"design__instance__area__macros": 190713,
	"design__instance__utilization": 0.701128,
	"design__instance__utilization__stdcell": 0.0646723,
	"design__instance__count__class:macro": 1,
	"design__instance__count__class:fill_cell": 660,
	"design__instance__count__class:tap_cell": 1005,
	"design__instance__count__class:antenna_cell": 132,
	"design__instance__count__class:clock_buffer": 11,
	"design__instance__count__class:timing_repair_buffer": 112,
	"design__instance__count__class:inverter": 39,
	"design__instance__count__class:clock_inverter": 5,
	"design__instance__count__class:sequential_cell": 59,
	"design__instance__count__class:multi_input_combinational_cell": 259,
	"flow__warnings__count": 11,
	"flow__errors__count": 0
}