SIM             = icarus
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/interrupt_controller_apb.sv
TOPLEVEL        = interrupt_controller_apb
MODULE          = test_int_controller
PYTHONPATH      = /src
HASH            = 19-pic-with-apb_if
WAVE            = 1