// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module unet_pvm_top_forward_21_Pipeline_VITIS_LOOP_42_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        out_vec_address0,
        out_vec_ce0,
        out_vec_we0,
        out_vec_d0,
        in_vec_address0,
        in_vec_ce0,
        in_vec_q0,
        conv7_i95
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [4:0] out_vec_address0;
output   out_vec_ce0;
output   out_vec_we0;
output  [17:0] out_vec_d0;
output  [4:0] in_vec_address0;
output   in_vec_ce0;
input  [17:0] in_vec_q0;
input  [17:0] conv7_i95;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln42_fu_150_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire  signed [35:0] conv7_i95_cast_fu_138_p1;
reg  signed [35:0] conv7_i95_cast_reg_466;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln42_fu_162_p1;
reg   [63:0] zext_ln42_reg_475;
reg   [63:0] zext_ln42_reg_475_pp0_iter1_reg;
reg   [63:0] zext_ln42_reg_475_pp0_iter2_reg;
wire   [2:0] trunc_ln42_fu_167_p1;
reg   [2:0] trunc_ln42_reg_480;
wire   [0:0] icmp_ln44_fu_181_p2;
reg   [0:0] icmp_ln44_reg_485;
reg   [0:0] icmp_ln44_reg_485_pp0_iter1_reg;
reg   [0:0] icmp_ln44_reg_485_pp0_iter2_reg;
wire   [35:0] mul_ln44_fu_196_p2;
reg  signed [35:0] mul_ln44_reg_495;
wire   [10:0] zext_ln44_4_cast_fu_201_p19;
reg   [10:0] zext_ln44_4_cast_reg_500;
wire   [46:0] mul_ln44_1_fu_134_p2;
reg   [46:0] mul_ln44_1_reg_505;
reg   [0:0] tmp_450_reg_511;
reg   [17:0] trunc_ln_reg_517;
reg   [0:0] tmp_451_reg_522;
wire   [0:0] icmp_ln44_1_fu_284_p2;
reg   [0:0] icmp_ln44_1_reg_527;
wire   [0:0] icmp_ln44_2_fu_300_p2;
reg   [0:0] icmp_ln44_2_reg_532;
wire   [0:0] icmp_ln44_3_fu_306_p2;
reg   [0:0] icmp_ln44_3_reg_539;
wire    ap_block_pp0_stage0;
reg   [5:0] d_1_fu_98;
wire   [5:0] add_ln42_fu_156_p2;
wire    ap_loop_init;
reg   [5:0] ap_sig_allocacmp_d;
reg    in_vec_ce0_local;
reg    out_vec_we0_local;
wire   [17:0] storemerge_fu_451_p3;
reg    out_vec_ce0_local;
wire   [10:0] mul_ln44_1_fu_134_p1;
wire   [2:0] tmp_fu_171_p4;
wire  signed [17:0] mul_ln44_fu_196_p1;
wire   [10:0] zext_ln44_4_cast_fu_201_p17;
wire   [7:0] tmp_s_fu_274_p4;
wire   [8:0] tmp_329_fu_290_p4;
wire   [17:0] zext_ln44_fu_319_p1;
wire   [17:0] add_ln44_fu_322_p2;
wire   [0:0] tmp_453_fu_327_p3;
wire   [0:0] tmp_452_fu_312_p3;
wire   [0:0] xor_ln44_fu_335_p2;
wire   [0:0] and_ln44_fu_341_p2;
wire   [0:0] tmp_454_fu_347_p3;
wire   [0:0] xor_ln44_1_fu_360_p2;
wire   [0:0] and_ln44_1_fu_366_p2;
wire   [0:0] select_ln44_fu_354_p3;
wire   [0:0] xor_ln44_2_fu_383_p2;
wire   [0:0] or_ln44_fu_389_p2;
wire   [0:0] xor_ln44_3_fu_395_p2;
wire   [0:0] select_ln44_2_fu_371_p3;
wire   [0:0] and_ln44_2_fu_378_p2;
wire   [0:0] and_ln44_4_fu_406_p2;
wire   [0:0] or_ln44_2_fu_412_p2;
wire   [0:0] xor_ln44_4_fu_418_p2;
wire   [0:0] and_ln44_3_fu_400_p2;
wire   [0:0] and_ln44_5_fu_424_p2;
wire   [0:0] or_ln44_1_fu_437_p2;
wire   [17:0] select_ln44_3_fu_429_p3;
wire   [17:0] select_ln44_4_fu_443_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [46:0] mul_ln44_1_fu_134_p10;
wire   [2:0] zext_ln44_4_cast_fu_201_p1;
wire   [2:0] zext_ln44_4_cast_fu_201_p3;
wire   [2:0] zext_ln44_4_cast_fu_201_p5;
wire   [2:0] zext_ln44_4_cast_fu_201_p7;
wire  signed [2:0] zext_ln44_4_cast_fu_201_p9;
wire  signed [2:0] zext_ln44_4_cast_fu_201_p11;
wire  signed [2:0] zext_ln44_4_cast_fu_201_p13;
wire  signed [2:0] zext_ln44_4_cast_fu_201_p15;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 d_1_fu_98 = 6'd0;
#0 ap_done_reg = 1'b0;
end

unet_pvm_top_mul_36s_11ns_47_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 47 ))
mul_36s_11ns_47_1_1_U638(
    .din0(mul_ln44_reg_495),
    .din1(mul_ln44_1_fu_134_p1),
    .dout(mul_ln44_1_fu_134_p2)
);

unet_pvm_top_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mul_18s_18s_36_1_1_U639(
    .din0(in_vec_q0),
    .din1(mul_ln44_fu_196_p1),
    .dout(mul_ln44_fu_196_p2)
);

(* dissolve_hierarchy = "yes" *) unet_pvm_top_sparsemux_17_3_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 11 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 11 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 11 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 11 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 11 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 11 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 11 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 11 ),
    .def_WIDTH( 11 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
sparsemux_17_3_11_1_1_U640(
    .din0(11'd1024),
    .din1(11'd1024),
    .din2(11'd1024),
    .din3(11'd1024),
    .din4(11'd1024),
    .din5(11'd1024),
    .din6(11'd1024),
    .din7(11'd1024),
    .def(zext_ln44_4_cast_fu_201_p17),
    .sel(trunc_ln42_reg_480),
    .dout(zext_ln44_4_cast_fu_201_p19)
);

unet_pvm_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln42_fu_150_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            d_1_fu_98 <= add_ln42_fu_156_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            d_1_fu_98 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        conv7_i95_cast_reg_466 <= conv7_i95_cast_fu_138_p1;
        icmp_ln44_reg_485 <= icmp_ln44_fu_181_p2;
        icmp_ln44_reg_485_pp0_iter1_reg <= icmp_ln44_reg_485;
        mul_ln44_reg_495 <= mul_ln44_fu_196_p2;
        trunc_ln42_reg_480 <= trunc_ln42_fu_167_p1;
        zext_ln42_reg_475[5 : 0] <= zext_ln42_fu_162_p1[5 : 0];
        zext_ln42_reg_475_pp0_iter1_reg[5 : 0] <= zext_ln42_reg_475[5 : 0];
        zext_ln44_4_cast_reg_500 <= zext_ln44_4_cast_fu_201_p19;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln44_1_reg_527 <= icmp_ln44_1_fu_284_p2;
        icmp_ln44_2_reg_532 <= icmp_ln44_2_fu_300_p2;
        icmp_ln44_3_reg_539 <= icmp_ln44_3_fu_306_p2;
        icmp_ln44_reg_485_pp0_iter2_reg <= icmp_ln44_reg_485_pp0_iter1_reg;
        mul_ln44_1_reg_505 <= mul_ln44_1_fu_134_p2;
        tmp_450_reg_511 <= mul_ln44_1_fu_134_p2[32'd46];
        tmp_451_reg_522 <= mul_ln44_1_fu_134_p2[32'd19];
        trunc_ln_reg_517 <= {{mul_ln44_1_fu_134_p2[37:20]}};
        zext_ln42_reg_475_pp0_iter2_reg[5 : 0] <= zext_ln42_reg_475_pp0_iter1_reg[5 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln42_fu_150_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_d = 6'd0;
    end else begin
        ap_sig_allocacmp_d = d_1_fu_98;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_vec_ce0_local = 1'b1;
    end else begin
        in_vec_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_vec_ce0_local = 1'b1;
    end else begin
        out_vec_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_vec_we0_local = 1'b1;
    end else begin
        out_vec_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln42_fu_156_p2 = (ap_sig_allocacmp_d + 6'd1);

assign add_ln44_fu_322_p2 = (trunc_ln_reg_517 + zext_ln44_fu_319_p1);

assign and_ln44_1_fu_366_p2 = (xor_ln44_1_fu_360_p2 & icmp_ln44_1_reg_527);

assign and_ln44_2_fu_378_p2 = (icmp_ln44_2_reg_532 & and_ln44_fu_341_p2);

assign and_ln44_3_fu_400_p2 = (xor_ln44_3_fu_395_p2 & or_ln44_fu_389_p2);

assign and_ln44_4_fu_406_p2 = (tmp_453_fu_327_p3 & select_ln44_2_fu_371_p3);

assign and_ln44_5_fu_424_p2 = (xor_ln44_4_fu_418_p2 & tmp_450_reg_511);

assign and_ln44_fu_341_p2 = (xor_ln44_fu_335_p2 & tmp_452_fu_312_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign conv7_i95_cast_fu_138_p1 = $signed(conv7_i95);

assign icmp_ln42_fu_150_p2 = ((ap_sig_allocacmp_d == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln44_1_fu_284_p2 = ((tmp_s_fu_274_p4 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln44_2_fu_300_p2 = ((tmp_329_fu_290_p4 == 9'd511) ? 1'b1 : 1'b0);

assign icmp_ln44_3_fu_306_p2 = ((tmp_329_fu_290_p4 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln44_fu_181_p2 = ((tmp_fu_171_p4 == 3'd0) ? 1'b1 : 1'b0);

assign in_vec_address0 = zext_ln42_fu_162_p1;

assign in_vec_ce0 = in_vec_ce0_local;

assign mul_ln44_1_fu_134_p1 = mul_ln44_1_fu_134_p10;

assign mul_ln44_1_fu_134_p10 = zext_ln44_4_cast_reg_500;

assign mul_ln44_fu_196_p1 = conv7_i95_cast_reg_466;

assign or_ln44_1_fu_437_p2 = (and_ln44_5_fu_424_p2 | and_ln44_3_fu_400_p2);

assign or_ln44_2_fu_412_p2 = (and_ln44_4_fu_406_p2 | and_ln44_2_fu_378_p2);

assign or_ln44_fu_389_p2 = (xor_ln44_2_fu_383_p2 | tmp_453_fu_327_p3);

assign out_vec_address0 = zext_ln42_reg_475_pp0_iter2_reg;

assign out_vec_ce0 = out_vec_ce0_local;

assign out_vec_d0 = storemerge_fu_451_p3;

assign out_vec_we0 = out_vec_we0_local;

assign select_ln44_2_fu_371_p3 = ((and_ln44_fu_341_p2[0:0] == 1'b1) ? and_ln44_1_fu_366_p2 : icmp_ln44_2_reg_532);

assign select_ln44_3_fu_429_p3 = ((and_ln44_3_fu_400_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131072);

assign select_ln44_4_fu_443_p3 = ((or_ln44_1_fu_437_p2[0:0] == 1'b1) ? select_ln44_3_fu_429_p3 : add_ln44_fu_322_p2);

assign select_ln44_fu_354_p3 = ((and_ln44_fu_341_p2[0:0] == 1'b1) ? icmp_ln44_2_reg_532 : icmp_ln44_3_reg_539);

assign storemerge_fu_451_p3 = ((icmp_ln44_reg_485_pp0_iter2_reg[0:0] == 1'b1) ? select_ln44_4_fu_443_p3 : 18'd0);

assign tmp_329_fu_290_p4 = {{mul_ln44_1_fu_134_p2[46:38]}};

assign tmp_452_fu_312_p3 = mul_ln44_1_reg_505[32'd37];

assign tmp_453_fu_327_p3 = add_ln44_fu_322_p2[32'd17];

assign tmp_454_fu_347_p3 = mul_ln44_1_reg_505[32'd38];

assign tmp_fu_171_p4 = {{ap_sig_allocacmp_d[5:3]}};

assign tmp_s_fu_274_p4 = {{mul_ln44_1_fu_134_p2[46:39]}};

assign trunc_ln42_fu_167_p1 = ap_sig_allocacmp_d[2:0];

assign xor_ln44_1_fu_360_p2 = (tmp_454_fu_347_p3 ^ 1'd1);

assign xor_ln44_2_fu_383_p2 = (select_ln44_fu_354_p3 ^ 1'd1);

assign xor_ln44_3_fu_395_p2 = (tmp_450_reg_511 ^ 1'd1);

assign xor_ln44_4_fu_418_p2 = (or_ln44_2_fu_412_p2 ^ 1'd1);

assign xor_ln44_fu_335_p2 = (tmp_453_fu_327_p3 ^ 1'd1);

assign zext_ln42_fu_162_p1 = ap_sig_allocacmp_d;

assign zext_ln44_4_cast_fu_201_p17 = 'bx;

assign zext_ln44_fu_319_p1 = tmp_451_reg_522;

always @ (posedge ap_clk) begin
    zext_ln42_reg_475[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln42_reg_475_pp0_iter1_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln42_reg_475_pp0_iter2_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
end

endmodule //unet_pvm_top_forward_21_Pipeline_VITIS_LOOP_42_3
