// Seed: 1086762109
module module_0 ();
  tri id_1 = 1;
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1
);
  wire id_3;
  assign id_3 = id_3;
  wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.type_2 = 0;
  wire id_5 = id_3;
endmodule
module module_2;
  logic [7:0] id_1;
  wire id_2;
  uwire id_3 = 1;
  wor id_4 = id_2 || id_4;
  wire id_5;
  wire id_6;
  assign id_1[1'h0] = 1;
endmodule
module module_3 (
    output wor id_0,
    input logic id_1,
    input tri id_2,
    input supply0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri id_6,
    input wire id_7,
    output wor id_8,
    input wand id_9,
    output supply1 id_10,
    output logic id_11,
    output tri0 id_12,
    output tri0 id_13
);
  initial begin : LABEL_0
    if (1 * id_4 * id_3 - 1 - 1) id_11 <= id_1;
  end
  module_2 modCall_1 ();
  logic id_15;
  assign id_11 = id_15;
  always @(1) begin : LABEL_0
    id_8 = id_15 < 1;
  end
  genvar id_16;
endmodule
