# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../zedboard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../zedboard.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../zedboard.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../zedboard.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../../zedboard.ip_user_files/bd/design_1/ip/ip/fifo_generator_0/sim/fifo_generator_0.v" \
"../../../../zedboard.ip_user_files/bd/design_1/ipshared/212a/src/pdm.v" \
"../../../../zedboard.ip_user_files/bd/design_1/ipshared/212a/src/read_ctrl.v" \
"../../../../zedboard.ip_user_files/bd/design_1/ipshared/212a/src/write_ctrl.v" \
"../../../../zedboard.ip_user_files/bd/design_1/ipshared/212a/src/MYIP_TOP.v" \
"../../../../zedboard.ip_user_files/bd/design_1/ip/design_1_MYIP_TOP_0_0/sim/design_1_MYIP_TOP_0_0.v" \
"../../../../zedboard.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../zedboard.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../../zedboard.srcs/sources_1/imports/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
