###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Sun Nov 20 17:00:15 2016
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [0] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.831
= Slack Time                   -2.551
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v          |         | 0.000 |       |   0.000 |   -2.551 | 
     | tx_core/axi_master/U221                  | A v -> Y ^            | INVX2   | 0.527 | 1.375 |   1.375 |   -1.176 | 
     | tx_core/axi_master/U191                  | A ^ -> Y v            | INVX2   | 2.270 | 2.762 |   4.138 |    1.587 | 
     | tx_core/axi_master/link_addr_0_fifo/U37  | B v -> Y v            | AND2X1  | 0.079 | 0.606 |   4.743 |    2.192 | 
     | tx_core/axi_master/link_addr_0_fifo/U36  | A v -> Y ^            | INVX2   | 0.921 | 0.612 |   5.356 |    2.805 | 
     | tx_core/axi_master/link_addr_0_fifo/U228 | B ^ -> Y v            | OAI22X1 | 0.216 | 0.191 |   5.546 |    2.996 | 
     | tx_core/axi_master/U104                  | C v -> Y ^            | AOI22X1 | 0.184 | 0.141 |   5.687 |    3.136 | 
     | tx_core/axi_master/U103                  | B ^ -> Y v            | NAND2X1 | 0.141 | 0.140 |   5.827 |    3.276 | 
     |                                          | \m_r_ach.ARADDR [0] v |         | 0.141 | 0.004 |   5.831 |    3.280 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [27] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.830
= Slack Time                   -2.550
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v           |         | 0.000 |       |   0.000 |   -2.550 | 
     | tx_core/axi_master/U221                  | A v -> Y ^             | INVX2   | 0.527 | 1.375 |   1.375 |   -1.174 | 
     | tx_core/axi_master/U191                  | A ^ -> Y v             | INVX2   | 2.270 | 2.762 |   4.138 |    1.588 | 
     | tx_core/axi_master/link_addr_0_fifo/U37  | B v -> Y v             | AND2X1  | 0.079 | 0.606 |   4.743 |    2.194 | 
     | tx_core/axi_master/link_addr_0_fifo/U36  | A v -> Y ^             | INVX2   | 0.921 | 0.612 |   5.356 |    2.806 | 
     | tx_core/axi_master/link_addr_0_fifo/U209 | B ^ -> Y v             | OAI22X1 | 0.198 | 0.170 |   5.526 |    2.976 | 
     | tx_core/axi_master/U47                   | C v -> Y ^             | AOI22X1 | 0.192 | 0.141 |   5.667 |    3.117 | 
     | tx_core/axi_master/U46                   | B ^ -> Y v             | NAND2X1 | 0.155 | 0.157 |   5.824 |    3.274 | 
     |                                          | \m_r_ach.ARADDR [27] v |         | 0.155 | 0.006 |   5.830 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [30] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.826
= Slack Time                   -2.546
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v           |         | 0.000 |       |   0.000 |   -2.546 | 
     | tx_core/axi_master/U221                  | A v -> Y ^             | INVX2   | 0.527 | 1.375 |   1.375 |   -1.171 | 
     | tx_core/axi_master/U191                  | A ^ -> Y v             | INVX2   | 2.270 | 2.762 |   4.138 |    1.592 | 
     | tx_core/axi_master/link_addr_0_fifo/U37  | B v -> Y v             | AND2X1  | 0.079 | 0.606 |   4.743 |    2.197 | 
     | tx_core/axi_master/link_addr_0_fifo/U36  | A v -> Y ^             | INVX2   | 0.921 | 0.612 |   5.356 |    2.810 | 
     | tx_core/axi_master/link_addr_0_fifo/U205 | B ^ -> Y v             | OAI22X1 | 0.200 | 0.173 |   5.528 |    2.982 | 
     | tx_core/axi_master/U35                   | C v -> Y ^             | AOI22X1 | 0.189 | 0.139 |   5.668 |    3.122 | 
     | tx_core/axi_master/U34                   | B ^ -> Y v             | NAND2X1 | 0.151 | 0.153 |   5.821 |    3.275 | 
     |                                          | \m_r_ach.ARADDR [30] v |         | 0.151 | 0.005 |   5.826 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [25] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.826
= Slack Time                   -2.546
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v           |         | 0.000 |       |   0.000 |   -2.546 | 
     | tx_core/axi_master/U221                  | A v -> Y ^             | INVX2   | 0.527 | 1.375 |   1.375 |   -1.170 | 
     | tx_core/axi_master/U191                  | A ^ -> Y v             | INVX2   | 2.270 | 2.762 |   4.138 |    1.592 | 
     | tx_core/axi_master/link_addr_0_fifo/U37  | B v -> Y v             | AND2X1  | 0.079 | 0.606 |   4.743 |    2.198 | 
     | tx_core/axi_master/link_addr_0_fifo/U36  | A v -> Y ^             | INVX2   | 0.921 | 0.612 |   5.356 |    2.810 | 
     | tx_core/axi_master/link_addr_0_fifo/U211 | B ^ -> Y v             | OAI22X1 | 0.202 | 0.174 |   5.530 |    2.985 | 
     | tx_core/axi_master/U53                   | C v -> Y ^             | AOI22X1 | 0.191 | 0.141 |   5.671 |    3.125 | 
     | tx_core/axi_master/U52                   | B ^ -> Y v             | NAND2X1 | 0.146 | 0.150 |   5.821 |    3.275 | 
     |                                          | \m_r_ach.ARADDR [25] v |         | 0.146 | 0.005 |   5.826 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [28] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.821
= Slack Time                   -2.541
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v           |         | 0.000 |       |   0.000 |   -2.541 | 
     | tx_core/axi_master/U221                  | A v -> Y ^             | INVX2   | 0.527 | 1.375 |   1.375 |   -1.166 | 
     | tx_core/axi_master/U191                  | A ^ -> Y v             | INVX2   | 2.270 | 2.762 |   4.138 |    1.597 | 
     | tx_core/axi_master/link_addr_0_fifo/U37  | B v -> Y v             | AND2X1  | 0.079 | 0.606 |   4.743 |    2.202 | 
     | tx_core/axi_master/link_addr_0_fifo/U36  | A v -> Y ^             | INVX2   | 0.921 | 0.612 |   5.356 |    2.815 | 
     | tx_core/axi_master/link_addr_0_fifo/U208 | B ^ -> Y v             | OAI22X1 | 0.201 | 0.172 |   5.527 |    2.987 | 
     | tx_core/axi_master/U44                   | C v -> Y ^             | AOI22X1 | 0.186 | 0.138 |   5.665 |    3.124 | 
     | tx_core/axi_master/U43                   | B ^ -> Y v             | NAND2X1 | 0.149 | 0.150 |   5.816 |    3.275 | 
     |                                          | \m_r_ach.ARADDR [28] v |         | 0.149 | 0.005 |   5.821 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [7] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.820
= Slack Time                   -2.540
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v          |         | 0.000 |       |   0.000 |   -2.540 | 
     | tx_core/axi_master/U221                  | A v -> Y ^            | INVX2   | 0.527 | 1.375 |   1.375 |   -1.165 | 
     | tx_core/axi_master/U191                  | A ^ -> Y v            | INVX2   | 2.270 | 2.762 |   4.138 |    1.597 | 
     | tx_core/axi_master/link_addr_0_fifo/U37  | B v -> Y v            | AND2X1  | 0.079 | 0.606 |   4.743 |    2.203 | 
     | tx_core/axi_master/link_addr_0_fifo/U36  | A v -> Y ^            | INVX2   | 0.921 | 0.612 |   5.356 |    2.815 | 
     | tx_core/axi_master/link_addr_0_fifo/U199 | B ^ -> Y v            | OAI22X1 | 0.220 | 0.195 |   5.551 |    3.010 | 
     | tx_core/axi_master/U17                   | C v -> Y ^            | AOI22X1 | 0.172 | 0.133 |   5.683 |    3.143 | 
     | tx_core/axi_master/U16                   | B ^ -> Y v            | NAND2X1 | 0.138 | 0.133 |   5.816 |    3.276 | 
     |                                          | \m_r_ach.ARADDR [7] v |         | 0.138 | 0.004 |   5.820 |    3.280 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [26] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.820
= Slack Time                   -2.540
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v           |         | 0.000 |       |   0.000 |   -2.540 | 
     | tx_core/axi_master/U221                  | A v -> Y ^             | INVX2   | 0.527 | 1.375 |   1.375 |   -1.164 | 
     | tx_core/axi_master/U191                  | A ^ -> Y v             | INVX2   | 2.270 | 2.762 |   4.138 |    1.598 | 
     | tx_core/axi_master/link_addr_0_fifo/U37  | B v -> Y v             | AND2X1  | 0.079 | 0.606 |   4.743 |    2.204 | 
     | tx_core/axi_master/link_addr_0_fifo/U36  | A v -> Y ^             | INVX2   | 0.921 | 0.612 |   5.356 |    2.816 | 
     | tx_core/axi_master/link_addr_0_fifo/U210 | B ^ -> Y v             | OAI22X1 | 0.197 | 0.169 |   5.524 |    2.985 | 
     | tx_core/axi_master/U50                   | C v -> Y ^             | AOI22X1 | 0.193 | 0.141 |   5.666 |    3.126 | 
     | tx_core/axi_master/U49                   | B ^ -> Y v             | NAND2X1 | 0.146 | 0.149 |   5.815 |    3.275 | 
     |                                          | \m_r_ach.ARADDR [26] v |         | 0.146 | 0.005 |   5.820 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [3] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.814
= Slack Time                   -2.534
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v          |         | 0.000 |       |   0.000 |   -2.534 | 
     | tx_core/axi_master/U221                  | A v -> Y ^            | INVX2   | 0.527 | 1.375 |   1.375 |   -1.159 | 
     | tx_core/axi_master/U191                  | A ^ -> Y v            | INVX2   | 2.270 | 2.762 |   4.138 |    1.603 | 
     | tx_core/axi_master/link_addr_0_fifo/U37  | B v -> Y v            | AND2X1  | 0.079 | 0.606 |   4.743 |    2.209 | 
     | tx_core/axi_master/link_addr_0_fifo/U36  | A v -> Y ^            | INVX2   | 0.921 | 0.612 |   5.356 |    2.821 | 
     | tx_core/axi_master/link_addr_0_fifo/U203 | B ^ -> Y v            | OAI22X1 | 0.208 | 0.179 |   5.534 |    3.000 | 
     | tx_core/axi_master/U29                   | C v -> Y ^            | AOI22X1 | 0.177 | 0.133 |   5.667 |    3.133 | 
     | tx_core/axi_master/U28                   | B ^ -> Y v            | NAND2X1 | 0.144 | 0.142 |   5.810 |    3.276 | 
     |                                          | \m_r_ach.ARADDR [3] v |         | 0.144 | 0.004 |   5.814 |    3.280 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [2] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.813
= Slack Time                   -2.533
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v          |         | 0.000 |       |   0.000 |   -2.533 | 
     | tx_core/axi_master/U221                  | A v -> Y ^            | INVX2   | 0.527 | 1.375 |   1.375 |   -1.158 | 
     | tx_core/axi_master/U191                  | A ^ -> Y v            | INVX2   | 2.270 | 2.762 |   4.138 |    1.605 | 
     | tx_core/axi_master/link_addr_0_fifo/U37  | B v -> Y v            | AND2X1  | 0.079 | 0.606 |   4.743 |    2.210 | 
     | tx_core/axi_master/link_addr_0_fifo/U36  | A v -> Y ^            | INVX2   | 0.921 | 0.612 |   5.356 |    2.823 | 
     | tx_core/axi_master/link_addr_0_fifo/U206 | B ^ -> Y v            | OAI22X1 | 0.208 | 0.180 |   5.536 |    3.003 | 
     | tx_core/axi_master/U38                   | C v -> Y ^            | AOI22X1 | 0.173 | 0.131 |   5.667 |    3.134 | 
     | tx_core/axi_master/U37                   | B ^ -> Y v            | NAND2X1 | 0.144 | 0.142 |   5.809 |    3.276 | 
     |                                          | \m_r_ach.ARADDR [2] v |         | 0.144 | 0.004 |   5.813 |    3.280 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [9] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.809
= Slack Time                   -2.529
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v          |         | 0.000 |       |   0.000 |   -2.529 | 
     | tx_core/axi_master/U221                  | A v -> Y ^            | INVX2   | 0.527 | 1.375 |   1.375 |   -1.154 | 
     | tx_core/axi_master/U192                  | A ^ -> Y v            | INVX2   | 2.282 | 2.774 |   4.149 |    1.621 | 
     | tx_core/axi_master/link_addr_2_fifo/U40  | B v -> Y v            | AND2X1  | 0.078 | 0.590 |   4.740 |    2.211 | 
     | tx_core/axi_master/link_addr_2_fifo/U39  | A v -> Y ^            | INVX2   | 0.907 | 0.609 |   5.348 |    2.820 | 
     | tx_core/axi_master/link_addr_2_fifo/U197 | B ^ -> Y v            | OAI22X1 | 0.193 | 0.169 |   5.517 |    2.988 | 
     | tx_core/axi_master/U12                   | C v -> Y ^            | AOI22X1 | 0.269 | 0.170 |   5.688 |    3.159 | 
     | tx_core/axi_master/U10                   | A ^ -> Y v            | NAND2X1 | 0.127 | 0.118 |   5.806 |    3.277 | 
     |                                          | \m_r_ach.ARADDR [9] v |         | 0.127 | 0.003 |   5.809 |    3.280 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [31] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.803
= Slack Time                   -2.523
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v           |         | 0.000 |       |   0.000 |   -2.523 | 
     | tx_core/axi_master/U221                  | A v -> Y ^             | INVX2   | 0.527 | 1.375 |   1.375 |   -1.148 | 
     | tx_core/axi_master/U191                  | A ^ -> Y v             | INVX2   | 2.270 | 2.762 |   4.138 |    1.614 | 
     | tx_core/axi_master/link_addr_0_fifo/U37  | B v -> Y v             | AND2X1  | 0.079 | 0.606 |   4.743 |    2.220 | 
     | tx_core/axi_master/link_addr_0_fifo/U36  | A v -> Y ^             | INVX2   | 0.921 | 0.612 |   5.356 |    2.832 | 
     | tx_core/axi_master/link_addr_0_fifo/U204 | B ^ -> Y v             | OAI22X1 | 0.195 | 0.164 |   5.520 |    2.996 | 
     | tx_core/axi_master/U32                   | C v -> Y ^             | AOI22X1 | 0.177 | 0.130 |   5.649 |    3.126 | 
     | tx_core/axi_master/U31                   | B ^ -> Y v             | NAND2X1 | 0.147 | 0.149 |   5.798 |    3.275 | 
     |                                          | \m_r_ach.ARADDR [31] v |         | 0.147 | 0.005 |   5.803 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [24] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.803
= Slack Time                   -2.523
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v           |         | 0.000 |       |   0.000 |   -2.523 | 
     | tx_core/axi_master/U221                  | A v -> Y ^             | INVX2   | 0.527 | 1.375 |   1.375 |   -1.148 | 
     | tx_core/axi_master/U191                  | A ^ -> Y v             | INVX2   | 2.270 | 2.762 |   4.138 |    1.615 | 
     | tx_core/axi_master/link_addr_0_fifo/U37  | B v -> Y v             | AND2X1  | 0.079 | 0.606 |   4.743 |    2.220 | 
     | tx_core/axi_master/link_addr_0_fifo/U36  | A v -> Y ^             | INVX2   | 0.921 | 0.612 |   5.356 |    2.833 | 
     | tx_core/axi_master/link_addr_0_fifo/U212 | B ^ -> Y v             | OAI22X1 | 0.185 | 0.152 |   5.508 |    2.985 | 
     | tx_core/axi_master/U56                   | C v -> Y ^             | AOI22X1 | 0.196 | 0.140 |   5.648 |    3.125 | 
     | tx_core/axi_master/U55                   | B ^ -> Y v             | NAND2X1 | 0.148 | 0.152 |   5.800 |    3.277 | 
     |                                          | \m_r_ach.ARADDR [24] v |         | 0.148 | 0.003 |   5.803 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [4] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.803
= Slack Time                   -2.523
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v          |         | 0.000 |       |   0.000 |   -2.523 | 
     | tx_core/axi_master/U221                  | A v -> Y ^            | INVX2   | 0.527 | 1.375 |   1.375 |   -1.147 | 
     | tx_core/axi_master/U191                  | A ^ -> Y v            | INVX2   | 2.270 | 2.762 |   4.138 |    1.615 | 
     | tx_core/axi_master/link_addr_0_fifo/U37  | B v -> Y v            | AND2X1  | 0.079 | 0.606 |   4.743 |    2.221 | 
     | tx_core/axi_master/link_addr_0_fifo/U36  | A v -> Y ^            | INVX2   | 0.921 | 0.612 |   5.356 |    2.833 | 
     | tx_core/axi_master/link_addr_0_fifo/U202 | B ^ -> Y v            | OAI22X1 | 0.200 | 0.171 |   5.526 |    3.004 | 
     | tx_core/axi_master/U26                   | C v -> Y ^            | AOI22X1 | 0.175 | 0.130 |   5.656 |    3.134 | 
     | tx_core/axi_master/U25                   | B ^ -> Y v            | NAND2X1 | 0.145 | 0.142 |   5.798 |    3.276 | 
     |                                          | \m_r_ach.ARADDR [4] v |         | 0.145 | 0.004 |   5.803 |    3.280 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [11] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.798
= Slack Time                   -2.518
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v           |         | 0.000 |       |   0.000 |   -2.518 | 
     | tx_core/axi_master/U221                  | A v -> Y ^             | INVX2   | 0.527 | 1.375 |   1.375 |   -1.143 | 
     | tx_core/axi_master/U192                  | A ^ -> Y v             | INVX2   | 2.282 | 2.774 |   4.149 |    1.631 | 
     | tx_core/axi_master/link_addr_2_fifo/U40  | B v -> Y v             | AND2X1  | 0.078 | 0.590 |   4.740 |    2.222 | 
     | tx_core/axi_master/link_addr_2_fifo/U39  | A v -> Y ^             | INVX2   | 0.907 | 0.609 |   5.348 |    2.830 | 
     | tx_core/axi_master/link_addr_2_fifo/U226 | B ^ -> Y v             | OAI22X1 | 0.187 | 0.160 |   5.508 |    2.990 | 
     | tx_core/axi_master/U99                   | C v -> Y ^             | AOI22X1 | 0.255 | 0.158 |   5.666 |    3.148 | 
     | tx_core/axi_master/U97                   | A ^ -> Y v             | NAND2X1 | 0.135 | 0.129 |   5.795 |    3.276 | 
     |                                          | \m_r_ach.ARADDR [11] v |         | 0.135 | 0.004 |   5.798 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [1] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.797
= Slack Time                   -2.517
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v          |         | 0.000 |       |   0.000 |   -2.517 | 
     | tx_core/axi_master/U221                  | A v -> Y ^            | INVX2   | 0.527 | 1.375 |   1.375 |   -1.141 | 
     | tx_core/axi_master/U191                  | A ^ -> Y v            | INVX2   | 2.270 | 2.762 |   4.138 |    1.621 | 
     | tx_core/axi_master/link_addr_0_fifo/U37  | B v -> Y v            | AND2X1  | 0.079 | 0.606 |   4.743 |    2.227 | 
     | tx_core/axi_master/link_addr_0_fifo/U36  | A v -> Y ^            | INVX2   | 0.921 | 0.612 |   5.356 |    2.839 | 
     | tx_core/axi_master/link_addr_0_fifo/U217 | B ^ -> Y v            | OAI22X1 | 0.196 | 0.161 |   5.517 |    3.000 | 
     | tx_core/axi_master/U71                   | C v -> Y ^            | AOI22X1 | 0.174 | 0.128 |   5.645 |    3.128 | 
     | tx_core/axi_master/U70                   | B ^ -> Y v            | NAND2X1 | 0.146 | 0.147 |   5.792 |    3.275 | 
     |                                          | \m_r_ach.ARADDR [1] v |         | 0.146 | 0.005 |   5.797 |    3.280 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [6] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.793
= Slack Time                   -2.513
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v          |         | 0.000 |       |   0.000 |   -2.513 | 
     | tx_core/axi_master/U221                  | A v -> Y ^            | INVX2   | 0.527 | 1.375 |   1.375 |   -1.138 | 
     | tx_core/axi_master/U191                  | A ^ -> Y v            | INVX2   | 2.270 | 2.762 |   4.138 |    1.624 | 
     | tx_core/axi_master/link_addr_0_fifo/U37  | B v -> Y v            | AND2X1  | 0.079 | 0.606 |   4.743 |    2.230 | 
     | tx_core/axi_master/link_addr_0_fifo/U36  | A v -> Y ^            | INVX2   | 0.921 | 0.612 |   5.356 |    2.842 | 
     | tx_core/axi_master/link_addr_0_fifo/U200 | B ^ -> Y v            | OAI22X1 | 0.200 | 0.170 |   5.526 |    3.013 | 
     | tx_core/axi_master/U20                   | C v -> Y ^            | AOI22X1 | 0.170 | 0.126 |   5.652 |    3.139 | 
     | tx_core/axi_master/U19                   | B ^ -> Y v            | NAND2X1 | 0.140 | 0.137 |   5.789 |    3.276 | 
     |                                          | \m_r_ach.ARADDR [6] v |         | 0.140 | 0.004 |   5.793 |    3.280 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [10] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.788
= Slack Time                   -2.508
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v           |         | 0.000 |       |   0.000 |   -2.508 | 
     | tx_core/axi_master/U221                  | A v -> Y ^             | INVX2   | 0.527 | 1.375 |   1.375 |   -1.133 | 
     | tx_core/axi_master/U191                  | A ^ -> Y v             | INVX2   | 2.270 | 2.762 |   4.138 |    1.629 | 
     | tx_core/axi_master/link_addr_0_fifo/U37  | B v -> Y v             | AND2X1  | 0.079 | 0.606 |   4.743 |    2.235 | 
     | tx_core/axi_master/link_addr_0_fifo/U36  | A v -> Y ^             | INVX2   | 0.921 | 0.612 |   5.356 |    2.848 | 
     | tx_core/axi_master/link_addr_0_fifo/U227 | B ^ -> Y v             | OAI22X1 | 0.209 | 0.174 |   5.530 |    3.021 | 
     | tx_core/axi_master/U101                  | C v -> Y ^             | AOI22X1 | 0.168 | 0.127 |   5.657 |    3.149 | 
     | tx_core/axi_master/U100                  | B ^ -> Y v             | NAND2X1 | 0.134 | 0.128 |   5.785 |    3.276 | 
     |                                          | \m_r_ach.ARADDR [10] v |         | 0.134 | 0.003 |   5.788 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [5] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.788
= Slack Time                   -2.508
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v          |         | 0.000 |       |   0.000 |   -2.508 | 
     | tx_core/axi_master/U221                  | A v -> Y ^            | INVX2   | 0.527 | 1.375 |   1.375 |   -1.133 | 
     | tx_core/axi_master/U191                  | A ^ -> Y v            | INVX2   | 2.270 | 2.762 |   4.138 |    1.630 | 
     | tx_core/axi_master/link_addr_0_fifo/U37  | B v -> Y v            | AND2X1  | 0.079 | 0.606 |   4.743 |    2.235 | 
     | tx_core/axi_master/link_addr_0_fifo/U36  | A v -> Y ^            | INVX2   | 0.921 | 0.612 |   5.356 |    2.848 | 
     | tx_core/axi_master/link_addr_0_fifo/U201 | B ^ -> Y v            | OAI22X1 | 0.192 | 0.159 |   5.515 |    3.007 | 
     | tx_core/axi_master/U23                   | C v -> Y ^            | AOI22X1 | 0.174 | 0.127 |   5.642 |    3.134 | 
     | tx_core/axi_master/U22                   | B ^ -> Y v            | NAND2X1 | 0.145 | 0.144 |   5.786 |    3.277 | 
     |                                          | \m_r_ach.ARADDR [5] v |         | 0.145 | 0.003 |   5.788 |    3.280 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [29] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.785
= Slack Time                   -2.505
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v           |         | 0.000 |       |   0.000 |   -2.505 | 
     | tx_core/axi_master/U221                  | A v -> Y ^             | INVX2   | 0.527 | 1.375 |   1.375 |   -1.130 | 
     | tx_core/axi_master/U191                  | A ^ -> Y v             | INVX2   | 2.270 | 2.762 |   4.138 |    1.632 | 
     | tx_core/axi_master/link_addr_0_fifo/U37  | B v -> Y v             | AND2X1  | 0.079 | 0.606 |   4.743 |    2.238 | 
     | tx_core/axi_master/link_addr_0_fifo/U36  | A v -> Y ^             | INVX2   | 0.921 | 0.612 |   5.356 |    2.850 | 
     | tx_core/axi_master/link_addr_0_fifo/U207 | B ^ -> Y v             | OAI22X1 | 0.183 | 0.149 |   5.505 |    3.000 | 
     | tx_core/axi_master/U41                   | C v -> Y ^             | AOI22X1 | 0.179 | 0.129 |   5.634 |    3.129 | 
     | tx_core/axi_master/U40                   | B ^ -> Y v             | NAND2X1 | 0.145 | 0.149 |   5.783 |    3.277 | 
     |                                          | \m_r_ach.ARADDR [29] v |         | 0.145 | 0.003 |   5.785 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [8] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst           (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.778
= Slack Time                   -2.498
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v          |         | 0.000 |       |   0.000 |   -2.498 | 
     | tx_core/axi_master/U221                  | A v -> Y ^            | INVX2   | 0.527 | 1.375 |   1.375 |   -1.123 | 
     | tx_core/axi_master/U192                  | A ^ -> Y v            | INVX2   | 2.282 | 2.774 |   4.149 |    1.651 | 
     | tx_core/axi_master/link_addr_2_fifo/U40  | B v -> Y v            | AND2X1  | 0.078 | 0.590 |   4.740 |    2.242 | 
     | tx_core/axi_master/link_addr_2_fifo/U39  | A v -> Y ^            | INVX2   | 0.907 | 0.609 |   5.348 |    2.850 | 
     | tx_core/axi_master/link_addr_2_fifo/U198 | B ^ -> Y v            | OAI22X1 | 0.175 | 0.139 |   5.488 |    2.990 | 
     | tx_core/axi_master/U15                   | C v -> Y ^            | AOI22X1 | 0.276 | 0.169 |   5.657 |    3.159 | 
     | tx_core/axi_master/U13                   | A ^ -> Y v            | NAND2X1 | 0.127 | 0.118 |   5.775 |    3.277 | 
     |                                          | \m_r_ach.ARADDR [8] v |         | 0.127 | 0.003 |   5.778 |    3.280 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [12] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.761
= Slack Time                   -2.481
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v           |         | 0.000 |       |   0.000 |   -2.481 | 
     | tx_core/axi_master/U221                  | A v -> Y ^             | INVX2   | 0.527 | 1.375 |   1.375 |   -1.105 | 
     | tx_core/axi_master/U191                  | A ^ -> Y v             | INVX2   | 2.270 | 2.762 |   4.138 |    1.657 | 
     | tx_core/axi_master/link_addr_0_fifo/U37  | B v -> Y v             | AND2X1  | 0.079 | 0.606 |   4.743 |    2.263 | 
     | tx_core/axi_master/link_addr_0_fifo/U36  | A v -> Y ^             | INVX2   | 0.921 | 0.612 |   5.356 |    2.875 | 
     | tx_core/axi_master/link_addr_0_fifo/U225 | B ^ -> Y v             | OAI22X1 | 0.205 | 0.149 |   5.504 |    3.024 | 
     | tx_core/axi_master/U95                   | C v -> Y ^             | AOI22X1 | 0.186 | 0.138 |   5.643 |    3.162 | 
     | tx_core/axi_master/U94                   | B ^ -> Y v             | NAND2X1 | 0.125 | 0.116 |   5.759 |    3.278 | 
     |                                          | \m_r_ach.ARADDR [12] v |         | 0.125 | 0.002 |   5.761 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [13] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.759
= Slack Time                   -2.479
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v           |         | 0.000 |       |   0.000 |   -2.479 | 
     | tx_core/axi_master/U221                  | A v -> Y ^             | INVX2   | 0.527 | 1.375 |   1.375 |   -1.103 | 
     | tx_core/axi_master/U191                  | A ^ -> Y v             | INVX2   | 2.270 | 2.762 |   4.138 |    1.659 | 
     | tx_core/axi_master/link_addr_0_fifo/U37  | B v -> Y v             | AND2X1  | 0.079 | 0.606 |   4.743 |    2.265 | 
     | tx_core/axi_master/link_addr_0_fifo/U36  | A v -> Y ^             | INVX2   | 0.921 | 0.612 |   5.356 |    2.877 | 
     | tx_core/axi_master/link_addr_0_fifo/U224 | B ^ -> Y v             | OAI22X1 | 0.199 | 0.135 |   5.490 |    3.012 | 
     | tx_core/axi_master/U92                   | C v -> Y ^             | AOI22X1 | 0.180 | 0.133 |   5.624 |    3.145 | 
     | tx_core/axi_master/U91                   | B ^ -> Y v             | NAND2X1 | 0.135 | 0.131 |   5.755 |    3.276 | 
     |                                          | \m_r_ach.ARADDR [13] v |         | 0.135 | 0.004 |   5.759 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [23] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.755
= Slack Time                   -2.475
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v           |         | 0.000 |       |   0.000 |   -2.475 | 
     | tx_core/axi_master/U221                  | A v -> Y ^             | INVX2   | 0.527 | 1.375 |   1.375 |   -1.099 | 
     | tx_core/axi_master/U193                  | A ^ -> Y v             | INVX2   | 2.253 | 2.739 |   4.114 |    1.639 | 
     | tx_core/axi_master/link_addr_1_fifo/U36  | B v -> Y v             | AND2X1  | 0.078 | 0.583 |   4.697 |    2.222 | 
     | tx_core/axi_master/link_addr_1_fifo/U35  | A v -> Y ^             | INVX2   | 0.901 | 0.596 |   5.293 |    2.818 | 
     | tx_core/axi_master/link_addr_1_fifo/U213 | B ^ -> Y v             | OAI22X1 | 0.201 | 0.175 |   5.468 |    2.993 | 
     | tx_core/axi_master/U59                   | A v -> Y ^             | AOI22X1 | 0.179 | 0.135 |   5.603 |    3.128 | 
     | tx_core/axi_master/U58                   | B ^ -> Y v             | NAND2X1 | 0.143 | 0.147 |   5.750 |    3.275 | 
     |                                          | \m_r_ach.ARADDR [23] v |         | 0.143 | 0.005 |   5.755 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [14] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.753
= Slack Time                   -2.473
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v           |         | 0.000 |       |   0.000 |   -2.473 | 
     | tx_core/axi_master/U221                  | A v -> Y ^             | INVX2   | 0.527 | 1.375 |   1.375 |   -1.097 | 
     | tx_core/axi_master/U192                  | A ^ -> Y v             | INVX2   | 2.282 | 2.774 |   4.149 |    1.677 | 
     | tx_core/axi_master/link_addr_2_fifo/U40  | B v -> Y v             | AND2X1  | 0.078 | 0.590 |   4.740 |    2.267 | 
     | tx_core/axi_master/link_addr_2_fifo/U39  | A v -> Y ^             | INVX2   | 0.907 | 0.609 |   5.348 |    2.876 | 
     | tx_core/axi_master/link_addr_2_fifo/U223 | B ^ -> Y v             | OAI22X1 | 0.183 | 0.133 |   5.482 |    3.009 | 
     | tx_core/axi_master/U90                   | C v -> Y ^             | AOI22X1 | 0.251 | 0.154 |   5.636 |    3.163 | 
     | tx_core/axi_master/U88                   | A ^ -> Y v             | NAND2X1 | 0.123 | 0.114 |   5.750 |    3.277 | 
     |                                          | \m_r_ach.ARADDR [14] v |         | 0.123 | 0.003 |   5.753 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [20] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.749
= Slack Time                   -2.469
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v           |         | 0.000 |       |   0.000 |   -2.469 | 
     | tx_core/axi_master/U221                  | A v -> Y ^             | INVX2   | 0.527 | 1.375 |   1.375 |   -1.094 | 
     | tx_core/axi_master/U191                  | A ^ -> Y v             | INVX2   | 2.270 | 2.762 |   4.138 |    1.669 | 
     | tx_core/axi_master/link_addr_0_fifo/U37  | B v -> Y v             | AND2X1  | 0.079 | 0.606 |   4.743 |    2.274 | 
     | tx_core/axi_master/link_addr_0_fifo/U36  | A v -> Y ^             | INVX2   | 0.921 | 0.612 |   5.356 |    2.887 | 
     | tx_core/axi_master/link_addr_0_fifo/U216 | B ^ -> Y v             | OAI22X1 | 0.183 | 0.116 |   5.472 |    3.002 | 
     | tx_core/axi_master/U68                   | C v -> Y ^             | AOI22X1 | 0.188 | 0.135 |   5.606 |    3.137 | 
     | tx_core/axi_master/U67                   | B ^ -> Y v             | NAND2X1 | 0.138 | 0.139 |   5.745 |    3.276 | 
     |                                          | \m_r_ach.ARADDR [20] v |         | 0.138 | 0.004 |   5.749 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [22] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.746
= Slack Time                   -2.466
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v           |         | 0.000 |       |   0.000 |   -2.466 | 
     | tx_core/axi_master/U221                  | A v -> Y ^             | INVX2   | 0.527 | 1.375 |   1.375 |   -1.091 | 
     | tx_core/axi_master/U193                  | A ^ -> Y v             | INVX2   | 2.253 | 2.739 |   4.114 |    1.648 | 
     | tx_core/axi_master/link_addr_1_fifo/U36  | B v -> Y v             | AND2X1  | 0.078 | 0.583 |   4.697 |    2.230 | 
     | tx_core/axi_master/link_addr_1_fifo/U35  | A v -> Y ^             | INVX2   | 0.901 | 0.596 |   5.293 |    2.827 | 
     | tx_core/axi_master/link_addr_1_fifo/U214 | B ^ -> Y v             | OAI22X1 | 0.206 | 0.173 |   5.466 |    3.000 | 
     | tx_core/axi_master/U62                   | A v -> Y ^             | AOI22X1 | 0.187 | 0.140 |   5.606 |    3.140 | 
     | tx_core/axi_master/U61                   | B ^ -> Y v             | NAND2X1 | 0.134 | 0.136 |   5.742 |    3.276 | 
     |                                          | \m_r_ach.ARADDR [22] v |         | 0.134 | 0.004 |   5.746 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [21] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.746
= Slack Time                   -2.466
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v           |         | 0.000 |       |   0.000 |   -2.466 | 
     | tx_core/axi_master/U221                  | A v -> Y ^             | INVX2   | 0.527 | 1.375 |   1.375 |   -1.091 | 
     | tx_core/axi_master/U193                  | A ^ -> Y v             | INVX2   | 2.253 | 2.739 |   4.114 |    1.648 | 
     | tx_core/axi_master/link_addr_1_fifo/U36  | B v -> Y v             | AND2X1  | 0.078 | 0.583 |   4.697 |    2.231 | 
     | tx_core/axi_master/link_addr_1_fifo/U35  | A v -> Y ^             | INVX2   | 0.901 | 0.596 |   5.293 |    2.827 | 
     | tx_core/axi_master/link_addr_1_fifo/U215 | B ^ -> Y v             | OAI22X1 | 0.206 | 0.176 |   5.470 |    3.004 | 
     | tx_core/axi_master/U65                   | A v -> Y ^             | AOI22X1 | 0.183 | 0.138 |   5.607 |    3.141 | 
     | tx_core/axi_master/U64                   | B ^ -> Y v             | NAND2X1 | 0.133 | 0.135 |   5.742 |    3.276 | 
     |                                          | \m_r_ach.ARADDR [21] v |         | 0.133 | 0.004 |   5.746 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [18] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.742
= Slack Time                   -2.462
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v           |         | 0.000 |       |   0.000 |   -2.462 | 
     | tx_core/axi_master/U221                  | A v -> Y ^             | INVX2   | 0.527 | 1.375 |   1.375 |   -1.087 | 
     | tx_core/axi_master/U191                  | A ^ -> Y v             | INVX2   | 2.270 | 2.762 |   4.138 |    1.676 | 
     | tx_core/axi_master/link_addr_0_fifo/U37  | B v -> Y v             | AND2X1  | 0.079 | 0.606 |   4.743 |    2.281 | 
     | tx_core/axi_master/link_addr_0_fifo/U36  | A v -> Y ^             | INVX2   | 0.921 | 0.612 |   5.356 |    2.894 | 
     | tx_core/axi_master/link_addr_0_fifo/U219 | B ^ -> Y v             | OAI22X1 | 0.193 | 0.124 |   5.479 |    3.017 | 
     | tx_core/axi_master/U77                   | C v -> Y ^             | AOI22X1 | 0.191 | 0.139 |   5.619 |    3.157 | 
     | tx_core/axi_master/U76                   | B ^ -> Y v             | NAND2X1 | 0.123 | 0.121 |   5.739 |    3.277 | 
     |                                          | \m_r_ach.ARADDR [18] v |         | 0.123 | 0.003 |   5.742 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [15] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.735
= Slack Time                   -2.455
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v           |         | 0.000 |       |   0.000 |   -2.455 | 
     | tx_core/axi_master/U221                  | A v -> Y ^             | INVX2   | 0.527 | 1.375 |   1.375 |   -1.080 | 
     | tx_core/axi_master/U192                  | A ^ -> Y v             | INVX2   | 2.282 | 2.774 |   4.149 |    1.695 | 
     | tx_core/axi_master/link_addr_2_fifo/U40  | B v -> Y v             | AND2X1  | 0.078 | 0.590 |   4.740 |    2.285 | 
     | tx_core/axi_master/link_addr_2_fifo/U39  | A v -> Y ^             | INVX2   | 0.907 | 0.609 |   5.348 |    2.894 | 
     | tx_core/axi_master/link_addr_2_fifo/U222 | B ^ -> Y v             | OAI22X1 | 0.175 | 0.127 |   5.476 |    3.021 | 
     | tx_core/axi_master/U87                   | C v -> Y ^             | AOI22X1 | 0.240 | 0.143 |   5.619 |    3.164 | 
     | tx_core/axi_master/U85                   | A ^ -> Y v             | NAND2X1 | 0.121 | 0.113 |   5.732 |    3.277 | 
     |                                          | \m_r_ach.ARADDR [15] v |         | 0.121 | 0.003 |   5.735 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [16] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.723
= Slack Time                   -2.443
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v           |         | 0.000 |       |   0.000 |   -2.443 | 
     | tx_core/axi_master/U221                  | A v -> Y ^             | INVX2   | 0.527 | 1.375 |   1.375 |   -1.067 | 
     | tx_core/axi_master/U191                  | A ^ -> Y v             | INVX2   | 2.270 | 2.762 |   4.138 |    1.695 | 
     | tx_core/axi_master/link_addr_0_fifo/U37  | B v -> Y v             | AND2X1  | 0.079 | 0.606 |   4.743 |    2.301 | 
     | tx_core/axi_master/link_addr_0_fifo/U36  | A v -> Y ^             | INVX2   | 0.921 | 0.612 |   5.356 |    2.913 | 
     | tx_core/axi_master/link_addr_0_fifo/U221 | B ^ -> Y v             | OAI22X1 | 0.187 | 0.115 |   5.471 |    3.028 | 
     | tx_core/axi_master/U83                   | C v -> Y ^             | AOI22X1 | 0.180 | 0.130 |   5.601 |    3.158 | 
     | tx_core/axi_master/U82                   | B ^ -> Y v             | NAND2X1 | 0.121 | 0.119 |   5.720 |    3.277 | 
     |                                          | \m_r_ach.ARADDR [16] v |         | 0.121 | 0.003 |   5.723 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [17] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.720
= Slack Time                   -2.440
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v           |         | 0.000 |       |   0.000 |   -2.440 | 
     | tx_core/axi_master/U221                  | A v -> Y ^             | INVX2   | 0.527 | 1.375 |   1.375 |   -1.065 | 
     | tx_core/axi_master/U193                  | A ^ -> Y v             | INVX2   | 2.253 | 2.739 |   4.114 |    1.674 | 
     | tx_core/axi_master/link_addr_1_fifo/U36  | B v -> Y v             | AND2X1  | 0.078 | 0.583 |   4.697 |    2.256 | 
     | tx_core/axi_master/link_addr_1_fifo/U35  | A v -> Y ^             | INVX2   | 0.901 | 0.596 |   5.293 |    2.853 | 
     | tx_core/axi_master/link_addr_1_fifo/U220 | B ^ -> Y v             | OAI22X1 | 0.208 | 0.175 |   5.468 |    3.028 | 
     | tx_core/axi_master/U80                   | A v -> Y ^             | AOI22X1 | 0.166 | 0.127 |   5.595 |    3.155 | 
     | tx_core/axi_master/U79                   | B ^ -> Y v             | NAND2X1 | 0.124 | 0.122 |   5.717 |    3.277 | 
     |                                          | \m_r_ach.ARADDR [17] v |         | 0.124 | 0.003 |   5.720 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [19] (v) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.713
= Slack Time                   -2.433
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v           |         | 0.000 |       |   0.000 |   -2.433 | 
     | tx_core/axi_master/U221                  | A v -> Y ^             | INVX2   | 0.527 | 1.375 |   1.375 |   -1.058 | 
     | tx_core/axi_master/U192                  | A ^ -> Y v             | INVX2   | 2.282 | 2.774 |   4.149 |    1.716 | 
     | tx_core/axi_master/link_addr_2_fifo/U40  | B v -> Y v             | AND2X1  | 0.078 | 0.590 |   4.740 |    2.307 | 
     | tx_core/axi_master/link_addr_2_fifo/U39  | A v -> Y ^             | INVX2   | 0.907 | 0.609 |   5.348 |    2.915 | 
     | tx_core/axi_master/link_addr_2_fifo/U218 | B ^ -> Y v             | OAI22X1 | 0.175 | 0.110 |   5.458 |    3.025 | 
     | tx_core/axi_master/U75                   | C v -> Y ^             | AOI22X1 | 0.229 | 0.135 |   5.593 |    3.160 | 
     | tx_core/axi_master/U73                   | A ^ -> Y v             | NAND2X1 | 0.124 | 0.117 |   5.710 |    3.277 | 
     |                                          | \m_r_ach.ARADDR [19] v |         | 0.124 | 0.003 |   5.713 |    3.280 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [40] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.290
= Slack Time                   -1.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +---------------------------------------------------------------------------------------------------------+ 
     |        Instance         |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                                |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                         | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.410 | 
     | tx_core/axi_master/U160 | A ^ -> Y v                     | INVX8   | 0.020 | 0.039 |   0.639 |   -0.370 | 
     | tx_core/axi_master/U157 | B v -> Y v                     | AND2X2  | 0.127 | 0.176 |   0.815 |   -0.194 | 
     | tx_core/axi_master/U259 | B v -> Y ^                     | NAND2X1 | 0.114 | 0.122 |   0.937 |   -0.072 | 
     | tx_core/axi_master/U261 | C ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   1.040 |    0.030 | 
     | tx_core/axi_master/U154 | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   1.145 |    0.135 | 
     | tx_core/axi_master/U262 | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   1.219 |    0.209 | 
     | tx_core/axi_master/U236 | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   1.331 |    0.322 | 
     | tx_core/axi_master/U408 | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   1.445 |    0.436 | 
     | tx_core/axi_master/U132 | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   3.635 |    2.626 | 
     | tx_core/axi_master/U491 | A ^ -> Y v                     | OAI22X1 | 0.642 | 0.648 |   4.283 |    3.274 | 
     |                         | \memif_pdfifo1.f0_wdata [40] v |         | 0.642 | 0.006 |   4.290 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [50] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.289
= Slack Time                   -1.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +---------------------------------------------------------------------------------------------------------+ 
     |        Instance         |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                                |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                         | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.409 | 
     | tx_core/axi_master/U160 | A ^ -> Y v                     | INVX8   | 0.020 | 0.039 |   0.639 |   -0.369 | 
     | tx_core/axi_master/U157 | B v -> Y v                     | AND2X2  | 0.127 | 0.176 |   0.815 |   -0.194 | 
     | tx_core/axi_master/U259 | B v -> Y ^                     | NAND2X1 | 0.114 | 0.122 |   0.937 |   -0.072 | 
     | tx_core/axi_master/U261 | C ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   1.040 |    0.031 | 
     | tx_core/axi_master/U154 | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   1.145 |    0.136 | 
     | tx_core/axi_master/U262 | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   1.219 |    0.210 | 
     | tx_core/axi_master/U236 | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   1.331 |    0.322 | 
     | tx_core/axi_master/U408 | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   1.445 |    0.436 | 
     | tx_core/axi_master/U132 | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   3.635 |    2.626 | 
     | tx_core/axi_master/U511 | A ^ -> Y v                     | OAI22X1 | 0.650 | 0.646 |   4.281 |    3.272 | 
     |                         | \memif_pdfifo1.f0_wdata [50] v |         | 0.650 | 0.008 |   4.289 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [35] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.280
= Slack Time                   -1.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +---------------------------------------------------------------------------------------------------------+ 
     |        Instance         |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                                |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                         | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.400 | 
     | tx_core/axi_master/U160 | A ^ -> Y v                     | INVX8   | 0.020 | 0.039 |   0.639 |   -0.361 | 
     | tx_core/axi_master/U157 | B v -> Y v                     | AND2X2  | 0.127 | 0.176 |   0.815 |   -0.185 | 
     | tx_core/axi_master/U259 | B v -> Y ^                     | NAND2X1 | 0.114 | 0.122 |   0.937 |   -0.063 | 
     | tx_core/axi_master/U261 | C ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   1.040 |    0.040 | 
     | tx_core/axi_master/U154 | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   1.145 |    0.145 | 
     | tx_core/axi_master/U262 | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   1.219 |    0.218 | 
     | tx_core/axi_master/U236 | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   1.331 |    0.331 | 
     | tx_core/axi_master/U408 | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   1.445 |    0.445 | 
     | tx_core/axi_master/U132 | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   3.635 |    2.635 | 
     | tx_core/axi_master/U481 | A ^ -> Y v                     | OAI22X1 | 0.646 | 0.638 |   4.273 |    3.273 | 
     |                         | \memif_pdfifo1.f0_wdata [35] v |         | 0.646 | 0.007 |   4.280 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [36] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.277
= Slack Time                   -0.997
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +---------------------------------------------------------------------------------------------------------+ 
     |        Instance         |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                                |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                         | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.397 | 
     | tx_core/axi_master/U160 | A ^ -> Y v                     | INVX8   | 0.020 | 0.039 |   0.639 |   -0.358 | 
     | tx_core/axi_master/U157 | B v -> Y v                     | AND2X2  | 0.127 | 0.176 |   0.815 |   -0.182 | 
     | tx_core/axi_master/U259 | B v -> Y ^                     | NAND2X1 | 0.114 | 0.122 |   0.937 |   -0.060 | 
     | tx_core/axi_master/U261 | C ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   1.040 |    0.043 | 
     | tx_core/axi_master/U154 | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   1.145 |    0.148 | 
     | tx_core/axi_master/U262 | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   1.219 |    0.222 | 
     | tx_core/axi_master/U236 | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   1.331 |    0.334 | 
     | tx_core/axi_master/U408 | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   1.445 |    0.448 | 
     | tx_core/axi_master/U132 | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   3.635 |    2.638 | 
     | tx_core/axi_master/U483 | A ^ -> Y v                     | OAI22X1 | 0.636 | 0.636 |   4.271 |    3.274 | 
     |                         | \memif_pdfifo1.f0_wdata [36] v |         | 0.636 | 0.006 |   4.277 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [32] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.271
= Slack Time                   -0.991
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +---------------------------------------------------------------------------------------------------------+ 
     |        Instance         |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                                |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                         | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.391 | 
     | tx_core/axi_master/U160 | A ^ -> Y v                     | INVX8   | 0.020 | 0.039 |   0.639 |   -0.352 | 
     | tx_core/axi_master/U157 | B v -> Y v                     | AND2X2  | 0.127 | 0.176 |   0.815 |   -0.176 | 
     | tx_core/axi_master/U259 | B v -> Y ^                     | NAND2X1 | 0.114 | 0.122 |   0.937 |   -0.054 | 
     | tx_core/axi_master/U261 | C ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   1.040 |    0.049 | 
     | tx_core/axi_master/U154 | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   1.145 |    0.154 | 
     | tx_core/axi_master/U262 | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   1.219 |    0.228 | 
     | tx_core/axi_master/U236 | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   1.331 |    0.340 | 
     | tx_core/axi_master/U408 | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   1.445 |    0.454 | 
     | tx_core/axi_master/U132 | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   3.635 |    2.644 | 
     | tx_core/axi_master/U475 | A ^ -> Y v                     | OAI22X1 | 0.629 | 0.630 |   4.266 |    3.275 | 
     |                         | \memif_pdfifo1.f0_wdata [32] v |         | 0.629 | 0.005 |   4.271 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [33] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.267
= Slack Time                   -0.987
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +---------------------------------------------------------------------------------------------------------+ 
     |        Instance         |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                                |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                         | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.387 | 
     | tx_core/axi_master/U160 | A ^ -> Y v                     | INVX8   | 0.020 | 0.039 |   0.639 |   -0.348 | 
     | tx_core/axi_master/U157 | B v -> Y v                     | AND2X2  | 0.127 | 0.176 |   0.815 |   -0.172 | 
     | tx_core/axi_master/U259 | B v -> Y ^                     | NAND2X1 | 0.114 | 0.122 |   0.937 |   -0.050 | 
     | tx_core/axi_master/U261 | C ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   1.040 |    0.053 | 
     | tx_core/axi_master/U154 | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   1.145 |    0.158 | 
     | tx_core/axi_master/U262 | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   1.219 |    0.232 | 
     | tx_core/axi_master/U236 | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   1.331 |    0.344 | 
     | tx_core/axi_master/U408 | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   1.445 |    0.458 | 
     | tx_core/axi_master/U132 | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   3.635 |    2.648 | 
     | tx_core/axi_master/U477 | A ^ -> Y v                     | OAI22X1 | 0.630 | 0.626 |   4.262 |    3.274 | 
     |                         | \memif_pdfifo1.f0_wdata [33] v |         | 0.630 | 0.006 |   4.267 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [37] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.265
= Slack Time                   -0.985
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +---------------------------------------------------------------------------------------------------------+ 
     |        Instance         |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                                |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                         | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.385 | 
     | tx_core/axi_master/U160 | A ^ -> Y v                     | INVX8   | 0.020 | 0.039 |   0.639 |   -0.345 | 
     | tx_core/axi_master/U157 | B v -> Y v                     | AND2X2  | 0.127 | 0.176 |   0.815 |   -0.170 | 
     | tx_core/axi_master/U259 | B v -> Y ^                     | NAND2X1 | 0.114 | 0.122 |   0.937 |   -0.048 | 
     | tx_core/axi_master/U261 | C ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   1.040 |    0.055 | 
     | tx_core/axi_master/U154 | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   1.145 |    0.160 | 
     | tx_core/axi_master/U262 | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   1.219 |    0.234 | 
     | tx_core/axi_master/U236 | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   1.331 |    0.346 | 
     | tx_core/axi_master/U408 | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   1.445 |    0.460 | 
     | tx_core/axi_master/U132 | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   3.635 |    2.650 | 
     | tx_core/axi_master/U485 | A ^ -> Y v                     | OAI22X1 | 0.625 | 0.624 |   4.259 |    3.275 | 
     |                         | \memif_pdfifo1.f0_wdata [37] v |         | 0.625 | 0.005 |   4.265 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [63] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.265
= Slack Time                   -0.985
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +---------------------------------------------------------------------------------------------------------+ 
     |        Instance         |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                                |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                         | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.385 | 
     | tx_core/axi_master/U160 | A ^ -> Y v                     | INVX8   | 0.020 | 0.039 |   0.639 |   -0.345 | 
     | tx_core/axi_master/U157 | B v -> Y v                     | AND2X2  | 0.127 | 0.176 |   0.815 |   -0.170 | 
     | tx_core/axi_master/U259 | B v -> Y ^                     | NAND2X1 | 0.114 | 0.122 |   0.937 |   -0.048 | 
     | tx_core/axi_master/U261 | C ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   1.040 |    0.055 | 
     | tx_core/axi_master/U154 | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   1.145 |    0.160 | 
     | tx_core/axi_master/U262 | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   1.219 |    0.234 | 
     | tx_core/axi_master/U236 | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   1.331 |    0.346 | 
     | tx_core/axi_master/U408 | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   1.445 |    0.460 | 
     | tx_core/axi_master/U132 | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   3.635 |    2.650 | 
     | tx_core/axi_master/U537 | A ^ -> Y v                     | OAI22X1 | 0.621 | 0.625 |   4.260 |    3.275 | 
     |                         | \memif_pdfifo1.f0_wdata [63] v |         | 0.621 | 0.005 |   4.265 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [45] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.262
= Slack Time                   -0.982
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +---------------------------------------------------------------------------------------------------------+ 
     |        Instance         |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                                |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                         | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.382 | 
     | tx_core/axi_master/U160 | A ^ -> Y v                     | INVX8   | 0.020 | 0.039 |   0.639 |   -0.343 | 
     | tx_core/axi_master/U157 | B v -> Y v                     | AND2X2  | 0.127 | 0.176 |   0.815 |   -0.167 | 
     | tx_core/axi_master/U259 | B v -> Y ^                     | NAND2X1 | 0.114 | 0.122 |   0.937 |   -0.045 | 
     | tx_core/axi_master/U261 | C ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   1.040 |    0.058 | 
     | tx_core/axi_master/U154 | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   1.145 |    0.163 | 
     | tx_core/axi_master/U262 | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   1.219 |    0.237 | 
     | tx_core/axi_master/U236 | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   1.331 |    0.349 | 
     | tx_core/axi_master/U408 | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   1.445 |    0.463 | 
     | tx_core/axi_master/U132 | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   3.635 |    2.653 | 
     | tx_core/axi_master/U501 | A ^ -> Y v                     | OAI22X1 | 0.636 | 0.620 |   4.256 |    3.274 | 
     |                         | \memif_pdfifo1.f0_wdata [45] v |         | 0.636 | 0.006 |   4.262 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [44] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.262
= Slack Time                   -0.982
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +---------------------------------------------------------------------------------------------------------+ 
     |        Instance         |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                                |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                         | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.382 | 
     | tx_core/axi_master/U160 | A ^ -> Y v                     | INVX8   | 0.020 | 0.039 |   0.639 |   -0.343 | 
     | tx_core/axi_master/U157 | B v -> Y v                     | AND2X2  | 0.127 | 0.176 |   0.815 |   -0.167 | 
     | tx_core/axi_master/U259 | B v -> Y ^                     | NAND2X1 | 0.114 | 0.122 |   0.937 |   -0.045 | 
     | tx_core/axi_master/U261 | C ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   1.040 |    0.058 | 
     | tx_core/axi_master/U154 | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   1.145 |    0.163 | 
     | tx_core/axi_master/U262 | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   1.219 |    0.237 | 
     | tx_core/axi_master/U236 | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   1.331 |    0.349 | 
     | tx_core/axi_master/U408 | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   1.445 |    0.463 | 
     | tx_core/axi_master/U132 | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   3.635 |    2.653 | 
     | tx_core/axi_master/U499 | A ^ -> Y v                     | OAI22X1 | 0.632 | 0.621 |   4.256 |    3.274 | 
     |                         | \memif_pdfifo1.f0_wdata [44] v |         | 0.632 | 0.006 |   4.262 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [58] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.262
= Slack Time                   -0.982
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +---------------------------------------------------------------------------------------------------------+ 
     |        Instance         |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                                |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                         | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.382 | 
     | tx_core/axi_master/U160 | A ^ -> Y v                     | INVX8   | 0.020 | 0.039 |   0.639 |   -0.343 | 
     | tx_core/axi_master/U157 | B v -> Y v                     | AND2X2  | 0.127 | 0.176 |   0.815 |   -0.167 | 
     | tx_core/axi_master/U259 | B v -> Y ^                     | NAND2X1 | 0.114 | 0.122 |   0.937 |   -0.045 | 
     | tx_core/axi_master/U261 | C ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   1.040 |    0.058 | 
     | tx_core/axi_master/U154 | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   1.145 |    0.163 | 
     | tx_core/axi_master/U262 | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   1.219 |    0.237 | 
     | tx_core/axi_master/U236 | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   1.331 |    0.349 | 
     | tx_core/axi_master/U408 | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   1.445 |    0.463 | 
     | tx_core/axi_master/U132 | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   3.635 |    2.653 | 
     | tx_core/axi_master/U527 | A ^ -> Y v                     | OAI22X1 | 0.617 | 0.622 |   4.257 |    3.276 | 
     |                         | \memif_pdfifo1.f0_wdata [58] v |         | 0.617 | 0.004 |   4.262 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [38] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.262
= Slack Time                   -0.982
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +---------------------------------------------------------------------------------------------------------+ 
     |        Instance         |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                                |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                         | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.382 | 
     | tx_core/axi_master/U160 | A ^ -> Y v                     | INVX8   | 0.020 | 0.039 |   0.639 |   -0.342 | 
     | tx_core/axi_master/U157 | B v -> Y v                     | AND2X2  | 0.127 | 0.176 |   0.815 |   -0.167 | 
     | tx_core/axi_master/U259 | B v -> Y ^                     | NAND2X1 | 0.114 | 0.122 |   0.937 |   -0.044 | 
     | tx_core/axi_master/U261 | C ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   1.040 |    0.058 | 
     | tx_core/axi_master/U154 | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   1.145 |    0.163 | 
     | tx_core/axi_master/U262 | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   1.219 |    0.237 | 
     | tx_core/axi_master/U236 | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   1.331 |    0.350 | 
     | tx_core/axi_master/U408 | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   1.445 |    0.464 | 
     | tx_core/axi_master/U132 | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   3.635 |    2.654 | 
     | tx_core/axi_master/U487 | A ^ -> Y v                     | OAI22X1 | 0.628 | 0.621 |   4.256 |    3.274 | 
     |                         | \memif_pdfifo1.f0_wdata [38] v |         | 0.628 | 0.006 |   4.262 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [55] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.261
= Slack Time                   -0.981
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +---------------------------------------------------------------------------------------------------------+ 
     |        Instance         |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                                |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                         | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.381 | 
     | tx_core/axi_master/U160 | A ^ -> Y v                     | INVX8   | 0.020 | 0.039 |   0.639 |   -0.342 | 
     | tx_core/axi_master/U157 | B v -> Y v                     | AND2X2  | 0.127 | 0.176 |   0.815 |   -0.166 | 
     | tx_core/axi_master/U259 | B v -> Y ^                     | NAND2X1 | 0.114 | 0.122 |   0.937 |   -0.044 | 
     | tx_core/axi_master/U261 | C ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   1.040 |    0.059 | 
     | tx_core/axi_master/U154 | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   1.145 |    0.164 | 
     | tx_core/axi_master/U262 | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   1.219 |    0.237 | 
     | tx_core/axi_master/U236 | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   1.331 |    0.350 | 
     | tx_core/axi_master/U408 | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   1.445 |    0.464 | 
     | tx_core/axi_master/U132 | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   3.635 |    2.654 | 
     | tx_core/axi_master/U521 | A ^ -> Y v                     | OAI22X1 | 0.618 | 0.622 |   4.257 |    3.275 | 
     |                         | \memif_pdfifo1.f0_wdata [55] v |         | 0.618 | 0.005 |   4.261 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [52] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.260
= Slack Time                   -0.980
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +---------------------------------------------------------------------------------------------------------+ 
     |        Instance         |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                                |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                         | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.380 | 
     | tx_core/axi_master/U160 | A ^ -> Y v                     | INVX8   | 0.020 | 0.039 |   0.639 |   -0.341 | 
     | tx_core/axi_master/U157 | B v -> Y v                     | AND2X2  | 0.127 | 0.176 |   0.815 |   -0.165 | 
     | tx_core/axi_master/U259 | B v -> Y ^                     | NAND2X1 | 0.114 | 0.122 |   0.937 |   -0.043 | 
     | tx_core/axi_master/U261 | C ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   1.040 |    0.060 | 
     | tx_core/axi_master/U154 | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   1.145 |    0.165 | 
     | tx_core/axi_master/U262 | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   1.219 |    0.238 | 
     | tx_core/axi_master/U236 | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   1.331 |    0.351 | 
     | tx_core/axi_master/U408 | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   1.445 |    0.465 | 
     | tx_core/axi_master/U132 | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   3.635 |    2.655 | 
     | tx_core/axi_master/U515 | A ^ -> Y v                     | OAI22X1 | 0.634 | 0.619 |   4.254 |    3.274 | 
     |                         | \memif_pdfifo1.f0_wdata [52] v |         | 0.634 | 0.006 |   4.260 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [57] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.259
= Slack Time                   -0.979
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +---------------------------------------------------------------------------------------------------------+ 
     |        Instance         |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                                |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                         | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.379 | 
     | tx_core/axi_master/U160 | A ^ -> Y v                     | INVX8   | 0.020 | 0.039 |   0.639 |   -0.340 | 
     | tx_core/axi_master/U157 | B v -> Y v                     | AND2X2  | 0.127 | 0.176 |   0.815 |   -0.164 | 
     | tx_core/axi_master/U259 | B v -> Y ^                     | NAND2X1 | 0.114 | 0.122 |   0.937 |   -0.042 | 
     | tx_core/axi_master/U261 | C ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   1.040 |    0.061 | 
     | tx_core/axi_master/U154 | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   1.145 |    0.166 | 
     | tx_core/axi_master/U262 | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   1.219 |    0.240 | 
     | tx_core/axi_master/U236 | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   1.331 |    0.352 | 
     | tx_core/axi_master/U408 | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   1.445 |    0.466 | 
     | tx_core/axi_master/U132 | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   3.635 |    2.656 | 
     | tx_core/axi_master/U525 | A ^ -> Y v                     | OAI22X1 | 0.632 | 0.618 |   4.253 |    3.274 | 
     |                         | \memif_pdfifo1.f0_wdata [57] v |         | 0.632 | 0.006 |   4.259 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [49] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.259
= Slack Time                   -0.979
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +---------------------------------------------------------------------------------------------------------+ 
     |        Instance         |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                                |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                         | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.379 | 
     | tx_core/axi_master/U160 | A ^ -> Y v                     | INVX8   | 0.020 | 0.039 |   0.639 |   -0.340 | 
     | tx_core/axi_master/U157 | B v -> Y v                     | AND2X2  | 0.127 | 0.176 |   0.815 |   -0.164 | 
     | tx_core/axi_master/U259 | B v -> Y ^                     | NAND2X1 | 0.114 | 0.122 |   0.937 |   -0.042 | 
     | tx_core/axi_master/U261 | C ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   1.040 |    0.061 | 
     | tx_core/axi_master/U154 | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   1.145 |    0.166 | 
     | tx_core/axi_master/U262 | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   1.219 |    0.240 | 
     | tx_core/axi_master/U236 | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   1.331 |    0.352 | 
     | tx_core/axi_master/U408 | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   1.445 |    0.466 | 
     | tx_core/axi_master/U132 | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   3.635 |    2.656 | 
     | tx_core/axi_master/U509 | A ^ -> Y v                     | OAI22X1 | 0.624 | 0.618 |   4.254 |    3.275 | 
     |                         | \memif_pdfifo1.f0_wdata [49] v |         | 0.624 | 0.005 |   4.259 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [34] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.259
= Slack Time                   -0.979
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +---------------------------------------------------------------------------------------------------------+ 
     |        Instance         |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                                |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                         | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.379 | 
     | tx_core/axi_master/U160 | A ^ -> Y v                     | INVX8   | 0.020 | 0.039 |   0.639 |   -0.339 | 
     | tx_core/axi_master/U157 | B v -> Y v                     | AND2X2  | 0.127 | 0.176 |   0.815 |   -0.164 | 
     | tx_core/axi_master/U259 | B v -> Y ^                     | NAND2X1 | 0.114 | 0.122 |   0.937 |   -0.041 | 
     | tx_core/axi_master/U261 | C ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   1.040 |    0.061 | 
     | tx_core/axi_master/U154 | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   1.145 |    0.166 | 
     | tx_core/axi_master/U262 | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   1.219 |    0.240 | 
     | tx_core/axi_master/U236 | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   1.331 |    0.353 | 
     | tx_core/axi_master/U408 | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   1.445 |    0.467 | 
     | tx_core/axi_master/U132 | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   3.635 |    2.657 | 
     | tx_core/axi_master/U479 | A ^ -> Y v                     | OAI22X1 | 0.631 | 0.618 |   4.253 |    3.274 | 
     |                         | \memif_pdfifo1.f0_wdata [34] v |         | 0.631 | 0.006 |   4.259 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [62] (v) checked with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]             (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  4.258
= Slack Time                   -0.978
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     +---------------------------------------------------------------------------------------------------------+ 
     |        Instance         |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                                |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                         | \m_r_dch.RID [1] ^             |         | 0.000 |       |   0.600 |   -0.378 | 
     | tx_core/axi_master/U160 | A ^ -> Y v                     | INVX8   | 0.020 | 0.039 |   0.639 |   -0.338 | 
     | tx_core/axi_master/U157 | B v -> Y v                     | AND2X2  | 0.127 | 0.176 |   0.815 |   -0.162 | 
     | tx_core/axi_master/U259 | B v -> Y ^                     | NAND2X1 | 0.114 | 0.122 |   0.937 |   -0.040 | 
     | tx_core/axi_master/U261 | C ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   1.040 |    0.062 | 
     | tx_core/axi_master/U154 | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   1.145 |    0.167 | 
     | tx_core/axi_master/U262 | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   1.219 |    0.241 | 
     | tx_core/axi_master/U236 | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   1.331 |    0.354 | 
     | tx_core/axi_master/U408 | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   1.445 |    0.468 | 
     | tx_core/axi_master/U132 | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   3.635 |    2.658 | 
     | tx_core/axi_master/U535 | A ^ -> Y v                     | OAI22X1 | 0.627 | 0.617 |   4.252 |    3.275 | 
     |                         | \memif_pdfifo1.f0_wdata [62] v |         | 0.627 | 0.005 |   4.258 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 

