Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Aug 18 23:48:59 2019
| Host         : Reza running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_module_timing_summary_routed.rpt -pb Top_module_timing_summary_routed.pb -rpx Top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_module
| Device       : 7a200t-fbg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.588        0.000                      0                 1583        0.138        0.000                      0                 1583        1.100        0.000                       0                  1194  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 2.500}        5.000           200.000         
clk_0/inst/clk_in1    {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                         1.588        0.000                      0                 1583        0.138        0.000                      0                 1583        1.646        0.000                       0                  1190  
clk_0/inst/clk_in1                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                    3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 1.318ns (39.471%)  route 2.021ns (60.529%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.904ns = ( 8.904 - 5.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.888     0.888 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.680    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.535     4.296    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X157Y125       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y125       FDRE (Prop_fdre_C_Q)         0.379     4.675 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q
                         net (fo=41, routed)          2.021     6.696    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X155Y116       LUT3 (Prop_lut3_I1_O)        0.105     6.801 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000     6.801    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1_n_0
    SLICE_X155Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.258 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.258    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X155Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.356 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.356    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X155Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.454 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.454    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X155Y119       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.635 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.635    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[12]
    SLICE_X155Y119       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.757     5.757 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     7.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.371     8.904    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X155Y119       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                         clock pessimism              0.294     9.199    
                         clock uncertainty           -0.035     9.163    
    SLICE_X155Y119       FDRE (Setup_fdre_C_D)        0.059     9.222    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.603ns  (required time - arrival time)
  Source:                 azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 1.304ns (39.216%)  route 2.021ns (60.784%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 8.905 - 5.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.888     0.888 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.680    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.535     4.296    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X157Y125       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y125       FDRE (Prop_fdre_C_Q)         0.379     4.675 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q
                         net (fo=41, routed)          2.021     6.696    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X155Y116       LUT3 (Prop_lut3_I1_O)        0.105     6.801 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000     6.801    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1_n_0
    SLICE_X155Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.258 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.258    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X155Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.356 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.356    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X155Y118       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.621 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.621    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[9]
    SLICE_X155Y118       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.757     5.757 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     7.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.372     8.905    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X155Y118       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism              0.294     9.200    
                         clock uncertainty           -0.035     9.164    
    SLICE_X155Y118       FDRE (Setup_fdre_C_D)        0.059     9.223    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                  1.603    

Slack (MET) :             1.607ns  (required time - arrival time)
  Source:                 azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 1.341ns (40.394%)  route 1.979ns (59.606%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.904ns = ( 8.904 - 5.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.888     0.888 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.680    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.535     4.296    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X156Y125       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y125       FDRE (Prop_fdre_C_Q)         0.379     4.675 f  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q
                         net (fo=41, routed)          1.602     6.276    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X148Y116       LUT1 (Prop_lut1_I0_O)        0.105     6.381 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2/O
                         net (fo=1, routed)           0.377     6.758    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X151Y116       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.238 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.238    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X151Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.336 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.336    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X151Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.434 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.434    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X151Y119       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.615 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.615    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[12]
    SLICE_X151Y119       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.757     5.757 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     7.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.371     8.904    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X151Y119       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                         clock pessimism              0.294     9.199    
                         clock uncertainty           -0.035     9.163    
    SLICE_X151Y119       FDRE (Setup_fdre_C_D)        0.059     9.222    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                          -7.615    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 1.299ns (39.125%)  route 2.021ns (60.875%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 8.905 - 5.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.888     0.888 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.680    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.535     4.296    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X157Y125       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y125       FDRE (Prop_fdre_C_Q)         0.379     4.675 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q
                         net (fo=41, routed)          2.021     6.696    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X155Y116       LUT3 (Prop_lut3_I1_O)        0.105     6.801 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000     6.801    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1_n_0
    SLICE_X155Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.258 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.258    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X155Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.356 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.356    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X155Y118       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.616 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.616    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[11]
    SLICE_X155Y118       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.757     5.757 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     7.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.372     8.905    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X155Y118       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                         clock pessimism              0.294     9.200    
                         clock uncertainty           -0.035     9.164    
    SLICE_X155Y118       FDRE (Setup_fdre_C_D)        0.059     9.223    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 1.318ns (39.727%)  route 2.000ns (60.273%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.904ns = ( 8.904 - 5.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.888     0.888 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.680    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.535     4.296    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X157Y125       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y125       FDRE (Prop_fdre_C_Q)         0.379     4.675 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q
                         net (fo=41, routed)          2.000     6.674    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X153Y116       LUT3 (Prop_lut3_I1_O)        0.105     6.779 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000     6.779    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1_n_0
    SLICE_X153Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.236 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.236    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X153Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.334 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.334    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X153Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.432 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.432    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X153Y119       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.613 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.613    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[12]
    SLICE_X153Y119       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.757     5.757 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     7.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.371     8.904    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X153Y119       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                         clock pessimism              0.294     9.199    
                         clock uncertainty           -0.035     9.163    
    SLICE_X153Y119       FDRE (Setup_fdre_C_D)        0.059     9.222    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 1.327ns (40.141%)  route 1.979ns (59.859%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 8.905 - 5.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.888     0.888 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.680    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.535     4.296    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X156Y125       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y125       FDRE (Prop_fdre_C_Q)         0.379     4.675 f  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q
                         net (fo=41, routed)          1.602     6.276    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X148Y116       LUT1 (Prop_lut1_I0_O)        0.105     6.381 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2/O
                         net (fo=1, routed)           0.377     6.758    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X151Y116       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.238 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.238    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X151Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.336 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.336    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X151Y118       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.601 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.601    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[9]
    SLICE_X151Y118       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.757     5.757 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     7.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.372     8.905    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X151Y118       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism              0.294     9.200    
                         clock uncertainty           -0.035     9.164    
    SLICE_X151Y118       FDRE (Setup_fdre_C_D)        0.059     9.223    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -7.601    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 1.304ns (39.472%)  route 2.000ns (60.528%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 8.905 - 5.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.888     0.888 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.680    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.535     4.296    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X157Y125       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y125       FDRE (Prop_fdre_C_Q)         0.379     4.675 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q
                         net (fo=41, routed)          2.000     6.674    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X153Y116       LUT3 (Prop_lut3_I1_O)        0.105     6.779 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000     6.779    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1_n_0
    SLICE_X153Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.236 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.236    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X153Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.334 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.334    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X153Y118       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.599 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.599    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[9]
    SLICE_X153Y118       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.757     5.757 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     7.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.372     8.905    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X153Y118       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism              0.294     9.200    
                         clock uncertainty           -0.035     9.164    
    SLICE_X153Y118       FDRE (Setup_fdre_C_D)        0.059     9.223    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 1.322ns (40.050%)  route 1.979ns (59.950%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 8.905 - 5.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.888     0.888 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.680    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.535     4.296    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X156Y125       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y125       FDRE (Prop_fdre_C_Q)         0.379     4.675 f  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q
                         net (fo=41, routed)          1.602     6.276    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X148Y116       LUT1 (Prop_lut1_I0_O)        0.105     6.381 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2/O
                         net (fo=1, routed)           0.377     6.758    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X151Y116       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.238 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.238    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X151Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.336 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.336    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X151Y118       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.596 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.596    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[11]
    SLICE_X151Y118       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.757     5.757 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     7.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.372     8.905    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X151Y118       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                         clock pessimism              0.294     9.200    
                         clock uncertainty           -0.035     9.164    
    SLICE_X151Y118       FDRE (Setup_fdre_C_D)        0.059     9.223    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -7.596    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.629ns  (required time - arrival time)
  Source:                 azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 1.299ns (39.380%)  route 2.000ns (60.620%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 8.905 - 5.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.888     0.888 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.680    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.535     4.296    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X157Y125       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y125       FDRE (Prop_fdre_C_Q)         0.379     4.675 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q
                         net (fo=41, routed)          2.000     6.674    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X153Y116       LUT3 (Prop_lut3_I1_O)        0.105     6.779 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000     6.779    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1_n_0
    SLICE_X153Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.236 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.236    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X153Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.334 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.334    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X153Y118       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.594 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.594    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[11]
    SLICE_X153Y118       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.757     5.757 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     7.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.372     8.905    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X153Y118       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                         clock pessimism              0.294     9.200    
                         clock uncertainty           -0.035     9.164    
    SLICE_X153Y118       FDRE (Setup_fdre_C_D)        0.059     9.223    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -7.594    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.668ns  (required time - arrival time)
  Source:                 azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 1.239ns (38.005%)  route 2.021ns (61.995%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 8.905 - 5.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.888     0.888 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.680    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.535     4.296    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X157Y125       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y125       FDRE (Prop_fdre_C_Q)         0.379     4.675 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q
                         net (fo=41, routed)          2.021     6.696    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X155Y116       LUT3 (Prop_lut3_I1_O)        0.105     6.801 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000     6.801    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1_n_0
    SLICE_X155Y116       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.258 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.258    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X155Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.356 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.356    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X155Y118       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.556 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     7.556    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[10]
    SLICE_X155Y118       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K4                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.757     5.757 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     7.456    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        1.372     8.905    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X155Y118       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism              0.294     9.200    
                         clock uncertainty           -0.035     9.164    
    SLICE_X155Y118       FDRE (Setup_fdre_C_D)        0.059     9.223    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                  1.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_2_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_cr/gen_rtl.gen_reg.d_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.637     1.524    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_2_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X161Y124       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_2_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y124       FDRE (Prop_fdre_C_Q)         0.141     1.665 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_2_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=1, routed)           0.057     1.721    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_4quad/gen_rtl.gen_reg.d_reg_reg[2][2]
    SLICE_X160Y124       LUT5 (Prop_lut5_I2_O)        0.045     1.766 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_4quad/gen_rtl.gen_reg.d_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.766    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_cr/gen_rtl.gen_reg.d_reg_reg[2]_0
    SLICE_X160Y124       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_cr/gen_rtl.gen_reg.d_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.374     0.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.107    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.907     2.043    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_cr/aclk
    SLICE_X160Y124       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_cr/gen_rtl.gen_reg.d_reg_reg[2]/C
                         clock pessimism             -0.506     1.537    
    SLICE_X160Y124       FDRE (Hold_fdre_C_D)         0.092     1.629    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_cr/gen_rtl.gen_reg.d_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 azimuth_0/s_axis_cartesian_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            azimuth_0/ArcTan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_x_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.692%)  route 0.117ns (45.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.612     1.499    azimuth_0/clk
    SLICE_X149Y128       FDRE                                         r  azimuth_0/s_axis_cartesian_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y128       FDRE (Prop_fdre_C_Q)         0.141     1.640 r  azimuth_0/s_axis_cartesian_tdata_reg[5]/Q
                         net (fo=1, routed)           0.117     1.756    azimuth_0/ArcTan/U0/i_synth/i_synth/gen_cordic.input_stage/s_axis_cartesian_tdata[5]
    SLICE_X147Y128       FDRE                                         r  azimuth_0/ArcTan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_x_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.374     0.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.107    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.882     2.018    azimuth_0/ArcTan/U0/i_synth/i_synth/gen_cordic.input_stage/aclk
    SLICE_X147Y128       FDRE                                         r  azimuth_0/ArcTan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_x_int_reg[8]/C
                         clock pessimism             -0.483     1.535    
    SLICE_X147Y128       FDRE (Hold_fdre_C_D)         0.076     1.611    azimuth_0/ArcTan/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_x_int_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 azimuth_0/tan_G_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            azimuth_0/s_axis_cartesian_tdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.224%)  route 0.095ns (33.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.609     1.496    azimuth_0/clk
    SLICE_X145Y125       FDRE                                         r  azimuth_0/tan_G_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y125       FDRE (Prop_fdre_C_Q)         0.141     1.637 r  azimuth_0/tan_G_reg[6]/Q
                         net (fo=1, routed)           0.095     1.732    azimuth_0/tan_G[6]
    SLICE_X146Y126       LUT6 (Prop_lut6_I0_O)        0.045     1.777 r  azimuth_0/s_axis_cartesian_tdata[22]_i_1/O
                         net (fo=1, routed)           0.000     1.777    azimuth_0/p_1_in[22]
    SLICE_X146Y126       FDRE                                         r  azimuth_0/s_axis_cartesian_tdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.374     0.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.107    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.879     2.015    azimuth_0/clk
    SLICE_X146Y126       FDRE                                         r  azimuth_0/s_axis_cartesian_tdata_reg[22]/C
                         clock pessimism             -0.505     1.510    
    SLICE_X146Y126       FDRE (Hold_fdre_C_D)         0.121     1.631    azimuth_0/s_axis_cartesian_tdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_2_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_cr/gen_rtl.gen_reg.d_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.427%)  route 0.117ns (38.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.637     1.524    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_2_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X161Y125       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_2_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDRE (Prop_fdre_C_Q)         0.141     1.665 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_2_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=1, routed)           0.117     1.781    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/phase_pi_2_rot[5]
    SLICE_X158Y125       LUT6 (Prop_lut6_I3_O)        0.045     1.826 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rtl.gen_reg.d_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.826    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_cr/gen_rtl.gen_reg.d_reg_reg[5]_0
    SLICE_X158Y125       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_cr/gen_rtl.gen_reg.d_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.374     0.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.107    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.906     2.042    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_cr/aclk
    SLICE_X158Y125       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_cr/gen_rtl.gen_reg.d_reg_reg[5]/C
                         clock pessimism             -0.483     1.559    
    SLICE_X158Y125       FDRE (Hold_fdre_C_D)         0.120     1.679    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_cr/gen_rtl.gen_reg.d_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_cr/gen_rtl.gen_reg.d_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.136%)  route 0.104ns (35.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.638     1.525    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X160Y126       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y126       FDRE (Prop_fdre_C_Q)         0.141     1.666 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.104     1.770    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/S[4]
    SLICE_X162Y126       LUT6 (Prop_lut6_I5_O)        0.045     1.815 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rtl.gen_reg.d_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.815    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_cr/gen_rtl.gen_reg.d_reg_reg[4]_0
    SLICE_X162Y126       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_cr/gen_rtl.gen_reg.d_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.374     0.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.107    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.908     2.044    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_cr/aclk
    SLICE_X162Y126       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_cr/gen_rtl.gen_reg.d_reg_reg[4]/C
                         clock pessimism             -0.506     1.538    
    SLICE_X162Y126       FDRE (Hold_fdre_C_D)         0.120     1.658    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_cr/gen_rtl.gen_reg.d_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 azimuth_0/ArcTan/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            azimuth_0/A_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.819%)  route 0.130ns (41.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.642     1.529    azimuth_0/ArcTan/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X159Y131       FDRE                                         r  azimuth_0/ArcTan/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y131       FDRE (Prop_fdre_C_Q)         0.141     1.670 r  azimuth_0/ArcTan/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[5]/Q
                         net (fo=4, routed)           0.130     1.800    azimuth_0/m_axis_dout_tdata_atan[5]
    SLICE_X162Y131       LUT6 (Prop_lut6_I4_O)        0.045     1.845 r  azimuth_0/A[6]_i_1/O
                         net (fo=1, routed)           0.000     1.845    azimuth_0/A[6]_i_1_n_0
    SLICE_X162Y131       FDRE                                         r  azimuth_0/A_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.374     0.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.107    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.914     2.050    azimuth_0/clk
    SLICE_X162Y131       FDRE                                         r  azimuth_0/A_reg[6]/C
                         clock pessimism             -0.483     1.567    
    SLICE_X162Y131       FDRE (Hold_fdre_C_D)         0.121     1.688    azimuth_0/A_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 azimuth_0/arg_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            azimuth_0/s_axis_cartesian_tdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.575%)  route 0.107ns (36.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.613     1.500    azimuth_0/clk
    SLICE_X149Y129       FDRE                                         r  azimuth_0/arg_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y129       FDRE (Prop_fdre_C_Q)         0.141     1.641 r  azimuth_0/arg_2_reg[3]/Q
                         net (fo=1, routed)           0.107     1.747    azimuth_0/arg_2[3]
    SLICE_X148Y128       LUT6 (Prop_lut6_I5_O)        0.045     1.792 r  azimuth_0/s_axis_cartesian_tdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.792    azimuth_0/p_1_in[3]
    SLICE_X148Y128       FDRE                                         r  azimuth_0/s_axis_cartesian_tdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.374     0.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.107    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.882     2.018    azimuth_0/clk
    SLICE_X148Y128       FDRE                                         r  azimuth_0/s_axis_cartesian_tdata_reg[3]/C
                         clock pessimism             -0.505     1.513    
    SLICE_X148Y128       FDRE (Hold_fdre_C_D)         0.121     1.634    azimuth_0/s_axis_cartesian_tdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 azimuth_0/s_axis_cartesian_tdata_sqrt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            azimuth_0/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.692%)  route 0.117ns (45.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.611     1.498    azimuth_0/clk
    SLICE_X143Y128       FDRE                                         r  azimuth_0/s_axis_cartesian_tdata_sqrt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y128       FDRE (Prop_fdre_C_Q)         0.141     1.639 r  azimuth_0/s_axis_cartesian_tdata_sqrt_reg[5]/Q
                         net (fo=1, routed)           0.117     1.755    azimuth_0/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/s_axis_cartesian_tdata[5]
    SLICE_X140Y128       FDRE                                         r  azimuth_0/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.374     0.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.107    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.880     2.016    azimuth_0/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X140Y128       FDRE                                         r  azimuth_0/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[5]/C
                         clock pessimism             -0.483     1.533    
    SLICE_X140Y128       FDRE (Hold_fdre_C_D)         0.063     1.596    azimuth_0/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_cr/gen_rtl.gen_reg.d_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.output_stage/gen_x_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.609     1.496    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_cr/aclk
    SLICE_X151Y124       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_cr/gen_rtl.gen_reg.d_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y124       FDRE (Prop_fdre_C_Q)         0.141     1.637 r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_cr/gen_rtl.gen_reg.d_reg_reg[11]/Q
                         net (fo=1, routed)           0.108     1.745    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.output_stage/gen_x_out.round/gen_truncate.gen_round_out/D_IN[8]
    SLICE_X151Y123       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.output_stage/gen_x_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.374     0.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.107    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.879     2.015    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.output_stage/gen_x_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X151Y123       FDRE                                         r  azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.output_stage/gen_x_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[8]/C
                         clock pessimism             -0.505     1.510    
    SLICE_X151Y123       FDRE (Hold_fdre_C_D)         0.075     1.585    azimuth_0/sin_cos/U0/i_synth/i_synth/gen_cordic.output_stage/gen_x_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 azimuth_0/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            azimuth_0/arg_2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.614     1.501    azimuth_0/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_last.gen_no_round.gen_sqrt_tmp/aclk
    SLICE_X149Y130       FDRE                                         r  azimuth_0/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y130       FDRE (Prop_fdre_C_Q)         0.141     1.642 r  azimuth_0/sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[6]/Q
                         net (fo=1, routed)           0.108     1.750    azimuth_0/m_axis_dout_tdata_sqrt[6]
    SLICE_X149Y129       FDRE                                         r  azimuth_0/arg_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K4                   IBUF (Prop_ibuf_I_O)         0.374     0.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.107    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=1190, routed)        0.883     2.019    azimuth_0/clk
    SLICE_X149Y129       FDRE                                         r  azimuth_0/arg_2_reg[5]/C
                         clock pessimism             -0.505     1.514    
    SLICE_X149Y129       FDRE (Hold_fdre_C_D)         0.075     1.589    azimuth_0/arg_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X7Y50     azimuth_0/mult_2_bir/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X7Y49     azimuth_0/mult_2_bir/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X7Y48     azimuth_0/mult_10bit/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.Pdelay/d1.dout_i_reg/CLK
Min Period        n/a     BUFG/I       n/a            1.592         5.000       3.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X144Y124  azimuth_0/mult_2_bir/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.runt_srl_loop.i_fdre/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X142Y120  azimuth_0/mult_2_bir/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre0/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X142Y120  azimuth_0/mult_2_bir/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre1/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X142Y120  azimuth_0/mult_2_bir/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre0/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X142Y120  azimuth_0/mult_2_bir/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre1/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X142Y120  azimuth_0/mult_2_bir/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_fdre0/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X142Y120  azimuth_0/mult_2_bir/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_srl16e0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X142Y120  azimuth_0/mult_2_bir/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_srl16e1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X142Y120  azimuth_0/mult_2_bir/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_srl16e0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X142Y120  azimuth_0/mult_2_bir/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_srl16e1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X142Y120  azimuth_0/mult_2_bir/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_srl16e0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X142Y120  azimuth_0/mult_2_bir/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_srl16e1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X142Y120  azimuth_0/mult_2_bir/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_srl16e0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X142Y120  azimuth_0/mult_2_bir/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_srl16e1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X144Y122  azimuth_0/mult_2_bir/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_srl16e0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X144Y122  azimuth_0/mult_2_bir/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_srl16e1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X144Y124  azimuth_0/mult_2_bir/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.runt_srl_loop.i_srl16e/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X142Y120  azimuth_0/mult_2_bir/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_srl16e0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X142Y120  azimuth_0/mult_2_bir/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_srl16e1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X142Y120  azimuth_0/mult_2_bir/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_srl16e0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X142Y120  azimuth_0/mult_2_bir/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_srl16e1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X142Y120  azimuth_0/mult_2_bir/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_srl16e0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X142Y120  azimuth_0/mult_2_bir/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_srl16e1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X142Y120  azimuth_0/mult_2_bir/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_srl16e0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X142Y120  azimuth_0/mult_2_bir/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_srl16e1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X144Y122  azimuth_0/mult_2_bir/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_srl16e0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_0/inst/clk_in1
  To Clock:  clk_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  clk_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  clk_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clk_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clk_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clk_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clk_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         5.000       3.408      BUFGCTRL_X0Y0    clk_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  clk_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  clk_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  clk_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  clk_0/inst/mmcm_adv_inst/CLKFBOUT



