\hypertarget{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{}\section{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def Struct Reference}
\label{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}}


Timing parameters For F\+S\+MC N\+A\+ND and P\+C\+C\+A\+RD Banks.  




{\ttfamily \#include $<$stm32f10x\+\_\+fsmc.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_a2f2f96aec515be3723d00001b0e48588}{F\+S\+M\+C\+\_\+\+Setup\+Time}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_af703ccfa630069959b92496187c2b565}{F\+S\+M\+C\+\_\+\+Wait\+Setup\+Time}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_a3d7403ba2728c0cb841d1b58877843c8}{F\+S\+M\+C\+\_\+\+Hold\+Setup\+Time}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_aac7c41617e579fd5187e0a2d6b167490}{F\+S\+M\+C\+\_\+\+Hi\+Z\+Setup\+Time}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_a31632aeb49269a29a39e3b191590b6dc}{F\+S\+M\+C\+\_\+\+Setup\+Time}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_a99a7d54ed2674faa5a4e0f2669812855}{F\+S\+M\+C\+\_\+\+Wait\+Setup\+Time}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_ae2b53c2cfd55ff277f453613dcf7c8b2}{F\+S\+M\+C\+\_\+\+Hold\+Setup\+Time}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_a8a2a2a9e71dbf276fddad2bb32c0d256}{F\+S\+M\+C\+\_\+\+Hi\+Z\+Setup\+Time}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Timing parameters For F\+S\+MC N\+A\+ND and P\+C\+C\+A\+RD Banks. 

Definition at line 59 of file stm32f10x\+\_\+fsmc.\+h.



\subsection{Member Data Documentation}
\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Hi\+Z\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Hi\+Z\+Setup\+Time}}
\index{F\+S\+M\+C\+\_\+\+Hi\+Z\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Hi\+Z\+Setup\+Time}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Hi\+Z\+Setup\+Time}{FSMC_HiZSetupTime}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Hi\+Z\+Setup\+Time}\hypertarget{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_aac7c41617e579fd5187e0a2d6b167490}{}\label{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_aac7c41617e579fd5187e0a2d6b167490}
Defines the number of H\+C\+LK clock cycles during which the databus is kept in HiZ after the start of a N\+A\+N\+D-\/\+Flash write access to common/\+Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a number between 0x00 and 0x\+FF 

Definition at line 64 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Hi\+Z\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Hi\+Z\+Setup\+Time}}
\index{F\+S\+M\+C\+\_\+\+Hi\+Z\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Hi\+Z\+Setup\+Time}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Hi\+Z\+Setup\+Time}{FSMC_HiZSetupTime}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Hi\+Z\+Setup\+Time}\hypertarget{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_a8a2a2a9e71dbf276fddad2bb32c0d256}{}\label{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_a8a2a2a9e71dbf276fddad2bb32c0d256}
Defines the number of H\+C\+LK clock cycles during which the databus is kept in HiZ after the start of a N\+A\+N\+D-\/\+Flash write access to common/\+Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a number between 0x00 and 0x\+FF 

Definition at line 172 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Hold\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Hold\+Setup\+Time}}
\index{F\+S\+M\+C\+\_\+\+Hold\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Hold\+Setup\+Time}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Hold\+Setup\+Time}{FSMC_HoldSetupTime}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Hold\+Setup\+Time}\hypertarget{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_a3d7403ba2728c0cb841d1b58877843c8}{}\label{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_a3d7403ba2728c0cb841d1b58877843c8}
Defines the number of H\+C\+LK clock cycles to hold address (and data for write access) after the command deassertion for N\+A\+N\+D-\/\+Flash read or write access to common/\+Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a number between 0x00 and 0x\+FF 

Definition at line 63 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Hold\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Hold\+Setup\+Time}}
\index{F\+S\+M\+C\+\_\+\+Hold\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Hold\+Setup\+Time}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Hold\+Setup\+Time}{FSMC_HoldSetupTime}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Hold\+Setup\+Time}\hypertarget{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_ae2b53c2cfd55ff277f453613dcf7c8b2}{}\label{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_ae2b53c2cfd55ff277f453613dcf7c8b2}
Defines the number of H\+C\+LK clock cycles to hold address (and data for write access) after the command deassertion for N\+A\+N\+D-\/\+Flash read or write access to common/\+Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a number between 0x00 and 0x\+FF 

Definition at line 165 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Setup\+Time}}
\index{F\+S\+M\+C\+\_\+\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Setup\+Time}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Setup\+Time}{FSMC_SetupTime}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Setup\+Time}\hypertarget{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_a2f2f96aec515be3723d00001b0e48588}{}\label{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_a2f2f96aec515be3723d00001b0e48588}
Defines the number of H\+C\+LK cycles to setup address before the command assertion for N\+A\+N\+D-\/\+Flash read or write access to common/\+Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a value between 0 and 0x\+FF. 

Definition at line 61 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Setup\+Time}}
\index{F\+S\+M\+C\+\_\+\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Setup\+Time}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Setup\+Time}{FSMC_SetupTime}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Setup\+Time}\hypertarget{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_a31632aeb49269a29a39e3b191590b6dc}{}\label{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_a31632aeb49269a29a39e3b191590b6dc}
Defines the number of H\+C\+LK cycles to setup address before the command assertion for N\+A\+N\+D-\/\+Flash read or write access to common/\+Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a value between 0 and 0x\+FF. 

Definition at line 153 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Wait\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Wait\+Setup\+Time}}
\index{F\+S\+M\+C\+\_\+\+Wait\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Wait\+Setup\+Time}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Wait\+Setup\+Time}{FSMC_WaitSetupTime}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Wait\+Setup\+Time}\hypertarget{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_af703ccfa630069959b92496187c2b565}{}\label{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_af703ccfa630069959b92496187c2b565}
Defines the minimum number of H\+C\+LK cycles to assert the command for N\+A\+N\+D-\/\+Flash read or write access to common/\+Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a number between 0x00 and 0x\+FF 

Definition at line 62 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Wait\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Wait\+Setup\+Time}}
\index{F\+S\+M\+C\+\_\+\+Wait\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Wait\+Setup\+Time}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Wait\+Setup\+Time}{FSMC_WaitSetupTime}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Wait\+Setup\+Time}\hypertarget{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_a99a7d54ed2674faa5a4e0f2669812855}{}\label{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_a99a7d54ed2674faa5a4e0f2669812855}
Defines the minimum number of H\+C\+LK cycles to assert the command for N\+A\+N\+D-\/\+Flash read or write access to common/\+Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a number between 0x00 and 0x\+FF 

Definition at line 159 of file stm32f10x\+\_\+fsmc.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/agilefox/library/inc/\hyperlink{agilefox_2library_2inc_2stm32f10x__fsmc_8h}{stm32f10x\+\_\+fsmc.\+h}\end{DoxyCompactItemize}
