"rf_read_iter_0_dimensionality", 2, 0
"rf_read_addr_0_starting_addr", 0, 0
"rf_read_addr_0_strides_0", 1, 0
"rf_read_addr_0_strides_1", 1, 0
"rf_read_iter_0_ranges_0", 16, 0
"rf_read_iter_0_ranges_1", 1, 0
"rf_read_sched_0_sched_addr_gen_starting_addr", 16, 0
"rf_read_sched_0_sched_addr_gen_strides_0", 1, 0
"rf_read_sched_0_sched_addr_gen_strides_1", 1, 0
"rf_read_sched_0_enable", 1, 0
"rf_write_iter_0_dimensionality", 2, 0
"rf_write_addr_0_starting_addr", 0, 0
"rf_write_addr_0_strides_0", 1, 0
"rf_write_addr_0_strides_1", 1, 0
"rf_write_iter_0_ranges_0", 16, 0
"rf_write_iter_0_ranges_1", 1, 0
"rf_write_sched_0_sched_addr_gen_starting_addr", 0, 0
"rf_write_sched_0_sched_addr_gen_strides_0", 1, 0
"rf_write_sched_0_sched_addr_gen_strides_1", 1, 0
"rf_write_sched_0_enable", 1, 0
