[INF:CM0023] Creating log file ../../build/regression/PortExpr/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<34> s<33> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<16> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<16> s<15> l<1:8> el<1:11>
n<op> u<4> t<StringConst> p<14> s<13> l<2:5> el<2:7>
n<op[79]> u<5> t<StringConst> p<8> s<7> l<2:9> el<2:21>
n<> u<6> t<Constant_bit_select> p<7> l<2:21> el<2:21>
n<> u<7> t<Constant_select> p<8> c<6> l<2:21> el<2:21>
n<> u<8> t<Port_reference> p<13> c<5> s<12> l<2:9> el<2:21>
n<op[78]> u<9> t<StringConst> p<12> s<11> l<2:22> el<2:34>
n<> u<10> t<Constant_bit_select> p<11> l<2:34> el<2:34>
n<> u<11> t<Constant_select> p<12> c<10> l<2:34> el<2:34>
n<> u<12> t<Port_reference> p<13> c<9> l<2:22> el<2:34>
n<> u<13> t<Port_expression> p<14> c<8> l<2:8> el<2:35>
n<> u<14> t<Port> p<15> c<4> l<2:4> el<2:36>
n<> u<15> t<List_of_ports> p<16> c<14> l<2:3> el<2:37>
n<> u<16> t<Module_nonansi_header> p<31> c<2> s<23> l<1:1> el<2:38>
n<> u<17> t<Data_type_or_implicit> p<18> l<4:11> el<4:11>
n<> u<18> t<Net_port_type> p<21> c<17> s<20> l<4:11> el<4:11>
n<op[79]> u<19> t<StringConst> p<20> l<4:11> el<4:23>
n<> u<20> t<List_of_port_identifiers> p<21> c<19> l<4:11> el<4:23>
n<> u<21> t<Output_declaration> p<22> c<18> l<4:4> el<4:23>
n<> u<22> t<Port_declaration> p<23> c<21> l<4:4> el<4:23>
n<> u<23> t<Module_item> p<31> c<22> s<30> l<4:4> el<4:24>
n<> u<24> t<Data_type_or_implicit> p<25> l<5:11> el<5:11>
n<> u<25> t<Net_port_type> p<28> c<24> s<27> l<5:11> el<5:11>
n<op[78]> u<26> t<StringConst> p<27> l<5:11> el<5:23>
n<> u<27> t<List_of_port_identifiers> p<28> c<26> l<5:11> el<5:23>
n<> u<28> t<Output_declaration> p<29> c<25> l<5:4> el<5:23>
n<> u<29> t<Port_declaration> p<30> c<28> l<5:4> el<5:23>
n<> u<30> t<Module_item> p<31> c<29> l<5:4> el<5:24>
n<> u<31> t<Module_declaration> p<32> c<16> l<1:1> el<6:10>
n<> u<32> t<Description> p<33> c<31> l<1:1> el<6:10>
n<> u<33> t<Source_text> p<34> c<32> l<1:1> el<6:10>
n<> u<34> t<Top_level_rule> c<1> l<1:1> el<7:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[NTE:CP0309] dut.sv:4:11: Implicit port type (wire) for "op[79]",
there are 1 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
array_typespec                                     1
constant                                           2
design                                             1
logic_net                                          5
logic_typespec                                     6
module                                             3
operation                                          1
port                                               6
range                                              1
ref_obj                                            6
unsupported_typespec                               2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ../../build/regression/PortExpr/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/PortExpr/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/PortExpr/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:6:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.op[79]), line:4:11, endln:4:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:6:10
    |vpiName:op[79]
    |vpiFullName:work@top.op[79]
  |vpiNet:
  \_logic_net: (work@top.op[78]), line:5:11, endln:5:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:6:10
    |vpiName:op[78]
    |vpiFullName:work@top.op[78]
  |vpiPort:
  \_port: , line:2:4, endln:2:36
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:6:10
    |vpiDirection:3
  |vpiPort:
  \_port: (op[79]), line:4:11, endln:4:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:6:10
    |vpiName:op[79]
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.op[79]), line:4:11, endln:4:23
    |vpiTypedef:
    \_logic_typespec: , line:4:11, endln:4:11
  |vpiPort:
  \_port: (op[78]), line:5:11, endln:5:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:6:10
    |vpiName:op[78]
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.op[78]), line:5:11, endln:5:23
    |vpiTypedef:
    \_logic_typespec: , line:5:11, endln:5:11
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:6:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.op[79]), line:4:11, endln:4:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:6:10
    |vpiTypespec:
    \_logic_typespec: , line:4:11, endln:4:11
    |vpiName:op[79]
    |vpiFullName:work@top.op[79]
  |vpiNet:
  \_logic_net: (work@top.op[78]), line:5:11, endln:5:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:6:10
    |vpiTypespec:
    \_logic_typespec: , line:5:11, endln:5:11
    |vpiName:op[78]
    |vpiFullName:work@top.op[78]
  |vpiTopModule:1
  |vpiPort:
  \_port: (op), line:2:4, endln:2:36
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:6:10
    |vpiName:op
    |vpiDirection:3
    |vpiLowConn:
    \_operation: , line:2:9, endln:2:21
      |vpiTypespec:
      \_array_typespec: 
        |vpiRange:
        \_range: 
          |vpiLeftRange:
          \_constant: 
            |UINT:1
          |vpiRightRange:
          \_constant: 
            |UINT:0
        |vpiElemTypespec:
        \_logic_typespec: , line:5:11, endln:5:11
      |vpiOpType:33
      |vpiOperand:
      \_ref_obj: (op[79]), line:2:9, endln:2:21
        |vpiParent:
        \_operation: , line:2:9, endln:2:21
        |vpiName:op[79]
        |vpiActual:
        \_logic_net: (work@top.op[79]), line:4:11, endln:4:23
      |vpiOperand:
      \_ref_obj: (op[78]), line:2:22, endln:2:34
        |vpiParent:
        \_operation: , line:2:9, endln:2:21
        |vpiName:op[78]
        |vpiActual:
        \_logic_net: (work@top.op[78]), line:5:11, endln:5:23
  |vpiPort:
  \_port: (op[79]), line:4:11, endln:4:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:6:10
    |vpiName:op[79]
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.op[79]), line:4:11, endln:4:23
      |vpiName:op[79]
      |vpiFullName:work@top.op[79]
      |vpiActual:
      \_logic_net: (work@top.op[79]), line:4:11, endln:4:23
    |vpiTypedef:
    \_logic_typespec: , line:4:11, endln:4:11
  |vpiPort:
  \_port: (op[78]), line:5:11, endln:5:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:6:10
    |vpiName:op[78]
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.op[78]), line:5:11, endln:5:23
      |vpiName:op[78]
      |vpiFullName:work@top.op[78]
      |vpiActual:
      \_logic_net: (work@top.op[78]), line:5:11, endln:5:23
    |vpiTypedef:
    \_logic_typespec: , line:5:11, endln:5:11
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6


[roundtrip]: ${SURELOG_DIR}/tests/PortExpr/dut.sv | ${SURELOG_DIR}/build/regression/PortExpr/roundtrip/dut_000.sv | 4 | 6 | 

