<profile>

<section name = "Vivado HLS Report for 'A_IO_L3_in6'" level="0">
<item name = "Date">Sat Jun 19 18:25:52 2021
</item>
<item name = "Version">2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)</item>
<item name = "Project">kernel0</item>
<item name = "Solution">solution</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">155, 155, 0.517 us, 0.517 us, 155, 155, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">153, 153, 11, 1, 1, 144, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 174, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 129, -</column>
<column name="Register">0, -, 261, 32, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln19_fu_275_p2">+, 0, 0, 63, 63, 63</column>
<column name="add_ln700_fu_206_p2">+, 0, 0, 6, 4, 1</column>
<column name="add_ln899_fu_186_p2">+, 0, 0, 8, 8, 1</column>
<column name="c2_V_fu_220_p2">+, 0, 0, 6, 4, 1</column>
<column name="ret_V_2_fu_265_p2">+, 0, 0, 38, 38, 38</column>
<column name="ret_V_fu_251_p2">-, 0, 0, 9, 9, 9</column>
<column name="ap_block_state11_pp0_stage0_iter9">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_pp0_stage0_iter10">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln899_1_fu_192_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln899_fu_180_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln215_1_fu_212_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln215_fu_198_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_blk_n_AR">9, 2, 1, 2</column>
<column name="A_blk_n_R">9, 2, 1, 2</column>
<column name="L_out_blk_n">9, 2, 1, 2</column>
<column name="U_out_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter10">9, 2, 1, 2</column>
<column name="ap_phi_mux_p_02_0_i_i_phi_fu_148_p4">9, 2, 4, 8</column>
<column name="fifo_A_local_out_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_i_i_reg_133">9, 2, 8, 16</column>
<column name="p_02_0_i_i_reg_144">9, 2, 4, 8</column>
<column name="p_079_0_i_i_reg_155">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="A_addr_reg_321">63, 0, 64, 1</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="fifo_data_reg_327">32, 0, 32, 0</column>
<column name="icmp_ln899_reg_295">1, 0, 1, 0</column>
<column name="indvar_flatten_i_i_reg_133">8, 0, 8, 0</column>
<column name="p_02_0_i_i_reg_144">4, 0, 4, 0</column>
<column name="p_079_0_i_i_reg_155">4, 0, 4, 0</column>
<column name="select_ln215_1_reg_310">4, 0, 4, 0</column>
<column name="select_ln215_reg_304">4, 0, 4, 0</column>
<column name="zext_ln3_cast_i_i_reg_290">62, 0, 63, 1</column>
<column name="icmp_ln899_reg_295">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, A_IO_L3_in6, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, A_IO_L3_in6, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, A_IO_L3_in6, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, A_IO_L3_in6, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, A_IO_L3_in6, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, A_IO_L3_in6, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, A_IO_L3_in6, return value</column>
<column name="m_axi_A_AWVALID">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_AWREADY">in, 1, m_axi, A, pointer</column>
<column name="m_axi_A_AWADDR">out, 64, m_axi, A, pointer</column>
<column name="m_axi_A_AWID">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_AWLEN">out, 32, m_axi, A, pointer</column>
<column name="m_axi_A_AWSIZE">out, 3, m_axi, A, pointer</column>
<column name="m_axi_A_AWBURST">out, 2, m_axi, A, pointer</column>
<column name="m_axi_A_AWLOCK">out, 2, m_axi, A, pointer</column>
<column name="m_axi_A_AWCACHE">out, 4, m_axi, A, pointer</column>
<column name="m_axi_A_AWPROT">out, 3, m_axi, A, pointer</column>
<column name="m_axi_A_AWQOS">out, 4, m_axi, A, pointer</column>
<column name="m_axi_A_AWREGION">out, 4, m_axi, A, pointer</column>
<column name="m_axi_A_AWUSER">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_WVALID">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_WREADY">in, 1, m_axi, A, pointer</column>
<column name="m_axi_A_WDATA">out, 32, m_axi, A, pointer</column>
<column name="m_axi_A_WSTRB">out, 4, m_axi, A, pointer</column>
<column name="m_axi_A_WLAST">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_WID">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_WUSER">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_ARVALID">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_ARREADY">in, 1, m_axi, A, pointer</column>
<column name="m_axi_A_ARADDR">out, 64, m_axi, A, pointer</column>
<column name="m_axi_A_ARID">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_ARLEN">out, 32, m_axi, A, pointer</column>
<column name="m_axi_A_ARSIZE">out, 3, m_axi, A, pointer</column>
<column name="m_axi_A_ARBURST">out, 2, m_axi, A, pointer</column>
<column name="m_axi_A_ARLOCK">out, 2, m_axi, A, pointer</column>
<column name="m_axi_A_ARCACHE">out, 4, m_axi, A, pointer</column>
<column name="m_axi_A_ARPROT">out, 3, m_axi, A, pointer</column>
<column name="m_axi_A_ARQOS">out, 4, m_axi, A, pointer</column>
<column name="m_axi_A_ARREGION">out, 4, m_axi, A, pointer</column>
<column name="m_axi_A_ARUSER">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_RVALID">in, 1, m_axi, A, pointer</column>
<column name="m_axi_A_RREADY">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_RDATA">in, 32, m_axi, A, pointer</column>
<column name="m_axi_A_RLAST">in, 1, m_axi, A, pointer</column>
<column name="m_axi_A_RID">in, 1, m_axi, A, pointer</column>
<column name="m_axi_A_RUSER">in, 1, m_axi, A, pointer</column>
<column name="m_axi_A_RRESP">in, 2, m_axi, A, pointer</column>
<column name="m_axi_A_BVALID">in, 1, m_axi, A, pointer</column>
<column name="m_axi_A_BREADY">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_BRESP">in, 2, m_axi, A, pointer</column>
<column name="m_axi_A_BID">in, 1, m_axi, A, pointer</column>
<column name="m_axi_A_BUSER">in, 1, m_axi, A, pointer</column>
<column name="A_offset">in, 64, ap_none, A_offset, scalar</column>
<column name="fifo_A_local_out_V_din">out, 32, ap_fifo, fifo_A_local_out_V, pointer</column>
<column name="fifo_A_local_out_V_full_n">in, 1, ap_fifo, fifo_A_local_out_V, pointer</column>
<column name="fifo_A_local_out_V_write">out, 1, ap_fifo, fifo_A_local_out_V, pointer</column>
<column name="L">in, 64, ap_none, L, scalar</column>
<column name="U">in, 64, ap_none, U, scalar</column>
<column name="L_out_din">out, 64, ap_fifo, L_out, pointer</column>
<column name="L_out_full_n">in, 1, ap_fifo, L_out, pointer</column>
<column name="L_out_write">out, 1, ap_fifo, L_out, pointer</column>
<column name="U_out_din">out, 64, ap_fifo, U_out, pointer</column>
<column name="U_out_full_n">in, 1, ap_fifo, U_out, pointer</column>
<column name="U_out_write">out, 1, ap_fifo, U_out, pointer</column>
</table>
</item>
</section>
</profile>
