Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus vga_controller/o_green[2 : 0] on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_lut[5 : 3] on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut[31 : 4] on block top is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 80284 kilobytes

Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus vga_controller/o_green[2 : 0] on block
   top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   vga_controller/Madd_c5[31]_GND_3_o_add_69_OUT_lut[5 : 3] on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   vga_controller/Msub_c5[31]_GND_3_o_sub_68_OUT_lut[31 : 4] on block top is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 80284 kilobytes

