// Seed: 559205373
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri id_3,
    output wire id_4,
    input uwire id_5,
    output tri1 id_6,
    input supply1 id_7,
    output tri1 id_8,
    output wire id_9,
    output wand id_10,
    output tri id_11,
    input tri id_12
);
  assign id_4 = 1;
  assign id_8 = id_0;
endmodule
module module_1 (
    output supply0 id_0,
    output tri1 id_1,
    input uwire id_2,
    input wire id_3,
    input wor id_4,
    output tri0 id_5,
    input wand id_6
);
  integer id_8;
  module_0(
      id_2, id_6, id_4, id_2, id_0, id_4, id_5, id_6, id_0, id_0, id_0, id_5, id_6
  );
endmodule
