// test both instruction and data caches
// at L1,2,3
