<!doctype html><html lang=en><head><meta charset=UTF-8><meta name=viewport content="width=device-width,initial-scale=1"><meta http-equiv=X-UA-Compatible content="ie=edge"><meta http-equiv=Accept-CH content="DPR, Viewport-Width, Width"><link rel=icon href=/images/favicon.png type=image/gif><link rel=preconnect href=https://fonts.googleapis.com><link rel=preconnect href=https://fonts.gstatic.com crossorigin><link rel=preload as=style href="https://fonts.googleapis.com/css2?family=Alata&family=Lora:ital,wght@0,400;0,500;0,600;0,700;1,400;1,500;1,600;1,700&family=Roboto:ital,wght@0,100;0,300;0,400;0,500;0,700;0,900;1,100;1,300;1,400;1,500;1,700;1,900&display=swap"><link rel=stylesheet href="https://fonts.googleapis.com/css2?family=Alata&family=Lora:ital,wght@0,400;0,500;0,600;0,700;1,400;1,500;1,600;1,700&family=Roboto:ital,wght@0,100;0,300;0,400;0,500;0,700;0,900;1,100;1,300;1,400;1,500;1,700;1,900&display=swap" media=print onload='this.media="all"'><noscript><link href="https://fonts.googleapis.com/css2?family=Alata&family=Lora:ital,wght@0,400;0,500;0,600;0,700;1,400;1,500;1,600;1,700&family=Roboto:ital,wght@0,100;0,300;0,400;0,500;0,700;0,900;1,100;1,300;1,400;1,500;1,700;1,900&display=swap" rel=stylesheet></noscript><link rel=stylesheet href=/css/font.css media=all><meta property="og:url" content="https://will-l10.github.io/blogs/mips-processor/"><meta property="og:site_name" content="William Lazcano | Computer & Electrical Engineering"><meta property="og:title" content="MIPS Processor with Extended ISA"><meta property="og:description" content="5-stage pipelined MIPS processor with hazard detection and forwarding"><meta property="og:locale" content="en_us"><meta property="og:type" content="article"><meta property="article:section" content="blogs"><meta property="article:published_time" content="2024-09-20T00:00:00+00:00"><meta property="article:modified_time" content="2024-09-20T00:00:00+00:00"><meta property="article:tag" content="MIPS"><meta property="article:tag" content="FPGA"><meta property="article:tag" content="SystemVerilog"><meta property="article:tag" content="Pipelining"><meta name=twitter:card content="summary"><meta name=twitter:title content="MIPS Processor with Extended ISA"><meta name=twitter:description content="5-stage pipelined MIPS processor with hazard detection and forwarding"><link rel=stylesheet href=/bootstrap-5/css/bootstrap.min.css media=all><link rel=stylesheet href=/css/header.css media=all><link rel=stylesheet href=/css/footer.css media=all><link rel=stylesheet href=/css/theme.css media=all><style>:root{--text-color:#343a40;--text-secondary-color:#6c757d;--text-link-color:#007bff;--background-color:#eaedf0;--secondary-background-color:#64ffda1a;--primary-color:#007bff;--secondary-color:#f8f9fa;--text-color-dark:#e4e6eb;--text-secondary-color-dark:#b0b3b8;--text-link-color-dark:#ffffff;--background-color-dark:#18191a;--secondary-background-color-dark:#212529;--primary-color-dark:#ffffff;--secondary-color-dark:#212529}body{font-size:1rem;font-weight:400;line-height:1.5;text-align:left}html{background-color:var(--background-color)!important}body::-webkit-scrollbar{height:0;width:8px;background-color:var(--background-color)}::-webkit-scrollbar-track{border-radius:1rem}::-webkit-scrollbar-thumb{border-radius:1rem;background:#b0b0b0;outline:1px solid var(--background-color)}#search-content::-webkit-scrollbar{width:.5em;height:.1em;background-color:var(--background-color)}</style><meta name=description content="5-stage pipelined MIPS processor with hazard detection and forwarding"><link rel=stylesheet href=/css/single.css><script defer src=/fontawesome-6/all-6.4.2.js></script><title>MIPS Processor with Extended ISA | William Lazcano | Computer & Electrical Engineering</title></head><body class=light><script>let localStorageValue=localStorage.getItem("pref-theme"),mediaQuery=window.matchMedia("(prefers-color-scheme: dark)").matches;switch(localStorageValue){case"dark":document.documentElement.classList.add("dark"),document.body.classList.add("dark");break;case"light":document.body.classList.remove("dark"),document.documentElement.classList.remove("dark");break;default:mediaQuery&&(document.documentElement.classList.add("dark"),document.body.classList.add("dark"));break}</script><header id=profileHeader><nav class="pt-3 navbar navbar-expand-lg"><div class="container-fluid mx-xs-2 mx-sm-5 mx-md-5 mx-lg-5"><a class="navbar-brand primary-font text-wrap" href=/><img src=/images/favicon.png width=30 height=30 class="d-inline-block align-top">
William Lazcano</a><div><input id=search autocomplete=off class="form-control mr-sm-2 d-none d-md-block" placeholder='Ctrl + k to Search...' aria-label=Search oninput=searchOnChange(event)></div><button class=navbar-toggler type=button data-bs-toggle=collapse data-bs-target=#navbarContent aria-controls=navbarContent aria-expanded=false aria-label="Toggle navigation">
<svg aria-hidden="true" height="24" viewBox="0 0 16 16" width="24" data-view-component="true"><path fill-rule="evenodd" d="M1 2.75A.75.75.0 011.75 2h12.5a.75.75.0 110 1.5H1.75A.75.75.0 011 2.75zm0 5A.75.75.0 011.75 7h12.5a.75.75.0 110 1.5H1.75A.75.75.0 011 7.75zM1.75 12a.75.75.0 100 1.5h12.5a.75.75.0 100-1.5H1.75z"/></svg></button><div class="collapse navbar-collapse text-wrap primary-font" id=navbarContent><ul class="navbar-nav ms-auto text-center"><li class="nav-item navbar-text d-block d-md-none"><div class=nav-link><input id=search autocomplete=off class="form-control mr-sm-2" placeholder='Ctrl + k to Search...' aria-label=Search oninput=searchOnChange(event)></div></li><li class="nav-item navbar-text"><a class=nav-link href=/#about aria-label=about>About Me</a></li><li class="nav-item navbar-text"><a class=nav-link href=/#experience aria-label=experience>Experience</a></li><li class="nav-item navbar-text"><a class=nav-link href=/#education aria-label=education>Education</a></li><li class="nav-item navbar-text"><a class=nav-link href=/#projects aria-label=projects>Projects</a></li><li class="nav-item navbar-text"><a class=nav-link href=/#achievements aria-label=achievements>Achievements</a></li><li class="nav-item navbar-text"><a class=nav-link href=/#contact aria-label=contact>Get in Touch</a></li><li class="nav-item navbar-text"><div class=text-center><button id=theme-toggle>
<svg id="moon" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M21 12.79A9 9 0 1111.21 3 7 7 0 0021 12.79z"/></svg>
<svg id="sun" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><circle cx="12" cy="12" r="5"/><line x1="12" y1="1" x2="12" y2="3"/><line x1="12" y1="21" x2="12" y2="23"/><line x1="4.22" y1="4.22" x2="5.64" y2="5.64"/><line x1="18.36" y1="18.36" x2="19.78" y2="19.78"/><line x1="1" y1="12" x2="3" y2="12"/><line x1="21" y1="12" x2="23" y2="12"/><line x1="4.22" y1="19.78" x2="5.64" y2="18.36"/><line x1="18.36" y1="5.64" x2="19.78" y2="4.22"/></svg></button></div></li></ul></div></div></nav></header><div id=content><section id=single><div class=container><div class="row justify-content-center"><div class="col-sm-12 col-md-12 col-lg-9"><div class=pr-lg-4><div class="title mb-5"><h1 class="text-center mb-4">MIPS Processor with Extended ISA</h1><div class=text-center>William Lazcano
<small>|</small>
Sep 20, 2024
<span id=readingTime>min read</span></div></div><div class=featured-image><img class="img-fluid mx-auto d-block" src=/images/projects/mips-processor.jpg alt="MIPS Processor with Extended ISA"></div><article class="page-content p-2"><h2 id=project-overview>Project Overview</h2><p>Designed and implemented a 5-stage pipelined MIPS processor with hazard detection, data forwarding, and an extended instruction set on FPGA.</p><h2 id=architecture>Architecture</h2><h3 id=pipeline-stages>Pipeline Stages</h3><ol><li><strong>Instruction Fetch (IF)</strong>: Retrieves instruction from memory</li><li><strong>Instruction Decode (ID)</strong>: Decodes instruction and reads registers</li><li><strong>Execute (EX)</strong>: Performs ALU operations</li><li><strong>Memory (MEM)</strong>: Accesses data memory</li><li><strong>Write Back (WB)</strong>: Writes results to register file</li></ol><h3 id=hazard-handling>Hazard Handling</h3><ul><li><strong>Data Hazards</strong>: Implemented forwarding paths to eliminate stalls</li><li><strong>Control Hazards</strong>: Branch prediction with flush mechanism</li><li><strong>Structural Hazards</strong>: Resolved through separate instruction/data memory</li></ul><h2 id=implementation-details>Implementation Details</h2><h3 id=extended-instructions>Extended Instructions</h3><p>Added custom instructions beyond standard MIPS ISA:</p><ul><li><code>MULT</code>: 32-bit multiplication</li><li><code>DIV</code>: Integer division</li><li><code>SWAP</code>: Register swap operation</li><li>Custom branch conditions</li></ul><h3 id=hardware-specifications>Hardware Specifications</h3><ul><li><strong>Platform</strong>: Altera DE2-115 FPGA</li><li><strong>Language</strong>: SystemVerilog</li><li><strong>Clock Speed</strong>: 50 MHz</li><li><strong>Register File</strong>: 32 x 32-bit registers</li></ul><h2 id=code-snippet>Code Snippet</h2><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-systemverilog data-lang=systemverilog><span style=display:flex><span><span style=color:#66d9ef>module</span> mips_pipeline (
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>logic</span> clk,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>logic</span> reset,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] pc_out,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] instr_out
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span>    <span style=color:#75715e>// Pipeline registers
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] if_id_instr, if_id_pc;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] id_ex_rs, id_ex_rt;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] ex_mem_alu_result;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] mem_wb_read_data;
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#75715e>// Hazard detection unit
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    hazard_unit hu (
</span></span><span style=display:flex><span>        .rs_id(if_id_instr[<span style=color:#ae81ff>25</span><span style=color:#f92672>:</span><span style=color:#ae81ff>21</span>]),
</span></span><span style=display:flex><span>        .rt_id(if_id_instr[<span style=color:#ae81ff>20</span><span style=color:#f92672>:</span><span style=color:#ae81ff>16</span>]),
</span></span><span style=display:flex><span>        .rt_ex(id_ex_rt),
</span></span><span style=display:flex><span>        .stall(stall),
</span></span><span style=display:flex><span>        .flush(flush)
</span></span><span style=display:flex><span>    );
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#75715e>// Forwarding unit
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    forwarding_unit fu (
</span></span><span style=display:flex><span>        .rs_ex(id_ex_rs_addr),
</span></span><span style=display:flex><span>        .rt_ex(id_ex_rt_addr),
</span></span><span style=display:flex><span>        .rd_mem(ex_mem_rd),
</span></span><span style=display:flex><span>        .rd_wb(mem_wb_rd),
</span></span><span style=display:flex><span>        .forward_a(forward_a),
</span></span><span style=display:flex><span>        .forward_b(forward_b)
</span></span><span style=display:flex><span>    );
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><h2 id=performance-analysis>Performance Analysis</h2><h3 id=metrics>Metrics</h3><ul><li><strong>CPI (Cycles Per Instruction)</strong>: ~1.2 (with forwarding)</li><li><strong>Pipeline Efficiency</strong>: 83%</li><li><strong>Branch Prediction Accuracy</strong>: 78%</li></ul><h3 id=benchmarks>Benchmarks</h3><p>Tested with various programs:</p><ul><li>Bubble sort algorithm</li><li>Matrix multiplication</li><li>Fibonacci sequence calculation</li></ul><h2 id=testing-methodology>Testing Methodology</h2><ol><li><strong>Modular Testing</strong>: Each pipeline stage tested independently</li><li><strong>Integration Testing</strong>: Full pipeline validation</li><li><strong>Hazard Testing</strong>: Specific test cases for data/control hazards</li><li><strong>Performance Testing</strong>: Benchmark programs with timing analysis</li></ol><h2 id=skills-demonstrated>Skills Demonstrated</h2><ul><li>Advanced digital design</li><li>Pipelining and hazard resolution</li><li>SystemVerilog programming</li><li>FPGA implementation</li><li>Performance optimization</li></ul></article></div></div><div class="col-sm-12 col-md-12 col-lg-3"><div id=stickySideBar class=sticky-sidebar><aside class=toc><h5>Table Of Contents</h5><div class=toc-content><nav id=TableOfContents><ul><li><a href=#project-overview>Project Overview</a></li><li><a href=#architecture>Architecture</a><ul><li><a href=#pipeline-stages>Pipeline Stages</a></li><li><a href=#hazard-handling>Hazard Handling</a></li></ul></li><li><a href=#implementation-details>Implementation Details</a><ul><li><a href=#extended-instructions>Extended Instructions</a></li><li><a href=#hardware-specifications>Hardware Specifications</a></li></ul></li><li><a href=#code-snippet>Code Snippet</a></li><li><a href=#performance-analysis>Performance Analysis</a><ul><li><a href=#metrics>Metrics</a></li><li><a href=#benchmarks>Benchmarks</a></li></ul></li><li><a href=#testing-methodology>Testing Methodology</a></li><li><a href=#skills-demonstrated>Skills Demonstrated</a></li></ul></nav></div></aside><aside class=tags><h5>Tags</h5><ul class="tags-ul list-unstyled list-inline"><li class=list-inline-item><a href=https://will-l10.github.io/tags/mips target=_blank>MIPS</a></li><li class=list-inline-item><a href=https://will-l10.github.io/tags/fpga target=_blank>FPGA</a></li><li class=list-inline-item><a href=https://will-l10.github.io/tags/systemverilog target=_blank>SystemVerilog</a></li><li class=list-inline-item><a href=https://will-l10.github.io/tags/pipelining target=_blank>Pipelining</a></li></ul></aside><aside class=social><h5>Social</h5><div class=social-content><ul class=list-inline><li class="list-inline-item text-center"><a target=_blank href="https://www.linkedin.com/feed/?shareActive=true&text=5-stage%20pipelined%20MIPS%20processor%20with%20hazard%20detection%20and%20forwarding https%3a%2f%2fwill-l10.github.io%2fblogs%2fmips-processor%2f"><i class="fab fa-linkedin"></i></a></li><li class="list-inline-item text-center"><a target=_blank href='https://twitter.com/share?text=MIPS%20Processor%20with%20Extended%20ISA&url=https%3a%2f%2fwill-l10.github.io%2fblogs%2fmips-processor%2f&hashtags=MIPS%2cFPGA%2cSystemVerilog%2cPipelining'><i class="fab fa-twitter"></i></a></li><li class="list-inline-item text-center"><a target=_blank href="https://api.whatsapp.com/send?text=MIPS%20Processor%20with%20Extended%20ISA: https%3a%2f%2fwill-l10.github.io%2fblogs%2fmips-processor%2f"><i class="fab fa-whatsapp"></i></a></li><li class="list-inline-item text-center"><a target=_blank href='mailto:?subject=MIPS%20Processor%20with%20Extended%20ISA&amp;body=Check%20out%20this%20site https%3a%2f%2fwill-l10.github.io%2fblogs%2fmips-processor%2f'><i class="fa fa-envelope"></i></a></li></ul></div></aside></div></div></div><div class=row><div class="col-sm-12 col-md-12 col-lg-9 p-4"></div></div></div><button class="p-2 px-3" onclick=topFunction() id=topScroll>
<i class="fas fa-angle-up"></i></button></section><div class=progress><div id=scroll-progress-bar class=progress-bar role=progressbar aria-valuenow=0 aria-valuemin=0 aria-valuemax=100></div></div><script src=/js/scrollProgressBar.js></script><script>var topScroll=document.getElementById("topScroll");window.onscroll=function(){scrollFunction()};function scrollFunction(){document.body.scrollTop>20||document.documentElement.scrollTop>20?topScroll.style.display="block":topScroll.style.display="none"}function topFunction(){document.body.scrollTop=0,document.documentElement.scrollTop=0}let stickySideBarElem=document.getElementById("stickySideBar"),stickyNavBar=!1;if(stickyNavBar){let e=document.getElementById("profileHeader"),t=e.offsetHeight+15;stickySideBarElem.style.top=t+"px"}else stickySideBarElem.style.top="50px"</script><script src=/js/readingTime.js></script></div><footer><div class="text-center pt-2"><span class=px-1><a href=https://github.com/Will-L10 target=_blank aria-label=github><svg width="2.7em" height="2.7em" viewBox="0 0 1792 1792"><path id="footer-socialNetworks-github-svg-path" d="M522 1352q-8 9-20-3-13-11-4-19 8-9 20 3 12 11 4 19zm-42-61q9 12 0 19-8 6-17-7t0-18q9-7 17 6zm-61-60q-5 7-13 2-10-5-7-12 3-5 13-2 10 5 7 12zm31 34q-6 7-16-3-9-11-2-16 6-6 16 3 9 11 2 16zm129 112q-4 12-19 6-17-4-13-15t19-7q16 5 13 16zm63 5q0 11-16 11-17 2-17-11 0-11 16-11 17-2 17 11zm58-10q2 10-14 14t-18-8 14-15q16-2 18 9zm964-956v960q0 119-84.5 203.5T1376 1664h-224q-16 0-24.5-1t-19.5-5-16-14.5-5-27.5v-239q0-97-52-142 57-6 102.5-18t94-39 81-66.5 53-105T1386 856q0-121-79-206 37-91-8-204-28-9-81 11t-92 44l-38 24q-93-26-192-26t-192 26q-16-11-42.5-27T578 459.5 492 446q-44 113-7 204-79 85-79 206 0 85 20.5 150t52.5 105 80.5 67 94 39 102.5 18q-40 36-49 103-21 10-45 15t-57 5-65.5-21.5T484 1274q-19-32-48.5-52t-49.5-24l-20-3q-21 0-29 4.5t-5 11.5 9 14 13 12l7 5q22 10 43.5 38t31.5 51l10 23q13 38 44 61.5t67 30 69.5 7 55.5-3.5l23-4q0 38 .5 103t.5 68q0 22-11 33.5t-22 13-33 1.5H416q-119 0-203.5-84.5T128 1376V416q0-119 84.5-203.5T416 128h960q119 0 203.5 84.5T1664 416z"/></svg>
</a></span><span class=px-1><a href=https://linkedin.com/in/williamlazcano target=_blank aria-label=linkedin><svg width="2.4em" height="2.4em" fill="#fff" aria-label="LinkedIn" viewBox="0 0 512 512"><rect width="512" height="512" fill="#0077b5" rx="15%"/><circle cx="142" cy="138" r="37"/><path stroke="#fff" stroke-width="66" d="M244 194v198M142 194v198"/><path d="M276 282c0-20 13-40 36-40 24 0 33 18 33 45v105h66V279c0-61-32-89-76-89-34 0-51 19-59 32"/></svg></a></span></div><div class="container py-4"><div class="row justify-content-center"><div class="col-md-4 text-center"><div class=pb-2><a href=https://will-l10.github.io/ title="William Lazcano | Computer & Electrical Engineering"><img alt="Footer logo" src=/images/favicon.png height=40px width=40px></a></div>&copy; 2025 All rights reserved<div class=text-secondary>Made with
<span class=text-danger>&#10084;
</span>and
<a href=https://github.com/gurusabarish/hugo-profile target=_blank title="Designed and developed by gurusabarish">Hugo Profile</a></div></div></div></div></footer><script src=/bootstrap-5/js/bootstrap.bundle.min.js></script><script>localStorage.getItem("pref-theme")==="dark"?(document.documentElement.classList.add("dark"),document.body.classList.add("dark")):localStorage.getItem("pref-theme")==="light"?(document.body.classList.remove("dark"),document.documentElement.classList.remove("dark")):window.matchMedia&&window.matchMedia("(prefers-color-scheme: dark)").matches&&(document.documentElement.classList.add("dark"),document.body.classList.add("dark"))</script><script>document.getElementById("theme-toggle").addEventListener("click",()=>{document.body.className.includes("dark")?(document.body.classList.remove("dark"),document.documentElement.classList.remove("dark"),localStorage.setItem("pref-theme","light")):(document.body.classList.add("dark"),document.documentElement.classList.add("dark"),localStorage.setItem("pref-theme","dark"))});var tooltipTriggerList=[].slice.call(document.querySelectorAll('[data-bs-toggle="tooltip"]')),tooltipList=tooltipTriggerList.map(function(e){return new bootstrap.Tooltip(e)})</script><script src=/js/search.js></script><section id=search-content class=py-2><div class=container id=search-results></div></section></body></html>