digraph G {
  rankdir=LR;
  "Verilog machine" [style=filled, color=gray];
  "clang" -> "llc" [label="IR"];
  "llvm backend asm parser" -> "llc" [label="asm"];
  "llc" -> "llvm-objdump -d" [label="obj"];
  "llvm-objdump -d" -> "Verilog machine" [label="hex"];
  
//  label = "Figure: Cpu0 backend without linker";
}
