// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pp_pipeline_accel_resizeNNBilinear_9_2160_3840_1_720_720_1_9_Pipeline_VITIS_LOOP_394_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        rgb_mat_data83_dout,
        rgb_mat_data83_num_data_valid,
        rgb_mat_data83_fifo_cap,
        rgb_mat_data83_empty_n,
        rgb_mat_data83_read,
        resize_out_mat_data84_din,
        resize_out_mat_data84_num_data_valid,
        resize_out_mat_data84_fifo_cap,
        resize_out_mat_data84_full_n,
        resize_out_mat_data84_write,
        indexy_V,
        nextYScale_V,
        ret_V_20,
        loop_col_count,
        cmp352,
        line_buffer_V_address0,
        line_buffer_V_ce0,
        line_buffer_V_we0,
        line_buffer_V_d0,
        line_buffer_V_q0,
        line_buffer_V_address1,
        line_buffer_V_ce1,
        line_buffer_V_q1,
        line_buffer_V_1_address0,
        line_buffer_V_1_ce0,
        line_buffer_V_1_we0,
        line_buffer_V_1_d0,
        line_buffer_V_1_q0,
        line_buffer_V_1_address1,
        line_buffer_V_1_ce1,
        line_buffer_V_1_q1,
        tmp_V,
        first_row_index_4,
        line_buffer_V_2_address0,
        line_buffer_V_2_ce0,
        line_buffer_V_2_we0,
        line_buffer_V_2_d0,
        line_buffer_V_2_q0,
        line_buffer_V_2_address1,
        line_buffer_V_2_ce1,
        line_buffer_V_2_q1,
        trunc_ln3,
        indexy_pre_V,
        add_i_i_i_i_i368_i,
        ret_V_17_cast,
        p_Result_s,
        indexy_pre_V_cast,
        shl_i_i_i_i_i,
        indexx_pre_V_1,
        cmp120,
        p_read1,
        icmp_ln1077_1,
        op2_assign_2,
        op2_assign,
        cmp357,
        p_read3,
        indexy_V_1_out,
        indexy_V_1_out_ap_vld,
        nextYScale_V_1_out,
        nextYScale_V_1_out_ap_vld,
        indexy_pre_comp_V_scaleCompute_17_42_20_48_16_1_s_fu_191_p_din1,
        indexy_pre_comp_V_scaleCompute_17_42_20_48_16_1_s_fu_191_p_din2,
        indexy_pre_comp_V_scaleCompute_17_42_20_48_16_1_s_fu_191_p_dout0,
        indexy_pre_comp_V_scaleCompute_17_42_20_48_16_1_s_fu_191_p_ready
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] rgb_mat_data83_dout;
input  [1:0] rgb_mat_data83_num_data_valid;
input  [1:0] rgb_mat_data83_fifo_cap;
input   rgb_mat_data83_empty_n;
output   rgb_mat_data83_read;
output  [23:0] resize_out_mat_data84_din;
input  [1:0] resize_out_mat_data84_num_data_valid;
input  [1:0] resize_out_mat_data84_fifo_cap;
input   resize_out_mat_data84_full_n;
output   resize_out_mat_data84_write;
input  [16:0] indexy_V;
input  [16:0] nextYScale_V;
input  [16:0] ret_V_20;
input  [31:0] loop_col_count;
input  [0:0] cmp352;
output  [11:0] line_buffer_V_address0;
output   line_buffer_V_ce0;
output   line_buffer_V_we0;
output  [23:0] line_buffer_V_d0;
input  [23:0] line_buffer_V_q0;
output  [11:0] line_buffer_V_address1;
output   line_buffer_V_ce1;
input  [23:0] line_buffer_V_q1;
output  [11:0] line_buffer_V_1_address0;
output   line_buffer_V_1_ce0;
output   line_buffer_V_1_we0;
output  [23:0] line_buffer_V_1_d0;
input  [23:0] line_buffer_V_1_q0;
output  [11:0] line_buffer_V_1_address1;
output   line_buffer_V_1_ce1;
input  [23:0] line_buffer_V_1_q1;
input  [31:0] tmp_V;
input  [31:0] first_row_index_4;
output  [11:0] line_buffer_V_2_address0;
output   line_buffer_V_2_ce0;
output   line_buffer_V_2_we0;
output  [23:0] line_buffer_V_2_d0;
input  [23:0] line_buffer_V_2_q0;
output  [11:0] line_buffer_V_2_address1;
output   line_buffer_V_2_ce1;
input  [23:0] line_buffer_V_2_q1;
input  [47:0] trunc_ln3;
input  [21:0] indexy_pre_V;
input  [16:0] add_i_i_i_i_i368_i;
input  [16:0] ret_V_17_cast;
input   p_Result_s;
input  [23:0] indexy_pre_V_cast;
input  [53:0] shl_i_i_i_i_i;
input  [41:0] indexx_pre_V_1;
input  [0:0] cmp120;
input  [31:0] p_read1;
input  [0:0] icmp_ln1077_1;
input  [31:0] op2_assign_2;
input  [31:0] op2_assign;
input  [0:0] cmp357;
input  [31:0] p_read3;
output  [16:0] indexy_V_1_out;
output   indexy_V_1_out_ap_vld;
output  [16:0] nextYScale_V_1_out;
output   nextYScale_V_1_out_ap_vld;
output  [31:0] indexy_pre_comp_V_scaleCompute_17_42_20_48_16_1_s_fu_191_p_din1;
output  [47:0] indexy_pre_comp_V_scaleCompute_17_42_20_48_16_1_s_fu_191_p_din2;
input  [41:0] indexy_pre_comp_V_scaleCompute_17_42_20_48_16_1_s_fu_191_p_dout0;
input   indexy_pre_comp_V_scaleCompute_17_42_20_48_16_1_s_fu_191_p_ready;

reg ap_idle;
reg rgb_mat_data83_read;
reg resize_out_mat_data84_write;
reg[11:0] line_buffer_V_address0;
reg line_buffer_V_ce0;
reg line_buffer_V_we0;
reg[11:0] line_buffer_V_address1;
reg line_buffer_V_ce1;
reg[11:0] line_buffer_V_1_address0;
reg line_buffer_V_1_ce0;
reg line_buffer_V_1_we0;
reg[11:0] line_buffer_V_1_address1;
reg line_buffer_V_1_ce1;
reg[11:0] line_buffer_V_2_address0;
reg line_buffer_V_2_ce0;
reg line_buffer_V_2_we0;
reg[11:0] line_buffer_V_2_address1;
reg line_buffer_V_2_ce1;
reg indexy_V_1_out_ap_vld;
reg nextYScale_V_1_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln394_reg_1635;
reg   [0:0] and_ln411_reg_1655;
reg    ap_predicate_op95_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
reg   [0:0] and_ln492_reg_1665;
reg   [0:0] and_ln492_reg_1665_pp0_iter6_reg;
reg   [0:0] icmp_ln494_reg_1669;
reg   [0:0] icmp_ln494_reg_1669_pp0_iter6_reg;
reg   [0:0] and_ln491_reg_1673;
reg   [0:0] and_ln491_reg_1673_pp0_iter6_reg;
reg    ap_predicate_op319_write_state8;
reg    ap_block_state8_pp0_stage0_iter7;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln394_fu_616_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    rgb_mat_data83_blk_n;
wire    ap_block_pp0_stage0;
reg    resize_out_mat_data84_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln394_reg_1635_pp0_iter1_reg;
wire   [31:0] first_row_index_4_read_reg_1617;
reg   [0:0] icmp_ln1065_reg_1659;
reg   [0:0] icmp_ln1065_reg_1659_pp0_iter1_reg;
wire   [0:0] cmp120_read_read_fu_216_p2;
wire   [0:0] cmp352_read_read_fu_282_p2;
reg   [30:0] j_1_reg_1630;
reg   [0:0] icmp_ln394_reg_1635_pp0_iter2_reg;
reg   [0:0] icmp_ln394_reg_1635_pp0_iter3_reg;
reg   [0:0] icmp_ln394_reg_1635_pp0_iter4_reg;
reg   [0:0] icmp_ln394_reg_1635_pp0_iter5_reg;
reg  signed [41:0] indexx_pre_comp_V_reg_1639;
wire   [1:0] trunc_ln884_fu_659_p1;
reg   [1:0] trunc_ln884_reg_1645;
wire   [0:0] icmp_ln1695_fu_667_p2;
reg   [0:0] icmp_ln1695_reg_1650;
wire   [0:0] and_ln411_fu_679_p2;
wire   [0:0] icmp_ln1065_fu_689_p2;
reg   [0:0] icmp_ln1065_reg_1659_pp0_iter2_reg;
wire   [0:0] and_ln492_fu_695_p2;
reg   [0:0] and_ln492_reg_1665_pp0_iter1_reg;
reg   [0:0] and_ln492_reg_1665_pp0_iter2_reg;
reg   [0:0] and_ln492_reg_1665_pp0_iter3_reg;
reg   [0:0] and_ln492_reg_1665_pp0_iter4_reg;
reg   [0:0] and_ln492_reg_1665_pp0_iter5_reg;
wire   [0:0] icmp_ln494_fu_701_p2;
reg   [0:0] icmp_ln494_reg_1669_pp0_iter1_reg;
reg   [0:0] icmp_ln494_reg_1669_pp0_iter2_reg;
reg   [0:0] icmp_ln494_reg_1669_pp0_iter3_reg;
reg   [0:0] icmp_ln494_reg_1669_pp0_iter4_reg;
reg   [0:0] icmp_ln494_reg_1669_pp0_iter5_reg;
wire   [0:0] and_ln491_fu_713_p2;
reg   [0:0] and_ln491_reg_1673_pp0_iter1_reg;
reg   [0:0] and_ln491_reg_1673_pp0_iter2_reg;
reg   [0:0] and_ln491_reg_1673_pp0_iter3_reg;
reg   [0:0] and_ln491_reg_1673_pp0_iter4_reg;
reg   [0:0] and_ln491_reg_1673_pp0_iter5_reg;
wire   [11:0] line_buffer_V_1_addr_gep_fu_422_p3;
wire   [11:0] line_buffer_V_1_addr_1_gep_fu_430_p3;
wire   [11:0] line_buffer_V_2_addr_gep_fu_446_p3;
wire   [11:0] line_buffer_V_2_addr_1_gep_fu_454_p3;
wire   [11:0] line_buffer_V_addr_gep_fu_462_p3;
wire   [11:0] line_buffer_V_addr_1_gep_fu_470_p3;
wire   [11:0] Wy_V_fu_887_p4;
reg   [11:0] Wy_V_reg_1737;
wire   [11:0] Wx_V_fu_901_p4;
reg   [11:0] Wx_V_reg_1747;
reg   [11:0] Wx_V_reg_1747_pp0_iter2_reg;
wire   [7:0] trunc_ln674_fu_922_p1;
reg   [7:0] trunc_ln674_reg_1757;
reg   [7:0] trunc_ln674_reg_1757_pp0_iter3_reg;
reg   [7:0] trunc_ln674_reg_1757_pp0_iter4_reg;
reg   [7:0] trunc_ln674_reg_1757_pp0_iter5_reg;
reg   [7:0] trunc_ln674_reg_1757_pp0_iter6_reg;
wire   [8:0] zext_ln1541_fu_930_p1;
reg   [8:0] zext_ln1541_reg_1762;
wire   [8:0] zext_ln1541_2_fu_934_p1;
reg   [8:0] zext_ln1541_2_reg_1768;
wire   [20:0] zext_ln1319_fu_948_p1;
wire   [8:0] zext_ln1541_4_fu_971_p1;
reg   [8:0] zext_ln1541_4_reg_1785;
wire   [8:0] zext_ln1541_6_fu_975_p1;
reg   [8:0] zext_ln1541_6_reg_1791;
reg   [7:0] tmp_6_reg_1801;
reg   [7:0] tmp_6_reg_1801_pp0_iter3_reg;
reg   [7:0] tmp_6_reg_1801_pp0_iter4_reg;
reg   [7:0] tmp_6_reg_1801_pp0_iter5_reg;
reg   [7:0] tmp_6_reg_1801_pp0_iter6_reg;
wire   [8:0] zext_ln1541_8_fu_1019_p1;
reg   [8:0] zext_ln1541_8_reg_1806;
wire   [8:0] zext_ln1541_10_fu_1023_p1;
reg   [8:0] zext_ln1541_10_reg_1812;
reg   [7:0] tmp_11_reg_1822;
reg   [7:0] tmp_11_reg_1822_pp0_iter3_reg;
reg   [7:0] tmp_11_reg_1822_pp0_iter4_reg;
reg   [7:0] tmp_11_reg_1822_pp0_iter5_reg;
reg   [7:0] tmp_11_reg_1822_pp0_iter6_reg;
wire   [9:0] val0_V_fu_1088_p2;
reg  signed [9:0] val0_V_reg_1827;
wire   [20:0] zext_ln1319_1_fu_1103_p1;
wire   [9:0] val0_V_1_fu_1152_p2;
reg  signed [9:0] val0_V_1_reg_1844;
wire   [9:0] val0_V_2_fu_1213_p2;
reg  signed [9:0] val0_V_2_reg_1854;
wire   [21:0] zext_ln864_1_fu_1237_p1;
reg   [23:0] ap_phi_mux_read_pixel_1_phi_fu_490_p6;
wire   [23:0] ap_phi_reg_pp0_iter1_read_pixel_1_reg_486;
reg   [0:0] ap_phi_mux_flag_write_phi_fu_508_p6;
reg   [0:0] ap_phi_reg_pp0_iter1_flag_write_reg_504;
wire   [0:0] ap_phi_reg_pp0_iter0_flag_write_reg_504;
reg   [23:0] ap_phi_mux_P0Buf_V_6_phi_fu_522_p6;
wire   [23:0] ap_phi_reg_pp0_iter2_P0Buf_V_6_reg_519;
reg   [23:0] ap_phi_mux_P1Buf_V_9_phi_fu_536_p6;
wire   [23:0] ap_phi_reg_pp0_iter2_P1Buf_V_9_reg_533;
wire   [23:0] ap_phi_reg_pp0_iter0_P0Buf_V_7_reg_547;
reg   [23:0] ap_phi_reg_pp0_iter1_P0Buf_V_7_reg_547;
reg   [23:0] ap_phi_reg_pp0_iter2_P0Buf_V_7_reg_547;
reg   [23:0] ap_phi_reg_pp0_iter3_P0Buf_V_7_reg_547;
wire   [23:0] ap_phi_reg_pp0_iter0_P1Buf_V_8_reg_558;
reg   [23:0] ap_phi_reg_pp0_iter1_P1Buf_V_8_reg_558;
reg   [23:0] ap_phi_reg_pp0_iter2_P1Buf_V_8_reg_558;
reg   [23:0] ap_phi_reg_pp0_iter3_P1Buf_V_8_reg_558;
wire   [31:0] zext_ln400_fu_632_p1;
wire   [63:0] zext_ln435_fu_867_p1;
wire   [63:0] zext_ln436_fu_877_p1;
wire   [63:0] zext_ln394_fu_734_p1;
reg   [16:0] nextYScale_V_1_fu_168;
wire    ap_loop_init;
reg   [16:0] tmp_fu_172;
wire   [16:0] ret_V_19_fu_651_p3;
reg   [30:0] j_fu_176;
wire   [30:0] add_ln394_fu_622_p2;
reg   [30:0] ap_sig_allocacmp_j_1;
wire   [0:0] p_Result_read_read_fu_240_p2;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] zext_ln394_1_fu_612_p1;
wire   [19:0] trunc_ln400_fu_628_p1;
wire   [0:0] icmp_ln1049_fu_637_p2;
wire   [0:0] ret_V_19_fu_651_p0;
wire   [16:0] select_ln1048_fu_643_p3;
wire  signed [41:0] sext_ln1696_fu_663_p0;
wire  signed [53:0] sext_ln1696_fu_663_p1;
wire   [0:0] icmp_ln413_fu_673_p2;
wire   [31:0] zext_ln1065_fu_685_p1;
wire   [0:0] icmp_ln1065_1_fu_707_p2;
wire   [23:0] rhs_fu_740_p3;
wire   [0:0] tmp_2_fu_752_p3;
wire   [41:0] indexx_pre_V_3_fu_759_p3;
wire   [41:0] indexx_pre_V_fu_764_p3;
wire   [21:0] trunc_ln1049_fu_790_p1;
wire   [16:0] trunc_ln_fu_772_p4;
wire   [0:0] icmp_ln1049_1_fu_794_p2;
wire   [16:0] ret_V_4_fu_800_p2;
wire   [0:0] p_Result_1_fu_782_p3;
wire   [16:0] select_ln1048_1_fu_806_p3;
wire   [16:0] idx_2_fu_814_p3;
wire   [1:0] trunc_ln884_1_fu_822_p1;
wire   [23:0] trunc_ln859_fu_834_p1;
wire   [23:0] rhs_1_fu_826_p3;
wire   [31:0] idx_fu_844_p1;
wire   [0:0] not_cmp_i_i176_fu_852_p2;
wire   [11:0] empty_fu_848_p1;
wire   [11:0] zext_ln433_fu_857_p1;
wire   [11:0] idx_nxt_fu_861_p2;
wire   [23:0] ret_V_fu_747_p2;
wire   [23:0] ret_V_6_fu_838_p2;
wire   [23:0] P0Buf_V_10_fu_915_p3;
wire   [7:0] trunc_ln674_1_fu_926_p1;
wire  signed [8:0] val1_V_fu_938_p2;
wire   [7:0] tmp_s_fu_951_p4;
wire   [7:0] tmp_3_fu_961_p4;
wire  signed [8:0] val1_V_1_fu_979_p2;
wire   [7:0] tmp_7_fu_999_p4;
wire   [7:0] tmp_8_fu_1009_p4;
wire  signed [8:0] val1_V_2_fu_1027_p2;
wire   [23:0] P0Buf_V_11_fu_1047_p3;
wire   [7:0] trunc_ln674_3_fu_1058_p1;
wire   [7:0] trunc_ln674_2_fu_1054_p1;
wire   [8:0] sub_ln75_fu_1074_p2;
wire  signed [9:0] sext_ln75_fu_1078_p1;
wire   [9:0] zext_ln1541_3_fu_1066_p1;
wire   [9:0] sub_ln75_1_fu_1082_p2;
wire   [9:0] zext_ln1541_1_fu_1062_p1;
wire   [8:0] zext_ln75_fu_1070_p1;
wire  signed [8:0] val2_V_fu_1094_p2;
wire   [7:0] tmp_5_fu_1116_p4;
wire   [7:0] tmp_4_fu_1106_p4;
wire   [8:0] sub_ln75_4_fu_1138_p2;
wire  signed [9:0] sext_ln75_1_fu_1142_p1;
wire   [9:0] zext_ln1541_7_fu_1130_p1;
wire   [9:0] sub_ln75_5_fu_1146_p2;
wire   [9:0] zext_ln1541_5_fu_1126_p1;
wire   [8:0] zext_ln75_1_fu_1134_p1;
wire  signed [8:0] val2_V_1_fu_1158_p2;
wire   [7:0] tmp_10_fu_1177_p4;
wire   [7:0] tmp_9_fu_1167_p4;
wire   [8:0] sub_ln75_8_fu_1199_p2;
wire  signed [9:0] sext_ln75_2_fu_1203_p1;
wire   [9:0] zext_ln1541_11_fu_1191_p1;
wire   [9:0] sub_ln75_9_fu_1207_p2;
wire   [9:0] zext_ln1541_9_fu_1187_p1;
wire   [8:0] zext_ln75_2_fu_1195_p1;
wire  signed [8:0] val2_V_2_fu_1219_p2;
wire   [23:0] Wxy_V_fu_1228_p1;
wire  signed [23:0] grp_fu_1497_p2;
wire   [11:0] Wxy_V_fu_1228_p4;
wire  signed [20:0] grp_fu_1504_p2;
wire  signed [20:0] grp_fu_1511_p2;
wire  signed [20:0] grp_fu_1518_p2;
wire  signed [21:0] grp_fu_1525_p3;
wire  signed [21:0] grp_fu_1534_p3;
wire  signed [21:0] grp_fu_1543_p3;
wire  signed [22:0] grp_fu_1552_p3;
wire   [17:0] P4_V_fu_1268_p3;
wire  signed [23:0] sext_ln1393_1_fu_1275_p1;
wire   [23:0] zext_ln1393_fu_1278_p1;
wire   [23:0] ret_V_8_fu_1282_p2;
wire   [9:0] trunc_ln1049_1_fu_1306_p1;
wire   [7:0] trunc_ln1029_1_fu_1288_p4;
wire   [0:0] icmp_ln1049_2_fu_1310_p2;
wire   [7:0] ret_V_9_fu_1316_p2;
wire   [0:0] p_Result_6_fu_1298_p3;
wire   [7:0] select_ln1048_3_fu_1322_p3;
wire  signed [22:0] grp_fu_1561_p3;
wire   [17:0] P4_V_1_fu_1338_p3;
wire  signed [23:0] sext_ln1393_4_fu_1345_p1;
wire   [23:0] zext_ln1393_1_fu_1348_p1;
wire   [23:0] ret_V_12_fu_1352_p2;
wire   [9:0] trunc_ln1049_2_fu_1376_p1;
wire   [7:0] trunc_ln1029_2_fu_1358_p4;
wire   [0:0] icmp_ln1049_3_fu_1380_p2;
wire   [7:0] ret_V_13_fu_1386_p2;
wire   [0:0] p_Result_7_fu_1368_p3;
wire   [7:0] select_ln1048_4_fu_1392_p3;
wire  signed [22:0] grp_fu_1570_p3;
wire   [17:0] P4_V_2_fu_1408_p3;
wire  signed [23:0] sext_ln1393_7_fu_1415_p1;
wire   [23:0] zext_ln1393_2_fu_1418_p1;
wire   [23:0] ret_V_16_fu_1422_p2;
wire   [9:0] trunc_ln1049_3_fu_1446_p1;
wire   [7:0] trunc_ln1029_3_fu_1428_p4;
wire   [0:0] icmp_ln1049_4_fu_1450_p2;
wire   [7:0] ret_V_17_fu_1456_p2;
wire   [0:0] p_Result_8_fu_1438_p3;
wire   [7:0] select_ln1048_5_fu_1462_p3;
wire   [7:0] ret_V_18_fu_1470_p3;
wire   [7:0] ret_V_14_fu_1400_p3;
wire   [7:0] ret_V_10_fu_1330_p3;
wire   [11:0] grp_fu_1497_p0;
wire   [11:0] grp_fu_1497_p1;
wire   [11:0] grp_fu_1504_p0;
wire   [11:0] grp_fu_1511_p0;
wire   [11:0] grp_fu_1518_p0;
wire   [11:0] grp_fu_1525_p0;
wire   [11:0] grp_fu_1534_p0;
wire   [11:0] grp_fu_1543_p0;
wire   [11:0] grp_fu_1552_p0;
wire   [11:0] grp_fu_1561_p0;
wire   [11:0] grp_fu_1570_p0;
reg    grp_fu_1497_ce;
reg    grp_fu_1504_ce;
reg    grp_fu_1511_ce;
reg    grp_fu_1518_ce;
reg    grp_fu_1525_ce;
reg    grp_fu_1534_ce;
reg    grp_fu_1543_ce;
reg    grp_fu_1552_ce;
reg    grp_fu_1561_ce;
reg    grp_fu_1570_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [23:0] grp_fu_1497_p00;
wire   [23:0] grp_fu_1497_p10;
reg    ap_condition_272;
reg    ap_condition_387;
reg    ap_condition_633;
reg    ap_condition_229;
reg    ap_condition_1517;
reg    ap_condition_412;
reg    ap_condition_1523;
reg    ap_condition_399;
reg    ap_condition_411;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_done_reg = 1'b0;
end

pp_pipeline_accel_mul_mul_12ns_12ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
mul_mul_12ns_12ns_24_4_1_U191(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1497_p0),
    .din1(grp_fu_1497_p1),
    .ce(grp_fu_1497_ce),
    .dout(grp_fu_1497_p2)
);

pp_pipeline_accel_mul_mul_12ns_9s_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 21 ))
mul_mul_12ns_9s_21_4_1_U192(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1504_p0),
    .din1(val1_V_fu_938_p2),
    .ce(grp_fu_1504_ce),
    .dout(grp_fu_1504_p2)
);

pp_pipeline_accel_mul_mul_12ns_9s_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 21 ))
mul_mul_12ns_9s_21_4_1_U193(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1511_p0),
    .din1(val1_V_1_fu_979_p2),
    .ce(grp_fu_1511_ce),
    .dout(grp_fu_1511_p2)
);

pp_pipeline_accel_mul_mul_12ns_9s_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 21 ))
mul_mul_12ns_9s_21_4_1_U194(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1518_p0),
    .din1(val1_V_2_fu_1027_p2),
    .ce(grp_fu_1518_ce),
    .dout(grp_fu_1518_p2)
);

pp_pipeline_accel_mac_muladd_12ns_9s_21s_22_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 22 ))
mac_muladd_12ns_9s_21s_22_4_1_U195(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1525_p0),
    .din1(val2_V_fu_1094_p2),
    .din2(grp_fu_1504_p2),
    .ce(grp_fu_1525_ce),
    .dout(grp_fu_1525_p3)
);

pp_pipeline_accel_mac_muladd_12ns_9s_21s_22_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 22 ))
mac_muladd_12ns_9s_21s_22_4_1_U196(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1534_p0),
    .din1(val2_V_1_fu_1158_p2),
    .din2(grp_fu_1511_p2),
    .ce(grp_fu_1534_ce),
    .dout(grp_fu_1534_p3)
);

pp_pipeline_accel_mac_muladd_12ns_9s_21s_22_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 22 ))
mac_muladd_12ns_9s_21s_22_4_1_U197(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1543_p0),
    .din1(val2_V_2_fu_1219_p2),
    .din2(grp_fu_1518_p2),
    .ce(grp_fu_1543_ce),
    .dout(grp_fu_1543_p3)
);

pp_pipeline_accel_mac_muladd_12ns_10s_22s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
mac_muladd_12ns_10s_22s_23_4_1_U198(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1552_p0),
    .din1(val0_V_reg_1827),
    .din2(grp_fu_1525_p3),
    .ce(grp_fu_1552_ce),
    .dout(grp_fu_1552_p3)
);

pp_pipeline_accel_mac_muladd_12ns_10s_22s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
mac_muladd_12ns_10s_22s_23_4_1_U199(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1561_p0),
    .din1(val0_V_1_reg_1844),
    .din2(grp_fu_1534_p3),
    .ce(grp_fu_1561_ce),
    .dout(grp_fu_1561_p3)
);

pp_pipeline_accel_mac_muladd_12ns_10s_22s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
mac_muladd_12ns_10s_22s_23_4_1_U200(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1570_p0),
    .din1(val0_V_2_reg_1854),
    .din2(grp_fu_1543_p3),
    .ce(grp_fu_1570_ce),
    .dout(grp_fu_1570_p3)
);

pp_pipeline_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter6_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd0 == and_ln411_fu_679_p2) & (cmp120_read_read_fu_216_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln394_fu_616_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp120_read_read_fu_216_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln394_fu_616_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_flag_write_reg_504 <= 1'd0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_flag_write_reg_504 <= ap_phi_reg_pp0_iter0_flag_write_reg_504;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((first_row_index_4_read_reg_1617 == 32'd1) & (icmp_ln394_reg_1635_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_P0Buf_V_7_reg_547 <= line_buffer_V_1_q0;
        end else if ((1'b1 == ap_condition_272)) begin
            ap_phi_reg_pp0_iter3_P0Buf_V_7_reg_547 <= line_buffer_V_2_q0;
        end else if (((first_row_index_4_read_reg_1617 == 32'd0) & (icmp_ln394_reg_1635_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_P0Buf_V_7_reg_547 <= line_buffer_V_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_P0Buf_V_7_reg_547 <= ap_phi_reg_pp0_iter2_P0Buf_V_7_reg_547;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((first_row_index_4_read_reg_1617 == 32'd1) & (icmp_ln394_reg_1635_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_P1Buf_V_8_reg_558 <= line_buffer_V_2_q0;
        end else if ((1'b1 == ap_condition_272)) begin
            ap_phi_reg_pp0_iter3_P1Buf_V_8_reg_558 <= line_buffer_V_q0;
        end else if (((first_row_index_4_read_reg_1617 == 32'd0) & (icmp_ln394_reg_1635_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_P1Buf_V_8_reg_558 <= line_buffer_V_1_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_P1Buf_V_8_reg_558 <= ap_phi_reg_pp0_iter2_P1Buf_V_8_reg_558;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln394_fu_616_p2 == 1'd1))) begin
            j_fu_176 <= add_ln394_fu_622_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_176 <= 31'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln394_fu_616_p2 == 1'd1))) begin
            nextYScale_V_1_fu_168 <= ret_V_20;
        end else if ((ap_loop_init == 1'b1)) begin
            nextYScale_V_1_fu_168 <= nextYScale_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln394_fu_616_p2 == 1'd1))) begin
            tmp_fu_172 <= ret_V_19_fu_651_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            tmp_fu_172 <= indexy_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((1'd0 == and_ln492_reg_1665) & (cmp352 == 1'd1) & (1'd1 == and_ln491_reg_1673)) | ((icmp_ln494_reg_1669 == 1'd1) & (cmp352 == 1'd1) & (1'd1 == and_ln492_reg_1665))))) begin
        Wx_V_reg_1747 <= {{ret_V_6_fu_838_p2[23:12]}};
        Wy_V_reg_1737 <= {{ret_V_fu_747_p2[23:12]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        Wx_V_reg_1747_pp0_iter2_reg <= Wx_V_reg_1747;
        and_ln491_reg_1673_pp0_iter2_reg <= and_ln491_reg_1673_pp0_iter1_reg;
        and_ln491_reg_1673_pp0_iter3_reg <= and_ln491_reg_1673_pp0_iter2_reg;
        and_ln491_reg_1673_pp0_iter4_reg <= and_ln491_reg_1673_pp0_iter3_reg;
        and_ln491_reg_1673_pp0_iter5_reg <= and_ln491_reg_1673_pp0_iter4_reg;
        and_ln491_reg_1673_pp0_iter6_reg <= and_ln491_reg_1673_pp0_iter5_reg;
        and_ln492_reg_1665_pp0_iter2_reg <= and_ln492_reg_1665_pp0_iter1_reg;
        and_ln492_reg_1665_pp0_iter3_reg <= and_ln492_reg_1665_pp0_iter2_reg;
        and_ln492_reg_1665_pp0_iter4_reg <= and_ln492_reg_1665_pp0_iter3_reg;
        and_ln492_reg_1665_pp0_iter5_reg <= and_ln492_reg_1665_pp0_iter4_reg;
        and_ln492_reg_1665_pp0_iter6_reg <= and_ln492_reg_1665_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        icmp_ln1065_reg_1659_pp0_iter2_reg <= icmp_ln1065_reg_1659_pp0_iter1_reg;
        icmp_ln394_reg_1635_pp0_iter2_reg <= icmp_ln394_reg_1635_pp0_iter1_reg;
        icmp_ln394_reg_1635_pp0_iter3_reg <= icmp_ln394_reg_1635_pp0_iter2_reg;
        icmp_ln394_reg_1635_pp0_iter4_reg <= icmp_ln394_reg_1635_pp0_iter3_reg;
        icmp_ln394_reg_1635_pp0_iter5_reg <= icmp_ln394_reg_1635_pp0_iter4_reg;
        icmp_ln494_reg_1669_pp0_iter2_reg <= icmp_ln494_reg_1669_pp0_iter1_reg;
        icmp_ln494_reg_1669_pp0_iter3_reg <= icmp_ln494_reg_1669_pp0_iter2_reg;
        icmp_ln494_reg_1669_pp0_iter4_reg <= icmp_ln494_reg_1669_pp0_iter3_reg;
        icmp_ln494_reg_1669_pp0_iter5_reg <= icmp_ln494_reg_1669_pp0_iter4_reg;
        icmp_ln494_reg_1669_pp0_iter6_reg <= icmp_ln494_reg_1669_pp0_iter5_reg;
        tmp_11_reg_1822_pp0_iter3_reg <= tmp_11_reg_1822;
        tmp_11_reg_1822_pp0_iter4_reg <= tmp_11_reg_1822_pp0_iter3_reg;
        tmp_11_reg_1822_pp0_iter5_reg <= tmp_11_reg_1822_pp0_iter4_reg;
        tmp_11_reg_1822_pp0_iter6_reg <= tmp_11_reg_1822_pp0_iter5_reg;
        tmp_6_reg_1801_pp0_iter3_reg <= tmp_6_reg_1801;
        tmp_6_reg_1801_pp0_iter4_reg <= tmp_6_reg_1801_pp0_iter3_reg;
        tmp_6_reg_1801_pp0_iter5_reg <= tmp_6_reg_1801_pp0_iter4_reg;
        tmp_6_reg_1801_pp0_iter6_reg <= tmp_6_reg_1801_pp0_iter5_reg;
        trunc_ln674_reg_1757_pp0_iter3_reg <= trunc_ln674_reg_1757;
        trunc_ln674_reg_1757_pp0_iter4_reg <= trunc_ln674_reg_1757_pp0_iter3_reg;
        trunc_ln674_reg_1757_pp0_iter5_reg <= trunc_ln674_reg_1757_pp0_iter4_reg;
        trunc_ln674_reg_1757_pp0_iter6_reg <= trunc_ln674_reg_1757_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp120_read_read_fu_216_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln394_fu_616_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln411_reg_1655 <= and_ln411_fu_679_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln492_fu_695_p2) & (cmp352_read_read_fu_282_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln394_fu_616_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln491_reg_1673 <= and_ln491_fu_713_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln491_reg_1673_pp0_iter1_reg <= and_ln491_reg_1673;
        and_ln492_reg_1665_pp0_iter1_reg <= and_ln492_reg_1665;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln1065_reg_1659_pp0_iter1_reg <= icmp_ln1065_reg_1659;
        icmp_ln394_reg_1635 <= icmp_ln394_fu_616_p2;
        icmp_ln394_reg_1635_pp0_iter1_reg <= icmp_ln394_reg_1635;
        icmp_ln494_reg_1669_pp0_iter1_reg <= icmp_ln494_reg_1669;
        j_1_reg_1630 <= ap_sig_allocacmp_j_1;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp352_read_read_fu_282_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln394_fu_616_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln492_reg_1665 <= and_ln492_fu_695_p2;
        icmp_ln1065_reg_1659 <= icmp_ln1065_fu_689_p2;
        icmp_ln494_reg_1669 <= icmp_ln494_fu_701_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_P0Buf_V_7_reg_547 <= ap_phi_reg_pp0_iter0_P0Buf_V_7_reg_547;
        ap_phi_reg_pp0_iter1_P1Buf_V_8_reg_558 <= ap_phi_reg_pp0_iter0_P1Buf_V_8_reg_558;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_P0Buf_V_7_reg_547 <= ap_phi_reg_pp0_iter1_P0Buf_V_7_reg_547;
        ap_phi_reg_pp0_iter2_P1Buf_V_8_reg_558 <= ap_phi_reg_pp0_iter1_P1Buf_V_8_reg_558;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln394_fu_616_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1695_reg_1650 <= icmp_ln1695_fu_667_p2;
        indexx_pre_comp_V_reg_1639 <= indexy_pre_comp_V_scaleCompute_17_42_20_48_16_1_s_fu_191_p_dout0;
        trunc_ln884_reg_1645 <= trunc_ln884_fu_659_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((cmp352 == 1'd1) & (1'd1 == and_ln492_reg_1665_pp0_iter1_reg) & (icmp_ln494_reg_1669_pp0_iter1_reg == 1'd1)) | ((1'd0 == and_ln492_reg_1665_pp0_iter1_reg) & (cmp352 == 1'd1) & (1'd1 == and_ln491_reg_1673_pp0_iter1_reg))))) begin
        tmp_11_reg_1822 <= {{P0Buf_V_10_fu_915_p3[23:16]}};
        tmp_6_reg_1801 <= {{P0Buf_V_10_fu_915_p3[15:8]}};
        trunc_ln674_reg_1757 <= trunc_ln674_fu_922_p1;
        zext_ln1541_10_reg_1812[7 : 0] <= zext_ln1541_10_fu_1023_p1[7 : 0];
        zext_ln1541_2_reg_1768[7 : 0] <= zext_ln1541_2_fu_934_p1[7 : 0];
        zext_ln1541_4_reg_1785[7 : 0] <= zext_ln1541_4_fu_971_p1[7 : 0];
        zext_ln1541_6_reg_1791[7 : 0] <= zext_ln1541_6_fu_975_p1[7 : 0];
        zext_ln1541_8_reg_1806[7 : 0] <= zext_ln1541_8_fu_1019_p1[7 : 0];
        zext_ln1541_reg_1762[7 : 0] <= zext_ln1541_fu_930_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((cmp352 == 1'd1) & (1'd1 == and_ln492_reg_1665_pp0_iter2_reg) & (icmp_ln494_reg_1669_pp0_iter2_reg == 1'd1)) | ((1'd0 == and_ln492_reg_1665_pp0_iter2_reg) & (cmp352 == 1'd1) & (1'd1 == and_ln491_reg_1673_pp0_iter2_reg))))) begin
        val0_V_1_reg_1844 <= val0_V_1_fu_1152_p2;
        val0_V_2_reg_1854 <= val0_V_2_fu_1213_p2;
        val0_V_reg_1827 <= val0_V_fu_1088_p2;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln394_fu_616_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter6_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln394_reg_1635_pp0_iter1_reg == 1'd1)) begin
        if ((first_row_index_4_read_reg_1617 == 32'd1)) begin
            ap_phi_mux_P0Buf_V_6_phi_fu_522_p6 = line_buffer_V_1_q1;
        end else if ((~(first_row_index_4_read_reg_1617 == 32'd0) & ~(first_row_index_4_read_reg_1617 == 32'd1))) begin
            ap_phi_mux_P0Buf_V_6_phi_fu_522_p6 = line_buffer_V_2_q1;
        end else if ((first_row_index_4_read_reg_1617 == 32'd0)) begin
            ap_phi_mux_P0Buf_V_6_phi_fu_522_p6 = line_buffer_V_q1;
        end else begin
            ap_phi_mux_P0Buf_V_6_phi_fu_522_p6 = ap_phi_reg_pp0_iter2_P0Buf_V_6_reg_519;
        end
    end else begin
        ap_phi_mux_P0Buf_V_6_phi_fu_522_p6 = ap_phi_reg_pp0_iter2_P0Buf_V_6_reg_519;
    end
end

always @ (*) begin
    if ((icmp_ln394_reg_1635_pp0_iter1_reg == 1'd1)) begin
        if ((first_row_index_4_read_reg_1617 == 32'd1)) begin
            ap_phi_mux_P1Buf_V_9_phi_fu_536_p6 = line_buffer_V_2_q1;
        end else if ((~(first_row_index_4_read_reg_1617 == 32'd0) & ~(first_row_index_4_read_reg_1617 == 32'd1))) begin
            ap_phi_mux_P1Buf_V_9_phi_fu_536_p6 = line_buffer_V_q1;
        end else if ((first_row_index_4_read_reg_1617 == 32'd0)) begin
            ap_phi_mux_P1Buf_V_9_phi_fu_536_p6 = line_buffer_V_1_q1;
        end else begin
            ap_phi_mux_P1Buf_V_9_phi_fu_536_p6 = ap_phi_reg_pp0_iter2_P1Buf_V_9_reg_533;
        end
    end else begin
        ap_phi_mux_P1Buf_V_9_phi_fu_536_p6 = ap_phi_reg_pp0_iter2_P1Buf_V_9_reg_533;
    end
end

always @ (*) begin
    if (((cmp120 == 1'd1) & (1'd1 == and_ln411_reg_1655) & (icmp_ln394_reg_1635 == 1'd1))) begin
        ap_phi_mux_flag_write_phi_fu_508_p6 = 1'd1;
    end else begin
        ap_phi_mux_flag_write_phi_fu_508_p6 = ap_phi_reg_pp0_iter1_flag_write_reg_504;
    end
end

always @ (*) begin
    if (((cmp120 == 1'd1) & (1'd1 == and_ln411_reg_1655) & (icmp_ln394_reg_1635 == 1'd1))) begin
        ap_phi_mux_read_pixel_1_phi_fu_490_p6 = rgb_mat_data83_dout;
    end else begin
        ap_phi_mux_read_pixel_1_phi_fu_490_p6 = ap_phi_reg_pp0_iter1_read_pixel_1_reg_486;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_j_1 = 31'd0;
    end else begin
        ap_sig_allocacmp_j_1 = j_fu_176;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1497_ce = 1'b1;
    end else begin
        grp_fu_1497_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1504_ce = 1'b1;
    end else begin
        grp_fu_1504_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1511_ce = 1'b1;
    end else begin
        grp_fu_1511_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1518_ce = 1'b1;
    end else begin
        grp_fu_1518_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1525_ce = 1'b1;
    end else begin
        grp_fu_1525_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1534_ce = 1'b1;
    end else begin
        grp_fu_1534_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1543_ce = 1'b1;
    end else begin
        grp_fu_1543_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1552_ce = 1'b1;
    end else begin
        grp_fu_1552_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1561_ce = 1'b1;
    end else begin
        grp_fu_1561_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1570_ce = 1'b1;
    end else begin
        grp_fu_1570_ce = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln394_reg_1635_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indexy_V_1_out_ap_vld = 1'b1;
    end else begin
        indexy_V_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_229)) begin
        if ((1'b1 == ap_condition_633)) begin
            line_buffer_V_1_address0 = zext_ln394_fu_734_p1;
        end else if (((icmp_ln394_reg_1635 == 1'd1) & (first_row_index_4_read_reg_1617 == 32'd0))) begin
            line_buffer_V_1_address0 = line_buffer_V_1_addr_1_gep_fu_430_p3;
        end else if ((1'b1 == ap_condition_387)) begin
            line_buffer_V_1_address0 = zext_ln436_fu_877_p1;
        end else begin
            line_buffer_V_1_address0 = 'bx;
        end
    end else begin
        line_buffer_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1517)) begin
        if ((first_row_index_4_read_reg_1617 == 32'd0)) begin
            line_buffer_V_1_address1 = line_buffer_V_1_addr_gep_fu_422_p3;
        end else if (((icmp_ln1065_reg_1659 == 1'd0) & (first_row_index_4_read_reg_1617 == 32'd1))) begin
            line_buffer_V_1_address1 = zext_ln435_fu_867_p1;
        end else begin
            line_buffer_V_1_address1 = 'bx;
        end
    end else begin
        line_buffer_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln394_reg_1635 == 1'd1) & (icmp_ln1065_reg_1659 == 1'd0) & (first_row_index_4_read_reg_1617 == 32'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln394_reg_1635 == 1'd1) & (first_row_index_4_read_reg_1617 == 32'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(first_row_index_4_read_reg_1617 == 32'd0) & ~(first_row_index_4_read_reg_1617 == 32'd1) & (ap_phi_mux_flag_write_phi_fu_508_p6 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        line_buffer_V_1_ce0 = 1'b1;
    end else begin
        line_buffer_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln394_reg_1635 == 1'd1) & (icmp_ln1065_reg_1659 == 1'd0) & (first_row_index_4_read_reg_1617 == 32'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln394_reg_1635 == 1'd1) & (first_row_index_4_read_reg_1617 == 32'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        line_buffer_V_1_ce1 = 1'b1;
    end else begin
        line_buffer_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(first_row_index_4_read_reg_1617 == 32'd0) & ~(first_row_index_4_read_reg_1617 == 32'd1) & (ap_phi_mux_flag_write_phi_fu_508_p6 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        line_buffer_V_1_we0 = 1'b1;
    end else begin
        line_buffer_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_229)) begin
        if ((1'b1 == ap_condition_412)) begin
            line_buffer_V_2_address0 = line_buffer_V_2_addr_1_gep_fu_454_p3;
        end else if (((ap_phi_mux_flag_write_phi_fu_508_p6 == 1'd1) & (first_row_index_4_read_reg_1617 == 32'd0))) begin
            line_buffer_V_2_address0 = zext_ln394_fu_734_p1;
        end else if (((icmp_ln394_reg_1635 == 1'd1) & (first_row_index_4_read_reg_1617 == 32'd1))) begin
            line_buffer_V_2_address0 = zext_ln436_fu_877_p1;
        end else begin
            line_buffer_V_2_address0 = 'bx;
        end
    end else begin
        line_buffer_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1517)) begin
        if ((1'b1 == ap_condition_1523)) begin
            line_buffer_V_2_address1 = line_buffer_V_2_addr_gep_fu_446_p3;
        end else if ((first_row_index_4_read_reg_1617 == 32'd1)) begin
            line_buffer_V_2_address1 = zext_ln435_fu_867_p1;
        end else begin
            line_buffer_V_2_address1 = 'bx;
        end
    end else begin
        line_buffer_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_phi_mux_flag_write_phi_fu_508_p6 == 1'd1) & (first_row_index_4_read_reg_1617 == 32'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln394_reg_1635 == 1'd1) & (first_row_index_4_read_reg_1617 == 32'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(first_row_index_4_read_reg_1617 == 32'd0) & ~(first_row_index_4_read_reg_1617 == 32'd1) & (icmp_ln394_reg_1635 == 1'd1) & (icmp_ln1065_reg_1659 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        line_buffer_V_2_ce0 = 1'b1;
    end else begin
        line_buffer_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln394_reg_1635 == 1'd1) & (first_row_index_4_read_reg_1617 == 32'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(first_row_index_4_read_reg_1617 == 32'd0) & ~(first_row_index_4_read_reg_1617 == 32'd1) & (icmp_ln394_reg_1635 == 1'd1) & (icmp_ln1065_reg_1659 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        line_buffer_V_2_ce1 = 1'b1;
    end else begin
        line_buffer_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_flag_write_phi_fu_508_p6 == 1'd1) & (first_row_index_4_read_reg_1617 == 32'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        line_buffer_V_2_we0 = 1'b1;
    end else begin
        line_buffer_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_229)) begin
        if ((1'b1 == ap_condition_411)) begin
            line_buffer_V_address0 = line_buffer_V_addr_1_gep_fu_470_p3;
        end else if ((1'b1 == ap_condition_399)) begin
            line_buffer_V_address0 = zext_ln436_fu_877_p1;
        end else if (((ap_phi_mux_flag_write_phi_fu_508_p6 == 1'd1) & (first_row_index_4_read_reg_1617 == 32'd1))) begin
            line_buffer_V_address0 = zext_ln394_fu_734_p1;
        end else begin
            line_buffer_V_address0 = 'bx;
        end
    end else begin
        line_buffer_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1517)) begin
        if ((~(first_row_index_4_read_reg_1617 == 32'd0) & ~(first_row_index_4_read_reg_1617 == 32'd1))) begin
            line_buffer_V_address1 = line_buffer_V_addr_gep_fu_462_p3;
        end else if (((icmp_ln1065_reg_1659 == 1'd0) & (first_row_index_4_read_reg_1617 == 32'd0))) begin
            line_buffer_V_address1 = zext_ln435_fu_867_p1;
        end else begin
            line_buffer_V_address1 = 'bx;
        end
    end else begin
        line_buffer_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_phi_mux_flag_write_phi_fu_508_p6 == 1'd1) & (first_row_index_4_read_reg_1617 == 32'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln394_reg_1635 == 1'd1) & (icmp_ln1065_reg_1659 == 1'd0) & (first_row_index_4_read_reg_1617 == 32'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(first_row_index_4_read_reg_1617 == 32'd0) & ~(first_row_index_4_read_reg_1617 == 32'd1) & (icmp_ln394_reg_1635 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        line_buffer_V_ce0 = 1'b1;
    end else begin
        line_buffer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln394_reg_1635 == 1'd1) & (icmp_ln1065_reg_1659 == 1'd0) & (first_row_index_4_read_reg_1617 == 32'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(first_row_index_4_read_reg_1617 == 32'd0) & ~(first_row_index_4_read_reg_1617 == 32'd1) & (icmp_ln394_reg_1635 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        line_buffer_V_ce1 = 1'b1;
    end else begin
        line_buffer_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_flag_write_phi_fu_508_p6 == 1'd1) & (first_row_index_4_read_reg_1617 == 32'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        line_buffer_V_we0 = 1'b1;
    end else begin
        line_buffer_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln394_reg_1635_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        nextYScale_V_1_out_ap_vld = 1'b1;
    end else begin
        nextYScale_V_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op319_write_state8 == 1'b1))) begin
        resize_out_mat_data84_blk_n = resize_out_mat_data84_full_n;
    end else begin
        resize_out_mat_data84_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op319_write_state8 == 1'b1))) begin
        resize_out_mat_data84_write = 1'b1;
    end else begin
        resize_out_mat_data84_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op95_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rgb_mat_data83_blk_n = rgb_mat_data83_empty_n;
    end else begin
        rgb_mat_data83_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op95_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rgb_mat_data83_read = 1'b1;
    end else begin
        rgb_mat_data83_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign P0Buf_V_10_fu_915_p3 = ((icmp_ln1065_reg_1659_pp0_iter1_reg[0:0] == 1'b1) ? ap_phi_mux_P1Buf_V_9_phi_fu_536_p6 : ap_phi_mux_P0Buf_V_6_phi_fu_522_p6);

assign P0Buf_V_11_fu_1047_p3 = ((icmp_ln1065_reg_1659_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_P1Buf_V_8_reg_558 : ap_phi_reg_pp0_iter3_P0Buf_V_7_reg_547);

assign P4_V_1_fu_1338_p3 = {{tmp_6_reg_1801_pp0_iter6_reg}, {10'd0}};

assign P4_V_2_fu_1408_p3 = {{tmp_11_reg_1822_pp0_iter6_reg}, {10'd0}};

assign P4_V_fu_1268_p3 = {{trunc_ln674_reg_1757_pp0_iter6_reg}, {10'd0}};

assign Wx_V_fu_901_p4 = {{ret_V_6_fu_838_p2[23:12]}};

assign Wxy_V_fu_1228_p1 = grp_fu_1497_p2;

assign Wxy_V_fu_1228_p4 = {{Wxy_V_fu_1228_p1[21:10]}};

assign Wy_V_fu_887_p4 = {{ret_V_fu_747_p2[23:12]}};

assign add_ln394_fu_622_p2 = (ap_sig_allocacmp_j_1 + 31'd1);

assign and_ln411_fu_679_p2 = (icmp_ln413_fu_673_p2 & icmp_ln1077_1);

assign and_ln491_fu_713_p2 = (icmp_ln494_fu_701_p2 & icmp_ln1065_1_fu_707_p2);

assign and_ln492_fu_695_p2 = (icmp_ln1065_fu_689_p2 & cmp357);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((resize_out_mat_data84_full_n == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_predicate_op319_write_state8 == 1'b1)) | ((ap_predicate_op95_read_state2 == 1'b1) & (rgb_mat_data83_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((resize_out_mat_data84_full_n == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_predicate_op319_write_state8 == 1'b1)) | ((ap_predicate_op95_read_state2 == 1'b1) & (rgb_mat_data83_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((resize_out_mat_data84_full_n == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (ap_predicate_op319_write_state8 == 1'b1)) | ((ap_predicate_op95_read_state2 == 1'b1) & (rgb_mat_data83_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op95_read_state2 == 1'b1) & (rgb_mat_data83_empty_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_pp0_stage0_iter7 = ((resize_out_mat_data84_full_n == 1'b0) & (ap_predicate_op319_write_state8 == 1'b1));
end

always @ (*) begin
    ap_condition_1517 = ((icmp_ln394_reg_1635 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_1523 = (~(first_row_index_4_read_reg_1617 == 32'd0) & ~(first_row_index_4_read_reg_1617 == 32'd1) & (icmp_ln1065_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_condition_229 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_272 = (~(first_row_index_4_read_reg_1617 == 32'd0) & ~(first_row_index_4_read_reg_1617 == 32'd1) & (icmp_ln394_reg_1635_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_387 = ((icmp_ln394_reg_1635 == 1'd1) & (icmp_ln1065_reg_1659 == 1'd0) & (first_row_index_4_read_reg_1617 == 32'd1));
end

always @ (*) begin
    ap_condition_399 = ((icmp_ln394_reg_1635 == 1'd1) & (icmp_ln1065_reg_1659 == 1'd0) & (first_row_index_4_read_reg_1617 == 32'd0));
end

always @ (*) begin
    ap_condition_411 = (~(first_row_index_4_read_reg_1617 == 32'd0) & ~(first_row_index_4_read_reg_1617 == 32'd1) & (icmp_ln394_reg_1635 == 1'd1));
end

always @ (*) begin
    ap_condition_412 = (~(first_row_index_4_read_reg_1617 == 32'd0) & ~(first_row_index_4_read_reg_1617 == 32'd1) & (icmp_ln394_reg_1635 == 1'd1) & (icmp_ln1065_reg_1659 == 1'd0));
end

always @ (*) begin
    ap_condition_633 = (~(first_row_index_4_read_reg_1617 == 32'd0) & ~(first_row_index_4_read_reg_1617 == 32'd1) & (ap_phi_mux_flag_write_phi_fu_508_p6 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_P0Buf_V_7_reg_547 = 'bx;

assign ap_phi_reg_pp0_iter0_P1Buf_V_8_reg_558 = 'bx;

assign ap_phi_reg_pp0_iter0_flag_write_reg_504 = 'bx;

assign ap_phi_reg_pp0_iter1_read_pixel_1_reg_486 = 'bx;

assign ap_phi_reg_pp0_iter2_P0Buf_V_6_reg_519 = 'bx;

assign ap_phi_reg_pp0_iter2_P1Buf_V_9_reg_533 = 'bx;

always @ (*) begin
    ap_predicate_op319_write_state8 = (((1'd0 == and_ln492_reg_1665_pp0_iter6_reg) & (cmp352 == 1'd1) & (1'd1 == and_ln491_reg_1673_pp0_iter6_reg)) | ((icmp_ln494_reg_1669_pp0_iter6_reg == 1'd1) & (cmp352 == 1'd1) & (1'd1 == and_ln492_reg_1665_pp0_iter6_reg)));
end

always @ (*) begin
    ap_predicate_op95_read_state2 = ((cmp120 == 1'd1) & (1'd1 == and_ln411_reg_1655) & (icmp_ln394_reg_1635 == 1'd1));
end

assign cmp120_read_read_fu_216_p2 = cmp120;

assign cmp352_read_read_fu_282_p2 = cmp352;

assign empty_fu_848_p1 = idx_2_fu_814_p3[11:0];

assign first_row_index_4_read_reg_1617 = first_row_index_4;

assign grp_fu_1497_p0 = grp_fu_1497_p00;

assign grp_fu_1497_p00 = Wx_V_fu_901_p4;

assign grp_fu_1497_p1 = grp_fu_1497_p10;

assign grp_fu_1497_p10 = Wy_V_fu_887_p4;

assign grp_fu_1504_p0 = zext_ln1319_fu_948_p1;

assign grp_fu_1511_p0 = zext_ln1319_fu_948_p1;

assign grp_fu_1518_p0 = zext_ln1319_fu_948_p1;

assign grp_fu_1525_p0 = zext_ln1319_1_fu_1103_p1;

assign grp_fu_1534_p0 = zext_ln1319_1_fu_1103_p1;

assign grp_fu_1543_p0 = zext_ln1319_1_fu_1103_p1;

assign grp_fu_1552_p0 = zext_ln864_1_fu_1237_p1;

assign grp_fu_1561_p0 = zext_ln864_1_fu_1237_p1;

assign grp_fu_1570_p0 = zext_ln864_1_fu_1237_p1;

assign icmp_ln1049_1_fu_794_p2 = ((trunc_ln1049_fu_790_p1 == 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln1049_2_fu_1310_p2 = ((trunc_ln1049_1_fu_1306_p1 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln1049_3_fu_1380_p2 = ((trunc_ln1049_2_fu_1376_p1 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln1049_4_fu_1450_p2 = ((trunc_ln1049_3_fu_1446_p1 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln1049_fu_637_p2 = ((indexy_pre_V != 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln1065_1_fu_707_p2 = ((zext_ln1065_fu_685_p1 == op2_assign_2) ? 1'b1 : 1'b0);

assign icmp_ln1065_fu_689_p2 = ((op2_assign == zext_ln1065_fu_685_p1) ? 1'b1 : 1'b0);

assign icmp_ln1695_fu_667_p2 = (($signed(sext_ln1696_fu_663_p1) > $signed(shl_i_i_i_i_i)) ? 1'b1 : 1'b0);

assign icmp_ln394_fu_616_p2 = (($signed(zext_ln394_1_fu_612_p1) < $signed(loop_col_count)) ? 1'b1 : 1'b0);

assign icmp_ln413_fu_673_p2 = (($signed(zext_ln394_1_fu_612_p1) < $signed(p_read1)) ? 1'b1 : 1'b0);

assign icmp_ln494_fu_701_p2 = (($signed(zext_ln394_1_fu_612_p1) < $signed(p_read3)) ? 1'b1 : 1'b0);

assign idx_2_fu_814_p3 = ((p_Result_1_fu_782_p3[0:0] == 1'b1) ? select_ln1048_1_fu_806_p3 : trunc_ln_fu_772_p4);

assign idx_fu_844_p1 = idx_2_fu_814_p3;

assign idx_nxt_fu_861_p2 = (empty_fu_848_p1 + zext_ln433_fu_857_p1);

assign indexx_pre_V_3_fu_759_p3 = ((icmp_ln1695_reg_1650[0:0] == 1'b1) ? indexx_pre_V_1 : indexx_pre_comp_V_reg_1639);

assign indexx_pre_V_fu_764_p3 = ((tmp_2_fu_752_p3[0:0] == 1'b1) ? 42'd0 : indexx_pre_V_3_fu_759_p3);

assign indexy_V_1_out = tmp_fu_172;

assign indexy_pre_comp_V_scaleCompute_17_42_20_48_16_1_s_fu_191_p_din1 = zext_ln400_fu_632_p1;

assign indexy_pre_comp_V_scaleCompute_17_42_20_48_16_1_s_fu_191_p_din2 = trunc_ln3;

assign line_buffer_V_1_addr_1_gep_fu_430_p3 = zext_ln436_fu_877_p1;

assign line_buffer_V_1_addr_gep_fu_422_p3 = zext_ln435_fu_867_p1;

assign line_buffer_V_1_d0 = ap_phi_mux_read_pixel_1_phi_fu_490_p6;

assign line_buffer_V_2_addr_1_gep_fu_454_p3 = zext_ln436_fu_877_p1;

assign line_buffer_V_2_addr_gep_fu_446_p3 = zext_ln435_fu_867_p1;

assign line_buffer_V_2_d0 = ap_phi_mux_read_pixel_1_phi_fu_490_p6;

assign line_buffer_V_addr_1_gep_fu_470_p3 = zext_ln436_fu_877_p1;

assign line_buffer_V_addr_gep_fu_462_p3 = zext_ln435_fu_867_p1;

assign line_buffer_V_d0 = ap_phi_mux_read_pixel_1_phi_fu_490_p6;

assign nextYScale_V_1_out = nextYScale_V_1_fu_168;

assign not_cmp_i_i176_fu_852_p2 = ((idx_fu_844_p1 != tmp_V) ? 1'b1 : 1'b0);

assign p_Result_1_fu_782_p3 = indexx_pre_V_fu_764_p3[32'd41];

assign p_Result_6_fu_1298_p3 = ret_V_8_fu_1282_p2[32'd23];

assign p_Result_7_fu_1368_p3 = ret_V_12_fu_1352_p2[32'd23];

assign p_Result_8_fu_1438_p3 = ret_V_16_fu_1422_p2[32'd23];

assign p_Result_read_read_fu_240_p2 = p_Result_s;

assign resize_out_mat_data84_din = {{{ret_V_18_fu_1470_p3}, {ret_V_14_fu_1400_p3}}, {ret_V_10_fu_1330_p3}};

assign ret_V_10_fu_1330_p3 = ((p_Result_6_fu_1298_p3[0:0] == 1'b1) ? select_ln1048_3_fu_1322_p3 : trunc_ln1029_1_fu_1288_p4);

assign ret_V_12_fu_1352_p2 = ($signed(sext_ln1393_4_fu_1345_p1) + $signed(zext_ln1393_1_fu_1348_p1));

assign ret_V_13_fu_1386_p2 = (trunc_ln1029_2_fu_1358_p4 + 8'd1);

assign ret_V_14_fu_1400_p3 = ((p_Result_7_fu_1368_p3[0:0] == 1'b1) ? select_ln1048_4_fu_1392_p3 : trunc_ln1029_2_fu_1358_p4);

assign ret_V_16_fu_1422_p2 = ($signed(sext_ln1393_7_fu_1415_p1) + $signed(zext_ln1393_2_fu_1418_p1));

assign ret_V_17_fu_1456_p2 = (trunc_ln1029_3_fu_1428_p4 + 8'd1);

assign ret_V_18_fu_1470_p3 = ((p_Result_8_fu_1438_p3[0:0] == 1'b1) ? select_ln1048_5_fu_1462_p3 : trunc_ln1029_3_fu_1428_p4);

assign ret_V_19_fu_651_p0 = p_Result_s;

assign ret_V_19_fu_651_p3 = ((ret_V_19_fu_651_p0[0:0] == 1'b1) ? select_ln1048_fu_643_p3 : ret_V_17_cast);

assign ret_V_4_fu_800_p2 = (trunc_ln_fu_772_p4 + 17'd1);

assign ret_V_6_fu_838_p2 = (trunc_ln859_fu_834_p1 - rhs_1_fu_826_p3);

assign ret_V_8_fu_1282_p2 = ($signed(sext_ln1393_1_fu_1275_p1) + $signed(zext_ln1393_fu_1278_p1));

assign ret_V_9_fu_1316_p2 = (trunc_ln1029_1_fu_1288_p4 + 8'd1);

assign ret_V_fu_747_p2 = (indexy_pre_V_cast - rhs_fu_740_p3);

assign rhs_1_fu_826_p3 = {{trunc_ln884_1_fu_822_p1}, {22'd0}};

assign rhs_fu_740_p3 = {{trunc_ln884_reg_1645}, {22'd0}};

assign select_ln1048_1_fu_806_p3 = ((icmp_ln1049_1_fu_794_p2[0:0] == 1'b1) ? trunc_ln_fu_772_p4 : ret_V_4_fu_800_p2);

assign select_ln1048_3_fu_1322_p3 = ((icmp_ln1049_2_fu_1310_p2[0:0] == 1'b1) ? trunc_ln1029_1_fu_1288_p4 : ret_V_9_fu_1316_p2);

assign select_ln1048_4_fu_1392_p3 = ((icmp_ln1049_3_fu_1380_p2[0:0] == 1'b1) ? trunc_ln1029_2_fu_1358_p4 : ret_V_13_fu_1386_p2);

assign select_ln1048_5_fu_1462_p3 = ((icmp_ln1049_4_fu_1450_p2[0:0] == 1'b1) ? trunc_ln1029_3_fu_1428_p4 : ret_V_17_fu_1456_p2);

assign select_ln1048_fu_643_p3 = ((icmp_ln1049_fu_637_p2[0:0] == 1'b1) ? add_i_i_i_i_i368_i : ret_V_17_cast);

assign sext_ln1393_1_fu_1275_p1 = grp_fu_1552_p3;

assign sext_ln1393_4_fu_1345_p1 = grp_fu_1561_p3;

assign sext_ln1393_7_fu_1415_p1 = grp_fu_1570_p3;

assign sext_ln1696_fu_663_p0 = indexy_pre_comp_V_scaleCompute_17_42_20_48_16_1_s_fu_191_p_dout0;

assign sext_ln1696_fu_663_p1 = sext_ln1696_fu_663_p0;

assign sext_ln75_1_fu_1142_p1 = $signed(sub_ln75_4_fu_1138_p2);

assign sext_ln75_2_fu_1203_p1 = $signed(sub_ln75_8_fu_1199_p2);

assign sext_ln75_fu_1078_p1 = $signed(sub_ln75_fu_1074_p2);

assign sub_ln75_1_fu_1082_p2 = ($signed(sext_ln75_fu_1078_p1) - $signed(zext_ln1541_3_fu_1066_p1));

assign sub_ln75_4_fu_1138_p2 = (zext_ln1541_4_reg_1785 - zext_ln1541_6_reg_1791);

assign sub_ln75_5_fu_1146_p2 = ($signed(sext_ln75_1_fu_1142_p1) - $signed(zext_ln1541_7_fu_1130_p1));

assign sub_ln75_8_fu_1199_p2 = (zext_ln1541_8_reg_1806 - zext_ln1541_10_reg_1812);

assign sub_ln75_9_fu_1207_p2 = ($signed(sext_ln75_2_fu_1203_p1) - $signed(zext_ln1541_11_fu_1191_p1));

assign sub_ln75_fu_1074_p2 = (zext_ln1541_reg_1762 - zext_ln1541_2_reg_1768);

assign tmp_10_fu_1177_p4 = {{ap_phi_reg_pp0_iter3_P1Buf_V_8_reg_558[23:16]}};

assign tmp_2_fu_752_p3 = indexx_pre_comp_V_reg_1639[32'd41];

assign tmp_3_fu_961_p4 = {{ap_phi_mux_P1Buf_V_9_phi_fu_536_p6[15:8]}};

assign tmp_4_fu_1106_p4 = {{P0Buf_V_11_fu_1047_p3[15:8]}};

assign tmp_5_fu_1116_p4 = {{ap_phi_reg_pp0_iter3_P1Buf_V_8_reg_558[15:8]}};

assign tmp_7_fu_999_p4 = {{P0Buf_V_10_fu_915_p3[23:16]}};

assign tmp_8_fu_1009_p4 = {{ap_phi_mux_P1Buf_V_9_phi_fu_536_p6[23:16]}};

assign tmp_9_fu_1167_p4 = {{P0Buf_V_11_fu_1047_p3[23:16]}};

assign tmp_s_fu_951_p4 = {{P0Buf_V_10_fu_915_p3[15:8]}};

assign trunc_ln1029_1_fu_1288_p4 = {{ret_V_8_fu_1282_p2[17:10]}};

assign trunc_ln1029_2_fu_1358_p4 = {{ret_V_12_fu_1352_p2[17:10]}};

assign trunc_ln1029_3_fu_1428_p4 = {{ret_V_16_fu_1422_p2[17:10]}};

assign trunc_ln1049_1_fu_1306_p1 = ret_V_8_fu_1282_p2[9:0];

assign trunc_ln1049_2_fu_1376_p1 = ret_V_12_fu_1352_p2[9:0];

assign trunc_ln1049_3_fu_1446_p1 = ret_V_16_fu_1422_p2[9:0];

assign trunc_ln1049_fu_790_p1 = indexx_pre_V_fu_764_p3[21:0];

assign trunc_ln400_fu_628_p1 = ap_sig_allocacmp_j_1[19:0];

assign trunc_ln674_1_fu_926_p1 = ap_phi_mux_P1Buf_V_9_phi_fu_536_p6[7:0];

assign trunc_ln674_2_fu_1054_p1 = P0Buf_V_11_fu_1047_p3[7:0];

assign trunc_ln674_3_fu_1058_p1 = ap_phi_reg_pp0_iter3_P1Buf_V_8_reg_558[7:0];

assign trunc_ln674_fu_922_p1 = P0Buf_V_10_fu_915_p3[7:0];

assign trunc_ln859_fu_834_p1 = indexx_pre_V_fu_764_p3[23:0];

assign trunc_ln884_1_fu_822_p1 = idx_2_fu_814_p3[1:0];

assign trunc_ln884_fu_659_p1 = ret_V_19_fu_651_p3[1:0];

assign trunc_ln_fu_772_p4 = {{indexx_pre_V_fu_764_p3[38:22]}};

assign val0_V_1_fu_1152_p2 = (sub_ln75_5_fu_1146_p2 + zext_ln1541_5_fu_1126_p1);

assign val0_V_2_fu_1213_p2 = (sub_ln75_9_fu_1207_p2 + zext_ln1541_9_fu_1187_p1);

assign val0_V_fu_1088_p2 = (sub_ln75_1_fu_1082_p2 + zext_ln1541_1_fu_1062_p1);

assign val1_V_1_fu_979_p2 = (zext_ln1541_6_fu_975_p1 - zext_ln1541_4_fu_971_p1);

assign val1_V_2_fu_1027_p2 = (zext_ln1541_10_fu_1023_p1 - zext_ln1541_8_fu_1019_p1);

assign val1_V_fu_938_p2 = (zext_ln1541_2_fu_934_p1 - zext_ln1541_fu_930_p1);

assign val2_V_1_fu_1158_p2 = (zext_ln75_1_fu_1134_p1 - zext_ln1541_4_reg_1785);

assign val2_V_2_fu_1219_p2 = (zext_ln75_2_fu_1195_p1 - zext_ln1541_8_reg_1806);

assign val2_V_fu_1094_p2 = (zext_ln75_fu_1070_p1 - zext_ln1541_reg_1762);

assign zext_ln1065_fu_685_p1 = ret_V_19_fu_651_p3;

assign zext_ln1319_1_fu_1103_p1 = Wx_V_reg_1747_pp0_iter2_reg;

assign zext_ln1319_fu_948_p1 = Wy_V_reg_1737;

assign zext_ln1393_1_fu_1348_p1 = P4_V_1_fu_1338_p3;

assign zext_ln1393_2_fu_1418_p1 = P4_V_2_fu_1408_p3;

assign zext_ln1393_fu_1278_p1 = P4_V_fu_1268_p3;

assign zext_ln1541_10_fu_1023_p1 = tmp_8_fu_1009_p4;

assign zext_ln1541_11_fu_1191_p1 = tmp_9_fu_1167_p4;

assign zext_ln1541_1_fu_1062_p1 = trunc_ln674_3_fu_1058_p1;

assign zext_ln1541_2_fu_934_p1 = trunc_ln674_1_fu_926_p1;

assign zext_ln1541_3_fu_1066_p1 = trunc_ln674_2_fu_1054_p1;

assign zext_ln1541_4_fu_971_p1 = tmp_s_fu_951_p4;

assign zext_ln1541_5_fu_1126_p1 = tmp_5_fu_1116_p4;

assign zext_ln1541_6_fu_975_p1 = tmp_3_fu_961_p4;

assign zext_ln1541_7_fu_1130_p1 = tmp_4_fu_1106_p4;

assign zext_ln1541_8_fu_1019_p1 = tmp_7_fu_999_p4;

assign zext_ln1541_9_fu_1187_p1 = tmp_10_fu_1177_p4;

assign zext_ln1541_fu_930_p1 = trunc_ln674_fu_922_p1;

assign zext_ln394_1_fu_612_p1 = ap_sig_allocacmp_j_1;

assign zext_ln394_fu_734_p1 = j_1_reg_1630;

assign zext_ln400_fu_632_p1 = trunc_ln400_fu_628_p1;

assign zext_ln433_fu_857_p1 = not_cmp_i_i176_fu_852_p2;

assign zext_ln435_fu_867_p1 = idx_2_fu_814_p3;

assign zext_ln436_fu_877_p1 = idx_nxt_fu_861_p2;

assign zext_ln75_1_fu_1134_p1 = tmp_4_fu_1106_p4;

assign zext_ln75_2_fu_1195_p1 = tmp_9_fu_1167_p4;

assign zext_ln75_fu_1070_p1 = trunc_ln674_2_fu_1054_p1;

assign zext_ln864_1_fu_1237_p1 = Wxy_V_fu_1228_p4;

always @ (posedge ap_clk) begin
    zext_ln1541_reg_1762[8] <= 1'b0;
    zext_ln1541_2_reg_1768[8] <= 1'b0;
    zext_ln1541_4_reg_1785[8] <= 1'b0;
    zext_ln1541_6_reg_1791[8] <= 1'b0;
    zext_ln1541_8_reg_1806[8] <= 1'b0;
    zext_ln1541_10_reg_1812[8] <= 1'b0;
end

endmodule //pp_pipeline_accel_resizeNNBilinear_9_2160_3840_1_720_720_1_9_Pipeline_VITIS_LOOP_394_5
