# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runfullAdder64bit.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:55 on Oct 21,2020
# vlog -reportprogress 300 ./fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 18:31:55 on Oct 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:55 on Oct 21,2020
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 18:31:55 on Oct 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:55 on Oct 21,2020
# vlog -reportprogress 300 ./norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 18:31:55 on Oct 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work fullAdder64bit_testbench 
# Start time: 18:31:55 on Oct 21,2020
# Loading sv_std.std
# Loading work.fullAdder64bit_testbench
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: wutzk  Hostname: LAPTOP-I94GQIDU  ProcessID: 812
#           Attempting to use alternate WLF file "./wlftjj9air".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjj9air
# ** Error: (vish-4014) No objects found matching '/fullAdder64bit_testbench/cin'.
# Executing ONERROR command at macro ./wave_fullAdder64bit.do line 8
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./fullAdder64bit.sv(64)
#    Time: 95 ns  Iteration: 1  Instance: /fullAdder64bit_testbench
# Break in Module fullAdder64bit_testbench at ./fullAdder64bit.sv line 64
# End time: 18:38:37 on Oct 21,2020, Elapsed time: 0:06:42
# Errors: 3, Warnings: 2
