In progress \
&emsp;[Add Zvbb extension](https://github.com/riscv/sail-riscv/pull/558) \
&emsp;[zcmp扩展](https://github.com/riscv/sail-riscv/pull/610) \
&emsp;[zcmp测试](https://github.com/riscv-software-src/riscv-tests/pull/592) \
&emsp;[重构v扩展，使用更安全的bits](https://github.com/riscv/sail-riscv/pull/622) \
&emsp;[Remove pc alignment mask](https://github.com/riscv/sail-riscv/pull/618)
