{
  "metadata": {
    "component_name": "W25Q128JW",
    "manufacturer": "Winbond",
    "key_specifications": "1.8V 128M-bit Serial Flash Memory with Dual, Quad SPI, Industrial & Industrial Plus Grade, 4KB/32KB/64KB Erase, 256-Byte Page Program, Up to 133MHz Clock Frequency, Hardware and Software Write Protection Features",
    "applications": "Code shadowing to RAM, Executing code directly from Dual/Quad SPI (XIP), Storing voice, text and data in systems with limited space, pins and power",
    "grade": "A",
    "maker_pn": "W25Q128JW"
  },
  "page_summaries": [
    {
      "page_number": 1,
      "categories": [
        "Product Summary"
      ],
      "content": "W25Q128JW \n\n1.8V 128M-BIT \nSERIAL FLASH MEMORY WITH \nDUAL, QUAD SPI \nFor Industrial & Industrial Plus Grade",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 4,
      "categories": [
        "Product Summary"
      ],
      "content": "The W25Q128JW (128M-bit) Serial Flash memory provides a storage solution for systems with limited space, pins and power. The 25Q series offers flexibility and performance well beyond ordinary Serial Flash devices. They are ideal for code shadowing to RAM, executing code directly from Dual/Quad SPI (XIP) and storing voice, text and data.",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 5,
      "categories": [
        "Product Summary",
        "Electrical Characteristics"
      ],
      "content": "The W25Q128JW array is organized into 65,536 programmable pages of 256-bytes each. Up to 256 bytes can be programmed at a time. Pages can be erased in groups of 16 (4KB sector erase), groups of 128 (32KB block erase), groups of 256 (64KB block erase) or the entire chip (chip erase). The W25Q128JW has 4,096 erasable sectors and 256 erasable blocks respectively. The small 4KB sectors allow for greater flexibility in applications that require data and parameter storage.",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 6,
      "categories": [
        "Packaging Information"
      ],
      "content": "3.1 Pin Configuration SOIC 208-mil \n\nFigure 1a. W25Q128JW Pin Assignments, 8-pin SOIC 208-mil (Package Code S)\n\n3.2 Pad Configuration WSON 6x5-mm / 8x6-mm\n\nFigure 1b. W25Q128JW Pad Assignments, 8-pad WSON 6x5-mm / 8x6-mm (Package Code P / E)\n\n3.3 Pin Description SOIC 208-mil, WSON 6x5-mm / 8x6-mm",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 7,
      "categories": [
        "Packaging Information"
      ],
      "content": "3.4 Pin Configuration SOIC 300-mil \n\nFigure 1c. W25Q128JW Pin Assignments, 16-pin SOIC 300-mil (Package Code F) \n\n3.5 Pin Description SOIC 300-mil \nPIN NO. PIN NAME I/O FUNCTION \n1 /HOLD (IO3) I/O Hold Input (Data Input Output 3)(2) \n2 VCC  Power Supply \n3 /RESET I Reset Input(3) \n7 /CS I Chip Select Input \n8 DO (IO1) I/O Data Output (Data Input Output 1)(1) \n9 /WP (IO2) I/O Write Protect Input (Data Input Output 2)(2) \n10 GND  Ground \n15 DI (IO0) I/O Data Input (Data Input Output 0)(1) \n16 CLK I Serial Clock Input",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 8,
      "categories": [
        "Packaging Information"
      ],
      "content": "3.6 Ball Configuration TFBGA 8x6-mm (5x5 or 6x4 Ball Array) \n\nFigure 1d. W25Q128JW Ball Assignments, 24-ball TFBGA 8x6-mm (Package Code B & C) \n\n3.7 Ball Description TFBGA 8x6-mm \nBALL NO. PIN NAME I/O FUNCTION \nA4 /RESET I Reset Input(3) \nB2 CLK I Serial Clock Input \nB3 GND  Ground \nB4 VCC  Power Supply \nC2 /CS I Chip Select Input \nC4 /WP (IO2) I/O Write Protect Input (Data Input Output 2)(2) \nD2 DO (IO1) I/O Data Output (Data Input Output 1)(1) \nD3 DI (IO0) I/O Data Input (Data Input Output 0)(1) \nD4 /HOLD or /RESET \n(IO3) I/O Hold or Reset Input (Data Input Output 3)(2)",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 9,
      "categories": [
        "Packaging Information"
      ],
      "content": "3.8 Ball Configuration WLCSP \n\nFigure 1e. W25Q128JW Ball Assignments, 21-ball WLCSP (Package Code Y/K) \n\n3.9 Ball Description WLCSP21 \nBALL NO. PIN NAME I/O FUNCTION \nB3 VCC  Power Supply \nB4 /CS I Chip Select Input \nC3 /HOLD or /RESET  \n(IO3) I/O Hold Input or /RESET (Data Input Output 3)(2) \nC4 DO (IO1) I/O Data Output (Data Input Output 1)(1) \nD3 CLK I Serial Clock Input \nD4 /WP (IO2) I/O Write Protect Input (Data Input Output 2)(2) \nE3 DI (IO0) I/O Data Input (Data Input Output 0)(1) \nE4 GND  Ground",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 13,
      "categories": [
        "Reliability and Environmental Conditions"
      ],
      "content": "Write Protect Features\n- Device resets when VCC is below threshold\n- Time delay write disable after Power-up\n- Write enable/disable instructions and automatic write disable after erase or program\n- Software and Hardware (/WP pin) write protection using Status Registers\n- Additional Individual Block/Sector Locks for array protection\n- Write Protection using Power-down instruction\n- Lock Down write protection for Status Register until the next power-up\n- One Time Program (OTP) write protection for array and Security Registers using Status Register*\n\n*Note: This feature is available upon special flow. Please contact Winbond for details.",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 14,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "Three Status and Configuration Registers are provided for W25Q128JW. The Read Status Register-1/2/3 instructions can be used to provide status on the availability of the flash memory array, whether the device is write enabled or disabled, the state of write protection, Quad SPI setting, Security Register lock status, Erase/Program Suspend status, and output driver strength. The Write Status Register instruction can be used to configure the device write protection features, Quad SPI setting, Security Register OTP locks, and output driver strength.",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 15,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "- Erase/Write In Progress (BUSY) \u2013 Status Only\n- Write Enable Latch (WEL) \u2013 Status Only\n- Block Protect Bits (BP2, BP1, BP0) \u2013 Volatile/Non-Volatile Writable\n- Top/Bottom Block Protect (TB) \u2013 Volatile/Non-Volatile Writable\n- Sector/Block Protect Bit (SEC) \u2013 Volatile/Non-Volatile Writable\n- Complement Protect (CMP) \u2013 Volatile/Non-Volatile Writable",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 22,
      "categories": [
        "Product Summary"
      ],
      "content": "Manufacturer and Device Identification\nMANUFACTURER ID (MF7 - MF0)\nWinbond Serial Flash EFh\n\nDevice ID (ID7 - ID0) (ID15 - ID0)\nW25Q128JW-IQ/JQ 17h 6018h\nW25Q128JW-IM/JM* 17h 8018h",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 23,
      "categories": [
        "Instruction Set"
      ],
      "content": "Instruction Set Table 1 (Standard SPI Instructions)(1)\n\nWrite Enable 06h\nVolatile SR Write Enable 50h\nWrite Disable 04h\n...\n\nInstruction Set Table 2 (Dual/Quad SPI Instructions)(1)\n\nFast Read Dual Output 3Bh A23-A16 A15-A8 A7-A0 Dummy Dummy (D7-D0)(7)\n...\nSet Burst with Wrap 77h Dummy Dummy Dummy W8-W0",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 24,
      "categories": [
        "Instruction Set"
      ],
      "content": "Notes:\n1. Data bytes are shifted with Most Significant Bit first. Byte fields with data in parenthesis \"( )\" indicate data output from the device on either 1, 2 or 4 IO pins.\n2. The Status Register contents and Device ID will repeat continuously until /CS terminates the instruction.\n...\n11. The first dummy is M7-M0 should be set to Fxh.",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 25,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "Write Enable (06h)\nThe Write Enable instruction (Figure 5) sets the Write Enable Latch (WEL) bit in the Status Register to a 1. The WEL bit must be set prior to every Page Program, Quad Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register and Erase/Program Security Registers instruction.\n\nWrite Enable for Volatile Status Register (50h)\nThe non-volatile Status Register bits described in section 7.1 can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. To write the volatile values into the Status Register bits, the Write Enable for Volatile Status Register (50h) instruction must be issued prior to a Write Status Register (01h) instruction.",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 26,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "Write Disable (04h)\nThe Write Disable instruction (Figure 7) resets the Write Enable Latch (WEL) bit in the Status Register to a 0.\n\nRead Status Register-1 (05h), Status Register-2 (35h) & Status Register-3 (15h)\nThe Read Status Register instructions allow the 8-bit Status Registers to be read. The instruction is entered by driving /CS low and shifting the instruction code \"05h\" for Status Register-1, \"35h\" for Status Register-2 or \"15h\" for Status Register-3 into the DI pin on the rising edge of CLK. The status register bits are then shifted out on the DO pin at the falling edge of CLK with most significant bit (MSB) first as shown in Figure 8.",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 27,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "Write Status Register-1 (01h), Status Register-2 (31h) & Status Register-3 (11h)\nThe Write Status Register instruction allows the Status Registers to be written. The writable Status Register bits include: SEC, TB, BP[2:0] in Status Register-1; CMP, LB[3:1], QE, SRL in Status Register-2; DRV1, DRV0, WPS in Status Register-3. All other Status Register bit locations are read-only and will not be affected by the Write Status Register instruction. LB[3:1] are non-volatile OTP bits, once it is set to 1, it cannot be cleared to 0.",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 28,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "The W25Q128JW is also backward compatible to Winbond's previous generations of serial flash memories, in which the Status Register -1&2 can be written using a single \"Write Status Register -1 (01h)\" command. To complete the Write Status Register-1&2 instruction, the /CS pin must be driven high after the sixteenth bit of data that is clocked in as shown in Figure 9 b. If /CS is driven high af ter the eighth clock, the Write Status Register-1 (01h) instruction will only program the Status Register -1, the Status Register -2 will not be affected (Previous generations will clear CMP and QE bits).",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 29,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "The Read Data instruction allows one or more data bytes to be sequentially read from the memory. The instruction is initiated by driving the /CS pin low and then shifting the instruction code \"03h\" followed by a 24-bit address (A23 -A0) into the DI pin. The code and address bits are latched on the rising edge of the CLK pin. After the address is received, the data byte of the addressed memory location will be shifted out on the DO pin at the falling edge of CLK with most significant bit (MS B) first. The address is automatically incremented to the next higher address after each byte of data is shifted out allowing for a continuous stream of data. This means that the entire memory can be accessed with a single instruction as long as the clock continues. The instruction is completed by driving /CS high.",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 30,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "The Fast Read instruction is similar to the Read Data instruction except that it can operate at the highest possible frequency of FR (see AC Electrical Characteristics). This is accomplished by adding eight \"dummy\" clocks after the 24-bit address as shown in Figure 16. The dummy clocks allow the devices internal circuits additional time for setting up the initial address. During the dummy clocks the data value on the DO pin is a \"don't care\".",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 31,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "The Fast Read Dual Output (3Bh) instruction is similar to the standard Fast Read (0Bh) instruction except that data is output on two pins; IO0 and IO1. This allows data to be transferred at twice the rate of standard SPI devices. The Fast Read Dual Output instruction is ideal for quickly downloading code from Flash to RAM upon power-up or for applications that cache code-segments to RAM for execution.",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 32,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "The Fast Read Quad Output (6Bh) instruction is similar to the Fast Read Dual Output (3Bh) instruction except that data is output on four pins, IO0, IO1, IO2, and IO3. The Quad Enable (QE) bit in Status Register-2 must be set to 1 before the device will accept the Fast Read Quad Output Instruction. The Fast Read Quad Output Instruction allows data to be transferred at four times the rate of standard SPI devices.",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 33,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "The Fast Read Dual I/O (BBh) instruction allows for improved random access while maintaining two IO pins, IO0 and IO1. It is similar to the Fast Read Dual Output (3Bh) instruction but with the capability to input the Address bits (A23-0) two bits per clock. This reduced instruction overhead may allow for code execution (XIP) directly from the Dual SPI in some applications.",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 34,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "The Fast Read Quad I/O (EBh) instruction is similar to the Fast Read Dual I/O (BBh) instruction except that address and data bits are input and output through four pins IO 0, IO1, IO2 and IO3 and four Dummy clocks are required in SPI mode prior to the data output. The Quad I/O dramatically reduces instruction overhead allowing faster random access for code execution (XIP) directly from the Quad SPI. The Quad Enable bit (QE) of Status Register-2 must be set to enable the Fast Read Quad I/O Instruction.",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 35,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "In Standard SPI mode, the Set Burst with Wrap (77h) instruction is used in conjunction with \"Fast Read Quad I/O\" instructions to access a fixed length of 8/16/32/64-byte section within a 256-byte page. Certain applications can benefit from this feature and improve the overall system code execution performance.",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 36,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "The Page Program instruction allows from one byte to 256 bytes (a page) of data to be programmed at previously erased (FFh) memory locations. A Write Enable instruction must be executed before the device will accept the Page Program Instruction (Status Register bit WEL= 1). The instruction is initiated by driving the /CS pin low then shifting the instruction code \"02h\" followed by a 24-bit address (A23-A0) and at least one data byte, into the DI pin.",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 37,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "The Quad Page Program instruction allows up to 256 bytes of data to be programmed at previously erased (FFh) memory locations using four pins: IO 0, IO1, IO2, and IO 3. The Quad Page Program can improve performance for PROM Programmer and applications that have slow clock speeds <5MHz. Systems with faster clock speed will not realize much benefit for the Quad Page Program instruction since the inherent page program time is much greater than the time it take to clock-in the data.",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 38,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "The Sector Erase instruction sets all memory within a specified sector (4K-bytes) to the erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Sector Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the instruction code \"20h\" followed a 24-bit sector address (A23-A0).",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 39,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "The Block Erase instruction sets all memory within a specified block (32K-bytes) to the erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Block Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the instruction code \"52h\" followed a 24-bit block address (A23-A0).",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 40,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "64KB Block Erase (D8h) \nThe Block Erase instruction sets all memory within a specified block (64K-bytes) to the erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Block Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the instruction code \"D8h\" followed a 24-bit block address (A23-A0).",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 41,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "Chip Erase (C7h / 60h) \nThe Chip Erase instruction sets all memory within the device to the erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Chip Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the instruction code \"C7h\" or \"60h\".",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 42,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "Erase / Program Suspend (75h)\nThe Erase/Program Suspend instruction \"75h\", allows the system to interrupt a Sector or Block Erase operation or a Page Program operation and then read from or program/erase data to, any other sectors or blocks.",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 43,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "The Erase/Program Resume instruction \"7Ah\" must be written to resume the Sector or Block Erase operation or the Page Program operation after an Erase/Program Suspend. The Resume instruction \"7Ah\" will be accepted by the device only if the SUS bit in the Status Register equals to 1 and the BUSY bit equals to 0. After issued the SUS bit will be cleared from 1 to 0 immediately, the BUSY bit will be set from 0 to 1 within 2 00ns and the Sector or Block will complete the erase operation or the page will complete the program operation. If the SUS bit equals to 0 or the BUSY bit equals to 1, the Resume instruction \"7Ah\" will be ignored by the device.",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 44,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "Although the standby current during normal operation is relatively low, standby current can be further reduced with the Power-down instruction. The lower power consumption makes the Power-down instruction especially useful for battery powered applications (See ICC1 and ICC2 in AC Characteristics). The instruction is initiated by driving the /CS pin low and shifting the instruction code \"B9h\" as shown in Figure 37. The /CS pin must be driven high after the eighth bit has been latched. If this is not done th e Power-down instruction will not be executed. After /CS is driven high, the power -down state will entered within the time duration of t DP (See AC Characteristics). While in the power -down stat e only the Release Power -down (ABh) instruction, which restores the device to normal operation, will be recognized. All other instructions are ignored.",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 45,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "The Release from Power -down / Device ID instruction is a multi -purpose instruction. It can be used to release the device from the power-down state, or obtain the devices electronic identification (ID) number. To release the device from the power-down state, the instruction is issued by driving the /CS pin low, shifting the instruction code \"ABh\" and driving /CS high as shown in Figure 38a. Release from power-down will take the time duration of t RES1 (See AC Characteristics) before the device will resume normal operation and other instructions are accepted. The /CS pin must remain high during the tRES1 time duration. When used only to obtain the Device ID while not in the power -down state, the instruction is initiated by driving the /CS pin low and shifting the instruction code \"ABh\" fol lowed by 3-dummy bytes. The Device ID bits are then shifted out on the falling edge of CLK with most significant bit (MSB) first.",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 46,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "The Read Manufacturer/Device ID instruction is an alternative to the Release from Power-down / Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID. The instruction is initiated by driving the /CS pin low and shifting the instruction code \"90h\" followed by a 24-bit address (A23-A0) of 000000h. After which, the Manufacturer ID for Winbond (EFh) and the Device ID are shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 39. The Device ID values for the W25Q128JW are listed in Manufacturer and Device Identification table. The instruction is completed by driving /CS high.",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 47,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "The Read Manufacturer / Device ID Dual I/O instruction is an alternative to the Read Manufacturer / Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID at 2x speed. The instruction is initiated by driving the /CS pin low and shifting the instruction code \"92h\" followed by a 24-bit address (A23-A0) of 000000h, but with the capability to input the Address bits two bits per clock. After which, the Manufacturer ID for Winbond (EFh) and the Device ID are shifted out 2 bits per clock on the falling edge of CLK with most significant bits (MSB) first as shown in Figure 40. The Device ID values for the W25Q128JW are listed in Manufacturer and Device Identification table. The Manufacturer and Device IDs can be read continuously, alternating from one to the other. The instruction is completed by driving /CS high.",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 48,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "The Read Manufacturer / Device ID Quad I/O instruction is an alternative to the Read Manufacturer / Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID at 4x speed. The instruction is initiated by driving the /CS pin low and shifting the instruction code \"94h\" followed by a four clock dummy cycles and then a 24-bit address (A23-A0) of 000000h, but with the capability to input the Address bits four bits per clock. After which, the Manufacturer ID for Winbond (EFh) and the Device ID are shifted out four bits per clock on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 41. The Device ID values for the W25Q128JW are listed in Manufacturer and Device Identification table. The Manufacturer and Device IDs can be read continuously, alternating from one to the other. The instruction is completed by driving /CS high.",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 49,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "The Read Unique ID Number instruction accesses a factory-set read-only 64-bit number that is unique to each W25Q128JW device. The ID number can be used in conjunction with user software methods to help prevent copying or cloning of a system.",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 50,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "For compatibility reasons, the W25Q128JW provides several instructions to electronically determine the identity of the device. The Read JEDEC ID instruction is compatible with the JEDEC standard for SPI compatible serial memories that was adopted in 2003.",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 51,
      "categories": [
        "Electrical Characteristics",
        "Product Summary"
      ],
      "content": "The W25Q128JW features a 256-Byte Serial Flash Discoverable Parameter (SFDP) register that contains information about device configurations, available instructions and other features. The SFDP parameters are stored in one or more Parameter Identification (PID) tables. Currently only one PID table is specified, but more may be added in the future.",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 52,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "The W25Q128JW offers three 256-byte Security Registers which can be erased and programmed individually. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array. The Erase Security Register instruction sequence is shown in Figure 45.",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 53,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "The Program Security Register instruction is similar to the Page Program instruction. It allows from one byte to 256 bytes of security register data to be programmed at previously erased (FFh) memory locations. The Program Security Register instruction sequence is shown in Figure 46. The Security Register Lock Bits (LB3-1) in the Status Register-2 can be used to OTP protect the security registers.",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 54,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "The Read Security Register instruction is similar to the Fast Read instruction and allows one or more data bytes to be sequentially read from one of the four security registers. The Read Security Register instruction sequence is shown in Figure 47.",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 55,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "Individual Block/Sector Lock (36h) \nThe Individual Block/Sector Lock provides an alternative way to protect the memory array from adverse Erase/Program. In order to use the Individual Block/Sector Locks, the WPS bit in Status Register -3 must be set to 1. If WPS=0, the write protection will be determined by the combination of CMP, SEC, TB, BP[2:0] bits in the Status Registers. The Individual Block/Sector Lock bits are volatile bits. The default values after device power up or after a Reset are 1, so the entire memory array is being protected. \nTo lock a specific block or sector as illustrated in Figure 4d, an Individual Block/Sector Lock command must be issued by driving /CS low, shifting the instruction code \"36h\" into the Data Input (DI) pin on the rising edge of CLK, followed by a 24 -bit address and then driving /CS high. A Write Enable instruction must be executed before the device will accept the Individual Block/Sector Lock Instruction (Status Register bit WEL= 1).",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 56,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "Individual Block/Sector Unlock (39h)\nThe Individual Block/Sector Lock provides an alternative way to protect the memory array from adverse Erase/Program. In order to use the Individual Block/Sector Locks, the WPS bit in Status Register -3 must be set to 1. If WPS=0, the write protection will be determined by the combination of CMP, SEC, TB, BP[2:0] bits in the Status Registers. The Individual Block/Sector Lock bits are volatile bits. The default values after device power up or after a Reset are 1, so the entire memory array is being protected.\nTo unlock a specific block or sector as illustrated in Figure 4d, an Individual Block/Sector Unlock command must be issued by driving /CS low, shifting the instruction code \"39h\" into the Data Input (DI) pin on the rising edge of CLK, followed by a 24-bit address and then driving /CS high. A Write Enable instruction must be executed before the device will accept the Individual Block/Sector Unlock Instruction (Status Register bit WEL= 1).",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 57,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "Read Block/Sector Lock (3Dh)\nThe Individual Block/Sector Lock provides an alternative way to protect the memory array from adverse Erase/Program. In order to use the Individual Block/Sector Locks, the WPS bit in Status Register -3 must be set to 1. If WPS=0, the write protection will be determined by the combination of CMP, SEC, TB, BP[2:0] bits in the Status Registers. The Individual Block/Sector Lock bits are volatile bits. The default values after device power up or after a Reset are 1, so the entire memory array is being protected.\nTo read out the lock bit value of a specific block or sector as illustrated in Figure 4d, a Read Block/Sector Lock command must be issued by driving /CS low, shifting the instruction code \"3Dh\" into the Data Input (DI) pin on the rising edge of CLK, follow ed by a 24 -bit address. The Block/Sector Lock bit value will be shifted out on the DO pin at the falling edge of CLK with most significant bit (MSB) first as shown in Figure 55. If the least significant bit (LSB) is 1, the corresponding block/sector is loc ked; if LSB=0, the corresponding block/sector is unlocked, Erase/Program operation can be performed.",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 58,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "Global Block/Sector Lock (7Eh) \nAll Block/Sector Lock bits can be set to 1 by the Global Block/Sector Lock instruction. The command must be issued by driving /CS low, shifting the instruction code \"7Eh\" into the Data Input (DI) pin on the rising edge of CLK, and then driving /CS high. A Write Enable instruction must be executed before the device will accept the Global Block/Sector Lock Instruction (Status Register bit WEL= 1).\n\nGlobal Block/Sector Unlock (98h)\nAll Block/Sector Lock bits can be set to 0 by the Global Block/Sector Unlock instruction. The command must be issued by driving /CS low, shifting the instruction code \"98h\" into the Data Input (DI) pin on the rising edge of CLK, and then driving /CS high. A Write Enable instruction must be executed before the device will accept the Global Block/Sector Unlock Instruction (Status Register bit WEL= 1).",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 59,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "Enable Reset (66h) and Reset Device (99h)\nBecause of the small package and the limitation on the number of pins, the W25Q128JW provide a software Reset instruction instead of a dedicated RESET pin. Once the Reset instruction is accepted, any on-going internal operations will be terminated and the device will return to its default power-on state and lose all the current volatile settings, such as Volatile Status Register bits, Write Enable Latch (WEL) status, Program/Erase Suspend status, Read parameter setting (P7-P0).",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 60,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "9. ELECTRICAL CHARACTERISTICS\n9.1 Absolute Maximum Ratings (1)\n\nPARAMETERS SYMBOL CONDITIONS RANGE UNIT\nSupply Voltage VCC  \u20130.6 to 2.5 V\nVoltage Applied to Any Pin VIO Relative to Ground \u20130.6 to VCC+0.4 V\nTransient Voltage on any Pin VIOT <20nS Transient Relative to Ground \u20132.0V to VCC+2.0V V\nStorage Temperature TSTG  \u201365 to +150 \u00b0C\nLead Temperature TLEAD  See Note (2) \u00b0C\nElectrostatic Discharge Voltage VESD Human Body Model(3) \u20132000 to +2000 V\n\n9.2 Operating Ranges\nPARAMETER SYMBOL CONDITIONS SPEC UNIT\n                                    MIN  MAX\nSupply Voltage(1) VCC FR = 133MHz, fR = 50MHz(<85\u2103) 1.7  1.95 V\n                    FR = 104MHz, fR = 50MHz (<105\u2103)\nAmbient Temperature, Operating TA Industrial \u201340 +85 \u00b0C\n                                  Industrial Plus \u201340 +105",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 61,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "PARAMETER SYMBOL \nSPEC \nUNIT \nMIN MAX \nVCC (min) to /CS Low  tVSL(1)  20  \u00b5s \nTime Delay Before Write Instruction  tPUW(1)  5  ms \nWrite Inhibit Threshold Voltage  VWI(1)  1.0 1.4 V \nThe minimum duration for ensuring \nininitialization will occur \ntPWD(1) 100  \u00b5s \nVCC voltage needed to below V PWD for \nensuring initialization will occur \nVPWD(1)  0.8 V",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 63,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "PARAMETER SYMBOL CONDITIONS \nSPEC \nUNIT \nMIN TYP MAX \nInput Capacitance CIN(1) VIN = 0V(1)   6 pF \nOutput Capacitance Cout(1) VOUT = 0V(1)   8 pF \nInput Leakage ILI    \u00b12 \u00b5A \nI/O Leakage ILO    \u00b12 \u00b5A \nStandby Current  ICC1  \n/CS = VCC,  \nVIN = GND or VCC (85\u2103)  \n10 \n50 \u00b5A \n/CS = VCC,  \nVIN = GND or VCC(105\u2103)  120 \u00b5A \nPower-down Current  ICC2 \n/CS = VCC,  \nVIN = GND or VCC (85\u2103)  \n1 \n10 \u00b5A \n/CS = VCC,  \nVIN = GND or VCC(105\u2103)  30 \u00b5A \nCurrent Read Data / \nDual /Quad 1MHz(2) ICC3 C = 0.1 VCC / 0.9 VCC  \nDO = Open  1 3 mA \nCurrent Read Data / \nDual /Quad 50MHz(2) ICC3 C = 0.1 VCC / 0.9 VCC  \nDO = Open   15 mA \nCurrent Read Data / \nDual /Quad 80MHz(2) ICC3 C = 0.1 VCC / 0.9 VCC  \nDO = Open   18 mA \nCurrent Read Data / \nDual Output Read/Quad \nOutput Read 104MHz(2) \nICC3 C = 0.1 VCC / 0.9 VCC  \nDO = Open   20 mA \nCurrent Write Status \nRegister ICC4 /CS = VCC   15 20 mA \nCurrent Page Program  ICC5 /CS = VCC   15 20 mA \nCurrent Sector/Block \nErase ICC6 /CS = VCC   15 20 mA \nCurrent Chip Erase ICC7 /CS = VCC   15 20 mA \nInput Low Voltage  VIL  \u20130.5  VCC x 0.3 V \nInput High Voltage VIH  VCC x 0.7  VCC + 0.4 V \nOutput Low Voltage VOL IOL = 100 \u00b5A    0.2 V \nOutput High Voltage VOH IOH = \u2013100 \u00b5A VCC \u2013 0.2   V",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 64,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "9.5 AC Measurement Conditions \nPARAMETER SYMBOL \nSPEC \nUNIT \nMIN MAX \nLoad Capacitance CL  30 pF \nInput Rise and Fall Times  TR, TF  5 ns \nInput Pulse Voltages  VIN 0.1 VCC to 0.9 VCC V \nInput Timing Reference Voltages  IN 0.3 VCC to 0.7 VCC V \nOutput Timing Reference Voltages  OUT 0.5 VCC to 0.5 VCC V",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 65,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "9.6 AC Electrical Characteristics(5) \nDESCRIPTION SYMBOL ALT \nSPEC \nUNIT \nMIN TYP MAX \nClock frequency for SPI EBh instruction (< 85\u2103) FR fC1 D.C.  133(6) MHz \nClock frequency for all other SPI instructions \nexcept for Read Data (03h) FR fC1 D.C.  104 MHz \nClock frequency for Read Data instruction (03h) fR  D.C.  50 MHz \nClock High, Low Time \nfor all instructions except for Read Data (03h) \ntCLH, \ntCLL(1) \n 45%\nPC   ns \nClock High, Low Time \nfor Read Data (03h) instruction  \ntCRLH, \ntCRLL(1) \n 45%\nPC   ns",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 66,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "AC Electrical Characteristics (cont'd) \n \nDESCRIPTION SYMBOL ALT \nSPEC \nUNIT \nMIN TYP MAX \nWrite Protect Setup Time Before /CS Low tWHSL(3)  20   ns \nWrite Protect Hold Time After /CS High tSHWL(3)  100   ns \n/CS High to Power-down Mode  tDP(2)    3 \u00b5s \n/CS High to Standby Mode without ID Read tRES1(2)    30 \u00b5s \n/CS High to next Instruction after Suspend tSUS(2)    20 \u00b5s \n/CS High to next Instruction after Reset tRST(2)    30 \u00b5s \n/RESET pin Low period to reset the device tRESET(2)  1(4)   \u00b5s \nWrite Status Register Time  tW   1 15 ms \nPage Program Time  tPP   0.8 3 ms \nSector Erase Time (4KB) tSE   45 400 ms \nBlock Erase Time (32KB) tBE1   120 1,600 ms \nBlock Erase Time (64KB) tBE2   150 2,000 ms \nChip Erase Time tCE   40 200 s",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 67,
      "categories": [
        "Electrical Characteristics"
      ],
      "content": "9.7 Serial Output Timing \n\n9.8 Serial Input Timing \n\n9.9 /WP Timing",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 68,
      "categories": [
        "Packaging Information",
        "Mechanical Characteristics"
      ],
      "content": "10. PACKAGE SPECIFICATIONS \n10.1 8-Pin SOIC 208-mil (Package Code S) \n\nSymbol \nMillimeters Inches \nMin Nom Max Min Nom Max \nA 1.75 1.95 2.16 0.069 0.077 0.085 \nA1 0.05 0.15 0.25 0.002 0.006 0.010 \nA2 1.70 1.80 1.91 0.067 0.071 0.075 \nb 0.35 0.42 0.48 0.014 0.017 0.019 \nC 0.19 0.20 0.25 0.007 0.008 0.010 \nD 5.18 5.28 5.38 0.204 0.208 0.212 \nD1 5.13 5.23 5.33 0.202 0.206 0.210 \nE 5.18 5.28 5.38 0.204 0.208 0.212 \nE1 5.13 5.23 5.33 0.202 0.206 0.210 \ne 1.27 BSC 0.050 BSC \nH 7.70 7.90 8.10 0.303 0.311 0.319 \nL 0.50 0.65 0.80 0.020 0.026 0.031 \ny --- --- 0.10 --- --- 0.004 \n\u03b8 0\u00b0 --- 8\u00b0 0\u00b0 --- 8\u00b0",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 69,
      "categories": [
        "Packaging Information",
        "Mechanical Characteristics"
      ],
      "content": "8-Pad WSON 6x5-mm (Package Code P) \n\nSymbol \nMillimeters Inches \nMin Nom Max Min Nom Max \nA 0.70 0.75 0.80 0.028 0.030 0.031 \nA1 0.00 0.02 0.05 0.000 0.001 0.002 \nb 0.35 0.40 0.48 0.014 0.016 0.019 \nC --- 0.20 REF --- --- 0.008 REF --- \nD 5.90 6.00 6.10 0.232 0.236 0.240 \nD2 3.35 3.40 3.45 0.132 0.134 0.136 \nE 4.90 5.00 5.10 0.193 0.197 0.201 \nE2 4.25 4.30 4.35 0.167 0.169 0.171 \ne 1.27 BSC 0.050 BSC \nL 0.55 0.60 0.65 0.022 0.024 0.026 \ny 0.00 --- 0.075 0.000 --- 0.003 \n\nNote: \nThe metal pad area on the bottom center of the package is not connected to any internal electrical signals. It can be left floating or connected to the device ground (GND pin). Avoid placement of exposed PCB vias under the pad.",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 76,
      "categories": [
        "Packaging Information"
      ],
      "content": "W25Q128JW \n\n- 75 - \n11. ORDERING INFORMATION \n\nNotes: \n1. The \"W\" prefix is not included on the part marking. \n2. Only the 2nd letter is used for the part marking; WSON package type ZP is not used for the part marking. \n3. Standard bulk shipments are in Tube (shape E). Please specify alternate packing method, such as Tape and Reel (shape T) or Tray (shape S), when placing orders.  \n4. For shipments with OTP feature enabled, please specify when placing orders. \n5. /HOLD function is disabled to support Standard, Dual and Quad I/O without user setting. \n6. For DTR, QPI supporting, please refer to W25Q128JW-M DTR datasheet.",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 77,
      "categories": [
        "Packaging Information",
        "Product Summary"
      ],
      "content": "W25Q128JW \n\nPublication Release Date: April 17, 2023 \n- 76 -                                 -Revision H \n11.1 Valid Part Numbers and Top Side Marking \nThe following table provides the valid part numbers for the W25Q128JW SpiFlash Memory. Please contact Winbond for specific availability by density and package type. Winbond SpiFlash memories use a 12 -digit Product Number for ordering. However, due to limited space, the Top Side Marking on all packages uses an abbreviated 10-digit number.",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    },
    {
      "page_number": 78,
      "categories": [
        "Packaging Information"
      ],
      "content": "W25Q128JW \n\n\n- 77 -",
      "grade": "A",
      "maker_pn": "W25Q128JW",
      "part number": "1107-003017"
    }
  ],
  "category_chunks": {
    "Product Summary": [
      {
        "content": "The W25Q128JW (128M-bit) Serial Flash memory provides a storage solution for systems with limited space, pins and power. It is a 1.8V 128M-bit Serial Flash Memory with Dual, Quad SPI for Industrial & Industrial Plus Grade applications. The 25Q series offers flexibility and performance well beyond ordinary Serial Flash devices, making them ideal for code shadowing to RAM, executing code directly from Dual/Quad SPI (XIP) and storing voice, text and data.",
        "part number": "1107-003017.pdf",
        "grade": "A",
        "maker_pn": "W25Q128JW"
      },
      {
        "content": "The W25Q128JW array is organized into 65,536 programmable pages of 256-bytes each. Up to 256 bytes can be programmed at a time. Pages can be erased in groups of 16 (4KB sector erase), groups of 128 (32KB block erase), groups of 256 (64KB block erase) or the entire chip (chip erase). The W25Q128JW has 4,096 erasable sectors and 256 erasable blocks respectively. The small 4KB sectors allow for greater flexibility in applications that require data and parameter storage.",
        "part number": "1107-003017.pdf",
        "grade": "A",
        "maker_pn": "W25Q128JW"
      },
      {
        "content": "The W25Q128JW features a 256-Byte Serial Flash Discoverable Parameter (SFDP) register that contains information about device configurations, available instructions and other features. The SFDP parameters are stored in one or more Parameter Identification (PID) tables. The Manufacturer ID for Winbond Serial Flash is EFh, and the Device ID for W25Q128JW-IQ/JQ is 17h 6018h, while for W25Q128JW-IM/JM it is 17h 8018h.",
        "part number": "1107-003017.pdf",
        "grade": "A",
        "maker_pn": "W25Q128JW"
      },
      {
        "content": "The W25Q128JW SpiFlash Memory has valid part numbers for ordering, with a 12-digit Product Number. However, due to limited space, the Top Side Marking on all packages uses an abbreviated 10-digit number. The publication release date for the datasheet is April 17, 2023, with Revision H.",
        "part number": "1107-003017.pdf",
        "grade": "A",
        "maker_pn": "W25Q128JW"
      }
    ],
    "Electrical Characteristics": [
      {
        "content": "The W25Q128JW array is organized into 65,536 programmable pages of 256-bytes each. Up to 256 bytes can be programmed at a time. Pages can be erased in groups of 16 (4KB sector erase), groups of 128 (32KB block erase), groups of 256 (64KB block erase) or the entire chip (chip erase). The W25Q128JW has 4,096 erasable sectors and 256 erasable blocks respectively. Three Status and Configuration Registers are provided for W25Q128JW. The Read Status Register-1/2/3 instructions can be used to provide status on the availability of the flash memory array, whether the device is write enabled or disabled, the state of write protection, Quad SPI setting, Security Register lock status, Erase/Program Suspend status, and output driver strength. The Write Status Register instruction can be used to configure the device write protection features, Quad SPI setting, Security Register OTP locks, and output driver strength.",
        "part number": "1107-003017.pdf",
        "grade": "A",
        "maker_pn": "W25Q128JW"
      },
      {
        "content": "The Read Data instruction allows one or more data bytes to be sequentially read from the memory. The Fast Read instruction operates at the highest possible frequency and adds dummy clocks for initial address setup. The Fast Read Dual/Quad Output instructions output data on two/four pins for faster data transfer rates. The Fast Read Dual/Quad I/O instructions allow for improved random access by inputting address bits two/four bits per clock. The Page Program and Quad Page Program instructions allow programming of up to 256 bytes at previously erased memory locations. The Sector Erase, Block Erase (32KB and 64KB), and Chip Erase instructions set specified memory regions to the erased state.",
        "part number": "1107-003017.pdf",
        "grade": "A",
        "maker_pn": "W25Q128JW"
      },
      {
        "content": "The Erase/Program Suspend and Resume instructions allow interrupting and resuming of erase or program operations. The Power-down instruction reduces standby current for battery-powered applications. The Release from Power-down/Device ID and Read Manufacturer/Device ID instructions provide device identification. The Read Unique ID Number instruction accesses a factory-set 64-bit unique number. The W25Q128JW features a 256-Byte Serial Flash Discoverable Parameter (SFDP) register with device configuration information. The device offers three 256-byte Security Registers for storing security and other important information separately from the main memory array, with instructions for erasing, programming, and reading these registers.",
        "part number": "1107-003017.pdf",
        "grade": "A",
        "maker_pn": "W25Q128JW"
      }
    ],
    "Mechanical Characteristics": [
      {
        "content": "10. PACKAGE SPECIFICATIONS 10.1 8-Pin SOIC 208-mil (Package Code S) - This chunk provides the mechanical specifications for the 8-pin SOIC 208-mil package, including dimensions in millimeters and inches for various parameters such as body size, lead pitch, and overall package height.",
        "part number": "1107-003017.pdf",
        "grade": "A",
        "maker_pn": "W25Q128JW"
      },
      {
        "content": "8-Pad WSON 6x5-mm (Package Code P) - This chunk gives the mechanical specifications for the 8-pad WSON 6x5-mm package, similar to the previous chunk but for a different package type. It includes dimensions in millimeters and inches for parameters like body size, lead pitch, and overall package height.",
        "part number": "1107-003017.pdf",
        "grade": "A",
        "maker_pn": "W25Q128JW"
      },
      {
        "content": "Note: The metal pad area on the bottom center of the package is not connected to any internal electrical signals. It can be left floating or connected to the device ground (GND pin). Avoid placement of exposed PCB vias under the pad. - This chunk provides important information about the metal pad area on the bottom center of the package, stating that it is not connected to any internal signals and can be left floating or connected to ground. It also advises against placing exposed PCB vias under the pad.",
        "part number": "1107-003017.pdf",
        "grade": "A",
        "maker_pn": "W25Q128JW"
      }
    ],
    "Reliability and Environmental Conditions": [
      {
        "content": "Write Protect Features: Device resets when VCC is below threshold, Time delay write disable after Power-up, Write enable/disable instructions and automatic write disable after erase or program",
        "part number": "1107-003017.pdf",
        "grade": "A",
        "maker_pn": "W25Q128JW"
      },
      {
        "content": "Write Protect Features: Software and Hardware (/WP pin) write protection using Status Registers, Additional Individual Block/Sector Locks for array protection, Write Protection using Power-down instruction",
        "part number": "1107-003017.pdf",
        "grade": "A",
        "maker_pn": "W25Q128JW"
      },
      {
        "content": "Write Protect Features: Lock Down write protection for Status Register until the next power-up, One Time Program (OTP) write protection for array and Security Registers using Status Register*",
        "part number": "1107-003017.pdf",
        "grade": "A",
        "maker_pn": "W25Q128JW"
      }
    ],
    "Packaging Information": [
      {
        "content": "3.1 Pin Configuration SOIC 208-mil and Figure 1a showing the pin assignments for the 8-pin SOIC 208-mil package (Package Code S). 3.2 Pad Configuration WSON 6x5-mm / 8x6-mm and Figure 1b showing the pad assignments for the 8-pad WSON 6x5-mm / 8x6-mm package (Package Code P / E). 3.3 Pin Description for SOIC 208-mil and WSON 6x5-mm / 8x6-mm packages.",
        "part number": "1107-003017.pdf",
        "grade": "A",
        "maker_pn": "W25Q128JW"
      },
      {
        "content": "3.4 Pin Configuration SOIC 300-mil and Figure 1c showing the pin assignments for the 16-pin SOIC 300-mil package (Package Code F). 3.5 Pin Description for the SOIC 300-mil package, including pin numbers, names, I/O types, and functions.",
        "part number": "1107-003017.pdf",
        "grade": "A",
        "maker_pn": "W25Q128JW"
      },
      {
        "content": "3.6 Ball Configuration TFBGA 8x6-mm (5x5 or 6x4 Ball Array) and Figure 1d showing the ball assignments for the 24-ball TFBGA 8x6-mm package (Package Code B & C). 3.7 Ball Description for the TFBGA 8x6-mm package, including ball numbers, names, I/O types, and functions.",
        "part number": "1107-003017.pdf",
        "grade": "A",
        "maker_pn": "W25Q128JW"
      },
      {
        "content": "3.8 Ball Configuration WLCSP and Figure 1e showing the ball assignments for the 21-ball WLCSP package (Package Code Y/K). 3.9 Ball Description for the WLCSP21 package, including ball numbers, names, I/O types, and functions.",
        "part number": "1107-003017.pdf",
        "grade": "A",
        "maker_pn": "W25Q128JW"
      },
      {
        "content": "10. PACKAGE SPECIFICATIONS with detailed dimensions and tolerances for the 8-Pin SOIC 208-mil (Package Code S) and 8-Pad WSON 6x5-mm (Package Code P) packages. 11. ORDERING INFORMATION with notes on part marking, package types, shipping methods, and special features like OTP and DTR support.",
        "part number": "1107-003017.pdf",
        "grade": "A",
        "maker_pn": "W25Q128JW"
      }
    ]
  },
  "part number": "1107-003017"
}