{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 00:42:38 2019 " "Info: Processing started: Sat Dec 21 00:42:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hmr_cpu -c hmr_cpu " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off hmr_cpu -c hmr_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "hmr_cpu EP1C3T100C8 " "Info: Selected device EP1C3T100C8 for design \"hmr_cpu\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T100A8 " "Info: Device EP1C3T100A8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 6 " "Info: Pin ~nCSO~ is reserved at location 6" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 17 " "Info: Pin ~ASDO~ is reserved at location 17" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "54 54 " "Warning: No exact pin location assignment(s) for 54 pins of 54 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YWJCQ\[7\] " "Info: Pin YWJCQ\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { YWJCQ[7] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 1176 1352 -272 "YWJCQ\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { YWJCQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YWJCQ\[6\] " "Info: Pin YWJCQ\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { YWJCQ[6] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 1176 1352 -272 "YWJCQ\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { YWJCQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YWJCQ\[5\] " "Info: Pin YWJCQ\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { YWJCQ[5] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 1176 1352 -272 "YWJCQ\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { YWJCQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YWJCQ\[4\] " "Info: Pin YWJCQ\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { YWJCQ[4] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 1176 1352 -272 "YWJCQ\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { YWJCQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YWJCQ\[3\] " "Info: Pin YWJCQ\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { YWJCQ[3] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 1176 1352 -272 "YWJCQ\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { YWJCQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YWJCQ\[2\] " "Info: Pin YWJCQ\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { YWJCQ[2] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 1176 1352 -272 "YWJCQ\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { YWJCQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YWJCQ\[1\] " "Info: Pin YWJCQ\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { YWJCQ[1] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 1176 1352 -272 "YWJCQ\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { YWJCQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "YWJCQ\[0\] " "Info: Pin YWJCQ\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { YWJCQ[0] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 1176 1352 -272 "YWJCQ\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { YWJCQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M " "Info: Pin M not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { M } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -112 1688 1864 -96 "M" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F_BUS " "Info: Pin F_BUS not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { F_BUS } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -96 1688 1864 -80 "F_BUS" "" } { -232 952 987 -216 "F_BUS" "" } { -104 1560 1688 -88 "F_BUS" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F_BUS } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_BUS " "Info: Pin FL_BUS not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { FL_BUS } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -64 1688 1864 -48 "FL_BUS" "" } { -216 952 993 -200 "FL_BUS" "" } { -72 1560 1688 -56 "FL_BUS" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_BUS } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FR_BUS " "Info: Pin FR_BUS not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { FR_BUS } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -80 1688 1864 -64 "FR_BUS" "" } { -200 952 995 -184 "FR_BUS" "" } { -88 1560 1688 -72 "FR_BUS" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FR_BUS } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sm0 " "Info: Pin sm0 not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { sm0 } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -480 840 1016 -464 "sm0" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_T\[7\] " "Info: Pin ALU_T\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { ALU_T[7] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -432 1040 1216 -416 "ALU_T\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_T[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_T\[6\] " "Info: Pin ALU_T\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { ALU_T[6] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -432 1040 1216 -416 "ALU_T\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_T[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_T\[5\] " "Info: Pin ALU_T\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { ALU_T[5] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -432 1040 1216 -416 "ALU_T\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_T[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_T\[4\] " "Info: Pin ALU_T\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { ALU_T[4] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -432 1040 1216 -416 "ALU_T\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_T[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_T\[3\] " "Info: Pin ALU_T\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { ALU_T[3] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -432 1040 1216 -416 "ALU_T\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_T[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_T\[2\] " "Info: Pin ALU_T\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { ALU_T[2] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -432 1040 1216 -416 "ALU_T\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_T[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_T\[1\] " "Info: Pin ALU_T\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { ALU_T[1] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -432 1040 1216 -416 "ALU_T\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_T[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_T\[0\] " "Info: Pin ALU_T\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { ALU_T[0] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -432 1040 1216 -416 "ALU_T\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_T[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR0\[7\] " "Info: Pin IR0\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { IR0[7] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -368 1496 1672 -352 "IR0\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR0\[6\] " "Info: Pin IR0\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { IR0[6] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -368 1496 1672 -352 "IR0\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR0\[5\] " "Info: Pin IR0\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { IR0[5] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -368 1496 1672 -352 "IR0\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR0\[4\] " "Info: Pin IR0\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { IR0[4] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -368 1496 1672 -352 "IR0\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR0\[3\] " "Info: Pin IR0\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { IR0[3] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -368 1496 1672 -352 "IR0\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR0\[2\] " "Info: Pin IR0\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { IR0[2] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -368 1496 1672 -352 "IR0\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR0\[1\] " "Info: Pin IR0\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { IR0[1] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -368 1496 1672 -352 "IR0\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR0\[0\] " "Info: Pin IR0\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { IR0[0] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -368 1496 1672 -352 "IR0\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jcq_a\[7\] " "Info: Pin jcq_a\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { jcq_a[7] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -480 648 824 -464 "jcq_a\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jcq_a[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jcq_a\[6\] " "Info: Pin jcq_a\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { jcq_a[6] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -480 648 824 -464 "jcq_a\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jcq_a[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jcq_a\[5\] " "Info: Pin jcq_a\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { jcq_a[5] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -480 648 824 -464 "jcq_a\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jcq_a[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jcq_a\[4\] " "Info: Pin jcq_a\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { jcq_a[4] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -480 648 824 -464 "jcq_a\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jcq_a[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jcq_a\[3\] " "Info: Pin jcq_a\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { jcq_a[3] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -480 648 824 -464 "jcq_a\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jcq_a[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jcq_a\[2\] " "Info: Pin jcq_a\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { jcq_a[2] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -480 648 824 -464 "jcq_a\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jcq_a[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jcq_a\[1\] " "Info: Pin jcq_a\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { jcq_a[1] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -480 648 824 -464 "jcq_a\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jcq_a[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jcq_a\[0\] " "Info: Pin jcq_a\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { jcq_a[0] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -480 648 824 -464 "jcq_a\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jcq_a[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jcq_b\[7\] " "Info: Pin jcq_b\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { jcq_b[7] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -464 656 832 -448 "jcq_b\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jcq_b[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jcq_b\[6\] " "Info: Pin jcq_b\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { jcq_b[6] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -464 656 832 -448 "jcq_b\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jcq_b[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jcq_b\[5\] " "Info: Pin jcq_b\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { jcq_b[5] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -464 656 832 -448 "jcq_b\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jcq_b[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jcq_b\[4\] " "Info: Pin jcq_b\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { jcq_b[4] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -464 656 832 -448 "jcq_b\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jcq_b[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jcq_b\[3\] " "Info: Pin jcq_b\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { jcq_b[3] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -464 656 832 -448 "jcq_b\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jcq_b[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jcq_b\[2\] " "Info: Pin jcq_b\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { jcq_b[2] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -464 656 832 -448 "jcq_b\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jcq_b[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jcq_b\[1\] " "Info: Pin jcq_b\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { jcq_b[1] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -464 656 832 -448 "jcq_b\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jcq_b[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jcq_b\[0\] " "Info: Pin jcq_b\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { jcq_b[0] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -464 656 832 -448 "jcq_b\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jcq_b[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jcq_c\[7\] " "Info: Pin jcq_c\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { jcq_c[7] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -448 664 840 -432 "jcq_c\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jcq_c[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jcq_c\[6\] " "Info: Pin jcq_c\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { jcq_c[6] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -448 664 840 -432 "jcq_c\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jcq_c[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jcq_c\[5\] " "Info: Pin jcq_c\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { jcq_c[5] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -448 664 840 -432 "jcq_c\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jcq_c[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jcq_c\[4\] " "Info: Pin jcq_c\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { jcq_c[4] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -448 664 840 -432 "jcq_c\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jcq_c[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jcq_c\[3\] " "Info: Pin jcq_c\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { jcq_c[3] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -448 664 840 -432 "jcq_c\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jcq_c[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jcq_c\[2\] " "Info: Pin jcq_c\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { jcq_c[2] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -448 664 840 -432 "jcq_c\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jcq_c[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jcq_c\[1\] " "Info: Pin jcq_c\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { jcq_c[1] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -448 664 840 -432 "jcq_c\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jcq_c[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jcq_c\[0\] " "Info: Pin jcq_c\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { jcq_c[0] } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -448 664 840 -432 "jcq_c\[7..0\]" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jcq_c[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "f:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/altera/90sp1/quartus/bin/pin_planner.ppl" { clk } } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 112 280 -272 "clk" "" } } } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 10 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 10" {  } { { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 112 280 -272 "clk" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "decoder_n_m:inst16\|ORDER\[15\]~129 Global clock " "Info: Automatically promoted signal \"decoder_n_m:inst16\|ORDER\[15\]~129\" to use Global clock" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "53 unused 3.3V 0 53 0 " "Info: Number of I/O pins in group: 53 (unused VREF, 3.3V VCCIO, 0 input, 53 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 11 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 17 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 17 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 17 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register decoder_n_m:inst16\|ORDER\[12\] register TYJCQ:inst2\|C\[3\] -16.988 ns " "Info: Slack time is -16.988 ns between source register \"decoder_n_m:inst16\|ORDER\[12\]\" and destination register \"TYJCQ:inst2\|C\[3\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-10.396 ns + Largest register register " "Info: + Largest register to register requirement is -10.396 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.753 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 195 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 195; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 112 280 -272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.711 ns) 2.753 ns TYJCQ:inst2\|C\[3\] 2 REG Unassigned 5 " "Info: 2: + IC(0.573 ns) + CELL(0.711 ns) = 2.753 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'TYJCQ:inst2\|C\[3\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk TYJCQ:inst2|C[3] } "NODE_NAME" } } { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.19 % ) " "Info: Total cell delay = 2.180 ns ( 79.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.81 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 112 280 -272 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.753 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 195 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 195; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 112 280 -272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.711 ns) 2.753 ns TYJCQ:inst2\|C\[3\] 2 REG Unassigned 5 " "Info: 2: + IC(0.573 ns) + CELL(0.711 ns) = 2.753 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'TYJCQ:inst2\|C\[3\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk TYJCQ:inst2|C[3] } "NODE_NAME" } } { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.19 % ) " "Info: Total cell delay = 2.180 ns ( 79.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.81 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 112 280 -272 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.524 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 10.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 195 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 195; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 112 280 -272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.935 ns) 2.977 ns IR:inst3\|Q\[7\] 2 REG Unassigned 12 " "Info: 2: + IC(0.573 ns) + CELL(0.935 ns) = 2.977 ns; Loc. = Unassigned; Fanout = 12; REG Node = 'IR:inst3\|Q\[7\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { clk IR:inst3|Q[7] } "NODE_NAME" } } { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.590 ns) 3.946 ns decoder_n_m:inst16\|Equal18~5 3 COMB Unassigned 1 " "Info: 3: + IC(0.379 ns) + CELL(0.590 ns) = 3.946 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'decoder_n_m:inst16\|Equal18~5'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { IR:inst3|Q[7] decoder_n_m:inst16|Equal18~5 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.787 ns) + CELL(0.590 ns) 5.323 ns decoder_n_m:inst16\|ORDER\[15\]~129 4 COMB Unassigned 14 " "Info: 4: + IC(0.787 ns) + CELL(0.590 ns) = 5.323 ns; Loc. = Unassigned; Fanout = 14; COMB Node = 'decoder_n_m:inst16\|ORDER\[15\]~129'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { decoder_n_m:inst16|Equal18~5 decoder_n_m:inst16|ORDER[15]~129 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.909 ns) + CELL(0.292 ns) 10.524 ns decoder_n_m:inst16\|ORDER\[12\] 5 REG Unassigned 2 " "Info: 5: + IC(4.909 ns) + CELL(0.292 ns) = 10.524 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'decoder_n_m:inst16\|ORDER\[12\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.201 ns" { decoder_n_m:inst16|ORDER[15]~129 decoder_n_m:inst16|ORDER[12] } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.876 ns ( 36.83 % ) " "Info: Total cell delay = 3.876 ns ( 36.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.648 ns ( 63.17 % ) " "Info: Total interconnect delay = 6.648 ns ( 63.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 112 280 -272 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 14.112 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 14.112 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 195 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 195; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 112 280 -272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.935 ns) 2.977 ns IR:inst3\|Q\[4\] 2 REG Unassigned 12 " "Info: 2: + IC(0.573 ns) + CELL(0.935 ns) = 2.977 ns; Loc. = Unassigned; Fanout = 12; REG Node = 'IR:inst3\|Q\[4\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { clk IR:inst3|Q[4] } "NODE_NAME" } } { "../IR/IR.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.114 ns) 4.326 ns decoder_n_m:inst16\|Equal18~3 3 COMB Unassigned 2 " "Info: 3: + IC(1.235 ns) + CELL(0.114 ns) = 4.326 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'decoder_n_m:inst16\|Equal18~3'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { IR:inst3|Q[4] decoder_n_m:inst16|Equal18~3 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.114 ns) 5.603 ns ALU:inst\|T0\[7\]~98 4 COMB Unassigned 1 " "Info: 4: + IC(1.163 ns) + CELL(0.114 ns) = 5.603 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|T0\[7\]~98'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { decoder_n_m:inst16|Equal18~3 ALU:inst|T0[7]~98 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.442 ns) 6.880 ns decoder_n_m:inst16\|ORDER\[13\]~144 5 COMB Unassigned 3 " "Info: 5: + IC(0.835 ns) + CELL(0.442 ns) = 6.880 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'decoder_n_m:inst16\|ORDER\[13\]~144'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { ALU:inst|T0[7]~98 decoder_n_m:inst16|ORDER[13]~144 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.787 ns) + CELL(0.590 ns) 8.257 ns decoder_n_m:inst16\|ORDER\[15\]~147 6 COMB Unassigned 2 " "Info: 6: + IC(0.787 ns) + CELL(0.590 ns) = 8.257 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'decoder_n_m:inst16\|ORDER\[15\]~147'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { decoder_n_m:inst16|ORDER[13]~144 decoder_n_m:inst16|ORDER[15]~147 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.114 ns) 8.911 ns decoder_n_m:inst16\|ORDER\[15\]~129 7 COMB Unassigned 14 " "Info: 7: + IC(0.540 ns) + CELL(0.114 ns) = 8.911 ns; Loc. = Unassigned; Fanout = 14; COMB Node = 'decoder_n_m:inst16\|ORDER\[15\]~129'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { decoder_n_m:inst16|ORDER[15]~147 decoder_n_m:inst16|ORDER[15]~129 } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.909 ns) + CELL(0.292 ns) 14.112 ns decoder_n_m:inst16\|ORDER\[12\] 8 REG Unassigned 2 " "Info: 8: + IC(4.909 ns) + CELL(0.292 ns) = 14.112 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'decoder_n_m:inst16\|ORDER\[12\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.201 ns" { decoder_n_m:inst16|ORDER[15]~129 decoder_n_m:inst16|ORDER[12] } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.070 ns ( 28.84 % ) " "Info: Total cell delay = 4.070 ns ( 28.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.042 ns ( 71.16 % ) " "Info: Total interconnect delay = 10.042 ns ( 71.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "hmr_cpu.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/实验/CPU设计/CPU0/hmr_cpu.bdf" { { -288 112 280 -272 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns   " "Info:   Micro clock to output delay of source is 0.000 ns" {  } { { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns   " "Info:   Micro setup delay of destination is 0.037 ns" {  } { { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.592 ns - Longest register register " "Info: - Longest register to register delay is 6.592 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decoder_n_m:inst16\|ORDER\[12\] 1 REG Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'decoder_n_m:inst16\|ORDER\[12\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { decoder_n_m:inst16|ORDER[12] } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.114 ns) 0.654 ns ztcx:inst7\|ZF_EN~0 2 COMB Unassigned 3 " "Info: 2: + IC(0.540 ns) + CELL(0.114 ns) = 0.654 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'ztcx:inst7\|ZF_EN~0'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { decoder_n_m:inst16|ORDER[12] ztcx:inst7|ZF_EN~0 } "NODE_NAME" } } { "../ZTCX/ztcx.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ZTCX/ztcx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.064 ns) + CELL(0.590 ns) 1.308 ns ztcx:inst7\|TYJCQ_WE~9 3 COMB Unassigned 3 " "Info: 3: + IC(0.064 ns) + CELL(0.590 ns) = 1.308 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'ztcx:inst7\|TYJCQ_WE~9'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { ztcx:inst7|ZF_EN~0 ztcx:inst7|TYJCQ_WE~9 } "NODE_NAME" } } { "../ZTCX/ztcx.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ZTCX/ztcx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.114 ns) 2.581 ns ztcx:inst7\|TYJCQ_WE~6 4 COMB Unassigned 2 " "Info: 4: + IC(1.159 ns) + CELL(0.114 ns) = 2.581 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ztcx:inst7\|TYJCQ_WE~6'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { ztcx:inst7|TYJCQ_WE~9 ztcx:inst7|TYJCQ_WE~6 } "NODE_NAME" } } { "../ZTCX/ztcx.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ZTCX/ztcx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.442 ns) 4.268 ns TYJCQ:inst2\|C\[7\]~16 5 COMB Unassigned 8 " "Info: 5: + IC(1.245 ns) + CELL(0.442 ns) = 4.268 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'TYJCQ:inst2\|C\[7\]~16'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.687 ns" { ztcx:inst7|TYJCQ_WE~6 TYJCQ:inst2|C[7]~16 } "NODE_NAME" } } { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.867 ns) 6.592 ns TYJCQ:inst2\|C\[3\] 6 REG Unassigned 5 " "Info: 6: + IC(1.457 ns) + CELL(0.867 ns) = 6.592 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'TYJCQ:inst2\|C\[3\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { TYJCQ:inst2|C[7]~16 TYJCQ:inst2|C[3] } "NODE_NAME" } } { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.127 ns ( 32.27 % ) " "Info: Total cell delay = 2.127 ns ( 32.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.465 ns ( 67.73 % ) " "Info: Total interconnect delay = 4.465 ns ( 67.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.592 ns" { decoder_n_m:inst16|ORDER[12] ztcx:inst7|ZF_EN~0 ztcx:inst7|TYJCQ_WE~9 ztcx:inst7|TYJCQ_WE~6 TYJCQ:inst2|C[7]~16 TYJCQ:inst2|C[3] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.592 ns" { decoder_n_m:inst16|ORDER[12] ztcx:inst7|ZF_EN~0 ztcx:inst7|TYJCQ_WE~9 ztcx:inst7|TYJCQ_WE~6 TYJCQ:inst2|C[7]~16 TYJCQ:inst2|C[3] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.592 ns register register " "Info: Estimated most critical path is register to register delay of 6.592 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decoder_n_m:inst16\|ORDER\[12\] 1 REG LAB_X19_Y6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y6; Fanout = 2; REG Node = 'decoder_n_m:inst16\|ORDER\[12\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { decoder_n_m:inst16|ORDER[12] } "NODE_NAME" } } { "../n-m译码器/decoder_n_m.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/n-m译码器/decoder_n_m.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.114 ns) 0.654 ns ztcx:inst7\|ZF_EN~0 2 COMB LAB_X19_Y6 3 " "Info: 2: + IC(0.540 ns) + CELL(0.114 ns) = 0.654 ns; Loc. = LAB_X19_Y6; Fanout = 3; COMB Node = 'ztcx:inst7\|ZF_EN~0'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { decoder_n_m:inst16|ORDER[12] ztcx:inst7|ZF_EN~0 } "NODE_NAME" } } { "../ZTCX/ztcx.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ZTCX/ztcx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.064 ns) + CELL(0.590 ns) 1.308 ns ztcx:inst7\|TYJCQ_WE~9 3 COMB LAB_X19_Y6 3 " "Info: 3: + IC(0.064 ns) + CELL(0.590 ns) = 1.308 ns; Loc. = LAB_X19_Y6; Fanout = 3; COMB Node = 'ztcx:inst7\|TYJCQ_WE~9'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { ztcx:inst7|ZF_EN~0 ztcx:inst7|TYJCQ_WE~9 } "NODE_NAME" } } { "../ZTCX/ztcx.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ZTCX/ztcx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.114 ns) 2.581 ns ztcx:inst7\|TYJCQ_WE~6 4 COMB LAB_X17_Y6 2 " "Info: 4: + IC(1.159 ns) + CELL(0.114 ns) = 2.581 ns; Loc. = LAB_X17_Y6; Fanout = 2; COMB Node = 'ztcx:inst7\|TYJCQ_WE~6'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { ztcx:inst7|TYJCQ_WE~9 ztcx:inst7|TYJCQ_WE~6 } "NODE_NAME" } } { "../ZTCX/ztcx.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/ZTCX/ztcx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.442 ns) 4.268 ns TYJCQ:inst2\|C\[7\]~16 5 COMB LAB_X21_Y7 8 " "Info: 5: + IC(1.245 ns) + CELL(0.442 ns) = 4.268 ns; Loc. = LAB_X21_Y7; Fanout = 8; COMB Node = 'TYJCQ:inst2\|C\[7\]~16'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.687 ns" { ztcx:inst7|TYJCQ_WE~6 TYJCQ:inst2|C[7]~16 } "NODE_NAME" } } { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.867 ns) 6.592 ns TYJCQ:inst2\|C\[3\] 6 REG LAB_X18_Y8 5 " "Info: 6: + IC(1.457 ns) + CELL(0.867 ns) = 6.592 ns; Loc. = LAB_X18_Y8; Fanout = 5; REG Node = 'TYJCQ:inst2\|C\[3\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { TYJCQ:inst2|C[7]~16 TYJCQ:inst2|C[3] } "NODE_NAME" } } { "../TYJCQ/TYJCQ.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/TYJCQ/TYJCQ.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.127 ns ( 32.27 % ) " "Info: Total cell delay = 2.127 ns ( 32.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.465 ns ( 67.73 % ) " "Info: Total interconnect delay = 4.465 ns ( 67.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.592 ns" { decoder_n_m:inst16|ORDER[12] ztcx:inst7|ZF_EN~0 ztcx:inst7|TYJCQ_WE~9 ztcx:inst7|TYJCQ_WE~6 TYJCQ:inst2|C[7]~16 TYJCQ:inst2|C[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X14_Y0 X27_Y14 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 00:42:40 2019 " "Info: Processing ended: Sat Dec 21 00:42:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
