// Seed: 561092965
module module_0 (
    output wor id_0,
    output tri1 id_1,
    input wor id_2,
    input supply0 id_3,
    output tri1 id_4,
    output wor id_5,
    output tri1 id_6,
    input tri0 id_7,
    input supply0 id_8,
    input supply1 id_9
);
  wire id_11;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri1  id_1,
    input  tri1  id_2,
    output wor   id_3,
    output tri   id_4,
    input  tri   id_5,
    input  uwire id_6,
    input  tri1  id_7,
    input  tri0  id_8,
    input  wire  id_9,
    output wor   id_10,
    input  wor   id_11
);
  logic id_13;
  ;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_8,
      id_5,
      id_10,
      id_4,
      id_10,
      id_9,
      id_6,
      id_8
  );
  assign modCall_1.id_0 = 0;
endmodule
