\doxysection{stm32l4xx\+\_\+ll\+\_\+dma.\+h}
\hypertarget{stm32l4xx__ll__dma_8h_source}{}\label{stm32l4xx__ll__dma_8h_source}\index{Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_ll\_dma.h@{Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_ll\_dma.h}}
\mbox{\hyperlink{stm32l4xx__ll__dma_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#ifndef\ STM32L4xx\_LL\_DMA\_H}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#define\ STM32L4xx\_LL\_DMA\_H}}
\DoxyCodeLine{00022\ }
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00026\ }
\DoxyCodeLine{00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32l4xx_8h}{stm32l4xx.h}}"{}}}
\DoxyCodeLine{00029\ \textcolor{preprocessor}{\#if\ defined(DMAMUX1)}}
\DoxyCodeLine{00030\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32l4xx__ll__dmamux_8h}{stm32l4xx\_ll\_dmamux.h}}"{}}}
\DoxyCodeLine{00031\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMAMUX1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00032\ }
\DoxyCodeLine{00037\ \textcolor{preprocessor}{\#if\ defined\ (DMA1)\ ||\ defined\ (DMA2)}}
\DoxyCodeLine{00038\ }
\DoxyCodeLine{00043\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00044\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00048\ \textcolor{comment}{/*\ Array\ used\ to\ get\ the\ DMA\ channel\ register\ offset\ versus\ channel\ index\ LL\_DMA\_CHANNEL\_x\ */}}
\DoxyCodeLine{00049\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ CHANNEL\_OFFSET\_TAB[]\ =}
\DoxyCodeLine{00050\ \{}
\DoxyCodeLine{00051\ \ \ (uint8\_t)(DMA1\_Channel1\_BASE\ -\/\ DMA1\_BASE),}
\DoxyCodeLine{00052\ \ \ (uint8\_t)(DMA1\_Channel2\_BASE\ -\/\ DMA1\_BASE),}
\DoxyCodeLine{00053\ \ \ (uint8\_t)(DMA1\_Channel3\_BASE\ -\/\ DMA1\_BASE),}
\DoxyCodeLine{00054\ \ \ (uint8\_t)(DMA1\_Channel4\_BASE\ -\/\ DMA1\_BASE),}
\DoxyCodeLine{00055\ \ \ (uint8\_t)(DMA1\_Channel5\_BASE\ -\/\ DMA1\_BASE),}
\DoxyCodeLine{00056\ \ \ (uint8\_t)(DMA1\_Channel6\_BASE\ -\/\ DMA1\_BASE),}
\DoxyCodeLine{00057\ \ \ (uint8\_t)(DMA1\_Channel7\_BASE\ -\/\ DMA1\_BASE)}
\DoxyCodeLine{00058\ \};}
\DoxyCodeLine{00063\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00064\ \textcolor{preprocessor}{\#if\ defined(DMAMUX1)}}
\DoxyCodeLine{00065\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00069\ \textcolor{comment}{/*\ Define\ used\ to\ get\ CSELR\ register\ offset\ */}}
\DoxyCodeLine{00070\ \textcolor{preprocessor}{\#define\ DMA\_CSELR\_OFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(DMA1\_CSELR\_BASE\ -\/\ DMA1\_BASE)}}
\DoxyCodeLine{00071\ }
\DoxyCodeLine{00072\ \textcolor{comment}{/*\ Defines\ used\ for\ the\ bit\ position\ in\ the\ register\ and\ perform\ offsets\ */}}
\DoxyCodeLine{00073\ \textcolor{preprocessor}{\#define\ DMA\_POSITION\_CSELR\_CXS(Channel)\ \ \ \ \ \ \ \ \ \ \ \ POSITION\_VAL(DMA\_CSELR\_C1S\ <<\ (((Channel)*4U)\ \&\ 0x1FU))}}
\DoxyCodeLine{00077\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMAMUX1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00078\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00079\ \textcolor{preprocessor}{\#if\ defined(DMAMUX1)}}
\DoxyCodeLine{00080\ }
\DoxyCodeLine{00091\ \textcolor{preprocessor}{\#define\ \_\_LL\_DMA\_INSTANCE\_TO\_DMAMUX\_CHANNEL(\_\_DMA\_INSTANCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{00092\ \textcolor{preprocessor}{(((\_\_DMA\_INSTANCE\_\_)\ ==\ DMA1)\ ?\ 0x00000000U\ :\ LL\_DMA\_CHANNEL\_7)}}
\DoxyCodeLine{00093\ }
\DoxyCodeLine{00097\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00098\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{00105\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*USE\_FULL\_LL\_DRIVER*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00106\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMAMUX1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00107\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00108\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{00112\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00113\ \{}
\DoxyCodeLine{00114\ \ \ uint32\_t\ PeriphOrM2MSrcAddress;\ \ }
\DoxyCodeLine{00119\ \ \ uint32\_t\ MemoryOrM2MDstAddress;\ \ }
\DoxyCodeLine{00124\ \ \ uint32\_t\ Direction;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00130\ \ \ uint32\_t\ Mode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00137\ \ \ uint32\_t\ PeriphOrM2MSrcIncMode;\ \ }
\DoxyCodeLine{00143\ \ \ uint32\_t\ MemoryOrM2MDstIncMode;\ \ }
\DoxyCodeLine{00149\ \ \ uint32\_t\ PeriphOrM2MSrcDataSize;\ }
\DoxyCodeLine{00155\ \ \ uint32\_t\ MemoryOrM2MDstDataSize;\ }
\DoxyCodeLine{00161\ \ \ uint32\_t\ NbData;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00168\ \textcolor{preprocessor}{\#if\ defined(DMAMUX1)}}
\DoxyCodeLine{00169\ \ \ uint32\_t\ PeriphRequest;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00173\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00174\ \ \ uint32\_t\ PeriphRequest;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00178\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMAMUX1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00179\ }
\DoxyCodeLine{00180\ \ \ uint32\_t\ Priority;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00185\ \}\ LL\_DMA\_InitTypeDef;}
\DoxyCodeLine{00189\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*USE\_FULL\_LL\_DRIVER*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00190\ }
\DoxyCodeLine{00191\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00199\ \textcolor{preprocessor}{\#define\ LL\_DMA\_IFCR\_CGIF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF1\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00200\ \textcolor{preprocessor}{\#define\ LL\_DMA\_IFCR\_CTCIF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF1\ \ \ \ \ \ \ }}
\DoxyCodeLine{00201\ \textcolor{preprocessor}{\#define\ LL\_DMA\_IFCR\_CHTIF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF1\ \ \ \ \ \ \ }}
\DoxyCodeLine{00202\ \textcolor{preprocessor}{\#define\ LL\_DMA\_IFCR\_CTEIF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF1\ \ \ \ \ \ \ }}
\DoxyCodeLine{00203\ \textcolor{preprocessor}{\#define\ LL\_DMA\_IFCR\_CGIF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF2\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00204\ \textcolor{preprocessor}{\#define\ LL\_DMA\_IFCR\_CTCIF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF2\ \ \ \ \ \ \ }}
\DoxyCodeLine{00205\ \textcolor{preprocessor}{\#define\ LL\_DMA\_IFCR\_CHTIF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF2\ \ \ \ \ \ \ }}
\DoxyCodeLine{00206\ \textcolor{preprocessor}{\#define\ LL\_DMA\_IFCR\_CTEIF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF2\ \ \ \ \ \ \ }}
\DoxyCodeLine{00207\ \textcolor{preprocessor}{\#define\ LL\_DMA\_IFCR\_CGIF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF3\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00208\ \textcolor{preprocessor}{\#define\ LL\_DMA\_IFCR\_CTCIF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF3\ \ \ \ \ \ \ }}
\DoxyCodeLine{00209\ \textcolor{preprocessor}{\#define\ LL\_DMA\_IFCR\_CHTIF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF3\ \ \ \ \ \ \ }}
\DoxyCodeLine{00210\ \textcolor{preprocessor}{\#define\ LL\_DMA\_IFCR\_CTEIF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF3\ \ \ \ \ \ \ }}
\DoxyCodeLine{00211\ \textcolor{preprocessor}{\#define\ LL\_DMA\_IFCR\_CGIF4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF4\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00212\ \textcolor{preprocessor}{\#define\ LL\_DMA\_IFCR\_CTCIF4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF4\ \ \ \ \ \ \ }}
\DoxyCodeLine{00213\ \textcolor{preprocessor}{\#define\ LL\_DMA\_IFCR\_CHTIF4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF4\ \ \ \ \ \ \ }}
\DoxyCodeLine{00214\ \textcolor{preprocessor}{\#define\ LL\_DMA\_IFCR\_CTEIF4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF4\ \ \ \ \ \ \ }}
\DoxyCodeLine{00215\ \textcolor{preprocessor}{\#define\ LL\_DMA\_IFCR\_CGIF5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF5\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00216\ \textcolor{preprocessor}{\#define\ LL\_DMA\_IFCR\_CTCIF5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF5\ \ \ \ \ \ \ }}
\DoxyCodeLine{00217\ \textcolor{preprocessor}{\#define\ LL\_DMA\_IFCR\_CHTIF5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF5\ \ \ \ \ \ \ }}
\DoxyCodeLine{00218\ \textcolor{preprocessor}{\#define\ LL\_DMA\_IFCR\_CTEIF5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF5\ \ \ \ \ \ \ }}
\DoxyCodeLine{00219\ \textcolor{preprocessor}{\#define\ LL\_DMA\_IFCR\_CGIF6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF6\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\#define\ LL\_DMA\_IFCR\_CTCIF6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF6\ \ \ \ \ \ \ }}
\DoxyCodeLine{00221\ \textcolor{preprocessor}{\#define\ LL\_DMA\_IFCR\_CHTIF6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF6\ \ \ \ \ \ \ }}
\DoxyCodeLine{00222\ \textcolor{preprocessor}{\#define\ LL\_DMA\_IFCR\_CTEIF6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF6\ \ \ \ \ \ \ }}
\DoxyCodeLine{00223\ \textcolor{preprocessor}{\#define\ LL\_DMA\_IFCR\_CGIF7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF7\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00224\ \textcolor{preprocessor}{\#define\ LL\_DMA\_IFCR\_CTCIF7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF7\ \ \ \ \ \ \ }}
\DoxyCodeLine{00225\ \textcolor{preprocessor}{\#define\ LL\_DMA\_IFCR\_CHTIF7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF7\ \ \ \ \ \ \ }}
\DoxyCodeLine{00226\ \textcolor{preprocessor}{\#define\ LL\_DMA\_IFCR\_CTEIF7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF7\ \ \ \ \ \ \ }}
\DoxyCodeLine{00235\ \textcolor{preprocessor}{\#define\ LL\_DMA\_ISR\_GIF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF1\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00236\ \textcolor{preprocessor}{\#define\ LL\_DMA\_ISR\_TCIF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF1\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00237\ \textcolor{preprocessor}{\#define\ LL\_DMA\_ISR\_HTIF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF1\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00238\ \textcolor{preprocessor}{\#define\ LL\_DMA\_ISR\_TEIF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF1\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00239\ \textcolor{preprocessor}{\#define\ LL\_DMA\_ISR\_GIF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF2\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00240\ \textcolor{preprocessor}{\#define\ LL\_DMA\_ISR\_TCIF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF2\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00241\ \textcolor{preprocessor}{\#define\ LL\_DMA\_ISR\_HTIF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF2\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00242\ \textcolor{preprocessor}{\#define\ LL\_DMA\_ISR\_TEIF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF2\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00243\ \textcolor{preprocessor}{\#define\ LL\_DMA\_ISR\_GIF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF3\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00244\ \textcolor{preprocessor}{\#define\ LL\_DMA\_ISR\_TCIF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF3\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00245\ \textcolor{preprocessor}{\#define\ LL\_DMA\_ISR\_HTIF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF3\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00246\ \textcolor{preprocessor}{\#define\ LL\_DMA\_ISR\_TEIF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF3\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00247\ \textcolor{preprocessor}{\#define\ LL\_DMA\_ISR\_GIF4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF4\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00248\ \textcolor{preprocessor}{\#define\ LL\_DMA\_ISR\_TCIF4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF4\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00249\ \textcolor{preprocessor}{\#define\ LL\_DMA\_ISR\_HTIF4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF4\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00250\ \textcolor{preprocessor}{\#define\ LL\_DMA\_ISR\_TEIF4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF4\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00251\ \textcolor{preprocessor}{\#define\ LL\_DMA\_ISR\_GIF5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF5\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00252\ \textcolor{preprocessor}{\#define\ LL\_DMA\_ISR\_TCIF5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF5\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00253\ \textcolor{preprocessor}{\#define\ LL\_DMA\_ISR\_HTIF5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF5\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00254\ \textcolor{preprocessor}{\#define\ LL\_DMA\_ISR\_TEIF5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF5\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00255\ \textcolor{preprocessor}{\#define\ LL\_DMA\_ISR\_GIF6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF6\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00256\ \textcolor{preprocessor}{\#define\ LL\_DMA\_ISR\_TCIF6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF6\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00257\ \textcolor{preprocessor}{\#define\ LL\_DMA\_ISR\_HTIF6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF6\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00258\ \textcolor{preprocessor}{\#define\ LL\_DMA\_ISR\_TEIF6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF6\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00259\ \textcolor{preprocessor}{\#define\ LL\_DMA\_ISR\_GIF7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF7\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00260\ \textcolor{preprocessor}{\#define\ LL\_DMA\_ISR\_TCIF7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF7\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00261\ \textcolor{preprocessor}{\#define\ LL\_DMA\_ISR\_HTIF7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF7\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00262\ \textcolor{preprocessor}{\#define\ LL\_DMA\_ISR\_TEIF7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF7\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00271\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CCR\_TCIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_TCIE\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00272\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CCR\_HTIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_HTIE\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00273\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CCR\_TEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_TEIE\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00281\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ }}
\DoxyCodeLine{00282\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U\ }}
\DoxyCodeLine{00283\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U\ }}
\DoxyCodeLine{00284\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000003U\ }}
\DoxyCodeLine{00285\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U\ }}
\DoxyCodeLine{00286\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000005U\ }}
\DoxyCodeLine{00287\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000006U\ }}
\DoxyCodeLine{00288\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{00289\ \textcolor{preprocessor}{\#define\ LL\_DMA\_CHANNEL\_ALL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0xFFFF0000U\ }}
\DoxyCodeLine{00290\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*USE\_FULL\_LL\_DRIVER*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00298\ \textcolor{preprocessor}{\#define\ LL\_DMA\_DIRECTION\_PERIPH\_TO\_MEMORY\ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00299\ \textcolor{preprocessor}{\#define\ LL\_DMA\_DIRECTION\_MEMORY\_TO\_PERIPH\ DMA\_CCR\_DIR\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00300\ \textcolor{preprocessor}{\#define\ LL\_DMA\_DIRECTION\_MEMORY\_TO\_MEMORY\ DMA\_CCR\_MEM2MEM\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00308\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MODE\_NORMAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00309\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MODE\_CIRCULAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_CIRC\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00317\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PERIPH\_INCREMENT\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_PINC\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00318\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PERIPH\_NOINCREMENT\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00326\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MEMORY\_INCREMENT\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_MINC\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00327\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MEMORY\_NOINCREMENT\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00335\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PDATAALIGN\_BYTE\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00336\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PDATAALIGN\_HALFWORD\ \ \ \ \ \ \ \ DMA\_CCR\_PSIZE\_0\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00337\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PDATAALIGN\_WORD\ \ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_PSIZE\_1\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00345\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MDATAALIGN\_BYTE\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00346\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MDATAALIGN\_HALFWORD\ \ \ \ \ \ \ \ DMA\_CCR\_MSIZE\_0\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00347\ \textcolor{preprocessor}{\#define\ LL\_DMA\_MDATAALIGN\_WORD\ \ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_MSIZE\_1\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00355\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PRIORITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00356\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PRIORITY\_MEDIUM\ \ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_PL\_0\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00357\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PRIORITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_PL\_1\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00358\ \textcolor{preprocessor}{\#define\ LL\_DMA\_PRIORITY\_VERYHIGH\ \ \ \ \ \ \ \ \ \ DMA\_CCR\_PL\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00363\ \textcolor{preprocessor}{\#if\ !defined\ \ (DMAMUX1)}}
\DoxyCodeLine{00367\ \textcolor{preprocessor}{\#define\ LL\_DMA\_REQUEST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ }}
\DoxyCodeLine{00368\ \textcolor{preprocessor}{\#define\ LL\_DMA\_REQUEST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U\ }}
\DoxyCodeLine{00369\ \textcolor{preprocessor}{\#define\ LL\_DMA\_REQUEST\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U\ }}
\DoxyCodeLine{00370\ \textcolor{preprocessor}{\#define\ LL\_DMA\_REQUEST\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000003U\ }}
\DoxyCodeLine{00371\ \textcolor{preprocessor}{\#define\ LL\_DMA\_REQUEST\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U\ }}
\DoxyCodeLine{00372\ \textcolor{preprocessor}{\#define\ LL\_DMA\_REQUEST\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000005U\ }}
\DoxyCodeLine{00373\ \textcolor{preprocessor}{\#define\ LL\_DMA\_REQUEST\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000006U\ }}
\DoxyCodeLine{00374\ \textcolor{preprocessor}{\#define\ LL\_DMA\_REQUEST\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000007U\ }}
\DoxyCodeLine{00378\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ !defined\ DMAMUX1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00383\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00398\ \textcolor{preprocessor}{\#define\ LL\_DMA\_WriteReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{00399\ }
\DoxyCodeLine{00406\ \textcolor{preprocessor}{\#define\ LL\_DMA\_ReadReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_)\ READ\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_)}}
\DoxyCodeLine{00419\ \textcolor{preprocessor}{\#if\ defined(DMA2)}}
\DoxyCodeLine{00420\ \textcolor{preprocessor}{\#define\ \_\_LL\_DMA\_GET\_INSTANCE(\_\_CHANNEL\_INSTANCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{00421\ \textcolor{preprocessor}{(((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_)\ >\ ((uint32\_t)DMA1\_Channel7))\ ?\ \ DMA2\ :\ DMA1)}}
\DoxyCodeLine{00422\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00423\ \textcolor{preprocessor}{\#define\ \_\_LL\_DMA\_GET\_INSTANCE(\_\_CHANNEL\_INSTANCE\_\_)\ \ (DMA1)}}
\DoxyCodeLine{00424\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00425\ }
\DoxyCodeLine{00431\ \textcolor{preprocessor}{\#if\ defined\ (DMA2)}}
\DoxyCodeLine{00432\ \textcolor{preprocessor}{\#if\ defined\ (DMA2\_Channel6)\ \&\&\ defined\ (DMA2\_Channel7)}}
\DoxyCodeLine{00433\ \textcolor{preprocessor}{\#define\ \_\_LL\_DMA\_GET\_CHANNEL(\_\_CHANNEL\_INSTANCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{00434\ \textcolor{preprocessor}{(((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Channel1))\ ?\ LL\_DMA\_CHANNEL\_1\ :\ \(\backslash\)}}
\DoxyCodeLine{00435\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2\_Channel1))\ ?\ LL\_DMA\_CHANNEL\_1\ :\ \(\backslash\)}}
\DoxyCodeLine{00436\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Channel2))\ ?\ LL\_DMA\_CHANNEL\_2\ :\ \(\backslash\)}}
\DoxyCodeLine{00437\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2\_Channel2))\ ?\ LL\_DMA\_CHANNEL\_2\ :\ \(\backslash\)}}
\DoxyCodeLine{00438\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Channel3))\ ?\ LL\_DMA\_CHANNEL\_3\ :\ \(\backslash\)}}
\DoxyCodeLine{00439\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2\_Channel3))\ ?\ LL\_DMA\_CHANNEL\_3\ :\ \(\backslash\)}}
\DoxyCodeLine{00440\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Channel4))\ ?\ LL\_DMA\_CHANNEL\_4\ :\ \(\backslash\)}}
\DoxyCodeLine{00441\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2\_Channel4))\ ?\ LL\_DMA\_CHANNEL\_4\ :\ \(\backslash\)}}
\DoxyCodeLine{00442\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Channel5))\ ?\ LL\_DMA\_CHANNEL\_5\ :\ \(\backslash\)}}
\DoxyCodeLine{00443\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2\_Channel5))\ ?\ LL\_DMA\_CHANNEL\_5\ :\ \(\backslash\)}}
\DoxyCodeLine{00444\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Channel6))\ ?\ LL\_DMA\_CHANNEL\_6\ :\ \(\backslash\)}}
\DoxyCodeLine{00445\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2\_Channel6))\ ?\ LL\_DMA\_CHANNEL\_6\ :\ \(\backslash\)}}
\DoxyCodeLine{00446\ \textcolor{preprocessor}{\ LL\_DMA\_CHANNEL\_7)}}
\DoxyCodeLine{00447\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00448\ \textcolor{preprocessor}{\#define\ \_\_LL\_DMA\_GET\_CHANNEL(\_\_CHANNEL\_INSTANCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{00449\ \textcolor{preprocessor}{(((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Channel1))\ ?\ LL\_DMA\_CHANNEL\_1\ :\ \(\backslash\)}}
\DoxyCodeLine{00450\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2\_Channel1))\ ?\ LL\_DMA\_CHANNEL\_1\ :\ \(\backslash\)}}
\DoxyCodeLine{00451\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Channel2))\ ?\ LL\_DMA\_CHANNEL\_2\ :\ \(\backslash\)}}
\DoxyCodeLine{00452\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2\_Channel2))\ ?\ LL\_DMA\_CHANNEL\_2\ :\ \(\backslash\)}}
\DoxyCodeLine{00453\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Channel3))\ ?\ LL\_DMA\_CHANNEL\_3\ :\ \(\backslash\)}}
\DoxyCodeLine{00454\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2\_Channel3))\ ?\ LL\_DMA\_CHANNEL\_3\ :\ \(\backslash\)}}
\DoxyCodeLine{00455\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Channel4))\ ?\ LL\_DMA\_CHANNEL\_4\ :\ \(\backslash\)}}
\DoxyCodeLine{00456\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2\_Channel4))\ ?\ LL\_DMA\_CHANNEL\_4\ :\ \(\backslash\)}}
\DoxyCodeLine{00457\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Channel5))\ ?\ LL\_DMA\_CHANNEL\_5\ :\ \(\backslash\)}}
\DoxyCodeLine{00458\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2\_Channel5))\ ?\ LL\_DMA\_CHANNEL\_5\ :\ \(\backslash\)}}
\DoxyCodeLine{00459\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Channel6))\ ?\ LL\_DMA\_CHANNEL\_6\ :\ \(\backslash\)}}
\DoxyCodeLine{00460\ \textcolor{preprocessor}{\ LL\_DMA\_CHANNEL\_7)}}
\DoxyCodeLine{00461\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00462\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00463\ \textcolor{preprocessor}{\#define\ \_\_LL\_DMA\_GET\_CHANNEL(\_\_CHANNEL\_INSTANCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{00464\ \textcolor{preprocessor}{(((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Channel1))\ ?\ LL\_DMA\_CHANNEL\_1\ :\ \(\backslash\)}}
\DoxyCodeLine{00465\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Channel2))\ ?\ LL\_DMA\_CHANNEL\_2\ :\ \(\backslash\)}}
\DoxyCodeLine{00466\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Channel3))\ ?\ LL\_DMA\_CHANNEL\_3\ :\ \(\backslash\)}}
\DoxyCodeLine{00467\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Channel4))\ ?\ LL\_DMA\_CHANNEL\_4\ :\ \(\backslash\)}}
\DoxyCodeLine{00468\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Channel5))\ ?\ LL\_DMA\_CHANNEL\_5\ :\ \(\backslash\)}}
\DoxyCodeLine{00469\ \textcolor{preprocessor}{\ ((uint32\_t)(\_\_CHANNEL\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1\_Channel6))\ ?\ LL\_DMA\_CHANNEL\_6\ :\ \(\backslash\)}}
\DoxyCodeLine{00470\ \textcolor{preprocessor}{\ LL\_DMA\_CHANNEL\_7)}}
\DoxyCodeLine{00471\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00472\ }
\DoxyCodeLine{00479\ \textcolor{preprocessor}{\#if\ defined\ (DMA2)}}
\DoxyCodeLine{00480\ \textcolor{preprocessor}{\#if\ defined\ (DMA2\_Channel6)\ \&\&\ defined\ (DMA2\_Channel7)}}
\DoxyCodeLine{00481\ \textcolor{preprocessor}{\#define\ \_\_LL\_DMA\_GET\_CHANNEL\_INSTANCE(\_\_DMA\_INSTANCE\_\_,\ \_\_CHANNEL\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{00482\ \textcolor{preprocessor}{((((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_CHANNEL\_\_)\ ==\ ((uint32\_t)LL\_DMA\_CHANNEL\_1)))\ ?\ DMA1\_Channel1\ :\ \(\backslash\)}}
\DoxyCodeLine{00483\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2))\ \&\&\ ((uint32\_t)(\_\_CHANNEL\_\_)\ ==\ ((uint32\_t)LL\_DMA\_CHANNEL\_1)))\ ?\ DMA2\_Channel1\ :\ \(\backslash\)}}
\DoxyCodeLine{00484\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_CHANNEL\_\_)\ ==\ ((uint32\_t)LL\_DMA\_CHANNEL\_2)))\ ?\ DMA1\_Channel2\ :\ \(\backslash\)}}
\DoxyCodeLine{00485\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2))\ \&\&\ ((uint32\_t)(\_\_CHANNEL\_\_)\ ==\ ((uint32\_t)LL\_DMA\_CHANNEL\_2)))\ ?\ DMA2\_Channel2\ :\ \(\backslash\)}}
\DoxyCodeLine{00486\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_CHANNEL\_\_)\ ==\ ((uint32\_t)LL\_DMA\_CHANNEL\_3)))\ ?\ DMA1\_Channel3\ :\ \(\backslash\)}}
\DoxyCodeLine{00487\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2))\ \&\&\ ((uint32\_t)(\_\_CHANNEL\_\_)\ ==\ ((uint32\_t)LL\_DMA\_CHANNEL\_3)))\ ?\ DMA2\_Channel3\ :\ \(\backslash\)}}
\DoxyCodeLine{00488\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_CHANNEL\_\_)\ ==\ ((uint32\_t)LL\_DMA\_CHANNEL\_4)))\ ?\ DMA1\_Channel4\ :\ \(\backslash\)}}
\DoxyCodeLine{00489\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2))\ \&\&\ ((uint32\_t)(\_\_CHANNEL\_\_)\ ==\ ((uint32\_t)LL\_DMA\_CHANNEL\_4)))\ ?\ DMA2\_Channel4\ :\ \(\backslash\)}}
\DoxyCodeLine{00490\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_CHANNEL\_\_)\ ==\ ((uint32\_t)LL\_DMA\_CHANNEL\_5)))\ ?\ DMA1\_Channel5\ :\ \(\backslash\)}}
\DoxyCodeLine{00491\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2))\ \&\&\ ((uint32\_t)(\_\_CHANNEL\_\_)\ ==\ ((uint32\_t)LL\_DMA\_CHANNEL\_5)))\ ?\ DMA2\_Channel5\ :\ \(\backslash\)}}
\DoxyCodeLine{00492\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_CHANNEL\_\_)\ ==\ ((uint32\_t)LL\_DMA\_CHANNEL\_6)))\ ?\ DMA1\_Channel6\ :\ \(\backslash\)}}
\DoxyCodeLine{00493\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2))\ \&\&\ ((uint32\_t)(\_\_CHANNEL\_\_)\ ==\ ((uint32\_t)LL\_DMA\_CHANNEL\_6)))\ ?\ DMA2\_Channel6\ :\ \(\backslash\)}}
\DoxyCodeLine{00494\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_CHANNEL\_\_)\ ==\ ((uint32\_t)LL\_DMA\_CHANNEL\_7)))\ ?\ DMA1\_Channel7\ :\ \(\backslash\)}}
\DoxyCodeLine{00495\ \textcolor{preprocessor}{\ DMA2\_Channel7)}}
\DoxyCodeLine{00496\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00497\ \textcolor{preprocessor}{\#define\ \_\_LL\_DMA\_GET\_CHANNEL\_INSTANCE(\_\_DMA\_INSTANCE\_\_,\ \_\_CHANNEL\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{00498\ \textcolor{preprocessor}{((((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_CHANNEL\_\_)\ ==\ ((uint32\_t)LL\_DMA\_CHANNEL\_1)))\ ?\ DMA1\_Channel1\ :\ \(\backslash\)}}
\DoxyCodeLine{00499\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2))\ \&\&\ ((uint32\_t)(\_\_CHANNEL\_\_)\ ==\ ((uint32\_t)LL\_DMA\_CHANNEL\_1)))\ ?\ DMA2\_Channel1\ :\ \(\backslash\)}}
\DoxyCodeLine{00500\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_CHANNEL\_\_)\ ==\ ((uint32\_t)LL\_DMA\_CHANNEL\_2)))\ ?\ DMA1\_Channel2\ :\ \(\backslash\)}}
\DoxyCodeLine{00501\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2))\ \&\&\ ((uint32\_t)(\_\_CHANNEL\_\_)\ ==\ ((uint32\_t)LL\_DMA\_CHANNEL\_2)))\ ?\ DMA2\_Channel2\ :\ \(\backslash\)}}
\DoxyCodeLine{00502\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_CHANNEL\_\_)\ ==\ ((uint32\_t)LL\_DMA\_CHANNEL\_3)))\ ?\ DMA1\_Channel3\ :\ \(\backslash\)}}
\DoxyCodeLine{00503\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2))\ \&\&\ ((uint32\_t)(\_\_CHANNEL\_\_)\ ==\ ((uint32\_t)LL\_DMA\_CHANNEL\_3)))\ ?\ DMA2\_Channel3\ :\ \(\backslash\)}}
\DoxyCodeLine{00504\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_CHANNEL\_\_)\ ==\ ((uint32\_t)LL\_DMA\_CHANNEL\_4)))\ ?\ DMA1\_Channel4\ :\ \(\backslash\)}}
\DoxyCodeLine{00505\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2))\ \&\&\ ((uint32\_t)(\_\_CHANNEL\_\_)\ ==\ ((uint32\_t)LL\_DMA\_CHANNEL\_4)))\ ?\ DMA2\_Channel4\ :\ \(\backslash\)}}
\DoxyCodeLine{00506\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_CHANNEL\_\_)\ ==\ ((uint32\_t)LL\_DMA\_CHANNEL\_5)))\ ?\ DMA1\_Channel5\ :\ \(\backslash\)}}
\DoxyCodeLine{00507\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA2))\ \&\&\ ((uint32\_t)(\_\_CHANNEL\_\_)\ ==\ ((uint32\_t)LL\_DMA\_CHANNEL\_5)))\ ?\ DMA2\_Channel5\ :\ \(\backslash\)}}
\DoxyCodeLine{00508\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_CHANNEL\_\_)\ ==\ ((uint32\_t)LL\_DMA\_CHANNEL\_6)))\ ?\ DMA1\_Channel6\ :\ \(\backslash\)}}
\DoxyCodeLine{00509\ \textcolor{preprocessor}{\ DMA1\_Channel7)}}
\DoxyCodeLine{00510\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00511\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00512\ \textcolor{preprocessor}{\#define\ \_\_LL\_DMA\_GET\_CHANNEL\_INSTANCE(\_\_DMA\_INSTANCE\_\_,\ \_\_CHANNEL\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{00513\ \textcolor{preprocessor}{((((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_CHANNEL\_\_)\ ==\ ((uint32\_t)LL\_DMA\_CHANNEL\_1)))\ ?\ DMA1\_Channel1\ :\ \(\backslash\)}}
\DoxyCodeLine{00514\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_CHANNEL\_\_)\ ==\ ((uint32\_t)LL\_DMA\_CHANNEL\_2)))\ ?\ DMA1\_Channel2\ :\ \(\backslash\)}}
\DoxyCodeLine{00515\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_CHANNEL\_\_)\ ==\ ((uint32\_t)LL\_DMA\_CHANNEL\_3)))\ ?\ DMA1\_Channel3\ :\ \(\backslash\)}}
\DoxyCodeLine{00516\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_CHANNEL\_\_)\ ==\ ((uint32\_t)LL\_DMA\_CHANNEL\_4)))\ ?\ DMA1\_Channel4\ :\ \(\backslash\)}}
\DoxyCodeLine{00517\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_CHANNEL\_\_)\ ==\ ((uint32\_t)LL\_DMA\_CHANNEL\_5)))\ ?\ DMA1\_Channel5\ :\ \(\backslash\)}}
\DoxyCodeLine{00518\ \textcolor{preprocessor}{\ (((uint32\_t)(\_\_DMA\_INSTANCE\_\_)\ ==\ ((uint32\_t)DMA1))\ \&\&\ ((uint32\_t)(\_\_CHANNEL\_\_)\ ==\ ((uint32\_t)LL\_DMA\_CHANNEL\_6)))\ ?\ DMA1\_Channel6\ :\ \(\backslash\)}}
\DoxyCodeLine{00519\ \textcolor{preprocessor}{\ DMA1\_Channel7)}}
\DoxyCodeLine{00520\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00521\ }
\DoxyCodeLine{00530\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00552\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_EnableChannel(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel)}
\DoxyCodeLine{00553\ \{}
\DoxyCodeLine{00554\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{00555\ \ \ SET\_BIT(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gababa3817d21a78079be76bc26b2c10f2}{DMA\_CCR\_EN}});}
\DoxyCodeLine{00556\ \}}
\DoxyCodeLine{00557\ }
\DoxyCodeLine{00572\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_DisableChannel(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel)}
\DoxyCodeLine{00573\ \{}
\DoxyCodeLine{00574\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{00575\ \ \ CLEAR\_BIT(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gababa3817d21a78079be76bc26b2c10f2}{DMA\_CCR\_EN}});}
\DoxyCodeLine{00576\ \}}
\DoxyCodeLine{00577\ }
\DoxyCodeLine{00592\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsEnabledChannel(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel)}
\DoxyCodeLine{00593\ \{}
\DoxyCodeLine{00594\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{00595\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,}
\DoxyCodeLine{00596\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gababa3817d21a78079be76bc26b2c10f2}{DMA\_CCR\_EN}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gababa3817d21a78079be76bc26b2c10f2}{DMA\_CCR\_EN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00597\ \}}
\DoxyCodeLine{00598\ }
\DoxyCodeLine{00628\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ConfigTransfer(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel,\ uint32\_t\ Configuration)}
\DoxyCodeLine{00629\ \{}
\DoxyCodeLine{00630\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{00631\ \ \ MODIFY\_REG(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,}
\DoxyCodeLine{00632\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f1ece172cf3c3e696b86d401d7345a2}{DMA\_CCR\_DIR}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c87a41026384e25fe2312d03af76215}{DMA\_CCR\_MEM2MEM}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga445471396e741418bcd6f63404f4052c}{DMA\_CCR\_CIRC}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028cb96357bd24868a74ee1134a35b7e}{DMA\_CCR\_PINC}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa189138f534283d876f654ec9474987e}{DMA\_CCR\_MINC}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8d824b9bff520523fccfbe57b07516}{DMA\_CCR\_PSIZE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga492495253fe3f05ea83dd3c3dbb5dddf}{DMA\_CCR\_MSIZE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97726688157629243aa59bb60e33c284}{DMA\_CCR\_PL}},}
\DoxyCodeLine{00633\ \ \ \ \ \ \ \ \ \ \ \ \ \ Configuration);}
\DoxyCodeLine{00634\ \}}
\DoxyCodeLine{00635\ }
\DoxyCodeLine{00655\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetDataTransferDirection(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel,\ uint32\_t\ Direction)}
\DoxyCodeLine{00656\ \{}
\DoxyCodeLine{00657\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{00658\ \ \ MODIFY\_REG(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,}
\DoxyCodeLine{00659\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f1ece172cf3c3e696b86d401d7345a2}{DMA\_CCR\_DIR}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c87a41026384e25fe2312d03af76215}{DMA\_CCR\_MEM2MEM}},\ Direction);}
\DoxyCodeLine{00660\ \}}
\DoxyCodeLine{00661\ }
\DoxyCodeLine{00680\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetDataTransferDirection(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel)}
\DoxyCodeLine{00681\ \{}
\DoxyCodeLine{00682\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{00683\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,}
\DoxyCodeLine{00684\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f1ece172cf3c3e696b86d401d7345a2}{DMA\_CCR\_DIR}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c87a41026384e25fe2312d03af76215}{DMA\_CCR\_MEM2MEM}}));}
\DoxyCodeLine{00685\ \}}
\DoxyCodeLine{00686\ }
\DoxyCodeLine{00706\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel,\ uint32\_t\ Mode)}
\DoxyCodeLine{00707\ \{}
\DoxyCodeLine{00708\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{00709\ \ \ MODIFY\_REG(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga445471396e741418bcd6f63404f4052c}{DMA\_CCR\_CIRC}},}
\DoxyCodeLine{00710\ \ \ \ \ \ \ \ \ \ \ \ \ \ Mode);}
\DoxyCodeLine{00711\ \}}
\DoxyCodeLine{00712\ }
\DoxyCodeLine{00729\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel)}
\DoxyCodeLine{00730\ \{}
\DoxyCodeLine{00731\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{00732\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,}
\DoxyCodeLine{00733\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga445471396e741418bcd6f63404f4052c}{DMA\_CCR\_CIRC}}));}
\DoxyCodeLine{00734\ \}}
\DoxyCodeLine{00735\ }
\DoxyCodeLine{00753\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetPeriphIncMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel,\ uint32\_t\ PeriphOrM2MSrcIncMode)}
\DoxyCodeLine{00754\ \{}
\DoxyCodeLine{00755\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{00756\ \ \ MODIFY\_REG(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028cb96357bd24868a74ee1134a35b7e}{DMA\_CCR\_PINC}},}
\DoxyCodeLine{00757\ \ \ \ \ \ \ \ \ \ \ \ \ \ PeriphOrM2MSrcIncMode);}
\DoxyCodeLine{00758\ \}}
\DoxyCodeLine{00759\ }
\DoxyCodeLine{00776\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetPeriphIncMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel)}
\DoxyCodeLine{00777\ \{}
\DoxyCodeLine{00778\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{00779\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,}
\DoxyCodeLine{00780\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028cb96357bd24868a74ee1134a35b7e}{DMA\_CCR\_PINC}}));}
\DoxyCodeLine{00781\ \}}
\DoxyCodeLine{00782\ }
\DoxyCodeLine{00800\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetMemoryIncMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel,\ uint32\_t\ MemoryOrM2MDstIncMode)}
\DoxyCodeLine{00801\ \{}
\DoxyCodeLine{00802\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{00803\ \ \ MODIFY\_REG(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa189138f534283d876f654ec9474987e}{DMA\_CCR\_MINC}},}
\DoxyCodeLine{00804\ \ \ \ \ \ \ \ \ \ \ \ \ \ MemoryOrM2MDstIncMode);}
\DoxyCodeLine{00805\ \}}
\DoxyCodeLine{00806\ }
\DoxyCodeLine{00823\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetMemoryIncMode(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel)}
\DoxyCodeLine{00824\ \{}
\DoxyCodeLine{00825\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{00826\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,}
\DoxyCodeLine{00827\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa189138f534283d876f654ec9474987e}{DMA\_CCR\_MINC}}));}
\DoxyCodeLine{00828\ \}}
\DoxyCodeLine{00829\ }
\DoxyCodeLine{00848\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetPeriphSize(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel,\ uint32\_t\ PeriphOrM2MSrcDataSize)}
\DoxyCodeLine{00849\ \{}
\DoxyCodeLine{00850\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{00851\ \ \ MODIFY\_REG(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8d824b9bff520523fccfbe57b07516}{DMA\_CCR\_PSIZE}},}
\DoxyCodeLine{00852\ \ \ \ \ \ \ \ \ \ \ \ \ \ PeriphOrM2MSrcDataSize);}
\DoxyCodeLine{00853\ \}}
\DoxyCodeLine{00854\ }
\DoxyCodeLine{00872\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetPeriphSize(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel)}
\DoxyCodeLine{00873\ \{}
\DoxyCodeLine{00874\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{00875\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,}
\DoxyCodeLine{00876\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8d824b9bff520523fccfbe57b07516}{DMA\_CCR\_PSIZE}}));}
\DoxyCodeLine{00877\ \}}
\DoxyCodeLine{00878\ }
\DoxyCodeLine{00897\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetMemorySize(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel,\ uint32\_t\ MemoryOrM2MDstDataSize)}
\DoxyCodeLine{00898\ \{}
\DoxyCodeLine{00899\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{00900\ \ \ MODIFY\_REG(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga492495253fe3f05ea83dd3c3dbb5dddf}{DMA\_CCR\_MSIZE}},}
\DoxyCodeLine{00901\ \ \ \ \ \ \ \ \ \ \ \ \ \ MemoryOrM2MDstDataSize);}
\DoxyCodeLine{00902\ \}}
\DoxyCodeLine{00903\ }
\DoxyCodeLine{00921\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetMemorySize(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel)}
\DoxyCodeLine{00922\ \{}
\DoxyCodeLine{00923\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{00924\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,}
\DoxyCodeLine{00925\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga492495253fe3f05ea83dd3c3dbb5dddf}{DMA\_CCR\_MSIZE}}));}
\DoxyCodeLine{00926\ \}}
\DoxyCodeLine{00927\ }
\DoxyCodeLine{00947\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetChannelPriorityLevel(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel,\ uint32\_t\ Priority)}
\DoxyCodeLine{00948\ \{}
\DoxyCodeLine{00949\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{00950\ \ \ MODIFY\_REG(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97726688157629243aa59bb60e33c284}{DMA\_CCR\_PL}},}
\DoxyCodeLine{00951\ \ \ \ \ \ \ \ \ \ \ \ \ \ Priority);}
\DoxyCodeLine{00952\ \}}
\DoxyCodeLine{00953\ }
\DoxyCodeLine{00972\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetChannelPriorityLevel(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel)}
\DoxyCodeLine{00973\ \{}
\DoxyCodeLine{00974\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{00975\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,}
\DoxyCodeLine{00976\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97726688157629243aa59bb60e33c284}{DMA\_CCR\_PL}}));}
\DoxyCodeLine{00977\ \}}
\DoxyCodeLine{00978\ }
\DoxyCodeLine{00996\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetDataLength(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel,\ uint32\_t\ NbData)}
\DoxyCodeLine{00997\ \{}
\DoxyCodeLine{00998\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{00999\ \ \ MODIFY\_REG(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CNDTR,}
\DoxyCodeLine{01000\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42c0abbace3b816e7669e27b3676d2a}{DMA\_CNDTR\_NDT}},\ NbData);}
\DoxyCodeLine{01001\ \}}
\DoxyCodeLine{01002\ }
\DoxyCodeLine{01019\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetDataLength(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel)}
\DoxyCodeLine{01020\ \{}
\DoxyCodeLine{01021\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{01022\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CNDTR,}
\DoxyCodeLine{01023\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42c0abbace3b816e7669e27b3676d2a}{DMA\_CNDTR\_NDT}}));}
\DoxyCodeLine{01024\ \}}
\DoxyCodeLine{01025\ }
\DoxyCodeLine{01049\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ConfigAddresses(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel,\ uint32\_t\ SrcAddress,}
\DoxyCodeLine{01050\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ DstAddress,\ uint32\_t\ Direction)}
\DoxyCodeLine{01051\ \{}
\DoxyCodeLine{01052\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{01053\ \ \ \textcolor{comment}{/*\ Direction\ Memory\ to\ Periph\ */}}
\DoxyCodeLine{01054\ \ \ \textcolor{keywordflow}{if}\ (Direction\ ==\ LL\_DMA\_DIRECTION\_MEMORY\_TO\_PERIPH)}
\DoxyCodeLine{01055\ \ \ \{}
\DoxyCodeLine{01056\ \ \ \ \ WRITE\_REG(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CMAR,\ SrcAddress);}
\DoxyCodeLine{01057\ \ \ \ \ WRITE\_REG(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CPAR,\ DstAddress);}
\DoxyCodeLine{01058\ \ \ \}}
\DoxyCodeLine{01059\ \ \ \textcolor{comment}{/*\ Direction\ Periph\ to\ Memory\ and\ Memory\ to\ Memory\ */}}
\DoxyCodeLine{01060\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{01061\ \ \ \{}
\DoxyCodeLine{01062\ \ \ \ \ WRITE\_REG(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CPAR,\ SrcAddress);}
\DoxyCodeLine{01063\ \ \ \ \ WRITE\_REG(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CMAR,\ DstAddress);}
\DoxyCodeLine{01064\ \ \ \}}
\DoxyCodeLine{01065\ \}}
\DoxyCodeLine{01066\ }
\DoxyCodeLine{01084\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetMemoryAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel,\ uint32\_t\ MemoryAddress)}
\DoxyCodeLine{01085\ \{}
\DoxyCodeLine{01086\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{01087\ \ \ WRITE\_REG(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CMAR,\ MemoryAddress);}
\DoxyCodeLine{01088\ \}}
\DoxyCodeLine{01089\ }
\DoxyCodeLine{01107\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetPeriphAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel,\ uint32\_t\ PeriphAddress)}
\DoxyCodeLine{01108\ \{}
\DoxyCodeLine{01109\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{01110\ \ \ WRITE\_REG(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CPAR,\ PeriphAddress);}
\DoxyCodeLine{01111\ \}}
\DoxyCodeLine{01112\ }
\DoxyCodeLine{01128\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetMemoryAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel)}
\DoxyCodeLine{01129\ \{}
\DoxyCodeLine{01130\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{01131\ \ \ \textcolor{keywordflow}{return}\ (READ\_REG(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CMAR));}
\DoxyCodeLine{01132\ \}}
\DoxyCodeLine{01133\ }
\DoxyCodeLine{01149\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetPeriphAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel)}
\DoxyCodeLine{01150\ \{}
\DoxyCodeLine{01151\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{01152\ \ \ \textcolor{keywordflow}{return}\ (READ\_REG(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CPAR));}
\DoxyCodeLine{01153\ \}}
\DoxyCodeLine{01154\ }
\DoxyCodeLine{01172\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetM2MSrcAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel,\ uint32\_t\ MemoryAddress)}
\DoxyCodeLine{01173\ \{}
\DoxyCodeLine{01174\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{01175\ \ \ WRITE\_REG(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CPAR,\ MemoryAddress);}
\DoxyCodeLine{01176\ \}}
\DoxyCodeLine{01177\ }
\DoxyCodeLine{01195\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetM2MDstAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel,\ uint32\_t\ MemoryAddress)}
\DoxyCodeLine{01196\ \{}
\DoxyCodeLine{01197\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{01198\ \ \ WRITE\_REG(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CMAR,\ MemoryAddress);}
\DoxyCodeLine{01199\ \}}
\DoxyCodeLine{01200\ }
\DoxyCodeLine{01216\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetM2MSrcAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel)}
\DoxyCodeLine{01217\ \{}
\DoxyCodeLine{01218\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{01219\ \ \ \textcolor{keywordflow}{return}\ (READ\_REG(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CPAR));}
\DoxyCodeLine{01220\ \}}
\DoxyCodeLine{01221\ }
\DoxyCodeLine{01237\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetM2MDstAddress(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel)}
\DoxyCodeLine{01238\ \{}
\DoxyCodeLine{01239\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{01240\ \ \ \textcolor{keywordflow}{return}\ (READ\_REG(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CMAR));}
\DoxyCodeLine{01241\ \}}
\DoxyCodeLine{01242\ }
\DoxyCodeLine{01243\ \textcolor{preprocessor}{\#if\ defined(DMAMUX1)}}
\DoxyCodeLine{01357\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetPeriphRequest(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel,\ uint32\_t\ Request)}
\DoxyCodeLine{01358\ \{}
\DoxyCodeLine{01359\ \ \ uint32\_t\ dmamux\_ccr\_offset\ =\ ((((uint32\_t)DMAx\ \string^\ (uint32\_t)DMA1)\ >>\ 10U)\ *\ 7U);}
\DoxyCodeLine{01360\ \ \ MODIFY\_REG((DMAMUX1\_Channel0\ +\ Channel\ +\ dmamux\_ccr\_offset)-\/>CCR,\ DMAMUX\_CxCR\_DMAREQ\_ID,\ Request);}
\DoxyCodeLine{01361\ \}}
\DoxyCodeLine{01362\ }
\DoxyCodeLine{01475\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetPeriphRequest(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel)}
\DoxyCodeLine{01476\ \{}
\DoxyCodeLine{01477\ \ \ uint32\_t\ dmamux\_ccr\_offset\ =\ ((((uint32\_t)DMAx\ \string^\ (uint32\_t)DMA1)\ >>\ 10U)\ *\ 7U);}
\DoxyCodeLine{01478\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT((DMAMUX1\_Channel0\ +\ Channel\ +\ dmamux\_ccr\_offset)-\/>CCR,\ DMAMUX\_CxCR\_DMAREQ\_ID));}
\DoxyCodeLine{01479\ \}}
\DoxyCodeLine{01480\ }
\DoxyCodeLine{01481\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01512\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_SetPeriphRequest(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel,\ uint32\_t\ PeriphRequest)}
\DoxyCodeLine{01513\ \{}
\DoxyCodeLine{01514\ \ \ MODIFY\_REG(((\mbox{\hyperlink{struct_d_m_a___request___type_def}{DMA\_Request\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ DMA\_CSELR\_OFFSET)))-\/>CSELR,}
\DoxyCodeLine{01515\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae14cb7e311c0b6368694302d65dc8b2c}{DMA\_CSELR\_C1S}}\ <<\ (((Channel)\ *\ 4U)\ \&\ 0x1FU),\ PeriphRequest\ <<\ DMA\_POSITION\_CSELR\_CXS(Channel));}
\DoxyCodeLine{01516\ \}}
\DoxyCodeLine{01517\ }
\DoxyCodeLine{01546\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_GetPeriphRequest(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel)}
\DoxyCodeLine{01547\ \{}
\DoxyCodeLine{01548\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___request___type_def}{DMA\_Request\_TypeDef}}\ *)((uint32\_t)((uint32\_t)DMAx\ +\ DMA\_CSELR\_OFFSET)))-\/>CSELR,}
\DoxyCodeLine{01549\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae14cb7e311c0b6368694302d65dc8b2c}{DMA\_CSELR\_C1S}}\ <<\ ((Channel)\ *\ 4U))\ >>\ DMA\_POSITION\_CSELR\_CXS(Channel));}
\DoxyCodeLine{01550\ \}}
\DoxyCodeLine{01551\ }
\DoxyCodeLine{01552\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMAMUX1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01567\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_GI1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01568\ \{}
\DoxyCodeLine{01569\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3475228c998897d0f408a4c5da066186}{DMA\_ISR\_GIF1}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3475228c998897d0f408a4c5da066186}{DMA\_ISR\_GIF1}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01570\ \}}
\DoxyCodeLine{01571\ }
\DoxyCodeLine{01578\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_GI2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01579\ \{}
\DoxyCodeLine{01580\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44fa823dbb15b829621961efc60d6a95}{DMA\_ISR\_GIF2}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44fa823dbb15b829621961efc60d6a95}{DMA\_ISR\_GIF2}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01581\ \}}
\DoxyCodeLine{01582\ }
\DoxyCodeLine{01589\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_GI3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01590\ \{}
\DoxyCodeLine{01591\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb0bd8fb0e580688c5cf617b618bbc17}{DMA\_ISR\_GIF3}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb0bd8fb0e580688c5cf617b618bbc17}{DMA\_ISR\_GIF3}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01592\ \}}
\DoxyCodeLine{01593\ }
\DoxyCodeLine{01600\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_GI4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01601\ \{}
\DoxyCodeLine{01602\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f69823d44810c353af1f0a89eaf180}{DMA\_ISR\_GIF4}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f69823d44810c353af1f0a89eaf180}{DMA\_ISR\_GIF4}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01603\ \}}
\DoxyCodeLine{01604\ }
\DoxyCodeLine{01611\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_GI5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01612\ \{}
\DoxyCodeLine{01613\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d4d9cba635d1e33e3477b773379cfd}{DMA\_ISR\_GIF5}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d4d9cba635d1e33e3477b773379cfd}{DMA\_ISR\_GIF5}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01614\ \}}
\DoxyCodeLine{01615\ }
\DoxyCodeLine{01622\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_GI6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01623\ \{}
\DoxyCodeLine{01624\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55f4836aa8e6cfc9bdcadfabf65b5d8}{DMA\_ISR\_GIF6}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55f4836aa8e6cfc9bdcadfabf65b5d8}{DMA\_ISR\_GIF6}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01625\ \}}
\DoxyCodeLine{01626\ }
\DoxyCodeLine{01633\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_GI7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01634\ \{}
\DoxyCodeLine{01635\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86f178e879b2d8ceeea351e4750272dd}{DMA\_ISR\_GIF7}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86f178e879b2d8ceeea351e4750272dd}{DMA\_ISR\_GIF7}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01636\ \}}
\DoxyCodeLine{01637\ }
\DoxyCodeLine{01644\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TC1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01645\ \{}
\DoxyCodeLine{01646\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1522414af27c7fff2cc27edac1d680}{DMA\_ISR\_TCIF1}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1522414af27c7fff2cc27edac1d680}{DMA\_ISR\_TCIF1}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01647\ \}}
\DoxyCodeLine{01648\ }
\DoxyCodeLine{01655\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TC2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01656\ \{}
\DoxyCodeLine{01657\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga631741eb4843eda3578808a3d8b527b2}{DMA\_ISR\_TCIF2}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga631741eb4843eda3578808a3d8b527b2}{DMA\_ISR\_TCIF2}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01658\ \}}
\DoxyCodeLine{01659\ }
\DoxyCodeLine{01666\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TC3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01667\ \{}
\DoxyCodeLine{01668\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28664595df654d9d8052fb6f9cc48495}{DMA\_ISR\_TCIF3}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28664595df654d9d8052fb6f9cc48495}{DMA\_ISR\_TCIF3}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01669\ \}}
\DoxyCodeLine{01670\ }
\DoxyCodeLine{01677\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TC4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01678\ \{}
\DoxyCodeLine{01679\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7d4e46949a35cf037a303bd65a0c87a}{DMA\_ISR\_TCIF4}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7d4e46949a35cf037a303bd65a0c87a}{DMA\_ISR\_TCIF4}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01680\ \}}
\DoxyCodeLine{01681\ }
\DoxyCodeLine{01688\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TC5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01689\ \{}
\DoxyCodeLine{01690\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea57d09f13edbd6ad8afe9465e0fa70}{DMA\_ISR\_TCIF5}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea57d09f13edbd6ad8afe9465e0fa70}{DMA\_ISR\_TCIF5}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01691\ \}}
\DoxyCodeLine{01692\ }
\DoxyCodeLine{01699\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TC6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01700\ \{}
\DoxyCodeLine{01701\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d76395cf6c6ef50e05c96d7ae723058}{DMA\_ISR\_TCIF6}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d76395cf6c6ef50e05c96d7ae723058}{DMA\_ISR\_TCIF6}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01702\ \}}
\DoxyCodeLine{01703\ }
\DoxyCodeLine{01710\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TC7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01711\ \{}
\DoxyCodeLine{01712\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4528af54928542c09502c01827418732}{DMA\_ISR\_TCIF7}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4528af54928542c09502c01827418732}{DMA\_ISR\_TCIF7}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01713\ \}}
\DoxyCodeLine{01714\ }
\DoxyCodeLine{01721\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_HT1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01722\ \{}
\DoxyCodeLine{01723\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f83359698adf05854b55705f78d8a5c}{DMA\_ISR\_HTIF1}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f83359698adf05854b55705f78d8a5c}{DMA\_ISR\_HTIF1}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01724\ \}}
\DoxyCodeLine{01725\ }
\DoxyCodeLine{01732\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_HT2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01733\ \{}
\DoxyCodeLine{01734\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee1947aef188f437f37d3ff444f8646}{DMA\_ISR\_HTIF2}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee1947aef188f437f37d3ff444f8646}{DMA\_ISR\_HTIF2}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01735\ \}}
\DoxyCodeLine{01736\ }
\DoxyCodeLine{01743\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_HT3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01744\ \{}
\DoxyCodeLine{01745\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53bb9a00737c52faffaaa91ff08b34a1}{DMA\_ISR\_HTIF3}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53bb9a00737c52faffaaa91ff08b34a1}{DMA\_ISR\_HTIF3}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01746\ \}}
\DoxyCodeLine{01747\ }
\DoxyCodeLine{01754\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_HT4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01755\ \{}
\DoxyCodeLine{01756\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga684cf326c770f1ab21c604a5f62907ad}{DMA\_ISR\_HTIF4}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga684cf326c770f1ab21c604a5f62907ad}{DMA\_ISR\_HTIF4}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01757\ \}}
\DoxyCodeLine{01758\ }
\DoxyCodeLine{01765\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_HT5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01766\ \{}
\DoxyCodeLine{01767\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d1f2b8c82b1e20b4311af8ca9576736}{DMA\_ISR\_HTIF5}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d1f2b8c82b1e20b4311af8ca9576736}{DMA\_ISR\_HTIF5}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01768\ \}}
\DoxyCodeLine{01769\ }
\DoxyCodeLine{01776\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_HT6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01777\ \{}
\DoxyCodeLine{01778\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b6d9787aeff76a51581d9488b4604f}{DMA\_ISR\_HTIF6}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b6d9787aeff76a51581d9488b4604f}{DMA\_ISR\_HTIF6}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01779\ \}}
\DoxyCodeLine{01780\ }
\DoxyCodeLine{01787\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_HT7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01788\ \{}
\DoxyCodeLine{01789\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769016c2b0bf22ff3ad6967b3dc0e2bb}{DMA\_ISR\_HTIF7}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769016c2b0bf22ff3ad6967b3dc0e2bb}{DMA\_ISR\_HTIF7}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01790\ \}}
\DoxyCodeLine{01791\ }
\DoxyCodeLine{01798\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TE1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01799\ \{}
\DoxyCodeLine{01800\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bfd55e965445ae253a5c5fa8f1769a}{DMA\_ISR\_TEIF1}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bfd55e965445ae253a5c5fa8f1769a}{DMA\_ISR\_TEIF1}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01801\ \}}
\DoxyCodeLine{01802\ }
\DoxyCodeLine{01809\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TE2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01810\ \{}
\DoxyCodeLine{01811\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcd07efcadd5fef598edec1cca70e38}{DMA\_ISR\_TEIF2}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcd07efcadd5fef598edec1cca70e38}{DMA\_ISR\_TEIF2}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01812\ \}}
\DoxyCodeLine{01813\ }
\DoxyCodeLine{01820\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TE3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01821\ \{}
\DoxyCodeLine{01822\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624379143a2535d7a60d87d59834d10}{DMA\_ISR\_TEIF3}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624379143a2535d7a60d87d59834d10}{DMA\_ISR\_TEIF3}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01823\ \}}
\DoxyCodeLine{01824\ }
\DoxyCodeLine{01831\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TE4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01832\ \{}
\DoxyCodeLine{01833\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12fcc1471918f3e7b293b2d825177253}{DMA\_ISR\_TEIF4}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12fcc1471918f3e7b293b2d825177253}{DMA\_ISR\_TEIF4}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01834\ \}}
\DoxyCodeLine{01835\ }
\DoxyCodeLine{01842\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TE5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01843\ \{}
\DoxyCodeLine{01844\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f9b12c4c80cbb7cd0f94f139c73de3}{DMA\_ISR\_TEIF5}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f9b12c4c80cbb7cd0f94f139c73de3}{DMA\_ISR\_TEIF5}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01845\ \}}
\DoxyCodeLine{01846\ }
\DoxyCodeLine{01853\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TE6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01854\ \{}
\DoxyCodeLine{01855\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae47d914969922381708ae06c1c71123a}{DMA\_ISR\_TEIF6}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae47d914969922381708ae06c1c71123a}{DMA\_ISR\_TEIF6}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01856\ \}}
\DoxyCodeLine{01857\ }
\DoxyCodeLine{01864\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsActiveFlag\_TE7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01865\ \{}
\DoxyCodeLine{01866\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_aa341a859df2f59bf6c0f7a000ab8734b}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8333b3c78b7d0a07bd4b1e91e902b31}{DMA\_ISR\_TEIF7}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8333b3c78b7d0a07bd4b1e91e902b31}{DMA\_ISR\_TEIF7}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{01867\ \}}
\DoxyCodeLine{01868\ }
\DoxyCodeLine{01879\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_GI1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01880\ \{}
\DoxyCodeLine{01881\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{IFCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ad797334d9fb70750ace14b16e0122}{DMA\_IFCR\_CGIF1}});}
\DoxyCodeLine{01882\ \}}
\DoxyCodeLine{01883\ }
\DoxyCodeLine{01894\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_GI2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01895\ \{}
\DoxyCodeLine{01896\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{IFCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab907e446bbf1e1400dc5fdbd929d0e5f}{DMA\_IFCR\_CGIF2}});}
\DoxyCodeLine{01897\ \}}
\DoxyCodeLine{01898\ }
\DoxyCodeLine{01909\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_GI3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01910\ \{}
\DoxyCodeLine{01911\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{IFCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d98e88c334091e20e931372646a6b0d}{DMA\_IFCR\_CGIF3}});}
\DoxyCodeLine{01912\ \}}
\DoxyCodeLine{01913\ }
\DoxyCodeLine{01924\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_GI4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01925\ \{}
\DoxyCodeLine{01926\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{IFCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d22139e4567c89e2afcb4aef71104c}{DMA\_IFCR\_CGIF4}});}
\DoxyCodeLine{01927\ \}}
\DoxyCodeLine{01928\ }
\DoxyCodeLine{01939\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_GI5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01940\ \{}
\DoxyCodeLine{01941\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{IFCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga943245d2a8300854d53fd07bb957a6fc}{DMA\_IFCR\_CGIF5}});}
\DoxyCodeLine{01942\ \}}
\DoxyCodeLine{01943\ }
\DoxyCodeLine{01954\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_GI6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01955\ \{}
\DoxyCodeLine{01956\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{IFCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fc61098c5cf9a7d53ddcb155e34c984}{DMA\_IFCR\_CGIF6}});}
\DoxyCodeLine{01957\ \}}
\DoxyCodeLine{01958\ }
\DoxyCodeLine{01969\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_GI7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01970\ \{}
\DoxyCodeLine{01971\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{IFCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad9f01dfeb289156448f5a5a0ad54099}{DMA\_IFCR\_CGIF7}});}
\DoxyCodeLine{01972\ \}}
\DoxyCodeLine{01973\ }
\DoxyCodeLine{01980\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TC1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01981\ \{}
\DoxyCodeLine{01982\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{IFCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60085fa798cf77f80365839e7d88c8f1}{DMA\_IFCR\_CTCIF1}});}
\DoxyCodeLine{01983\ \}}
\DoxyCodeLine{01984\ }
\DoxyCodeLine{01991\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TC2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{01992\ \{}
\DoxyCodeLine{01993\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{IFCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8505b947a04834750e164dc320dfae09}{DMA\_IFCR\_CTCIF2}});}
\DoxyCodeLine{01994\ \}}
\DoxyCodeLine{01995\ }
\DoxyCodeLine{02002\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TC3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02003\ \{}
\DoxyCodeLine{02004\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{IFCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccb4c0c5e0f2e01dec12ba366b83cb4d}{DMA\_IFCR\_CTCIF3}});}
\DoxyCodeLine{02005\ \}}
\DoxyCodeLine{02006\ }
\DoxyCodeLine{02013\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TC4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02014\ \{}
\DoxyCodeLine{02015\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{IFCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b431fd4e034f8333e44594712f75eb}{DMA\_IFCR\_CTCIF4}});}
\DoxyCodeLine{02016\ \}}
\DoxyCodeLine{02017\ }
\DoxyCodeLine{02024\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TC5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02025\ \{}
\DoxyCodeLine{02026\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{IFCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae4c7d1d10beb535aec39de9a8bdc327}{DMA\_IFCR\_CTCIF5}});}
\DoxyCodeLine{02027\ \}}
\DoxyCodeLine{02028\ }
\DoxyCodeLine{02035\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TC6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02036\ \{}
\DoxyCodeLine{02037\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{IFCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3dca486df2f235aac8f3975f5f4ab75}{DMA\_IFCR\_CTCIF6}});}
\DoxyCodeLine{02038\ \}}
\DoxyCodeLine{02039\ }
\DoxyCodeLine{02046\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TC7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02047\ \{}
\DoxyCodeLine{02048\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{IFCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac26181e8c2bd1fddc1e774cb7b621e5b}{DMA\_IFCR\_CTCIF7}});}
\DoxyCodeLine{02049\ \}}
\DoxyCodeLine{02050\ }
\DoxyCodeLine{02057\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_HT1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02058\ \{}
\DoxyCodeLine{02059\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{IFCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66e9aa2475130fbf63db304ceea019eb}{DMA\_IFCR\_CHTIF1}});}
\DoxyCodeLine{02060\ \}}
\DoxyCodeLine{02061\ }
\DoxyCodeLine{02068\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_HT2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02069\ \{}
\DoxyCodeLine{02070\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{IFCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e769c78024a22b4d1f528ce03ccc760}{DMA\_IFCR\_CHTIF2}});}
\DoxyCodeLine{02071\ \}}
\DoxyCodeLine{02072\ }
\DoxyCodeLine{02079\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_HT3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02080\ \{}
\DoxyCodeLine{02081\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{IFCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dea86ca2ec8aa945b840f2c1866e1f6}{DMA\_IFCR\_CHTIF3}});}
\DoxyCodeLine{02082\ \}}
\DoxyCodeLine{02083\ }
\DoxyCodeLine{02090\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_HT4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02091\ \{}
\DoxyCodeLine{02092\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{IFCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga950664b81ec2d4d843f89ef102107d7b}{DMA\_IFCR\_CHTIF4}});}
\DoxyCodeLine{02093\ \}}
\DoxyCodeLine{02094\ }
\DoxyCodeLine{02101\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_HT5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02102\ \{}
\DoxyCodeLine{02103\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{IFCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c23c727a4dbbc45a356c8418299275d}{DMA\_IFCR\_CHTIF5}});}
\DoxyCodeLine{02104\ \}}
\DoxyCodeLine{02105\ }
\DoxyCodeLine{02112\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_HT6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02113\ \{}
\DoxyCodeLine{02114\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{IFCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae67273db02ffd8f2bfe0a5c93e9282a4}{DMA\_IFCR\_CHTIF6}});}
\DoxyCodeLine{02115\ \}}
\DoxyCodeLine{02116\ }
\DoxyCodeLine{02123\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_HT7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02124\ \{}
\DoxyCodeLine{02125\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{IFCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7378f7a26730bfd5c950b7c7efb9272}{DMA\_IFCR\_CHTIF7}});}
\DoxyCodeLine{02126\ \}}
\DoxyCodeLine{02127\ }
\DoxyCodeLine{02134\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TE1(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02135\ \{}
\DoxyCodeLine{02136\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{IFCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989699cace2fa87efa867b825c1deb29}{DMA\_IFCR\_CTEIF1}});}
\DoxyCodeLine{02137\ \}}
\DoxyCodeLine{02138\ }
\DoxyCodeLine{02145\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TE2(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02146\ \{}
\DoxyCodeLine{02147\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{IFCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4abb0afb7dbe362c150bf80c4c751a67}{DMA\_IFCR\_CTEIF2}});}
\DoxyCodeLine{02148\ \}}
\DoxyCodeLine{02149\ }
\DoxyCodeLine{02156\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TE3(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02157\ \{}
\DoxyCodeLine{02158\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{IFCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59bad79f1ae37b69b048834808e8d067}{DMA\_IFCR\_CTEIF3}});}
\DoxyCodeLine{02159\ \}}
\DoxyCodeLine{02160\ }
\DoxyCodeLine{02167\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TE4(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02168\ \{}
\DoxyCodeLine{02169\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{IFCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fdda8f7f2507c1d3988c7310a35d46c}{DMA\_IFCR\_CTEIF4}});}
\DoxyCodeLine{02170\ \}}
\DoxyCodeLine{02171\ }
\DoxyCodeLine{02178\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TE5(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02179\ \{}
\DoxyCodeLine{02180\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{IFCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec6326d337a773b4ced9d8a680c05a9}{DMA\_IFCR\_CTEIF5}});}
\DoxyCodeLine{02181\ \}}
\DoxyCodeLine{02182\ }
\DoxyCodeLine{02189\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TE6(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02190\ \{}
\DoxyCodeLine{02191\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{IFCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e523c5cbf5594ffe8540c317bce6933}{DMA\_IFCR\_CTEIF6}});}
\DoxyCodeLine{02192\ \}}
\DoxyCodeLine{02193\ }
\DoxyCodeLine{02200\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_ClearFlag\_TE7(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx)}
\DoxyCodeLine{02201\ \{}
\DoxyCodeLine{02202\ \ \ WRITE\_REG(DMAx-\/>\mbox{\hyperlink{struct_d_m_a___type_def_a30576220ca1968e61666d92092e8911e}{IFCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4076bf1ed67fb39d4a0175e5943d5f2d}{DMA\_IFCR\_CTEIF7}});}
\DoxyCodeLine{02203\ \}}
\DoxyCodeLine{02204\ }
\DoxyCodeLine{02226\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_EnableIT\_TC(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02227\ \{}
\DoxyCodeLine{02228\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{02229\ \ \ SET\_BIT(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba9cd82cab0cca23de038e946f81c6a}{DMA\_CCR\_TCIE}});}
\DoxyCodeLine{02230\ \}}
\DoxyCodeLine{02231\ }
\DoxyCodeLine{02246\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_EnableIT\_HT(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02247\ \{}
\DoxyCodeLine{02248\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{02249\ \ \ SET\_BIT(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f0fae31377ab1d33e36cead97b1811b}{DMA\_CCR\_HTIE}});}
\DoxyCodeLine{02250\ \}}
\DoxyCodeLine{02251\ }
\DoxyCodeLine{02266\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_EnableIT\_TE(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02267\ \{}
\DoxyCodeLine{02268\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{02269\ \ \ SET\_BIT(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dd2204c9046500140e3c720fb5a415f}{DMA\_CCR\_TEIE}});}
\DoxyCodeLine{02270\ \}}
\DoxyCodeLine{02271\ }
\DoxyCodeLine{02286\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_DisableIT\_TC(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02287\ \{}
\DoxyCodeLine{02288\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{02289\ \ \ CLEAR\_BIT(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba9cd82cab0cca23de038e946f81c6a}{DMA\_CCR\_TCIE}});}
\DoxyCodeLine{02290\ \}}
\DoxyCodeLine{02291\ }
\DoxyCodeLine{02306\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_DisableIT\_HT(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02307\ \{}
\DoxyCodeLine{02308\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{02309\ \ \ CLEAR\_BIT(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f0fae31377ab1d33e36cead97b1811b}{DMA\_CCR\_HTIE}});}
\DoxyCodeLine{02310\ \}}
\DoxyCodeLine{02311\ }
\DoxyCodeLine{02326\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DMA\_DisableIT\_TE(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02327\ \{}
\DoxyCodeLine{02328\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{02329\ \ \ CLEAR\_BIT(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dd2204c9046500140e3c720fb5a415f}{DMA\_CCR\_TEIE}});}
\DoxyCodeLine{02330\ \}}
\DoxyCodeLine{02331\ }
\DoxyCodeLine{02346\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsEnabledIT\_TC(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02347\ \{}
\DoxyCodeLine{02348\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{02349\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,}
\DoxyCodeLine{02350\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba9cd82cab0cca23de038e946f81c6a}{DMA\_CCR\_TCIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba9cd82cab0cca23de038e946f81c6a}{DMA\_CCR\_TCIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02351\ \}}
\DoxyCodeLine{02352\ }
\DoxyCodeLine{02367\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsEnabledIT\_HT(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02368\ \{}
\DoxyCodeLine{02369\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{02370\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,}
\DoxyCodeLine{02371\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f0fae31377ab1d33e36cead97b1811b}{DMA\_CCR\_HTIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f0fae31377ab1d33e36cead97b1811b}{DMA\_CCR\_HTIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02372\ \}}
\DoxyCodeLine{02373\ }
\DoxyCodeLine{02388\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DMA\_IsEnabledIT\_TE(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel)}
\DoxyCodeLine{02389\ \{}
\DoxyCodeLine{02390\ \ \ uint32\_t\ dma\_base\_addr\ =\ (uint32\_t)DMAx;}
\DoxyCodeLine{02391\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}}\ *)(dma\_base\_addr\ +\ CHANNEL\_OFFSET\_TAB[Channel]))-\/>CCR,}
\DoxyCodeLine{02392\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dd2204c9046500140e3c720fb5a415f}{DMA\_CCR\_TEIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dd2204c9046500140e3c720fb5a415f}{DMA\_CCR\_TEIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{02393\ \}}
\DoxyCodeLine{02394\ }
\DoxyCodeLine{02399\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{02403\ ErrorStatus\ LL\_DMA\_Init(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel,\ LL\_DMA\_InitTypeDef\ *DMA\_InitStruct);}
\DoxyCodeLine{02404\ ErrorStatus\ LL\_DMA\_DeInit(\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}}\ *DMAx,\ uint32\_t\ Channel);}
\DoxyCodeLine{02405\ \textcolor{keywordtype}{void}\ LL\_DMA\_StructInit(LL\_DMA\_InitTypeDef\ *DMA\_InitStruct);}
\DoxyCodeLine{02406\ }
\DoxyCodeLine{02410\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02411\ }
\DoxyCodeLine{02420\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMA1\ ||\ DMA2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02421\ }
\DoxyCodeLine{02426\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{02427\ \}}
\DoxyCodeLine{02428\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{02429\ }
\DoxyCodeLine{02430\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L4xx\_LL\_DMA\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
