*design* DebussyLib (btIdent Verdi_P-2019.06-SP2-12)
Command arguments:
    +define+verilog
    -sv
    -f run.f
        ./sim_define.v
        +incdir+../../src/rtl
        ../../src/rtl/ASYNC_RAM_DP_WBE.v
        ../../testbench/testbench.v

Highest level modules:
testbench

Total	0 error(s),   0 warning(s)
