Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 24 22:25:27 2020
| Host         : DESKTOP-UDMFM76 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Mult_adders_timing_summary_routed.rpt -pb Mult_adders_timing_summary_routed.pb -rpx Mult_adders_timing_summary_routed.rpx -warn_on_violation
| Design       : Mult_adders
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.341        0.000                      0                    4        2.432        0.000                      0                    4           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.341        0.000                      0                    4        2.432        0.000                      0                    4                                                                          


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.432ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 X[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 5.205ns (68.181%)  route 2.429ns (31.819%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    P18                                               0.000     0.000 r  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    P18                  IBUF (Prop_ibuf_I_O)         1.677     1.677 r  X_IBUF[0]_inst/O
                         net (fo=1, routed)           1.092     2.768    X_IBUF[0]
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.065     2.833 r  Z_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.337     4.171    Z_OBUF[3]
    R17                  OBUF (Prop_obuf_I_O)         3.464     7.634 r  Z_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.634    Z[3]
    R17                                                               r  Z[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -7.634    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.374ns  (required time - arrival time)
  Source:                 X[2]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.601ns  (logic 5.049ns (66.425%)  route 2.552ns (33.575%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    T17                                               0.000     0.000 r  X[2] (IN)
                         net (fo=0)                   0.000     0.000    X[2]
    T17                  IBUF (Prop_ibuf_I_O)         1.645     1.645 r  X_IBUF[2]_inst/O
                         net (fo=1, routed)           1.152     2.797    X_IBUF[2]
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.053     2.850 r  Z_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.400     4.250    Z_OBUF[5]
    N17                  OBUF (Prop_obuf_I_O)         3.350     7.601 r  Z_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.601    Z[5]
    N17                                                               r  Z[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -7.601    
  -------------------------------------------------------------------
                         slack                                  2.374    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 Y[2]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.437ns  (logic 5.205ns (69.984%)  route 2.232ns (30.016%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    M19                                               0.000     0.000 r  Y[2] (IN)
                         net (fo=0)                   0.000     0.000    Y[2]
    M19                  IBUF (Prop_ibuf_I_O)         1.687     1.687 r  Y_IBUF[2]_inst/O
                         net (fo=4, routed)           0.841     2.528    Y_IBUF[2]
    SLICE_X0Y5           LUT2 (Prop_lut2_I1_O)        0.070     2.598 r  Z_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.391     3.989    Z_OBUF[6]
    P16                  OBUF (Prop_obuf_I_O)         3.448     7.437 r  Z_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.437    Z[6]
    P16                                                               r  Z[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.633ns  (required time - arrival time)
  Source:                 X[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.342ns  (logic 5.075ns (69.121%)  route 2.267ns (30.879%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    R18                                               0.000     0.000 r  X[1] (IN)
                         net (fo=0)                   0.000     0.000    X[1]
    R18                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r  X_IBUF[1]_inst/O
                         net (fo=1, routed)           0.982     2.654    X_IBUF[1]
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.053     2.707 r  Z_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.285     3.992    Z_OBUF[4]
    R16                  OBUF (Prop_obuf_I_O)         3.350     7.342 r  Z_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.342    Z[4]
    R16                                                               r  Z[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -7.342    
  -------------------------------------------------------------------
                         slack                                  2.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.432ns  (arrival time - required time)
  Source:                 Y[2]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.810ns (73.657%)  route 0.647ns (26.343%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    M19                                               0.000     0.000 r  Y[2] (IN)
                         net (fo=0)                   0.000     0.000    Y[2]
    M19                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  Y_IBUF[2]_inst/O
                         net (fo=4, routed)           0.309     0.727    Y_IBUF[2]
    SLICE_X0Y5           LUT2 (Prop_lut2_I1_O)        0.028     0.755 r  Z_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.338     1.093    Z_OBUF[4]
    R16                  OBUF (Prop_obuf_I_O)         1.364     2.457 r  Z_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.457    Z[4]
    R16                                                               r  Z[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  2.432    

Slack (MET) :             2.488ns  (arrival time - required time)
  Source:                 Y[2]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 1.850ns (73.593%)  route 0.664ns (26.407%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    M19                                               0.000     0.000 r  Y[2] (IN)
                         net (fo=0)                   0.000     0.000    Y[2]
    M19                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  Y_IBUF[2]_inst/O
                         net (fo=4, routed)           0.309     0.727    Y_IBUF[2]
    SLICE_X0Y5           LUT2 (Prop_lut2_I1_O)        0.030     0.757 r  Z_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.354     1.112    Z_OBUF[3]
    R17                  OBUF (Prop_obuf_I_O)         1.402     2.513 r  Z_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.513    Z[3]
    R17                                                               r  Z[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.505ns  (arrival time - required time)
  Source:                 X[3]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 1.796ns (70.972%)  route 0.734ns (29.028%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U17                                               0.000     0.000 r  X[3] (IN)
                         net (fo=0)                   0.000     0.000    X[3]
    U17                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  X_IBUF[3]_inst/O
                         net (fo=1, routed)           0.347     0.722    X_IBUF[3]
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.033     0.755 r  Z_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.387     1.142    Z_OBUF[6]
    P16                  OBUF (Prop_obuf_I_O)         1.388     2.530 r  Z_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.530    Z[6]
    P16                                                               r  Z[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.531ns  (arrival time - required time)
  Source:                 Y[2]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 1.811ns (70.840%)  route 0.745ns (29.160%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    M19                                               0.000     0.000 r  Y[2] (IN)
                         net (fo=0)                   0.000     0.000    Y[2]
    M19                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  Y_IBUF[2]_inst/O
                         net (fo=4, routed)           0.355     0.773    Y_IBUF[2]
    SLICE_X0Y5           LUT2 (Prop_lut2_I1_O)        0.028     0.801 r  Z_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.390     1.191    Z_OBUF[5]
    N17                  OBUF (Prop_obuf_I_O)         1.365     2.556 r  Z_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.556    Z[5]
    N17                                                               r  Z[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  2.531    






