\doxysection{stm32f411xe.\+h}
\label{stm32f411xe_8h_source}\index{C:/ALL/STM32/Projekty/OczkoGierka/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h@{C:/ALL/STM32/Projekty/OczkoGierka/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h}}
\textbf{ Go to the documentation of this file.}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{34 \textcolor{preprocessor}{\#ifndef \_\_STM32F411xE\_H}}
\DoxyCodeLine{35 \textcolor{preprocessor}{\#define \_\_STM32F411xE\_H}}
\DoxyCodeLine{36 }
\DoxyCodeLine{37 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{38  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{39 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_cplusplus */}\textcolor{preprocessor}{}}
\DoxyCodeLine{40 }
\DoxyCodeLine{48 \textcolor{preprocessor}{\#define \_\_CM4\_REV                 0x0001U  }}
\DoxyCodeLine{49 \textcolor{preprocessor}{\#define \_\_MPU\_PRESENT             1U       }}
\DoxyCodeLine{50 \textcolor{preprocessor}{\#define \_\_NVIC\_PRIO\_BITS          4U       }}
\DoxyCodeLine{51 \textcolor{preprocessor}{\#define \_\_Vendor\_SysTickConfig    0U       }}
\DoxyCodeLine{52 \textcolor{preprocessor}{\#define \_\_FPU\_PRESENT             1U       }}
\DoxyCodeLine{66 \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{67 \{}
\DoxyCodeLine{68 \textcolor{comment}{/******  Cortex-\/M4 Processor Exceptions Numbers ****************************************************************/}}
\DoxyCodeLine{69   NonMaskableInt\_IRQn         = -\/14,    }
\DoxyCodeLine{70   MemoryManagement\_IRQn       = -\/12,    }
\DoxyCodeLine{71   BusFault\_IRQn               = -\/11,    }
\DoxyCodeLine{72   UsageFault\_IRQn             = -\/10,    }
\DoxyCodeLine{73   SVCall\_IRQn                 = -\/5,     }
\DoxyCodeLine{74   DebugMonitor\_IRQn           = -\/4,     }
\DoxyCodeLine{75   PendSV\_IRQn                 = -\/2,     }
\DoxyCodeLine{76   SysTick\_IRQn                = -\/1,     }
\DoxyCodeLine{77 \textcolor{comment}{/******  STM32 specific Interrupt Numbers **********************************************************************/}}
\DoxyCodeLine{78   WWDG\_IRQn                   = 0,      }
\DoxyCodeLine{79   PVD\_IRQn                    = 1,      }
\DoxyCodeLine{80   TAMP\_STAMP\_IRQn             = 2,      }
\DoxyCodeLine{81   RTC\_WKUP\_IRQn               = 3,      }
\DoxyCodeLine{82   FLASH\_IRQn                  = 4,      }
\DoxyCodeLine{83   RCC\_IRQn                    = 5,      }
\DoxyCodeLine{84   EXTI0\_IRQn                  = 6,      }
\DoxyCodeLine{85   EXTI1\_IRQn                  = 7,      }
\DoxyCodeLine{86   EXTI2\_IRQn                  = 8,      }
\DoxyCodeLine{87   EXTI3\_IRQn                  = 9,      }
\DoxyCodeLine{88   EXTI4\_IRQn                  = 10,     }
\DoxyCodeLine{89   DMA1\_Stream0\_IRQn           = 11,     }
\DoxyCodeLine{90   DMA1\_Stream1\_IRQn           = 12,     }
\DoxyCodeLine{91   DMA1\_Stream2\_IRQn           = 13,     }
\DoxyCodeLine{92   DMA1\_Stream3\_IRQn           = 14,     }
\DoxyCodeLine{93   DMA1\_Stream4\_IRQn           = 15,     }
\DoxyCodeLine{94   DMA1\_Stream5\_IRQn           = 16,     }
\DoxyCodeLine{95   DMA1\_Stream6\_IRQn           = 17,     }
\DoxyCodeLine{96   ADC\_IRQn                    = 18,     }
\DoxyCodeLine{97   EXTI9\_5\_IRQn                = 23,     }
\DoxyCodeLine{98   TIM1\_BRK\_TIM9\_IRQn          = 24,     }
\DoxyCodeLine{99   TIM1\_UP\_TIM10\_IRQn          = 25,     }
\DoxyCodeLine{100   TIM1\_TRG\_COM\_TIM11\_IRQn     = 26,     }
\DoxyCodeLine{101   TIM1\_CC\_IRQn                = 27,     }
\DoxyCodeLine{102   TIM2\_IRQn                   = 28,     }
\DoxyCodeLine{103   TIM3\_IRQn                   = 29,     }
\DoxyCodeLine{104   TIM4\_IRQn                   = 30,     }
\DoxyCodeLine{105   I2C1\_EV\_IRQn                = 31,     }
\DoxyCodeLine{106   I2C1\_ER\_IRQn                = 32,     }
\DoxyCodeLine{107   I2C2\_EV\_IRQn                = 33,     }
\DoxyCodeLine{108   I2C2\_ER\_IRQn                = 34,     }
\DoxyCodeLine{109   SPI1\_IRQn                   = 35,     }
\DoxyCodeLine{110   SPI2\_IRQn                   = 36,     }
\DoxyCodeLine{111   USART1\_IRQn                 = 37,     }
\DoxyCodeLine{112   USART2\_IRQn                 = 38,     }
\DoxyCodeLine{113   EXTI15\_10\_IRQn              = 40,     }
\DoxyCodeLine{114   RTC\_Alarm\_IRQn              = 41,     }
\DoxyCodeLine{115   OTG\_FS\_WKUP\_IRQn            = 42,     }
\DoxyCodeLine{116   DMA1\_Stream7\_IRQn           = 47,     }
\DoxyCodeLine{117   SDIO\_IRQn                   = 49,     }
\DoxyCodeLine{118   TIM5\_IRQn                   = 50,     }
\DoxyCodeLine{119   SPI3\_IRQn                   = 51,     }
\DoxyCodeLine{120   DMA2\_Stream0\_IRQn           = 56,     }
\DoxyCodeLine{121   DMA2\_Stream1\_IRQn           = 57,     }
\DoxyCodeLine{122   DMA2\_Stream2\_IRQn           = 58,     }
\DoxyCodeLine{123   DMA2\_Stream3\_IRQn           = 59,     }
\DoxyCodeLine{124   DMA2\_Stream4\_IRQn           = 60,     }
\DoxyCodeLine{125   OTG\_FS\_IRQn                 = 67,     }
\DoxyCodeLine{126   DMA2\_Stream5\_IRQn           = 68,     }
\DoxyCodeLine{127   DMA2\_Stream6\_IRQn           = 69,     }
\DoxyCodeLine{128   DMA2\_Stream7\_IRQn           = 70,     }
\DoxyCodeLine{129   USART6\_IRQn                 = 71,     }
\DoxyCodeLine{130   I2C3\_EV\_IRQn                = 72,     }
\DoxyCodeLine{131   I2C3\_ER\_IRQn                = 73,     }
\DoxyCodeLine{132   FPU\_IRQn                    = 81,     }
\DoxyCodeLine{133   SPI4\_IRQn                   = 84,     }
\DoxyCodeLine{134   SPI5\_IRQn                   = 85      }
\DoxyCodeLine{135 \} IRQn\_Type;}
\DoxyCodeLine{136 }
\DoxyCodeLine{141 \textcolor{preprocessor}{\#include "{}core\_cm4.h"{}}             \textcolor{comment}{/* Cortex-\/M4 processor and core peripherals */}}
\DoxyCodeLine{142 \textcolor{preprocessor}{\#include "{}system\_stm32f4xx.h"{}}}
\DoxyCodeLine{143 \textcolor{preprocessor}{\#include <stdint.h>}}
\DoxyCodeLine{144 }
\DoxyCodeLine{153 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{154 \{}
\DoxyCodeLine{155   \_\_IO uint32\_t SR;     }
\DoxyCodeLine{156   \_\_IO uint32\_t CR1;    }
\DoxyCodeLine{157   \_\_IO uint32\_t CR2;    }
\DoxyCodeLine{158   \_\_IO uint32\_t SMPR1;  }
\DoxyCodeLine{159   \_\_IO uint32\_t SMPR2;  }
\DoxyCodeLine{160   \_\_IO uint32\_t JOFR1;  }
\DoxyCodeLine{161   \_\_IO uint32\_t JOFR2;  }
\DoxyCodeLine{162   \_\_IO uint32\_t JOFR3;  }
\DoxyCodeLine{163   \_\_IO uint32\_t JOFR4;  }
\DoxyCodeLine{164   \_\_IO uint32\_t HTR;    }
\DoxyCodeLine{165   \_\_IO uint32\_t LTR;    }
\DoxyCodeLine{166   \_\_IO uint32\_t SQR1;   }
\DoxyCodeLine{167   \_\_IO uint32\_t SQR2;   }
\DoxyCodeLine{168   \_\_IO uint32\_t SQR3;   }
\DoxyCodeLine{169   \_\_IO uint32\_t JSQR;   }
\DoxyCodeLine{170   \_\_IO uint32\_t JDR1;   }
\DoxyCodeLine{171   \_\_IO uint32\_t JDR2;   }
\DoxyCodeLine{172   \_\_IO uint32\_t JDR3;   }
\DoxyCodeLine{173   \_\_IO uint32\_t JDR4;   }
\DoxyCodeLine{174   \_\_IO uint32\_t DR;     }
\DoxyCodeLine{175 \} ADC\_TypeDef;}
\DoxyCodeLine{176 }
\DoxyCodeLine{177 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{178 \{}
\DoxyCodeLine{179   \_\_IO uint32\_t CSR;    }
\DoxyCodeLine{180   \_\_IO uint32\_t CCR;    }
\DoxyCodeLine{181   \_\_IO uint32\_t CDR;    }
\DoxyCodeLine{183 \} ADC\_Common\_TypeDef;}
\DoxyCodeLine{184 }
\DoxyCodeLine{189 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{190 \{}
\DoxyCodeLine{191   \_\_IO uint32\_t DR;         }
\DoxyCodeLine{192   \_\_IO uint8\_t  IDR;        }
\DoxyCodeLine{193   uint8\_t       RESERVED0;  }
\DoxyCodeLine{194   uint16\_t      RESERVED1;  }
\DoxyCodeLine{195   \_\_IO uint32\_t CR;         }
\DoxyCodeLine{196 \} CRC\_TypeDef;}
\DoxyCodeLine{197 }
\DoxyCodeLine{202 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{203 \{}
\DoxyCodeLine{204   \_\_IO uint32\_t IDCODE;  }
\DoxyCodeLine{205   \_\_IO uint32\_t CR;      }
\DoxyCodeLine{206   \_\_IO uint32\_t APB1FZ;  }
\DoxyCodeLine{207   \_\_IO uint32\_t APB2FZ;  }
\DoxyCodeLine{208 \}DBGMCU\_TypeDef;}
\DoxyCodeLine{209 }
\DoxyCodeLine{210 }
\DoxyCodeLine{215 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{216 \{}
\DoxyCodeLine{217   \_\_IO uint32\_t CR;     }
\DoxyCodeLine{218   \_\_IO uint32\_t NDTR;   }
\DoxyCodeLine{219   \_\_IO uint32\_t PAR;    }
\DoxyCodeLine{220   \_\_IO uint32\_t M0AR;   }
\DoxyCodeLine{221   \_\_IO uint32\_t M1AR;   }
\DoxyCodeLine{222   \_\_IO uint32\_t FCR;    }
\DoxyCodeLine{223 \} DMA\_Stream\_TypeDef;}
\DoxyCodeLine{224 }
\DoxyCodeLine{225 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{226 \{}
\DoxyCodeLine{227   \_\_IO uint32\_t LISR;   }
\DoxyCodeLine{228   \_\_IO uint32\_t HISR;   }
\DoxyCodeLine{229   \_\_IO uint32\_t LIFCR;  }
\DoxyCodeLine{230   \_\_IO uint32\_t HIFCR;  }
\DoxyCodeLine{231 \} DMA\_TypeDef;}
\DoxyCodeLine{232 }
\DoxyCodeLine{237 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{238 \{}
\DoxyCodeLine{239   \_\_IO uint32\_t IMR;    }
\DoxyCodeLine{240   \_\_IO uint32\_t EMR;    }
\DoxyCodeLine{241   \_\_IO uint32\_t RTSR;   }
\DoxyCodeLine{242   \_\_IO uint32\_t FTSR;   }
\DoxyCodeLine{243   \_\_IO uint32\_t SWIER;  }
\DoxyCodeLine{244   \_\_IO uint32\_t PR;     }
\DoxyCodeLine{245 \} EXTI\_TypeDef;}
\DoxyCodeLine{246 }
\DoxyCodeLine{251 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{252 \{}
\DoxyCodeLine{253   \_\_IO uint32\_t ACR;      }
\DoxyCodeLine{254   \_\_IO uint32\_t KEYR;     }
\DoxyCodeLine{255   \_\_IO uint32\_t OPTKEYR;  }
\DoxyCodeLine{256   \_\_IO uint32\_t SR;       }
\DoxyCodeLine{257   \_\_IO uint32\_t CR;       }
\DoxyCodeLine{258   \_\_IO uint32\_t OPTCR;    }
\DoxyCodeLine{259   \_\_IO uint32\_t OPTCR1;   }
\DoxyCodeLine{260 \} FLASH\_TypeDef;}
\DoxyCodeLine{261 }
\DoxyCodeLine{266 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{267 \{}
\DoxyCodeLine{268   \_\_IO uint32\_t MODER;    }
\DoxyCodeLine{269   \_\_IO uint32\_t OTYPER;   }
\DoxyCodeLine{270   \_\_IO uint32\_t OSPEEDR;  }
\DoxyCodeLine{271   \_\_IO uint32\_t PUPDR;    }
\DoxyCodeLine{272   \_\_IO uint32\_t IDR;      }
\DoxyCodeLine{273   \_\_IO uint32\_t ODR;      }
\DoxyCodeLine{274   \_\_IO uint32\_t BSRR;     }
\DoxyCodeLine{275   \_\_IO uint32\_t LCKR;     }
\DoxyCodeLine{276   \_\_IO uint32\_t AFR[2];   }
\DoxyCodeLine{277 \} GPIO\_TypeDef;}
\DoxyCodeLine{278 }
\DoxyCodeLine{283 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{284 \{}
\DoxyCodeLine{285   \_\_IO uint32\_t MEMRMP;       }
\DoxyCodeLine{286   \_\_IO uint32\_t PMC;          }
\DoxyCodeLine{287   \_\_IO uint32\_t EXTICR[4];    }
\DoxyCodeLine{288   uint32\_t      RESERVED[2];  }
\DoxyCodeLine{289   \_\_IO uint32\_t CMPCR;        }
\DoxyCodeLine{290 \} SYSCFG\_TypeDef;}
\DoxyCodeLine{291 }
\DoxyCodeLine{296 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{297 \{}
\DoxyCodeLine{298   \_\_IO uint32\_t CR1;        }
\DoxyCodeLine{299   \_\_IO uint32\_t CR2;        }
\DoxyCodeLine{300   \_\_IO uint32\_t OAR1;       }
\DoxyCodeLine{301   \_\_IO uint32\_t OAR2;       }
\DoxyCodeLine{302   \_\_IO uint32\_t DR;         }
\DoxyCodeLine{303   \_\_IO uint32\_t SR1;        }
\DoxyCodeLine{304   \_\_IO uint32\_t SR2;        }
\DoxyCodeLine{305   \_\_IO uint32\_t CCR;        }
\DoxyCodeLine{306   \_\_IO uint32\_t TRISE;      }
\DoxyCodeLine{307   \_\_IO uint32\_t FLTR;       }
\DoxyCodeLine{308 \} I2C\_TypeDef;}
\DoxyCodeLine{309 }
\DoxyCodeLine{314 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{315 \{}
\DoxyCodeLine{316   \_\_IO uint32\_t KR;   }
\DoxyCodeLine{317   \_\_IO uint32\_t PR;   }
\DoxyCodeLine{318   \_\_IO uint32\_t RLR;  }
\DoxyCodeLine{319   \_\_IO uint32\_t SR;   }
\DoxyCodeLine{320 \} IWDG\_TypeDef;}
\DoxyCodeLine{321 }
\DoxyCodeLine{322 }
\DoxyCodeLine{327 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{328 \{}
\DoxyCodeLine{329   \_\_IO uint32\_t CR;   }
\DoxyCodeLine{330   \_\_IO uint32\_t CSR;  }
\DoxyCodeLine{331 \} PWR\_TypeDef;}
\DoxyCodeLine{332 }
\DoxyCodeLine{337 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{338 \{}
\DoxyCodeLine{339   \_\_IO uint32\_t CR;            }
\DoxyCodeLine{340   \_\_IO uint32\_t PLLCFGR;       }
\DoxyCodeLine{341   \_\_IO uint32\_t CFGR;          }
\DoxyCodeLine{342   \_\_IO uint32\_t CIR;           }
\DoxyCodeLine{343   \_\_IO uint32\_t AHB1RSTR;      }
\DoxyCodeLine{344   \_\_IO uint32\_t AHB2RSTR;      }
\DoxyCodeLine{345   \_\_IO uint32\_t AHB3RSTR;      }
\DoxyCodeLine{346   uint32\_t      RESERVED0;     }
\DoxyCodeLine{347   \_\_IO uint32\_t APB1RSTR;      }
\DoxyCodeLine{348   \_\_IO uint32\_t APB2RSTR;      }
\DoxyCodeLine{349   uint32\_t      RESERVED1[2];  }
\DoxyCodeLine{350   \_\_IO uint32\_t AHB1ENR;       }
\DoxyCodeLine{351   \_\_IO uint32\_t AHB2ENR;       }
\DoxyCodeLine{352   \_\_IO uint32\_t AHB3ENR;       }
\DoxyCodeLine{353   uint32\_t      RESERVED2;     }
\DoxyCodeLine{354   \_\_IO uint32\_t APB1ENR;       }
\DoxyCodeLine{355   \_\_IO uint32\_t APB2ENR;       }
\DoxyCodeLine{356   uint32\_t      RESERVED3[2];  }
\DoxyCodeLine{357   \_\_IO uint32\_t AHB1LPENR;     }
\DoxyCodeLine{358   \_\_IO uint32\_t AHB2LPENR;     }
\DoxyCodeLine{359   \_\_IO uint32\_t AHB3LPENR;     }
\DoxyCodeLine{360   uint32\_t      RESERVED4;     }
\DoxyCodeLine{361   \_\_IO uint32\_t APB1LPENR;     }
\DoxyCodeLine{362   \_\_IO uint32\_t APB2LPENR;     }
\DoxyCodeLine{363   uint32\_t      RESERVED5[2];  }
\DoxyCodeLine{364   \_\_IO uint32\_t BDCR;          }
\DoxyCodeLine{365   \_\_IO uint32\_t CSR;           }
\DoxyCodeLine{366   uint32\_t      RESERVED6[2];  }
\DoxyCodeLine{367   \_\_IO uint32\_t SSCGR;         }
\DoxyCodeLine{368   \_\_IO uint32\_t PLLI2SCFGR;    }
\DoxyCodeLine{369   uint32\_t      RESERVED7[1];  }
\DoxyCodeLine{370   \_\_IO uint32\_t DCKCFGR;       }
\DoxyCodeLine{371 \} RCC\_TypeDef;}
\DoxyCodeLine{372 }
\DoxyCodeLine{377 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{378 \{}
\DoxyCodeLine{379   \_\_IO uint32\_t TR;      }
\DoxyCodeLine{380   \_\_IO uint32\_t DR;      }
\DoxyCodeLine{381   \_\_IO uint32\_t CR;      }
\DoxyCodeLine{382   \_\_IO uint32\_t ISR;     }
\DoxyCodeLine{383   \_\_IO uint32\_t PRER;    }
\DoxyCodeLine{384   \_\_IO uint32\_t WUTR;    }
\DoxyCodeLine{385   \_\_IO uint32\_t CALIBR;  }
\DoxyCodeLine{386   \_\_IO uint32\_t ALRMAR;  }
\DoxyCodeLine{387   \_\_IO uint32\_t ALRMBR;  }
\DoxyCodeLine{388   \_\_IO uint32\_t WPR;     }
\DoxyCodeLine{389   \_\_IO uint32\_t SSR;     }
\DoxyCodeLine{390   \_\_IO uint32\_t SHIFTR;  }
\DoxyCodeLine{391   \_\_IO uint32\_t TSTR;    }
\DoxyCodeLine{392   \_\_IO uint32\_t TSDR;    }
\DoxyCodeLine{393   \_\_IO uint32\_t TSSSR;   }
\DoxyCodeLine{394   \_\_IO uint32\_t CALR;    }
\DoxyCodeLine{395   \_\_IO uint32\_t TAFCR;   }
\DoxyCodeLine{396   \_\_IO uint32\_t ALRMASSR;}
\DoxyCodeLine{397   \_\_IO uint32\_t ALRMBSSR;}
\DoxyCodeLine{398   uint32\_t RESERVED7;    }
\DoxyCodeLine{399   \_\_IO uint32\_t BKP0R;   }
\DoxyCodeLine{400   \_\_IO uint32\_t BKP1R;   }
\DoxyCodeLine{401   \_\_IO uint32\_t BKP2R;   }
\DoxyCodeLine{402   \_\_IO uint32\_t BKP3R;   }
\DoxyCodeLine{403   \_\_IO uint32\_t BKP4R;   }
\DoxyCodeLine{404   \_\_IO uint32\_t BKP5R;   }
\DoxyCodeLine{405   \_\_IO uint32\_t BKP6R;   }
\DoxyCodeLine{406   \_\_IO uint32\_t BKP7R;   }
\DoxyCodeLine{407   \_\_IO uint32\_t BKP8R;   }
\DoxyCodeLine{408   \_\_IO uint32\_t BKP9R;   }
\DoxyCodeLine{409   \_\_IO uint32\_t BKP10R;  }
\DoxyCodeLine{410   \_\_IO uint32\_t BKP11R;  }
\DoxyCodeLine{411   \_\_IO uint32\_t BKP12R;  }
\DoxyCodeLine{412   \_\_IO uint32\_t BKP13R;  }
\DoxyCodeLine{413   \_\_IO uint32\_t BKP14R;  }
\DoxyCodeLine{414   \_\_IO uint32\_t BKP15R;  }
\DoxyCodeLine{415   \_\_IO uint32\_t BKP16R;  }
\DoxyCodeLine{416   \_\_IO uint32\_t BKP17R;  }
\DoxyCodeLine{417   \_\_IO uint32\_t BKP18R;  }
\DoxyCodeLine{418   \_\_IO uint32\_t BKP19R;  }
\DoxyCodeLine{419 \} RTC\_TypeDef;}
\DoxyCodeLine{420 }
\DoxyCodeLine{425 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{426 \{}
\DoxyCodeLine{427   \_\_IO uint32\_t POWER;                 }
\DoxyCodeLine{428   \_\_IO uint32\_t CLKCR;                 }
\DoxyCodeLine{429   \_\_IO uint32\_t ARG;                   }
\DoxyCodeLine{430   \_\_IO uint32\_t CMD;                   }
\DoxyCodeLine{431   \_\_IO \textcolor{keyword}{const} uint32\_t  RESPCMD;        }
\DoxyCodeLine{432   \_\_IO \textcolor{keyword}{const} uint32\_t  RESP1;          }
\DoxyCodeLine{433   \_\_IO \textcolor{keyword}{const} uint32\_t  RESP2;          }
\DoxyCodeLine{434   \_\_IO \textcolor{keyword}{const} uint32\_t  RESP3;          }
\DoxyCodeLine{435   \_\_IO \textcolor{keyword}{const} uint32\_t  RESP4;          }
\DoxyCodeLine{436   \_\_IO uint32\_t DTIMER;                }
\DoxyCodeLine{437   \_\_IO uint32\_t DLEN;                  }
\DoxyCodeLine{438   \_\_IO uint32\_t DCTRL;                 }
\DoxyCodeLine{439   \_\_IO \textcolor{keyword}{const} uint32\_t  DCOUNT;         }
\DoxyCodeLine{440   \_\_IO \textcolor{keyword}{const} uint32\_t  STA;            }
\DoxyCodeLine{441   \_\_IO uint32\_t ICR;                   }
\DoxyCodeLine{442   \_\_IO uint32\_t MASK;                  }
\DoxyCodeLine{443   uint32\_t      RESERVED0[2];          }
\DoxyCodeLine{444   \_\_IO \textcolor{keyword}{const} uint32\_t  FIFOCNT;        }
\DoxyCodeLine{445   uint32\_t      RESERVED1[13];         }
\DoxyCodeLine{446   \_\_IO uint32\_t FIFO;                  }
\DoxyCodeLine{447 \} SDIO\_TypeDef;}
\DoxyCodeLine{448 }
\DoxyCodeLine{453 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{454 \{}
\DoxyCodeLine{455   \_\_IO uint32\_t CR1;        }
\DoxyCodeLine{456   \_\_IO uint32\_t CR2;        }
\DoxyCodeLine{457   \_\_IO uint32\_t SR;         }
\DoxyCodeLine{458   \_\_IO uint32\_t DR;         }
\DoxyCodeLine{459   \_\_IO uint32\_t CRCPR;      }
\DoxyCodeLine{460   \_\_IO uint32\_t RXCRCR;     }
\DoxyCodeLine{461   \_\_IO uint32\_t TXCRCR;     }
\DoxyCodeLine{462   \_\_IO uint32\_t I2SCFGR;    }
\DoxyCodeLine{463   \_\_IO uint32\_t I2SPR;      }
\DoxyCodeLine{464 \} SPI\_TypeDef;}
\DoxyCodeLine{465 }
\DoxyCodeLine{466 }
\DoxyCodeLine{471 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{472 \{}
\DoxyCodeLine{473   \_\_IO uint32\_t CR1;         }
\DoxyCodeLine{474   \_\_IO uint32\_t CR2;         }
\DoxyCodeLine{475   \_\_IO uint32\_t SMCR;        }
\DoxyCodeLine{476   \_\_IO uint32\_t DIER;        }
\DoxyCodeLine{477   \_\_IO uint32\_t SR;          }
\DoxyCodeLine{478   \_\_IO uint32\_t EGR;         }
\DoxyCodeLine{479   \_\_IO uint32\_t CCMR1;       }
\DoxyCodeLine{480   \_\_IO uint32\_t CCMR2;       }
\DoxyCodeLine{481   \_\_IO uint32\_t CCER;        }
\DoxyCodeLine{482   \_\_IO uint32\_t CNT;         }
\DoxyCodeLine{483   \_\_IO uint32\_t PSC;         }
\DoxyCodeLine{484   \_\_IO uint32\_t ARR;         }
\DoxyCodeLine{485   \_\_IO uint32\_t RCR;         }
\DoxyCodeLine{486   \_\_IO uint32\_t CCR1;        }
\DoxyCodeLine{487   \_\_IO uint32\_t CCR2;        }
\DoxyCodeLine{488   \_\_IO uint32\_t CCR3;        }
\DoxyCodeLine{489   \_\_IO uint32\_t CCR4;        }
\DoxyCodeLine{490   \_\_IO uint32\_t BDTR;        }
\DoxyCodeLine{491   \_\_IO uint32\_t DCR;         }
\DoxyCodeLine{492   \_\_IO uint32\_t DMAR;        }
\DoxyCodeLine{493   \_\_IO uint32\_t OR;          }
\DoxyCodeLine{494 \} TIM\_TypeDef;}
\DoxyCodeLine{495 }
\DoxyCodeLine{500 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{501 \{}
\DoxyCodeLine{502   \_\_IO uint32\_t SR;         }
\DoxyCodeLine{503   \_\_IO uint32\_t DR;         }
\DoxyCodeLine{504   \_\_IO uint32\_t BRR;        }
\DoxyCodeLine{505   \_\_IO uint32\_t CR1;        }
\DoxyCodeLine{506   \_\_IO uint32\_t CR2;        }
\DoxyCodeLine{507   \_\_IO uint32\_t CR3;        }
\DoxyCodeLine{508   \_\_IO uint32\_t GTPR;       }
\DoxyCodeLine{509 \} USART\_TypeDef;}
\DoxyCodeLine{510 }
\DoxyCodeLine{515 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{516 \{}
\DoxyCodeLine{517   \_\_IO uint32\_t CR;   }
\DoxyCodeLine{518   \_\_IO uint32\_t CFR;  }
\DoxyCodeLine{519   \_\_IO uint32\_t SR;   }
\DoxyCodeLine{520 \} WWDG\_TypeDef;}
\DoxyCodeLine{524 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{525 \{}
\DoxyCodeLine{526   \_\_IO uint32\_t GOTGCTL;              }
\DoxyCodeLine{527   \_\_IO uint32\_t GOTGINT;              }
\DoxyCodeLine{528   \_\_IO uint32\_t GAHBCFG;              }
\DoxyCodeLine{529   \_\_IO uint32\_t GUSBCFG;              }
\DoxyCodeLine{530   \_\_IO uint32\_t GRSTCTL;              }
\DoxyCodeLine{531   \_\_IO uint32\_t GINTSTS;              }
\DoxyCodeLine{532   \_\_IO uint32\_t GINTMSK;              }
\DoxyCodeLine{533   \_\_IO uint32\_t GRXSTSR;              }
\DoxyCodeLine{534   \_\_IO uint32\_t GRXSTSP;              }
\DoxyCodeLine{535   \_\_IO uint32\_t GRXFSIZ;              }
\DoxyCodeLine{536   \_\_IO uint32\_t DIEPTXF0\_HNPTXFSIZ;   }
\DoxyCodeLine{537   \_\_IO uint32\_t HNPTXSTS;             }
\DoxyCodeLine{538   uint32\_t Reserved30[2];             }
\DoxyCodeLine{539   \_\_IO uint32\_t GCCFG;                }
\DoxyCodeLine{540   \_\_IO uint32\_t CID;                  }
\DoxyCodeLine{541   uint32\_t  Reserved40[48];           }
\DoxyCodeLine{542   \_\_IO uint32\_t HPTXFSIZ;             }
\DoxyCodeLine{543   \_\_IO uint32\_t DIEPTXF[0x0F];        }
\DoxyCodeLine{544 \} USB\_OTG\_GlobalTypeDef;}
\DoxyCodeLine{545 }
\DoxyCodeLine{549 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }}
\DoxyCodeLine{550 \{}
\DoxyCodeLine{551   \_\_IO uint32\_t DCFG;            }
\DoxyCodeLine{552   \_\_IO uint32\_t DCTL;            }
\DoxyCodeLine{553   \_\_IO uint32\_t DSTS;            }
\DoxyCodeLine{554   uint32\_t Reserved0C;           }
\DoxyCodeLine{555   \_\_IO uint32\_t DIEPMSK;         }
\DoxyCodeLine{556   \_\_IO uint32\_t DOEPMSK;         }
\DoxyCodeLine{557   \_\_IO uint32\_t DAINT;           }
\DoxyCodeLine{558   \_\_IO uint32\_t DAINTMSK;        }
\DoxyCodeLine{559   uint32\_t  Reserved20;          }
\DoxyCodeLine{560   uint32\_t Reserved9;            }
\DoxyCodeLine{561   \_\_IO uint32\_t DVBUSDIS;        }
\DoxyCodeLine{562   \_\_IO uint32\_t DVBUSPULSE;      }
\DoxyCodeLine{563   \_\_IO uint32\_t DTHRCTL;         }
\DoxyCodeLine{564   \_\_IO uint32\_t DIEPEMPMSK;      }
\DoxyCodeLine{565   \_\_IO uint32\_t DEACHINT;        }
\DoxyCodeLine{566   \_\_IO uint32\_t DEACHMSK;        }
\DoxyCodeLine{567   uint32\_t Reserved40;           }
\DoxyCodeLine{568   \_\_IO uint32\_t DINEP1MSK;       }
\DoxyCodeLine{569   uint32\_t  Reserved44[15];      }
\DoxyCodeLine{570   \_\_IO uint32\_t DOUTEP1MSK;      }
\DoxyCodeLine{571 \} USB\_OTG\_DeviceTypeDef;}
\DoxyCodeLine{572 }
\DoxyCodeLine{576 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }}
\DoxyCodeLine{577 \{}
\DoxyCodeLine{578   \_\_IO uint32\_t DIEPCTL;           }
\DoxyCodeLine{579   uint32\_t Reserved04;             }
\DoxyCodeLine{580   \_\_IO uint32\_t DIEPINT;           }
\DoxyCodeLine{581   uint32\_t Reserved0C;             }
\DoxyCodeLine{582   \_\_IO uint32\_t DIEPTSIZ;          }
\DoxyCodeLine{583   \_\_IO uint32\_t DIEPDMA;           }
\DoxyCodeLine{584   \_\_IO uint32\_t DTXFSTS;           }
\DoxyCodeLine{585   uint32\_t Reserved18;             }
\DoxyCodeLine{586 \} USB\_OTG\_INEndpointTypeDef;}
\DoxyCodeLine{587 }
\DoxyCodeLine{591 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }}
\DoxyCodeLine{592 \{}
\DoxyCodeLine{593   \_\_IO uint32\_t DOEPCTL;       }
\DoxyCodeLine{594   uint32\_t Reserved04;         }
\DoxyCodeLine{595   \_\_IO uint32\_t DOEPINT;       }
\DoxyCodeLine{596   uint32\_t Reserved0C;         }
\DoxyCodeLine{597   \_\_IO uint32\_t DOEPTSIZ;      }
\DoxyCodeLine{598   \_\_IO uint32\_t DOEPDMA;       }
\DoxyCodeLine{599   uint32\_t Reserved18[2];      }
\DoxyCodeLine{600 \} USB\_OTG\_OUTEndpointTypeDef;}
\DoxyCodeLine{601 }
\DoxyCodeLine{605 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }}
\DoxyCodeLine{606 \{}
\DoxyCodeLine{607   \_\_IO uint32\_t HCFG;             }
\DoxyCodeLine{608   \_\_IO uint32\_t HFIR;             }
\DoxyCodeLine{609   \_\_IO uint32\_t HFNUM;            }
\DoxyCodeLine{610   uint32\_t Reserved40C;           }
\DoxyCodeLine{611   \_\_IO uint32\_t HPTXSTS;          }
\DoxyCodeLine{612   \_\_IO uint32\_t HAINT;            }
\DoxyCodeLine{613   \_\_IO uint32\_t HAINTMSK;         }
\DoxyCodeLine{614 \} USB\_OTG\_HostTypeDef;}
\DoxyCodeLine{615 }
\DoxyCodeLine{619 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{620 \{}
\DoxyCodeLine{621   \_\_IO uint32\_t HCCHAR;           }
\DoxyCodeLine{622   \_\_IO uint32\_t HCSPLT;           }
\DoxyCodeLine{623   \_\_IO uint32\_t HCINT;            }
\DoxyCodeLine{624   \_\_IO uint32\_t HCINTMSK;         }
\DoxyCodeLine{625   \_\_IO uint32\_t HCTSIZ;           }
\DoxyCodeLine{626   \_\_IO uint32\_t HCDMA;            }
\DoxyCodeLine{627   uint32\_t Reserved[2];           }
\DoxyCodeLine{628 \} USB\_OTG\_HostChannelTypeDef;}
\DoxyCodeLine{629 }
\DoxyCodeLine{637 \textcolor{preprocessor}{\#define FLASH\_BASE            0x08000000UL }}
\DoxyCodeLine{638 \textcolor{preprocessor}{\#define SRAM1\_BASE            0x20000000UL }}
\DoxyCodeLine{639 \textcolor{preprocessor}{\#define PERIPH\_BASE           0x40000000UL }}
\DoxyCodeLine{640 \textcolor{preprocessor}{\#define SRAM1\_BB\_BASE         0x22000000UL }}
\DoxyCodeLine{641 \textcolor{preprocessor}{\#define PERIPH\_BB\_BASE        0x42000000UL }}
\DoxyCodeLine{642 \textcolor{preprocessor}{\#define BKPSRAM\_BB\_BASE       0x42480000UL }}
\DoxyCodeLine{643 \textcolor{preprocessor}{\#define FLASH\_END             0x0807FFFFUL }}
\DoxyCodeLine{644 \textcolor{preprocessor}{\#define FLASH\_OTP\_BASE        0x1FFF7800UL }}
\DoxyCodeLine{645 \textcolor{preprocessor}{\#define FLASH\_OTP\_END         0x1FFF7A0FUL }}
\DoxyCodeLine{647 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{648 \textcolor{preprocessor}{\#define SRAM\_BASE             SRAM1\_BASE}}
\DoxyCodeLine{649 \textcolor{preprocessor}{\#define SRAM\_BB\_BASE          SRAM1\_BB\_BASE}}
\DoxyCodeLine{650 }
\DoxyCodeLine{652 \textcolor{preprocessor}{\#define APB1PERIPH\_BASE       PERIPH\_BASE}}
\DoxyCodeLine{653 \textcolor{preprocessor}{\#define APB2PERIPH\_BASE       (PERIPH\_BASE + 0x00010000UL)}}
\DoxyCodeLine{654 \textcolor{preprocessor}{\#define AHB1PERIPH\_BASE       (PERIPH\_BASE + 0x00020000UL)}}
\DoxyCodeLine{655 \textcolor{preprocessor}{\#define AHB2PERIPH\_BASE       (PERIPH\_BASE + 0x10000000UL)}}
\DoxyCodeLine{656 }
\DoxyCodeLine{658 \textcolor{preprocessor}{\#define TIM2\_BASE             (APB1PERIPH\_BASE + 0x0000UL)}}
\DoxyCodeLine{659 \textcolor{preprocessor}{\#define TIM3\_BASE             (APB1PERIPH\_BASE + 0x0400UL)}}
\DoxyCodeLine{660 \textcolor{preprocessor}{\#define TIM4\_BASE             (APB1PERIPH\_BASE + 0x0800UL)}}
\DoxyCodeLine{661 \textcolor{preprocessor}{\#define TIM5\_BASE             (APB1PERIPH\_BASE + 0x0C00UL)}}
\DoxyCodeLine{662 \textcolor{preprocessor}{\#define RTC\_BASE              (APB1PERIPH\_BASE + 0x2800UL)}}
\DoxyCodeLine{663 \textcolor{preprocessor}{\#define WWDG\_BASE             (APB1PERIPH\_BASE + 0x2C00UL)}}
\DoxyCodeLine{664 \textcolor{preprocessor}{\#define IWDG\_BASE             (APB1PERIPH\_BASE + 0x3000UL)}}
\DoxyCodeLine{665 \textcolor{preprocessor}{\#define I2S2ext\_BASE          (APB1PERIPH\_BASE + 0x3400UL)}}
\DoxyCodeLine{666 \textcolor{preprocessor}{\#define SPI2\_BASE             (APB1PERIPH\_BASE + 0x3800UL)}}
\DoxyCodeLine{667 \textcolor{preprocessor}{\#define SPI3\_BASE             (APB1PERIPH\_BASE + 0x3C00UL)}}
\DoxyCodeLine{668 \textcolor{preprocessor}{\#define I2S3ext\_BASE          (APB1PERIPH\_BASE + 0x4000UL)}}
\DoxyCodeLine{669 \textcolor{preprocessor}{\#define USART2\_BASE           (APB1PERIPH\_BASE + 0x4400UL)}}
\DoxyCodeLine{670 \textcolor{preprocessor}{\#define I2C1\_BASE             (APB1PERIPH\_BASE + 0x5400UL)}}
\DoxyCodeLine{671 \textcolor{preprocessor}{\#define I2C2\_BASE             (APB1PERIPH\_BASE + 0x5800UL)}}
\DoxyCodeLine{672 \textcolor{preprocessor}{\#define I2C3\_BASE             (APB1PERIPH\_BASE + 0x5C00UL)}}
\DoxyCodeLine{673 \textcolor{preprocessor}{\#define PWR\_BASE              (APB1PERIPH\_BASE + 0x7000UL)}}
\DoxyCodeLine{674 }
\DoxyCodeLine{676 \textcolor{preprocessor}{\#define TIM1\_BASE             (APB2PERIPH\_BASE + 0x0000UL)}}
\DoxyCodeLine{677 \textcolor{preprocessor}{\#define USART1\_BASE           (APB2PERIPH\_BASE + 0x1000UL)}}
\DoxyCodeLine{678 \textcolor{preprocessor}{\#define USART6\_BASE           (APB2PERIPH\_BASE + 0x1400UL)}}
\DoxyCodeLine{679 \textcolor{preprocessor}{\#define ADC1\_BASE             (APB2PERIPH\_BASE + 0x2000UL)}}
\DoxyCodeLine{680 \textcolor{preprocessor}{\#define ADC1\_COMMON\_BASE      (APB2PERIPH\_BASE + 0x2300UL)}}
\DoxyCodeLine{681 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{682 \textcolor{preprocessor}{\#define ADC\_BASE               ADC1\_COMMON\_BASE}}
\DoxyCodeLine{683 \textcolor{preprocessor}{\#define SDIO\_BASE             (APB2PERIPH\_BASE + 0x2C00UL)}}
\DoxyCodeLine{684 \textcolor{preprocessor}{\#define SPI1\_BASE             (APB2PERIPH\_BASE + 0x3000UL)}}
\DoxyCodeLine{685 \textcolor{preprocessor}{\#define SPI4\_BASE             (APB2PERIPH\_BASE + 0x3400UL)}}
\DoxyCodeLine{686 \textcolor{preprocessor}{\#define SYSCFG\_BASE           (APB2PERIPH\_BASE + 0x3800UL)}}
\DoxyCodeLine{687 \textcolor{preprocessor}{\#define EXTI\_BASE             (APB2PERIPH\_BASE + 0x3C00UL)}}
\DoxyCodeLine{688 \textcolor{preprocessor}{\#define TIM9\_BASE             (APB2PERIPH\_BASE + 0x4000UL)}}
\DoxyCodeLine{689 \textcolor{preprocessor}{\#define TIM10\_BASE            (APB2PERIPH\_BASE + 0x4400UL)}}
\DoxyCodeLine{690 \textcolor{preprocessor}{\#define TIM11\_BASE            (APB2PERIPH\_BASE + 0x4800UL)}}
\DoxyCodeLine{691 \textcolor{preprocessor}{\#define SPI5\_BASE             (APB2PERIPH\_BASE + 0x5000UL)}}
\DoxyCodeLine{692 }
\DoxyCodeLine{694 \textcolor{preprocessor}{\#define GPIOA\_BASE            (AHB1PERIPH\_BASE + 0x0000UL)}}
\DoxyCodeLine{695 \textcolor{preprocessor}{\#define GPIOB\_BASE            (AHB1PERIPH\_BASE + 0x0400UL)}}
\DoxyCodeLine{696 \textcolor{preprocessor}{\#define GPIOC\_BASE            (AHB1PERIPH\_BASE + 0x0800UL)}}
\DoxyCodeLine{697 \textcolor{preprocessor}{\#define GPIOD\_BASE            (AHB1PERIPH\_BASE + 0x0C00UL)}}
\DoxyCodeLine{698 \textcolor{preprocessor}{\#define GPIOE\_BASE            (AHB1PERIPH\_BASE + 0x1000UL)}}
\DoxyCodeLine{699 \textcolor{preprocessor}{\#define GPIOH\_BASE            (AHB1PERIPH\_BASE + 0x1C00UL)}}
\DoxyCodeLine{700 \textcolor{preprocessor}{\#define CRC\_BASE              (AHB1PERIPH\_BASE + 0x3000UL)}}
\DoxyCodeLine{701 \textcolor{preprocessor}{\#define RCC\_BASE              (AHB1PERIPH\_BASE + 0x3800UL)}}
\DoxyCodeLine{702 \textcolor{preprocessor}{\#define FLASH\_R\_BASE          (AHB1PERIPH\_BASE + 0x3C00UL)}}
\DoxyCodeLine{703 \textcolor{preprocessor}{\#define DMA1\_BASE             (AHB1PERIPH\_BASE + 0x6000UL)}}
\DoxyCodeLine{704 \textcolor{preprocessor}{\#define DMA1\_Stream0\_BASE     (DMA1\_BASE + 0x010UL)}}
\DoxyCodeLine{705 \textcolor{preprocessor}{\#define DMA1\_Stream1\_BASE     (DMA1\_BASE + 0x028UL)}}
\DoxyCodeLine{706 \textcolor{preprocessor}{\#define DMA1\_Stream2\_BASE     (DMA1\_BASE + 0x040UL)}}
\DoxyCodeLine{707 \textcolor{preprocessor}{\#define DMA1\_Stream3\_BASE     (DMA1\_BASE + 0x058UL)}}
\DoxyCodeLine{708 \textcolor{preprocessor}{\#define DMA1\_Stream4\_BASE     (DMA1\_BASE + 0x070UL)}}
\DoxyCodeLine{709 \textcolor{preprocessor}{\#define DMA1\_Stream5\_BASE     (DMA1\_BASE + 0x088UL)}}
\DoxyCodeLine{710 \textcolor{preprocessor}{\#define DMA1\_Stream6\_BASE     (DMA1\_BASE + 0x0A0UL)}}
\DoxyCodeLine{711 \textcolor{preprocessor}{\#define DMA1\_Stream7\_BASE     (DMA1\_BASE + 0x0B8UL)}}
\DoxyCodeLine{712 \textcolor{preprocessor}{\#define DMA2\_BASE             (AHB1PERIPH\_BASE + 0x6400UL)}}
\DoxyCodeLine{713 \textcolor{preprocessor}{\#define DMA2\_Stream0\_BASE     (DMA2\_BASE + 0x010UL)}}
\DoxyCodeLine{714 \textcolor{preprocessor}{\#define DMA2\_Stream1\_BASE     (DMA2\_BASE + 0x028UL)}}
\DoxyCodeLine{715 \textcolor{preprocessor}{\#define DMA2\_Stream2\_BASE     (DMA2\_BASE + 0x040UL)}}
\DoxyCodeLine{716 \textcolor{preprocessor}{\#define DMA2\_Stream3\_BASE     (DMA2\_BASE + 0x058UL)}}
\DoxyCodeLine{717 \textcolor{preprocessor}{\#define DMA2\_Stream4\_BASE     (DMA2\_BASE + 0x070UL)}}
\DoxyCodeLine{718 \textcolor{preprocessor}{\#define DMA2\_Stream5\_BASE     (DMA2\_BASE + 0x088UL)}}
\DoxyCodeLine{719 \textcolor{preprocessor}{\#define DMA2\_Stream6\_BASE     (DMA2\_BASE + 0x0A0UL)}}
\DoxyCodeLine{720 \textcolor{preprocessor}{\#define DMA2\_Stream7\_BASE     (DMA2\_BASE + 0x0B8UL)}}
\DoxyCodeLine{721 }
\DoxyCodeLine{722 }
\DoxyCodeLine{724 \textcolor{preprocessor}{\#define DBGMCU\_BASE           0xE0042000UL}}
\DoxyCodeLine{726 \textcolor{preprocessor}{\#define USB\_OTG\_FS\_PERIPH\_BASE               0x50000000UL}}
\DoxyCodeLine{727 }
\DoxyCodeLine{728 \textcolor{preprocessor}{\#define USB\_OTG\_GLOBAL\_BASE                  0x000UL}}
\DoxyCodeLine{729 \textcolor{preprocessor}{\#define USB\_OTG\_DEVICE\_BASE                  0x800UL}}
\DoxyCodeLine{730 \textcolor{preprocessor}{\#define USB\_OTG\_IN\_ENDPOINT\_BASE             0x900UL}}
\DoxyCodeLine{731 \textcolor{preprocessor}{\#define USB\_OTG\_OUT\_ENDPOINT\_BASE            0xB00UL}}
\DoxyCodeLine{732 \textcolor{preprocessor}{\#define USB\_OTG\_EP\_REG\_SIZE                  0x20UL}}
\DoxyCodeLine{733 \textcolor{preprocessor}{\#define USB\_OTG\_HOST\_BASE                    0x400UL}}
\DoxyCodeLine{734 \textcolor{preprocessor}{\#define USB\_OTG\_HOST\_PORT\_BASE               0x440UL}}
\DoxyCodeLine{735 \textcolor{preprocessor}{\#define USB\_OTG\_HOST\_CHANNEL\_BASE            0x500UL}}
\DoxyCodeLine{736 \textcolor{preprocessor}{\#define USB\_OTG\_HOST\_CHANNEL\_SIZE            0x20UL}}
\DoxyCodeLine{737 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_BASE                 0xE00UL}}
\DoxyCodeLine{738 \textcolor{preprocessor}{\#define USB\_OTG\_FIFO\_BASE                    0x1000UL}}
\DoxyCodeLine{739 \textcolor{preprocessor}{\#define USB\_OTG\_FIFO\_SIZE                    0x1000UL}}
\DoxyCodeLine{740 }
\DoxyCodeLine{741 \textcolor{preprocessor}{\#define UID\_BASE                     0x1FFF7A10UL           }}
\DoxyCodeLine{742 \textcolor{preprocessor}{\#define FLASHSIZE\_BASE               0x1FFF7A22UL           }}
\DoxyCodeLine{743 \textcolor{preprocessor}{\#define PACKAGE\_BASE                 0x1FFF7BF0UL           }}
\DoxyCodeLine{751 \textcolor{preprocessor}{\#define TIM2                ((TIM\_TypeDef *) TIM2\_BASE)}}
\DoxyCodeLine{752 \textcolor{preprocessor}{\#define TIM3                ((TIM\_TypeDef *) TIM3\_BASE)}}
\DoxyCodeLine{753 \textcolor{preprocessor}{\#define TIM4                ((TIM\_TypeDef *) TIM4\_BASE)}}
\DoxyCodeLine{754 \textcolor{preprocessor}{\#define TIM5                ((TIM\_TypeDef *) TIM5\_BASE)}}
\DoxyCodeLine{755 \textcolor{preprocessor}{\#define RTC                 ((RTC\_TypeDef *) RTC\_BASE)}}
\DoxyCodeLine{756 \textcolor{preprocessor}{\#define WWDG                ((WWDG\_TypeDef *) WWDG\_BASE)}}
\DoxyCodeLine{757 \textcolor{preprocessor}{\#define IWDG                ((IWDG\_TypeDef *) IWDG\_BASE)}}
\DoxyCodeLine{758 \textcolor{preprocessor}{\#define I2S2ext             ((SPI\_TypeDef *) I2S2ext\_BASE)}}
\DoxyCodeLine{759 \textcolor{preprocessor}{\#define SPI2                ((SPI\_TypeDef *) SPI2\_BASE)}}
\DoxyCodeLine{760 \textcolor{preprocessor}{\#define SPI3                ((SPI\_TypeDef *) SPI3\_BASE)}}
\DoxyCodeLine{761 \textcolor{preprocessor}{\#define I2S3ext             ((SPI\_TypeDef *) I2S3ext\_BASE)}}
\DoxyCodeLine{762 \textcolor{preprocessor}{\#define USART2              ((USART\_TypeDef *) USART2\_BASE)}}
\DoxyCodeLine{763 \textcolor{preprocessor}{\#define I2C1                ((I2C\_TypeDef *) I2C1\_BASE)}}
\DoxyCodeLine{764 \textcolor{preprocessor}{\#define I2C2                ((I2C\_TypeDef *) I2C2\_BASE)}}
\DoxyCodeLine{765 \textcolor{preprocessor}{\#define I2C3                ((I2C\_TypeDef *) I2C3\_BASE)}}
\DoxyCodeLine{766 \textcolor{preprocessor}{\#define PWR                 ((PWR\_TypeDef *) PWR\_BASE)}}
\DoxyCodeLine{767 \textcolor{preprocessor}{\#define TIM1                ((TIM\_TypeDef *) TIM1\_BASE)}}
\DoxyCodeLine{768 \textcolor{preprocessor}{\#define USART1              ((USART\_TypeDef *) USART1\_BASE)}}
\DoxyCodeLine{769 \textcolor{preprocessor}{\#define USART6              ((USART\_TypeDef *) USART6\_BASE)}}
\DoxyCodeLine{770 \textcolor{preprocessor}{\#define ADC1                ((ADC\_TypeDef *) ADC1\_BASE)}}
\DoxyCodeLine{771 \textcolor{preprocessor}{\#define ADC1\_COMMON         ((ADC\_Common\_TypeDef *) ADC1\_COMMON\_BASE)}}
\DoxyCodeLine{772 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{773 \textcolor{preprocessor}{\#define ADC                  ADC1\_COMMON}}
\DoxyCodeLine{774 \textcolor{preprocessor}{\#define SDIO                ((SDIO\_TypeDef *) SDIO\_BASE)}}
\DoxyCodeLine{775 \textcolor{preprocessor}{\#define SPI1                ((SPI\_TypeDef *) SPI1\_BASE)}}
\DoxyCodeLine{776 \textcolor{preprocessor}{\#define SPI4                ((SPI\_TypeDef *) SPI4\_BASE)}}
\DoxyCodeLine{777 \textcolor{preprocessor}{\#define SYSCFG              ((SYSCFG\_TypeDef *) SYSCFG\_BASE)}}
\DoxyCodeLine{778 \textcolor{preprocessor}{\#define EXTI                ((EXTI\_TypeDef *) EXTI\_BASE)}}
\DoxyCodeLine{779 \textcolor{preprocessor}{\#define TIM9                ((TIM\_TypeDef *) TIM9\_BASE)}}
\DoxyCodeLine{780 \textcolor{preprocessor}{\#define TIM10               ((TIM\_TypeDef *) TIM10\_BASE)}}
\DoxyCodeLine{781 \textcolor{preprocessor}{\#define TIM11               ((TIM\_TypeDef *) TIM11\_BASE)}}
\DoxyCodeLine{782 \textcolor{preprocessor}{\#define SPI5                ((SPI\_TypeDef *) SPI5\_BASE)}}
\DoxyCodeLine{783 \textcolor{preprocessor}{\#define GPIOA               ((GPIO\_TypeDef *) GPIOA\_BASE)}}
\DoxyCodeLine{784 \textcolor{preprocessor}{\#define GPIOB               ((GPIO\_TypeDef *) GPIOB\_BASE)}}
\DoxyCodeLine{785 \textcolor{preprocessor}{\#define GPIOC               ((GPIO\_TypeDef *) GPIOC\_BASE)}}
\DoxyCodeLine{786 \textcolor{preprocessor}{\#define GPIOD               ((GPIO\_TypeDef *) GPIOD\_BASE)}}
\DoxyCodeLine{787 \textcolor{preprocessor}{\#define GPIOE               ((GPIO\_TypeDef *) GPIOE\_BASE)}}
\DoxyCodeLine{788 \textcolor{preprocessor}{\#define GPIOH               ((GPIO\_TypeDef *) GPIOH\_BASE)}}
\DoxyCodeLine{789 \textcolor{preprocessor}{\#define CRC                 ((CRC\_TypeDef *) CRC\_BASE)}}
\DoxyCodeLine{790 \textcolor{preprocessor}{\#define RCC                 ((RCC\_TypeDef *) RCC\_BASE)}}
\DoxyCodeLine{791 \textcolor{preprocessor}{\#define FLASH               ((FLASH\_TypeDef *) FLASH\_R\_BASE)}}
\DoxyCodeLine{792 \textcolor{preprocessor}{\#define DMA1                ((DMA\_TypeDef *) DMA1\_BASE)}}
\DoxyCodeLine{793 \textcolor{preprocessor}{\#define DMA1\_Stream0        ((DMA\_Stream\_TypeDef *) DMA1\_Stream0\_BASE)}}
\DoxyCodeLine{794 \textcolor{preprocessor}{\#define DMA1\_Stream1        ((DMA\_Stream\_TypeDef *) DMA1\_Stream1\_BASE)}}
\DoxyCodeLine{795 \textcolor{preprocessor}{\#define DMA1\_Stream2        ((DMA\_Stream\_TypeDef *) DMA1\_Stream2\_BASE)}}
\DoxyCodeLine{796 \textcolor{preprocessor}{\#define DMA1\_Stream3        ((DMA\_Stream\_TypeDef *) DMA1\_Stream3\_BASE)}}
\DoxyCodeLine{797 \textcolor{preprocessor}{\#define DMA1\_Stream4        ((DMA\_Stream\_TypeDef *) DMA1\_Stream4\_BASE)}}
\DoxyCodeLine{798 \textcolor{preprocessor}{\#define DMA1\_Stream5        ((DMA\_Stream\_TypeDef *) DMA1\_Stream5\_BASE)}}
\DoxyCodeLine{799 \textcolor{preprocessor}{\#define DMA1\_Stream6        ((DMA\_Stream\_TypeDef *) DMA1\_Stream6\_BASE)}}
\DoxyCodeLine{800 \textcolor{preprocessor}{\#define DMA1\_Stream7        ((DMA\_Stream\_TypeDef *) DMA1\_Stream7\_BASE)}}
\DoxyCodeLine{801 \textcolor{preprocessor}{\#define DMA2                ((DMA\_TypeDef *) DMA2\_BASE)}}
\DoxyCodeLine{802 \textcolor{preprocessor}{\#define DMA2\_Stream0        ((DMA\_Stream\_TypeDef *) DMA2\_Stream0\_BASE)}}
\DoxyCodeLine{803 \textcolor{preprocessor}{\#define DMA2\_Stream1        ((DMA\_Stream\_TypeDef *) DMA2\_Stream1\_BASE)}}
\DoxyCodeLine{804 \textcolor{preprocessor}{\#define DMA2\_Stream2        ((DMA\_Stream\_TypeDef *) DMA2\_Stream2\_BASE)}}
\DoxyCodeLine{805 \textcolor{preprocessor}{\#define DMA2\_Stream3        ((DMA\_Stream\_TypeDef *) DMA2\_Stream3\_BASE)}}
\DoxyCodeLine{806 \textcolor{preprocessor}{\#define DMA2\_Stream4        ((DMA\_Stream\_TypeDef *) DMA2\_Stream4\_BASE)}}
\DoxyCodeLine{807 \textcolor{preprocessor}{\#define DMA2\_Stream5        ((DMA\_Stream\_TypeDef *) DMA2\_Stream5\_BASE)}}
\DoxyCodeLine{808 \textcolor{preprocessor}{\#define DMA2\_Stream6        ((DMA\_Stream\_TypeDef *) DMA2\_Stream6\_BASE)}}
\DoxyCodeLine{809 \textcolor{preprocessor}{\#define DMA2\_Stream7        ((DMA\_Stream\_TypeDef *) DMA2\_Stream7\_BASE)}}
\DoxyCodeLine{810 \textcolor{preprocessor}{\#define DBGMCU              ((DBGMCU\_TypeDef *) DBGMCU\_BASE)}}
\DoxyCodeLine{811 \textcolor{preprocessor}{\#define USB\_OTG\_FS          ((USB\_OTG\_GlobalTypeDef *) USB\_OTG\_FS\_PERIPH\_BASE)}}
\DoxyCodeLine{812 }
\DoxyCodeLine{824 \textcolor{preprocessor}{\#define LSI\_STARTUP\_TIME                40U }}
\DoxyCodeLine{833 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{834 \textcolor{comment}{/*                         Peripheral Registers\_Bits\_Definition               */}}
\DoxyCodeLine{835 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{836 }
\DoxyCodeLine{837 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{838 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{839 \textcolor{comment}{/*                        Analog to Digital Converter                         */}}
\DoxyCodeLine{840 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{841 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{842 }
\DoxyCodeLine{843 \textcolor{comment}{/********************  Bit definition for ADC\_SR register  ********************/}}
\DoxyCodeLine{844 \textcolor{preprocessor}{\#define ADC\_SR\_AWD\_Pos            (0U)                                         }}
\DoxyCodeLine{845 \textcolor{preprocessor}{\#define ADC\_SR\_AWD\_Msk            (0x1UL << ADC\_SR\_AWD\_Pos)                     }}
\DoxyCodeLine{846 \textcolor{preprocessor}{\#define ADC\_SR\_AWD                ADC\_SR\_AWD\_Msk                               }}
\DoxyCodeLine{847 \textcolor{preprocessor}{\#define ADC\_SR\_EOC\_Pos            (1U)                                         }}
\DoxyCodeLine{848 \textcolor{preprocessor}{\#define ADC\_SR\_EOC\_Msk            (0x1UL << ADC\_SR\_EOC\_Pos)                     }}
\DoxyCodeLine{849 \textcolor{preprocessor}{\#define ADC\_SR\_EOC                ADC\_SR\_EOC\_Msk                               }}
\DoxyCodeLine{850 \textcolor{preprocessor}{\#define ADC\_SR\_JEOC\_Pos           (2U)                                         }}
\DoxyCodeLine{851 \textcolor{preprocessor}{\#define ADC\_SR\_JEOC\_Msk           (0x1UL << ADC\_SR\_JEOC\_Pos)                    }}
\DoxyCodeLine{852 \textcolor{preprocessor}{\#define ADC\_SR\_JEOC               ADC\_SR\_JEOC\_Msk                              }}
\DoxyCodeLine{853 \textcolor{preprocessor}{\#define ADC\_SR\_JSTRT\_Pos          (3U)                                         }}
\DoxyCodeLine{854 \textcolor{preprocessor}{\#define ADC\_SR\_JSTRT\_Msk          (0x1UL << ADC\_SR\_JSTRT\_Pos)                   }}
\DoxyCodeLine{855 \textcolor{preprocessor}{\#define ADC\_SR\_JSTRT              ADC\_SR\_JSTRT\_Msk                             }}
\DoxyCodeLine{856 \textcolor{preprocessor}{\#define ADC\_SR\_STRT\_Pos           (4U)                                         }}
\DoxyCodeLine{857 \textcolor{preprocessor}{\#define ADC\_SR\_STRT\_Msk           (0x1UL << ADC\_SR\_STRT\_Pos)                    }}
\DoxyCodeLine{858 \textcolor{preprocessor}{\#define ADC\_SR\_STRT               ADC\_SR\_STRT\_Msk                              }}
\DoxyCodeLine{859 \textcolor{preprocessor}{\#define ADC\_SR\_OVR\_Pos            (5U)                                         }}
\DoxyCodeLine{860 \textcolor{preprocessor}{\#define ADC\_SR\_OVR\_Msk            (0x1UL << ADC\_SR\_OVR\_Pos)                     }}
\DoxyCodeLine{861 \textcolor{preprocessor}{\#define ADC\_SR\_OVR                ADC\_SR\_OVR\_Msk                               }}
\DoxyCodeLine{863 \textcolor{comment}{/*******************  Bit definition for ADC\_CR1 register  ********************/}}
\DoxyCodeLine{864 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDCH\_Pos         (0U)                                         }}
\DoxyCodeLine{865 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDCH\_Msk         (0x1FUL << ADC\_CR1\_AWDCH\_Pos)                 }}
\DoxyCodeLine{866 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDCH             ADC\_CR1\_AWDCH\_Msk                            }}
\DoxyCodeLine{867 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDCH\_0           (0x01UL << ADC\_CR1\_AWDCH\_Pos)                 }}
\DoxyCodeLine{868 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDCH\_1           (0x02UL << ADC\_CR1\_AWDCH\_Pos)                 }}
\DoxyCodeLine{869 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDCH\_2           (0x04UL << ADC\_CR1\_AWDCH\_Pos)                 }}
\DoxyCodeLine{870 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDCH\_3           (0x08UL << ADC\_CR1\_AWDCH\_Pos)                 }}
\DoxyCodeLine{871 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDCH\_4           (0x10UL << ADC\_CR1\_AWDCH\_Pos)                 }}
\DoxyCodeLine{872 \textcolor{preprocessor}{\#define ADC\_CR1\_EOCIE\_Pos         (5U)                                         }}
\DoxyCodeLine{873 \textcolor{preprocessor}{\#define ADC\_CR1\_EOCIE\_Msk         (0x1UL << ADC\_CR1\_EOCIE\_Pos)                  }}
\DoxyCodeLine{874 \textcolor{preprocessor}{\#define ADC\_CR1\_EOCIE             ADC\_CR1\_EOCIE\_Msk                            }}
\DoxyCodeLine{875 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDIE\_Pos         (6U)                                         }}
\DoxyCodeLine{876 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDIE\_Msk         (0x1UL << ADC\_CR1\_AWDIE\_Pos)                  }}
\DoxyCodeLine{877 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDIE             ADC\_CR1\_AWDIE\_Msk                            }}
\DoxyCodeLine{878 \textcolor{preprocessor}{\#define ADC\_CR1\_JEOCIE\_Pos        (7U)                                         }}
\DoxyCodeLine{879 \textcolor{preprocessor}{\#define ADC\_CR1\_JEOCIE\_Msk        (0x1UL << ADC\_CR1\_JEOCIE\_Pos)                 }}
\DoxyCodeLine{880 \textcolor{preprocessor}{\#define ADC\_CR1\_JEOCIE            ADC\_CR1\_JEOCIE\_Msk                           }}
\DoxyCodeLine{881 \textcolor{preprocessor}{\#define ADC\_CR1\_SCAN\_Pos          (8U)                                         }}
\DoxyCodeLine{882 \textcolor{preprocessor}{\#define ADC\_CR1\_SCAN\_Msk          (0x1UL << ADC\_CR1\_SCAN\_Pos)                   }}
\DoxyCodeLine{883 \textcolor{preprocessor}{\#define ADC\_CR1\_SCAN              ADC\_CR1\_SCAN\_Msk                             }}
\DoxyCodeLine{884 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDSGL\_Pos        (9U)                                         }}
\DoxyCodeLine{885 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDSGL\_Msk        (0x1UL << ADC\_CR1\_AWDSGL\_Pos)                 }}
\DoxyCodeLine{886 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDSGL            ADC\_CR1\_AWDSGL\_Msk                           }}
\DoxyCodeLine{887 \textcolor{preprocessor}{\#define ADC\_CR1\_JAUTO\_Pos         (10U)                                        }}
\DoxyCodeLine{888 \textcolor{preprocessor}{\#define ADC\_CR1\_JAUTO\_Msk         (0x1UL << ADC\_CR1\_JAUTO\_Pos)                  }}
\DoxyCodeLine{889 \textcolor{preprocessor}{\#define ADC\_CR1\_JAUTO             ADC\_CR1\_JAUTO\_Msk                            }}
\DoxyCodeLine{890 \textcolor{preprocessor}{\#define ADC\_CR1\_DISCEN\_Pos        (11U)                                        }}
\DoxyCodeLine{891 \textcolor{preprocessor}{\#define ADC\_CR1\_DISCEN\_Msk        (0x1UL << ADC\_CR1\_DISCEN\_Pos)                 }}
\DoxyCodeLine{892 \textcolor{preprocessor}{\#define ADC\_CR1\_DISCEN            ADC\_CR1\_DISCEN\_Msk                           }}
\DoxyCodeLine{893 \textcolor{preprocessor}{\#define ADC\_CR1\_JDISCEN\_Pos       (12U)                                        }}
\DoxyCodeLine{894 \textcolor{preprocessor}{\#define ADC\_CR1\_JDISCEN\_Msk       (0x1UL << ADC\_CR1\_JDISCEN\_Pos)                }}
\DoxyCodeLine{895 \textcolor{preprocessor}{\#define ADC\_CR1\_JDISCEN           ADC\_CR1\_JDISCEN\_Msk                          }}
\DoxyCodeLine{896 \textcolor{preprocessor}{\#define ADC\_CR1\_DISCNUM\_Pos       (13U)                                        }}
\DoxyCodeLine{897 \textcolor{preprocessor}{\#define ADC\_CR1\_DISCNUM\_Msk       (0x7UL << ADC\_CR1\_DISCNUM\_Pos)                }}
\DoxyCodeLine{898 \textcolor{preprocessor}{\#define ADC\_CR1\_DISCNUM           ADC\_CR1\_DISCNUM\_Msk                          }}
\DoxyCodeLine{899 \textcolor{preprocessor}{\#define ADC\_CR1\_DISCNUM\_0         (0x1UL << ADC\_CR1\_DISCNUM\_Pos)                }}
\DoxyCodeLine{900 \textcolor{preprocessor}{\#define ADC\_CR1\_DISCNUM\_1         (0x2UL << ADC\_CR1\_DISCNUM\_Pos)                }}
\DoxyCodeLine{901 \textcolor{preprocessor}{\#define ADC\_CR1\_DISCNUM\_2         (0x4UL << ADC\_CR1\_DISCNUM\_Pos)                }}
\DoxyCodeLine{902 \textcolor{preprocessor}{\#define ADC\_CR1\_JAWDEN\_Pos        (22U)                                        }}
\DoxyCodeLine{903 \textcolor{preprocessor}{\#define ADC\_CR1\_JAWDEN\_Msk        (0x1UL << ADC\_CR1\_JAWDEN\_Pos)                 }}
\DoxyCodeLine{904 \textcolor{preprocessor}{\#define ADC\_CR1\_JAWDEN            ADC\_CR1\_JAWDEN\_Msk                           }}
\DoxyCodeLine{905 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDEN\_Pos         (23U)                                        }}
\DoxyCodeLine{906 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDEN\_Msk         (0x1UL << ADC\_CR1\_AWDEN\_Pos)                  }}
\DoxyCodeLine{907 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDEN             ADC\_CR1\_AWDEN\_Msk                            }}
\DoxyCodeLine{908 \textcolor{preprocessor}{\#define ADC\_CR1\_RES\_Pos           (24U)                                        }}
\DoxyCodeLine{909 \textcolor{preprocessor}{\#define ADC\_CR1\_RES\_Msk           (0x3UL << ADC\_CR1\_RES\_Pos)                    }}
\DoxyCodeLine{910 \textcolor{preprocessor}{\#define ADC\_CR1\_RES               ADC\_CR1\_RES\_Msk                              }}
\DoxyCodeLine{911 \textcolor{preprocessor}{\#define ADC\_CR1\_RES\_0             (0x1UL << ADC\_CR1\_RES\_Pos)                    }}
\DoxyCodeLine{912 \textcolor{preprocessor}{\#define ADC\_CR1\_RES\_1             (0x2UL << ADC\_CR1\_RES\_Pos)                    }}
\DoxyCodeLine{913 \textcolor{preprocessor}{\#define ADC\_CR1\_OVRIE\_Pos         (26U)                                        }}
\DoxyCodeLine{914 \textcolor{preprocessor}{\#define ADC\_CR1\_OVRIE\_Msk         (0x1UL << ADC\_CR1\_OVRIE\_Pos)                  }}
\DoxyCodeLine{915 \textcolor{preprocessor}{\#define ADC\_CR1\_OVRIE             ADC\_CR1\_OVRIE\_Msk                            }}
\DoxyCodeLine{917 \textcolor{comment}{/*******************  Bit definition for ADC\_CR2 register  ********************/}}
\DoxyCodeLine{918 \textcolor{preprocessor}{\#define ADC\_CR2\_ADON\_Pos          (0U)                                         }}
\DoxyCodeLine{919 \textcolor{preprocessor}{\#define ADC\_CR2\_ADON\_Msk          (0x1UL << ADC\_CR2\_ADON\_Pos)                   }}
\DoxyCodeLine{920 \textcolor{preprocessor}{\#define ADC\_CR2\_ADON              ADC\_CR2\_ADON\_Msk                             }}
\DoxyCodeLine{921 \textcolor{preprocessor}{\#define ADC\_CR2\_CONT\_Pos          (1U)                                         }}
\DoxyCodeLine{922 \textcolor{preprocessor}{\#define ADC\_CR2\_CONT\_Msk          (0x1UL << ADC\_CR2\_CONT\_Pos)                   }}
\DoxyCodeLine{923 \textcolor{preprocessor}{\#define ADC\_CR2\_CONT              ADC\_CR2\_CONT\_Msk                             }}
\DoxyCodeLine{924 \textcolor{preprocessor}{\#define ADC\_CR2\_DMA\_Pos           (8U)                                         }}
\DoxyCodeLine{925 \textcolor{preprocessor}{\#define ADC\_CR2\_DMA\_Msk           (0x1UL << ADC\_CR2\_DMA\_Pos)                    }}
\DoxyCodeLine{926 \textcolor{preprocessor}{\#define ADC\_CR2\_DMA               ADC\_CR2\_DMA\_Msk                              }}
\DoxyCodeLine{927 \textcolor{preprocessor}{\#define ADC\_CR2\_DDS\_Pos           (9U)                                         }}
\DoxyCodeLine{928 \textcolor{preprocessor}{\#define ADC\_CR2\_DDS\_Msk           (0x1UL << ADC\_CR2\_DDS\_Pos)                    }}
\DoxyCodeLine{929 \textcolor{preprocessor}{\#define ADC\_CR2\_DDS               ADC\_CR2\_DDS\_Msk                              }}
\DoxyCodeLine{930 \textcolor{preprocessor}{\#define ADC\_CR2\_EOCS\_Pos          (10U)                                        }}
\DoxyCodeLine{931 \textcolor{preprocessor}{\#define ADC\_CR2\_EOCS\_Msk          (0x1UL << ADC\_CR2\_EOCS\_Pos)                   }}
\DoxyCodeLine{932 \textcolor{preprocessor}{\#define ADC\_CR2\_EOCS              ADC\_CR2\_EOCS\_Msk                             }}
\DoxyCodeLine{933 \textcolor{preprocessor}{\#define ADC\_CR2\_ALIGN\_Pos         (11U)                                        }}
\DoxyCodeLine{934 \textcolor{preprocessor}{\#define ADC\_CR2\_ALIGN\_Msk         (0x1UL << ADC\_CR2\_ALIGN\_Pos)                  }}
\DoxyCodeLine{935 \textcolor{preprocessor}{\#define ADC\_CR2\_ALIGN             ADC\_CR2\_ALIGN\_Msk                            }}
\DoxyCodeLine{936 \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTSEL\_Pos       (16U)                                        }}
\DoxyCodeLine{937 \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTSEL\_Msk       (0xFUL << ADC\_CR2\_JEXTSEL\_Pos)                }}
\DoxyCodeLine{938 \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTSEL           ADC\_CR2\_JEXTSEL\_Msk                          }}
\DoxyCodeLine{939 \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTSEL\_0         (0x1UL << ADC\_CR2\_JEXTSEL\_Pos)                }}
\DoxyCodeLine{940 \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTSEL\_1         (0x2UL << ADC\_CR2\_JEXTSEL\_Pos)                }}
\DoxyCodeLine{941 \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTSEL\_2         (0x4UL << ADC\_CR2\_JEXTSEL\_Pos)                }}
\DoxyCodeLine{942 \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTSEL\_3         (0x8UL << ADC\_CR2\_JEXTSEL\_Pos)                }}
\DoxyCodeLine{943 \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTEN\_Pos        (20U)                                        }}
\DoxyCodeLine{944 \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTEN\_Msk        (0x3UL << ADC\_CR2\_JEXTEN\_Pos)                 }}
\DoxyCodeLine{945 \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTEN            ADC\_CR2\_JEXTEN\_Msk                           }}
\DoxyCodeLine{946 \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTEN\_0          (0x1UL << ADC\_CR2\_JEXTEN\_Pos)                 }}
\DoxyCodeLine{947 \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTEN\_1          (0x2UL << ADC\_CR2\_JEXTEN\_Pos)                 }}
\DoxyCodeLine{948 \textcolor{preprocessor}{\#define ADC\_CR2\_JSWSTART\_Pos      (22U)                                        }}
\DoxyCodeLine{949 \textcolor{preprocessor}{\#define ADC\_CR2\_JSWSTART\_Msk      (0x1UL << ADC\_CR2\_JSWSTART\_Pos)               }}
\DoxyCodeLine{950 \textcolor{preprocessor}{\#define ADC\_CR2\_JSWSTART          ADC\_CR2\_JSWSTART\_Msk                         }}
\DoxyCodeLine{951 \textcolor{preprocessor}{\#define ADC\_CR2\_EXTSEL\_Pos        (24U)                                        }}
\DoxyCodeLine{952 \textcolor{preprocessor}{\#define ADC\_CR2\_EXTSEL\_Msk        (0xFUL << ADC\_CR2\_EXTSEL\_Pos)                 }}
\DoxyCodeLine{953 \textcolor{preprocessor}{\#define ADC\_CR2\_EXTSEL            ADC\_CR2\_EXTSEL\_Msk                           }}
\DoxyCodeLine{954 \textcolor{preprocessor}{\#define ADC\_CR2\_EXTSEL\_0          (0x1UL << ADC\_CR2\_EXTSEL\_Pos)                 }}
\DoxyCodeLine{955 \textcolor{preprocessor}{\#define ADC\_CR2\_EXTSEL\_1          (0x2UL << ADC\_CR2\_EXTSEL\_Pos)                 }}
\DoxyCodeLine{956 \textcolor{preprocessor}{\#define ADC\_CR2\_EXTSEL\_2          (0x4UL << ADC\_CR2\_EXTSEL\_Pos)                 }}
\DoxyCodeLine{957 \textcolor{preprocessor}{\#define ADC\_CR2\_EXTSEL\_3          (0x8UL << ADC\_CR2\_EXTSEL\_Pos)                 }}
\DoxyCodeLine{958 \textcolor{preprocessor}{\#define ADC\_CR2\_EXTEN\_Pos         (28U)                                        }}
\DoxyCodeLine{959 \textcolor{preprocessor}{\#define ADC\_CR2\_EXTEN\_Msk         (0x3UL << ADC\_CR2\_EXTEN\_Pos)                  }}
\DoxyCodeLine{960 \textcolor{preprocessor}{\#define ADC\_CR2\_EXTEN             ADC\_CR2\_EXTEN\_Msk                            }}
\DoxyCodeLine{961 \textcolor{preprocessor}{\#define ADC\_CR2\_EXTEN\_0           (0x1UL << ADC\_CR2\_EXTEN\_Pos)                  }}
\DoxyCodeLine{962 \textcolor{preprocessor}{\#define ADC\_CR2\_EXTEN\_1           (0x2UL << ADC\_CR2\_EXTEN\_Pos)                  }}
\DoxyCodeLine{963 \textcolor{preprocessor}{\#define ADC\_CR2\_SWSTART\_Pos       (30U)                                        }}
\DoxyCodeLine{964 \textcolor{preprocessor}{\#define ADC\_CR2\_SWSTART\_Msk       (0x1UL << ADC\_CR2\_SWSTART\_Pos)                }}
\DoxyCodeLine{965 \textcolor{preprocessor}{\#define ADC\_CR2\_SWSTART           ADC\_CR2\_SWSTART\_Msk                          }}
\DoxyCodeLine{967 \textcolor{comment}{/******************  Bit definition for ADC\_SMPR1 register  *******************/}}
\DoxyCodeLine{968 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP10\_Pos       (0U)                                         }}
\DoxyCodeLine{969 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP10\_Msk       (0x7UL << ADC\_SMPR1\_SMP10\_Pos)                }}
\DoxyCodeLine{970 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP10           ADC\_SMPR1\_SMP10\_Msk                          }}
\DoxyCodeLine{971 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP10\_0         (0x1UL << ADC\_SMPR1\_SMP10\_Pos)                }}
\DoxyCodeLine{972 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP10\_1         (0x2UL << ADC\_SMPR1\_SMP10\_Pos)                }}
\DoxyCodeLine{973 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP10\_2         (0x4UL << ADC\_SMPR1\_SMP10\_Pos)                }}
\DoxyCodeLine{974 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP11\_Pos       (3U)                                         }}
\DoxyCodeLine{975 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP11\_Msk       (0x7UL << ADC\_SMPR1\_SMP11\_Pos)                }}
\DoxyCodeLine{976 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP11           ADC\_SMPR1\_SMP11\_Msk                          }}
\DoxyCodeLine{977 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP11\_0         (0x1UL << ADC\_SMPR1\_SMP11\_Pos)                }}
\DoxyCodeLine{978 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP11\_1         (0x2UL << ADC\_SMPR1\_SMP11\_Pos)                }}
\DoxyCodeLine{979 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP11\_2         (0x4UL << ADC\_SMPR1\_SMP11\_Pos)                }}
\DoxyCodeLine{980 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP12\_Pos       (6U)                                         }}
\DoxyCodeLine{981 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP12\_Msk       (0x7UL << ADC\_SMPR1\_SMP12\_Pos)                }}
\DoxyCodeLine{982 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP12           ADC\_SMPR1\_SMP12\_Msk                          }}
\DoxyCodeLine{983 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP12\_0         (0x1UL << ADC\_SMPR1\_SMP12\_Pos)                }}
\DoxyCodeLine{984 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP12\_1         (0x2UL << ADC\_SMPR1\_SMP12\_Pos)                }}
\DoxyCodeLine{985 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP12\_2         (0x4UL << ADC\_SMPR1\_SMP12\_Pos)                }}
\DoxyCodeLine{986 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP13\_Pos       (9U)                                         }}
\DoxyCodeLine{987 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP13\_Msk       (0x7UL << ADC\_SMPR1\_SMP13\_Pos)                }}
\DoxyCodeLine{988 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP13           ADC\_SMPR1\_SMP13\_Msk                          }}
\DoxyCodeLine{989 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP13\_0         (0x1UL << ADC\_SMPR1\_SMP13\_Pos)                }}
\DoxyCodeLine{990 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP13\_1         (0x2UL << ADC\_SMPR1\_SMP13\_Pos)                }}
\DoxyCodeLine{991 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP13\_2         (0x4UL << ADC\_SMPR1\_SMP13\_Pos)                }}
\DoxyCodeLine{992 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP14\_Pos       (12U)                                        }}
\DoxyCodeLine{993 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP14\_Msk       (0x7UL << ADC\_SMPR1\_SMP14\_Pos)                }}
\DoxyCodeLine{994 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP14           ADC\_SMPR1\_SMP14\_Msk                          }}
\DoxyCodeLine{995 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP14\_0         (0x1UL << ADC\_SMPR1\_SMP14\_Pos)                }}
\DoxyCodeLine{996 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP14\_1         (0x2UL << ADC\_SMPR1\_SMP14\_Pos)                }}
\DoxyCodeLine{997 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP14\_2         (0x4UL << ADC\_SMPR1\_SMP14\_Pos)                }}
\DoxyCodeLine{998 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP15\_Pos       (15U)                                        }}
\DoxyCodeLine{999 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP15\_Msk       (0x7UL << ADC\_SMPR1\_SMP15\_Pos)                }}
\DoxyCodeLine{1000 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP15           ADC\_SMPR1\_SMP15\_Msk                          }}
\DoxyCodeLine{1001 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP15\_0         (0x1UL << ADC\_SMPR1\_SMP15\_Pos)                }}
\DoxyCodeLine{1002 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP15\_1         (0x2UL << ADC\_SMPR1\_SMP15\_Pos)                }}
\DoxyCodeLine{1003 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP15\_2         (0x4UL << ADC\_SMPR1\_SMP15\_Pos)                }}
\DoxyCodeLine{1004 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP16\_Pos       (18U)                                        }}
\DoxyCodeLine{1005 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP16\_Msk       (0x7UL << ADC\_SMPR1\_SMP16\_Pos)                }}
\DoxyCodeLine{1006 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP16           ADC\_SMPR1\_SMP16\_Msk                          }}
\DoxyCodeLine{1007 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP16\_0         (0x1UL << ADC\_SMPR1\_SMP16\_Pos)                }}
\DoxyCodeLine{1008 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP16\_1         (0x2UL << ADC\_SMPR1\_SMP16\_Pos)                }}
\DoxyCodeLine{1009 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP16\_2         (0x4UL << ADC\_SMPR1\_SMP16\_Pos)                }}
\DoxyCodeLine{1010 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP17\_Pos       (21U)                                        }}
\DoxyCodeLine{1011 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP17\_Msk       (0x7UL << ADC\_SMPR1\_SMP17\_Pos)                }}
\DoxyCodeLine{1012 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP17           ADC\_SMPR1\_SMP17\_Msk                          }}
\DoxyCodeLine{1013 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP17\_0         (0x1UL << ADC\_SMPR1\_SMP17\_Pos)                }}
\DoxyCodeLine{1014 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP17\_1         (0x2UL << ADC\_SMPR1\_SMP17\_Pos)                }}
\DoxyCodeLine{1015 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP17\_2         (0x4UL << ADC\_SMPR1\_SMP17\_Pos)                }}
\DoxyCodeLine{1016 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP18\_Pos       (24U)                                        }}
\DoxyCodeLine{1017 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP18\_Msk       (0x7UL << ADC\_SMPR1\_SMP18\_Pos)                }}
\DoxyCodeLine{1018 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP18           ADC\_SMPR1\_SMP18\_Msk                          }}
\DoxyCodeLine{1019 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP18\_0         (0x1UL << ADC\_SMPR1\_SMP18\_Pos)                }}
\DoxyCodeLine{1020 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP18\_1         (0x2UL << ADC\_SMPR1\_SMP18\_Pos)                }}
\DoxyCodeLine{1021 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP18\_2         (0x4UL << ADC\_SMPR1\_SMP18\_Pos)                }}
\DoxyCodeLine{1023 \textcolor{comment}{/******************  Bit definition for ADC\_SMPR2 register  *******************/}}
\DoxyCodeLine{1024 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP0\_Pos        (0U)                                         }}
\DoxyCodeLine{1025 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP0\_Msk        (0x7UL << ADC\_SMPR2\_SMP0\_Pos)                 }}
\DoxyCodeLine{1026 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP0            ADC\_SMPR2\_SMP0\_Msk                           }}
\DoxyCodeLine{1027 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP0\_0          (0x1UL << ADC\_SMPR2\_SMP0\_Pos)                 }}
\DoxyCodeLine{1028 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP0\_1          (0x2UL << ADC\_SMPR2\_SMP0\_Pos)                 }}
\DoxyCodeLine{1029 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP0\_2          (0x4UL << ADC\_SMPR2\_SMP0\_Pos)                 }}
\DoxyCodeLine{1030 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP1\_Pos        (3U)                                         }}
\DoxyCodeLine{1031 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP1\_Msk        (0x7UL << ADC\_SMPR2\_SMP1\_Pos)                 }}
\DoxyCodeLine{1032 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP1            ADC\_SMPR2\_SMP1\_Msk                           }}
\DoxyCodeLine{1033 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP1\_0          (0x1UL << ADC\_SMPR2\_SMP1\_Pos)                 }}
\DoxyCodeLine{1034 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP1\_1          (0x2UL << ADC\_SMPR2\_SMP1\_Pos)                 }}
\DoxyCodeLine{1035 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP1\_2          (0x4UL << ADC\_SMPR2\_SMP1\_Pos)                 }}
\DoxyCodeLine{1036 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP2\_Pos        (6U)                                         }}
\DoxyCodeLine{1037 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP2\_Msk        (0x7UL << ADC\_SMPR2\_SMP2\_Pos)                 }}
\DoxyCodeLine{1038 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP2            ADC\_SMPR2\_SMP2\_Msk                           }}
\DoxyCodeLine{1039 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP2\_0          (0x1UL << ADC\_SMPR2\_SMP2\_Pos)                 }}
\DoxyCodeLine{1040 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP2\_1          (0x2UL << ADC\_SMPR2\_SMP2\_Pos)                 }}
\DoxyCodeLine{1041 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP2\_2          (0x4UL << ADC\_SMPR2\_SMP2\_Pos)                 }}
\DoxyCodeLine{1042 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP3\_Pos        (9U)                                         }}
\DoxyCodeLine{1043 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP3\_Msk        (0x7UL << ADC\_SMPR2\_SMP3\_Pos)                 }}
\DoxyCodeLine{1044 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP3            ADC\_SMPR2\_SMP3\_Msk                           }}
\DoxyCodeLine{1045 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP3\_0          (0x1UL << ADC\_SMPR2\_SMP3\_Pos)                 }}
\DoxyCodeLine{1046 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP3\_1          (0x2UL << ADC\_SMPR2\_SMP3\_Pos)                 }}
\DoxyCodeLine{1047 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP3\_2          (0x4UL << ADC\_SMPR2\_SMP3\_Pos)                 }}
\DoxyCodeLine{1048 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP4\_Pos        (12U)                                        }}
\DoxyCodeLine{1049 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP4\_Msk        (0x7UL << ADC\_SMPR2\_SMP4\_Pos)                 }}
\DoxyCodeLine{1050 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP4            ADC\_SMPR2\_SMP4\_Msk                           }}
\DoxyCodeLine{1051 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP4\_0          (0x1UL << ADC\_SMPR2\_SMP4\_Pos)                 }}
\DoxyCodeLine{1052 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP4\_1          (0x2UL << ADC\_SMPR2\_SMP4\_Pos)                 }}
\DoxyCodeLine{1053 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP4\_2          (0x4UL << ADC\_SMPR2\_SMP4\_Pos)                 }}
\DoxyCodeLine{1054 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP5\_Pos        (15U)                                        }}
\DoxyCodeLine{1055 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP5\_Msk        (0x7UL << ADC\_SMPR2\_SMP5\_Pos)                 }}
\DoxyCodeLine{1056 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP5            ADC\_SMPR2\_SMP5\_Msk                           }}
\DoxyCodeLine{1057 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP5\_0          (0x1UL << ADC\_SMPR2\_SMP5\_Pos)                 }}
\DoxyCodeLine{1058 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP5\_1          (0x2UL << ADC\_SMPR2\_SMP5\_Pos)                 }}
\DoxyCodeLine{1059 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP5\_2          (0x4UL << ADC\_SMPR2\_SMP5\_Pos)                 }}
\DoxyCodeLine{1060 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP6\_Pos        (18U)                                        }}
\DoxyCodeLine{1061 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP6\_Msk        (0x7UL << ADC\_SMPR2\_SMP6\_Pos)                 }}
\DoxyCodeLine{1062 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP6            ADC\_SMPR2\_SMP6\_Msk                           }}
\DoxyCodeLine{1063 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP6\_0          (0x1UL << ADC\_SMPR2\_SMP6\_Pos)                 }}
\DoxyCodeLine{1064 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP6\_1          (0x2UL << ADC\_SMPR2\_SMP6\_Pos)                 }}
\DoxyCodeLine{1065 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP6\_2          (0x4UL << ADC\_SMPR2\_SMP6\_Pos)                 }}
\DoxyCodeLine{1066 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP7\_Pos        (21U)                                        }}
\DoxyCodeLine{1067 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP7\_Msk        (0x7UL << ADC\_SMPR2\_SMP7\_Pos)                 }}
\DoxyCodeLine{1068 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP7            ADC\_SMPR2\_SMP7\_Msk                           }}
\DoxyCodeLine{1069 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP7\_0          (0x1UL << ADC\_SMPR2\_SMP7\_Pos)                 }}
\DoxyCodeLine{1070 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP7\_1          (0x2UL << ADC\_SMPR2\_SMP7\_Pos)                 }}
\DoxyCodeLine{1071 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP7\_2          (0x4UL << ADC\_SMPR2\_SMP7\_Pos)                 }}
\DoxyCodeLine{1072 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP8\_Pos        (24U)                                        }}
\DoxyCodeLine{1073 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP8\_Msk        (0x7UL << ADC\_SMPR2\_SMP8\_Pos)                 }}
\DoxyCodeLine{1074 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP8            ADC\_SMPR2\_SMP8\_Msk                           }}
\DoxyCodeLine{1075 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP8\_0          (0x1UL << ADC\_SMPR2\_SMP8\_Pos)                 }}
\DoxyCodeLine{1076 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP8\_1          (0x2UL << ADC\_SMPR2\_SMP8\_Pos)                 }}
\DoxyCodeLine{1077 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP8\_2          (0x4UL << ADC\_SMPR2\_SMP8\_Pos)                 }}
\DoxyCodeLine{1078 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP9\_Pos        (27U)                                        }}
\DoxyCodeLine{1079 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP9\_Msk        (0x7UL << ADC\_SMPR2\_SMP9\_Pos)                 }}
\DoxyCodeLine{1080 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP9            ADC\_SMPR2\_SMP9\_Msk                           }}
\DoxyCodeLine{1081 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP9\_0          (0x1UL << ADC\_SMPR2\_SMP9\_Pos)                 }}
\DoxyCodeLine{1082 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP9\_1          (0x2UL << ADC\_SMPR2\_SMP9\_Pos)                 }}
\DoxyCodeLine{1083 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP9\_2          (0x4UL << ADC\_SMPR2\_SMP9\_Pos)                 }}
\DoxyCodeLine{1085 \textcolor{comment}{/******************  Bit definition for ADC\_JOFR1 register  *******************/}}
\DoxyCodeLine{1086 \textcolor{preprocessor}{\#define ADC\_JOFR1\_JOFFSET1\_Pos    (0U)                                         }}
\DoxyCodeLine{1087 \textcolor{preprocessor}{\#define ADC\_JOFR1\_JOFFSET1\_Msk    (0xFFFUL << ADC\_JOFR1\_JOFFSET1\_Pos)           }}
\DoxyCodeLine{1088 \textcolor{preprocessor}{\#define ADC\_JOFR1\_JOFFSET1        ADC\_JOFR1\_JOFFSET1\_Msk                       }}
\DoxyCodeLine{1090 \textcolor{comment}{/******************  Bit definition for ADC\_JOFR2 register  *******************/}}
\DoxyCodeLine{1091 \textcolor{preprocessor}{\#define ADC\_JOFR2\_JOFFSET2\_Pos    (0U)                                         }}
\DoxyCodeLine{1092 \textcolor{preprocessor}{\#define ADC\_JOFR2\_JOFFSET2\_Msk    (0xFFFUL << ADC\_JOFR2\_JOFFSET2\_Pos)           }}
\DoxyCodeLine{1093 \textcolor{preprocessor}{\#define ADC\_JOFR2\_JOFFSET2        ADC\_JOFR2\_JOFFSET2\_Msk                       }}
\DoxyCodeLine{1095 \textcolor{comment}{/******************  Bit definition for ADC\_JOFR3 register  *******************/}}
\DoxyCodeLine{1096 \textcolor{preprocessor}{\#define ADC\_JOFR3\_JOFFSET3\_Pos    (0U)                                         }}
\DoxyCodeLine{1097 \textcolor{preprocessor}{\#define ADC\_JOFR3\_JOFFSET3\_Msk    (0xFFFUL << ADC\_JOFR3\_JOFFSET3\_Pos)           }}
\DoxyCodeLine{1098 \textcolor{preprocessor}{\#define ADC\_JOFR3\_JOFFSET3        ADC\_JOFR3\_JOFFSET3\_Msk                       }}
\DoxyCodeLine{1100 \textcolor{comment}{/******************  Bit definition for ADC\_JOFR4 register  *******************/}}
\DoxyCodeLine{1101 \textcolor{preprocessor}{\#define ADC\_JOFR4\_JOFFSET4\_Pos    (0U)                                         }}
\DoxyCodeLine{1102 \textcolor{preprocessor}{\#define ADC\_JOFR4\_JOFFSET4\_Msk    (0xFFFUL << ADC\_JOFR4\_JOFFSET4\_Pos)           }}
\DoxyCodeLine{1103 \textcolor{preprocessor}{\#define ADC\_JOFR4\_JOFFSET4        ADC\_JOFR4\_JOFFSET4\_Msk                       }}
\DoxyCodeLine{1105 \textcolor{comment}{/*******************  Bit definition for ADC\_HTR register  ********************/}}
\DoxyCodeLine{1106 \textcolor{preprocessor}{\#define ADC\_HTR\_HT\_Pos            (0U)                                         }}
\DoxyCodeLine{1107 \textcolor{preprocessor}{\#define ADC\_HTR\_HT\_Msk            (0xFFFUL << ADC\_HTR\_HT\_Pos)                   }}
\DoxyCodeLine{1108 \textcolor{preprocessor}{\#define ADC\_HTR\_HT                ADC\_HTR\_HT\_Msk                               }}
\DoxyCodeLine{1110 \textcolor{comment}{/*******************  Bit definition for ADC\_LTR register  ********************/}}
\DoxyCodeLine{1111 \textcolor{preprocessor}{\#define ADC\_LTR\_LT\_Pos            (0U)                                         }}
\DoxyCodeLine{1112 \textcolor{preprocessor}{\#define ADC\_LTR\_LT\_Msk            (0xFFFUL << ADC\_LTR\_LT\_Pos)                   }}
\DoxyCodeLine{1113 \textcolor{preprocessor}{\#define ADC\_LTR\_LT                ADC\_LTR\_LT\_Msk                               }}
\DoxyCodeLine{1115 \textcolor{comment}{/*******************  Bit definition for ADC\_SQR1 register  *******************/}}
\DoxyCodeLine{1116 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ13\_Pos         (0U)                                         }}
\DoxyCodeLine{1117 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ13\_Msk         (0x1FUL << ADC\_SQR1\_SQ13\_Pos)                 }}
\DoxyCodeLine{1118 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ13             ADC\_SQR1\_SQ13\_Msk                            }}
\DoxyCodeLine{1119 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ13\_0           (0x01UL << ADC\_SQR1\_SQ13\_Pos)                 }}
\DoxyCodeLine{1120 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ13\_1           (0x02UL << ADC\_SQR1\_SQ13\_Pos)                 }}
\DoxyCodeLine{1121 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ13\_2           (0x04UL << ADC\_SQR1\_SQ13\_Pos)                 }}
\DoxyCodeLine{1122 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ13\_3           (0x08UL << ADC\_SQR1\_SQ13\_Pos)                 }}
\DoxyCodeLine{1123 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ13\_4           (0x10UL << ADC\_SQR1\_SQ13\_Pos)                 }}
\DoxyCodeLine{1124 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ14\_Pos         (5U)                                         }}
\DoxyCodeLine{1125 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ14\_Msk         (0x1FUL << ADC\_SQR1\_SQ14\_Pos)                 }}
\DoxyCodeLine{1126 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ14             ADC\_SQR1\_SQ14\_Msk                            }}
\DoxyCodeLine{1127 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ14\_0           (0x01UL << ADC\_SQR1\_SQ14\_Pos)                 }}
\DoxyCodeLine{1128 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ14\_1           (0x02UL << ADC\_SQR1\_SQ14\_Pos)                 }}
\DoxyCodeLine{1129 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ14\_2           (0x04UL << ADC\_SQR1\_SQ14\_Pos)                 }}
\DoxyCodeLine{1130 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ14\_3           (0x08UL << ADC\_SQR1\_SQ14\_Pos)                 }}
\DoxyCodeLine{1131 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ14\_4           (0x10UL << ADC\_SQR1\_SQ14\_Pos)                 }}
\DoxyCodeLine{1132 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ15\_Pos         (10U)                                        }}
\DoxyCodeLine{1133 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ15\_Msk         (0x1FUL << ADC\_SQR1\_SQ15\_Pos)                 }}
\DoxyCodeLine{1134 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ15             ADC\_SQR1\_SQ15\_Msk                            }}
\DoxyCodeLine{1135 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ15\_0           (0x01UL << ADC\_SQR1\_SQ15\_Pos)                 }}
\DoxyCodeLine{1136 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ15\_1           (0x02UL << ADC\_SQR1\_SQ15\_Pos)                 }}
\DoxyCodeLine{1137 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ15\_2           (0x04UL << ADC\_SQR1\_SQ15\_Pos)                 }}
\DoxyCodeLine{1138 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ15\_3           (0x08UL << ADC\_SQR1\_SQ15\_Pos)                 }}
\DoxyCodeLine{1139 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ15\_4           (0x10UL << ADC\_SQR1\_SQ15\_Pos)                 }}
\DoxyCodeLine{1140 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ16\_Pos         (15U)                                        }}
\DoxyCodeLine{1141 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ16\_Msk         (0x1FUL << ADC\_SQR1\_SQ16\_Pos)                 }}
\DoxyCodeLine{1142 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ16             ADC\_SQR1\_SQ16\_Msk                            }}
\DoxyCodeLine{1143 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ16\_0           (0x01UL << ADC\_SQR1\_SQ16\_Pos)                 }}
\DoxyCodeLine{1144 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ16\_1           (0x02UL << ADC\_SQR1\_SQ16\_Pos)                 }}
\DoxyCodeLine{1145 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ16\_2           (0x04UL << ADC\_SQR1\_SQ16\_Pos)                 }}
\DoxyCodeLine{1146 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ16\_3           (0x08UL << ADC\_SQR1\_SQ16\_Pos)                 }}
\DoxyCodeLine{1147 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ16\_4           (0x10UL << ADC\_SQR1\_SQ16\_Pos)                 }}
\DoxyCodeLine{1148 \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_Pos            (20U)                                        }}
\DoxyCodeLine{1149 \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_Msk            (0xFUL << ADC\_SQR1\_L\_Pos)                     }}
\DoxyCodeLine{1150 \textcolor{preprocessor}{\#define ADC\_SQR1\_L                ADC\_SQR1\_L\_Msk                               }}
\DoxyCodeLine{1151 \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_0              (0x1UL << ADC\_SQR1\_L\_Pos)                     }}
\DoxyCodeLine{1152 \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_1              (0x2UL << ADC\_SQR1\_L\_Pos)                     }}
\DoxyCodeLine{1153 \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_2              (0x4UL << ADC\_SQR1\_L\_Pos)                     }}
\DoxyCodeLine{1154 \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_3              (0x8UL << ADC\_SQR1\_L\_Pos)                     }}
\DoxyCodeLine{1156 \textcolor{comment}{/*******************  Bit definition for ADC\_SQR2 register  *******************/}}
\DoxyCodeLine{1157 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_Pos          (0U)                                         }}
\DoxyCodeLine{1158 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_Msk          (0x1FUL << ADC\_SQR2\_SQ7\_Pos)                  }}
\DoxyCodeLine{1159 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7              ADC\_SQR2\_SQ7\_Msk                             }}
\DoxyCodeLine{1160 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_0            (0x01UL << ADC\_SQR2\_SQ7\_Pos)                  }}
\DoxyCodeLine{1161 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_1            (0x02UL << ADC\_SQR2\_SQ7\_Pos)                  }}
\DoxyCodeLine{1162 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_2            (0x04UL << ADC\_SQR2\_SQ7\_Pos)                  }}
\DoxyCodeLine{1163 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_3            (0x08UL << ADC\_SQR2\_SQ7\_Pos)                  }}
\DoxyCodeLine{1164 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_4            (0x10UL << ADC\_SQR2\_SQ7\_Pos)                  }}
\DoxyCodeLine{1165 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_Pos          (5U)                                         }}
\DoxyCodeLine{1166 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_Msk          (0x1FUL << ADC\_SQR2\_SQ8\_Pos)                  }}
\DoxyCodeLine{1167 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8              ADC\_SQR2\_SQ8\_Msk                             }}
\DoxyCodeLine{1168 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_0            (0x01UL << ADC\_SQR2\_SQ8\_Pos)                  }}
\DoxyCodeLine{1169 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_1            (0x02UL << ADC\_SQR2\_SQ8\_Pos)                  }}
\DoxyCodeLine{1170 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_2            (0x04UL << ADC\_SQR2\_SQ8\_Pos)                  }}
\DoxyCodeLine{1171 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_3            (0x08UL << ADC\_SQR2\_SQ8\_Pos)                  }}
\DoxyCodeLine{1172 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_4            (0x10UL << ADC\_SQR2\_SQ8\_Pos)                  }}
\DoxyCodeLine{1173 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_Pos          (10U)                                        }}
\DoxyCodeLine{1174 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_Msk          (0x1FUL << ADC\_SQR2\_SQ9\_Pos)                  }}
\DoxyCodeLine{1175 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9              ADC\_SQR2\_SQ9\_Msk                             }}
\DoxyCodeLine{1176 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_0            (0x01UL << ADC\_SQR2\_SQ9\_Pos)                  }}
\DoxyCodeLine{1177 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_1            (0x02UL << ADC\_SQR2\_SQ9\_Pos)                  }}
\DoxyCodeLine{1178 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_2            (0x04UL << ADC\_SQR2\_SQ9\_Pos)                  }}
\DoxyCodeLine{1179 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_3            (0x08UL << ADC\_SQR2\_SQ9\_Pos)                  }}
\DoxyCodeLine{1180 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_4            (0x10UL << ADC\_SQR2\_SQ9\_Pos)                  }}
\DoxyCodeLine{1181 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ10\_Pos         (15U)                                        }}
\DoxyCodeLine{1182 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ10\_Msk         (0x1FUL << ADC\_SQR2\_SQ10\_Pos)                 }}
\DoxyCodeLine{1183 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ10             ADC\_SQR2\_SQ10\_Msk                            }}
\DoxyCodeLine{1184 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ10\_0           (0x01UL << ADC\_SQR2\_SQ10\_Pos)                 }}
\DoxyCodeLine{1185 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ10\_1           (0x02UL << ADC\_SQR2\_SQ10\_Pos)                 }}
\DoxyCodeLine{1186 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ10\_2           (0x04UL << ADC\_SQR2\_SQ10\_Pos)                 }}
\DoxyCodeLine{1187 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ10\_3           (0x08UL << ADC\_SQR2\_SQ10\_Pos)                 }}
\DoxyCodeLine{1188 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ10\_4           (0x10UL << ADC\_SQR2\_SQ10\_Pos)                 }}
\DoxyCodeLine{1189 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ11\_Pos         (20U)                                        }}
\DoxyCodeLine{1190 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ11\_Msk         (0x1FUL << ADC\_SQR2\_SQ11\_Pos)                 }}
\DoxyCodeLine{1191 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ11             ADC\_SQR2\_SQ11\_Msk                            }}
\DoxyCodeLine{1192 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ11\_0           (0x01UL << ADC\_SQR2\_SQ11\_Pos)                 }}
\DoxyCodeLine{1193 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ11\_1           (0x02UL << ADC\_SQR2\_SQ11\_Pos)                 }}
\DoxyCodeLine{1194 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ11\_2           (0x04UL << ADC\_SQR2\_SQ11\_Pos)                 }}
\DoxyCodeLine{1195 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ11\_3           (0x08UL << ADC\_SQR2\_SQ11\_Pos)                 }}
\DoxyCodeLine{1196 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ11\_4           (0x10UL << ADC\_SQR2\_SQ11\_Pos)                 }}
\DoxyCodeLine{1197 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ12\_Pos         (25U)                                        }}
\DoxyCodeLine{1198 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ12\_Msk         (0x1FUL << ADC\_SQR2\_SQ12\_Pos)                 }}
\DoxyCodeLine{1199 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ12             ADC\_SQR2\_SQ12\_Msk                            }}
\DoxyCodeLine{1200 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ12\_0           (0x01UL << ADC\_SQR2\_SQ12\_Pos)                 }}
\DoxyCodeLine{1201 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ12\_1           (0x02UL << ADC\_SQR2\_SQ12\_Pos)                 }}
\DoxyCodeLine{1202 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ12\_2           (0x04UL << ADC\_SQR2\_SQ12\_Pos)                 }}
\DoxyCodeLine{1203 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ12\_3           (0x08UL << ADC\_SQR2\_SQ12\_Pos)                 }}
\DoxyCodeLine{1204 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ12\_4           (0x10UL << ADC\_SQR2\_SQ12\_Pos)                 }}
\DoxyCodeLine{1206 \textcolor{comment}{/*******************  Bit definition for ADC\_SQR3 register  *******************/}}
\DoxyCodeLine{1207 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ1\_Pos          (0U)                                         }}
\DoxyCodeLine{1208 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ1\_Msk          (0x1FUL << ADC\_SQR3\_SQ1\_Pos)                  }}
\DoxyCodeLine{1209 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ1              ADC\_SQR3\_SQ1\_Msk                             }}
\DoxyCodeLine{1210 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ1\_0            (0x01UL << ADC\_SQR3\_SQ1\_Pos)                  }}
\DoxyCodeLine{1211 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ1\_1            (0x02UL << ADC\_SQR3\_SQ1\_Pos)                  }}
\DoxyCodeLine{1212 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ1\_2            (0x04UL << ADC\_SQR3\_SQ1\_Pos)                  }}
\DoxyCodeLine{1213 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ1\_3            (0x08UL << ADC\_SQR3\_SQ1\_Pos)                  }}
\DoxyCodeLine{1214 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ1\_4            (0x10UL << ADC\_SQR3\_SQ1\_Pos)                  }}
\DoxyCodeLine{1215 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ2\_Pos          (5U)                                         }}
\DoxyCodeLine{1216 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ2\_Msk          (0x1FUL << ADC\_SQR3\_SQ2\_Pos)                  }}
\DoxyCodeLine{1217 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ2              ADC\_SQR3\_SQ2\_Msk                             }}
\DoxyCodeLine{1218 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ2\_0            (0x01UL << ADC\_SQR3\_SQ2\_Pos)                  }}
\DoxyCodeLine{1219 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ2\_1            (0x02UL << ADC\_SQR3\_SQ2\_Pos)                  }}
\DoxyCodeLine{1220 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ2\_2            (0x04UL << ADC\_SQR3\_SQ2\_Pos)                  }}
\DoxyCodeLine{1221 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ2\_3            (0x08UL << ADC\_SQR3\_SQ2\_Pos)                  }}
\DoxyCodeLine{1222 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ2\_4            (0x10UL << ADC\_SQR3\_SQ2\_Pos)                  }}
\DoxyCodeLine{1223 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ3\_Pos          (10U)                                        }}
\DoxyCodeLine{1224 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ3\_Msk          (0x1FUL << ADC\_SQR3\_SQ3\_Pos)                  }}
\DoxyCodeLine{1225 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ3              ADC\_SQR3\_SQ3\_Msk                             }}
\DoxyCodeLine{1226 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ3\_0            (0x01UL << ADC\_SQR3\_SQ3\_Pos)                  }}
\DoxyCodeLine{1227 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ3\_1            (0x02UL << ADC\_SQR3\_SQ3\_Pos)                  }}
\DoxyCodeLine{1228 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ3\_2            (0x04UL << ADC\_SQR3\_SQ3\_Pos)                  }}
\DoxyCodeLine{1229 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ3\_3            (0x08UL << ADC\_SQR3\_SQ3\_Pos)                  }}
\DoxyCodeLine{1230 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ3\_4            (0x10UL << ADC\_SQR3\_SQ3\_Pos)                  }}
\DoxyCodeLine{1231 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ4\_Pos          (15U)                                        }}
\DoxyCodeLine{1232 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ4\_Msk          (0x1FUL << ADC\_SQR3\_SQ4\_Pos)                  }}
\DoxyCodeLine{1233 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ4              ADC\_SQR3\_SQ4\_Msk                             }}
\DoxyCodeLine{1234 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ4\_0            (0x01UL << ADC\_SQR3\_SQ4\_Pos)                  }}
\DoxyCodeLine{1235 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ4\_1            (0x02UL << ADC\_SQR3\_SQ4\_Pos)                  }}
\DoxyCodeLine{1236 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ4\_2            (0x04UL << ADC\_SQR3\_SQ4\_Pos)                  }}
\DoxyCodeLine{1237 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ4\_3            (0x08UL << ADC\_SQR3\_SQ4\_Pos)                  }}
\DoxyCodeLine{1238 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ4\_4            (0x10UL << ADC\_SQR3\_SQ4\_Pos)                  }}
\DoxyCodeLine{1239 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ5\_Pos          (20U)                                        }}
\DoxyCodeLine{1240 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ5\_Msk          (0x1FUL << ADC\_SQR3\_SQ5\_Pos)                  }}
\DoxyCodeLine{1241 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ5              ADC\_SQR3\_SQ5\_Msk                             }}
\DoxyCodeLine{1242 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ5\_0            (0x01UL << ADC\_SQR3\_SQ5\_Pos)                  }}
\DoxyCodeLine{1243 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ5\_1            (0x02UL << ADC\_SQR3\_SQ5\_Pos)                  }}
\DoxyCodeLine{1244 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ5\_2            (0x04UL << ADC\_SQR3\_SQ5\_Pos)                  }}
\DoxyCodeLine{1245 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ5\_3            (0x08UL << ADC\_SQR3\_SQ5\_Pos)                  }}
\DoxyCodeLine{1246 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ5\_4            (0x10UL << ADC\_SQR3\_SQ5\_Pos)                  }}
\DoxyCodeLine{1247 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ6\_Pos          (25U)                                        }}
\DoxyCodeLine{1248 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ6\_Msk          (0x1FUL << ADC\_SQR3\_SQ6\_Pos)                  }}
\DoxyCodeLine{1249 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ6              ADC\_SQR3\_SQ6\_Msk                             }}
\DoxyCodeLine{1250 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ6\_0            (0x01UL << ADC\_SQR3\_SQ6\_Pos)                  }}
\DoxyCodeLine{1251 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ6\_1            (0x02UL << ADC\_SQR3\_SQ6\_Pos)                  }}
\DoxyCodeLine{1252 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ6\_2            (0x04UL << ADC\_SQR3\_SQ6\_Pos)                  }}
\DoxyCodeLine{1253 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ6\_3            (0x08UL << ADC\_SQR3\_SQ6\_Pos)                  }}
\DoxyCodeLine{1254 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ6\_4            (0x10UL << ADC\_SQR3\_SQ6\_Pos)                  }}
\DoxyCodeLine{1256 \textcolor{comment}{/*******************  Bit definition for ADC\_JSQR register  *******************/}}
\DoxyCodeLine{1257 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_Pos         (0U)                                         }}
\DoxyCodeLine{1258 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_Msk         (0x1FUL << ADC\_JSQR\_JSQ1\_Pos)                 }}
\DoxyCodeLine{1259 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1             ADC\_JSQR\_JSQ1\_Msk                            }}
\DoxyCodeLine{1260 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_0           (0x01UL << ADC\_JSQR\_JSQ1\_Pos)                 }}
\DoxyCodeLine{1261 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_1           (0x02UL << ADC\_JSQR\_JSQ1\_Pos)                 }}
\DoxyCodeLine{1262 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_2           (0x04UL << ADC\_JSQR\_JSQ1\_Pos)                 }}
\DoxyCodeLine{1263 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_3           (0x08UL << ADC\_JSQR\_JSQ1\_Pos)                 }}
\DoxyCodeLine{1264 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_4           (0x10UL << ADC\_JSQR\_JSQ1\_Pos)                 }}
\DoxyCodeLine{1265 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_Pos         (5U)                                         }}
\DoxyCodeLine{1266 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_Msk         (0x1FUL << ADC\_JSQR\_JSQ2\_Pos)                 }}
\DoxyCodeLine{1267 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2             ADC\_JSQR\_JSQ2\_Msk                            }}
\DoxyCodeLine{1268 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_0           (0x01UL << ADC\_JSQR\_JSQ2\_Pos)                 }}
\DoxyCodeLine{1269 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_1           (0x02UL << ADC\_JSQR\_JSQ2\_Pos)                 }}
\DoxyCodeLine{1270 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_2           (0x04UL << ADC\_JSQR\_JSQ2\_Pos)                 }}
\DoxyCodeLine{1271 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_3           (0x08UL << ADC\_JSQR\_JSQ2\_Pos)                 }}
\DoxyCodeLine{1272 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_4           (0x10UL << ADC\_JSQR\_JSQ2\_Pos)                 }}
\DoxyCodeLine{1273 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_Pos         (10U)                                        }}
\DoxyCodeLine{1274 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_Msk         (0x1FUL << ADC\_JSQR\_JSQ3\_Pos)                 }}
\DoxyCodeLine{1275 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3             ADC\_JSQR\_JSQ3\_Msk                            }}
\DoxyCodeLine{1276 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_0           (0x01UL << ADC\_JSQR\_JSQ3\_Pos)                 }}
\DoxyCodeLine{1277 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_1           (0x02UL << ADC\_JSQR\_JSQ3\_Pos)                 }}
\DoxyCodeLine{1278 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_2           (0x04UL << ADC\_JSQR\_JSQ3\_Pos)                 }}
\DoxyCodeLine{1279 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_3           (0x08UL << ADC\_JSQR\_JSQ3\_Pos)                 }}
\DoxyCodeLine{1280 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_4           (0x10UL << ADC\_JSQR\_JSQ3\_Pos)                 }}
\DoxyCodeLine{1281 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_Pos         (15U)                                        }}
\DoxyCodeLine{1282 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_Msk         (0x1FUL << ADC\_JSQR\_JSQ4\_Pos)                 }}
\DoxyCodeLine{1283 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4             ADC\_JSQR\_JSQ4\_Msk                            }}
\DoxyCodeLine{1284 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_0           (0x01UL << ADC\_JSQR\_JSQ4\_Pos)                 }}
\DoxyCodeLine{1285 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_1           (0x02UL << ADC\_JSQR\_JSQ4\_Pos)                 }}
\DoxyCodeLine{1286 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_2           (0x04UL << ADC\_JSQR\_JSQ4\_Pos)                 }}
\DoxyCodeLine{1287 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_3           (0x08UL << ADC\_JSQR\_JSQ4\_Pos)                 }}
\DoxyCodeLine{1288 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_4           (0x10UL << ADC\_JSQR\_JSQ4\_Pos)                 }}
\DoxyCodeLine{1289 \textcolor{preprocessor}{\#define ADC\_JSQR\_JL\_Pos           (20U)                                        }}
\DoxyCodeLine{1290 \textcolor{preprocessor}{\#define ADC\_JSQR\_JL\_Msk           (0x3UL << ADC\_JSQR\_JL\_Pos)                    }}
\DoxyCodeLine{1291 \textcolor{preprocessor}{\#define ADC\_JSQR\_JL               ADC\_JSQR\_JL\_Msk                              }}
\DoxyCodeLine{1292 \textcolor{preprocessor}{\#define ADC\_JSQR\_JL\_0             (0x1UL << ADC\_JSQR\_JL\_Pos)                    }}
\DoxyCodeLine{1293 \textcolor{preprocessor}{\#define ADC\_JSQR\_JL\_1             (0x2UL << ADC\_JSQR\_JL\_Pos)                    }}
\DoxyCodeLine{1295 \textcolor{comment}{/*******************  Bit definition for ADC\_JDR1 register  *******************/}}
\DoxyCodeLine{1296 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_Pos        (0U)                                         }}
\DoxyCodeLine{1297 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_Msk        (0xFFFFUL << ADC\_JDR1\_JDATA\_Pos)              }}
\DoxyCodeLine{1298 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA            ADC\_JDR1\_JDATA\_Msk                           }}
\DoxyCodeLine{1300 \textcolor{comment}{/*******************  Bit definition for ADC\_JDR2 register  *******************/}}
\DoxyCodeLine{1301 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_Pos        (0U)                                         }}
\DoxyCodeLine{1302 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_Msk        (0xFFFFUL << ADC\_JDR2\_JDATA\_Pos)              }}
\DoxyCodeLine{1303 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA            ADC\_JDR2\_JDATA\_Msk                           }}
\DoxyCodeLine{1305 \textcolor{comment}{/*******************  Bit definition for ADC\_JDR3 register  *******************/}}
\DoxyCodeLine{1306 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_Pos        (0U)                                         }}
\DoxyCodeLine{1307 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_Msk        (0xFFFFUL << ADC\_JDR3\_JDATA\_Pos)              }}
\DoxyCodeLine{1308 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA            ADC\_JDR3\_JDATA\_Msk                           }}
\DoxyCodeLine{1310 \textcolor{comment}{/*******************  Bit definition for ADC\_JDR4 register  *******************/}}
\DoxyCodeLine{1311 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_Pos        (0U)                                         }}
\DoxyCodeLine{1312 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_Msk        (0xFFFFUL << ADC\_JDR4\_JDATA\_Pos)              }}
\DoxyCodeLine{1313 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA            ADC\_JDR4\_JDATA\_Msk                           }}
\DoxyCodeLine{1315 \textcolor{comment}{/********************  Bit definition for ADC\_DR register  ********************/}}
\DoxyCodeLine{1316 \textcolor{preprocessor}{\#define ADC\_DR\_DATA\_Pos           (0U)                                         }}
\DoxyCodeLine{1317 \textcolor{preprocessor}{\#define ADC\_DR\_DATA\_Msk           (0xFFFFUL << ADC\_DR\_DATA\_Pos)                 }}
\DoxyCodeLine{1318 \textcolor{preprocessor}{\#define ADC\_DR\_DATA               ADC\_DR\_DATA\_Msk                              }}
\DoxyCodeLine{1319 \textcolor{preprocessor}{\#define ADC\_DR\_ADC2DATA\_Pos       (16U)                                        }}
\DoxyCodeLine{1320 \textcolor{preprocessor}{\#define ADC\_DR\_ADC2DATA\_Msk       (0xFFFFUL << ADC\_DR\_ADC2DATA\_Pos)             }}
\DoxyCodeLine{1321 \textcolor{preprocessor}{\#define ADC\_DR\_ADC2DATA           ADC\_DR\_ADC2DATA\_Msk                          }}
\DoxyCodeLine{1323 \textcolor{comment}{/*******************  Bit definition for ADC\_CSR register  ********************/}}
\DoxyCodeLine{1324 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD1\_Pos          (0U)                                         }}
\DoxyCodeLine{1325 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD1\_Msk          (0x1UL << ADC\_CSR\_AWD1\_Pos)                   }}
\DoxyCodeLine{1326 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD1              ADC\_CSR\_AWD1\_Msk                             }}
\DoxyCodeLine{1327 \textcolor{preprocessor}{\#define ADC\_CSR\_EOC1\_Pos          (1U)                                         }}
\DoxyCodeLine{1328 \textcolor{preprocessor}{\#define ADC\_CSR\_EOC1\_Msk          (0x1UL << ADC\_CSR\_EOC1\_Pos)                   }}
\DoxyCodeLine{1329 \textcolor{preprocessor}{\#define ADC\_CSR\_EOC1              ADC\_CSR\_EOC1\_Msk                             }}
\DoxyCodeLine{1330 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC1\_Pos         (2U)                                         }}
\DoxyCodeLine{1331 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC1\_Msk         (0x1UL << ADC\_CSR\_JEOC1\_Pos)                  }}
\DoxyCodeLine{1332 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC1             ADC\_CSR\_JEOC1\_Msk                            }}
\DoxyCodeLine{1333 \textcolor{preprocessor}{\#define ADC\_CSR\_JSTRT1\_Pos        (3U)                                         }}
\DoxyCodeLine{1334 \textcolor{preprocessor}{\#define ADC\_CSR\_JSTRT1\_Msk        (0x1UL << ADC\_CSR\_JSTRT1\_Pos)                 }}
\DoxyCodeLine{1335 \textcolor{preprocessor}{\#define ADC\_CSR\_JSTRT1            ADC\_CSR\_JSTRT1\_Msk                           }}
\DoxyCodeLine{1336 \textcolor{preprocessor}{\#define ADC\_CSR\_STRT1\_Pos         (4U)                                         }}
\DoxyCodeLine{1337 \textcolor{preprocessor}{\#define ADC\_CSR\_STRT1\_Msk         (0x1UL << ADC\_CSR\_STRT1\_Pos)                  }}
\DoxyCodeLine{1338 \textcolor{preprocessor}{\#define ADC\_CSR\_STRT1             ADC\_CSR\_STRT1\_Msk                            }}
\DoxyCodeLine{1339 \textcolor{preprocessor}{\#define ADC\_CSR\_OVR1\_Pos          (5U)                                         }}
\DoxyCodeLine{1340 \textcolor{preprocessor}{\#define ADC\_CSR\_OVR1\_Msk          (0x1UL << ADC\_CSR\_OVR1\_Pos)                   }}
\DoxyCodeLine{1341 \textcolor{preprocessor}{\#define ADC\_CSR\_OVR1              ADC\_CSR\_OVR1\_Msk                             }}
\DoxyCodeLine{1343 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{1344 \textcolor{preprocessor}{\#define  ADC\_CSR\_DOVR1                        ADC\_CSR\_OVR1}}
\DoxyCodeLine{1345 }
\DoxyCodeLine{1346 \textcolor{comment}{/*******************  Bit definition for ADC\_CCR register  ********************/}}
\DoxyCodeLine{1347 \textcolor{preprocessor}{\#define ADC\_CCR\_MULTI\_Pos         (0U)                                         }}
\DoxyCodeLine{1348 \textcolor{preprocessor}{\#define ADC\_CCR\_MULTI\_Msk         (0x1FUL << ADC\_CCR\_MULTI\_Pos)                 }}
\DoxyCodeLine{1349 \textcolor{preprocessor}{\#define ADC\_CCR\_MULTI             ADC\_CCR\_MULTI\_Msk                            }}
\DoxyCodeLine{1350 \textcolor{preprocessor}{\#define ADC\_CCR\_MULTI\_0           (0x01UL << ADC\_CCR\_MULTI\_Pos)                 }}
\DoxyCodeLine{1351 \textcolor{preprocessor}{\#define ADC\_CCR\_MULTI\_1           (0x02UL << ADC\_CCR\_MULTI\_Pos)                 }}
\DoxyCodeLine{1352 \textcolor{preprocessor}{\#define ADC\_CCR\_MULTI\_2           (0x04UL << ADC\_CCR\_MULTI\_Pos)                 }}
\DoxyCodeLine{1353 \textcolor{preprocessor}{\#define ADC\_CCR\_MULTI\_3           (0x08UL << ADC\_CCR\_MULTI\_Pos)                 }}
\DoxyCodeLine{1354 \textcolor{preprocessor}{\#define ADC\_CCR\_MULTI\_4           (0x10UL << ADC\_CCR\_MULTI\_Pos)                 }}
\DoxyCodeLine{1355 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_Pos         (8U)                                         }}
\DoxyCodeLine{1356 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_Msk         (0xFUL << ADC\_CCR\_DELAY\_Pos)                  }}
\DoxyCodeLine{1357 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY             ADC\_CCR\_DELAY\_Msk                            }}
\DoxyCodeLine{1358 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_0           (0x1UL << ADC\_CCR\_DELAY\_Pos)                  }}
\DoxyCodeLine{1359 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_1           (0x2UL << ADC\_CCR\_DELAY\_Pos)                  }}
\DoxyCodeLine{1360 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_2           (0x4UL << ADC\_CCR\_DELAY\_Pos)                  }}
\DoxyCodeLine{1361 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_3           (0x8UL << ADC\_CCR\_DELAY\_Pos)                  }}
\DoxyCodeLine{1362 \textcolor{preprocessor}{\#define ADC\_CCR\_DDS\_Pos           (13U)                                        }}
\DoxyCodeLine{1363 \textcolor{preprocessor}{\#define ADC\_CCR\_DDS\_Msk           (0x1UL << ADC\_CCR\_DDS\_Pos)                    }}
\DoxyCodeLine{1364 \textcolor{preprocessor}{\#define ADC\_CCR\_DDS               ADC\_CCR\_DDS\_Msk                              }}
\DoxyCodeLine{1365 \textcolor{preprocessor}{\#define ADC\_CCR\_DMA\_Pos           (14U)                                        }}
\DoxyCodeLine{1366 \textcolor{preprocessor}{\#define ADC\_CCR\_DMA\_Msk           (0x3UL << ADC\_CCR\_DMA\_Pos)                    }}
\DoxyCodeLine{1367 \textcolor{preprocessor}{\#define ADC\_CCR\_DMA               ADC\_CCR\_DMA\_Msk                              }}
\DoxyCodeLine{1368 \textcolor{preprocessor}{\#define ADC\_CCR\_DMA\_0             (0x1UL << ADC\_CCR\_DMA\_Pos)                    }}
\DoxyCodeLine{1369 \textcolor{preprocessor}{\#define ADC\_CCR\_DMA\_1             (0x2UL << ADC\_CCR\_DMA\_Pos)                    }}
\DoxyCodeLine{1370 \textcolor{preprocessor}{\#define ADC\_CCR\_ADCPRE\_Pos        (16U)                                        }}
\DoxyCodeLine{1371 \textcolor{preprocessor}{\#define ADC\_CCR\_ADCPRE\_Msk        (0x3UL << ADC\_CCR\_ADCPRE\_Pos)                 }}
\DoxyCodeLine{1372 \textcolor{preprocessor}{\#define ADC\_CCR\_ADCPRE            ADC\_CCR\_ADCPRE\_Msk                           }}
\DoxyCodeLine{1373 \textcolor{preprocessor}{\#define ADC\_CCR\_ADCPRE\_0          (0x1UL << ADC\_CCR\_ADCPRE\_Pos)                 }}
\DoxyCodeLine{1374 \textcolor{preprocessor}{\#define ADC\_CCR\_ADCPRE\_1          (0x2UL << ADC\_CCR\_ADCPRE\_Pos)                 }}
\DoxyCodeLine{1375 \textcolor{preprocessor}{\#define ADC\_CCR\_VBATE\_Pos         (22U)                                        }}
\DoxyCodeLine{1376 \textcolor{preprocessor}{\#define ADC\_CCR\_VBATE\_Msk         (0x1UL << ADC\_CCR\_VBATE\_Pos)                  }}
\DoxyCodeLine{1377 \textcolor{preprocessor}{\#define ADC\_CCR\_VBATE             ADC\_CCR\_VBATE\_Msk                            }}
\DoxyCodeLine{1378 \textcolor{preprocessor}{\#define ADC\_CCR\_TSVREFE\_Pos       (23U)                                        }}
\DoxyCodeLine{1379 \textcolor{preprocessor}{\#define ADC\_CCR\_TSVREFE\_Msk       (0x1UL << ADC\_CCR\_TSVREFE\_Pos)                }}
\DoxyCodeLine{1380 \textcolor{preprocessor}{\#define ADC\_CCR\_TSVREFE           ADC\_CCR\_TSVREFE\_Msk                          }}
\DoxyCodeLine{1382 \textcolor{comment}{/*******************  Bit definition for ADC\_CDR register  ********************/}}
\DoxyCodeLine{1383 \textcolor{preprocessor}{\#define ADC\_CDR\_DATA1\_Pos         (0U)                                         }}
\DoxyCodeLine{1384 \textcolor{preprocessor}{\#define ADC\_CDR\_DATA1\_Msk         (0xFFFFUL << ADC\_CDR\_DATA1\_Pos)               }}
\DoxyCodeLine{1385 \textcolor{preprocessor}{\#define ADC\_CDR\_DATA1             ADC\_CDR\_DATA1\_Msk                            }}
\DoxyCodeLine{1386 \textcolor{preprocessor}{\#define ADC\_CDR\_DATA2\_Pos         (16U)                                        }}
\DoxyCodeLine{1387 \textcolor{preprocessor}{\#define ADC\_CDR\_DATA2\_Msk         (0xFFFFUL << ADC\_CDR\_DATA2\_Pos)               }}
\DoxyCodeLine{1388 \textcolor{preprocessor}{\#define ADC\_CDR\_DATA2             ADC\_CDR\_DATA2\_Msk                            }}
\DoxyCodeLine{1390 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{1391 \textcolor{preprocessor}{\#define ADC\_CDR\_RDATA\_MST         ADC\_CDR\_DATA1}}
\DoxyCodeLine{1392 \textcolor{preprocessor}{\#define ADC\_CDR\_RDATA\_SLV         ADC\_CDR\_DATA2}}
\DoxyCodeLine{1393 }
\DoxyCodeLine{1394 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1395 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{1396 \textcolor{comment}{/*                          CRC calculation unit                              */}}
\DoxyCodeLine{1397 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{1398 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1399 \textcolor{comment}{/*******************  Bit definition for CRC\_DR register  *********************/}}
\DoxyCodeLine{1400 \textcolor{preprocessor}{\#define CRC\_DR\_DR\_Pos       (0U)                                               }}
\DoxyCodeLine{1401 \textcolor{preprocessor}{\#define CRC\_DR\_DR\_Msk       (0xFFFFFFFFUL << CRC\_DR\_DR\_Pos)                     }}
\DoxyCodeLine{1402 \textcolor{preprocessor}{\#define CRC\_DR\_DR           CRC\_DR\_DR\_Msk                                      }}
\DoxyCodeLine{1405 \textcolor{comment}{/*******************  Bit definition for CRC\_IDR register  ********************/}}
\DoxyCodeLine{1406 \textcolor{preprocessor}{\#define CRC\_IDR\_IDR\_Pos     (0U)                                               }}
\DoxyCodeLine{1407 \textcolor{preprocessor}{\#define CRC\_IDR\_IDR\_Msk     (0xFFUL << CRC\_IDR\_IDR\_Pos)                         }}
\DoxyCodeLine{1408 \textcolor{preprocessor}{\#define CRC\_IDR\_IDR         CRC\_IDR\_IDR\_Msk                                    }}
\DoxyCodeLine{1411 \textcolor{comment}{/********************  Bit definition for CRC\_CR register  ********************/}}
\DoxyCodeLine{1412 \textcolor{preprocessor}{\#define CRC\_CR\_RESET\_Pos    (0U)                                               }}
\DoxyCodeLine{1413 \textcolor{preprocessor}{\#define CRC\_CR\_RESET\_Msk    (0x1UL << CRC\_CR\_RESET\_Pos)                         }}
\DoxyCodeLine{1414 \textcolor{preprocessor}{\#define CRC\_CR\_RESET        CRC\_CR\_RESET\_Msk                                   }}
\DoxyCodeLine{1417 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1418 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{1419 \textcolor{comment}{/*                             DMA Controller                                 */}}
\DoxyCodeLine{1420 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{1421 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1422 \textcolor{comment}{/********************  Bits definition for DMA\_SxCR register  *****************/}}
\DoxyCodeLine{1423 \textcolor{preprocessor}{\#define DMA\_SxCR\_CHSEL\_Pos       (25U)                                         }}
\DoxyCodeLine{1424 \textcolor{preprocessor}{\#define DMA\_SxCR\_CHSEL\_Msk       (0x7UL << DMA\_SxCR\_CHSEL\_Pos)                  }}
\DoxyCodeLine{1425 \textcolor{preprocessor}{\#define DMA\_SxCR\_CHSEL           DMA\_SxCR\_CHSEL\_Msk                            }}
\DoxyCodeLine{1426 \textcolor{preprocessor}{\#define DMA\_SxCR\_CHSEL\_0         0x02000000U                                   }}
\DoxyCodeLine{1427 \textcolor{preprocessor}{\#define DMA\_SxCR\_CHSEL\_1         0x04000000U                                   }}
\DoxyCodeLine{1428 \textcolor{preprocessor}{\#define DMA\_SxCR\_CHSEL\_2         0x08000000U                                   }}
\DoxyCodeLine{1429 \textcolor{preprocessor}{\#define DMA\_SxCR\_MBURST\_Pos      (23U)                                         }}
\DoxyCodeLine{1430 \textcolor{preprocessor}{\#define DMA\_SxCR\_MBURST\_Msk      (0x3UL << DMA\_SxCR\_MBURST\_Pos)                 }}
\DoxyCodeLine{1431 \textcolor{preprocessor}{\#define DMA\_SxCR\_MBURST          DMA\_SxCR\_MBURST\_Msk                           }}
\DoxyCodeLine{1432 \textcolor{preprocessor}{\#define DMA\_SxCR\_MBURST\_0        (0x1UL << DMA\_SxCR\_MBURST\_Pos)                 }}
\DoxyCodeLine{1433 \textcolor{preprocessor}{\#define DMA\_SxCR\_MBURST\_1        (0x2UL << DMA\_SxCR\_MBURST\_Pos)                 }}
\DoxyCodeLine{1434 \textcolor{preprocessor}{\#define DMA\_SxCR\_PBURST\_Pos      (21U)                                         }}
\DoxyCodeLine{1435 \textcolor{preprocessor}{\#define DMA\_SxCR\_PBURST\_Msk      (0x3UL << DMA\_SxCR\_PBURST\_Pos)                 }}
\DoxyCodeLine{1436 \textcolor{preprocessor}{\#define DMA\_SxCR\_PBURST          DMA\_SxCR\_PBURST\_Msk                           }}
\DoxyCodeLine{1437 \textcolor{preprocessor}{\#define DMA\_SxCR\_PBURST\_0        (0x1UL << DMA\_SxCR\_PBURST\_Pos)                 }}
\DoxyCodeLine{1438 \textcolor{preprocessor}{\#define DMA\_SxCR\_PBURST\_1        (0x2UL << DMA\_SxCR\_PBURST\_Pos)                 }}
\DoxyCodeLine{1439 \textcolor{preprocessor}{\#define DMA\_SxCR\_CT\_Pos          (19U)                                         }}
\DoxyCodeLine{1440 \textcolor{preprocessor}{\#define DMA\_SxCR\_CT\_Msk          (0x1UL << DMA\_SxCR\_CT\_Pos)                     }}
\DoxyCodeLine{1441 \textcolor{preprocessor}{\#define DMA\_SxCR\_CT              DMA\_SxCR\_CT\_Msk                               }}
\DoxyCodeLine{1442 \textcolor{preprocessor}{\#define DMA\_SxCR\_DBM\_Pos         (18U)                                         }}
\DoxyCodeLine{1443 \textcolor{preprocessor}{\#define DMA\_SxCR\_DBM\_Msk         (0x1UL << DMA\_SxCR\_DBM\_Pos)                    }}
\DoxyCodeLine{1444 \textcolor{preprocessor}{\#define DMA\_SxCR\_DBM             DMA\_SxCR\_DBM\_Msk                              }}
\DoxyCodeLine{1445 \textcolor{preprocessor}{\#define DMA\_SxCR\_PL\_Pos          (16U)                                         }}
\DoxyCodeLine{1446 \textcolor{preprocessor}{\#define DMA\_SxCR\_PL\_Msk          (0x3UL << DMA\_SxCR\_PL\_Pos)                     }}
\DoxyCodeLine{1447 \textcolor{preprocessor}{\#define DMA\_SxCR\_PL              DMA\_SxCR\_PL\_Msk                               }}
\DoxyCodeLine{1448 \textcolor{preprocessor}{\#define DMA\_SxCR\_PL\_0            (0x1UL << DMA\_SxCR\_PL\_Pos)                     }}
\DoxyCodeLine{1449 \textcolor{preprocessor}{\#define DMA\_SxCR\_PL\_1            (0x2UL << DMA\_SxCR\_PL\_Pos)                     }}
\DoxyCodeLine{1450 \textcolor{preprocessor}{\#define DMA\_SxCR\_PINCOS\_Pos      (15U)                                         }}
\DoxyCodeLine{1451 \textcolor{preprocessor}{\#define DMA\_SxCR\_PINCOS\_Msk      (0x1UL << DMA\_SxCR\_PINCOS\_Pos)                 }}
\DoxyCodeLine{1452 \textcolor{preprocessor}{\#define DMA\_SxCR\_PINCOS          DMA\_SxCR\_PINCOS\_Msk                           }}
\DoxyCodeLine{1453 \textcolor{preprocessor}{\#define DMA\_SxCR\_MSIZE\_Pos       (13U)                                         }}
\DoxyCodeLine{1454 \textcolor{preprocessor}{\#define DMA\_SxCR\_MSIZE\_Msk       (0x3UL << DMA\_SxCR\_MSIZE\_Pos)                  }}
\DoxyCodeLine{1455 \textcolor{preprocessor}{\#define DMA\_SxCR\_MSIZE           DMA\_SxCR\_MSIZE\_Msk                            }}
\DoxyCodeLine{1456 \textcolor{preprocessor}{\#define DMA\_SxCR\_MSIZE\_0         (0x1UL << DMA\_SxCR\_MSIZE\_Pos)                  }}
\DoxyCodeLine{1457 \textcolor{preprocessor}{\#define DMA\_SxCR\_MSIZE\_1         (0x2UL << DMA\_SxCR\_MSIZE\_Pos)                  }}
\DoxyCodeLine{1458 \textcolor{preprocessor}{\#define DMA\_SxCR\_PSIZE\_Pos       (11U)                                         }}
\DoxyCodeLine{1459 \textcolor{preprocessor}{\#define DMA\_SxCR\_PSIZE\_Msk       (0x3UL << DMA\_SxCR\_PSIZE\_Pos)                  }}
\DoxyCodeLine{1460 \textcolor{preprocessor}{\#define DMA\_SxCR\_PSIZE           DMA\_SxCR\_PSIZE\_Msk                            }}
\DoxyCodeLine{1461 \textcolor{preprocessor}{\#define DMA\_SxCR\_PSIZE\_0         (0x1UL << DMA\_SxCR\_PSIZE\_Pos)                  }}
\DoxyCodeLine{1462 \textcolor{preprocessor}{\#define DMA\_SxCR\_PSIZE\_1         (0x2UL << DMA\_SxCR\_PSIZE\_Pos)                  }}
\DoxyCodeLine{1463 \textcolor{preprocessor}{\#define DMA\_SxCR\_MINC\_Pos        (10U)                                         }}
\DoxyCodeLine{1464 \textcolor{preprocessor}{\#define DMA\_SxCR\_MINC\_Msk        (0x1UL << DMA\_SxCR\_MINC\_Pos)                   }}
\DoxyCodeLine{1465 \textcolor{preprocessor}{\#define DMA\_SxCR\_MINC            DMA\_SxCR\_MINC\_Msk                             }}
\DoxyCodeLine{1466 \textcolor{preprocessor}{\#define DMA\_SxCR\_PINC\_Pos        (9U)                                          }}
\DoxyCodeLine{1467 \textcolor{preprocessor}{\#define DMA\_SxCR\_PINC\_Msk        (0x1UL << DMA\_SxCR\_PINC\_Pos)                   }}
\DoxyCodeLine{1468 \textcolor{preprocessor}{\#define DMA\_SxCR\_PINC            DMA\_SxCR\_PINC\_Msk                             }}
\DoxyCodeLine{1469 \textcolor{preprocessor}{\#define DMA\_SxCR\_CIRC\_Pos        (8U)                                          }}
\DoxyCodeLine{1470 \textcolor{preprocessor}{\#define DMA\_SxCR\_CIRC\_Msk        (0x1UL << DMA\_SxCR\_CIRC\_Pos)                   }}
\DoxyCodeLine{1471 \textcolor{preprocessor}{\#define DMA\_SxCR\_CIRC            DMA\_SxCR\_CIRC\_Msk                             }}
\DoxyCodeLine{1472 \textcolor{preprocessor}{\#define DMA\_SxCR\_DIR\_Pos         (6U)                                          }}
\DoxyCodeLine{1473 \textcolor{preprocessor}{\#define DMA\_SxCR\_DIR\_Msk         (0x3UL << DMA\_SxCR\_DIR\_Pos)                    }}
\DoxyCodeLine{1474 \textcolor{preprocessor}{\#define DMA\_SxCR\_DIR             DMA\_SxCR\_DIR\_Msk                              }}
\DoxyCodeLine{1475 \textcolor{preprocessor}{\#define DMA\_SxCR\_DIR\_0           (0x1UL << DMA\_SxCR\_DIR\_Pos)                    }}
\DoxyCodeLine{1476 \textcolor{preprocessor}{\#define DMA\_SxCR\_DIR\_1           (0x2UL << DMA\_SxCR\_DIR\_Pos)                    }}
\DoxyCodeLine{1477 \textcolor{preprocessor}{\#define DMA\_SxCR\_PFCTRL\_Pos      (5U)                                          }}
\DoxyCodeLine{1478 \textcolor{preprocessor}{\#define DMA\_SxCR\_PFCTRL\_Msk      (0x1UL << DMA\_SxCR\_PFCTRL\_Pos)                 }}
\DoxyCodeLine{1479 \textcolor{preprocessor}{\#define DMA\_SxCR\_PFCTRL          DMA\_SxCR\_PFCTRL\_Msk                           }}
\DoxyCodeLine{1480 \textcolor{preprocessor}{\#define DMA\_SxCR\_TCIE\_Pos        (4U)                                          }}
\DoxyCodeLine{1481 \textcolor{preprocessor}{\#define DMA\_SxCR\_TCIE\_Msk        (0x1UL << DMA\_SxCR\_TCIE\_Pos)                   }}
\DoxyCodeLine{1482 \textcolor{preprocessor}{\#define DMA\_SxCR\_TCIE            DMA\_SxCR\_TCIE\_Msk                             }}
\DoxyCodeLine{1483 \textcolor{preprocessor}{\#define DMA\_SxCR\_HTIE\_Pos        (3U)                                          }}
\DoxyCodeLine{1484 \textcolor{preprocessor}{\#define DMA\_SxCR\_HTIE\_Msk        (0x1UL << DMA\_SxCR\_HTIE\_Pos)                   }}
\DoxyCodeLine{1485 \textcolor{preprocessor}{\#define DMA\_SxCR\_HTIE            DMA\_SxCR\_HTIE\_Msk                             }}
\DoxyCodeLine{1486 \textcolor{preprocessor}{\#define DMA\_SxCR\_TEIE\_Pos        (2U)                                          }}
\DoxyCodeLine{1487 \textcolor{preprocessor}{\#define DMA\_SxCR\_TEIE\_Msk        (0x1UL << DMA\_SxCR\_TEIE\_Pos)                   }}
\DoxyCodeLine{1488 \textcolor{preprocessor}{\#define DMA\_SxCR\_TEIE            DMA\_SxCR\_TEIE\_Msk                             }}
\DoxyCodeLine{1489 \textcolor{preprocessor}{\#define DMA\_SxCR\_DMEIE\_Pos       (1U)                                          }}
\DoxyCodeLine{1490 \textcolor{preprocessor}{\#define DMA\_SxCR\_DMEIE\_Msk       (0x1UL << DMA\_SxCR\_DMEIE\_Pos)                  }}
\DoxyCodeLine{1491 \textcolor{preprocessor}{\#define DMA\_SxCR\_DMEIE           DMA\_SxCR\_DMEIE\_Msk                            }}
\DoxyCodeLine{1492 \textcolor{preprocessor}{\#define DMA\_SxCR\_EN\_Pos          (0U)                                          }}
\DoxyCodeLine{1493 \textcolor{preprocessor}{\#define DMA\_SxCR\_EN\_Msk          (0x1UL << DMA\_SxCR\_EN\_Pos)                     }}
\DoxyCodeLine{1494 \textcolor{preprocessor}{\#define DMA\_SxCR\_EN              DMA\_SxCR\_EN\_Msk                               }}
\DoxyCodeLine{1495 }
\DoxyCodeLine{1496 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{1497 \textcolor{preprocessor}{\#define DMA\_SxCR\_ACK\_Pos         (20U)                                         }}
\DoxyCodeLine{1498 \textcolor{preprocessor}{\#define DMA\_SxCR\_ACK\_Msk         (0x1UL << DMA\_SxCR\_ACK\_Pos)                    }}
\DoxyCodeLine{1499 \textcolor{preprocessor}{\#define DMA\_SxCR\_ACK             DMA\_SxCR\_ACK\_Msk                              }}
\DoxyCodeLine{1500 }
\DoxyCodeLine{1501 \textcolor{comment}{/********************  Bits definition for DMA\_SxCNDTR register  **************/}}
\DoxyCodeLine{1502 \textcolor{preprocessor}{\#define DMA\_SxNDT\_Pos            (0U)                                          }}
\DoxyCodeLine{1503 \textcolor{preprocessor}{\#define DMA\_SxNDT\_Msk            (0xFFFFUL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{1504 \textcolor{preprocessor}{\#define DMA\_SxNDT                DMA\_SxNDT\_Msk                                 }}
\DoxyCodeLine{1505 \textcolor{preprocessor}{\#define DMA\_SxNDT\_0              (0x0001UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{1506 \textcolor{preprocessor}{\#define DMA\_SxNDT\_1              (0x0002UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{1507 \textcolor{preprocessor}{\#define DMA\_SxNDT\_2              (0x0004UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{1508 \textcolor{preprocessor}{\#define DMA\_SxNDT\_3              (0x0008UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{1509 \textcolor{preprocessor}{\#define DMA\_SxNDT\_4              (0x0010UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{1510 \textcolor{preprocessor}{\#define DMA\_SxNDT\_5              (0x0020UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{1511 \textcolor{preprocessor}{\#define DMA\_SxNDT\_6              (0x0040UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{1512 \textcolor{preprocessor}{\#define DMA\_SxNDT\_7              (0x0080UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{1513 \textcolor{preprocessor}{\#define DMA\_SxNDT\_8              (0x0100UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{1514 \textcolor{preprocessor}{\#define DMA\_SxNDT\_9              (0x0200UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{1515 \textcolor{preprocessor}{\#define DMA\_SxNDT\_10             (0x0400UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{1516 \textcolor{preprocessor}{\#define DMA\_SxNDT\_11             (0x0800UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{1517 \textcolor{preprocessor}{\#define DMA\_SxNDT\_12             (0x1000UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{1518 \textcolor{preprocessor}{\#define DMA\_SxNDT\_13             (0x2000UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{1519 \textcolor{preprocessor}{\#define DMA\_SxNDT\_14             (0x4000UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{1520 \textcolor{preprocessor}{\#define DMA\_SxNDT\_15             (0x8000UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{1522 \textcolor{comment}{/********************  Bits definition for DMA\_SxFCR register  ****************/} }
\DoxyCodeLine{1523 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FEIE\_Pos       (7U)                                          }}
\DoxyCodeLine{1524 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FEIE\_Msk       (0x1UL << DMA\_SxFCR\_FEIE\_Pos)                  }}
\DoxyCodeLine{1525 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FEIE           DMA\_SxFCR\_FEIE\_Msk                            }}
\DoxyCodeLine{1526 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FS\_Pos         (3U)                                          }}
\DoxyCodeLine{1527 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FS\_Msk         (0x7UL << DMA\_SxFCR\_FS\_Pos)                    }}
\DoxyCodeLine{1528 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FS             DMA\_SxFCR\_FS\_Msk                              }}
\DoxyCodeLine{1529 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FS\_0           (0x1UL << DMA\_SxFCR\_FS\_Pos)                    }}
\DoxyCodeLine{1530 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FS\_1           (0x2UL << DMA\_SxFCR\_FS\_Pos)                    }}
\DoxyCodeLine{1531 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FS\_2           (0x4UL << DMA\_SxFCR\_FS\_Pos)                    }}
\DoxyCodeLine{1532 \textcolor{preprocessor}{\#define DMA\_SxFCR\_DMDIS\_Pos      (2U)                                          }}
\DoxyCodeLine{1533 \textcolor{preprocessor}{\#define DMA\_SxFCR\_DMDIS\_Msk      (0x1UL << DMA\_SxFCR\_DMDIS\_Pos)                 }}
\DoxyCodeLine{1534 \textcolor{preprocessor}{\#define DMA\_SxFCR\_DMDIS          DMA\_SxFCR\_DMDIS\_Msk                           }}
\DoxyCodeLine{1535 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FTH\_Pos        (0U)                                          }}
\DoxyCodeLine{1536 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FTH\_Msk        (0x3UL << DMA\_SxFCR\_FTH\_Pos)                   }}
\DoxyCodeLine{1537 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FTH            DMA\_SxFCR\_FTH\_Msk                             }}
\DoxyCodeLine{1538 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FTH\_0          (0x1UL << DMA\_SxFCR\_FTH\_Pos)                   }}
\DoxyCodeLine{1539 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FTH\_1          (0x2UL << DMA\_SxFCR\_FTH\_Pos)                   }}
\DoxyCodeLine{1541 \textcolor{comment}{/********************  Bits definition for DMA\_LISR register  *****************/} }
\DoxyCodeLine{1542 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF3\_Pos       (27U)                                         }}
\DoxyCodeLine{1543 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF3\_Msk       (0x1UL << DMA\_LISR\_TCIF3\_Pos)                  }}
\DoxyCodeLine{1544 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF3           DMA\_LISR\_TCIF3\_Msk                            }}
\DoxyCodeLine{1545 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF3\_Pos       (26U)                                         }}
\DoxyCodeLine{1546 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF3\_Msk       (0x1UL << DMA\_LISR\_HTIF3\_Pos)                  }}
\DoxyCodeLine{1547 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF3           DMA\_LISR\_HTIF3\_Msk                            }}
\DoxyCodeLine{1548 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF3\_Pos       (25U)                                         }}
\DoxyCodeLine{1549 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF3\_Msk       (0x1UL << DMA\_LISR\_TEIF3\_Pos)                  }}
\DoxyCodeLine{1550 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF3           DMA\_LISR\_TEIF3\_Msk                            }}
\DoxyCodeLine{1551 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF3\_Pos      (24U)                                         }}
\DoxyCodeLine{1552 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF3\_Msk      (0x1UL << DMA\_LISR\_DMEIF3\_Pos)                 }}
\DoxyCodeLine{1553 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF3          DMA\_LISR\_DMEIF3\_Msk                           }}
\DoxyCodeLine{1554 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF3\_Pos       (22U)                                         }}
\DoxyCodeLine{1555 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF3\_Msk       (0x1UL << DMA\_LISR\_FEIF3\_Pos)                  }}
\DoxyCodeLine{1556 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF3           DMA\_LISR\_FEIF3\_Msk                            }}
\DoxyCodeLine{1557 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF2\_Pos       (21U)                                         }}
\DoxyCodeLine{1558 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF2\_Msk       (0x1UL << DMA\_LISR\_TCIF2\_Pos)                  }}
\DoxyCodeLine{1559 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF2           DMA\_LISR\_TCIF2\_Msk                            }}
\DoxyCodeLine{1560 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF2\_Pos       (20U)                                         }}
\DoxyCodeLine{1561 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF2\_Msk       (0x1UL << DMA\_LISR\_HTIF2\_Pos)                  }}
\DoxyCodeLine{1562 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF2           DMA\_LISR\_HTIF2\_Msk                            }}
\DoxyCodeLine{1563 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF2\_Pos       (19U)                                         }}
\DoxyCodeLine{1564 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF2\_Msk       (0x1UL << DMA\_LISR\_TEIF2\_Pos)                  }}
\DoxyCodeLine{1565 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF2           DMA\_LISR\_TEIF2\_Msk                            }}
\DoxyCodeLine{1566 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF2\_Pos      (18U)                                         }}
\DoxyCodeLine{1567 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF2\_Msk      (0x1UL << DMA\_LISR\_DMEIF2\_Pos)                 }}
\DoxyCodeLine{1568 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF2          DMA\_LISR\_DMEIF2\_Msk                           }}
\DoxyCodeLine{1569 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF2\_Pos       (16U)                                         }}
\DoxyCodeLine{1570 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF2\_Msk       (0x1UL << DMA\_LISR\_FEIF2\_Pos)                  }}
\DoxyCodeLine{1571 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF2           DMA\_LISR\_FEIF2\_Msk                            }}
\DoxyCodeLine{1572 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF1\_Pos       (11U)                                         }}
\DoxyCodeLine{1573 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF1\_Msk       (0x1UL << DMA\_LISR\_TCIF1\_Pos)                  }}
\DoxyCodeLine{1574 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF1           DMA\_LISR\_TCIF1\_Msk                            }}
\DoxyCodeLine{1575 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF1\_Pos       (10U)                                         }}
\DoxyCodeLine{1576 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF1\_Msk       (0x1UL << DMA\_LISR\_HTIF1\_Pos)                  }}
\DoxyCodeLine{1577 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF1           DMA\_LISR\_HTIF1\_Msk                            }}
\DoxyCodeLine{1578 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF1\_Pos       (9U)                                          }}
\DoxyCodeLine{1579 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF1\_Msk       (0x1UL << DMA\_LISR\_TEIF1\_Pos)                  }}
\DoxyCodeLine{1580 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF1           DMA\_LISR\_TEIF1\_Msk                            }}
\DoxyCodeLine{1581 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF1\_Pos      (8U)                                          }}
\DoxyCodeLine{1582 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF1\_Msk      (0x1UL << DMA\_LISR\_DMEIF1\_Pos)                 }}
\DoxyCodeLine{1583 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF1          DMA\_LISR\_DMEIF1\_Msk                           }}
\DoxyCodeLine{1584 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF1\_Pos       (6U)                                          }}
\DoxyCodeLine{1585 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF1\_Msk       (0x1UL << DMA\_LISR\_FEIF1\_Pos)                  }}
\DoxyCodeLine{1586 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF1           DMA\_LISR\_FEIF1\_Msk                            }}
\DoxyCodeLine{1587 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF0\_Pos       (5U)                                          }}
\DoxyCodeLine{1588 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF0\_Msk       (0x1UL << DMA\_LISR\_TCIF0\_Pos)                  }}
\DoxyCodeLine{1589 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF0           DMA\_LISR\_TCIF0\_Msk                            }}
\DoxyCodeLine{1590 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF0\_Pos       (4U)                                          }}
\DoxyCodeLine{1591 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF0\_Msk       (0x1UL << DMA\_LISR\_HTIF0\_Pos)                  }}
\DoxyCodeLine{1592 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF0           DMA\_LISR\_HTIF0\_Msk                            }}
\DoxyCodeLine{1593 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF0\_Pos       (3U)                                          }}
\DoxyCodeLine{1594 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF0\_Msk       (0x1UL << DMA\_LISR\_TEIF0\_Pos)                  }}
\DoxyCodeLine{1595 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF0           DMA\_LISR\_TEIF0\_Msk                            }}
\DoxyCodeLine{1596 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF0\_Pos      (2U)                                          }}
\DoxyCodeLine{1597 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF0\_Msk      (0x1UL << DMA\_LISR\_DMEIF0\_Pos)                 }}
\DoxyCodeLine{1598 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF0          DMA\_LISR\_DMEIF0\_Msk                           }}
\DoxyCodeLine{1599 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF0\_Pos       (0U)                                          }}
\DoxyCodeLine{1600 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF0\_Msk       (0x1UL << DMA\_LISR\_FEIF0\_Pos)                  }}
\DoxyCodeLine{1601 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF0           DMA\_LISR\_FEIF0\_Msk                            }}
\DoxyCodeLine{1602 }
\DoxyCodeLine{1603 \textcolor{comment}{/********************  Bits definition for DMA\_HISR register  *****************/} }
\DoxyCodeLine{1604 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF7\_Pos       (27U)                                         }}
\DoxyCodeLine{1605 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF7\_Msk       (0x1UL << DMA\_HISR\_TCIF7\_Pos)                  }}
\DoxyCodeLine{1606 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF7           DMA\_HISR\_TCIF7\_Msk                            }}
\DoxyCodeLine{1607 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF7\_Pos       (26U)                                         }}
\DoxyCodeLine{1608 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF7\_Msk       (0x1UL << DMA\_HISR\_HTIF7\_Pos)                  }}
\DoxyCodeLine{1609 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF7           DMA\_HISR\_HTIF7\_Msk                            }}
\DoxyCodeLine{1610 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF7\_Pos       (25U)                                         }}
\DoxyCodeLine{1611 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF7\_Msk       (0x1UL << DMA\_HISR\_TEIF7\_Pos)                  }}
\DoxyCodeLine{1612 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF7           DMA\_HISR\_TEIF7\_Msk                            }}
\DoxyCodeLine{1613 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF7\_Pos      (24U)                                         }}
\DoxyCodeLine{1614 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF7\_Msk      (0x1UL << DMA\_HISR\_DMEIF7\_Pos)                 }}
\DoxyCodeLine{1615 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF7          DMA\_HISR\_DMEIF7\_Msk                           }}
\DoxyCodeLine{1616 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF7\_Pos       (22U)                                         }}
\DoxyCodeLine{1617 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF7\_Msk       (0x1UL << DMA\_HISR\_FEIF7\_Pos)                  }}
\DoxyCodeLine{1618 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF7           DMA\_HISR\_FEIF7\_Msk                            }}
\DoxyCodeLine{1619 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF6\_Pos       (21U)                                         }}
\DoxyCodeLine{1620 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF6\_Msk       (0x1UL << DMA\_HISR\_TCIF6\_Pos)                  }}
\DoxyCodeLine{1621 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF6           DMA\_HISR\_TCIF6\_Msk                            }}
\DoxyCodeLine{1622 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF6\_Pos       (20U)                                         }}
\DoxyCodeLine{1623 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF6\_Msk       (0x1UL << DMA\_HISR\_HTIF6\_Pos)                  }}
\DoxyCodeLine{1624 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF6           DMA\_HISR\_HTIF6\_Msk                            }}
\DoxyCodeLine{1625 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF6\_Pos       (19U)                                         }}
\DoxyCodeLine{1626 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF6\_Msk       (0x1UL << DMA\_HISR\_TEIF6\_Pos)                  }}
\DoxyCodeLine{1627 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF6           DMA\_HISR\_TEIF6\_Msk                            }}
\DoxyCodeLine{1628 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF6\_Pos      (18U)                                         }}
\DoxyCodeLine{1629 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF6\_Msk      (0x1UL << DMA\_HISR\_DMEIF6\_Pos)                 }}
\DoxyCodeLine{1630 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF6          DMA\_HISR\_DMEIF6\_Msk                           }}
\DoxyCodeLine{1631 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF6\_Pos       (16U)                                         }}
\DoxyCodeLine{1632 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF6\_Msk       (0x1UL << DMA\_HISR\_FEIF6\_Pos)                  }}
\DoxyCodeLine{1633 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF6           DMA\_HISR\_FEIF6\_Msk                            }}
\DoxyCodeLine{1634 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF5\_Pos       (11U)                                         }}
\DoxyCodeLine{1635 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF5\_Msk       (0x1UL << DMA\_HISR\_TCIF5\_Pos)                  }}
\DoxyCodeLine{1636 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF5           DMA\_HISR\_TCIF5\_Msk                            }}
\DoxyCodeLine{1637 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF5\_Pos       (10U)                                         }}
\DoxyCodeLine{1638 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF5\_Msk       (0x1UL << DMA\_HISR\_HTIF5\_Pos)                  }}
\DoxyCodeLine{1639 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF5           DMA\_HISR\_HTIF5\_Msk                            }}
\DoxyCodeLine{1640 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF5\_Pos       (9U)                                          }}
\DoxyCodeLine{1641 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF5\_Msk       (0x1UL << DMA\_HISR\_TEIF5\_Pos)                  }}
\DoxyCodeLine{1642 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF5           DMA\_HISR\_TEIF5\_Msk                            }}
\DoxyCodeLine{1643 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF5\_Pos      (8U)                                          }}
\DoxyCodeLine{1644 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF5\_Msk      (0x1UL << DMA\_HISR\_DMEIF5\_Pos)                 }}
\DoxyCodeLine{1645 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF5          DMA\_HISR\_DMEIF5\_Msk                           }}
\DoxyCodeLine{1646 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF5\_Pos       (6U)                                          }}
\DoxyCodeLine{1647 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF5\_Msk       (0x1UL << DMA\_HISR\_FEIF5\_Pos)                  }}
\DoxyCodeLine{1648 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF5           DMA\_HISR\_FEIF5\_Msk                            }}
\DoxyCodeLine{1649 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF4\_Pos       (5U)                                          }}
\DoxyCodeLine{1650 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF4\_Msk       (0x1UL << DMA\_HISR\_TCIF4\_Pos)                  }}
\DoxyCodeLine{1651 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF4           DMA\_HISR\_TCIF4\_Msk                            }}
\DoxyCodeLine{1652 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF4\_Pos       (4U)                                          }}
\DoxyCodeLine{1653 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF4\_Msk       (0x1UL << DMA\_HISR\_HTIF4\_Pos)                  }}
\DoxyCodeLine{1654 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF4           DMA\_HISR\_HTIF4\_Msk                            }}
\DoxyCodeLine{1655 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF4\_Pos       (3U)                                          }}
\DoxyCodeLine{1656 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF4\_Msk       (0x1UL << DMA\_HISR\_TEIF4\_Pos)                  }}
\DoxyCodeLine{1657 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF4           DMA\_HISR\_TEIF4\_Msk                            }}
\DoxyCodeLine{1658 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF4\_Pos      (2U)                                          }}
\DoxyCodeLine{1659 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF4\_Msk      (0x1UL << DMA\_HISR\_DMEIF4\_Pos)                 }}
\DoxyCodeLine{1660 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF4          DMA\_HISR\_DMEIF4\_Msk                           }}
\DoxyCodeLine{1661 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF4\_Pos       (0U)                                          }}
\DoxyCodeLine{1662 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF4\_Msk       (0x1UL << DMA\_HISR\_FEIF4\_Pos)                  }}
\DoxyCodeLine{1663 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF4           DMA\_HISR\_FEIF4\_Msk                            }}
\DoxyCodeLine{1664 }
\DoxyCodeLine{1665 \textcolor{comment}{/********************  Bits definition for DMA\_LIFCR register  ****************/} }
\DoxyCodeLine{1666 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF3\_Pos     (27U)                                         }}
\DoxyCodeLine{1667 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF3\_Msk     (0x1UL << DMA\_LIFCR\_CTCIF3\_Pos)                }}
\DoxyCodeLine{1668 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF3         DMA\_LIFCR\_CTCIF3\_Msk                          }}
\DoxyCodeLine{1669 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF3\_Pos     (26U)                                         }}
\DoxyCodeLine{1670 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF3\_Msk     (0x1UL << DMA\_LIFCR\_CHTIF3\_Pos)                }}
\DoxyCodeLine{1671 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF3         DMA\_LIFCR\_CHTIF3\_Msk                          }}
\DoxyCodeLine{1672 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF3\_Pos     (25U)                                         }}
\DoxyCodeLine{1673 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF3\_Msk     (0x1UL << DMA\_LIFCR\_CTEIF3\_Pos)                }}
\DoxyCodeLine{1674 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF3         DMA\_LIFCR\_CTEIF3\_Msk                          }}
\DoxyCodeLine{1675 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF3\_Pos    (24U)                                         }}
\DoxyCodeLine{1676 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF3\_Msk    (0x1UL << DMA\_LIFCR\_CDMEIF3\_Pos)               }}
\DoxyCodeLine{1677 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF3        DMA\_LIFCR\_CDMEIF3\_Msk                         }}
\DoxyCodeLine{1678 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF3\_Pos     (22U)                                         }}
\DoxyCodeLine{1679 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF3\_Msk     (0x1UL << DMA\_LIFCR\_CFEIF3\_Pos)                }}
\DoxyCodeLine{1680 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF3         DMA\_LIFCR\_CFEIF3\_Msk                          }}
\DoxyCodeLine{1681 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF2\_Pos     (21U)                                         }}
\DoxyCodeLine{1682 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF2\_Msk     (0x1UL << DMA\_LIFCR\_CTCIF2\_Pos)                }}
\DoxyCodeLine{1683 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF2         DMA\_LIFCR\_CTCIF2\_Msk                          }}
\DoxyCodeLine{1684 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF2\_Pos     (20U)                                         }}
\DoxyCodeLine{1685 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF2\_Msk     (0x1UL << DMA\_LIFCR\_CHTIF2\_Pos)                }}
\DoxyCodeLine{1686 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF2         DMA\_LIFCR\_CHTIF2\_Msk                          }}
\DoxyCodeLine{1687 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF2\_Pos     (19U)                                         }}
\DoxyCodeLine{1688 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF2\_Msk     (0x1UL << DMA\_LIFCR\_CTEIF2\_Pos)                }}
\DoxyCodeLine{1689 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF2         DMA\_LIFCR\_CTEIF2\_Msk                          }}
\DoxyCodeLine{1690 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF2\_Pos    (18U)                                         }}
\DoxyCodeLine{1691 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF2\_Msk    (0x1UL << DMA\_LIFCR\_CDMEIF2\_Pos)               }}
\DoxyCodeLine{1692 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF2        DMA\_LIFCR\_CDMEIF2\_Msk                         }}
\DoxyCodeLine{1693 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF2\_Pos     (16U)                                         }}
\DoxyCodeLine{1694 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF2\_Msk     (0x1UL << DMA\_LIFCR\_CFEIF2\_Pos)                }}
\DoxyCodeLine{1695 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF2         DMA\_LIFCR\_CFEIF2\_Msk                          }}
\DoxyCodeLine{1696 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF1\_Pos     (11U)                                         }}
\DoxyCodeLine{1697 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF1\_Msk     (0x1UL << DMA\_LIFCR\_CTCIF1\_Pos)                }}
\DoxyCodeLine{1698 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF1         DMA\_LIFCR\_CTCIF1\_Msk                          }}
\DoxyCodeLine{1699 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF1\_Pos     (10U)                                         }}
\DoxyCodeLine{1700 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF1\_Msk     (0x1UL << DMA\_LIFCR\_CHTIF1\_Pos)                }}
\DoxyCodeLine{1701 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF1         DMA\_LIFCR\_CHTIF1\_Msk                          }}
\DoxyCodeLine{1702 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF1\_Pos     (9U)                                          }}
\DoxyCodeLine{1703 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF1\_Msk     (0x1UL << DMA\_LIFCR\_CTEIF1\_Pos)                }}
\DoxyCodeLine{1704 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF1         DMA\_LIFCR\_CTEIF1\_Msk                          }}
\DoxyCodeLine{1705 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF1\_Pos    (8U)                                          }}
\DoxyCodeLine{1706 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF1\_Msk    (0x1UL << DMA\_LIFCR\_CDMEIF1\_Pos)               }}
\DoxyCodeLine{1707 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF1        DMA\_LIFCR\_CDMEIF1\_Msk                         }}
\DoxyCodeLine{1708 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF1\_Pos     (6U)                                          }}
\DoxyCodeLine{1709 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF1\_Msk     (0x1UL << DMA\_LIFCR\_CFEIF1\_Pos)                }}
\DoxyCodeLine{1710 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF1         DMA\_LIFCR\_CFEIF1\_Msk                          }}
\DoxyCodeLine{1711 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF0\_Pos     (5U)                                          }}
\DoxyCodeLine{1712 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF0\_Msk     (0x1UL << DMA\_LIFCR\_CTCIF0\_Pos)                }}
\DoxyCodeLine{1713 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF0         DMA\_LIFCR\_CTCIF0\_Msk                          }}
\DoxyCodeLine{1714 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF0\_Pos     (4U)                                          }}
\DoxyCodeLine{1715 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF0\_Msk     (0x1UL << DMA\_LIFCR\_CHTIF0\_Pos)                }}
\DoxyCodeLine{1716 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF0         DMA\_LIFCR\_CHTIF0\_Msk                          }}
\DoxyCodeLine{1717 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF0\_Pos     (3U)                                          }}
\DoxyCodeLine{1718 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF0\_Msk     (0x1UL << DMA\_LIFCR\_CTEIF0\_Pos)                }}
\DoxyCodeLine{1719 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF0         DMA\_LIFCR\_CTEIF0\_Msk                          }}
\DoxyCodeLine{1720 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF0\_Pos    (2U)                                          }}
\DoxyCodeLine{1721 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF0\_Msk    (0x1UL << DMA\_LIFCR\_CDMEIF0\_Pos)               }}
\DoxyCodeLine{1722 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF0        DMA\_LIFCR\_CDMEIF0\_Msk                         }}
\DoxyCodeLine{1723 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF0\_Pos     (0U)                                          }}
\DoxyCodeLine{1724 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF0\_Msk     (0x1UL << DMA\_LIFCR\_CFEIF0\_Pos)                }}
\DoxyCodeLine{1725 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF0         DMA\_LIFCR\_CFEIF0\_Msk                          }}
\DoxyCodeLine{1726 }
\DoxyCodeLine{1727 \textcolor{comment}{/********************  Bits definition for DMA\_HIFCR  register  ****************/} }
\DoxyCodeLine{1728 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF7\_Pos     (27U)                                         }}
\DoxyCodeLine{1729 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF7\_Msk     (0x1UL << DMA\_HIFCR\_CTCIF7\_Pos)                }}
\DoxyCodeLine{1730 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF7         DMA\_HIFCR\_CTCIF7\_Msk                          }}
\DoxyCodeLine{1731 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF7\_Pos     (26U)                                         }}
\DoxyCodeLine{1732 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF7\_Msk     (0x1UL << DMA\_HIFCR\_CHTIF7\_Pos)                }}
\DoxyCodeLine{1733 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF7         DMA\_HIFCR\_CHTIF7\_Msk                          }}
\DoxyCodeLine{1734 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF7\_Pos     (25U)                                         }}
\DoxyCodeLine{1735 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF7\_Msk     (0x1UL << DMA\_HIFCR\_CTEIF7\_Pos)                }}
\DoxyCodeLine{1736 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF7         DMA\_HIFCR\_CTEIF7\_Msk                          }}
\DoxyCodeLine{1737 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF7\_Pos    (24U)                                         }}
\DoxyCodeLine{1738 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF7\_Msk    (0x1UL << DMA\_HIFCR\_CDMEIF7\_Pos)               }}
\DoxyCodeLine{1739 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF7        DMA\_HIFCR\_CDMEIF7\_Msk                         }}
\DoxyCodeLine{1740 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF7\_Pos     (22U)                                         }}
\DoxyCodeLine{1741 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF7\_Msk     (0x1UL << DMA\_HIFCR\_CFEIF7\_Pos)                }}
\DoxyCodeLine{1742 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF7         DMA\_HIFCR\_CFEIF7\_Msk                          }}
\DoxyCodeLine{1743 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF6\_Pos     (21U)                                         }}
\DoxyCodeLine{1744 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF6\_Msk     (0x1UL << DMA\_HIFCR\_CTCIF6\_Pos)                }}
\DoxyCodeLine{1745 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF6         DMA\_HIFCR\_CTCIF6\_Msk                          }}
\DoxyCodeLine{1746 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF6\_Pos     (20U)                                         }}
\DoxyCodeLine{1747 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF6\_Msk     (0x1UL << DMA\_HIFCR\_CHTIF6\_Pos)                }}
\DoxyCodeLine{1748 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF6         DMA\_HIFCR\_CHTIF6\_Msk                          }}
\DoxyCodeLine{1749 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF6\_Pos     (19U)                                         }}
\DoxyCodeLine{1750 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF6\_Msk     (0x1UL << DMA\_HIFCR\_CTEIF6\_Pos)                }}
\DoxyCodeLine{1751 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF6         DMA\_HIFCR\_CTEIF6\_Msk                          }}
\DoxyCodeLine{1752 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF6\_Pos    (18U)                                         }}
\DoxyCodeLine{1753 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF6\_Msk    (0x1UL << DMA\_HIFCR\_CDMEIF6\_Pos)               }}
\DoxyCodeLine{1754 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF6        DMA\_HIFCR\_CDMEIF6\_Msk                         }}
\DoxyCodeLine{1755 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF6\_Pos     (16U)                                         }}
\DoxyCodeLine{1756 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF6\_Msk     (0x1UL << DMA\_HIFCR\_CFEIF6\_Pos)                }}
\DoxyCodeLine{1757 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF6         DMA\_HIFCR\_CFEIF6\_Msk                          }}
\DoxyCodeLine{1758 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF5\_Pos     (11U)                                         }}
\DoxyCodeLine{1759 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF5\_Msk     (0x1UL << DMA\_HIFCR\_CTCIF5\_Pos)                }}
\DoxyCodeLine{1760 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF5         DMA\_HIFCR\_CTCIF5\_Msk                          }}
\DoxyCodeLine{1761 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF5\_Pos     (10U)                                         }}
\DoxyCodeLine{1762 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF5\_Msk     (0x1UL << DMA\_HIFCR\_CHTIF5\_Pos)                }}
\DoxyCodeLine{1763 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF5         DMA\_HIFCR\_CHTIF5\_Msk                          }}
\DoxyCodeLine{1764 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF5\_Pos     (9U)                                          }}
\DoxyCodeLine{1765 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF5\_Msk     (0x1UL << DMA\_HIFCR\_CTEIF5\_Pos)                }}
\DoxyCodeLine{1766 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF5         DMA\_HIFCR\_CTEIF5\_Msk                          }}
\DoxyCodeLine{1767 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF5\_Pos    (8U)                                          }}
\DoxyCodeLine{1768 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF5\_Msk    (0x1UL << DMA\_HIFCR\_CDMEIF5\_Pos)               }}
\DoxyCodeLine{1769 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF5        DMA\_HIFCR\_CDMEIF5\_Msk                         }}
\DoxyCodeLine{1770 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF5\_Pos     (6U)                                          }}
\DoxyCodeLine{1771 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF5\_Msk     (0x1UL << DMA\_HIFCR\_CFEIF5\_Pos)                }}
\DoxyCodeLine{1772 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF5         DMA\_HIFCR\_CFEIF5\_Msk                          }}
\DoxyCodeLine{1773 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF4\_Pos     (5U)                                          }}
\DoxyCodeLine{1774 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF4\_Msk     (0x1UL << DMA\_HIFCR\_CTCIF4\_Pos)                }}
\DoxyCodeLine{1775 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF4         DMA\_HIFCR\_CTCIF4\_Msk                          }}
\DoxyCodeLine{1776 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF4\_Pos     (4U)                                          }}
\DoxyCodeLine{1777 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF4\_Msk     (0x1UL << DMA\_HIFCR\_CHTIF4\_Pos)                }}
\DoxyCodeLine{1778 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF4         DMA\_HIFCR\_CHTIF4\_Msk                          }}
\DoxyCodeLine{1779 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF4\_Pos     (3U)                                          }}
\DoxyCodeLine{1780 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF4\_Msk     (0x1UL << DMA\_HIFCR\_CTEIF4\_Pos)                }}
\DoxyCodeLine{1781 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF4         DMA\_HIFCR\_CTEIF4\_Msk                          }}
\DoxyCodeLine{1782 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF4\_Pos    (2U)                                          }}
\DoxyCodeLine{1783 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF4\_Msk    (0x1UL << DMA\_HIFCR\_CDMEIF4\_Pos)               }}
\DoxyCodeLine{1784 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF4        DMA\_HIFCR\_CDMEIF4\_Msk                         }}
\DoxyCodeLine{1785 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF4\_Pos     (0U)                                          }}
\DoxyCodeLine{1786 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF4\_Msk     (0x1UL << DMA\_HIFCR\_CFEIF4\_Pos)                }}
\DoxyCodeLine{1787 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF4         DMA\_HIFCR\_CFEIF4\_Msk                          }}
\DoxyCodeLine{1788 }
\DoxyCodeLine{1789 \textcolor{comment}{/******************  Bit definition for DMA\_SxPAR register  ********************/}}
\DoxyCodeLine{1790 \textcolor{preprocessor}{\#define DMA\_SxPAR\_PA\_Pos         (0U)                                          }}
\DoxyCodeLine{1791 \textcolor{preprocessor}{\#define DMA\_SxPAR\_PA\_Msk         (0xFFFFFFFFUL << DMA\_SxPAR\_PA\_Pos)             }}
\DoxyCodeLine{1792 \textcolor{preprocessor}{\#define DMA\_SxPAR\_PA             DMA\_SxPAR\_PA\_Msk                              }}
\DoxyCodeLine{1794 \textcolor{comment}{/******************  Bit definition for DMA\_SxM0AR register  ********************/}}
\DoxyCodeLine{1795 \textcolor{preprocessor}{\#define DMA\_SxM0AR\_M0A\_Pos       (0U)                                          }}
\DoxyCodeLine{1796 \textcolor{preprocessor}{\#define DMA\_SxM0AR\_M0A\_Msk       (0xFFFFFFFFUL << DMA\_SxM0AR\_M0A\_Pos)           }}
\DoxyCodeLine{1797 \textcolor{preprocessor}{\#define DMA\_SxM0AR\_M0A           DMA\_SxM0AR\_M0A\_Msk                            }}
\DoxyCodeLine{1799 \textcolor{comment}{/******************  Bit definition for DMA\_SxM1AR register  ********************/}}
\DoxyCodeLine{1800 \textcolor{preprocessor}{\#define DMA\_SxM1AR\_M1A\_Pos       (0U)                                          }}
\DoxyCodeLine{1801 \textcolor{preprocessor}{\#define DMA\_SxM1AR\_M1A\_Msk       (0xFFFFFFFFUL << DMA\_SxM1AR\_M1A\_Pos)           }}
\DoxyCodeLine{1802 \textcolor{preprocessor}{\#define DMA\_SxM1AR\_M1A           DMA\_SxM1AR\_M1A\_Msk                            }}
\DoxyCodeLine{1805 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1806 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{1807 \textcolor{comment}{/*                    External Interrupt/Event Controller                     */}}
\DoxyCodeLine{1808 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{1809 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1810 \textcolor{comment}{/*******************  Bit definition for EXTI\_IMR register  *******************/}}
\DoxyCodeLine{1811 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR0\_Pos          (0U)                                         }}
\DoxyCodeLine{1812 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR0\_Msk          (0x1UL << EXTI\_IMR\_MR0\_Pos)                   }}
\DoxyCodeLine{1813 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR0              EXTI\_IMR\_MR0\_Msk                             }}
\DoxyCodeLine{1814 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR1\_Pos          (1U)                                         }}
\DoxyCodeLine{1815 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR1\_Msk          (0x1UL << EXTI\_IMR\_MR1\_Pos)                   }}
\DoxyCodeLine{1816 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR1              EXTI\_IMR\_MR1\_Msk                             }}
\DoxyCodeLine{1817 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR2\_Pos          (2U)                                         }}
\DoxyCodeLine{1818 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR2\_Msk          (0x1UL << EXTI\_IMR\_MR2\_Pos)                   }}
\DoxyCodeLine{1819 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR2              EXTI\_IMR\_MR2\_Msk                             }}
\DoxyCodeLine{1820 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR3\_Pos          (3U)                                         }}
\DoxyCodeLine{1821 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR3\_Msk          (0x1UL << EXTI\_IMR\_MR3\_Pos)                   }}
\DoxyCodeLine{1822 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR3              EXTI\_IMR\_MR3\_Msk                             }}
\DoxyCodeLine{1823 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR4\_Pos          (4U)                                         }}
\DoxyCodeLine{1824 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR4\_Msk          (0x1UL << EXTI\_IMR\_MR4\_Pos)                   }}
\DoxyCodeLine{1825 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR4              EXTI\_IMR\_MR4\_Msk                             }}
\DoxyCodeLine{1826 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR5\_Pos          (5U)                                         }}
\DoxyCodeLine{1827 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR5\_Msk          (0x1UL << EXTI\_IMR\_MR5\_Pos)                   }}
\DoxyCodeLine{1828 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR5              EXTI\_IMR\_MR5\_Msk                             }}
\DoxyCodeLine{1829 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR6\_Pos          (6U)                                         }}
\DoxyCodeLine{1830 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR6\_Msk          (0x1UL << EXTI\_IMR\_MR6\_Pos)                   }}
\DoxyCodeLine{1831 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR6              EXTI\_IMR\_MR6\_Msk                             }}
\DoxyCodeLine{1832 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR7\_Pos          (7U)                                         }}
\DoxyCodeLine{1833 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR7\_Msk          (0x1UL << EXTI\_IMR\_MR7\_Pos)                   }}
\DoxyCodeLine{1834 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR7              EXTI\_IMR\_MR7\_Msk                             }}
\DoxyCodeLine{1835 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR8\_Pos          (8U)                                         }}
\DoxyCodeLine{1836 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR8\_Msk          (0x1UL << EXTI\_IMR\_MR8\_Pos)                   }}
\DoxyCodeLine{1837 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR8              EXTI\_IMR\_MR8\_Msk                             }}
\DoxyCodeLine{1838 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR9\_Pos          (9U)                                         }}
\DoxyCodeLine{1839 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR9\_Msk          (0x1UL << EXTI\_IMR\_MR9\_Pos)                   }}
\DoxyCodeLine{1840 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR9              EXTI\_IMR\_MR9\_Msk                             }}
\DoxyCodeLine{1841 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR10\_Pos         (10U)                                        }}
\DoxyCodeLine{1842 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR10\_Msk         (0x1UL << EXTI\_IMR\_MR10\_Pos)                  }}
\DoxyCodeLine{1843 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR10             EXTI\_IMR\_MR10\_Msk                            }}
\DoxyCodeLine{1844 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR11\_Pos         (11U)                                        }}
\DoxyCodeLine{1845 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR11\_Msk         (0x1UL << EXTI\_IMR\_MR11\_Pos)                  }}
\DoxyCodeLine{1846 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR11             EXTI\_IMR\_MR11\_Msk                            }}
\DoxyCodeLine{1847 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR12\_Pos         (12U)                                        }}
\DoxyCodeLine{1848 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR12\_Msk         (0x1UL << EXTI\_IMR\_MR12\_Pos)                  }}
\DoxyCodeLine{1849 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR12             EXTI\_IMR\_MR12\_Msk                            }}
\DoxyCodeLine{1850 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR13\_Pos         (13U)                                        }}
\DoxyCodeLine{1851 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR13\_Msk         (0x1UL << EXTI\_IMR\_MR13\_Pos)                  }}
\DoxyCodeLine{1852 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR13             EXTI\_IMR\_MR13\_Msk                            }}
\DoxyCodeLine{1853 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR14\_Pos         (14U)                                        }}
\DoxyCodeLine{1854 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR14\_Msk         (0x1UL << EXTI\_IMR\_MR14\_Pos)                  }}
\DoxyCodeLine{1855 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR14             EXTI\_IMR\_MR14\_Msk                            }}
\DoxyCodeLine{1856 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR15\_Pos         (15U)                                        }}
\DoxyCodeLine{1857 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR15\_Msk         (0x1UL << EXTI\_IMR\_MR15\_Pos)                  }}
\DoxyCodeLine{1858 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR15             EXTI\_IMR\_MR15\_Msk                            }}
\DoxyCodeLine{1859 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR16\_Pos         (16U)                                        }}
\DoxyCodeLine{1860 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR16\_Msk         (0x1UL << EXTI\_IMR\_MR16\_Pos)                  }}
\DoxyCodeLine{1861 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR16             EXTI\_IMR\_MR16\_Msk                            }}
\DoxyCodeLine{1862 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR17\_Pos         (17U)                                        }}
\DoxyCodeLine{1863 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR17\_Msk         (0x1UL << EXTI\_IMR\_MR17\_Pos)                  }}
\DoxyCodeLine{1864 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR17             EXTI\_IMR\_MR17\_Msk                            }}
\DoxyCodeLine{1865 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR18\_Pos         (18U)                                        }}
\DoxyCodeLine{1866 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR18\_Msk         (0x1UL << EXTI\_IMR\_MR18\_Pos)                  }}
\DoxyCodeLine{1867 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR18             EXTI\_IMR\_MR18\_Msk                            }}
\DoxyCodeLine{1868 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR19\_Pos         (19U)                                        }}
\DoxyCodeLine{1869 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR19\_Msk         (0x1UL << EXTI\_IMR\_MR19\_Pos)                  }}
\DoxyCodeLine{1870 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR19             EXTI\_IMR\_MR19\_Msk                            }}
\DoxyCodeLine{1871 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR20\_Pos         (20U)                                        }}
\DoxyCodeLine{1872 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR20\_Msk         (0x1UL << EXTI\_IMR\_MR20\_Pos)                  }}
\DoxyCodeLine{1873 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR20             EXTI\_IMR\_MR20\_Msk                            }}
\DoxyCodeLine{1874 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR21\_Pos         (21U)                                        }}
\DoxyCodeLine{1875 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR21\_Msk         (0x1UL << EXTI\_IMR\_MR21\_Pos)                  }}
\DoxyCodeLine{1876 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR21             EXTI\_IMR\_MR21\_Msk                            }}
\DoxyCodeLine{1877 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR22\_Pos         (22U)                                        }}
\DoxyCodeLine{1878 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR22\_Msk         (0x1UL << EXTI\_IMR\_MR22\_Pos)                  }}
\DoxyCodeLine{1879 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR22             EXTI\_IMR\_MR22\_Msk                            }}
\DoxyCodeLine{1881 \textcolor{comment}{/* Reference Defines */}}
\DoxyCodeLine{1882 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM0                        EXTI\_IMR\_MR0}}
\DoxyCodeLine{1883 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM1                        EXTI\_IMR\_MR1}}
\DoxyCodeLine{1884 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM2                        EXTI\_IMR\_MR2}}
\DoxyCodeLine{1885 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM3                        EXTI\_IMR\_MR3}}
\DoxyCodeLine{1886 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM4                        EXTI\_IMR\_MR4}}
\DoxyCodeLine{1887 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM5                        EXTI\_IMR\_MR5}}
\DoxyCodeLine{1888 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM6                        EXTI\_IMR\_MR6}}
\DoxyCodeLine{1889 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM7                        EXTI\_IMR\_MR7}}
\DoxyCodeLine{1890 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM8                        EXTI\_IMR\_MR8}}
\DoxyCodeLine{1891 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM9                        EXTI\_IMR\_MR9}}
\DoxyCodeLine{1892 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM10                       EXTI\_IMR\_MR10}}
\DoxyCodeLine{1893 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM11                       EXTI\_IMR\_MR11}}
\DoxyCodeLine{1894 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM12                       EXTI\_IMR\_MR12}}
\DoxyCodeLine{1895 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM13                       EXTI\_IMR\_MR13}}
\DoxyCodeLine{1896 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM14                       EXTI\_IMR\_MR14}}
\DoxyCodeLine{1897 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM15                       EXTI\_IMR\_MR15}}
\DoxyCodeLine{1898 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM16                       EXTI\_IMR\_MR16}}
\DoxyCodeLine{1899 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM17                       EXTI\_IMR\_MR17}}
\DoxyCodeLine{1900 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM18                       EXTI\_IMR\_MR18}}
\DoxyCodeLine{1901 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM19                       EXTI\_IMR\_MR19}}
\DoxyCodeLine{1902 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM20                       EXTI\_IMR\_MR20}}
\DoxyCodeLine{1903 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM21                       EXTI\_IMR\_MR21}}
\DoxyCodeLine{1904 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM22                       EXTI\_IMR\_MR22}}
\DoxyCodeLine{1905 \textcolor{preprocessor}{\#define EXTI\_IMR\_IM\_Pos           (0U)                                         }}
\DoxyCodeLine{1906 \textcolor{preprocessor}{\#define EXTI\_IMR\_IM\_Msk           (0x7FFFFFUL << EXTI\_IMR\_IM\_Pos)               }}
\DoxyCodeLine{1907 \textcolor{preprocessor}{\#define EXTI\_IMR\_IM               EXTI\_IMR\_IM\_Msk                              }}
\DoxyCodeLine{1909 \textcolor{comment}{/*******************  Bit definition for EXTI\_EMR register  *******************/}}
\DoxyCodeLine{1910 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR0\_Pos          (0U)                                         }}
\DoxyCodeLine{1911 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR0\_Msk          (0x1UL << EXTI\_EMR\_MR0\_Pos)                   }}
\DoxyCodeLine{1912 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR0              EXTI\_EMR\_MR0\_Msk                             }}
\DoxyCodeLine{1913 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR1\_Pos          (1U)                                         }}
\DoxyCodeLine{1914 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR1\_Msk          (0x1UL << EXTI\_EMR\_MR1\_Pos)                   }}
\DoxyCodeLine{1915 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR1              EXTI\_EMR\_MR1\_Msk                             }}
\DoxyCodeLine{1916 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR2\_Pos          (2U)                                         }}
\DoxyCodeLine{1917 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR2\_Msk          (0x1UL << EXTI\_EMR\_MR2\_Pos)                   }}
\DoxyCodeLine{1918 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR2              EXTI\_EMR\_MR2\_Msk                             }}
\DoxyCodeLine{1919 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR3\_Pos          (3U)                                         }}
\DoxyCodeLine{1920 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR3\_Msk          (0x1UL << EXTI\_EMR\_MR3\_Pos)                   }}
\DoxyCodeLine{1921 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR3              EXTI\_EMR\_MR3\_Msk                             }}
\DoxyCodeLine{1922 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR4\_Pos          (4U)                                         }}
\DoxyCodeLine{1923 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR4\_Msk          (0x1UL << EXTI\_EMR\_MR4\_Pos)                   }}
\DoxyCodeLine{1924 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR4              EXTI\_EMR\_MR4\_Msk                             }}
\DoxyCodeLine{1925 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR5\_Pos          (5U)                                         }}
\DoxyCodeLine{1926 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR5\_Msk          (0x1UL << EXTI\_EMR\_MR5\_Pos)                   }}
\DoxyCodeLine{1927 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR5              EXTI\_EMR\_MR5\_Msk                             }}
\DoxyCodeLine{1928 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR6\_Pos          (6U)                                         }}
\DoxyCodeLine{1929 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR6\_Msk          (0x1UL << EXTI\_EMR\_MR6\_Pos)                   }}
\DoxyCodeLine{1930 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR6              EXTI\_EMR\_MR6\_Msk                             }}
\DoxyCodeLine{1931 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR7\_Pos          (7U)                                         }}
\DoxyCodeLine{1932 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR7\_Msk          (0x1UL << EXTI\_EMR\_MR7\_Pos)                   }}
\DoxyCodeLine{1933 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR7              EXTI\_EMR\_MR7\_Msk                             }}
\DoxyCodeLine{1934 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR8\_Pos          (8U)                                         }}
\DoxyCodeLine{1935 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR8\_Msk          (0x1UL << EXTI\_EMR\_MR8\_Pos)                   }}
\DoxyCodeLine{1936 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR8              EXTI\_EMR\_MR8\_Msk                             }}
\DoxyCodeLine{1937 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR9\_Pos          (9U)                                         }}
\DoxyCodeLine{1938 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR9\_Msk          (0x1UL << EXTI\_EMR\_MR9\_Pos)                   }}
\DoxyCodeLine{1939 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR9              EXTI\_EMR\_MR9\_Msk                             }}
\DoxyCodeLine{1940 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR10\_Pos         (10U)                                        }}
\DoxyCodeLine{1941 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR10\_Msk         (0x1UL << EXTI\_EMR\_MR10\_Pos)                  }}
\DoxyCodeLine{1942 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR10             EXTI\_EMR\_MR10\_Msk                            }}
\DoxyCodeLine{1943 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR11\_Pos         (11U)                                        }}
\DoxyCodeLine{1944 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR11\_Msk         (0x1UL << EXTI\_EMR\_MR11\_Pos)                  }}
\DoxyCodeLine{1945 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR11             EXTI\_EMR\_MR11\_Msk                            }}
\DoxyCodeLine{1946 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR12\_Pos         (12U)                                        }}
\DoxyCodeLine{1947 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR12\_Msk         (0x1UL << EXTI\_EMR\_MR12\_Pos)                  }}
\DoxyCodeLine{1948 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR12             EXTI\_EMR\_MR12\_Msk                            }}
\DoxyCodeLine{1949 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR13\_Pos         (13U)                                        }}
\DoxyCodeLine{1950 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR13\_Msk         (0x1UL << EXTI\_EMR\_MR13\_Pos)                  }}
\DoxyCodeLine{1951 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR13             EXTI\_EMR\_MR13\_Msk                            }}
\DoxyCodeLine{1952 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR14\_Pos         (14U)                                        }}
\DoxyCodeLine{1953 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR14\_Msk         (0x1UL << EXTI\_EMR\_MR14\_Pos)                  }}
\DoxyCodeLine{1954 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR14             EXTI\_EMR\_MR14\_Msk                            }}
\DoxyCodeLine{1955 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR15\_Pos         (15U)                                        }}
\DoxyCodeLine{1956 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR15\_Msk         (0x1UL << EXTI\_EMR\_MR15\_Pos)                  }}
\DoxyCodeLine{1957 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR15             EXTI\_EMR\_MR15\_Msk                            }}
\DoxyCodeLine{1958 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR16\_Pos         (16U)                                        }}
\DoxyCodeLine{1959 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR16\_Msk         (0x1UL << EXTI\_EMR\_MR16\_Pos)                  }}
\DoxyCodeLine{1960 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR16             EXTI\_EMR\_MR16\_Msk                            }}
\DoxyCodeLine{1961 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR17\_Pos         (17U)                                        }}
\DoxyCodeLine{1962 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR17\_Msk         (0x1UL << EXTI\_EMR\_MR17\_Pos)                  }}
\DoxyCodeLine{1963 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR17             EXTI\_EMR\_MR17\_Msk                            }}
\DoxyCodeLine{1964 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR18\_Pos         (18U)                                        }}
\DoxyCodeLine{1965 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR18\_Msk         (0x1UL << EXTI\_EMR\_MR18\_Pos)                  }}
\DoxyCodeLine{1966 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR18             EXTI\_EMR\_MR18\_Msk                            }}
\DoxyCodeLine{1967 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR19\_Pos         (19U)                                        }}
\DoxyCodeLine{1968 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR19\_Msk         (0x1UL << EXTI\_EMR\_MR19\_Pos)                  }}
\DoxyCodeLine{1969 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR19             EXTI\_EMR\_MR19\_Msk                            }}
\DoxyCodeLine{1970 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR20\_Pos         (20U)                                        }}
\DoxyCodeLine{1971 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR20\_Msk         (0x1UL << EXTI\_EMR\_MR20\_Pos)                  }}
\DoxyCodeLine{1972 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR20             EXTI\_EMR\_MR20\_Msk                            }}
\DoxyCodeLine{1973 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR21\_Pos         (21U)                                        }}
\DoxyCodeLine{1974 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR21\_Msk         (0x1UL << EXTI\_EMR\_MR21\_Pos)                  }}
\DoxyCodeLine{1975 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR21             EXTI\_EMR\_MR21\_Msk                            }}
\DoxyCodeLine{1976 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR22\_Pos         (22U)                                        }}
\DoxyCodeLine{1977 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR22\_Msk         (0x1UL << EXTI\_EMR\_MR22\_Pos)                  }}
\DoxyCodeLine{1978 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR22             EXTI\_EMR\_MR22\_Msk                            }}
\DoxyCodeLine{1980 \textcolor{comment}{/* Reference Defines */}}
\DoxyCodeLine{1981 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM0                        EXTI\_EMR\_MR0}}
\DoxyCodeLine{1982 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM1                        EXTI\_EMR\_MR1}}
\DoxyCodeLine{1983 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM2                        EXTI\_EMR\_MR2}}
\DoxyCodeLine{1984 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM3                        EXTI\_EMR\_MR3}}
\DoxyCodeLine{1985 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM4                        EXTI\_EMR\_MR4}}
\DoxyCodeLine{1986 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM5                        EXTI\_EMR\_MR5}}
\DoxyCodeLine{1987 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM6                        EXTI\_EMR\_MR6}}
\DoxyCodeLine{1988 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM7                        EXTI\_EMR\_MR7}}
\DoxyCodeLine{1989 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM8                        EXTI\_EMR\_MR8}}
\DoxyCodeLine{1990 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM9                        EXTI\_EMR\_MR9}}
\DoxyCodeLine{1991 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM10                       EXTI\_EMR\_MR10}}
\DoxyCodeLine{1992 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM11                       EXTI\_EMR\_MR11}}
\DoxyCodeLine{1993 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM12                       EXTI\_EMR\_MR12}}
\DoxyCodeLine{1994 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM13                       EXTI\_EMR\_MR13}}
\DoxyCodeLine{1995 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM14                       EXTI\_EMR\_MR14}}
\DoxyCodeLine{1996 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM15                       EXTI\_EMR\_MR15}}
\DoxyCodeLine{1997 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM16                       EXTI\_EMR\_MR16}}
\DoxyCodeLine{1998 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM17                       EXTI\_EMR\_MR17}}
\DoxyCodeLine{1999 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM18                       EXTI\_EMR\_MR18}}
\DoxyCodeLine{2000 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM19                       EXTI\_EMR\_MR19}}
\DoxyCodeLine{2001 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM20                       EXTI\_EMR\_MR20}}
\DoxyCodeLine{2002 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM21                       EXTI\_EMR\_MR21}}
\DoxyCodeLine{2003 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM22                       EXTI\_EMR\_MR22}}
\DoxyCodeLine{2004 }
\DoxyCodeLine{2005 \textcolor{comment}{/******************  Bit definition for EXTI\_RTSR register  *******************/}}
\DoxyCodeLine{2006 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR0\_Pos         (0U)                                         }}
\DoxyCodeLine{2007 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR0\_Msk         (0x1UL << EXTI\_RTSR\_TR0\_Pos)                  }}
\DoxyCodeLine{2008 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR0             EXTI\_RTSR\_TR0\_Msk                            }}
\DoxyCodeLine{2009 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR1\_Pos         (1U)                                         }}
\DoxyCodeLine{2010 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR1\_Msk         (0x1UL << EXTI\_RTSR\_TR1\_Pos)                  }}
\DoxyCodeLine{2011 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR1             EXTI\_RTSR\_TR1\_Msk                            }}
\DoxyCodeLine{2012 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR2\_Pos         (2U)                                         }}
\DoxyCodeLine{2013 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR2\_Msk         (0x1UL << EXTI\_RTSR\_TR2\_Pos)                  }}
\DoxyCodeLine{2014 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR2             EXTI\_RTSR\_TR2\_Msk                            }}
\DoxyCodeLine{2015 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR3\_Pos         (3U)                                         }}
\DoxyCodeLine{2016 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR3\_Msk         (0x1UL << EXTI\_RTSR\_TR3\_Pos)                  }}
\DoxyCodeLine{2017 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR3             EXTI\_RTSR\_TR3\_Msk                            }}
\DoxyCodeLine{2018 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR4\_Pos         (4U)                                         }}
\DoxyCodeLine{2019 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR4\_Msk         (0x1UL << EXTI\_RTSR\_TR4\_Pos)                  }}
\DoxyCodeLine{2020 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR4             EXTI\_RTSR\_TR4\_Msk                            }}
\DoxyCodeLine{2021 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR5\_Pos         (5U)                                         }}
\DoxyCodeLine{2022 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR5\_Msk         (0x1UL << EXTI\_RTSR\_TR5\_Pos)                  }}
\DoxyCodeLine{2023 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR5             EXTI\_RTSR\_TR5\_Msk                            }}
\DoxyCodeLine{2024 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR6\_Pos         (6U)                                         }}
\DoxyCodeLine{2025 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR6\_Msk         (0x1UL << EXTI\_RTSR\_TR6\_Pos)                  }}
\DoxyCodeLine{2026 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR6             EXTI\_RTSR\_TR6\_Msk                            }}
\DoxyCodeLine{2027 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR7\_Pos         (7U)                                         }}
\DoxyCodeLine{2028 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR7\_Msk         (0x1UL << EXTI\_RTSR\_TR7\_Pos)                  }}
\DoxyCodeLine{2029 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR7             EXTI\_RTSR\_TR7\_Msk                            }}
\DoxyCodeLine{2030 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR8\_Pos         (8U)                                         }}
\DoxyCodeLine{2031 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR8\_Msk         (0x1UL << EXTI\_RTSR\_TR8\_Pos)                  }}
\DoxyCodeLine{2032 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR8             EXTI\_RTSR\_TR8\_Msk                            }}
\DoxyCodeLine{2033 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR9\_Pos         (9U)                                         }}
\DoxyCodeLine{2034 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR9\_Msk         (0x1UL << EXTI\_RTSR\_TR9\_Pos)                  }}
\DoxyCodeLine{2035 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR9             EXTI\_RTSR\_TR9\_Msk                            }}
\DoxyCodeLine{2036 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR10\_Pos        (10U)                                        }}
\DoxyCodeLine{2037 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR10\_Msk        (0x1UL << EXTI\_RTSR\_TR10\_Pos)                 }}
\DoxyCodeLine{2038 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR10            EXTI\_RTSR\_TR10\_Msk                           }}
\DoxyCodeLine{2039 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR11\_Pos        (11U)                                        }}
\DoxyCodeLine{2040 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR11\_Msk        (0x1UL << EXTI\_RTSR\_TR11\_Pos)                 }}
\DoxyCodeLine{2041 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR11            EXTI\_RTSR\_TR11\_Msk                           }}
\DoxyCodeLine{2042 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR12\_Pos        (12U)                                        }}
\DoxyCodeLine{2043 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR12\_Msk        (0x1UL << EXTI\_RTSR\_TR12\_Pos)                 }}
\DoxyCodeLine{2044 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR12            EXTI\_RTSR\_TR12\_Msk                           }}
\DoxyCodeLine{2045 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR13\_Pos        (13U)                                        }}
\DoxyCodeLine{2046 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR13\_Msk        (0x1UL << EXTI\_RTSR\_TR13\_Pos)                 }}
\DoxyCodeLine{2047 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR13            EXTI\_RTSR\_TR13\_Msk                           }}
\DoxyCodeLine{2048 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR14\_Pos        (14U)                                        }}
\DoxyCodeLine{2049 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR14\_Msk        (0x1UL << EXTI\_RTSR\_TR14\_Pos)                 }}
\DoxyCodeLine{2050 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR14            EXTI\_RTSR\_TR14\_Msk                           }}
\DoxyCodeLine{2051 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR15\_Pos        (15U)                                        }}
\DoxyCodeLine{2052 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR15\_Msk        (0x1UL << EXTI\_RTSR\_TR15\_Pos)                 }}
\DoxyCodeLine{2053 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR15            EXTI\_RTSR\_TR15\_Msk                           }}
\DoxyCodeLine{2054 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR16\_Pos        (16U)                                        }}
\DoxyCodeLine{2055 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR16\_Msk        (0x1UL << EXTI\_RTSR\_TR16\_Pos)                 }}
\DoxyCodeLine{2056 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR16            EXTI\_RTSR\_TR16\_Msk                           }}
\DoxyCodeLine{2057 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR17\_Pos        (17U)                                        }}
\DoxyCodeLine{2058 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR17\_Msk        (0x1UL << EXTI\_RTSR\_TR17\_Pos)                 }}
\DoxyCodeLine{2059 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR17            EXTI\_RTSR\_TR17\_Msk                           }}
\DoxyCodeLine{2060 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR18\_Pos        (18U)                                        }}
\DoxyCodeLine{2061 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR18\_Msk        (0x1UL << EXTI\_RTSR\_TR18\_Pos)                 }}
\DoxyCodeLine{2062 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR18            EXTI\_RTSR\_TR18\_Msk                           }}
\DoxyCodeLine{2063 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR19\_Pos        (19U)                                        }}
\DoxyCodeLine{2064 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR19\_Msk        (0x1UL << EXTI\_RTSR\_TR19\_Pos)                 }}
\DoxyCodeLine{2065 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR19            EXTI\_RTSR\_TR19\_Msk                           }}
\DoxyCodeLine{2066 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR20\_Pos        (20U)                                        }}
\DoxyCodeLine{2067 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR20\_Msk        (0x1UL << EXTI\_RTSR\_TR20\_Pos)                 }}
\DoxyCodeLine{2068 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR20            EXTI\_RTSR\_TR20\_Msk                           }}
\DoxyCodeLine{2069 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR21\_Pos        (21U)                                        }}
\DoxyCodeLine{2070 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR21\_Msk        (0x1UL << EXTI\_RTSR\_TR21\_Pos)                 }}
\DoxyCodeLine{2071 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR21            EXTI\_RTSR\_TR21\_Msk                           }}
\DoxyCodeLine{2072 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR22\_Pos        (22U)                                        }}
\DoxyCodeLine{2073 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR22\_Msk        (0x1UL << EXTI\_RTSR\_TR22\_Pos)                 }}
\DoxyCodeLine{2074 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR22            EXTI\_RTSR\_TR22\_Msk                           }}
\DoxyCodeLine{2076 \textcolor{comment}{/******************  Bit definition for EXTI\_FTSR register  *******************/}}
\DoxyCodeLine{2077 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR0\_Pos         (0U)                                         }}
\DoxyCodeLine{2078 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR0\_Msk         (0x1UL << EXTI\_FTSR\_TR0\_Pos)                  }}
\DoxyCodeLine{2079 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR0             EXTI\_FTSR\_TR0\_Msk                            }}
\DoxyCodeLine{2080 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR1\_Pos         (1U)                                         }}
\DoxyCodeLine{2081 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR1\_Msk         (0x1UL << EXTI\_FTSR\_TR1\_Pos)                  }}
\DoxyCodeLine{2082 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR1             EXTI\_FTSR\_TR1\_Msk                            }}
\DoxyCodeLine{2083 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR2\_Pos         (2U)                                         }}
\DoxyCodeLine{2084 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR2\_Msk         (0x1UL << EXTI\_FTSR\_TR2\_Pos)                  }}
\DoxyCodeLine{2085 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR2             EXTI\_FTSR\_TR2\_Msk                            }}
\DoxyCodeLine{2086 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR3\_Pos         (3U)                                         }}
\DoxyCodeLine{2087 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR3\_Msk         (0x1UL << EXTI\_FTSR\_TR3\_Pos)                  }}
\DoxyCodeLine{2088 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR3             EXTI\_FTSR\_TR3\_Msk                            }}
\DoxyCodeLine{2089 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR4\_Pos         (4U)                                         }}
\DoxyCodeLine{2090 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR4\_Msk         (0x1UL << EXTI\_FTSR\_TR4\_Pos)                  }}
\DoxyCodeLine{2091 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR4             EXTI\_FTSR\_TR4\_Msk                            }}
\DoxyCodeLine{2092 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR5\_Pos         (5U)                                         }}
\DoxyCodeLine{2093 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR5\_Msk         (0x1UL << EXTI\_FTSR\_TR5\_Pos)                  }}
\DoxyCodeLine{2094 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR5             EXTI\_FTSR\_TR5\_Msk                            }}
\DoxyCodeLine{2095 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR6\_Pos         (6U)                                         }}
\DoxyCodeLine{2096 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR6\_Msk         (0x1UL << EXTI\_FTSR\_TR6\_Pos)                  }}
\DoxyCodeLine{2097 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR6             EXTI\_FTSR\_TR6\_Msk                            }}
\DoxyCodeLine{2098 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR7\_Pos         (7U)                                         }}
\DoxyCodeLine{2099 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR7\_Msk         (0x1UL << EXTI\_FTSR\_TR7\_Pos)                  }}
\DoxyCodeLine{2100 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR7             EXTI\_FTSR\_TR7\_Msk                            }}
\DoxyCodeLine{2101 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR8\_Pos         (8U)                                         }}
\DoxyCodeLine{2102 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR8\_Msk         (0x1UL << EXTI\_FTSR\_TR8\_Pos)                  }}
\DoxyCodeLine{2103 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR8             EXTI\_FTSR\_TR8\_Msk                            }}
\DoxyCodeLine{2104 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR9\_Pos         (9U)                                         }}
\DoxyCodeLine{2105 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR9\_Msk         (0x1UL << EXTI\_FTSR\_TR9\_Pos)                  }}
\DoxyCodeLine{2106 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR9             EXTI\_FTSR\_TR9\_Msk                            }}
\DoxyCodeLine{2107 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR10\_Pos        (10U)                                        }}
\DoxyCodeLine{2108 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR10\_Msk        (0x1UL << EXTI\_FTSR\_TR10\_Pos)                 }}
\DoxyCodeLine{2109 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR10            EXTI\_FTSR\_TR10\_Msk                           }}
\DoxyCodeLine{2110 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR11\_Pos        (11U)                                        }}
\DoxyCodeLine{2111 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR11\_Msk        (0x1UL << EXTI\_FTSR\_TR11\_Pos)                 }}
\DoxyCodeLine{2112 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR11            EXTI\_FTSR\_TR11\_Msk                           }}
\DoxyCodeLine{2113 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR12\_Pos        (12U)                                        }}
\DoxyCodeLine{2114 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR12\_Msk        (0x1UL << EXTI\_FTSR\_TR12\_Pos)                 }}
\DoxyCodeLine{2115 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR12            EXTI\_FTSR\_TR12\_Msk                           }}
\DoxyCodeLine{2116 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR13\_Pos        (13U)                                        }}
\DoxyCodeLine{2117 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR13\_Msk        (0x1UL << EXTI\_FTSR\_TR13\_Pos)                 }}
\DoxyCodeLine{2118 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR13            EXTI\_FTSR\_TR13\_Msk                           }}
\DoxyCodeLine{2119 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR14\_Pos        (14U)                                        }}
\DoxyCodeLine{2120 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR14\_Msk        (0x1UL << EXTI\_FTSR\_TR14\_Pos)                 }}
\DoxyCodeLine{2121 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR14            EXTI\_FTSR\_TR14\_Msk                           }}
\DoxyCodeLine{2122 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR15\_Pos        (15U)                                        }}
\DoxyCodeLine{2123 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR15\_Msk        (0x1UL << EXTI\_FTSR\_TR15\_Pos)                 }}
\DoxyCodeLine{2124 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR15            EXTI\_FTSR\_TR15\_Msk                           }}
\DoxyCodeLine{2125 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR16\_Pos        (16U)                                        }}
\DoxyCodeLine{2126 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR16\_Msk        (0x1UL << EXTI\_FTSR\_TR16\_Pos)                 }}
\DoxyCodeLine{2127 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR16            EXTI\_FTSR\_TR16\_Msk                           }}
\DoxyCodeLine{2128 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR17\_Pos        (17U)                                        }}
\DoxyCodeLine{2129 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR17\_Msk        (0x1UL << EXTI\_FTSR\_TR17\_Pos)                 }}
\DoxyCodeLine{2130 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR17            EXTI\_FTSR\_TR17\_Msk                           }}
\DoxyCodeLine{2131 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR18\_Pos        (18U)                                        }}
\DoxyCodeLine{2132 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR18\_Msk        (0x1UL << EXTI\_FTSR\_TR18\_Pos)                 }}
\DoxyCodeLine{2133 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR18            EXTI\_FTSR\_TR18\_Msk                           }}
\DoxyCodeLine{2134 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR19\_Pos        (19U)                                        }}
\DoxyCodeLine{2135 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR19\_Msk        (0x1UL << EXTI\_FTSR\_TR19\_Pos)                 }}
\DoxyCodeLine{2136 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR19            EXTI\_FTSR\_TR19\_Msk                           }}
\DoxyCodeLine{2137 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR20\_Pos        (20U)                                        }}
\DoxyCodeLine{2138 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR20\_Msk        (0x1UL << EXTI\_FTSR\_TR20\_Pos)                 }}
\DoxyCodeLine{2139 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR20            EXTI\_FTSR\_TR20\_Msk                           }}
\DoxyCodeLine{2140 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR21\_Pos        (21U)                                        }}
\DoxyCodeLine{2141 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR21\_Msk        (0x1UL << EXTI\_FTSR\_TR21\_Pos)                 }}
\DoxyCodeLine{2142 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR21            EXTI\_FTSR\_TR21\_Msk                           }}
\DoxyCodeLine{2143 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR22\_Pos        (22U)                                        }}
\DoxyCodeLine{2144 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR22\_Msk        (0x1UL << EXTI\_FTSR\_TR22\_Pos)                 }}
\DoxyCodeLine{2145 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR22            EXTI\_FTSR\_TR22\_Msk                           }}
\DoxyCodeLine{2147 \textcolor{comment}{/******************  Bit definition for EXTI\_SWIER register  ******************/}}
\DoxyCodeLine{2148 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER0\_Pos     (0U)                                         }}
\DoxyCodeLine{2149 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER0\_Msk     (0x1UL << EXTI\_SWIER\_SWIER0\_Pos)              }}
\DoxyCodeLine{2150 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER0         EXTI\_SWIER\_SWIER0\_Msk                        }}
\DoxyCodeLine{2151 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER1\_Pos     (1U)                                         }}
\DoxyCodeLine{2152 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER1\_Msk     (0x1UL << EXTI\_SWIER\_SWIER1\_Pos)              }}
\DoxyCodeLine{2153 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER1         EXTI\_SWIER\_SWIER1\_Msk                        }}
\DoxyCodeLine{2154 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER2\_Pos     (2U)                                         }}
\DoxyCodeLine{2155 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER2\_Msk     (0x1UL << EXTI\_SWIER\_SWIER2\_Pos)              }}
\DoxyCodeLine{2156 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER2         EXTI\_SWIER\_SWIER2\_Msk                        }}
\DoxyCodeLine{2157 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER3\_Pos     (3U)                                         }}
\DoxyCodeLine{2158 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER3\_Msk     (0x1UL << EXTI\_SWIER\_SWIER3\_Pos)              }}
\DoxyCodeLine{2159 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER3         EXTI\_SWIER\_SWIER3\_Msk                        }}
\DoxyCodeLine{2160 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER4\_Pos     (4U)                                         }}
\DoxyCodeLine{2161 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER4\_Msk     (0x1UL << EXTI\_SWIER\_SWIER4\_Pos)              }}
\DoxyCodeLine{2162 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER4         EXTI\_SWIER\_SWIER4\_Msk                        }}
\DoxyCodeLine{2163 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER5\_Pos     (5U)                                         }}
\DoxyCodeLine{2164 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER5\_Msk     (0x1UL << EXTI\_SWIER\_SWIER5\_Pos)              }}
\DoxyCodeLine{2165 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER5         EXTI\_SWIER\_SWIER5\_Msk                        }}
\DoxyCodeLine{2166 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER6\_Pos     (6U)                                         }}
\DoxyCodeLine{2167 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER6\_Msk     (0x1UL << EXTI\_SWIER\_SWIER6\_Pos)              }}
\DoxyCodeLine{2168 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER6         EXTI\_SWIER\_SWIER6\_Msk                        }}
\DoxyCodeLine{2169 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER7\_Pos     (7U)                                         }}
\DoxyCodeLine{2170 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER7\_Msk     (0x1UL << EXTI\_SWIER\_SWIER7\_Pos)              }}
\DoxyCodeLine{2171 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER7         EXTI\_SWIER\_SWIER7\_Msk                        }}
\DoxyCodeLine{2172 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER8\_Pos     (8U)                                         }}
\DoxyCodeLine{2173 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER8\_Msk     (0x1UL << EXTI\_SWIER\_SWIER8\_Pos)              }}
\DoxyCodeLine{2174 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER8         EXTI\_SWIER\_SWIER8\_Msk                        }}
\DoxyCodeLine{2175 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER9\_Pos     (9U)                                         }}
\DoxyCodeLine{2176 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER9\_Msk     (0x1UL << EXTI\_SWIER\_SWIER9\_Pos)              }}
\DoxyCodeLine{2177 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER9         EXTI\_SWIER\_SWIER9\_Msk                        }}
\DoxyCodeLine{2178 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER10\_Pos    (10U)                                        }}
\DoxyCodeLine{2179 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER10\_Msk    (0x1UL << EXTI\_SWIER\_SWIER10\_Pos)             }}
\DoxyCodeLine{2180 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER10        EXTI\_SWIER\_SWIER10\_Msk                       }}
\DoxyCodeLine{2181 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER11\_Pos    (11U)                                        }}
\DoxyCodeLine{2182 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER11\_Msk    (0x1UL << EXTI\_SWIER\_SWIER11\_Pos)             }}
\DoxyCodeLine{2183 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER11        EXTI\_SWIER\_SWIER11\_Msk                       }}
\DoxyCodeLine{2184 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER12\_Pos    (12U)                                        }}
\DoxyCodeLine{2185 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER12\_Msk    (0x1UL << EXTI\_SWIER\_SWIER12\_Pos)             }}
\DoxyCodeLine{2186 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER12        EXTI\_SWIER\_SWIER12\_Msk                       }}
\DoxyCodeLine{2187 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER13\_Pos    (13U)                                        }}
\DoxyCodeLine{2188 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER13\_Msk    (0x1UL << EXTI\_SWIER\_SWIER13\_Pos)             }}
\DoxyCodeLine{2189 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER13        EXTI\_SWIER\_SWIER13\_Msk                       }}
\DoxyCodeLine{2190 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER14\_Pos    (14U)                                        }}
\DoxyCodeLine{2191 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER14\_Msk    (0x1UL << EXTI\_SWIER\_SWIER14\_Pos)             }}
\DoxyCodeLine{2192 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER14        EXTI\_SWIER\_SWIER14\_Msk                       }}
\DoxyCodeLine{2193 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER15\_Pos    (15U)                                        }}
\DoxyCodeLine{2194 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER15\_Msk    (0x1UL << EXTI\_SWIER\_SWIER15\_Pos)             }}
\DoxyCodeLine{2195 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER15        EXTI\_SWIER\_SWIER15\_Msk                       }}
\DoxyCodeLine{2196 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER16\_Pos    (16U)                                        }}
\DoxyCodeLine{2197 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER16\_Msk    (0x1UL << EXTI\_SWIER\_SWIER16\_Pos)             }}
\DoxyCodeLine{2198 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER16        EXTI\_SWIER\_SWIER16\_Msk                       }}
\DoxyCodeLine{2199 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER17\_Pos    (17U)                                        }}
\DoxyCodeLine{2200 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER17\_Msk    (0x1UL << EXTI\_SWIER\_SWIER17\_Pos)             }}
\DoxyCodeLine{2201 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER17        EXTI\_SWIER\_SWIER17\_Msk                       }}
\DoxyCodeLine{2202 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER18\_Pos    (18U)                                        }}
\DoxyCodeLine{2203 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER18\_Msk    (0x1UL << EXTI\_SWIER\_SWIER18\_Pos)             }}
\DoxyCodeLine{2204 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER18        EXTI\_SWIER\_SWIER18\_Msk                       }}
\DoxyCodeLine{2205 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER19\_Pos    (19U)                                        }}
\DoxyCodeLine{2206 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER19\_Msk    (0x1UL << EXTI\_SWIER\_SWIER19\_Pos)             }}
\DoxyCodeLine{2207 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER19        EXTI\_SWIER\_SWIER19\_Msk                       }}
\DoxyCodeLine{2208 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER20\_Pos    (20U)                                        }}
\DoxyCodeLine{2209 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER20\_Msk    (0x1UL << EXTI\_SWIER\_SWIER20\_Pos)             }}
\DoxyCodeLine{2210 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER20        EXTI\_SWIER\_SWIER20\_Msk                       }}
\DoxyCodeLine{2211 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER21\_Pos    (21U)                                        }}
\DoxyCodeLine{2212 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER21\_Msk    (0x1UL << EXTI\_SWIER\_SWIER21\_Pos)             }}
\DoxyCodeLine{2213 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER21        EXTI\_SWIER\_SWIER21\_Msk                       }}
\DoxyCodeLine{2214 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER22\_Pos    (22U)                                        }}
\DoxyCodeLine{2215 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER22\_Msk    (0x1UL << EXTI\_SWIER\_SWIER22\_Pos)             }}
\DoxyCodeLine{2216 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER22        EXTI\_SWIER\_SWIER22\_Msk                       }}
\DoxyCodeLine{2218 \textcolor{comment}{/*******************  Bit definition for EXTI\_PR register  ********************/}}
\DoxyCodeLine{2219 \textcolor{preprocessor}{\#define EXTI\_PR\_PR0\_Pos           (0U)                                         }}
\DoxyCodeLine{2220 \textcolor{preprocessor}{\#define EXTI\_PR\_PR0\_Msk           (0x1UL << EXTI\_PR\_PR0\_Pos)                    }}
\DoxyCodeLine{2221 \textcolor{preprocessor}{\#define EXTI\_PR\_PR0               EXTI\_PR\_PR0\_Msk                              }}
\DoxyCodeLine{2222 \textcolor{preprocessor}{\#define EXTI\_PR\_PR1\_Pos           (1U)                                         }}
\DoxyCodeLine{2223 \textcolor{preprocessor}{\#define EXTI\_PR\_PR1\_Msk           (0x1UL << EXTI\_PR\_PR1\_Pos)                    }}
\DoxyCodeLine{2224 \textcolor{preprocessor}{\#define EXTI\_PR\_PR1               EXTI\_PR\_PR1\_Msk                              }}
\DoxyCodeLine{2225 \textcolor{preprocessor}{\#define EXTI\_PR\_PR2\_Pos           (2U)                                         }}
\DoxyCodeLine{2226 \textcolor{preprocessor}{\#define EXTI\_PR\_PR2\_Msk           (0x1UL << EXTI\_PR\_PR2\_Pos)                    }}
\DoxyCodeLine{2227 \textcolor{preprocessor}{\#define EXTI\_PR\_PR2               EXTI\_PR\_PR2\_Msk                              }}
\DoxyCodeLine{2228 \textcolor{preprocessor}{\#define EXTI\_PR\_PR3\_Pos           (3U)                                         }}
\DoxyCodeLine{2229 \textcolor{preprocessor}{\#define EXTI\_PR\_PR3\_Msk           (0x1UL << EXTI\_PR\_PR3\_Pos)                    }}
\DoxyCodeLine{2230 \textcolor{preprocessor}{\#define EXTI\_PR\_PR3               EXTI\_PR\_PR3\_Msk                              }}
\DoxyCodeLine{2231 \textcolor{preprocessor}{\#define EXTI\_PR\_PR4\_Pos           (4U)                                         }}
\DoxyCodeLine{2232 \textcolor{preprocessor}{\#define EXTI\_PR\_PR4\_Msk           (0x1UL << EXTI\_PR\_PR4\_Pos)                    }}
\DoxyCodeLine{2233 \textcolor{preprocessor}{\#define EXTI\_PR\_PR4               EXTI\_PR\_PR4\_Msk                              }}
\DoxyCodeLine{2234 \textcolor{preprocessor}{\#define EXTI\_PR\_PR5\_Pos           (5U)                                         }}
\DoxyCodeLine{2235 \textcolor{preprocessor}{\#define EXTI\_PR\_PR5\_Msk           (0x1UL << EXTI\_PR\_PR5\_Pos)                    }}
\DoxyCodeLine{2236 \textcolor{preprocessor}{\#define EXTI\_PR\_PR5               EXTI\_PR\_PR5\_Msk                              }}
\DoxyCodeLine{2237 \textcolor{preprocessor}{\#define EXTI\_PR\_PR6\_Pos           (6U)                                         }}
\DoxyCodeLine{2238 \textcolor{preprocessor}{\#define EXTI\_PR\_PR6\_Msk           (0x1UL << EXTI\_PR\_PR6\_Pos)                    }}
\DoxyCodeLine{2239 \textcolor{preprocessor}{\#define EXTI\_PR\_PR6               EXTI\_PR\_PR6\_Msk                              }}
\DoxyCodeLine{2240 \textcolor{preprocessor}{\#define EXTI\_PR\_PR7\_Pos           (7U)                                         }}
\DoxyCodeLine{2241 \textcolor{preprocessor}{\#define EXTI\_PR\_PR7\_Msk           (0x1UL << EXTI\_PR\_PR7\_Pos)                    }}
\DoxyCodeLine{2242 \textcolor{preprocessor}{\#define EXTI\_PR\_PR7               EXTI\_PR\_PR7\_Msk                              }}
\DoxyCodeLine{2243 \textcolor{preprocessor}{\#define EXTI\_PR\_PR8\_Pos           (8U)                                         }}
\DoxyCodeLine{2244 \textcolor{preprocessor}{\#define EXTI\_PR\_PR8\_Msk           (0x1UL << EXTI\_PR\_PR8\_Pos)                    }}
\DoxyCodeLine{2245 \textcolor{preprocessor}{\#define EXTI\_PR\_PR8               EXTI\_PR\_PR8\_Msk                              }}
\DoxyCodeLine{2246 \textcolor{preprocessor}{\#define EXTI\_PR\_PR9\_Pos           (9U)                                         }}
\DoxyCodeLine{2247 \textcolor{preprocessor}{\#define EXTI\_PR\_PR9\_Msk           (0x1UL << EXTI\_PR\_PR9\_Pos)                    }}
\DoxyCodeLine{2248 \textcolor{preprocessor}{\#define EXTI\_PR\_PR9               EXTI\_PR\_PR9\_Msk                              }}
\DoxyCodeLine{2249 \textcolor{preprocessor}{\#define EXTI\_PR\_PR10\_Pos          (10U)                                        }}
\DoxyCodeLine{2250 \textcolor{preprocessor}{\#define EXTI\_PR\_PR10\_Msk          (0x1UL << EXTI\_PR\_PR10\_Pos)                   }}
\DoxyCodeLine{2251 \textcolor{preprocessor}{\#define EXTI\_PR\_PR10              EXTI\_PR\_PR10\_Msk                             }}
\DoxyCodeLine{2252 \textcolor{preprocessor}{\#define EXTI\_PR\_PR11\_Pos          (11U)                                        }}
\DoxyCodeLine{2253 \textcolor{preprocessor}{\#define EXTI\_PR\_PR11\_Msk          (0x1UL << EXTI\_PR\_PR11\_Pos)                   }}
\DoxyCodeLine{2254 \textcolor{preprocessor}{\#define EXTI\_PR\_PR11              EXTI\_PR\_PR11\_Msk                             }}
\DoxyCodeLine{2255 \textcolor{preprocessor}{\#define EXTI\_PR\_PR12\_Pos          (12U)                                        }}
\DoxyCodeLine{2256 \textcolor{preprocessor}{\#define EXTI\_PR\_PR12\_Msk          (0x1UL << EXTI\_PR\_PR12\_Pos)                   }}
\DoxyCodeLine{2257 \textcolor{preprocessor}{\#define EXTI\_PR\_PR12              EXTI\_PR\_PR12\_Msk                             }}
\DoxyCodeLine{2258 \textcolor{preprocessor}{\#define EXTI\_PR\_PR13\_Pos          (13U)                                        }}
\DoxyCodeLine{2259 \textcolor{preprocessor}{\#define EXTI\_PR\_PR13\_Msk          (0x1UL << EXTI\_PR\_PR13\_Pos)                   }}
\DoxyCodeLine{2260 \textcolor{preprocessor}{\#define EXTI\_PR\_PR13              EXTI\_PR\_PR13\_Msk                             }}
\DoxyCodeLine{2261 \textcolor{preprocessor}{\#define EXTI\_PR\_PR14\_Pos          (14U)                                        }}
\DoxyCodeLine{2262 \textcolor{preprocessor}{\#define EXTI\_PR\_PR14\_Msk          (0x1UL << EXTI\_PR\_PR14\_Pos)                   }}
\DoxyCodeLine{2263 \textcolor{preprocessor}{\#define EXTI\_PR\_PR14              EXTI\_PR\_PR14\_Msk                             }}
\DoxyCodeLine{2264 \textcolor{preprocessor}{\#define EXTI\_PR\_PR15\_Pos          (15U)                                        }}
\DoxyCodeLine{2265 \textcolor{preprocessor}{\#define EXTI\_PR\_PR15\_Msk          (0x1UL << EXTI\_PR\_PR15\_Pos)                   }}
\DoxyCodeLine{2266 \textcolor{preprocessor}{\#define EXTI\_PR\_PR15              EXTI\_PR\_PR15\_Msk                             }}
\DoxyCodeLine{2267 \textcolor{preprocessor}{\#define EXTI\_PR\_PR16\_Pos          (16U)                                        }}
\DoxyCodeLine{2268 \textcolor{preprocessor}{\#define EXTI\_PR\_PR16\_Msk          (0x1UL << EXTI\_PR\_PR16\_Pos)                   }}
\DoxyCodeLine{2269 \textcolor{preprocessor}{\#define EXTI\_PR\_PR16              EXTI\_PR\_PR16\_Msk                             }}
\DoxyCodeLine{2270 \textcolor{preprocessor}{\#define EXTI\_PR\_PR17\_Pos          (17U)                                        }}
\DoxyCodeLine{2271 \textcolor{preprocessor}{\#define EXTI\_PR\_PR17\_Msk          (0x1UL << EXTI\_PR\_PR17\_Pos)                   }}
\DoxyCodeLine{2272 \textcolor{preprocessor}{\#define EXTI\_PR\_PR17              EXTI\_PR\_PR17\_Msk                             }}
\DoxyCodeLine{2273 \textcolor{preprocessor}{\#define EXTI\_PR\_PR18\_Pos          (18U)                                        }}
\DoxyCodeLine{2274 \textcolor{preprocessor}{\#define EXTI\_PR\_PR18\_Msk          (0x1UL << EXTI\_PR\_PR18\_Pos)                   }}
\DoxyCodeLine{2275 \textcolor{preprocessor}{\#define EXTI\_PR\_PR18              EXTI\_PR\_PR18\_Msk                             }}
\DoxyCodeLine{2276 \textcolor{preprocessor}{\#define EXTI\_PR\_PR19\_Pos          (19U)                                        }}
\DoxyCodeLine{2277 \textcolor{preprocessor}{\#define EXTI\_PR\_PR19\_Msk          (0x1UL << EXTI\_PR\_PR19\_Pos)                   }}
\DoxyCodeLine{2278 \textcolor{preprocessor}{\#define EXTI\_PR\_PR19              EXTI\_PR\_PR19\_Msk                             }}
\DoxyCodeLine{2279 \textcolor{preprocessor}{\#define EXTI\_PR\_PR20\_Pos          (20U)                                        }}
\DoxyCodeLine{2280 \textcolor{preprocessor}{\#define EXTI\_PR\_PR20\_Msk          (0x1UL << EXTI\_PR\_PR20\_Pos)                   }}
\DoxyCodeLine{2281 \textcolor{preprocessor}{\#define EXTI\_PR\_PR20              EXTI\_PR\_PR20\_Msk                             }}
\DoxyCodeLine{2282 \textcolor{preprocessor}{\#define EXTI\_PR\_PR21\_Pos          (21U)                                        }}
\DoxyCodeLine{2283 \textcolor{preprocessor}{\#define EXTI\_PR\_PR21\_Msk          (0x1UL << EXTI\_PR\_PR21\_Pos)                   }}
\DoxyCodeLine{2284 \textcolor{preprocessor}{\#define EXTI\_PR\_PR21              EXTI\_PR\_PR21\_Msk                             }}
\DoxyCodeLine{2285 \textcolor{preprocessor}{\#define EXTI\_PR\_PR22\_Pos          (22U)                                        }}
\DoxyCodeLine{2286 \textcolor{preprocessor}{\#define EXTI\_PR\_PR22\_Msk          (0x1UL << EXTI\_PR\_PR22\_Pos)                   }}
\DoxyCodeLine{2287 \textcolor{preprocessor}{\#define EXTI\_PR\_PR22              EXTI\_PR\_PR22\_Msk                             }}
\DoxyCodeLine{2289 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2290 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2291 \textcolor{comment}{/*                                    FLASH                                   */}}
\DoxyCodeLine{2292 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2293 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2294 \textcolor{comment}{/*******************  Bits definition for FLASH\_ACR register  *****************/}}
\DoxyCodeLine{2295 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_Pos          (0U)}}
\DoxyCodeLine{2296 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_Msk          (0x7UL << FLASH\_ACR\_LATENCY\_Pos)         }}
\DoxyCodeLine{2297 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY              FLASH\_ACR\_LATENCY\_Msk}}
\DoxyCodeLine{2298 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_0WS          0x00000000U}}
\DoxyCodeLine{2299 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_1WS          0x00000001U}}
\DoxyCodeLine{2300 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_2WS          0x00000002U}}
\DoxyCodeLine{2301 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_3WS          0x00000003U}}
\DoxyCodeLine{2302 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_4WS          0x00000004U}}
\DoxyCodeLine{2303 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_5WS          0x00000005U}}
\DoxyCodeLine{2304 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_6WS          0x00000006U}}
\DoxyCodeLine{2305 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_7WS          0x00000007U}}
\DoxyCodeLine{2306 }
\DoxyCodeLine{2307 }
\DoxyCodeLine{2308 \textcolor{preprocessor}{\#define FLASH\_ACR\_PRFTEN\_Pos           (8U)                                    }}
\DoxyCodeLine{2309 \textcolor{preprocessor}{\#define FLASH\_ACR\_PRFTEN\_Msk           (0x1UL << FLASH\_ACR\_PRFTEN\_Pos)          }}
\DoxyCodeLine{2310 \textcolor{preprocessor}{\#define FLASH\_ACR\_PRFTEN               FLASH\_ACR\_PRFTEN\_Msk                    }}
\DoxyCodeLine{2311 \textcolor{preprocessor}{\#define FLASH\_ACR\_ICEN\_Pos             (9U)                                    }}
\DoxyCodeLine{2312 \textcolor{preprocessor}{\#define FLASH\_ACR\_ICEN\_Msk             (0x1UL << FLASH\_ACR\_ICEN\_Pos)            }}
\DoxyCodeLine{2313 \textcolor{preprocessor}{\#define FLASH\_ACR\_ICEN                 FLASH\_ACR\_ICEN\_Msk                      }}
\DoxyCodeLine{2314 \textcolor{preprocessor}{\#define FLASH\_ACR\_DCEN\_Pos             (10U)                                   }}
\DoxyCodeLine{2315 \textcolor{preprocessor}{\#define FLASH\_ACR\_DCEN\_Msk             (0x1UL << FLASH\_ACR\_DCEN\_Pos)            }}
\DoxyCodeLine{2316 \textcolor{preprocessor}{\#define FLASH\_ACR\_DCEN                 FLASH\_ACR\_DCEN\_Msk                      }}
\DoxyCodeLine{2317 \textcolor{preprocessor}{\#define FLASH\_ACR\_ICRST\_Pos            (11U)                                   }}
\DoxyCodeLine{2318 \textcolor{preprocessor}{\#define FLASH\_ACR\_ICRST\_Msk            (0x1UL << FLASH\_ACR\_ICRST\_Pos)           }}
\DoxyCodeLine{2319 \textcolor{preprocessor}{\#define FLASH\_ACR\_ICRST                FLASH\_ACR\_ICRST\_Msk                     }}
\DoxyCodeLine{2320 \textcolor{preprocessor}{\#define FLASH\_ACR\_DCRST\_Pos            (12U)                                   }}
\DoxyCodeLine{2321 \textcolor{preprocessor}{\#define FLASH\_ACR\_DCRST\_Msk            (0x1UL << FLASH\_ACR\_DCRST\_Pos)           }}
\DoxyCodeLine{2322 \textcolor{preprocessor}{\#define FLASH\_ACR\_DCRST                FLASH\_ACR\_DCRST\_Msk                     }}
\DoxyCodeLine{2323 \textcolor{preprocessor}{\#define FLASH\_ACR\_BYTE0\_ADDRESS\_Pos    (10U)                                   }}
\DoxyCodeLine{2324 \textcolor{preprocessor}{\#define FLASH\_ACR\_BYTE0\_ADDRESS\_Msk    (0x10008FUL << FLASH\_ACR\_BYTE0\_ADDRESS\_Pos) }}
\DoxyCodeLine{2325 \textcolor{preprocessor}{\#define FLASH\_ACR\_BYTE0\_ADDRESS        FLASH\_ACR\_BYTE0\_ADDRESS\_Msk             }}
\DoxyCodeLine{2326 \textcolor{preprocessor}{\#define FLASH\_ACR\_BYTE2\_ADDRESS\_Pos    (0U)                                    }}
\DoxyCodeLine{2327 \textcolor{preprocessor}{\#define FLASH\_ACR\_BYTE2\_ADDRESS\_Msk    (0x40023C03UL << FLASH\_ACR\_BYTE2\_ADDRESS\_Pos) }}
\DoxyCodeLine{2328 \textcolor{preprocessor}{\#define FLASH\_ACR\_BYTE2\_ADDRESS        FLASH\_ACR\_BYTE2\_ADDRESS\_Msk             }}
\DoxyCodeLine{2329 }
\DoxyCodeLine{2330 \textcolor{comment}{/*******************  Bits definition for FLASH\_SR register  ******************/}}
\DoxyCodeLine{2331 \textcolor{preprocessor}{\#define FLASH\_SR\_EOP\_Pos               (0U)                                    }}
\DoxyCodeLine{2332 \textcolor{preprocessor}{\#define FLASH\_SR\_EOP\_Msk               (0x1UL << FLASH\_SR\_EOP\_Pos)              }}
\DoxyCodeLine{2333 \textcolor{preprocessor}{\#define FLASH\_SR\_EOP                   FLASH\_SR\_EOP\_Msk                        }}
\DoxyCodeLine{2334 \textcolor{preprocessor}{\#define FLASH\_SR\_SOP\_Pos               (1U)                                    }}
\DoxyCodeLine{2335 \textcolor{preprocessor}{\#define FLASH\_SR\_SOP\_Msk               (0x1UL << FLASH\_SR\_SOP\_Pos)              }}
\DoxyCodeLine{2336 \textcolor{preprocessor}{\#define FLASH\_SR\_SOP                   FLASH\_SR\_SOP\_Msk                        }}
\DoxyCodeLine{2337 \textcolor{preprocessor}{\#define FLASH\_SR\_WRPERR\_Pos            (4U)                                    }}
\DoxyCodeLine{2338 \textcolor{preprocessor}{\#define FLASH\_SR\_WRPERR\_Msk            (0x1UL << FLASH\_SR\_WRPERR\_Pos)           }}
\DoxyCodeLine{2339 \textcolor{preprocessor}{\#define FLASH\_SR\_WRPERR                FLASH\_SR\_WRPERR\_Msk                     }}
\DoxyCodeLine{2340 \textcolor{preprocessor}{\#define FLASH\_SR\_PGAERR\_Pos            (5U)                                    }}
\DoxyCodeLine{2341 \textcolor{preprocessor}{\#define FLASH\_SR\_PGAERR\_Msk            (0x1UL << FLASH\_SR\_PGAERR\_Pos)           }}
\DoxyCodeLine{2342 \textcolor{preprocessor}{\#define FLASH\_SR\_PGAERR                FLASH\_SR\_PGAERR\_Msk                     }}
\DoxyCodeLine{2343 \textcolor{preprocessor}{\#define FLASH\_SR\_PGPERR\_Pos            (6U)                                    }}
\DoxyCodeLine{2344 \textcolor{preprocessor}{\#define FLASH\_SR\_PGPERR\_Msk            (0x1UL << FLASH\_SR\_PGPERR\_Pos)           }}
\DoxyCodeLine{2345 \textcolor{preprocessor}{\#define FLASH\_SR\_PGPERR                FLASH\_SR\_PGPERR\_Msk                     }}
\DoxyCodeLine{2346 \textcolor{preprocessor}{\#define FLASH\_SR\_PGSERR\_Pos            (7U)                                    }}
\DoxyCodeLine{2347 \textcolor{preprocessor}{\#define FLASH\_SR\_PGSERR\_Msk            (0x1UL << FLASH\_SR\_PGSERR\_Pos)           }}
\DoxyCodeLine{2348 \textcolor{preprocessor}{\#define FLASH\_SR\_PGSERR                FLASH\_SR\_PGSERR\_Msk                     }}
\DoxyCodeLine{2349 \textcolor{preprocessor}{\#define FLASH\_SR\_RDERR\_Pos            (8U)                                    }}
\DoxyCodeLine{2350 \textcolor{preprocessor}{\#define FLASH\_SR\_RDERR\_Msk            (0x1UL << FLASH\_SR\_RDERR\_Pos)             }}
\DoxyCodeLine{2351 \textcolor{preprocessor}{\#define FLASH\_SR\_RDERR                FLASH\_SR\_RDERR\_Msk                     }}
\DoxyCodeLine{2352 \textcolor{preprocessor}{\#define FLASH\_SR\_BSY\_Pos               (16U)                                   }}
\DoxyCodeLine{2353 \textcolor{preprocessor}{\#define FLASH\_SR\_BSY\_Msk               (0x1UL << FLASH\_SR\_BSY\_Pos)              }}
\DoxyCodeLine{2354 \textcolor{preprocessor}{\#define FLASH\_SR\_BSY                   FLASH\_SR\_BSY\_Msk                        }}
\DoxyCodeLine{2355 }
\DoxyCodeLine{2356 \textcolor{comment}{/*******************  Bits definition for FLASH\_CR register  ******************/}}
\DoxyCodeLine{2357 \textcolor{preprocessor}{\#define FLASH\_CR\_PG\_Pos                (0U)                                    }}
\DoxyCodeLine{2358 \textcolor{preprocessor}{\#define FLASH\_CR\_PG\_Msk                (0x1UL << FLASH\_CR\_PG\_Pos)               }}
\DoxyCodeLine{2359 \textcolor{preprocessor}{\#define FLASH\_CR\_PG                    FLASH\_CR\_PG\_Msk                         }}
\DoxyCodeLine{2360 \textcolor{preprocessor}{\#define FLASH\_CR\_SER\_Pos               (1U)                                    }}
\DoxyCodeLine{2361 \textcolor{preprocessor}{\#define FLASH\_CR\_SER\_Msk               (0x1UL << FLASH\_CR\_SER\_Pos)              }}
\DoxyCodeLine{2362 \textcolor{preprocessor}{\#define FLASH\_CR\_SER                   FLASH\_CR\_SER\_Msk                        }}
\DoxyCodeLine{2363 \textcolor{preprocessor}{\#define FLASH\_CR\_MER\_Pos               (2U)                                    }}
\DoxyCodeLine{2364 \textcolor{preprocessor}{\#define FLASH\_CR\_MER\_Msk               (0x1UL << FLASH\_CR\_MER\_Pos)              }}
\DoxyCodeLine{2365 \textcolor{preprocessor}{\#define FLASH\_CR\_MER                   FLASH\_CR\_MER\_Msk                        }}
\DoxyCodeLine{2366 \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_Pos               (3U)                                    }}
\DoxyCodeLine{2367 \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_Msk               (0x1FUL << FLASH\_CR\_SNB\_Pos)             }}
\DoxyCodeLine{2368 \textcolor{preprocessor}{\#define FLASH\_CR\_SNB                   FLASH\_CR\_SNB\_Msk                        }}
\DoxyCodeLine{2369 \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_0                 (0x01UL << FLASH\_CR\_SNB\_Pos)             }}
\DoxyCodeLine{2370 \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_1                 (0x02UL << FLASH\_CR\_SNB\_Pos)             }}
\DoxyCodeLine{2371 \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_2                 (0x04UL << FLASH\_CR\_SNB\_Pos)             }}
\DoxyCodeLine{2372 \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_3                 (0x08UL << FLASH\_CR\_SNB\_Pos)             }}
\DoxyCodeLine{2373 \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_4                 (0x10UL << FLASH\_CR\_SNB\_Pos)             }}
\DoxyCodeLine{2374 \textcolor{preprocessor}{\#define FLASH\_CR\_PSIZE\_Pos             (8U)                                    }}
\DoxyCodeLine{2375 \textcolor{preprocessor}{\#define FLASH\_CR\_PSIZE\_Msk             (0x3UL << FLASH\_CR\_PSIZE\_Pos)            }}
\DoxyCodeLine{2376 \textcolor{preprocessor}{\#define FLASH\_CR\_PSIZE                 FLASH\_CR\_PSIZE\_Msk                      }}
\DoxyCodeLine{2377 \textcolor{preprocessor}{\#define FLASH\_CR\_PSIZE\_0               (0x1UL << FLASH\_CR\_PSIZE\_Pos)            }}
\DoxyCodeLine{2378 \textcolor{preprocessor}{\#define FLASH\_CR\_PSIZE\_1               (0x2UL << FLASH\_CR\_PSIZE\_Pos)            }}
\DoxyCodeLine{2379 \textcolor{preprocessor}{\#define FLASH\_CR\_STRT\_Pos              (16U)                                   }}
\DoxyCodeLine{2380 \textcolor{preprocessor}{\#define FLASH\_CR\_STRT\_Msk              (0x1UL << FLASH\_CR\_STRT\_Pos)             }}
\DoxyCodeLine{2381 \textcolor{preprocessor}{\#define FLASH\_CR\_STRT                  FLASH\_CR\_STRT\_Msk                       }}
\DoxyCodeLine{2382 \textcolor{preprocessor}{\#define FLASH\_CR\_EOPIE\_Pos             (24U)                                   }}
\DoxyCodeLine{2383 \textcolor{preprocessor}{\#define FLASH\_CR\_EOPIE\_Msk             (0x1UL << FLASH\_CR\_EOPIE\_Pos)            }}
\DoxyCodeLine{2384 \textcolor{preprocessor}{\#define FLASH\_CR\_EOPIE                 FLASH\_CR\_EOPIE\_Msk                      }}
\DoxyCodeLine{2385 \textcolor{preprocessor}{\#define FLASH\_CR\_ERRIE\_Pos             (25U)}}
\DoxyCodeLine{2386 \textcolor{preprocessor}{\#define FLASH\_CR\_ERRIE\_Msk             (0x1UL << FLASH\_CR\_ERRIE\_Pos)}}
\DoxyCodeLine{2387 \textcolor{preprocessor}{\#define FLASH\_CR\_ERRIE                 FLASH\_CR\_ERRIE\_Msk}}
\DoxyCodeLine{2388 \textcolor{preprocessor}{\#define FLASH\_CR\_LOCK\_Pos              (31U)                                   }}
\DoxyCodeLine{2389 \textcolor{preprocessor}{\#define FLASH\_CR\_LOCK\_Msk              (0x1UL << FLASH\_CR\_LOCK\_Pos)             }}
\DoxyCodeLine{2390 \textcolor{preprocessor}{\#define FLASH\_CR\_LOCK                  FLASH\_CR\_LOCK\_Msk                       }}
\DoxyCodeLine{2391 }
\DoxyCodeLine{2392 \textcolor{comment}{/*******************  Bits definition for FLASH\_OPTCR register  ***************/}}
\DoxyCodeLine{2393 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_OPTLOCK\_Pos        (0U)                                    }}
\DoxyCodeLine{2394 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_OPTLOCK\_Msk        (0x1UL << FLASH\_OPTCR\_OPTLOCK\_Pos)       }}
\DoxyCodeLine{2395 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_OPTLOCK            FLASH\_OPTCR\_OPTLOCK\_Msk                 }}
\DoxyCodeLine{2396 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_OPTSTRT\_Pos        (1U)                                    }}
\DoxyCodeLine{2397 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_OPTSTRT\_Msk        (0x1UL << FLASH\_OPTCR\_OPTSTRT\_Pos)       }}
\DoxyCodeLine{2398 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_OPTSTRT            FLASH\_OPTCR\_OPTSTRT\_Msk                 }}
\DoxyCodeLine{2399 }
\DoxyCodeLine{2400 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_BOR\_LEV\_0          0x00000004U                             }}
\DoxyCodeLine{2401 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_BOR\_LEV\_1          0x00000008U                             }}
\DoxyCodeLine{2402 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_BOR\_LEV\_Pos        (2U)                                    }}
\DoxyCodeLine{2403 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_BOR\_LEV\_Msk        (0x3UL << FLASH\_OPTCR\_BOR\_LEV\_Pos)       }}
\DoxyCodeLine{2404 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_BOR\_LEV            FLASH\_OPTCR\_BOR\_LEV\_Msk                 }}
\DoxyCodeLine{2405 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_WDG\_SW\_Pos         (5U)                                    }}
\DoxyCodeLine{2406 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_WDG\_SW\_Msk         (0x1UL << FLASH\_OPTCR\_WDG\_SW\_Pos)        }}
\DoxyCodeLine{2407 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_WDG\_SW             FLASH\_OPTCR\_WDG\_SW\_Msk                  }}
\DoxyCodeLine{2408 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nRST\_STOP\_Pos      (6U)                                    }}
\DoxyCodeLine{2409 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nRST\_STOP\_Msk      (0x1UL << FLASH\_OPTCR\_nRST\_STOP\_Pos)     }}
\DoxyCodeLine{2410 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nRST\_STOP          FLASH\_OPTCR\_nRST\_STOP\_Msk               }}
\DoxyCodeLine{2411 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nRST\_STDBY\_Pos     (7U)                                    }}
\DoxyCodeLine{2412 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nRST\_STDBY\_Msk     (0x1UL << FLASH\_OPTCR\_nRST\_STDBY\_Pos)    }}
\DoxyCodeLine{2413 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nRST\_STDBY         FLASH\_OPTCR\_nRST\_STDBY\_Msk              }}
\DoxyCodeLine{2414 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_Pos            (8U)                                    }}
\DoxyCodeLine{2415 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_Msk            (0xFFUL << FLASH\_OPTCR\_RDP\_Pos)          }}
\DoxyCodeLine{2416 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP                FLASH\_OPTCR\_RDP\_Msk                     }}
\DoxyCodeLine{2417 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_0              (0x01UL << FLASH\_OPTCR\_RDP\_Pos)          }}
\DoxyCodeLine{2418 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_1              (0x02UL << FLASH\_OPTCR\_RDP\_Pos)          }}
\DoxyCodeLine{2419 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_2              (0x04UL << FLASH\_OPTCR\_RDP\_Pos)          }}
\DoxyCodeLine{2420 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_3              (0x08UL << FLASH\_OPTCR\_RDP\_Pos)          }}
\DoxyCodeLine{2421 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_4              (0x10UL << FLASH\_OPTCR\_RDP\_Pos)          }}
\DoxyCodeLine{2422 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_5              (0x20UL << FLASH\_OPTCR\_RDP\_Pos)          }}
\DoxyCodeLine{2423 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_6              (0x40UL << FLASH\_OPTCR\_RDP\_Pos)          }}
\DoxyCodeLine{2424 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_7              (0x80UL << FLASH\_OPTCR\_RDP\_Pos)          }}
\DoxyCodeLine{2425 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_Pos           (16U)                                   }}
\DoxyCodeLine{2426 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_Msk           (0xFFFUL << FLASH\_OPTCR\_nWRP\_Pos)        }}
\DoxyCodeLine{2427 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP               FLASH\_OPTCR\_nWRP\_Msk                    }}
\DoxyCodeLine{2428 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_0             0x00010000U                             }}
\DoxyCodeLine{2429 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_1             0x00020000U                             }}
\DoxyCodeLine{2430 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_2             0x00040000U                             }}
\DoxyCodeLine{2431 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_3             0x00080000U                             }}
\DoxyCodeLine{2432 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_4             0x00100000U                             }}
\DoxyCodeLine{2433 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_5             0x00200000U                             }}
\DoxyCodeLine{2434 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_6             0x00400000U                             }}
\DoxyCodeLine{2435 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_7             0x00800000U                             }}
\DoxyCodeLine{2436 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_8             0x01000000U                             }}
\DoxyCodeLine{2437 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_9             0x02000000U                             }}
\DoxyCodeLine{2438 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_10            0x04000000U                             }}
\DoxyCodeLine{2439 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_11            0x08000000U                             }}
\DoxyCodeLine{2440                                              }
\DoxyCodeLine{2441 \textcolor{comment}{/******************  Bits definition for FLASH\_OPTCR1 register  ***************/}}
\DoxyCodeLine{2442 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_Pos          (16U)                                   }}
\DoxyCodeLine{2443 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_Msk          (0xFFFUL << FLASH\_OPTCR1\_nWRP\_Pos)       }}
\DoxyCodeLine{2444 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP              FLASH\_OPTCR1\_nWRP\_Msk                   }}
\DoxyCodeLine{2445 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_0            (0x001UL << FLASH\_OPTCR1\_nWRP\_Pos)       }}
\DoxyCodeLine{2446 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_1            (0x002UL << FLASH\_OPTCR1\_nWRP\_Pos)       }}
\DoxyCodeLine{2447 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_2            (0x004UL << FLASH\_OPTCR1\_nWRP\_Pos)       }}
\DoxyCodeLine{2448 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_3            (0x008UL << FLASH\_OPTCR1\_nWRP\_Pos)       }}
\DoxyCodeLine{2449 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_4            (0x010UL << FLASH\_OPTCR1\_nWRP\_Pos)       }}
\DoxyCodeLine{2450 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_5            (0x020UL << FLASH\_OPTCR1\_nWRP\_Pos)       }}
\DoxyCodeLine{2451 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_6            (0x040UL << FLASH\_OPTCR1\_nWRP\_Pos)       }}
\DoxyCodeLine{2452 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_7            (0x080UL << FLASH\_OPTCR1\_nWRP\_Pos)       }}
\DoxyCodeLine{2453 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_8            (0x100UL << FLASH\_OPTCR1\_nWRP\_Pos)       }}
\DoxyCodeLine{2454 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_9            (0x200UL << FLASH\_OPTCR1\_nWRP\_Pos)       }}
\DoxyCodeLine{2455 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_10           (0x400UL << FLASH\_OPTCR1\_nWRP\_Pos)       }}
\DoxyCodeLine{2456 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_11           (0x800UL << FLASH\_OPTCR1\_nWRP\_Pos)       }}
\DoxyCodeLine{2458 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2459 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2460 \textcolor{comment}{/*                            General Purpose I/O                             */}}
\DoxyCodeLine{2461 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2462 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2463 \textcolor{comment}{/******************  Bits definition for GPIO\_MODER register  *****************/}}
\DoxyCodeLine{2464 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER0\_Pos            (0U)                                  }}
\DoxyCodeLine{2465 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER0\_Msk            (0x3UL << GPIO\_MODER\_MODER0\_Pos)       }}
\DoxyCodeLine{2466 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER0                GPIO\_MODER\_MODER0\_Msk                 }}
\DoxyCodeLine{2467 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER0\_0              (0x1UL << GPIO\_MODER\_MODER0\_Pos)       }}
\DoxyCodeLine{2468 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER0\_1              (0x2UL << GPIO\_MODER\_MODER0\_Pos)       }}
\DoxyCodeLine{2469 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER1\_Pos            (2U)                                  }}
\DoxyCodeLine{2470 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER1\_Msk            (0x3UL << GPIO\_MODER\_MODER1\_Pos)       }}
\DoxyCodeLine{2471 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER1                GPIO\_MODER\_MODER1\_Msk                 }}
\DoxyCodeLine{2472 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER1\_0              (0x1UL << GPIO\_MODER\_MODER1\_Pos)       }}
\DoxyCodeLine{2473 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER1\_1              (0x2UL << GPIO\_MODER\_MODER1\_Pos)       }}
\DoxyCodeLine{2474 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER2\_Pos            (4U)                                  }}
\DoxyCodeLine{2475 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER2\_Msk            (0x3UL << GPIO\_MODER\_MODER2\_Pos)       }}
\DoxyCodeLine{2476 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER2                GPIO\_MODER\_MODER2\_Msk                 }}
\DoxyCodeLine{2477 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER2\_0              (0x1UL << GPIO\_MODER\_MODER2\_Pos)       }}
\DoxyCodeLine{2478 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER2\_1              (0x2UL << GPIO\_MODER\_MODER2\_Pos)       }}
\DoxyCodeLine{2479 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER3\_Pos            (6U)                                  }}
\DoxyCodeLine{2480 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER3\_Msk            (0x3UL << GPIO\_MODER\_MODER3\_Pos)       }}
\DoxyCodeLine{2481 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER3                GPIO\_MODER\_MODER3\_Msk                 }}
\DoxyCodeLine{2482 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER3\_0              (0x1UL << GPIO\_MODER\_MODER3\_Pos)       }}
\DoxyCodeLine{2483 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER3\_1              (0x2UL << GPIO\_MODER\_MODER3\_Pos)       }}
\DoxyCodeLine{2484 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER4\_Pos            (8U)                                  }}
\DoxyCodeLine{2485 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER4\_Msk            (0x3UL << GPIO\_MODER\_MODER4\_Pos)       }}
\DoxyCodeLine{2486 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER4                GPIO\_MODER\_MODER4\_Msk                 }}
\DoxyCodeLine{2487 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER4\_0              (0x1UL << GPIO\_MODER\_MODER4\_Pos)       }}
\DoxyCodeLine{2488 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER4\_1              (0x2UL << GPIO\_MODER\_MODER4\_Pos)       }}
\DoxyCodeLine{2489 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER5\_Pos            (10U)                                 }}
\DoxyCodeLine{2490 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER5\_Msk            (0x3UL << GPIO\_MODER\_MODER5\_Pos)       }}
\DoxyCodeLine{2491 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER5                GPIO\_MODER\_MODER5\_Msk                 }}
\DoxyCodeLine{2492 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER5\_0              (0x1UL << GPIO\_MODER\_MODER5\_Pos)       }}
\DoxyCodeLine{2493 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER5\_1              (0x2UL << GPIO\_MODER\_MODER5\_Pos)       }}
\DoxyCodeLine{2494 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER6\_Pos            (12U)                                 }}
\DoxyCodeLine{2495 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER6\_Msk            (0x3UL << GPIO\_MODER\_MODER6\_Pos)       }}
\DoxyCodeLine{2496 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER6                GPIO\_MODER\_MODER6\_Msk                 }}
\DoxyCodeLine{2497 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER6\_0              (0x1UL << GPIO\_MODER\_MODER6\_Pos)       }}
\DoxyCodeLine{2498 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER6\_1              (0x2UL << GPIO\_MODER\_MODER6\_Pos)       }}
\DoxyCodeLine{2499 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER7\_Pos            (14U)                                 }}
\DoxyCodeLine{2500 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER7\_Msk            (0x3UL << GPIO\_MODER\_MODER7\_Pos)       }}
\DoxyCodeLine{2501 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER7                GPIO\_MODER\_MODER7\_Msk                 }}
\DoxyCodeLine{2502 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER7\_0              (0x1UL << GPIO\_MODER\_MODER7\_Pos)       }}
\DoxyCodeLine{2503 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER7\_1              (0x2UL << GPIO\_MODER\_MODER7\_Pos)       }}
\DoxyCodeLine{2504 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER8\_Pos            (16U)                                 }}
\DoxyCodeLine{2505 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER8\_Msk            (0x3UL << GPIO\_MODER\_MODER8\_Pos)       }}
\DoxyCodeLine{2506 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER8                GPIO\_MODER\_MODER8\_Msk                 }}
\DoxyCodeLine{2507 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER8\_0              (0x1UL << GPIO\_MODER\_MODER8\_Pos)       }}
\DoxyCodeLine{2508 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER8\_1              (0x2UL << GPIO\_MODER\_MODER8\_Pos)       }}
\DoxyCodeLine{2509 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER9\_Pos            (18U)                                 }}
\DoxyCodeLine{2510 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER9\_Msk            (0x3UL << GPIO\_MODER\_MODER9\_Pos)       }}
\DoxyCodeLine{2511 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER9                GPIO\_MODER\_MODER9\_Msk                 }}
\DoxyCodeLine{2512 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER9\_0              (0x1UL << GPIO\_MODER\_MODER9\_Pos)       }}
\DoxyCodeLine{2513 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER9\_1              (0x2UL << GPIO\_MODER\_MODER9\_Pos)       }}
\DoxyCodeLine{2514 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER10\_Pos           (20U)                                 }}
\DoxyCodeLine{2515 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER10\_Msk           (0x3UL << GPIO\_MODER\_MODER10\_Pos)      }}
\DoxyCodeLine{2516 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER10               GPIO\_MODER\_MODER10\_Msk                }}
\DoxyCodeLine{2517 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER10\_0             (0x1UL << GPIO\_MODER\_MODER10\_Pos)      }}
\DoxyCodeLine{2518 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER10\_1             (0x2UL << GPIO\_MODER\_MODER10\_Pos)      }}
\DoxyCodeLine{2519 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER11\_Pos           (22U)                                 }}
\DoxyCodeLine{2520 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER11\_Msk           (0x3UL << GPIO\_MODER\_MODER11\_Pos)      }}
\DoxyCodeLine{2521 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER11               GPIO\_MODER\_MODER11\_Msk                }}
\DoxyCodeLine{2522 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER11\_0             (0x1UL << GPIO\_MODER\_MODER11\_Pos)      }}
\DoxyCodeLine{2523 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER11\_1             (0x2UL << GPIO\_MODER\_MODER11\_Pos)      }}
\DoxyCodeLine{2524 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER12\_Pos           (24U)                                 }}
\DoxyCodeLine{2525 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER12\_Msk           (0x3UL << GPIO\_MODER\_MODER12\_Pos)      }}
\DoxyCodeLine{2526 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER12               GPIO\_MODER\_MODER12\_Msk                }}
\DoxyCodeLine{2527 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER12\_0             (0x1UL << GPIO\_MODER\_MODER12\_Pos)      }}
\DoxyCodeLine{2528 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER12\_1             (0x2UL << GPIO\_MODER\_MODER12\_Pos)      }}
\DoxyCodeLine{2529 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER13\_Pos           (26U)                                 }}
\DoxyCodeLine{2530 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER13\_Msk           (0x3UL << GPIO\_MODER\_MODER13\_Pos)      }}
\DoxyCodeLine{2531 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER13               GPIO\_MODER\_MODER13\_Msk                }}
\DoxyCodeLine{2532 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER13\_0             (0x1UL << GPIO\_MODER\_MODER13\_Pos)      }}
\DoxyCodeLine{2533 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER13\_1             (0x2UL << GPIO\_MODER\_MODER13\_Pos)      }}
\DoxyCodeLine{2534 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER14\_Pos           (28U)                                 }}
\DoxyCodeLine{2535 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER14\_Msk           (0x3UL << GPIO\_MODER\_MODER14\_Pos)      }}
\DoxyCodeLine{2536 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER14               GPIO\_MODER\_MODER14\_Msk                }}
\DoxyCodeLine{2537 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER14\_0             (0x1UL << GPIO\_MODER\_MODER14\_Pos)      }}
\DoxyCodeLine{2538 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER14\_1             (0x2UL << GPIO\_MODER\_MODER14\_Pos)      }}
\DoxyCodeLine{2539 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER15\_Pos           (30U)                                 }}
\DoxyCodeLine{2540 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER15\_Msk           (0x3UL << GPIO\_MODER\_MODER15\_Pos)      }}
\DoxyCodeLine{2541 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER15               GPIO\_MODER\_MODER15\_Msk                }}
\DoxyCodeLine{2542 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER15\_0             (0x1UL << GPIO\_MODER\_MODER15\_Pos)      }}
\DoxyCodeLine{2543 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER15\_1             (0x2UL << GPIO\_MODER\_MODER15\_Pos)      }}
\DoxyCodeLine{2545 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{2546 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE0\_Pos             GPIO\_MODER\_MODER0\_Pos                                  }}
\DoxyCodeLine{2547 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE0\_Msk             GPIO\_MODER\_MODER0\_Msk}}
\DoxyCodeLine{2548 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE0                 GPIO\_MODER\_MODER0                 }}
\DoxyCodeLine{2549 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE0\_0               GPIO\_MODER\_MODER0\_0}}
\DoxyCodeLine{2550 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE0\_1               GPIO\_MODER\_MODER0\_1}}
\DoxyCodeLine{2551 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE1\_Pos             GPIO\_MODER\_MODER1\_Pos                                  }}
\DoxyCodeLine{2552 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE1\_Msk             GPIO\_MODER\_MODER1\_Msk}}
\DoxyCodeLine{2553 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE1                 GPIO\_MODER\_MODER1                  }}
\DoxyCodeLine{2554 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE1\_0               GPIO\_MODER\_MODER1\_0}}
\DoxyCodeLine{2555 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE1\_1               GPIO\_MODER\_MODER1\_1}}
\DoxyCodeLine{2556 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE2\_Pos             GPIO\_MODER\_MODER2\_Pos}}
\DoxyCodeLine{2557 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE2\_Msk             GPIO\_MODER\_MODER2\_Msk}}
\DoxyCodeLine{2558 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE2                 GPIO\_MODER\_MODER2                 }}
\DoxyCodeLine{2559 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE2\_0               GPIO\_MODER\_MODER2\_0}}
\DoxyCodeLine{2560 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE2\_1               GPIO\_MODER\_MODER2\_1}}
\DoxyCodeLine{2561 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE3\_Pos             GPIO\_MODER\_MODER3\_Pos                                }}
\DoxyCodeLine{2562 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE3\_Msk             GPIO\_MODER\_MODER3\_Msk}}
\DoxyCodeLine{2563 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE3                 GPIO\_MODER\_MODER3}}
\DoxyCodeLine{2564 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE3\_0               GPIO\_MODER\_MODER3\_0}}
\DoxyCodeLine{2565 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE3\_1               GPIO\_MODER\_MODER3\_1}}
\DoxyCodeLine{2566 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE4\_Pos             GPIO\_MODER\_MODER4\_Pos}}
\DoxyCodeLine{2567 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE4\_Msk             GPIO\_MODER\_MODER4\_Msk}}
\DoxyCodeLine{2568 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE4                 GPIO\_MODER\_MODER4}}
\DoxyCodeLine{2569 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE4\_0               GPIO\_MODER\_MODER4\_0}}
\DoxyCodeLine{2570 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE4\_1               GPIO\_MODER\_MODER4\_1}}
\DoxyCodeLine{2571 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE5\_Pos             GPIO\_MODER\_MODER5\_Pos}}
\DoxyCodeLine{2572 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE5\_Msk             GPIO\_MODER\_MODER5\_Msk}}
\DoxyCodeLine{2573 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE5                 GPIO\_MODER\_MODER5}}
\DoxyCodeLine{2574 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE5\_0               GPIO\_MODER\_MODER5\_0}}
\DoxyCodeLine{2575 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE5\_1               GPIO\_MODER\_MODER5\_1}}
\DoxyCodeLine{2576 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE6\_Pos             GPIO\_MODER\_MODER6\_Pos}}
\DoxyCodeLine{2577 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE6\_Msk             GPIO\_MODER\_MODER6\_Msk}}
\DoxyCodeLine{2578 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE6                 GPIO\_MODER\_MODER6}}
\DoxyCodeLine{2579 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE6\_0               GPIO\_MODER\_MODER6\_0}}
\DoxyCodeLine{2580 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE6\_1               GPIO\_MODER\_MODER6\_1}}
\DoxyCodeLine{2581 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE7\_Pos             GPIO\_MODER\_MODER7\_Pos}}
\DoxyCodeLine{2582 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE7\_Msk             GPIO\_MODER\_MODER7\_Msk}}
\DoxyCodeLine{2583 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE7                 GPIO\_MODER\_MODER7}}
\DoxyCodeLine{2584 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE7\_0               GPIO\_MODER\_MODER7\_0}}
\DoxyCodeLine{2585 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE7\_1               GPIO\_MODER\_MODER7\_1}}
\DoxyCodeLine{2586 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE8\_Pos             GPIO\_MODER\_MODER8\_Pos}}
\DoxyCodeLine{2587 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE8\_Msk             GPIO\_MODER\_MODER8\_Msk}}
\DoxyCodeLine{2588 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE8                 GPIO\_MODER\_MODER8}}
\DoxyCodeLine{2589 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE8\_0               GPIO\_MODER\_MODER8\_0}}
\DoxyCodeLine{2590 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE8\_1               GPIO\_MODER\_MODER8\_1}}
\DoxyCodeLine{2591 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE9\_Pos             GPIO\_MODER\_MODER9\_Pos}}
\DoxyCodeLine{2592 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE9\_Msk             GPIO\_MODER\_MODER9\_Msk}}
\DoxyCodeLine{2593 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE9                 GPIO\_MODER\_MODER9}}
\DoxyCodeLine{2594 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE9\_0               GPIO\_MODER\_MODER9\_0}}
\DoxyCodeLine{2595 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE9\_1               GPIO\_MODER\_MODER9\_1}}
\DoxyCodeLine{2596 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE10\_Pos            GPIO\_MODER\_MODER10\_Pos}}
\DoxyCodeLine{2597 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE10\_Msk            GPIO\_MODER\_MODER10\_Msk}}
\DoxyCodeLine{2598 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE10                GPIO\_MODER\_MODER10}}
\DoxyCodeLine{2599 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE10\_0              GPIO\_MODER\_MODER10\_0}}
\DoxyCodeLine{2600 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE10\_1              GPIO\_MODER\_MODER10\_1}}
\DoxyCodeLine{2601 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE11\_Pos            GPIO\_MODER\_MODER11\_Pos}}
\DoxyCodeLine{2602 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE11\_Msk            GPIO\_MODER\_MODER11\_Msk}}
\DoxyCodeLine{2603 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE11                GPIO\_MODER\_MODER11}}
\DoxyCodeLine{2604 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE11\_0              GPIO\_MODER\_MODER11\_0}}
\DoxyCodeLine{2605 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE11\_1              GPIO\_MODER\_MODER11\_1}}
\DoxyCodeLine{2606 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE12\_Pos            GPIO\_MODER\_MODER12\_Pos}}
\DoxyCodeLine{2607 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE12\_Msk            GPIO\_MODER\_MODER12\_Msk}}
\DoxyCodeLine{2608 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE12                GPIO\_MODER\_MODER12}}
\DoxyCodeLine{2609 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE12\_0              GPIO\_MODER\_MODER12\_0}}
\DoxyCodeLine{2610 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE12\_1              GPIO\_MODER\_MODER12\_1}}
\DoxyCodeLine{2611 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE13\_Pos            GPIO\_MODER\_MODER13\_Pos}}
\DoxyCodeLine{2612 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE13\_Msk            GPIO\_MODER\_MODER13\_Msk}}
\DoxyCodeLine{2613 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE13                GPIO\_MODER\_MODER13}}
\DoxyCodeLine{2614 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE13\_0              GPIO\_MODER\_MODER13\_0}}
\DoxyCodeLine{2615 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE13\_1              GPIO\_MODER\_MODER13\_1}}
\DoxyCodeLine{2616 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE14\_Pos            GPIO\_MODER\_MODER14\_Pos}}
\DoxyCodeLine{2617 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE14\_Msk            GPIO\_MODER\_MODER14\_Msk}}
\DoxyCodeLine{2618 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE14                GPIO\_MODER\_MODER14}}
\DoxyCodeLine{2619 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE14\_0              GPIO\_MODER\_MODER14\_0}}
\DoxyCodeLine{2620 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE14\_1              GPIO\_MODER\_MODER14\_1}}
\DoxyCodeLine{2621 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE15\_Pos            GPIO\_MODER\_MODER15\_Pos}}
\DoxyCodeLine{2622 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE15\_Msk            GPIO\_MODER\_MODER15\_Msk}}
\DoxyCodeLine{2623 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE15                GPIO\_MODER\_MODER15}}
\DoxyCodeLine{2624 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE15\_0              GPIO\_MODER\_MODER15\_0}}
\DoxyCodeLine{2625 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE15\_1              GPIO\_MODER\_MODER15\_1}}
\DoxyCodeLine{2626 }
\DoxyCodeLine{2627 \textcolor{comment}{/******************  Bits definition for GPIO\_OTYPER register  ****************/}}
\DoxyCodeLine{2628 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT0\_Pos              (0U)                                  }}
\DoxyCodeLine{2629 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT0\_Msk              (0x1UL << GPIO\_OTYPER\_OT0\_Pos)         }}
\DoxyCodeLine{2630 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT0                  GPIO\_OTYPER\_OT0\_Msk                   }}
\DoxyCodeLine{2631 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT1\_Pos              (1U)                                  }}
\DoxyCodeLine{2632 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT1\_Msk              (0x1UL << GPIO\_OTYPER\_OT1\_Pos)         }}
\DoxyCodeLine{2633 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT1                  GPIO\_OTYPER\_OT1\_Msk                   }}
\DoxyCodeLine{2634 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT2\_Pos              (2U)                                  }}
\DoxyCodeLine{2635 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT2\_Msk              (0x1UL << GPIO\_OTYPER\_OT2\_Pos)         }}
\DoxyCodeLine{2636 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT2                  GPIO\_OTYPER\_OT2\_Msk                   }}
\DoxyCodeLine{2637 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT3\_Pos              (3U)                                  }}
\DoxyCodeLine{2638 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT3\_Msk              (0x1UL << GPIO\_OTYPER\_OT3\_Pos)         }}
\DoxyCodeLine{2639 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT3                  GPIO\_OTYPER\_OT3\_Msk                   }}
\DoxyCodeLine{2640 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT4\_Pos              (4U)                                  }}
\DoxyCodeLine{2641 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT4\_Msk              (0x1UL << GPIO\_OTYPER\_OT4\_Pos)         }}
\DoxyCodeLine{2642 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT4                  GPIO\_OTYPER\_OT4\_Msk                   }}
\DoxyCodeLine{2643 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT5\_Pos              (5U)                                  }}
\DoxyCodeLine{2644 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT5\_Msk              (0x1UL << GPIO\_OTYPER\_OT5\_Pos)         }}
\DoxyCodeLine{2645 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT5                  GPIO\_OTYPER\_OT5\_Msk                   }}
\DoxyCodeLine{2646 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT6\_Pos              (6U)                                  }}
\DoxyCodeLine{2647 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT6\_Msk              (0x1UL << GPIO\_OTYPER\_OT6\_Pos)         }}
\DoxyCodeLine{2648 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT6                  GPIO\_OTYPER\_OT6\_Msk                   }}
\DoxyCodeLine{2649 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT7\_Pos              (7U)                                  }}
\DoxyCodeLine{2650 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT7\_Msk              (0x1UL << GPIO\_OTYPER\_OT7\_Pos)         }}
\DoxyCodeLine{2651 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT7                  GPIO\_OTYPER\_OT7\_Msk                   }}
\DoxyCodeLine{2652 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT8\_Pos              (8U)                                  }}
\DoxyCodeLine{2653 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT8\_Msk              (0x1UL << GPIO\_OTYPER\_OT8\_Pos)         }}
\DoxyCodeLine{2654 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT8                  GPIO\_OTYPER\_OT8\_Msk                   }}
\DoxyCodeLine{2655 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT9\_Pos              (9U)                                  }}
\DoxyCodeLine{2656 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT9\_Msk              (0x1UL << GPIO\_OTYPER\_OT9\_Pos)         }}
\DoxyCodeLine{2657 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT9                  GPIO\_OTYPER\_OT9\_Msk                   }}
\DoxyCodeLine{2658 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT10\_Pos             (10U)                                 }}
\DoxyCodeLine{2659 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT10\_Msk             (0x1UL << GPIO\_OTYPER\_OT10\_Pos)        }}
\DoxyCodeLine{2660 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT10                 GPIO\_OTYPER\_OT10\_Msk                  }}
\DoxyCodeLine{2661 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT11\_Pos             (11U)                                 }}
\DoxyCodeLine{2662 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT11\_Msk             (0x1UL << GPIO\_OTYPER\_OT11\_Pos)        }}
\DoxyCodeLine{2663 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT11                 GPIO\_OTYPER\_OT11\_Msk                  }}
\DoxyCodeLine{2664 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT12\_Pos             (12U)                                 }}
\DoxyCodeLine{2665 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT12\_Msk             (0x1UL << GPIO\_OTYPER\_OT12\_Pos)        }}
\DoxyCodeLine{2666 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT12                 GPIO\_OTYPER\_OT12\_Msk                  }}
\DoxyCodeLine{2667 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT13\_Pos             (13U)                                 }}
\DoxyCodeLine{2668 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT13\_Msk             (0x1UL << GPIO\_OTYPER\_OT13\_Pos)        }}
\DoxyCodeLine{2669 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT13                 GPIO\_OTYPER\_OT13\_Msk                  }}
\DoxyCodeLine{2670 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT14\_Pos             (14U)                                 }}
\DoxyCodeLine{2671 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT14\_Msk             (0x1UL << GPIO\_OTYPER\_OT14\_Pos)        }}
\DoxyCodeLine{2672 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT14                 GPIO\_OTYPER\_OT14\_Msk                  }}
\DoxyCodeLine{2673 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT15\_Pos             (15U)                                 }}
\DoxyCodeLine{2674 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT15\_Msk             (0x1UL << GPIO\_OTYPER\_OT15\_Pos)        }}
\DoxyCodeLine{2675 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT15                 GPIO\_OTYPER\_OT15\_Msk                  }}
\DoxyCodeLine{2676 }
\DoxyCodeLine{2677 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{2678 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_0                 GPIO\_OTYPER\_OT0}}
\DoxyCodeLine{2679 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_1                 GPIO\_OTYPER\_OT1}}
\DoxyCodeLine{2680 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_2                 GPIO\_OTYPER\_OT2}}
\DoxyCodeLine{2681 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_3                 GPIO\_OTYPER\_OT3}}
\DoxyCodeLine{2682 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_4                 GPIO\_OTYPER\_OT4}}
\DoxyCodeLine{2683 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_5                 GPIO\_OTYPER\_OT5}}
\DoxyCodeLine{2684 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_6                 GPIO\_OTYPER\_OT6}}
\DoxyCodeLine{2685 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_7                 GPIO\_OTYPER\_OT7}}
\DoxyCodeLine{2686 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_8                 GPIO\_OTYPER\_OT8}}
\DoxyCodeLine{2687 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_9                 GPIO\_OTYPER\_OT9}}
\DoxyCodeLine{2688 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_10                GPIO\_OTYPER\_OT10}}
\DoxyCodeLine{2689 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_11                GPIO\_OTYPER\_OT11}}
\DoxyCodeLine{2690 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_12                GPIO\_OTYPER\_OT12}}
\DoxyCodeLine{2691 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_13                GPIO\_OTYPER\_OT13}}
\DoxyCodeLine{2692 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_14                GPIO\_OTYPER\_OT14}}
\DoxyCodeLine{2693 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_15                GPIO\_OTYPER\_OT15}}
\DoxyCodeLine{2694 }
\DoxyCodeLine{2695 \textcolor{comment}{/******************  Bits definition for GPIO\_OSPEEDR register  ***************/}}
\DoxyCodeLine{2696 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED0\_Pos         (0U)                                  }}
\DoxyCodeLine{2697 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED0\_Msk         (0x3UL << GPIO\_OSPEEDR\_OSPEED0\_Pos)    }}
\DoxyCodeLine{2698 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED0             GPIO\_OSPEEDR\_OSPEED0\_Msk              }}
\DoxyCodeLine{2699 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED0\_0           (0x1UL << GPIO\_OSPEEDR\_OSPEED0\_Pos)    }}
\DoxyCodeLine{2700 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED0\_1           (0x2UL << GPIO\_OSPEEDR\_OSPEED0\_Pos)    }}
\DoxyCodeLine{2701 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED1\_Pos         (2U)                                  }}
\DoxyCodeLine{2702 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED1\_Msk         (0x3UL << GPIO\_OSPEEDR\_OSPEED1\_Pos)    }}
\DoxyCodeLine{2703 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED1             GPIO\_OSPEEDR\_OSPEED1\_Msk              }}
\DoxyCodeLine{2704 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED1\_0           (0x1UL << GPIO\_OSPEEDR\_OSPEED1\_Pos)    }}
\DoxyCodeLine{2705 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED1\_1           (0x2UL << GPIO\_OSPEEDR\_OSPEED1\_Pos)    }}
\DoxyCodeLine{2706 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED2\_Pos         (4U)                                  }}
\DoxyCodeLine{2707 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED2\_Msk         (0x3UL << GPIO\_OSPEEDR\_OSPEED2\_Pos)    }}
\DoxyCodeLine{2708 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED2             GPIO\_OSPEEDR\_OSPEED2\_Msk              }}
\DoxyCodeLine{2709 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED2\_0           (0x1UL << GPIO\_OSPEEDR\_OSPEED2\_Pos)    }}
\DoxyCodeLine{2710 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED2\_1           (0x2UL << GPIO\_OSPEEDR\_OSPEED2\_Pos)    }}
\DoxyCodeLine{2711 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED3\_Pos         (6U)                                  }}
\DoxyCodeLine{2712 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED3\_Msk         (0x3UL << GPIO\_OSPEEDR\_OSPEED3\_Pos)    }}
\DoxyCodeLine{2713 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED3             GPIO\_OSPEEDR\_OSPEED3\_Msk              }}
\DoxyCodeLine{2714 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED3\_0           (0x1UL << GPIO\_OSPEEDR\_OSPEED3\_Pos)    }}
\DoxyCodeLine{2715 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED3\_1           (0x2UL << GPIO\_OSPEEDR\_OSPEED3\_Pos)    }}
\DoxyCodeLine{2716 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED4\_Pos         (8U)                                  }}
\DoxyCodeLine{2717 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED4\_Msk         (0x3UL << GPIO\_OSPEEDR\_OSPEED4\_Pos)    }}
\DoxyCodeLine{2718 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED4             GPIO\_OSPEEDR\_OSPEED4\_Msk              }}
\DoxyCodeLine{2719 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED4\_0           (0x1UL << GPIO\_OSPEEDR\_OSPEED4\_Pos)    }}
\DoxyCodeLine{2720 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED4\_1           (0x2UL << GPIO\_OSPEEDR\_OSPEED4\_Pos)    }}
\DoxyCodeLine{2721 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED5\_Pos         (10U)                                 }}
\DoxyCodeLine{2722 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED5\_Msk         (0x3UL << GPIO\_OSPEEDR\_OSPEED5\_Pos)    }}
\DoxyCodeLine{2723 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED5             GPIO\_OSPEEDR\_OSPEED5\_Msk              }}
\DoxyCodeLine{2724 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED5\_0           (0x1UL << GPIO\_OSPEEDR\_OSPEED5\_Pos)    }}
\DoxyCodeLine{2725 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED5\_1           (0x2UL << GPIO\_OSPEEDR\_OSPEED5\_Pos)    }}
\DoxyCodeLine{2726 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED6\_Pos         (12U)                                 }}
\DoxyCodeLine{2727 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED6\_Msk         (0x3UL << GPIO\_OSPEEDR\_OSPEED6\_Pos)    }}
\DoxyCodeLine{2728 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED6             GPIO\_OSPEEDR\_OSPEED6\_Msk              }}
\DoxyCodeLine{2729 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED6\_0           (0x1UL << GPIO\_OSPEEDR\_OSPEED6\_Pos)    }}
\DoxyCodeLine{2730 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED6\_1           (0x2UL << GPIO\_OSPEEDR\_OSPEED6\_Pos)    }}
\DoxyCodeLine{2731 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED7\_Pos         (14U)                                 }}
\DoxyCodeLine{2732 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED7\_Msk         (0x3UL << GPIO\_OSPEEDR\_OSPEED7\_Pos)    }}
\DoxyCodeLine{2733 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED7             GPIO\_OSPEEDR\_OSPEED7\_Msk              }}
\DoxyCodeLine{2734 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED7\_0           (0x1UL << GPIO\_OSPEEDR\_OSPEED7\_Pos)    }}
\DoxyCodeLine{2735 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED7\_1           (0x2UL << GPIO\_OSPEEDR\_OSPEED7\_Pos)    }}
\DoxyCodeLine{2736 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED8\_Pos         (16U)                                 }}
\DoxyCodeLine{2737 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED8\_Msk         (0x3UL << GPIO\_OSPEEDR\_OSPEED8\_Pos)    }}
\DoxyCodeLine{2738 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED8             GPIO\_OSPEEDR\_OSPEED8\_Msk              }}
\DoxyCodeLine{2739 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED8\_0           (0x1UL << GPIO\_OSPEEDR\_OSPEED8\_Pos)    }}
\DoxyCodeLine{2740 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED8\_1           (0x2UL << GPIO\_OSPEEDR\_OSPEED8\_Pos)    }}
\DoxyCodeLine{2741 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED9\_Pos         (18U)                                 }}
\DoxyCodeLine{2742 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED9\_Msk         (0x3UL << GPIO\_OSPEEDR\_OSPEED9\_Pos)    }}
\DoxyCodeLine{2743 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED9             GPIO\_OSPEEDR\_OSPEED9\_Msk              }}
\DoxyCodeLine{2744 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED9\_0           (0x1UL << GPIO\_OSPEEDR\_OSPEED9\_Pos)    }}
\DoxyCodeLine{2745 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED9\_1           (0x2UL << GPIO\_OSPEEDR\_OSPEED9\_Pos)    }}
\DoxyCodeLine{2746 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED10\_Pos        (20U)                                 }}
\DoxyCodeLine{2747 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED10\_Msk        (0x3UL << GPIO\_OSPEEDR\_OSPEED10\_Pos)   }}
\DoxyCodeLine{2748 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED10            GPIO\_OSPEEDR\_OSPEED10\_Msk             }}
\DoxyCodeLine{2749 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED10\_0          (0x1UL << GPIO\_OSPEEDR\_OSPEED10\_Pos)   }}
\DoxyCodeLine{2750 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED10\_1          (0x2UL << GPIO\_OSPEEDR\_OSPEED10\_Pos)   }}
\DoxyCodeLine{2751 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED11\_Pos        (22U)                                 }}
\DoxyCodeLine{2752 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED11\_Msk        (0x3UL << GPIO\_OSPEEDR\_OSPEED11\_Pos)   }}
\DoxyCodeLine{2753 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED11            GPIO\_OSPEEDR\_OSPEED11\_Msk             }}
\DoxyCodeLine{2754 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED11\_0          (0x1UL << GPIO\_OSPEEDR\_OSPEED11\_Pos)   }}
\DoxyCodeLine{2755 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED11\_1          (0x2UL << GPIO\_OSPEEDR\_OSPEED11\_Pos)   }}
\DoxyCodeLine{2756 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED12\_Pos        (24U)                                 }}
\DoxyCodeLine{2757 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED12\_Msk        (0x3UL << GPIO\_OSPEEDR\_OSPEED12\_Pos)   }}
\DoxyCodeLine{2758 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED12            GPIO\_OSPEEDR\_OSPEED12\_Msk             }}
\DoxyCodeLine{2759 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED12\_0          (0x1UL << GPIO\_OSPEEDR\_OSPEED12\_Pos)   }}
\DoxyCodeLine{2760 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED12\_1          (0x2UL << GPIO\_OSPEEDR\_OSPEED12\_Pos)   }}
\DoxyCodeLine{2761 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED13\_Pos        (26U)                                 }}
\DoxyCodeLine{2762 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED13\_Msk        (0x3UL << GPIO\_OSPEEDR\_OSPEED13\_Pos)   }}
\DoxyCodeLine{2763 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED13            GPIO\_OSPEEDR\_OSPEED13\_Msk             }}
\DoxyCodeLine{2764 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED13\_0          (0x1UL << GPIO\_OSPEEDR\_OSPEED13\_Pos)   }}
\DoxyCodeLine{2765 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED13\_1          (0x2UL << GPIO\_OSPEEDR\_OSPEED13\_Pos)   }}
\DoxyCodeLine{2766 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED14\_Pos        (28U)                                 }}
\DoxyCodeLine{2767 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED14\_Msk        (0x3UL << GPIO\_OSPEEDR\_OSPEED14\_Pos)   }}
\DoxyCodeLine{2768 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED14            GPIO\_OSPEEDR\_OSPEED14\_Msk             }}
\DoxyCodeLine{2769 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED14\_0          (0x1UL << GPIO\_OSPEEDR\_OSPEED14\_Pos)   }}
\DoxyCodeLine{2770 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED14\_1          (0x2UL << GPIO\_OSPEEDR\_OSPEED14\_Pos)   }}
\DoxyCodeLine{2771 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED15\_Pos        (30U)                                 }}
\DoxyCodeLine{2772 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED15\_Msk        (0x3UL << GPIO\_OSPEEDR\_OSPEED15\_Pos)   }}
\DoxyCodeLine{2773 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED15            GPIO\_OSPEEDR\_OSPEED15\_Msk             }}
\DoxyCodeLine{2774 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED15\_0          (0x1UL << GPIO\_OSPEEDR\_OSPEED15\_Pos)   }}
\DoxyCodeLine{2775 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED15\_1          (0x2UL << GPIO\_OSPEEDR\_OSPEED15\_Pos)   }}
\DoxyCodeLine{2777 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{2778 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR0           GPIO\_OSPEEDR\_OSPEED0}}
\DoxyCodeLine{2779 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR0\_0         GPIO\_OSPEEDR\_OSPEED0\_0}}
\DoxyCodeLine{2780 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR0\_1         GPIO\_OSPEEDR\_OSPEED0\_1}}
\DoxyCodeLine{2781 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR1           GPIO\_OSPEEDR\_OSPEED1}}
\DoxyCodeLine{2782 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR1\_0         GPIO\_OSPEEDR\_OSPEED1\_0}}
\DoxyCodeLine{2783 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR1\_1         GPIO\_OSPEEDR\_OSPEED1\_1}}
\DoxyCodeLine{2784 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR2           GPIO\_OSPEEDR\_OSPEED2}}
\DoxyCodeLine{2785 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR2\_0         GPIO\_OSPEEDR\_OSPEED2\_0}}
\DoxyCodeLine{2786 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR2\_1         GPIO\_OSPEEDR\_OSPEED2\_1}}
\DoxyCodeLine{2787 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR3           GPIO\_OSPEEDR\_OSPEED3}}
\DoxyCodeLine{2788 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR3\_0         GPIO\_OSPEEDR\_OSPEED3\_0}}
\DoxyCodeLine{2789 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR3\_1         GPIO\_OSPEEDR\_OSPEED3\_1}}
\DoxyCodeLine{2790 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR4           GPIO\_OSPEEDR\_OSPEED4}}
\DoxyCodeLine{2791 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR4\_0         GPIO\_OSPEEDR\_OSPEED4\_0}}
\DoxyCodeLine{2792 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR4\_1         GPIO\_OSPEEDR\_OSPEED4\_1}}
\DoxyCodeLine{2793 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR5           GPIO\_OSPEEDR\_OSPEED5}}
\DoxyCodeLine{2794 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR5\_0         GPIO\_OSPEEDR\_OSPEED5\_0}}
\DoxyCodeLine{2795 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR5\_1         GPIO\_OSPEEDR\_OSPEED5\_1}}
\DoxyCodeLine{2796 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR6           GPIO\_OSPEEDR\_OSPEED6}}
\DoxyCodeLine{2797 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR6\_0         GPIO\_OSPEEDR\_OSPEED6\_0}}
\DoxyCodeLine{2798 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR6\_1         GPIO\_OSPEEDR\_OSPEED6\_1}}
\DoxyCodeLine{2799 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR7           GPIO\_OSPEEDR\_OSPEED7}}
\DoxyCodeLine{2800 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR7\_0         GPIO\_OSPEEDR\_OSPEED7\_0}}
\DoxyCodeLine{2801 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR7\_1         GPIO\_OSPEEDR\_OSPEED7\_1}}
\DoxyCodeLine{2802 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR8           GPIO\_OSPEEDR\_OSPEED8}}
\DoxyCodeLine{2803 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR8\_0         GPIO\_OSPEEDR\_OSPEED8\_0}}
\DoxyCodeLine{2804 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR8\_1         GPIO\_OSPEEDR\_OSPEED8\_1}}
\DoxyCodeLine{2805 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR9           GPIO\_OSPEEDR\_OSPEED9}}
\DoxyCodeLine{2806 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR9\_0         GPIO\_OSPEEDR\_OSPEED9\_0}}
\DoxyCodeLine{2807 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR9\_1         GPIO\_OSPEEDR\_OSPEED9\_1}}
\DoxyCodeLine{2808 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR10          GPIO\_OSPEEDR\_OSPEED10}}
\DoxyCodeLine{2809 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR10\_0        GPIO\_OSPEEDR\_OSPEED10\_0}}
\DoxyCodeLine{2810 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR10\_1        GPIO\_OSPEEDR\_OSPEED10\_1}}
\DoxyCodeLine{2811 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR11          GPIO\_OSPEEDR\_OSPEED11}}
\DoxyCodeLine{2812 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR11\_0        GPIO\_OSPEEDR\_OSPEED11\_0}}
\DoxyCodeLine{2813 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR11\_1        GPIO\_OSPEEDR\_OSPEED11\_1}}
\DoxyCodeLine{2814 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR12          GPIO\_OSPEEDR\_OSPEED12}}
\DoxyCodeLine{2815 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR12\_0        GPIO\_OSPEEDR\_OSPEED12\_0}}
\DoxyCodeLine{2816 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR12\_1        GPIO\_OSPEEDR\_OSPEED12\_1}}
\DoxyCodeLine{2817 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR13          GPIO\_OSPEEDR\_OSPEED13}}
\DoxyCodeLine{2818 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR13\_0        GPIO\_OSPEEDR\_OSPEED13\_0}}
\DoxyCodeLine{2819 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR13\_1        GPIO\_OSPEEDR\_OSPEED13\_1}}
\DoxyCodeLine{2820 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR14          GPIO\_OSPEEDR\_OSPEED14}}
\DoxyCodeLine{2821 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR14\_0        GPIO\_OSPEEDR\_OSPEED14\_0}}
\DoxyCodeLine{2822 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR14\_1        GPIO\_OSPEEDR\_OSPEED14\_1}}
\DoxyCodeLine{2823 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR15          GPIO\_OSPEEDR\_OSPEED15}}
\DoxyCodeLine{2824 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR15\_0        GPIO\_OSPEEDR\_OSPEED15\_0}}
\DoxyCodeLine{2825 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR15\_1        GPIO\_OSPEEDR\_OSPEED15\_1}}
\DoxyCodeLine{2826 }
\DoxyCodeLine{2827 \textcolor{comment}{/******************  Bits definition for GPIO\_PUPDR register  *****************/}}
\DoxyCodeLine{2828 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD0\_Pos             (0U)                                  }}
\DoxyCodeLine{2829 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD0\_Msk             (0x3UL << GPIO\_PUPDR\_PUPD0\_Pos)        }}
\DoxyCodeLine{2830 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD0                 GPIO\_PUPDR\_PUPD0\_Msk                  }}
\DoxyCodeLine{2831 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD0\_0               (0x1UL << GPIO\_PUPDR\_PUPD0\_Pos)        }}
\DoxyCodeLine{2832 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD0\_1               (0x2UL << GPIO\_PUPDR\_PUPD0\_Pos)        }}
\DoxyCodeLine{2833 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD1\_Pos             (2U)                                  }}
\DoxyCodeLine{2834 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD1\_Msk             (0x3UL << GPIO\_PUPDR\_PUPD1\_Pos)        }}
\DoxyCodeLine{2835 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD1                 GPIO\_PUPDR\_PUPD1\_Msk                  }}
\DoxyCodeLine{2836 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD1\_0               (0x1UL << GPIO\_PUPDR\_PUPD1\_Pos)        }}
\DoxyCodeLine{2837 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD1\_1               (0x2UL << GPIO\_PUPDR\_PUPD1\_Pos)        }}
\DoxyCodeLine{2838 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD2\_Pos             (4U)                                  }}
\DoxyCodeLine{2839 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD2\_Msk             (0x3UL << GPIO\_PUPDR\_PUPD2\_Pos)        }}
\DoxyCodeLine{2840 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD2                 GPIO\_PUPDR\_PUPD2\_Msk                  }}
\DoxyCodeLine{2841 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD2\_0               (0x1UL << GPIO\_PUPDR\_PUPD2\_Pos)        }}
\DoxyCodeLine{2842 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD2\_1               (0x2UL << GPIO\_PUPDR\_PUPD2\_Pos)        }}
\DoxyCodeLine{2843 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD3\_Pos             (6U)                                  }}
\DoxyCodeLine{2844 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD3\_Msk             (0x3UL << GPIO\_PUPDR\_PUPD3\_Pos)        }}
\DoxyCodeLine{2845 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD3                 GPIO\_PUPDR\_PUPD3\_Msk                  }}
\DoxyCodeLine{2846 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD3\_0               (0x1UL << GPIO\_PUPDR\_PUPD3\_Pos)        }}
\DoxyCodeLine{2847 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD3\_1               (0x2UL << GPIO\_PUPDR\_PUPD3\_Pos)        }}
\DoxyCodeLine{2848 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD4\_Pos             (8U)                                  }}
\DoxyCodeLine{2849 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD4\_Msk             (0x3UL << GPIO\_PUPDR\_PUPD4\_Pos)        }}
\DoxyCodeLine{2850 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD4                 GPIO\_PUPDR\_PUPD4\_Msk                  }}
\DoxyCodeLine{2851 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD4\_0               (0x1UL << GPIO\_PUPDR\_PUPD4\_Pos)        }}
\DoxyCodeLine{2852 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD4\_1               (0x2UL << GPIO\_PUPDR\_PUPD4\_Pos)        }}
\DoxyCodeLine{2853 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD5\_Pos             (10U)                                 }}
\DoxyCodeLine{2854 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD5\_Msk             (0x3UL << GPIO\_PUPDR\_PUPD5\_Pos)        }}
\DoxyCodeLine{2855 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD5                 GPIO\_PUPDR\_PUPD5\_Msk                  }}
\DoxyCodeLine{2856 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD5\_0               (0x1UL << GPIO\_PUPDR\_PUPD5\_Pos)        }}
\DoxyCodeLine{2857 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD5\_1               (0x2UL << GPIO\_PUPDR\_PUPD5\_Pos)        }}
\DoxyCodeLine{2858 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD6\_Pos             (12U)                                 }}
\DoxyCodeLine{2859 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD6\_Msk             (0x3UL << GPIO\_PUPDR\_PUPD6\_Pos)        }}
\DoxyCodeLine{2860 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD6                 GPIO\_PUPDR\_PUPD6\_Msk                  }}
\DoxyCodeLine{2861 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD6\_0               (0x1UL << GPIO\_PUPDR\_PUPD6\_Pos)        }}
\DoxyCodeLine{2862 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD6\_1               (0x2UL << GPIO\_PUPDR\_PUPD6\_Pos)        }}
\DoxyCodeLine{2863 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD7\_Pos             (14U)                                 }}
\DoxyCodeLine{2864 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD7\_Msk             (0x3UL << GPIO\_PUPDR\_PUPD7\_Pos)        }}
\DoxyCodeLine{2865 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD7                 GPIO\_PUPDR\_PUPD7\_Msk                  }}
\DoxyCodeLine{2866 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD7\_0               (0x1UL << GPIO\_PUPDR\_PUPD7\_Pos)        }}
\DoxyCodeLine{2867 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD7\_1               (0x2UL << GPIO\_PUPDR\_PUPD7\_Pos)        }}
\DoxyCodeLine{2868 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD8\_Pos             (16U)                                 }}
\DoxyCodeLine{2869 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD8\_Msk             (0x3UL << GPIO\_PUPDR\_PUPD8\_Pos)        }}
\DoxyCodeLine{2870 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD8                 GPIO\_PUPDR\_PUPD8\_Msk                  }}
\DoxyCodeLine{2871 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD8\_0               (0x1UL << GPIO\_PUPDR\_PUPD8\_Pos)        }}
\DoxyCodeLine{2872 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD8\_1               (0x2UL << GPIO\_PUPDR\_PUPD8\_Pos)        }}
\DoxyCodeLine{2873 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD9\_Pos             (18U)                                 }}
\DoxyCodeLine{2874 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD9\_Msk             (0x3UL << GPIO\_PUPDR\_PUPD9\_Pos)        }}
\DoxyCodeLine{2875 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD9                 GPIO\_PUPDR\_PUPD9\_Msk                  }}
\DoxyCodeLine{2876 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD9\_0               (0x1UL << GPIO\_PUPDR\_PUPD9\_Pos)        }}
\DoxyCodeLine{2877 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD9\_1               (0x2UL << GPIO\_PUPDR\_PUPD9\_Pos)        }}
\DoxyCodeLine{2878 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD10\_Pos            (20U)                                 }}
\DoxyCodeLine{2879 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD10\_Msk            (0x3UL << GPIO\_PUPDR\_PUPD10\_Pos)       }}
\DoxyCodeLine{2880 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD10                GPIO\_PUPDR\_PUPD10\_Msk                 }}
\DoxyCodeLine{2881 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD10\_0              (0x1UL << GPIO\_PUPDR\_PUPD10\_Pos)       }}
\DoxyCodeLine{2882 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD10\_1              (0x2UL << GPIO\_PUPDR\_PUPD10\_Pos)       }}
\DoxyCodeLine{2883 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD11\_Pos            (22U)                                 }}
\DoxyCodeLine{2884 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD11\_Msk            (0x3UL << GPIO\_PUPDR\_PUPD11\_Pos)       }}
\DoxyCodeLine{2885 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD11                GPIO\_PUPDR\_PUPD11\_Msk                 }}
\DoxyCodeLine{2886 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD11\_0              (0x1UL << GPIO\_PUPDR\_PUPD11\_Pos)       }}
\DoxyCodeLine{2887 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD11\_1              (0x2UL << GPIO\_PUPDR\_PUPD11\_Pos)       }}
\DoxyCodeLine{2888 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD12\_Pos            (24U)                                 }}
\DoxyCodeLine{2889 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD12\_Msk            (0x3UL << GPIO\_PUPDR\_PUPD12\_Pos)       }}
\DoxyCodeLine{2890 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD12                GPIO\_PUPDR\_PUPD12\_Msk                 }}
\DoxyCodeLine{2891 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD12\_0              (0x1UL << GPIO\_PUPDR\_PUPD12\_Pos)       }}
\DoxyCodeLine{2892 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD12\_1              (0x2UL << GPIO\_PUPDR\_PUPD12\_Pos)       }}
\DoxyCodeLine{2893 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD13\_Pos            (26U)                                 }}
\DoxyCodeLine{2894 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD13\_Msk            (0x3UL << GPIO\_PUPDR\_PUPD13\_Pos)       }}
\DoxyCodeLine{2895 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD13                GPIO\_PUPDR\_PUPD13\_Msk                 }}
\DoxyCodeLine{2896 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD13\_0              (0x1UL << GPIO\_PUPDR\_PUPD13\_Pos)       }}
\DoxyCodeLine{2897 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD13\_1              (0x2UL << GPIO\_PUPDR\_PUPD13\_Pos)       }}
\DoxyCodeLine{2898 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD14\_Pos            (28U)                                 }}
\DoxyCodeLine{2899 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD14\_Msk            (0x3UL << GPIO\_PUPDR\_PUPD14\_Pos)       }}
\DoxyCodeLine{2900 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD14                GPIO\_PUPDR\_PUPD14\_Msk                 }}
\DoxyCodeLine{2901 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD14\_0              (0x1UL << GPIO\_PUPDR\_PUPD14\_Pos)       }}
\DoxyCodeLine{2902 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD14\_1              (0x2UL << GPIO\_PUPDR\_PUPD14\_Pos)       }}
\DoxyCodeLine{2903 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD15\_Pos            (30U)                                 }}
\DoxyCodeLine{2904 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD15\_Msk            (0x3UL << GPIO\_PUPDR\_PUPD15\_Pos)       }}
\DoxyCodeLine{2905 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD15                GPIO\_PUPDR\_PUPD15\_Msk                 }}
\DoxyCodeLine{2906 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD15\_0              (0x1UL << GPIO\_PUPDR\_PUPD15\_Pos)       }}
\DoxyCodeLine{2907 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD15\_1              (0x2UL << GPIO\_PUPDR\_PUPD15\_Pos)       }}
\DoxyCodeLine{2909 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{2910 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR0                GPIO\_PUPDR\_PUPD0}}
\DoxyCodeLine{2911 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR0\_0              GPIO\_PUPDR\_PUPD0\_0}}
\DoxyCodeLine{2912 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR0\_1              GPIO\_PUPDR\_PUPD0\_1}}
\DoxyCodeLine{2913 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR1                GPIO\_PUPDR\_PUPD1}}
\DoxyCodeLine{2914 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR1\_0              GPIO\_PUPDR\_PUPD1\_0}}
\DoxyCodeLine{2915 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR1\_1              GPIO\_PUPDR\_PUPD1\_1}}
\DoxyCodeLine{2916 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR2                GPIO\_PUPDR\_PUPD2}}
\DoxyCodeLine{2917 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR2\_0              GPIO\_PUPDR\_PUPD2\_0}}
\DoxyCodeLine{2918 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR2\_1              GPIO\_PUPDR\_PUPD2\_1}}
\DoxyCodeLine{2919 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR3                GPIO\_PUPDR\_PUPD3}}
\DoxyCodeLine{2920 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR3\_0              GPIO\_PUPDR\_PUPD3\_0}}
\DoxyCodeLine{2921 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR3\_1              GPIO\_PUPDR\_PUPD3\_1}}
\DoxyCodeLine{2922 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR4                GPIO\_PUPDR\_PUPD4}}
\DoxyCodeLine{2923 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR4\_0              GPIO\_PUPDR\_PUPD4\_0}}
\DoxyCodeLine{2924 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR4\_1              GPIO\_PUPDR\_PUPD4\_1}}
\DoxyCodeLine{2925 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR5                GPIO\_PUPDR\_PUPD5}}
\DoxyCodeLine{2926 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR5\_0              GPIO\_PUPDR\_PUPD5\_0}}
\DoxyCodeLine{2927 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR5\_1              GPIO\_PUPDR\_PUPD5\_1}}
\DoxyCodeLine{2928 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR6                GPIO\_PUPDR\_PUPD6}}
\DoxyCodeLine{2929 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR6\_0              GPIO\_PUPDR\_PUPD6\_0}}
\DoxyCodeLine{2930 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR6\_1              GPIO\_PUPDR\_PUPD6\_1}}
\DoxyCodeLine{2931 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR7                GPIO\_PUPDR\_PUPD7}}
\DoxyCodeLine{2932 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR7\_0              GPIO\_PUPDR\_PUPD7\_0}}
\DoxyCodeLine{2933 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR7\_1              GPIO\_PUPDR\_PUPD7\_1}}
\DoxyCodeLine{2934 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR8                GPIO\_PUPDR\_PUPD8}}
\DoxyCodeLine{2935 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR8\_0              GPIO\_PUPDR\_PUPD8\_0}}
\DoxyCodeLine{2936 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR8\_1              GPIO\_PUPDR\_PUPD8\_1}}
\DoxyCodeLine{2937 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR9                GPIO\_PUPDR\_PUPD9}}
\DoxyCodeLine{2938 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR9\_0              GPIO\_PUPDR\_PUPD9\_0}}
\DoxyCodeLine{2939 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR9\_1              GPIO\_PUPDR\_PUPD9\_1}}
\DoxyCodeLine{2940 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR10               GPIO\_PUPDR\_PUPD10}}
\DoxyCodeLine{2941 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR10\_0             GPIO\_PUPDR\_PUPD10\_0}}
\DoxyCodeLine{2942 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR10\_1             GPIO\_PUPDR\_PUPD10\_1}}
\DoxyCodeLine{2943 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR11               GPIO\_PUPDR\_PUPD11}}
\DoxyCodeLine{2944 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR11\_0             GPIO\_PUPDR\_PUPD11\_0}}
\DoxyCodeLine{2945 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR11\_1             GPIO\_PUPDR\_PUPD11\_1}}
\DoxyCodeLine{2946 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR12               GPIO\_PUPDR\_PUPD12}}
\DoxyCodeLine{2947 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR12\_0             GPIO\_PUPDR\_PUPD12\_0}}
\DoxyCodeLine{2948 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR12\_1             GPIO\_PUPDR\_PUPD12\_1}}
\DoxyCodeLine{2949 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR13               GPIO\_PUPDR\_PUPD13}}
\DoxyCodeLine{2950 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR13\_0             GPIO\_PUPDR\_PUPD13\_0}}
\DoxyCodeLine{2951 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR13\_1             GPIO\_PUPDR\_PUPD13\_1}}
\DoxyCodeLine{2952 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR14               GPIO\_PUPDR\_PUPD14}}
\DoxyCodeLine{2953 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR14\_0             GPIO\_PUPDR\_PUPD14\_0}}
\DoxyCodeLine{2954 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR14\_1             GPIO\_PUPDR\_PUPD14\_1}}
\DoxyCodeLine{2955 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR15               GPIO\_PUPDR\_PUPD15}}
\DoxyCodeLine{2956 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR15\_0             GPIO\_PUPDR\_PUPD15\_0}}
\DoxyCodeLine{2957 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR15\_1             GPIO\_PUPDR\_PUPD15\_1}}
\DoxyCodeLine{2958 }
\DoxyCodeLine{2959 \textcolor{comment}{/******************  Bits definition for GPIO\_IDR register  *******************/}}
\DoxyCodeLine{2960 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID0\_Pos                 (0U)                                  }}
\DoxyCodeLine{2961 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID0\_Msk                 (0x1UL << GPIO\_IDR\_ID0\_Pos)            }}
\DoxyCodeLine{2962 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID0                     GPIO\_IDR\_ID0\_Msk                      }}
\DoxyCodeLine{2963 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID1\_Pos                 (1U)                                  }}
\DoxyCodeLine{2964 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID1\_Msk                 (0x1UL << GPIO\_IDR\_ID1\_Pos)            }}
\DoxyCodeLine{2965 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID1                     GPIO\_IDR\_ID1\_Msk                      }}
\DoxyCodeLine{2966 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID2\_Pos                 (2U)                                  }}
\DoxyCodeLine{2967 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID2\_Msk                 (0x1UL << GPIO\_IDR\_ID2\_Pos)            }}
\DoxyCodeLine{2968 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID2                     GPIO\_IDR\_ID2\_Msk                      }}
\DoxyCodeLine{2969 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID3\_Pos                 (3U)                                  }}
\DoxyCodeLine{2970 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID3\_Msk                 (0x1UL << GPIO\_IDR\_ID3\_Pos)            }}
\DoxyCodeLine{2971 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID3                     GPIO\_IDR\_ID3\_Msk                      }}
\DoxyCodeLine{2972 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID4\_Pos                 (4U)                                  }}
\DoxyCodeLine{2973 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID4\_Msk                 (0x1UL << GPIO\_IDR\_ID4\_Pos)            }}
\DoxyCodeLine{2974 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID4                     GPIO\_IDR\_ID4\_Msk                      }}
\DoxyCodeLine{2975 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID5\_Pos                 (5U)                                  }}
\DoxyCodeLine{2976 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID5\_Msk                 (0x1UL << GPIO\_IDR\_ID5\_Pos)            }}
\DoxyCodeLine{2977 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID5                     GPIO\_IDR\_ID5\_Msk                      }}
\DoxyCodeLine{2978 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID6\_Pos                 (6U)                                  }}
\DoxyCodeLine{2979 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID6\_Msk                 (0x1UL << GPIO\_IDR\_ID6\_Pos)            }}
\DoxyCodeLine{2980 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID6                     GPIO\_IDR\_ID6\_Msk                      }}
\DoxyCodeLine{2981 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID7\_Pos                 (7U)                                  }}
\DoxyCodeLine{2982 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID7\_Msk                 (0x1UL << GPIO\_IDR\_ID7\_Pos)            }}
\DoxyCodeLine{2983 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID7                     GPIO\_IDR\_ID7\_Msk                      }}
\DoxyCodeLine{2984 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID8\_Pos                 (8U)                                  }}
\DoxyCodeLine{2985 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID8\_Msk                 (0x1UL << GPIO\_IDR\_ID8\_Pos)            }}
\DoxyCodeLine{2986 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID8                     GPIO\_IDR\_ID8\_Msk                      }}
\DoxyCodeLine{2987 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID9\_Pos                 (9U)                                  }}
\DoxyCodeLine{2988 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID9\_Msk                 (0x1UL << GPIO\_IDR\_ID9\_Pos)            }}
\DoxyCodeLine{2989 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID9                     GPIO\_IDR\_ID9\_Msk                      }}
\DoxyCodeLine{2990 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID10\_Pos                (10U)                                 }}
\DoxyCodeLine{2991 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID10\_Msk                (0x1UL << GPIO\_IDR\_ID10\_Pos)           }}
\DoxyCodeLine{2992 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID10                    GPIO\_IDR\_ID10\_Msk                     }}
\DoxyCodeLine{2993 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID11\_Pos                (11U)                                 }}
\DoxyCodeLine{2994 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID11\_Msk                (0x1UL << GPIO\_IDR\_ID11\_Pos)           }}
\DoxyCodeLine{2995 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID11                    GPIO\_IDR\_ID11\_Msk                     }}
\DoxyCodeLine{2996 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID12\_Pos                (12U)                                 }}
\DoxyCodeLine{2997 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID12\_Msk                (0x1UL << GPIO\_IDR\_ID12\_Pos)           }}
\DoxyCodeLine{2998 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID12                    GPIO\_IDR\_ID12\_Msk                     }}
\DoxyCodeLine{2999 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID13\_Pos                (13U)                                 }}
\DoxyCodeLine{3000 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID13\_Msk                (0x1UL << GPIO\_IDR\_ID13\_Pos)           }}
\DoxyCodeLine{3001 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID13                    GPIO\_IDR\_ID13\_Msk                     }}
\DoxyCodeLine{3002 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID14\_Pos                (14U)                                 }}
\DoxyCodeLine{3003 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID14\_Msk                (0x1UL << GPIO\_IDR\_ID14\_Pos)           }}
\DoxyCodeLine{3004 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID14                    GPIO\_IDR\_ID14\_Msk                     }}
\DoxyCodeLine{3005 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID15\_Pos                (15U)                                 }}
\DoxyCodeLine{3006 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID15\_Msk                (0x1UL << GPIO\_IDR\_ID15\_Pos)           }}
\DoxyCodeLine{3007 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID15                    GPIO\_IDR\_ID15\_Msk                     }}
\DoxyCodeLine{3008 }
\DoxyCodeLine{3009 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{3010 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_0                   GPIO\_IDR\_ID0}}
\DoxyCodeLine{3011 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_1                   GPIO\_IDR\_ID1}}
\DoxyCodeLine{3012 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_2                   GPIO\_IDR\_ID2}}
\DoxyCodeLine{3013 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_3                   GPIO\_IDR\_ID3}}
\DoxyCodeLine{3014 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_4                   GPIO\_IDR\_ID4}}
\DoxyCodeLine{3015 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_5                   GPIO\_IDR\_ID5}}
\DoxyCodeLine{3016 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_6                   GPIO\_IDR\_ID6}}
\DoxyCodeLine{3017 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_7                   GPIO\_IDR\_ID7}}
\DoxyCodeLine{3018 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_8                   GPIO\_IDR\_ID8}}
\DoxyCodeLine{3019 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_9                   GPIO\_IDR\_ID9}}
\DoxyCodeLine{3020 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_10                  GPIO\_IDR\_ID10}}
\DoxyCodeLine{3021 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_11                  GPIO\_IDR\_ID11}}
\DoxyCodeLine{3022 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_12                  GPIO\_IDR\_ID12}}
\DoxyCodeLine{3023 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_13                  GPIO\_IDR\_ID13}}
\DoxyCodeLine{3024 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_14                  GPIO\_IDR\_ID14}}
\DoxyCodeLine{3025 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_15                  GPIO\_IDR\_ID15}}
\DoxyCodeLine{3026 }
\DoxyCodeLine{3027 \textcolor{comment}{/******************  Bits definition for GPIO\_ODR register  *******************/}}
\DoxyCodeLine{3028 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD0\_Pos                 (0U)                                  }}
\DoxyCodeLine{3029 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD0\_Msk                 (0x1UL << GPIO\_ODR\_OD0\_Pos)            }}
\DoxyCodeLine{3030 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD0                     GPIO\_ODR\_OD0\_Msk                      }}
\DoxyCodeLine{3031 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD1\_Pos                 (1U)                                  }}
\DoxyCodeLine{3032 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD1\_Msk                 (0x1UL << GPIO\_ODR\_OD1\_Pos)            }}
\DoxyCodeLine{3033 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD1                     GPIO\_ODR\_OD1\_Msk                      }}
\DoxyCodeLine{3034 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD2\_Pos                 (2U)                                  }}
\DoxyCodeLine{3035 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD2\_Msk                 (0x1UL << GPIO\_ODR\_OD2\_Pos)            }}
\DoxyCodeLine{3036 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD2                     GPIO\_ODR\_OD2\_Msk                      }}
\DoxyCodeLine{3037 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD3\_Pos                 (3U)                                  }}
\DoxyCodeLine{3038 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD3\_Msk                 (0x1UL << GPIO\_ODR\_OD3\_Pos)            }}
\DoxyCodeLine{3039 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD3                     GPIO\_ODR\_OD3\_Msk                      }}
\DoxyCodeLine{3040 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD4\_Pos                 (4U)                                  }}
\DoxyCodeLine{3041 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD4\_Msk                 (0x1UL << GPIO\_ODR\_OD4\_Pos)            }}
\DoxyCodeLine{3042 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD4                     GPIO\_ODR\_OD4\_Msk                      }}
\DoxyCodeLine{3043 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD5\_Pos                 (5U)                                  }}
\DoxyCodeLine{3044 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD5\_Msk                 (0x1UL << GPIO\_ODR\_OD5\_Pos)            }}
\DoxyCodeLine{3045 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD5                     GPIO\_ODR\_OD5\_Msk                      }}
\DoxyCodeLine{3046 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD6\_Pos                 (6U)                                  }}
\DoxyCodeLine{3047 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD6\_Msk                 (0x1UL << GPIO\_ODR\_OD6\_Pos)            }}
\DoxyCodeLine{3048 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD6                     GPIO\_ODR\_OD6\_Msk                      }}
\DoxyCodeLine{3049 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD7\_Pos                 (7U)                                  }}
\DoxyCodeLine{3050 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD7\_Msk                 (0x1UL << GPIO\_ODR\_OD7\_Pos)            }}
\DoxyCodeLine{3051 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD7                     GPIO\_ODR\_OD7\_Msk                      }}
\DoxyCodeLine{3052 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD8\_Pos                 (8U)                                  }}
\DoxyCodeLine{3053 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD8\_Msk                 (0x1UL << GPIO\_ODR\_OD8\_Pos)            }}
\DoxyCodeLine{3054 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD8                     GPIO\_ODR\_OD8\_Msk                      }}
\DoxyCodeLine{3055 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD9\_Pos                 (9U)                                  }}
\DoxyCodeLine{3056 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD9\_Msk                 (0x1UL << GPIO\_ODR\_OD9\_Pos)            }}
\DoxyCodeLine{3057 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD9                     GPIO\_ODR\_OD9\_Msk                      }}
\DoxyCodeLine{3058 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD10\_Pos                (10U)                                 }}
\DoxyCodeLine{3059 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD10\_Msk                (0x1UL << GPIO\_ODR\_OD10\_Pos)           }}
\DoxyCodeLine{3060 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD10                    GPIO\_ODR\_OD10\_Msk                     }}
\DoxyCodeLine{3061 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD11\_Pos                (11U)                                 }}
\DoxyCodeLine{3062 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD11\_Msk                (0x1UL << GPIO\_ODR\_OD11\_Pos)           }}
\DoxyCodeLine{3063 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD11                    GPIO\_ODR\_OD11\_Msk                     }}
\DoxyCodeLine{3064 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD12\_Pos                (12U)                                 }}
\DoxyCodeLine{3065 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD12\_Msk                (0x1UL << GPIO\_ODR\_OD12\_Pos)           }}
\DoxyCodeLine{3066 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD12                    GPIO\_ODR\_OD12\_Msk                     }}
\DoxyCodeLine{3067 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD13\_Pos                (13U)                                 }}
\DoxyCodeLine{3068 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD13\_Msk                (0x1UL << GPIO\_ODR\_OD13\_Pos)           }}
\DoxyCodeLine{3069 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD13                    GPIO\_ODR\_OD13\_Msk                     }}
\DoxyCodeLine{3070 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD14\_Pos                (14U)                                 }}
\DoxyCodeLine{3071 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD14\_Msk                (0x1UL << GPIO\_ODR\_OD14\_Pos)           }}
\DoxyCodeLine{3072 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD14                    GPIO\_ODR\_OD14\_Msk                     }}
\DoxyCodeLine{3073 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD15\_Pos                (15U)                                 }}
\DoxyCodeLine{3074 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD15\_Msk                (0x1UL << GPIO\_ODR\_OD15\_Pos)           }}
\DoxyCodeLine{3075 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD15                    GPIO\_ODR\_OD15\_Msk                     }}
\DoxyCodeLine{3076 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{3077 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_0                   GPIO\_ODR\_OD0}}
\DoxyCodeLine{3078 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_1                   GPIO\_ODR\_OD1}}
\DoxyCodeLine{3079 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_2                   GPIO\_ODR\_OD2}}
\DoxyCodeLine{3080 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_3                   GPIO\_ODR\_OD3}}
\DoxyCodeLine{3081 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_4                   GPIO\_ODR\_OD4}}
\DoxyCodeLine{3082 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_5                   GPIO\_ODR\_OD5}}
\DoxyCodeLine{3083 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_6                   GPIO\_ODR\_OD6}}
\DoxyCodeLine{3084 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_7                   GPIO\_ODR\_OD7}}
\DoxyCodeLine{3085 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_8                   GPIO\_ODR\_OD8}}
\DoxyCodeLine{3086 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_9                   GPIO\_ODR\_OD9}}
\DoxyCodeLine{3087 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_10                  GPIO\_ODR\_OD10}}
\DoxyCodeLine{3088 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_11                  GPIO\_ODR\_OD11}}
\DoxyCodeLine{3089 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_12                  GPIO\_ODR\_OD12}}
\DoxyCodeLine{3090 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_13                  GPIO\_ODR\_OD13}}
\DoxyCodeLine{3091 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_14                  GPIO\_ODR\_OD14}}
\DoxyCodeLine{3092 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_15                  GPIO\_ODR\_OD15}}
\DoxyCodeLine{3093 }
\DoxyCodeLine{3094 \textcolor{comment}{/******************  Bits definition for GPIO\_BSRR register  ******************/}}
\DoxyCodeLine{3095 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS0\_Pos                (0U)                                  }}
\DoxyCodeLine{3096 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS0\_Msk                (0x1UL << GPIO\_BSRR\_BS0\_Pos)           }}
\DoxyCodeLine{3097 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS0                    GPIO\_BSRR\_BS0\_Msk                     }}
\DoxyCodeLine{3098 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS1\_Pos                (1U)                                  }}
\DoxyCodeLine{3099 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS1\_Msk                (0x1UL << GPIO\_BSRR\_BS1\_Pos)           }}
\DoxyCodeLine{3100 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS1                    GPIO\_BSRR\_BS1\_Msk                     }}
\DoxyCodeLine{3101 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS2\_Pos                (2U)                                  }}
\DoxyCodeLine{3102 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS2\_Msk                (0x1UL << GPIO\_BSRR\_BS2\_Pos)           }}
\DoxyCodeLine{3103 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS2                    GPIO\_BSRR\_BS2\_Msk                     }}
\DoxyCodeLine{3104 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS3\_Pos                (3U)                                  }}
\DoxyCodeLine{3105 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS3\_Msk                (0x1UL << GPIO\_BSRR\_BS3\_Pos)           }}
\DoxyCodeLine{3106 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS3                    GPIO\_BSRR\_BS3\_Msk                     }}
\DoxyCodeLine{3107 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS4\_Pos                (4U)                                  }}
\DoxyCodeLine{3108 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS4\_Msk                (0x1UL << GPIO\_BSRR\_BS4\_Pos)           }}
\DoxyCodeLine{3109 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS4                    GPIO\_BSRR\_BS4\_Msk                     }}
\DoxyCodeLine{3110 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS5\_Pos                (5U)                                  }}
\DoxyCodeLine{3111 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS5\_Msk                (0x1UL << GPIO\_BSRR\_BS5\_Pos)           }}
\DoxyCodeLine{3112 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS5                    GPIO\_BSRR\_BS5\_Msk                     }}
\DoxyCodeLine{3113 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS6\_Pos                (6U)                                  }}
\DoxyCodeLine{3114 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS6\_Msk                (0x1UL << GPIO\_BSRR\_BS6\_Pos)           }}
\DoxyCodeLine{3115 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS6                    GPIO\_BSRR\_BS6\_Msk                     }}
\DoxyCodeLine{3116 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS7\_Pos                (7U)                                  }}
\DoxyCodeLine{3117 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS7\_Msk                (0x1UL << GPIO\_BSRR\_BS7\_Pos)           }}
\DoxyCodeLine{3118 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS7                    GPIO\_BSRR\_BS7\_Msk                     }}
\DoxyCodeLine{3119 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS8\_Pos                (8U)                                  }}
\DoxyCodeLine{3120 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS8\_Msk                (0x1UL << GPIO\_BSRR\_BS8\_Pos)           }}
\DoxyCodeLine{3121 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS8                    GPIO\_BSRR\_BS8\_Msk                     }}
\DoxyCodeLine{3122 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS9\_Pos                (9U)                                  }}
\DoxyCodeLine{3123 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS9\_Msk                (0x1UL << GPIO\_BSRR\_BS9\_Pos)           }}
\DoxyCodeLine{3124 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS9                    GPIO\_BSRR\_BS9\_Msk                     }}
\DoxyCodeLine{3125 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS10\_Pos               (10U)                                 }}
\DoxyCodeLine{3126 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS10\_Msk               (0x1UL << GPIO\_BSRR\_BS10\_Pos)          }}
\DoxyCodeLine{3127 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS10                   GPIO\_BSRR\_BS10\_Msk                    }}
\DoxyCodeLine{3128 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS11\_Pos               (11U)                                 }}
\DoxyCodeLine{3129 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS11\_Msk               (0x1UL << GPIO\_BSRR\_BS11\_Pos)          }}
\DoxyCodeLine{3130 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS11                   GPIO\_BSRR\_BS11\_Msk                    }}
\DoxyCodeLine{3131 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS12\_Pos               (12U)                                 }}
\DoxyCodeLine{3132 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS12\_Msk               (0x1UL << GPIO\_BSRR\_BS12\_Pos)          }}
\DoxyCodeLine{3133 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS12                   GPIO\_BSRR\_BS12\_Msk                    }}
\DoxyCodeLine{3134 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS13\_Pos               (13U)                                 }}
\DoxyCodeLine{3135 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS13\_Msk               (0x1UL << GPIO\_BSRR\_BS13\_Pos)          }}
\DoxyCodeLine{3136 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS13                   GPIO\_BSRR\_BS13\_Msk                    }}
\DoxyCodeLine{3137 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS14\_Pos               (14U)                                 }}
\DoxyCodeLine{3138 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS14\_Msk               (0x1UL << GPIO\_BSRR\_BS14\_Pos)          }}
\DoxyCodeLine{3139 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS14                   GPIO\_BSRR\_BS14\_Msk                    }}
\DoxyCodeLine{3140 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS15\_Pos               (15U)                                 }}
\DoxyCodeLine{3141 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS15\_Msk               (0x1UL << GPIO\_BSRR\_BS15\_Pos)          }}
\DoxyCodeLine{3142 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS15                   GPIO\_BSRR\_BS15\_Msk                    }}
\DoxyCodeLine{3143 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR0\_Pos                (16U)                                 }}
\DoxyCodeLine{3144 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR0\_Msk                (0x1UL << GPIO\_BSRR\_BR0\_Pos)           }}
\DoxyCodeLine{3145 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR0                    GPIO\_BSRR\_BR0\_Msk                     }}
\DoxyCodeLine{3146 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR1\_Pos                (17U)                                 }}
\DoxyCodeLine{3147 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR1\_Msk                (0x1UL << GPIO\_BSRR\_BR1\_Pos)           }}
\DoxyCodeLine{3148 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR1                    GPIO\_BSRR\_BR1\_Msk                     }}
\DoxyCodeLine{3149 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR2\_Pos                (18U)                                 }}
\DoxyCodeLine{3150 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR2\_Msk                (0x1UL << GPIO\_BSRR\_BR2\_Pos)           }}
\DoxyCodeLine{3151 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR2                    GPIO\_BSRR\_BR2\_Msk                     }}
\DoxyCodeLine{3152 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR3\_Pos                (19U)                                 }}
\DoxyCodeLine{3153 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR3\_Msk                (0x1UL << GPIO\_BSRR\_BR3\_Pos)           }}
\DoxyCodeLine{3154 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR3                    GPIO\_BSRR\_BR3\_Msk                     }}
\DoxyCodeLine{3155 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR4\_Pos                (20U)                                 }}
\DoxyCodeLine{3156 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR4\_Msk                (0x1UL << GPIO\_BSRR\_BR4\_Pos)           }}
\DoxyCodeLine{3157 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR4                    GPIO\_BSRR\_BR4\_Msk                     }}
\DoxyCodeLine{3158 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR5\_Pos                (21U)                                 }}
\DoxyCodeLine{3159 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR5\_Msk                (0x1UL << GPIO\_BSRR\_BR5\_Pos)           }}
\DoxyCodeLine{3160 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR5                    GPIO\_BSRR\_BR5\_Msk                     }}
\DoxyCodeLine{3161 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR6\_Pos                (22U)                                 }}
\DoxyCodeLine{3162 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR6\_Msk                (0x1UL << GPIO\_BSRR\_BR6\_Pos)           }}
\DoxyCodeLine{3163 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR6                    GPIO\_BSRR\_BR6\_Msk                     }}
\DoxyCodeLine{3164 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR7\_Pos                (23U)                                 }}
\DoxyCodeLine{3165 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR7\_Msk                (0x1UL << GPIO\_BSRR\_BR7\_Pos)           }}
\DoxyCodeLine{3166 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR7                    GPIO\_BSRR\_BR7\_Msk                     }}
\DoxyCodeLine{3167 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR8\_Pos                (24U)                                 }}
\DoxyCodeLine{3168 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR8\_Msk                (0x1UL << GPIO\_BSRR\_BR8\_Pos)           }}
\DoxyCodeLine{3169 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR8                    GPIO\_BSRR\_BR8\_Msk                     }}
\DoxyCodeLine{3170 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR9\_Pos                (25U)                                 }}
\DoxyCodeLine{3171 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR9\_Msk                (0x1UL << GPIO\_BSRR\_BR9\_Pos)           }}
\DoxyCodeLine{3172 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR9                    GPIO\_BSRR\_BR9\_Msk                     }}
\DoxyCodeLine{3173 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR10\_Pos               (26U)                                 }}
\DoxyCodeLine{3174 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR10\_Msk               (0x1UL << GPIO\_BSRR\_BR10\_Pos)          }}
\DoxyCodeLine{3175 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR10                   GPIO\_BSRR\_BR10\_Msk                    }}
\DoxyCodeLine{3176 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR11\_Pos               (27U)                                 }}
\DoxyCodeLine{3177 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR11\_Msk               (0x1UL << GPIO\_BSRR\_BR11\_Pos)          }}
\DoxyCodeLine{3178 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR11                   GPIO\_BSRR\_BR11\_Msk                    }}
\DoxyCodeLine{3179 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR12\_Pos               (28U)                                 }}
\DoxyCodeLine{3180 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR12\_Msk               (0x1UL << GPIO\_BSRR\_BR12\_Pos)          }}
\DoxyCodeLine{3181 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR12                   GPIO\_BSRR\_BR12\_Msk                    }}
\DoxyCodeLine{3182 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR13\_Pos               (29U)                                 }}
\DoxyCodeLine{3183 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR13\_Msk               (0x1UL << GPIO\_BSRR\_BR13\_Pos)          }}
\DoxyCodeLine{3184 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR13                   GPIO\_BSRR\_BR13\_Msk                    }}
\DoxyCodeLine{3185 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR14\_Pos               (30U)                                 }}
\DoxyCodeLine{3186 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR14\_Msk               (0x1UL << GPIO\_BSRR\_BR14\_Pos)          }}
\DoxyCodeLine{3187 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR14                   GPIO\_BSRR\_BR14\_Msk                    }}
\DoxyCodeLine{3188 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR15\_Pos               (31U)                                 }}
\DoxyCodeLine{3189 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR15\_Msk               (0x1UL << GPIO\_BSRR\_BR15\_Pos)          }}
\DoxyCodeLine{3190 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR15                   GPIO\_BSRR\_BR15\_Msk                    }}
\DoxyCodeLine{3191 }
\DoxyCodeLine{3192 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{3193 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_0                   GPIO\_BSRR\_BS0}}
\DoxyCodeLine{3194 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_1                   GPIO\_BSRR\_BS1}}
\DoxyCodeLine{3195 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_2                   GPIO\_BSRR\_BS2}}
\DoxyCodeLine{3196 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_3                   GPIO\_BSRR\_BS3}}
\DoxyCodeLine{3197 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_4                   GPIO\_BSRR\_BS4}}
\DoxyCodeLine{3198 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_5                   GPIO\_BSRR\_BS5}}
\DoxyCodeLine{3199 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_6                   GPIO\_BSRR\_BS6}}
\DoxyCodeLine{3200 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_7                   GPIO\_BSRR\_BS7}}
\DoxyCodeLine{3201 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_8                   GPIO\_BSRR\_BS8}}
\DoxyCodeLine{3202 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_9                   GPIO\_BSRR\_BS9}}
\DoxyCodeLine{3203 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_10                  GPIO\_BSRR\_BS10}}
\DoxyCodeLine{3204 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_11                  GPIO\_BSRR\_BS11}}
\DoxyCodeLine{3205 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_12                  GPIO\_BSRR\_BS12}}
\DoxyCodeLine{3206 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_13                  GPIO\_BSRR\_BS13}}
\DoxyCodeLine{3207 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_14                  GPIO\_BSRR\_BS14}}
\DoxyCodeLine{3208 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_15                  GPIO\_BSRR\_BS15}}
\DoxyCodeLine{3209 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_0                   GPIO\_BSRR\_BR0}}
\DoxyCodeLine{3210 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_1                   GPIO\_BSRR\_BR1}}
\DoxyCodeLine{3211 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_2                   GPIO\_BSRR\_BR2}}
\DoxyCodeLine{3212 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_3                   GPIO\_BSRR\_BR3}}
\DoxyCodeLine{3213 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_4                   GPIO\_BSRR\_BR4}}
\DoxyCodeLine{3214 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_5                   GPIO\_BSRR\_BR5}}
\DoxyCodeLine{3215 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_6                   GPIO\_BSRR\_BR6}}
\DoxyCodeLine{3216 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_7                   GPIO\_BSRR\_BR7}}
\DoxyCodeLine{3217 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_8                   GPIO\_BSRR\_BR8}}
\DoxyCodeLine{3218 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_9                   GPIO\_BSRR\_BR9}}
\DoxyCodeLine{3219 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_10                  GPIO\_BSRR\_BR10}}
\DoxyCodeLine{3220 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_11                  GPIO\_BSRR\_BR11}}
\DoxyCodeLine{3221 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_12                  GPIO\_BSRR\_BR12}}
\DoxyCodeLine{3222 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_13                  GPIO\_BSRR\_BR13}}
\DoxyCodeLine{3223 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_14                  GPIO\_BSRR\_BR14}}
\DoxyCodeLine{3224 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_15                  GPIO\_BSRR\_BR15}}
\DoxyCodeLine{3225 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR0                     GPIO\_BSRR\_BR0}}
\DoxyCodeLine{3226 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR0\_Pos                 GPIO\_BSRR\_BR0\_Pos}}
\DoxyCodeLine{3227 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR0\_Msk                 GPIO\_BSRR\_BR0\_Msk}}
\DoxyCodeLine{3228 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR1                     GPIO\_BSRR\_BR1}}
\DoxyCodeLine{3229 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR1\_Pos                 GPIO\_BSRR\_BR1\_Pos}}
\DoxyCodeLine{3230 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR1\_Msk                 GPIO\_BSRR\_BR1\_Msk}}
\DoxyCodeLine{3231 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR2                     GPIO\_BSRR\_BR2}}
\DoxyCodeLine{3232 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR2\_Pos                 GPIO\_BSRR\_BR2\_Pos}}
\DoxyCodeLine{3233 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR2\_Msk                 GPIO\_BSRR\_BR2\_Msk}}
\DoxyCodeLine{3234 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR3                     GPIO\_BSRR\_BR3}}
\DoxyCodeLine{3235 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR3\_Pos                 GPIO\_BSRR\_BR3\_Pos}}
\DoxyCodeLine{3236 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR3\_Msk                 GPIO\_BSRR\_BR3\_Msk}}
\DoxyCodeLine{3237 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR4                     GPIO\_BSRR\_BR4}}
\DoxyCodeLine{3238 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR4\_Pos                 GPIO\_BSRR\_BR4\_Pos}}
\DoxyCodeLine{3239 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR4\_Msk                 GPIO\_BSRR\_BR4\_Msk}}
\DoxyCodeLine{3240 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR5                     GPIO\_BSRR\_BR5}}
\DoxyCodeLine{3241 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR5\_Pos                 GPIO\_BSRR\_BR5\_Pos}}
\DoxyCodeLine{3242 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR5\_Msk                 GPIO\_BSRR\_BR5\_Msk}}
\DoxyCodeLine{3243 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR6                     GPIO\_BSRR\_BR6}}
\DoxyCodeLine{3244 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR6\_Pos                 GPIO\_BSRR\_BR6\_Pos}}
\DoxyCodeLine{3245 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR6\_Msk                 GPIO\_BSRR\_BR6\_Msk}}
\DoxyCodeLine{3246 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR7                     GPIO\_BSRR\_BR7}}
\DoxyCodeLine{3247 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR7\_Pos                 GPIO\_BSRR\_BR7\_Pos}}
\DoxyCodeLine{3248 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR7\_Msk                 GPIO\_BSRR\_BR7\_Msk}}
\DoxyCodeLine{3249 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR8                     GPIO\_BSRR\_BR8}}
\DoxyCodeLine{3250 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR8\_Pos                 GPIO\_BSRR\_BR8\_Pos}}
\DoxyCodeLine{3251 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR8\_Msk                 GPIO\_BSRR\_BR8\_Msk}}
\DoxyCodeLine{3252 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR9                     GPIO\_BSRR\_BR9}}
\DoxyCodeLine{3253 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR9\_Pos                 GPIO\_BSRR\_BR9\_Pos}}
\DoxyCodeLine{3254 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR9\_Msk                 GPIO\_BSRR\_BR9\_Msk}}
\DoxyCodeLine{3255 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR10                    GPIO\_BSRR\_BR10}}
\DoxyCodeLine{3256 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR10\_Pos                GPIO\_BSRR\_BR10\_Pos}}
\DoxyCodeLine{3257 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR10\_Msk                GPIO\_BSRR\_BR10\_Msk}}
\DoxyCodeLine{3258 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR11                    GPIO\_BSRR\_BR11}}
\DoxyCodeLine{3259 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR11\_Pos                GPIO\_BSRR\_BR11\_Pos}}
\DoxyCodeLine{3260 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR11\_Msk                GPIO\_BSRR\_BR11\_Msk}}
\DoxyCodeLine{3261 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR12                    GPIO\_BSRR\_BR12}}
\DoxyCodeLine{3262 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR12\_Pos                GPIO\_BSRR\_BR12\_Pos}}
\DoxyCodeLine{3263 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR12\_Msk                GPIO\_BSRR\_BR12\_Msk}}
\DoxyCodeLine{3264 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR13                    GPIO\_BSRR\_BR13}}
\DoxyCodeLine{3265 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR13\_Pos                GPIO\_BSRR\_BR13\_Pos}}
\DoxyCodeLine{3266 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR13\_Msk                GPIO\_BSRR\_BR13\_Msk}}
\DoxyCodeLine{3267 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR14                    GPIO\_BSRR\_BR14}}
\DoxyCodeLine{3268 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR14\_Pos                GPIO\_BSRR\_BR14\_Pos}}
\DoxyCodeLine{3269 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR14\_Msk                GPIO\_BSRR\_BR14\_Msk}}
\DoxyCodeLine{3270 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR15                    GPIO\_BSRR\_BR15}}
\DoxyCodeLine{3271 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR15\_Pos                GPIO\_BSRR\_BR15\_Pos}}
\DoxyCodeLine{3272 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR15\_Msk                GPIO\_BSRR\_BR15\_Msk }}
\DoxyCodeLine{3273 \textcolor{comment}{/****************** Bit definition for GPIO\_LCKR register *********************/}}
\DoxyCodeLine{3274 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK0\_Pos               (0U)                                  }}
\DoxyCodeLine{3275 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK0\_Msk               (0x1UL << GPIO\_LCKR\_LCK0\_Pos)          }}
\DoxyCodeLine{3276 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK0                   GPIO\_LCKR\_LCK0\_Msk                    }}
\DoxyCodeLine{3277 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK1\_Pos               (1U)                                  }}
\DoxyCodeLine{3278 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK1\_Msk               (0x1UL << GPIO\_LCKR\_LCK1\_Pos)          }}
\DoxyCodeLine{3279 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK1                   GPIO\_LCKR\_LCK1\_Msk                    }}
\DoxyCodeLine{3280 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK2\_Pos               (2U)                                  }}
\DoxyCodeLine{3281 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK2\_Msk               (0x1UL << GPIO\_LCKR\_LCK2\_Pos)          }}
\DoxyCodeLine{3282 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK2                   GPIO\_LCKR\_LCK2\_Msk                    }}
\DoxyCodeLine{3283 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK3\_Pos               (3U)                                  }}
\DoxyCodeLine{3284 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK3\_Msk               (0x1UL << GPIO\_LCKR\_LCK3\_Pos)          }}
\DoxyCodeLine{3285 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK3                   GPIO\_LCKR\_LCK3\_Msk                    }}
\DoxyCodeLine{3286 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK4\_Pos               (4U)                                  }}
\DoxyCodeLine{3287 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK4\_Msk               (0x1UL << GPIO\_LCKR\_LCK4\_Pos)          }}
\DoxyCodeLine{3288 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK4                   GPIO\_LCKR\_LCK4\_Msk                    }}
\DoxyCodeLine{3289 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK5\_Pos               (5U)                                  }}
\DoxyCodeLine{3290 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK5\_Msk               (0x1UL << GPIO\_LCKR\_LCK5\_Pos)          }}
\DoxyCodeLine{3291 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK5                   GPIO\_LCKR\_LCK5\_Msk                    }}
\DoxyCodeLine{3292 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK6\_Pos               (6U)                                  }}
\DoxyCodeLine{3293 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK6\_Msk               (0x1UL << GPIO\_LCKR\_LCK6\_Pos)          }}
\DoxyCodeLine{3294 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK6                   GPIO\_LCKR\_LCK6\_Msk                    }}
\DoxyCodeLine{3295 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK7\_Pos               (7U)                                  }}
\DoxyCodeLine{3296 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK7\_Msk               (0x1UL << GPIO\_LCKR\_LCK7\_Pos)          }}
\DoxyCodeLine{3297 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK7                   GPIO\_LCKR\_LCK7\_Msk                    }}
\DoxyCodeLine{3298 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK8\_Pos               (8U)                                  }}
\DoxyCodeLine{3299 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK8\_Msk               (0x1UL << GPIO\_LCKR\_LCK8\_Pos)          }}
\DoxyCodeLine{3300 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK8                   GPIO\_LCKR\_LCK8\_Msk                    }}
\DoxyCodeLine{3301 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK9\_Pos               (9U)                                  }}
\DoxyCodeLine{3302 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK9\_Msk               (0x1UL << GPIO\_LCKR\_LCK9\_Pos)          }}
\DoxyCodeLine{3303 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK9                   GPIO\_LCKR\_LCK9\_Msk                    }}
\DoxyCodeLine{3304 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK10\_Pos              (10U)                                 }}
\DoxyCodeLine{3305 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK10\_Msk              (0x1UL << GPIO\_LCKR\_LCK10\_Pos)         }}
\DoxyCodeLine{3306 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK10                  GPIO\_LCKR\_LCK10\_Msk                   }}
\DoxyCodeLine{3307 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK11\_Pos              (11U)                                 }}
\DoxyCodeLine{3308 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK11\_Msk              (0x1UL << GPIO\_LCKR\_LCK11\_Pos)         }}
\DoxyCodeLine{3309 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK11                  GPIO\_LCKR\_LCK11\_Msk                   }}
\DoxyCodeLine{3310 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK12\_Pos              (12U)                                 }}
\DoxyCodeLine{3311 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK12\_Msk              (0x1UL << GPIO\_LCKR\_LCK12\_Pos)         }}
\DoxyCodeLine{3312 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK12                  GPIO\_LCKR\_LCK12\_Msk                   }}
\DoxyCodeLine{3313 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK13\_Pos              (13U)                                 }}
\DoxyCodeLine{3314 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK13\_Msk              (0x1UL << GPIO\_LCKR\_LCK13\_Pos)         }}
\DoxyCodeLine{3315 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK13                  GPIO\_LCKR\_LCK13\_Msk                   }}
\DoxyCodeLine{3316 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK14\_Pos              (14U)                                 }}
\DoxyCodeLine{3317 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK14\_Msk              (0x1UL << GPIO\_LCKR\_LCK14\_Pos)         }}
\DoxyCodeLine{3318 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK14                  GPIO\_LCKR\_LCK14\_Msk                   }}
\DoxyCodeLine{3319 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK15\_Pos              (15U)                                 }}
\DoxyCodeLine{3320 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK15\_Msk              (0x1UL << GPIO\_LCKR\_LCK15\_Pos)         }}
\DoxyCodeLine{3321 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK15                  GPIO\_LCKR\_LCK15\_Msk                   }}
\DoxyCodeLine{3322 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCKK\_Pos               (16U)                                 }}
\DoxyCodeLine{3323 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCKK\_Msk               (0x1UL << GPIO\_LCKR\_LCKK\_Pos)          }}
\DoxyCodeLine{3324 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCKK                   GPIO\_LCKR\_LCKK\_Msk                    }}
\DoxyCodeLine{3325 \textcolor{comment}{/****************** Bit definition for GPIO\_AFRL register *********************/}}
\DoxyCodeLine{3326 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0\_Pos             (0U)                                  }}
\DoxyCodeLine{3327 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0\_Msk             (0xFUL << GPIO\_AFRL\_AFSEL0\_Pos)        }}
\DoxyCodeLine{3328 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0                 GPIO\_AFRL\_AFSEL0\_Msk                  }}
\DoxyCodeLine{3329 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0\_0               (0x1UL << GPIO\_AFRL\_AFSEL0\_Pos)        }}
\DoxyCodeLine{3330 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0\_1               (0x2UL << GPIO\_AFRL\_AFSEL0\_Pos)        }}
\DoxyCodeLine{3331 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0\_2               (0x4UL << GPIO\_AFRL\_AFSEL0\_Pos)        }}
\DoxyCodeLine{3332 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0\_3               (0x8UL << GPIO\_AFRL\_AFSEL0\_Pos)        }}
\DoxyCodeLine{3333 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1\_Pos             (4U)                                  }}
\DoxyCodeLine{3334 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1\_Msk             (0xFUL << GPIO\_AFRL\_AFSEL1\_Pos)        }}
\DoxyCodeLine{3335 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1                 GPIO\_AFRL\_AFSEL1\_Msk                  }}
\DoxyCodeLine{3336 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1\_0               (0x1UL << GPIO\_AFRL\_AFSEL1\_Pos)        }}
\DoxyCodeLine{3337 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1\_1               (0x2UL << GPIO\_AFRL\_AFSEL1\_Pos)        }}
\DoxyCodeLine{3338 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1\_2               (0x4UL << GPIO\_AFRL\_AFSEL1\_Pos)        }}
\DoxyCodeLine{3339 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1\_3               (0x8UL << GPIO\_AFRL\_AFSEL1\_Pos)        }}
\DoxyCodeLine{3340 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2\_Pos             (8U)                                  }}
\DoxyCodeLine{3341 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2\_Msk             (0xFUL << GPIO\_AFRL\_AFSEL2\_Pos)        }}
\DoxyCodeLine{3342 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2                 GPIO\_AFRL\_AFSEL2\_Msk                  }}
\DoxyCodeLine{3343 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2\_0               (0x1UL << GPIO\_AFRL\_AFSEL2\_Pos)        }}
\DoxyCodeLine{3344 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2\_1               (0x2UL << GPIO\_AFRL\_AFSEL2\_Pos)        }}
\DoxyCodeLine{3345 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2\_2               (0x4UL << GPIO\_AFRL\_AFSEL2\_Pos)        }}
\DoxyCodeLine{3346 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2\_3               (0x8UL << GPIO\_AFRL\_AFSEL2\_Pos)        }}
\DoxyCodeLine{3347 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3\_Pos             (12U)                                 }}
\DoxyCodeLine{3348 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3\_Msk             (0xFUL << GPIO\_AFRL\_AFSEL3\_Pos)        }}
\DoxyCodeLine{3349 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3                 GPIO\_AFRL\_AFSEL3\_Msk                  }}
\DoxyCodeLine{3350 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3\_0               (0x1UL << GPIO\_AFRL\_AFSEL3\_Pos)        }}
\DoxyCodeLine{3351 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3\_1               (0x2UL << GPIO\_AFRL\_AFSEL3\_Pos)        }}
\DoxyCodeLine{3352 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3\_2               (0x4UL << GPIO\_AFRL\_AFSEL3\_Pos)        }}
\DoxyCodeLine{3353 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3\_3               (0x8UL << GPIO\_AFRL\_AFSEL3\_Pos)        }}
\DoxyCodeLine{3354 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4\_Pos             (16U)                                 }}
\DoxyCodeLine{3355 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4\_Msk             (0xFUL << GPIO\_AFRL\_AFSEL4\_Pos)        }}
\DoxyCodeLine{3356 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4                 GPIO\_AFRL\_AFSEL4\_Msk                  }}
\DoxyCodeLine{3357 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4\_0               (0x1UL << GPIO\_AFRL\_AFSEL4\_Pos)        }}
\DoxyCodeLine{3358 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4\_1               (0x2UL << GPIO\_AFRL\_AFSEL4\_Pos)        }}
\DoxyCodeLine{3359 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4\_2               (0x4UL << GPIO\_AFRL\_AFSEL4\_Pos)        }}
\DoxyCodeLine{3360 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4\_3               (0x8UL << GPIO\_AFRL\_AFSEL4\_Pos)        }}
\DoxyCodeLine{3361 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5\_Pos             (20U)                                 }}
\DoxyCodeLine{3362 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5\_Msk             (0xFUL << GPIO\_AFRL\_AFSEL5\_Pos)        }}
\DoxyCodeLine{3363 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5                 GPIO\_AFRL\_AFSEL5\_Msk                  }}
\DoxyCodeLine{3364 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5\_0               (0x1UL << GPIO\_AFRL\_AFSEL5\_Pos)        }}
\DoxyCodeLine{3365 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5\_1               (0x2UL << GPIO\_AFRL\_AFSEL5\_Pos)        }}
\DoxyCodeLine{3366 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5\_2               (0x4UL << GPIO\_AFRL\_AFSEL5\_Pos)        }}
\DoxyCodeLine{3367 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5\_3               (0x8UL << GPIO\_AFRL\_AFSEL5\_Pos)        }}
\DoxyCodeLine{3368 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6\_Pos             (24U)                                 }}
\DoxyCodeLine{3369 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6\_Msk             (0xFUL << GPIO\_AFRL\_AFSEL6\_Pos)        }}
\DoxyCodeLine{3370 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6                 GPIO\_AFRL\_AFSEL6\_Msk                  }}
\DoxyCodeLine{3371 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6\_0               (0x1UL << GPIO\_AFRL\_AFSEL6\_Pos)        }}
\DoxyCodeLine{3372 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6\_1               (0x2UL << GPIO\_AFRL\_AFSEL6\_Pos)        }}
\DoxyCodeLine{3373 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6\_2               (0x4UL << GPIO\_AFRL\_AFSEL6\_Pos)        }}
\DoxyCodeLine{3374 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6\_3               (0x8UL << GPIO\_AFRL\_AFSEL6\_Pos)        }}
\DoxyCodeLine{3375 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7\_Pos             (28U)                                 }}
\DoxyCodeLine{3376 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7\_Msk             (0xFUL << GPIO\_AFRL\_AFSEL7\_Pos)        }}
\DoxyCodeLine{3377 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7                 GPIO\_AFRL\_AFSEL7\_Msk                  }}
\DoxyCodeLine{3378 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7\_0               (0x1UL << GPIO\_AFRL\_AFSEL7\_Pos)        }}
\DoxyCodeLine{3379 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7\_1               (0x2UL << GPIO\_AFRL\_AFSEL7\_Pos)        }}
\DoxyCodeLine{3380 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7\_2               (0x4UL << GPIO\_AFRL\_AFSEL7\_Pos)        }}
\DoxyCodeLine{3381 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7\_3               (0x8UL << GPIO\_AFRL\_AFSEL7\_Pos)        }}
\DoxyCodeLine{3383 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{3384 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL0                  GPIO\_AFRL\_AFSEL0}}
\DoxyCodeLine{3385 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL0\_0                GPIO\_AFRL\_AFSEL0\_0}}
\DoxyCodeLine{3386 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL0\_1                GPIO\_AFRL\_AFSEL0\_1}}
\DoxyCodeLine{3387 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL0\_2                GPIO\_AFRL\_AFSEL0\_2}}
\DoxyCodeLine{3388 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL0\_3                GPIO\_AFRL\_AFSEL0\_3}}
\DoxyCodeLine{3389 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL1                  GPIO\_AFRL\_AFSEL1}}
\DoxyCodeLine{3390 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL1\_0                GPIO\_AFRL\_AFSEL1\_0}}
\DoxyCodeLine{3391 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL1\_1                GPIO\_AFRL\_AFSEL1\_1}}
\DoxyCodeLine{3392 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL1\_2                GPIO\_AFRL\_AFSEL1\_2}}
\DoxyCodeLine{3393 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL1\_3                GPIO\_AFRL\_AFSEL1\_3}}
\DoxyCodeLine{3394 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL2                  GPIO\_AFRL\_AFSEL2}}
\DoxyCodeLine{3395 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL2\_0                GPIO\_AFRL\_AFSEL2\_0}}
\DoxyCodeLine{3396 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL2\_1                GPIO\_AFRL\_AFSEL2\_1}}
\DoxyCodeLine{3397 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL2\_2                GPIO\_AFRL\_AFSEL2\_2}}
\DoxyCodeLine{3398 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL2\_3                GPIO\_AFRL\_AFSEL2\_3}}
\DoxyCodeLine{3399 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL3                  GPIO\_AFRL\_AFSEL3}}
\DoxyCodeLine{3400 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL3\_0                GPIO\_AFRL\_AFSEL3\_0}}
\DoxyCodeLine{3401 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL3\_1                GPIO\_AFRL\_AFSEL3\_1}}
\DoxyCodeLine{3402 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL3\_2                GPIO\_AFRL\_AFSEL3\_2}}
\DoxyCodeLine{3403 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL3\_3                GPIO\_AFRL\_AFSEL3\_3}}
\DoxyCodeLine{3404 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL4                  GPIO\_AFRL\_AFSEL4}}
\DoxyCodeLine{3405 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL4\_0                GPIO\_AFRL\_AFSEL4\_0}}
\DoxyCodeLine{3406 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL4\_1                GPIO\_AFRL\_AFSEL4\_1}}
\DoxyCodeLine{3407 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL4\_2                GPIO\_AFRL\_AFSEL4\_2}}
\DoxyCodeLine{3408 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL4\_3                GPIO\_AFRL\_AFSEL4\_3}}
\DoxyCodeLine{3409 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL5                  GPIO\_AFRL\_AFSEL5}}
\DoxyCodeLine{3410 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL5\_0                GPIO\_AFRL\_AFSEL5\_0}}
\DoxyCodeLine{3411 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL5\_1                GPIO\_AFRL\_AFSEL5\_1}}
\DoxyCodeLine{3412 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL5\_2                GPIO\_AFRL\_AFSEL5\_2}}
\DoxyCodeLine{3413 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL5\_3                GPIO\_AFRL\_AFSEL5\_3}}
\DoxyCodeLine{3414 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL6                  GPIO\_AFRL\_AFSEL6}}
\DoxyCodeLine{3415 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL6\_0                GPIO\_AFRL\_AFSEL6\_0}}
\DoxyCodeLine{3416 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL6\_1                GPIO\_AFRL\_AFSEL6\_1}}
\DoxyCodeLine{3417 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL6\_2                GPIO\_AFRL\_AFSEL6\_2}}
\DoxyCodeLine{3418 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL6\_3                GPIO\_AFRL\_AFSEL6\_3}}
\DoxyCodeLine{3419 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL7                  GPIO\_AFRL\_AFSEL7}}
\DoxyCodeLine{3420 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL7\_0                GPIO\_AFRL\_AFSEL7\_0}}
\DoxyCodeLine{3421 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL7\_1                GPIO\_AFRL\_AFSEL7\_1}}
\DoxyCodeLine{3422 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL7\_2                GPIO\_AFRL\_AFSEL7\_2}}
\DoxyCodeLine{3423 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL7\_3                GPIO\_AFRL\_AFSEL7\_3}}
\DoxyCodeLine{3424 }
\DoxyCodeLine{3425 \textcolor{comment}{/****************** Bit definition for GPIO\_AFRH register *********************/}}
\DoxyCodeLine{3426 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8\_Pos             (0U)                                  }}
\DoxyCodeLine{3427 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8\_Msk             (0xFUL << GPIO\_AFRH\_AFSEL8\_Pos)        }}
\DoxyCodeLine{3428 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8                 GPIO\_AFRH\_AFSEL8\_Msk                  }}
\DoxyCodeLine{3429 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8\_0               (0x1UL << GPIO\_AFRH\_AFSEL8\_Pos)        }}
\DoxyCodeLine{3430 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8\_1               (0x2UL << GPIO\_AFRH\_AFSEL8\_Pos)        }}
\DoxyCodeLine{3431 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8\_2               (0x4UL << GPIO\_AFRH\_AFSEL8\_Pos)        }}
\DoxyCodeLine{3432 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8\_3               (0x8UL << GPIO\_AFRH\_AFSEL8\_Pos)        }}
\DoxyCodeLine{3433 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9\_Pos             (4U)                                  }}
\DoxyCodeLine{3434 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9\_Msk             (0xFUL << GPIO\_AFRH\_AFSEL9\_Pos)        }}
\DoxyCodeLine{3435 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9                 GPIO\_AFRH\_AFSEL9\_Msk                  }}
\DoxyCodeLine{3436 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9\_0               (0x1UL << GPIO\_AFRH\_AFSEL9\_Pos)        }}
\DoxyCodeLine{3437 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9\_1               (0x2UL << GPIO\_AFRH\_AFSEL9\_Pos)        }}
\DoxyCodeLine{3438 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9\_2               (0x4UL << GPIO\_AFRH\_AFSEL9\_Pos)        }}
\DoxyCodeLine{3439 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9\_3               (0x8UL << GPIO\_AFRH\_AFSEL9\_Pos)        }}
\DoxyCodeLine{3440 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10\_Pos            (8U)                                  }}
\DoxyCodeLine{3441 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10\_Msk            (0xFUL << GPIO\_AFRH\_AFSEL10\_Pos)       }}
\DoxyCodeLine{3442 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10                GPIO\_AFRH\_AFSEL10\_Msk                 }}
\DoxyCodeLine{3443 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10\_0              (0x1UL << GPIO\_AFRH\_AFSEL10\_Pos)       }}
\DoxyCodeLine{3444 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10\_1              (0x2UL << GPIO\_AFRH\_AFSEL10\_Pos)       }}
\DoxyCodeLine{3445 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10\_2              (0x4UL << GPIO\_AFRH\_AFSEL10\_Pos)       }}
\DoxyCodeLine{3446 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10\_3              (0x8UL << GPIO\_AFRH\_AFSEL10\_Pos)       }}
\DoxyCodeLine{3447 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11\_Pos            (12U)                                 }}
\DoxyCodeLine{3448 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11\_Msk            (0xFUL << GPIO\_AFRH\_AFSEL11\_Pos)       }}
\DoxyCodeLine{3449 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11                GPIO\_AFRH\_AFSEL11\_Msk                 }}
\DoxyCodeLine{3450 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11\_0              (0x1UL << GPIO\_AFRH\_AFSEL11\_Pos)       }}
\DoxyCodeLine{3451 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11\_1              (0x2UL << GPIO\_AFRH\_AFSEL11\_Pos)       }}
\DoxyCodeLine{3452 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11\_2              (0x4UL << GPIO\_AFRH\_AFSEL11\_Pos)       }}
\DoxyCodeLine{3453 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11\_3              (0x8UL << GPIO\_AFRH\_AFSEL11\_Pos)       }}
\DoxyCodeLine{3454 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12\_Pos            (16U)                                 }}
\DoxyCodeLine{3455 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12\_Msk            (0xFUL << GPIO\_AFRH\_AFSEL12\_Pos)       }}
\DoxyCodeLine{3456 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12                GPIO\_AFRH\_AFSEL12\_Msk                 }}
\DoxyCodeLine{3457 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12\_0              (0x1UL << GPIO\_AFRH\_AFSEL12\_Pos)       }}
\DoxyCodeLine{3458 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12\_1              (0x2UL << GPIO\_AFRH\_AFSEL12\_Pos)       }}
\DoxyCodeLine{3459 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12\_2              (0x4UL << GPIO\_AFRH\_AFSEL12\_Pos)       }}
\DoxyCodeLine{3460 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12\_3              (0x8UL << GPIO\_AFRH\_AFSEL12\_Pos)       }}
\DoxyCodeLine{3461 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13\_Pos            (20U)                                 }}
\DoxyCodeLine{3462 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13\_Msk            (0xFUL << GPIO\_AFRH\_AFSEL13\_Pos)       }}
\DoxyCodeLine{3463 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13                GPIO\_AFRH\_AFSEL13\_Msk                 }}
\DoxyCodeLine{3464 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13\_0              (0x1UL << GPIO\_AFRH\_AFSEL13\_Pos)       }}
\DoxyCodeLine{3465 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13\_1              (0x2UL << GPIO\_AFRH\_AFSEL13\_Pos)       }}
\DoxyCodeLine{3466 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13\_2              (0x4UL << GPIO\_AFRH\_AFSEL13\_Pos)       }}
\DoxyCodeLine{3467 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13\_3              (0x8UL << GPIO\_AFRH\_AFSEL13\_Pos)       }}
\DoxyCodeLine{3468 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14\_Pos            (24U)                                 }}
\DoxyCodeLine{3469 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14\_Msk            (0xFUL << GPIO\_AFRH\_AFSEL14\_Pos)       }}
\DoxyCodeLine{3470 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14                GPIO\_AFRH\_AFSEL14\_Msk                 }}
\DoxyCodeLine{3471 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14\_0              (0x1UL << GPIO\_AFRH\_AFSEL14\_Pos)       }}
\DoxyCodeLine{3472 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14\_1              (0x2UL << GPIO\_AFRH\_AFSEL14\_Pos)       }}
\DoxyCodeLine{3473 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14\_2              (0x4UL << GPIO\_AFRH\_AFSEL14\_Pos)       }}
\DoxyCodeLine{3474 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14\_3              (0x8UL << GPIO\_AFRH\_AFSEL14\_Pos)       }}
\DoxyCodeLine{3475 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15\_Pos            (28U)                                 }}
\DoxyCodeLine{3476 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15\_Msk            (0xFUL << GPIO\_AFRH\_AFSEL15\_Pos)       }}
\DoxyCodeLine{3477 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15                GPIO\_AFRH\_AFSEL15\_Msk                 }}
\DoxyCodeLine{3478 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15\_0              (0x1UL << GPIO\_AFRH\_AFSEL15\_Pos)       }}
\DoxyCodeLine{3479 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15\_1              (0x2UL << GPIO\_AFRH\_AFSEL15\_Pos)       }}
\DoxyCodeLine{3480 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15\_2              (0x4UL << GPIO\_AFRH\_AFSEL15\_Pos)       }}
\DoxyCodeLine{3481 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15\_3              (0x8UL << GPIO\_AFRH\_AFSEL15\_Pos)       }}
\DoxyCodeLine{3483 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{3484 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH0                  GPIO\_AFRH\_AFSEL8}}
\DoxyCodeLine{3485 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH0\_0                GPIO\_AFRH\_AFSEL8\_0}}
\DoxyCodeLine{3486 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH0\_1                GPIO\_AFRH\_AFSEL8\_1}}
\DoxyCodeLine{3487 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH0\_2                GPIO\_AFRH\_AFSEL8\_2}}
\DoxyCodeLine{3488 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH0\_3                GPIO\_AFRH\_AFSEL8\_3}}
\DoxyCodeLine{3489 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH1                  GPIO\_AFRH\_AFSEL9}}
\DoxyCodeLine{3490 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH1\_0                GPIO\_AFRH\_AFSEL9\_0}}
\DoxyCodeLine{3491 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH1\_1                GPIO\_AFRH\_AFSEL9\_1}}
\DoxyCodeLine{3492 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH1\_2                GPIO\_AFRH\_AFSEL9\_2}}
\DoxyCodeLine{3493 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH1\_3                GPIO\_AFRH\_AFSEL9\_3}}
\DoxyCodeLine{3494 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH2                  GPIO\_AFRH\_AFSEL10}}
\DoxyCodeLine{3495 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH2\_0                GPIO\_AFRH\_AFSEL10\_0}}
\DoxyCodeLine{3496 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH2\_1                GPIO\_AFRH\_AFSEL10\_1}}
\DoxyCodeLine{3497 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH2\_2                GPIO\_AFRH\_AFSEL10\_2}}
\DoxyCodeLine{3498 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH2\_3                GPIO\_AFRH\_AFSEL10\_3}}
\DoxyCodeLine{3499 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH3                  GPIO\_AFRH\_AFSEL11}}
\DoxyCodeLine{3500 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH3\_0                GPIO\_AFRH\_AFSEL11\_0}}
\DoxyCodeLine{3501 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH3\_1                GPIO\_AFRH\_AFSEL11\_1}}
\DoxyCodeLine{3502 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH3\_2                GPIO\_AFRH\_AFSEL11\_2}}
\DoxyCodeLine{3503 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH3\_3                GPIO\_AFRH\_AFSEL11\_3}}
\DoxyCodeLine{3504 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH4                  GPIO\_AFRH\_AFSEL12}}
\DoxyCodeLine{3505 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH4\_0                GPIO\_AFRH\_AFSEL12\_0}}
\DoxyCodeLine{3506 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH4\_1                GPIO\_AFRH\_AFSEL12\_1}}
\DoxyCodeLine{3507 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH4\_2                GPIO\_AFRH\_AFSEL12\_2}}
\DoxyCodeLine{3508 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH4\_3                GPIO\_AFRH\_AFSEL12\_3}}
\DoxyCodeLine{3509 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH5                  GPIO\_AFRH\_AFSEL13}}
\DoxyCodeLine{3510 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH5\_0                GPIO\_AFRH\_AFSEL13\_0}}
\DoxyCodeLine{3511 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH5\_1                GPIO\_AFRH\_AFSEL13\_1}}
\DoxyCodeLine{3512 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH5\_2                GPIO\_AFRH\_AFSEL13\_2}}
\DoxyCodeLine{3513 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH5\_3                GPIO\_AFRH\_AFSEL13\_3}}
\DoxyCodeLine{3514 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH6                  GPIO\_AFRH\_AFSEL14}}
\DoxyCodeLine{3515 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH6\_0                GPIO\_AFRH\_AFSEL14\_0}}
\DoxyCodeLine{3516 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH6\_1                GPIO\_AFRH\_AFSEL14\_1}}
\DoxyCodeLine{3517 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH6\_2                GPIO\_AFRH\_AFSEL14\_2}}
\DoxyCodeLine{3518 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH6\_3                GPIO\_AFRH\_AFSEL14\_3}}
\DoxyCodeLine{3519 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH7                  GPIO\_AFRH\_AFSEL15}}
\DoxyCodeLine{3520 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH7\_0                GPIO\_AFRH\_AFSEL15\_0}}
\DoxyCodeLine{3521 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH7\_1                GPIO\_AFRH\_AFSEL15\_1}}
\DoxyCodeLine{3522 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH7\_2                GPIO\_AFRH\_AFSEL15\_2}}
\DoxyCodeLine{3523 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH7\_3                GPIO\_AFRH\_AFSEL15\_3}}
\DoxyCodeLine{3524 }
\DoxyCodeLine{3525 }
\DoxyCodeLine{3526 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3527 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3528 \textcolor{comment}{/*                      Inter-\/integrated Circuit Interface                    */}}
\DoxyCodeLine{3529 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3530 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3531 \textcolor{comment}{/*******************  Bit definition for I2C\_CR1 register  ********************/}}
\DoxyCodeLine{3532 \textcolor{preprocessor}{\#define I2C\_CR1\_PE\_Pos            (0U)                                         }}
\DoxyCodeLine{3533 \textcolor{preprocessor}{\#define I2C\_CR1\_PE\_Msk            (0x1UL << I2C\_CR1\_PE\_Pos)                     }}
\DoxyCodeLine{3534 \textcolor{preprocessor}{\#define I2C\_CR1\_PE                I2C\_CR1\_PE\_Msk                               }}
\DoxyCodeLine{3535 \textcolor{preprocessor}{\#define I2C\_CR1\_SMBUS\_Pos         (1U)                                         }}
\DoxyCodeLine{3536 \textcolor{preprocessor}{\#define I2C\_CR1\_SMBUS\_Msk         (0x1UL << I2C\_CR1\_SMBUS\_Pos)                  }}
\DoxyCodeLine{3537 \textcolor{preprocessor}{\#define I2C\_CR1\_SMBUS             I2C\_CR1\_SMBUS\_Msk                            }}
\DoxyCodeLine{3538 \textcolor{preprocessor}{\#define I2C\_CR1\_SMBTYPE\_Pos       (3U)                                         }}
\DoxyCodeLine{3539 \textcolor{preprocessor}{\#define I2C\_CR1\_SMBTYPE\_Msk       (0x1UL << I2C\_CR1\_SMBTYPE\_Pos)                }}
\DoxyCodeLine{3540 \textcolor{preprocessor}{\#define I2C\_CR1\_SMBTYPE           I2C\_CR1\_SMBTYPE\_Msk                          }}
\DoxyCodeLine{3541 \textcolor{preprocessor}{\#define I2C\_CR1\_ENARP\_Pos         (4U)                                         }}
\DoxyCodeLine{3542 \textcolor{preprocessor}{\#define I2C\_CR1\_ENARP\_Msk         (0x1UL << I2C\_CR1\_ENARP\_Pos)                  }}
\DoxyCodeLine{3543 \textcolor{preprocessor}{\#define I2C\_CR1\_ENARP             I2C\_CR1\_ENARP\_Msk                            }}
\DoxyCodeLine{3544 \textcolor{preprocessor}{\#define I2C\_CR1\_ENPEC\_Pos         (5U)                                         }}
\DoxyCodeLine{3545 \textcolor{preprocessor}{\#define I2C\_CR1\_ENPEC\_Msk         (0x1UL << I2C\_CR1\_ENPEC\_Pos)                  }}
\DoxyCodeLine{3546 \textcolor{preprocessor}{\#define I2C\_CR1\_ENPEC             I2C\_CR1\_ENPEC\_Msk                            }}
\DoxyCodeLine{3547 \textcolor{preprocessor}{\#define I2C\_CR1\_ENGC\_Pos          (6U)                                         }}
\DoxyCodeLine{3548 \textcolor{preprocessor}{\#define I2C\_CR1\_ENGC\_Msk          (0x1UL << I2C\_CR1\_ENGC\_Pos)                   }}
\DoxyCodeLine{3549 \textcolor{preprocessor}{\#define I2C\_CR1\_ENGC              I2C\_CR1\_ENGC\_Msk                             }}
\DoxyCodeLine{3550 \textcolor{preprocessor}{\#define I2C\_CR1\_NOSTRETCH\_Pos     (7U)                                         }}
\DoxyCodeLine{3551 \textcolor{preprocessor}{\#define I2C\_CR1\_NOSTRETCH\_Msk     (0x1UL << I2C\_CR1\_NOSTRETCH\_Pos)              }}
\DoxyCodeLine{3552 \textcolor{preprocessor}{\#define I2C\_CR1\_NOSTRETCH         I2C\_CR1\_NOSTRETCH\_Msk                        }}
\DoxyCodeLine{3553 \textcolor{preprocessor}{\#define I2C\_CR1\_START\_Pos         (8U)                                         }}
\DoxyCodeLine{3554 \textcolor{preprocessor}{\#define I2C\_CR1\_START\_Msk         (0x1UL << I2C\_CR1\_START\_Pos)                  }}
\DoxyCodeLine{3555 \textcolor{preprocessor}{\#define I2C\_CR1\_START             I2C\_CR1\_START\_Msk                            }}
\DoxyCodeLine{3556 \textcolor{preprocessor}{\#define I2C\_CR1\_STOP\_Pos          (9U)                                         }}
\DoxyCodeLine{3557 \textcolor{preprocessor}{\#define I2C\_CR1\_STOP\_Msk          (0x1UL << I2C\_CR1\_STOP\_Pos)                   }}
\DoxyCodeLine{3558 \textcolor{preprocessor}{\#define I2C\_CR1\_STOP              I2C\_CR1\_STOP\_Msk                             }}
\DoxyCodeLine{3559 \textcolor{preprocessor}{\#define I2C\_CR1\_ACK\_Pos           (10U)                                        }}
\DoxyCodeLine{3560 \textcolor{preprocessor}{\#define I2C\_CR1\_ACK\_Msk           (0x1UL << I2C\_CR1\_ACK\_Pos)                    }}
\DoxyCodeLine{3561 \textcolor{preprocessor}{\#define I2C\_CR1\_ACK               I2C\_CR1\_ACK\_Msk                              }}
\DoxyCodeLine{3562 \textcolor{preprocessor}{\#define I2C\_CR1\_POS\_Pos           (11U)                                        }}
\DoxyCodeLine{3563 \textcolor{preprocessor}{\#define I2C\_CR1\_POS\_Msk           (0x1UL << I2C\_CR1\_POS\_Pos)                    }}
\DoxyCodeLine{3564 \textcolor{preprocessor}{\#define I2C\_CR1\_POS               I2C\_CR1\_POS\_Msk                              }}
\DoxyCodeLine{3565 \textcolor{preprocessor}{\#define I2C\_CR1\_PEC\_Pos           (12U)                                        }}
\DoxyCodeLine{3566 \textcolor{preprocessor}{\#define I2C\_CR1\_PEC\_Msk           (0x1UL << I2C\_CR1\_PEC\_Pos)                    }}
\DoxyCodeLine{3567 \textcolor{preprocessor}{\#define I2C\_CR1\_PEC               I2C\_CR1\_PEC\_Msk                              }}
\DoxyCodeLine{3568 \textcolor{preprocessor}{\#define I2C\_CR1\_ALERT\_Pos         (13U)                                        }}
\DoxyCodeLine{3569 \textcolor{preprocessor}{\#define I2C\_CR1\_ALERT\_Msk         (0x1UL << I2C\_CR1\_ALERT\_Pos)                  }}
\DoxyCodeLine{3570 \textcolor{preprocessor}{\#define I2C\_CR1\_ALERT             I2C\_CR1\_ALERT\_Msk                            }}
\DoxyCodeLine{3571 \textcolor{preprocessor}{\#define I2C\_CR1\_SWRST\_Pos         (15U)                                        }}
\DoxyCodeLine{3572 \textcolor{preprocessor}{\#define I2C\_CR1\_SWRST\_Msk         (0x1UL << I2C\_CR1\_SWRST\_Pos)                  }}
\DoxyCodeLine{3573 \textcolor{preprocessor}{\#define I2C\_CR1\_SWRST             I2C\_CR1\_SWRST\_Msk                            }}
\DoxyCodeLine{3575 \textcolor{comment}{/*******************  Bit definition for I2C\_CR2 register  ********************/}}
\DoxyCodeLine{3576 \textcolor{preprocessor}{\#define I2C\_CR2\_FREQ\_Pos          (0U)                                         }}
\DoxyCodeLine{3577 \textcolor{preprocessor}{\#define I2C\_CR2\_FREQ\_Msk          (0x3FUL << I2C\_CR2\_FREQ\_Pos)                  }}
\DoxyCodeLine{3578 \textcolor{preprocessor}{\#define I2C\_CR2\_FREQ              I2C\_CR2\_FREQ\_Msk                             }}
\DoxyCodeLine{3579 \textcolor{preprocessor}{\#define I2C\_CR2\_FREQ\_0            (0x01UL << I2C\_CR2\_FREQ\_Pos)                  }}
\DoxyCodeLine{3580 \textcolor{preprocessor}{\#define I2C\_CR2\_FREQ\_1            (0x02UL << I2C\_CR2\_FREQ\_Pos)                  }}
\DoxyCodeLine{3581 \textcolor{preprocessor}{\#define I2C\_CR2\_FREQ\_2            (0x04UL << I2C\_CR2\_FREQ\_Pos)                  }}
\DoxyCodeLine{3582 \textcolor{preprocessor}{\#define I2C\_CR2\_FREQ\_3            (0x08UL << I2C\_CR2\_FREQ\_Pos)                  }}
\DoxyCodeLine{3583 \textcolor{preprocessor}{\#define I2C\_CR2\_FREQ\_4            (0x10UL << I2C\_CR2\_FREQ\_Pos)                  }}
\DoxyCodeLine{3584 \textcolor{preprocessor}{\#define I2C\_CR2\_FREQ\_5            (0x20UL << I2C\_CR2\_FREQ\_Pos)                  }}
\DoxyCodeLine{3586 \textcolor{preprocessor}{\#define I2C\_CR2\_ITERREN\_Pos       (8U)                                         }}
\DoxyCodeLine{3587 \textcolor{preprocessor}{\#define I2C\_CR2\_ITERREN\_Msk       (0x1UL << I2C\_CR2\_ITERREN\_Pos)                }}
\DoxyCodeLine{3588 \textcolor{preprocessor}{\#define I2C\_CR2\_ITERREN           I2C\_CR2\_ITERREN\_Msk                          }}
\DoxyCodeLine{3589 \textcolor{preprocessor}{\#define I2C\_CR2\_ITEVTEN\_Pos       (9U)                                         }}
\DoxyCodeLine{3590 \textcolor{preprocessor}{\#define I2C\_CR2\_ITEVTEN\_Msk       (0x1UL << I2C\_CR2\_ITEVTEN\_Pos)                }}
\DoxyCodeLine{3591 \textcolor{preprocessor}{\#define I2C\_CR2\_ITEVTEN           I2C\_CR2\_ITEVTEN\_Msk                          }}
\DoxyCodeLine{3592 \textcolor{preprocessor}{\#define I2C\_CR2\_ITBUFEN\_Pos       (10U)                                        }}
\DoxyCodeLine{3593 \textcolor{preprocessor}{\#define I2C\_CR2\_ITBUFEN\_Msk       (0x1UL << I2C\_CR2\_ITBUFEN\_Pos)                }}
\DoxyCodeLine{3594 \textcolor{preprocessor}{\#define I2C\_CR2\_ITBUFEN           I2C\_CR2\_ITBUFEN\_Msk                          }}
\DoxyCodeLine{3595 \textcolor{preprocessor}{\#define I2C\_CR2\_DMAEN\_Pos         (11U)                                        }}
\DoxyCodeLine{3596 \textcolor{preprocessor}{\#define I2C\_CR2\_DMAEN\_Msk         (0x1UL << I2C\_CR2\_DMAEN\_Pos)                  }}
\DoxyCodeLine{3597 \textcolor{preprocessor}{\#define I2C\_CR2\_DMAEN             I2C\_CR2\_DMAEN\_Msk                            }}
\DoxyCodeLine{3598 \textcolor{preprocessor}{\#define I2C\_CR2\_LAST\_Pos          (12U)                                        }}
\DoxyCodeLine{3599 \textcolor{preprocessor}{\#define I2C\_CR2\_LAST\_Msk          (0x1UL << I2C\_CR2\_LAST\_Pos)                   }}
\DoxyCodeLine{3600 \textcolor{preprocessor}{\#define I2C\_CR2\_LAST              I2C\_CR2\_LAST\_Msk                             }}
\DoxyCodeLine{3602 \textcolor{comment}{/*******************  Bit definition for I2C\_OAR1 register  *******************/}}
\DoxyCodeLine{3603 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD1\_7           0x000000FEU                                  }}
\DoxyCodeLine{3604 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD8\_9           0x00000300U                                  }}
\DoxyCodeLine{3606 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD0\_Pos         (0U)                                         }}
\DoxyCodeLine{3607 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD0\_Msk         (0x1UL << I2C\_OAR1\_ADD0\_Pos)                  }}
\DoxyCodeLine{3608 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD0             I2C\_OAR1\_ADD0\_Msk                            }}
\DoxyCodeLine{3609 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD1\_Pos         (1U)                                         }}
\DoxyCodeLine{3610 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD1\_Msk         (0x1UL << I2C\_OAR1\_ADD1\_Pos)                  }}
\DoxyCodeLine{3611 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD1             I2C\_OAR1\_ADD1\_Msk                            }}
\DoxyCodeLine{3612 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD2\_Pos         (2U)                                         }}
\DoxyCodeLine{3613 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD2\_Msk         (0x1UL << I2C\_OAR1\_ADD2\_Pos)                  }}
\DoxyCodeLine{3614 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD2             I2C\_OAR1\_ADD2\_Msk                            }}
\DoxyCodeLine{3615 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD3\_Pos         (3U)                                         }}
\DoxyCodeLine{3616 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD3\_Msk         (0x1UL << I2C\_OAR1\_ADD3\_Pos)                  }}
\DoxyCodeLine{3617 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD3             I2C\_OAR1\_ADD3\_Msk                            }}
\DoxyCodeLine{3618 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD4\_Pos         (4U)                                         }}
\DoxyCodeLine{3619 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD4\_Msk         (0x1UL << I2C\_OAR1\_ADD4\_Pos)                  }}
\DoxyCodeLine{3620 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD4             I2C\_OAR1\_ADD4\_Msk                            }}
\DoxyCodeLine{3621 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD5\_Pos         (5U)                                         }}
\DoxyCodeLine{3622 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD5\_Msk         (0x1UL << I2C\_OAR1\_ADD5\_Pos)                  }}
\DoxyCodeLine{3623 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD5             I2C\_OAR1\_ADD5\_Msk                            }}
\DoxyCodeLine{3624 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD6\_Pos         (6U)                                         }}
\DoxyCodeLine{3625 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD6\_Msk         (0x1UL << I2C\_OAR1\_ADD6\_Pos)                  }}
\DoxyCodeLine{3626 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD6             I2C\_OAR1\_ADD6\_Msk                            }}
\DoxyCodeLine{3627 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD7\_Pos         (7U)                                         }}
\DoxyCodeLine{3628 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD7\_Msk         (0x1UL << I2C\_OAR1\_ADD7\_Pos)                  }}
\DoxyCodeLine{3629 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD7             I2C\_OAR1\_ADD7\_Msk                            }}
\DoxyCodeLine{3630 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD8\_Pos         (8U)                                         }}
\DoxyCodeLine{3631 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD8\_Msk         (0x1UL << I2C\_OAR1\_ADD8\_Pos)                  }}
\DoxyCodeLine{3632 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD8             I2C\_OAR1\_ADD8\_Msk                            }}
\DoxyCodeLine{3633 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD9\_Pos         (9U)                                         }}
\DoxyCodeLine{3634 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD9\_Msk         (0x1UL << I2C\_OAR1\_ADD9\_Pos)                  }}
\DoxyCodeLine{3635 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD9             I2C\_OAR1\_ADD9\_Msk                            }}
\DoxyCodeLine{3637 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADDMODE\_Pos      (15U)                                        }}
\DoxyCodeLine{3638 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADDMODE\_Msk      (0x1UL << I2C\_OAR1\_ADDMODE\_Pos)               }}
\DoxyCodeLine{3639 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADDMODE          I2C\_OAR1\_ADDMODE\_Msk                         }}
\DoxyCodeLine{3641 \textcolor{comment}{/*******************  Bit definition for I2C\_OAR2 register  *******************/}}
\DoxyCodeLine{3642 \textcolor{preprocessor}{\#define I2C\_OAR2\_ENDUAL\_Pos       (0U)                                         }}
\DoxyCodeLine{3643 \textcolor{preprocessor}{\#define I2C\_OAR2\_ENDUAL\_Msk       (0x1UL << I2C\_OAR2\_ENDUAL\_Pos)                }}
\DoxyCodeLine{3644 \textcolor{preprocessor}{\#define I2C\_OAR2\_ENDUAL           I2C\_OAR2\_ENDUAL\_Msk                          }}
\DoxyCodeLine{3645 \textcolor{preprocessor}{\#define I2C\_OAR2\_ADD2\_Pos         (1U)                                         }}
\DoxyCodeLine{3646 \textcolor{preprocessor}{\#define I2C\_OAR2\_ADD2\_Msk         (0x7FUL << I2C\_OAR2\_ADD2\_Pos)                 }}
\DoxyCodeLine{3647 \textcolor{preprocessor}{\#define I2C\_OAR2\_ADD2             I2C\_OAR2\_ADD2\_Msk                            }}
\DoxyCodeLine{3649 \textcolor{comment}{/********************  Bit definition for I2C\_DR register  ********************/}}
\DoxyCodeLine{3650 \textcolor{preprocessor}{\#define I2C\_DR\_DR\_Pos             (0U)                                         }}
\DoxyCodeLine{3651 \textcolor{preprocessor}{\#define I2C\_DR\_DR\_Msk             (0xFFUL << I2C\_DR\_DR\_Pos)                     }}
\DoxyCodeLine{3652 \textcolor{preprocessor}{\#define I2C\_DR\_DR                 I2C\_DR\_DR\_Msk                                }}
\DoxyCodeLine{3654 \textcolor{comment}{/*******************  Bit definition for I2C\_SR1 register  ********************/}}
\DoxyCodeLine{3655 \textcolor{preprocessor}{\#define I2C\_SR1\_SB\_Pos            (0U)                                         }}
\DoxyCodeLine{3656 \textcolor{preprocessor}{\#define I2C\_SR1\_SB\_Msk            (0x1UL << I2C\_SR1\_SB\_Pos)                     }}
\DoxyCodeLine{3657 \textcolor{preprocessor}{\#define I2C\_SR1\_SB                I2C\_SR1\_SB\_Msk                               }}
\DoxyCodeLine{3658 \textcolor{preprocessor}{\#define I2C\_SR1\_ADDR\_Pos          (1U)                                         }}
\DoxyCodeLine{3659 \textcolor{preprocessor}{\#define I2C\_SR1\_ADDR\_Msk          (0x1UL << I2C\_SR1\_ADDR\_Pos)                   }}
\DoxyCodeLine{3660 \textcolor{preprocessor}{\#define I2C\_SR1\_ADDR              I2C\_SR1\_ADDR\_Msk                             }}
\DoxyCodeLine{3661 \textcolor{preprocessor}{\#define I2C\_SR1\_BTF\_Pos           (2U)                                         }}
\DoxyCodeLine{3662 \textcolor{preprocessor}{\#define I2C\_SR1\_BTF\_Msk           (0x1UL << I2C\_SR1\_BTF\_Pos)                    }}
\DoxyCodeLine{3663 \textcolor{preprocessor}{\#define I2C\_SR1\_BTF               I2C\_SR1\_BTF\_Msk                              }}
\DoxyCodeLine{3664 \textcolor{preprocessor}{\#define I2C\_SR1\_ADD10\_Pos         (3U)                                         }}
\DoxyCodeLine{3665 \textcolor{preprocessor}{\#define I2C\_SR1\_ADD10\_Msk         (0x1UL << I2C\_SR1\_ADD10\_Pos)                  }}
\DoxyCodeLine{3666 \textcolor{preprocessor}{\#define I2C\_SR1\_ADD10             I2C\_SR1\_ADD10\_Msk                            }}
\DoxyCodeLine{3667 \textcolor{preprocessor}{\#define I2C\_SR1\_STOPF\_Pos         (4U)                                         }}
\DoxyCodeLine{3668 \textcolor{preprocessor}{\#define I2C\_SR1\_STOPF\_Msk         (0x1UL << I2C\_SR1\_STOPF\_Pos)                  }}
\DoxyCodeLine{3669 \textcolor{preprocessor}{\#define I2C\_SR1\_STOPF             I2C\_SR1\_STOPF\_Msk                            }}
\DoxyCodeLine{3670 \textcolor{preprocessor}{\#define I2C\_SR1\_RXNE\_Pos          (6U)                                         }}
\DoxyCodeLine{3671 \textcolor{preprocessor}{\#define I2C\_SR1\_RXNE\_Msk          (0x1UL << I2C\_SR1\_RXNE\_Pos)                   }}
\DoxyCodeLine{3672 \textcolor{preprocessor}{\#define I2C\_SR1\_RXNE              I2C\_SR1\_RXNE\_Msk                             }}
\DoxyCodeLine{3673 \textcolor{preprocessor}{\#define I2C\_SR1\_TXE\_Pos           (7U)                                         }}
\DoxyCodeLine{3674 \textcolor{preprocessor}{\#define I2C\_SR1\_TXE\_Msk           (0x1UL << I2C\_SR1\_TXE\_Pos)                    }}
\DoxyCodeLine{3675 \textcolor{preprocessor}{\#define I2C\_SR1\_TXE               I2C\_SR1\_TXE\_Msk                              }}
\DoxyCodeLine{3676 \textcolor{preprocessor}{\#define I2C\_SR1\_BERR\_Pos          (8U)                                         }}
\DoxyCodeLine{3677 \textcolor{preprocessor}{\#define I2C\_SR1\_BERR\_Msk          (0x1UL << I2C\_SR1\_BERR\_Pos)                   }}
\DoxyCodeLine{3678 \textcolor{preprocessor}{\#define I2C\_SR1\_BERR              I2C\_SR1\_BERR\_Msk                             }}
\DoxyCodeLine{3679 \textcolor{preprocessor}{\#define I2C\_SR1\_ARLO\_Pos          (9U)                                         }}
\DoxyCodeLine{3680 \textcolor{preprocessor}{\#define I2C\_SR1\_ARLO\_Msk          (0x1UL << I2C\_SR1\_ARLO\_Pos)                   }}
\DoxyCodeLine{3681 \textcolor{preprocessor}{\#define I2C\_SR1\_ARLO              I2C\_SR1\_ARLO\_Msk                             }}
\DoxyCodeLine{3682 \textcolor{preprocessor}{\#define I2C\_SR1\_AF\_Pos            (10U)                                        }}
\DoxyCodeLine{3683 \textcolor{preprocessor}{\#define I2C\_SR1\_AF\_Msk            (0x1UL << I2C\_SR1\_AF\_Pos)                     }}
\DoxyCodeLine{3684 \textcolor{preprocessor}{\#define I2C\_SR1\_AF                I2C\_SR1\_AF\_Msk                               }}
\DoxyCodeLine{3685 \textcolor{preprocessor}{\#define I2C\_SR1\_OVR\_Pos           (11U)                                        }}
\DoxyCodeLine{3686 \textcolor{preprocessor}{\#define I2C\_SR1\_OVR\_Msk           (0x1UL << I2C\_SR1\_OVR\_Pos)                    }}
\DoxyCodeLine{3687 \textcolor{preprocessor}{\#define I2C\_SR1\_OVR               I2C\_SR1\_OVR\_Msk                              }}
\DoxyCodeLine{3688 \textcolor{preprocessor}{\#define I2C\_SR1\_PECERR\_Pos        (12U)                                        }}
\DoxyCodeLine{3689 \textcolor{preprocessor}{\#define I2C\_SR1\_PECERR\_Msk        (0x1UL << I2C\_SR1\_PECERR\_Pos)                 }}
\DoxyCodeLine{3690 \textcolor{preprocessor}{\#define I2C\_SR1\_PECERR            I2C\_SR1\_PECERR\_Msk                           }}
\DoxyCodeLine{3691 \textcolor{preprocessor}{\#define I2C\_SR1\_TIMEOUT\_Pos       (14U)                                        }}
\DoxyCodeLine{3692 \textcolor{preprocessor}{\#define I2C\_SR1\_TIMEOUT\_Msk       (0x1UL << I2C\_SR1\_TIMEOUT\_Pos)                }}
\DoxyCodeLine{3693 \textcolor{preprocessor}{\#define I2C\_SR1\_TIMEOUT           I2C\_SR1\_TIMEOUT\_Msk                          }}
\DoxyCodeLine{3694 \textcolor{preprocessor}{\#define I2C\_SR1\_SMBALERT\_Pos      (15U)                                        }}
\DoxyCodeLine{3695 \textcolor{preprocessor}{\#define I2C\_SR1\_SMBALERT\_Msk      (0x1UL << I2C\_SR1\_SMBALERT\_Pos)               }}
\DoxyCodeLine{3696 \textcolor{preprocessor}{\#define I2C\_SR1\_SMBALERT          I2C\_SR1\_SMBALERT\_Msk                         }}
\DoxyCodeLine{3698 \textcolor{comment}{/*******************  Bit definition for I2C\_SR2 register  ********************/}}
\DoxyCodeLine{3699 \textcolor{preprocessor}{\#define I2C\_SR2\_MSL\_Pos           (0U)                                         }}
\DoxyCodeLine{3700 \textcolor{preprocessor}{\#define I2C\_SR2\_MSL\_Msk           (0x1UL << I2C\_SR2\_MSL\_Pos)                    }}
\DoxyCodeLine{3701 \textcolor{preprocessor}{\#define I2C\_SR2\_MSL               I2C\_SR2\_MSL\_Msk                              }}
\DoxyCodeLine{3702 \textcolor{preprocessor}{\#define I2C\_SR2\_BUSY\_Pos          (1U)                                         }}
\DoxyCodeLine{3703 \textcolor{preprocessor}{\#define I2C\_SR2\_BUSY\_Msk          (0x1UL << I2C\_SR2\_BUSY\_Pos)                   }}
\DoxyCodeLine{3704 \textcolor{preprocessor}{\#define I2C\_SR2\_BUSY              I2C\_SR2\_BUSY\_Msk                             }}
\DoxyCodeLine{3705 \textcolor{preprocessor}{\#define I2C\_SR2\_TRA\_Pos           (2U)                                         }}
\DoxyCodeLine{3706 \textcolor{preprocessor}{\#define I2C\_SR2\_TRA\_Msk           (0x1UL << I2C\_SR2\_TRA\_Pos)                    }}
\DoxyCodeLine{3707 \textcolor{preprocessor}{\#define I2C\_SR2\_TRA               I2C\_SR2\_TRA\_Msk                              }}
\DoxyCodeLine{3708 \textcolor{preprocessor}{\#define I2C\_SR2\_GENCALL\_Pos       (4U)                                         }}
\DoxyCodeLine{3709 \textcolor{preprocessor}{\#define I2C\_SR2\_GENCALL\_Msk       (0x1UL << I2C\_SR2\_GENCALL\_Pos)                }}
\DoxyCodeLine{3710 \textcolor{preprocessor}{\#define I2C\_SR2\_GENCALL           I2C\_SR2\_GENCALL\_Msk                          }}
\DoxyCodeLine{3711 \textcolor{preprocessor}{\#define I2C\_SR2\_SMBDEFAULT\_Pos    (5U)                                         }}
\DoxyCodeLine{3712 \textcolor{preprocessor}{\#define I2C\_SR2\_SMBDEFAULT\_Msk    (0x1UL << I2C\_SR2\_SMBDEFAULT\_Pos)             }}
\DoxyCodeLine{3713 \textcolor{preprocessor}{\#define I2C\_SR2\_SMBDEFAULT        I2C\_SR2\_SMBDEFAULT\_Msk                       }}
\DoxyCodeLine{3714 \textcolor{preprocessor}{\#define I2C\_SR2\_SMBHOST\_Pos       (6U)                                         }}
\DoxyCodeLine{3715 \textcolor{preprocessor}{\#define I2C\_SR2\_SMBHOST\_Msk       (0x1UL << I2C\_SR2\_SMBHOST\_Pos)                }}
\DoxyCodeLine{3716 \textcolor{preprocessor}{\#define I2C\_SR2\_SMBHOST           I2C\_SR2\_SMBHOST\_Msk                          }}
\DoxyCodeLine{3717 \textcolor{preprocessor}{\#define I2C\_SR2\_DUALF\_Pos         (7U)                                         }}
\DoxyCodeLine{3718 \textcolor{preprocessor}{\#define I2C\_SR2\_DUALF\_Msk         (0x1UL << I2C\_SR2\_DUALF\_Pos)                  }}
\DoxyCodeLine{3719 \textcolor{preprocessor}{\#define I2C\_SR2\_DUALF             I2C\_SR2\_DUALF\_Msk                            }}
\DoxyCodeLine{3720 \textcolor{preprocessor}{\#define I2C\_SR2\_PEC\_Pos           (8U)                                         }}
\DoxyCodeLine{3721 \textcolor{preprocessor}{\#define I2C\_SR2\_PEC\_Msk           (0xFFUL << I2C\_SR2\_PEC\_Pos)                   }}
\DoxyCodeLine{3722 \textcolor{preprocessor}{\#define I2C\_SR2\_PEC               I2C\_SR2\_PEC\_Msk                              }}
\DoxyCodeLine{3724 \textcolor{comment}{/*******************  Bit definition for I2C\_CCR register  ********************/}}
\DoxyCodeLine{3725 \textcolor{preprocessor}{\#define I2C\_CCR\_CCR\_Pos           (0U)                                         }}
\DoxyCodeLine{3726 \textcolor{preprocessor}{\#define I2C\_CCR\_CCR\_Msk           (0xFFFUL << I2C\_CCR\_CCR\_Pos)                  }}
\DoxyCodeLine{3727 \textcolor{preprocessor}{\#define I2C\_CCR\_CCR               I2C\_CCR\_CCR\_Msk                              }}
\DoxyCodeLine{3728 \textcolor{preprocessor}{\#define I2C\_CCR\_DUTY\_Pos          (14U)                                        }}
\DoxyCodeLine{3729 \textcolor{preprocessor}{\#define I2C\_CCR\_DUTY\_Msk          (0x1UL << I2C\_CCR\_DUTY\_Pos)                   }}
\DoxyCodeLine{3730 \textcolor{preprocessor}{\#define I2C\_CCR\_DUTY              I2C\_CCR\_DUTY\_Msk                             }}
\DoxyCodeLine{3731 \textcolor{preprocessor}{\#define I2C\_CCR\_FS\_Pos            (15U)                                        }}
\DoxyCodeLine{3732 \textcolor{preprocessor}{\#define I2C\_CCR\_FS\_Msk            (0x1UL << I2C\_CCR\_FS\_Pos)                     }}
\DoxyCodeLine{3733 \textcolor{preprocessor}{\#define I2C\_CCR\_FS                I2C\_CCR\_FS\_Msk                               }}
\DoxyCodeLine{3735 \textcolor{comment}{/******************  Bit definition for I2C\_TRISE register  *******************/}}
\DoxyCodeLine{3736 \textcolor{preprocessor}{\#define I2C\_TRISE\_TRISE\_Pos       (0U)                                         }}
\DoxyCodeLine{3737 \textcolor{preprocessor}{\#define I2C\_TRISE\_TRISE\_Msk       (0x3FUL << I2C\_TRISE\_TRISE\_Pos)               }}
\DoxyCodeLine{3738 \textcolor{preprocessor}{\#define I2C\_TRISE\_TRISE           I2C\_TRISE\_TRISE\_Msk                          }}
\DoxyCodeLine{3740 \textcolor{comment}{/******************  Bit definition for I2C\_FLTR register  *******************/}}
\DoxyCodeLine{3741 \textcolor{preprocessor}{\#define I2C\_FLTR\_DNF\_Pos          (0U)                                         }}
\DoxyCodeLine{3742 \textcolor{preprocessor}{\#define I2C\_FLTR\_DNF\_Msk          (0xFUL << I2C\_FLTR\_DNF\_Pos)                   }}
\DoxyCodeLine{3743 \textcolor{preprocessor}{\#define I2C\_FLTR\_DNF              I2C\_FLTR\_DNF\_Msk                             }}
\DoxyCodeLine{3744 \textcolor{preprocessor}{\#define I2C\_FLTR\_ANOFF\_Pos        (4U)                                         }}
\DoxyCodeLine{3745 \textcolor{preprocessor}{\#define I2C\_FLTR\_ANOFF\_Msk        (0x1UL << I2C\_FLTR\_ANOFF\_Pos)                 }}
\DoxyCodeLine{3746 \textcolor{preprocessor}{\#define I2C\_FLTR\_ANOFF            I2C\_FLTR\_ANOFF\_Msk                           }}
\DoxyCodeLine{3748 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3749 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3750 \textcolor{comment}{/*                           Independent WATCHDOG                             */}}
\DoxyCodeLine{3751 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3752 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3753 \textcolor{comment}{/*******************  Bit definition for IWDG\_KR register  ********************/}}
\DoxyCodeLine{3754 \textcolor{preprocessor}{\#define IWDG\_KR\_KEY\_Pos     (0U)                                               }}
\DoxyCodeLine{3755 \textcolor{preprocessor}{\#define IWDG\_KR\_KEY\_Msk     (0xFFFFUL << IWDG\_KR\_KEY\_Pos)                       }}
\DoxyCodeLine{3756 \textcolor{preprocessor}{\#define IWDG\_KR\_KEY         IWDG\_KR\_KEY\_Msk                                    }}
\DoxyCodeLine{3758 \textcolor{comment}{/*******************  Bit definition for IWDG\_PR register  ********************/}}
\DoxyCodeLine{3759 \textcolor{preprocessor}{\#define IWDG\_PR\_PR\_Pos      (0U)                                               }}
\DoxyCodeLine{3760 \textcolor{preprocessor}{\#define IWDG\_PR\_PR\_Msk      (0x7UL << IWDG\_PR\_PR\_Pos)                           }}
\DoxyCodeLine{3761 \textcolor{preprocessor}{\#define IWDG\_PR\_PR          IWDG\_PR\_PR\_Msk                                     }}
\DoxyCodeLine{3762 \textcolor{preprocessor}{\#define IWDG\_PR\_PR\_0        (0x1UL << IWDG\_PR\_PR\_Pos)                           }}
\DoxyCodeLine{3763 \textcolor{preprocessor}{\#define IWDG\_PR\_PR\_1        (0x2UL << IWDG\_PR\_PR\_Pos)                           }}
\DoxyCodeLine{3764 \textcolor{preprocessor}{\#define IWDG\_PR\_PR\_2        (0x4UL << IWDG\_PR\_PR\_Pos)                           }}
\DoxyCodeLine{3766 \textcolor{comment}{/*******************  Bit definition for IWDG\_RLR register  *******************/}}
\DoxyCodeLine{3767 \textcolor{preprocessor}{\#define IWDG\_RLR\_RL\_Pos     (0U)                                               }}
\DoxyCodeLine{3768 \textcolor{preprocessor}{\#define IWDG\_RLR\_RL\_Msk     (0xFFFUL << IWDG\_RLR\_RL\_Pos)                        }}
\DoxyCodeLine{3769 \textcolor{preprocessor}{\#define IWDG\_RLR\_RL         IWDG\_RLR\_RL\_Msk                                    }}
\DoxyCodeLine{3771 \textcolor{comment}{/*******************  Bit definition for IWDG\_SR register  ********************/}}
\DoxyCodeLine{3772 \textcolor{preprocessor}{\#define IWDG\_SR\_PVU\_Pos     (0U)                                               }}
\DoxyCodeLine{3773 \textcolor{preprocessor}{\#define IWDG\_SR\_PVU\_Msk     (0x1UL << IWDG\_SR\_PVU\_Pos)                          }}
\DoxyCodeLine{3774 \textcolor{preprocessor}{\#define IWDG\_SR\_PVU         IWDG\_SR\_PVU\_Msk                                    }}
\DoxyCodeLine{3775 \textcolor{preprocessor}{\#define IWDG\_SR\_RVU\_Pos     (1U)                                               }}
\DoxyCodeLine{3776 \textcolor{preprocessor}{\#define IWDG\_SR\_RVU\_Msk     (0x1UL << IWDG\_SR\_RVU\_Pos)                          }}
\DoxyCodeLine{3777 \textcolor{preprocessor}{\#define IWDG\_SR\_RVU         IWDG\_SR\_RVU\_Msk                                    }}
\DoxyCodeLine{3781 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3782 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3783 \textcolor{comment}{/*                             Power Control                                  */}}
\DoxyCodeLine{3784 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3785 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3786 \textcolor{comment}{/********************  Bit definition for PWR\_CR register  ********************/}}
\DoxyCodeLine{3787 \textcolor{preprocessor}{\#define PWR\_CR\_LPDS\_Pos        (0U)                                            }}
\DoxyCodeLine{3788 \textcolor{preprocessor}{\#define PWR\_CR\_LPDS\_Msk        (0x1UL << PWR\_CR\_LPDS\_Pos)                       }}
\DoxyCodeLine{3789 \textcolor{preprocessor}{\#define PWR\_CR\_LPDS            PWR\_CR\_LPDS\_Msk                                 }}
\DoxyCodeLine{3790 \textcolor{preprocessor}{\#define PWR\_CR\_PDDS\_Pos        (1U)                                            }}
\DoxyCodeLine{3791 \textcolor{preprocessor}{\#define PWR\_CR\_PDDS\_Msk        (0x1UL << PWR\_CR\_PDDS\_Pos)                       }}
\DoxyCodeLine{3792 \textcolor{preprocessor}{\#define PWR\_CR\_PDDS            PWR\_CR\_PDDS\_Msk                                 }}
\DoxyCodeLine{3793 \textcolor{preprocessor}{\#define PWR\_CR\_CWUF\_Pos        (2U)                                            }}
\DoxyCodeLine{3794 \textcolor{preprocessor}{\#define PWR\_CR\_CWUF\_Msk        (0x1UL << PWR\_CR\_CWUF\_Pos)                       }}
\DoxyCodeLine{3795 \textcolor{preprocessor}{\#define PWR\_CR\_CWUF            PWR\_CR\_CWUF\_Msk                                 }}
\DoxyCodeLine{3796 \textcolor{preprocessor}{\#define PWR\_CR\_CSBF\_Pos        (3U)                                            }}
\DoxyCodeLine{3797 \textcolor{preprocessor}{\#define PWR\_CR\_CSBF\_Msk        (0x1UL << PWR\_CR\_CSBF\_Pos)                       }}
\DoxyCodeLine{3798 \textcolor{preprocessor}{\#define PWR\_CR\_CSBF            PWR\_CR\_CSBF\_Msk                                 }}
\DoxyCodeLine{3799 \textcolor{preprocessor}{\#define PWR\_CR\_PVDE\_Pos        (4U)                                            }}
\DoxyCodeLine{3800 \textcolor{preprocessor}{\#define PWR\_CR\_PVDE\_Msk        (0x1UL << PWR\_CR\_PVDE\_Pos)                       }}
\DoxyCodeLine{3801 \textcolor{preprocessor}{\#define PWR\_CR\_PVDE            PWR\_CR\_PVDE\_Msk                                 }}
\DoxyCodeLine{3803 \textcolor{preprocessor}{\#define PWR\_CR\_PLS\_Pos         (5U)                                            }}
\DoxyCodeLine{3804 \textcolor{preprocessor}{\#define PWR\_CR\_PLS\_Msk         (0x7UL << PWR\_CR\_PLS\_Pos)                        }}
\DoxyCodeLine{3805 \textcolor{preprocessor}{\#define PWR\_CR\_PLS             PWR\_CR\_PLS\_Msk                                  }}
\DoxyCodeLine{3806 \textcolor{preprocessor}{\#define PWR\_CR\_PLS\_0           (0x1UL << PWR\_CR\_PLS\_Pos)                        }}
\DoxyCodeLine{3807 \textcolor{preprocessor}{\#define PWR\_CR\_PLS\_1           (0x2UL << PWR\_CR\_PLS\_Pos)                        }}
\DoxyCodeLine{3808 \textcolor{preprocessor}{\#define PWR\_CR\_PLS\_2           (0x4UL << PWR\_CR\_PLS\_Pos)                        }}
\DoxyCodeLine{3811 \textcolor{preprocessor}{\#define PWR\_CR\_PLS\_LEV0        0x00000000U                                     }}
\DoxyCodeLine{3812 \textcolor{preprocessor}{\#define PWR\_CR\_PLS\_LEV1        0x00000020U                                     }}
\DoxyCodeLine{3813 \textcolor{preprocessor}{\#define PWR\_CR\_PLS\_LEV2        0x00000040U                                     }}
\DoxyCodeLine{3814 \textcolor{preprocessor}{\#define PWR\_CR\_PLS\_LEV3        0x00000060U                                     }}
\DoxyCodeLine{3815 \textcolor{preprocessor}{\#define PWR\_CR\_PLS\_LEV4        0x00000080U                                     }}
\DoxyCodeLine{3816 \textcolor{preprocessor}{\#define PWR\_CR\_PLS\_LEV5        0x000000A0U                                     }}
\DoxyCodeLine{3817 \textcolor{preprocessor}{\#define PWR\_CR\_PLS\_LEV6        0x000000C0U                                     }}
\DoxyCodeLine{3818 \textcolor{preprocessor}{\#define PWR\_CR\_PLS\_LEV7        0x000000E0U                                     }}
\DoxyCodeLine{3819 \textcolor{preprocessor}{\#define PWR\_CR\_DBP\_Pos         (8U)                                            }}
\DoxyCodeLine{3820 \textcolor{preprocessor}{\#define PWR\_CR\_DBP\_Msk         (0x1UL << PWR\_CR\_DBP\_Pos)                        }}
\DoxyCodeLine{3821 \textcolor{preprocessor}{\#define PWR\_CR\_DBP             PWR\_CR\_DBP\_Msk                                  }}
\DoxyCodeLine{3822 \textcolor{preprocessor}{\#define PWR\_CR\_FPDS\_Pos        (9U)                                            }}
\DoxyCodeLine{3823 \textcolor{preprocessor}{\#define PWR\_CR\_FPDS\_Msk        (0x1UL << PWR\_CR\_FPDS\_Pos)                       }}
\DoxyCodeLine{3824 \textcolor{preprocessor}{\#define PWR\_CR\_FPDS            PWR\_CR\_FPDS\_Msk                                 }}
\DoxyCodeLine{3825 \textcolor{preprocessor}{\#define PWR\_CR\_LPLVDS\_Pos      (10U)                                           }}
\DoxyCodeLine{3826 \textcolor{preprocessor}{\#define PWR\_CR\_LPLVDS\_Msk      (0x1UL << PWR\_CR\_LPLVDS\_Pos)                     }}
\DoxyCodeLine{3827 \textcolor{preprocessor}{\#define PWR\_CR\_LPLVDS          PWR\_CR\_LPLVDS\_Msk                               }}
\DoxyCodeLine{3828 \textcolor{preprocessor}{\#define PWR\_CR\_MRLVDS\_Pos      (11U)                                           }}
\DoxyCodeLine{3829 \textcolor{preprocessor}{\#define PWR\_CR\_MRLVDS\_Msk      (0x1UL << PWR\_CR\_MRLVDS\_Pos)                     }}
\DoxyCodeLine{3830 \textcolor{preprocessor}{\#define PWR\_CR\_MRLVDS          PWR\_CR\_MRLVDS\_Msk                               }}
\DoxyCodeLine{3831 \textcolor{preprocessor}{\#define PWR\_CR\_ADCDC1\_Pos      (13U)                                           }}
\DoxyCodeLine{3832 \textcolor{preprocessor}{\#define PWR\_CR\_ADCDC1\_Msk      (0x1UL << PWR\_CR\_ADCDC1\_Pos)                     }}
\DoxyCodeLine{3833 \textcolor{preprocessor}{\#define PWR\_CR\_ADCDC1          PWR\_CR\_ADCDC1\_Msk                               }}
\DoxyCodeLine{3834 \textcolor{preprocessor}{\#define PWR\_CR\_VOS\_Pos         (14U)                                           }}
\DoxyCodeLine{3835 \textcolor{preprocessor}{\#define PWR\_CR\_VOS\_Msk         (0x3UL << PWR\_CR\_VOS\_Pos)                        }}
\DoxyCodeLine{3836 \textcolor{preprocessor}{\#define PWR\_CR\_VOS             PWR\_CR\_VOS\_Msk                                  }}
\DoxyCodeLine{3837 \textcolor{preprocessor}{\#define PWR\_CR\_VOS\_0           0x00004000U                                     }}
\DoxyCodeLine{3838 \textcolor{preprocessor}{\#define PWR\_CR\_VOS\_1           0x00008000U                                     }}
\DoxyCodeLine{3839 \textcolor{preprocessor}{\#define PWR\_CR\_FMSSR\_Pos       (20U)                                           }}
\DoxyCodeLine{3840 \textcolor{preprocessor}{\#define PWR\_CR\_FMSSR\_Msk       (0x1UL << PWR\_CR\_FMSSR\_Pos)                      }}
\DoxyCodeLine{3841 \textcolor{preprocessor}{\#define PWR\_CR\_FMSSR           PWR\_CR\_FMSSR\_Msk                                }}
\DoxyCodeLine{3842 \textcolor{preprocessor}{\#define PWR\_CR\_FISSR\_Pos       (21U)                                           }}
\DoxyCodeLine{3843 \textcolor{preprocessor}{\#define PWR\_CR\_FISSR\_Msk       (0x1UL << PWR\_CR\_FISSR\_Pos)                      }}
\DoxyCodeLine{3844 \textcolor{preprocessor}{\#define PWR\_CR\_FISSR           PWR\_CR\_FISSR\_Msk                                }}
\DoxyCodeLine{3846 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{3847 \textcolor{preprocessor}{\#define  PWR\_CR\_PMODE                        PWR\_CR\_VOS}}
\DoxyCodeLine{3848 }
\DoxyCodeLine{3849 \textcolor{comment}{/*******************  Bit definition for PWR\_CSR register  ********************/}}
\DoxyCodeLine{3850 \textcolor{preprocessor}{\#define PWR\_CSR\_WUF\_Pos        (0U)                                            }}
\DoxyCodeLine{3851 \textcolor{preprocessor}{\#define PWR\_CSR\_WUF\_Msk        (0x1UL << PWR\_CSR\_WUF\_Pos)                       }}
\DoxyCodeLine{3852 \textcolor{preprocessor}{\#define PWR\_CSR\_WUF            PWR\_CSR\_WUF\_Msk                                 }}
\DoxyCodeLine{3853 \textcolor{preprocessor}{\#define PWR\_CSR\_SBF\_Pos        (1U)                                            }}
\DoxyCodeLine{3854 \textcolor{preprocessor}{\#define PWR\_CSR\_SBF\_Msk        (0x1UL << PWR\_CSR\_SBF\_Pos)                       }}
\DoxyCodeLine{3855 \textcolor{preprocessor}{\#define PWR\_CSR\_SBF            PWR\_CSR\_SBF\_Msk                                 }}
\DoxyCodeLine{3856 \textcolor{preprocessor}{\#define PWR\_CSR\_PVDO\_Pos       (2U)                                            }}
\DoxyCodeLine{3857 \textcolor{preprocessor}{\#define PWR\_CSR\_PVDO\_Msk       (0x1UL << PWR\_CSR\_PVDO\_Pos)                      }}
\DoxyCodeLine{3858 \textcolor{preprocessor}{\#define PWR\_CSR\_PVDO           PWR\_CSR\_PVDO\_Msk                                }}
\DoxyCodeLine{3859 \textcolor{preprocessor}{\#define PWR\_CSR\_BRR\_Pos        (3U)                                            }}
\DoxyCodeLine{3860 \textcolor{preprocessor}{\#define PWR\_CSR\_BRR\_Msk        (0x1UL << PWR\_CSR\_BRR\_Pos)                       }}
\DoxyCodeLine{3861 \textcolor{preprocessor}{\#define PWR\_CSR\_BRR            PWR\_CSR\_BRR\_Msk                                 }}
\DoxyCodeLine{3862 \textcolor{preprocessor}{\#define PWR\_CSR\_EWUP\_Pos       (8U)                                            }}
\DoxyCodeLine{3863 \textcolor{preprocessor}{\#define PWR\_CSR\_EWUP\_Msk       (0x1UL << PWR\_CSR\_EWUP\_Pos)                      }}
\DoxyCodeLine{3864 \textcolor{preprocessor}{\#define PWR\_CSR\_EWUP           PWR\_CSR\_EWUP\_Msk                                }}
\DoxyCodeLine{3865 \textcolor{preprocessor}{\#define PWR\_CSR\_BRE\_Pos        (9U)                                            }}
\DoxyCodeLine{3866 \textcolor{preprocessor}{\#define PWR\_CSR\_BRE\_Msk        (0x1UL << PWR\_CSR\_BRE\_Pos)                       }}
\DoxyCodeLine{3867 \textcolor{preprocessor}{\#define PWR\_CSR\_BRE            PWR\_CSR\_BRE\_Msk                                 }}
\DoxyCodeLine{3868 \textcolor{preprocessor}{\#define PWR\_CSR\_VOSRDY\_Pos     (14U)                                           }}
\DoxyCodeLine{3869 \textcolor{preprocessor}{\#define PWR\_CSR\_VOSRDY\_Msk     (0x1UL << PWR\_CSR\_VOSRDY\_Pos)                    }}
\DoxyCodeLine{3870 \textcolor{preprocessor}{\#define PWR\_CSR\_VOSRDY         PWR\_CSR\_VOSRDY\_Msk                              }}
\DoxyCodeLine{3872 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{3873 \textcolor{preprocessor}{\#define  PWR\_CSR\_REGRDY                      PWR\_CSR\_VOSRDY}}
\DoxyCodeLine{3874 }
\DoxyCodeLine{3875 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3876 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3877 \textcolor{comment}{/*                         Reset and Clock Control                            */}}
\DoxyCodeLine{3878 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3879 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3880 \textcolor{comment}{/********************  Bit definition for RCC\_CR register  ********************/}}
\DoxyCodeLine{3881 \textcolor{preprocessor}{\#define RCC\_CR\_HSION\_Pos                   (0U)                                }}
\DoxyCodeLine{3882 \textcolor{preprocessor}{\#define RCC\_CR\_HSION\_Msk                   (0x1UL << RCC\_CR\_HSION\_Pos)          }}
\DoxyCodeLine{3883 \textcolor{preprocessor}{\#define RCC\_CR\_HSION                       RCC\_CR\_HSION\_Msk                    }}
\DoxyCodeLine{3884 \textcolor{preprocessor}{\#define RCC\_CR\_HSIRDY\_Pos                  (1U)                                }}
\DoxyCodeLine{3885 \textcolor{preprocessor}{\#define RCC\_CR\_HSIRDY\_Msk                  (0x1UL << RCC\_CR\_HSIRDY\_Pos)         }}
\DoxyCodeLine{3886 \textcolor{preprocessor}{\#define RCC\_CR\_HSIRDY                      RCC\_CR\_HSIRDY\_Msk                   }}
\DoxyCodeLine{3887 }
\DoxyCodeLine{3888 \textcolor{preprocessor}{\#define RCC\_CR\_HSITRIM\_Pos                 (3U)                                }}
\DoxyCodeLine{3889 \textcolor{preprocessor}{\#define RCC\_CR\_HSITRIM\_Msk                 (0x1FUL << RCC\_CR\_HSITRIM\_Pos)       }}
\DoxyCodeLine{3890 \textcolor{preprocessor}{\#define RCC\_CR\_HSITRIM                     RCC\_CR\_HSITRIM\_Msk                  }}
\DoxyCodeLine{3891 \textcolor{preprocessor}{\#define RCC\_CR\_HSITRIM\_0                   (0x01UL << RCC\_CR\_HSITRIM\_Pos)       }}
\DoxyCodeLine{3892 \textcolor{preprocessor}{\#define RCC\_CR\_HSITRIM\_1                   (0x02UL << RCC\_CR\_HSITRIM\_Pos)       }}
\DoxyCodeLine{3893 \textcolor{preprocessor}{\#define RCC\_CR\_HSITRIM\_2                   (0x04UL << RCC\_CR\_HSITRIM\_Pos)       }}
\DoxyCodeLine{3894 \textcolor{preprocessor}{\#define RCC\_CR\_HSITRIM\_3                   (0x08UL << RCC\_CR\_HSITRIM\_Pos)       }}
\DoxyCodeLine{3895 \textcolor{preprocessor}{\#define RCC\_CR\_HSITRIM\_4                   (0x10UL << RCC\_CR\_HSITRIM\_Pos)       }}
\DoxyCodeLine{3897 \textcolor{preprocessor}{\#define RCC\_CR\_HSICAL\_Pos                  (8U)                                }}
\DoxyCodeLine{3898 \textcolor{preprocessor}{\#define RCC\_CR\_HSICAL\_Msk                  (0xFFUL << RCC\_CR\_HSICAL\_Pos)        }}
\DoxyCodeLine{3899 \textcolor{preprocessor}{\#define RCC\_CR\_HSICAL                      RCC\_CR\_HSICAL\_Msk                   }}
\DoxyCodeLine{3900 \textcolor{preprocessor}{\#define RCC\_CR\_HSICAL\_0                    (0x01UL << RCC\_CR\_HSICAL\_Pos)        }}
\DoxyCodeLine{3901 \textcolor{preprocessor}{\#define RCC\_CR\_HSICAL\_1                    (0x02UL << RCC\_CR\_HSICAL\_Pos)        }}
\DoxyCodeLine{3902 \textcolor{preprocessor}{\#define RCC\_CR\_HSICAL\_2                    (0x04UL << RCC\_CR\_HSICAL\_Pos)        }}
\DoxyCodeLine{3903 \textcolor{preprocessor}{\#define RCC\_CR\_HSICAL\_3                    (0x08UL << RCC\_CR\_HSICAL\_Pos)        }}
\DoxyCodeLine{3904 \textcolor{preprocessor}{\#define RCC\_CR\_HSICAL\_4                    (0x10UL << RCC\_CR\_HSICAL\_Pos)        }}
\DoxyCodeLine{3905 \textcolor{preprocessor}{\#define RCC\_CR\_HSICAL\_5                    (0x20UL << RCC\_CR\_HSICAL\_Pos)        }}
\DoxyCodeLine{3906 \textcolor{preprocessor}{\#define RCC\_CR\_HSICAL\_6                    (0x40UL << RCC\_CR\_HSICAL\_Pos)        }}
\DoxyCodeLine{3907 \textcolor{preprocessor}{\#define RCC\_CR\_HSICAL\_7                    (0x80UL << RCC\_CR\_HSICAL\_Pos)        }}
\DoxyCodeLine{3909 \textcolor{preprocessor}{\#define RCC\_CR\_HSEON\_Pos                   (16U)                               }}
\DoxyCodeLine{3910 \textcolor{preprocessor}{\#define RCC\_CR\_HSEON\_Msk                   (0x1UL << RCC\_CR\_HSEON\_Pos)          }}
\DoxyCodeLine{3911 \textcolor{preprocessor}{\#define RCC\_CR\_HSEON                       RCC\_CR\_HSEON\_Msk                    }}
\DoxyCodeLine{3912 \textcolor{preprocessor}{\#define RCC\_CR\_HSERDY\_Pos                  (17U)                               }}
\DoxyCodeLine{3913 \textcolor{preprocessor}{\#define RCC\_CR\_HSERDY\_Msk                  (0x1UL << RCC\_CR\_HSERDY\_Pos)         }}
\DoxyCodeLine{3914 \textcolor{preprocessor}{\#define RCC\_CR\_HSERDY                      RCC\_CR\_HSERDY\_Msk                   }}
\DoxyCodeLine{3915 \textcolor{preprocessor}{\#define RCC\_CR\_HSEBYP\_Pos                  (18U)                               }}
\DoxyCodeLine{3916 \textcolor{preprocessor}{\#define RCC\_CR\_HSEBYP\_Msk                  (0x1UL << RCC\_CR\_HSEBYP\_Pos)         }}
\DoxyCodeLine{3917 \textcolor{preprocessor}{\#define RCC\_CR\_HSEBYP                      RCC\_CR\_HSEBYP\_Msk                   }}
\DoxyCodeLine{3918 \textcolor{preprocessor}{\#define RCC\_CR\_CSSON\_Pos                   (19U)                               }}
\DoxyCodeLine{3919 \textcolor{preprocessor}{\#define RCC\_CR\_CSSON\_Msk                   (0x1UL << RCC\_CR\_CSSON\_Pos)          }}
\DoxyCodeLine{3920 \textcolor{preprocessor}{\#define RCC\_CR\_CSSON                       RCC\_CR\_CSSON\_Msk                    }}
\DoxyCodeLine{3921 \textcolor{preprocessor}{\#define RCC\_CR\_PLLON\_Pos                   (24U)                               }}
\DoxyCodeLine{3922 \textcolor{preprocessor}{\#define RCC\_CR\_PLLON\_Msk                   (0x1UL << RCC\_CR\_PLLON\_Pos)          }}
\DoxyCodeLine{3923 \textcolor{preprocessor}{\#define RCC\_CR\_PLLON                       RCC\_CR\_PLLON\_Msk                    }}
\DoxyCodeLine{3924 \textcolor{preprocessor}{\#define RCC\_CR\_PLLRDY\_Pos                  (25U)                               }}
\DoxyCodeLine{3925 \textcolor{preprocessor}{\#define RCC\_CR\_PLLRDY\_Msk                  (0x1UL << RCC\_CR\_PLLRDY\_Pos)         }}
\DoxyCodeLine{3926 \textcolor{preprocessor}{\#define RCC\_CR\_PLLRDY                      RCC\_CR\_PLLRDY\_Msk                   }}
\DoxyCodeLine{3927 \textcolor{comment}{/*}}
\DoxyCodeLine{3928 \textcolor{comment}{ * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)}}
\DoxyCodeLine{3929 \textcolor{comment}{ */}}
\DoxyCodeLine{3930 \textcolor{preprocessor}{\#define RCC\_PLLI2S\_SUPPORT                                                     }}
\DoxyCodeLine{3932 \textcolor{preprocessor}{\#define RCC\_CR\_PLLI2SON\_Pos                (26U)                               }}
\DoxyCodeLine{3933 \textcolor{preprocessor}{\#define RCC\_CR\_PLLI2SON\_Msk                (0x1UL << RCC\_CR\_PLLI2SON\_Pos)       }}
\DoxyCodeLine{3934 \textcolor{preprocessor}{\#define RCC\_CR\_PLLI2SON                    RCC\_CR\_PLLI2SON\_Msk                 }}
\DoxyCodeLine{3935 \textcolor{preprocessor}{\#define RCC\_CR\_PLLI2SRDY\_Pos               (27U)                               }}
\DoxyCodeLine{3936 \textcolor{preprocessor}{\#define RCC\_CR\_PLLI2SRDY\_Msk               (0x1UL << RCC\_CR\_PLLI2SRDY\_Pos)      }}
\DoxyCodeLine{3937 \textcolor{preprocessor}{\#define RCC\_CR\_PLLI2SRDY                   RCC\_CR\_PLLI2SRDY\_Msk                }}
\DoxyCodeLine{3938 }
\DoxyCodeLine{3939 \textcolor{comment}{/********************  Bit definition for RCC\_PLLCFGR register  ***************/}}
\DoxyCodeLine{3940 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_Pos               (0U)                                }}
\DoxyCodeLine{3941 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_Msk               (0x3FUL << RCC\_PLLCFGR\_PLLM\_Pos)     }}
\DoxyCodeLine{3942 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM                   RCC\_PLLCFGR\_PLLM\_Msk                }}
\DoxyCodeLine{3943 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_0                 (0x01UL << RCC\_PLLCFGR\_PLLM\_Pos)     }}
\DoxyCodeLine{3944 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_1                 (0x02UL << RCC\_PLLCFGR\_PLLM\_Pos)     }}
\DoxyCodeLine{3945 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_2                 (0x04UL << RCC\_PLLCFGR\_PLLM\_Pos)     }}
\DoxyCodeLine{3946 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_3                 (0x08UL << RCC\_PLLCFGR\_PLLM\_Pos)     }}
\DoxyCodeLine{3947 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_4                 (0x10UL << RCC\_PLLCFGR\_PLLM\_Pos)     }}
\DoxyCodeLine{3948 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_5                 (0x20UL << RCC\_PLLCFGR\_PLLM\_Pos)     }}
\DoxyCodeLine{3950 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_Pos               (6U)                                }}
\DoxyCodeLine{3951 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_Msk               (0x1FFUL << RCC\_PLLCFGR\_PLLN\_Pos)    }}
\DoxyCodeLine{3952 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN                   RCC\_PLLCFGR\_PLLN\_Msk                }}
\DoxyCodeLine{3953 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_0                 (0x001UL << RCC\_PLLCFGR\_PLLN\_Pos)    }}
\DoxyCodeLine{3954 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_1                 (0x002UL << RCC\_PLLCFGR\_PLLN\_Pos)    }}
\DoxyCodeLine{3955 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_2                 (0x004UL << RCC\_PLLCFGR\_PLLN\_Pos)    }}
\DoxyCodeLine{3956 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_3                 (0x008UL << RCC\_PLLCFGR\_PLLN\_Pos)    }}
\DoxyCodeLine{3957 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_4                 (0x010UL << RCC\_PLLCFGR\_PLLN\_Pos)    }}
\DoxyCodeLine{3958 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_5                 (0x020UL << RCC\_PLLCFGR\_PLLN\_Pos)    }}
\DoxyCodeLine{3959 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_6                 (0x040UL << RCC\_PLLCFGR\_PLLN\_Pos)    }}
\DoxyCodeLine{3960 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_7                 (0x080UL << RCC\_PLLCFGR\_PLLN\_Pos)    }}
\DoxyCodeLine{3961 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_8                 (0x100UL << RCC\_PLLCFGR\_PLLN\_Pos)    }}
\DoxyCodeLine{3963 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLP\_Pos               (16U)                               }}
\DoxyCodeLine{3964 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLP\_Msk               (0x3UL << RCC\_PLLCFGR\_PLLP\_Pos)      }}
\DoxyCodeLine{3965 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLP                   RCC\_PLLCFGR\_PLLP\_Msk                }}
\DoxyCodeLine{3966 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLP\_0                 (0x1UL << RCC\_PLLCFGR\_PLLP\_Pos)      }}
\DoxyCodeLine{3967 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLP\_1                 (0x2UL << RCC\_PLLCFGR\_PLLP\_Pos)      }}
\DoxyCodeLine{3969 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_Pos             (22U)                               }}
\DoxyCodeLine{3970 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_Msk             (0x1UL << RCC\_PLLCFGR\_PLLSRC\_Pos)    }}
\DoxyCodeLine{3971 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC                 RCC\_PLLCFGR\_PLLSRC\_Msk              }}
\DoxyCodeLine{3972 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_HSE\_Pos         (22U)                               }}
\DoxyCodeLine{3973 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_HSE\_Msk         (0x1UL << RCC\_PLLCFGR\_PLLSRC\_HSE\_Pos) }}
\DoxyCodeLine{3974 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_HSE             RCC\_PLLCFGR\_PLLSRC\_HSE\_Msk          }}
\DoxyCodeLine{3975 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_HSI             0x00000000U                         }}
\DoxyCodeLine{3976 }
\DoxyCodeLine{3977 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQ\_Pos               (24U)                               }}
\DoxyCodeLine{3978 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQ\_Msk               (0xFUL << RCC\_PLLCFGR\_PLLQ\_Pos)      }}
\DoxyCodeLine{3979 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQ                   RCC\_PLLCFGR\_PLLQ\_Msk                }}
\DoxyCodeLine{3980 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQ\_0                 (0x1UL << RCC\_PLLCFGR\_PLLQ\_Pos)      }}
\DoxyCodeLine{3981 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQ\_1                 (0x2UL << RCC\_PLLCFGR\_PLLQ\_Pos)      }}
\DoxyCodeLine{3982 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQ\_2                 (0x4UL << RCC\_PLLCFGR\_PLLQ\_Pos)      }}
\DoxyCodeLine{3983 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQ\_3                 (0x8UL << RCC\_PLLCFGR\_PLLQ\_Pos)      }}
\DoxyCodeLine{3986 \textcolor{comment}{/********************  Bit definition for RCC\_CFGR register  ******************/}}
\DoxyCodeLine{3988 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_Pos                    (0U)                                }}
\DoxyCodeLine{3989 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_Msk                    (0x3UL << RCC\_CFGR\_SW\_Pos)           }}
\DoxyCodeLine{3990 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW                        RCC\_CFGR\_SW\_Msk                     }}
\DoxyCodeLine{3991 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_0                      (0x1UL << RCC\_CFGR\_SW\_Pos)           }}
\DoxyCodeLine{3992 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_1                      (0x2UL << RCC\_CFGR\_SW\_Pos)           }}
\DoxyCodeLine{3994 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_HSI                    0x00000000U                         }}
\DoxyCodeLine{3995 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_HSE                    0x00000001U                         }}
\DoxyCodeLine{3996 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_PLL                    0x00000002U                         }}
\DoxyCodeLine{3999 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_Pos                   (2U)                                }}
\DoxyCodeLine{4000 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_Msk                   (0x3UL << RCC\_CFGR\_SWS\_Pos)          }}
\DoxyCodeLine{4001 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS                       RCC\_CFGR\_SWS\_Msk                    }}
\DoxyCodeLine{4002 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_0                     (0x1UL << RCC\_CFGR\_SWS\_Pos)          }}
\DoxyCodeLine{4003 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_1                     (0x2UL << RCC\_CFGR\_SWS\_Pos)          }}
\DoxyCodeLine{4005 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_HSI                   0x00000000U                         }}
\DoxyCodeLine{4006 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_HSE                   0x00000004U                         }}
\DoxyCodeLine{4007 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_PLL                   0x00000008U                         }}
\DoxyCodeLine{4010 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_Pos                  (4U)                                }}
\DoxyCodeLine{4011 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_Msk                  (0xFUL << RCC\_CFGR\_HPRE\_Pos)         }}
\DoxyCodeLine{4012 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE                      RCC\_CFGR\_HPRE\_Msk                   }}
\DoxyCodeLine{4013 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_0                    (0x1UL << RCC\_CFGR\_HPRE\_Pos)         }}
\DoxyCodeLine{4014 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_1                    (0x2UL << RCC\_CFGR\_HPRE\_Pos)         }}
\DoxyCodeLine{4015 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_2                    (0x4UL << RCC\_CFGR\_HPRE\_Pos)         }}
\DoxyCodeLine{4016 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_3                    (0x8UL << RCC\_CFGR\_HPRE\_Pos)         }}
\DoxyCodeLine{4018 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV1                 0x00000000U                         }}
\DoxyCodeLine{4019 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV2                 0x00000080U                         }}
\DoxyCodeLine{4020 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV4                 0x00000090U                         }}
\DoxyCodeLine{4021 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV8                 0x000000A0U                         }}
\DoxyCodeLine{4022 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV16                0x000000B0U                         }}
\DoxyCodeLine{4023 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV64                0x000000C0U                         }}
\DoxyCodeLine{4024 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV128               0x000000D0U                         }}
\DoxyCodeLine{4025 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV256               0x000000E0U                         }}
\DoxyCodeLine{4026 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV512               0x000000F0U                         }}
\DoxyCodeLine{4029 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_Pos                 (10U)                               }}
\DoxyCodeLine{4030 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_Msk                 (0x7UL << RCC\_CFGR\_PPRE1\_Pos)        }}
\DoxyCodeLine{4031 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1                     RCC\_CFGR\_PPRE1\_Msk                  }}
\DoxyCodeLine{4032 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_0                   (0x1UL << RCC\_CFGR\_PPRE1\_Pos)        }}
\DoxyCodeLine{4033 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_1                   (0x2UL << RCC\_CFGR\_PPRE1\_Pos)        }}
\DoxyCodeLine{4034 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_2                   (0x4UL << RCC\_CFGR\_PPRE1\_Pos)        }}
\DoxyCodeLine{4036 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_DIV1                0x00000000U                         }}
\DoxyCodeLine{4037 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_DIV2                0x00001000U                         }}
\DoxyCodeLine{4038 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_DIV4                0x00001400U                         }}
\DoxyCodeLine{4039 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_DIV8                0x00001800U                         }}
\DoxyCodeLine{4040 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_DIV16               0x00001C00U                         }}
\DoxyCodeLine{4043 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_Pos                 (13U)                               }}
\DoxyCodeLine{4044 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_Msk                 (0x7UL << RCC\_CFGR\_PPRE2\_Pos)        }}
\DoxyCodeLine{4045 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2                     RCC\_CFGR\_PPRE2\_Msk                  }}
\DoxyCodeLine{4046 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_0                   (0x1UL << RCC\_CFGR\_PPRE2\_Pos)        }}
\DoxyCodeLine{4047 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_1                   (0x2UL << RCC\_CFGR\_PPRE2\_Pos)        }}
\DoxyCodeLine{4048 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_2                   (0x4UL << RCC\_CFGR\_PPRE2\_Pos)        }}
\DoxyCodeLine{4050 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_DIV1                0x00000000U                         }}
\DoxyCodeLine{4051 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_DIV2                0x00008000U                         }}
\DoxyCodeLine{4052 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_DIV4                0x0000A000U                         }}
\DoxyCodeLine{4053 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_DIV8                0x0000C000U                         }}
\DoxyCodeLine{4054 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_DIV16               0x0000E000U                         }}
\DoxyCodeLine{4057 \textcolor{preprocessor}{\#define RCC\_CFGR\_RTCPRE\_Pos                (16U)                               }}
\DoxyCodeLine{4058 \textcolor{preprocessor}{\#define RCC\_CFGR\_RTCPRE\_Msk                (0x1FUL << RCC\_CFGR\_RTCPRE\_Pos)      }}
\DoxyCodeLine{4059 \textcolor{preprocessor}{\#define RCC\_CFGR\_RTCPRE                    RCC\_CFGR\_RTCPRE\_Msk                 }}
\DoxyCodeLine{4060 \textcolor{preprocessor}{\#define RCC\_CFGR\_RTCPRE\_0                  (0x01UL << RCC\_CFGR\_RTCPRE\_Pos)      }}
\DoxyCodeLine{4061 \textcolor{preprocessor}{\#define RCC\_CFGR\_RTCPRE\_1                  (0x02UL << RCC\_CFGR\_RTCPRE\_Pos)      }}
\DoxyCodeLine{4062 \textcolor{preprocessor}{\#define RCC\_CFGR\_RTCPRE\_2                  (0x04UL << RCC\_CFGR\_RTCPRE\_Pos)      }}
\DoxyCodeLine{4063 \textcolor{preprocessor}{\#define RCC\_CFGR\_RTCPRE\_3                  (0x08UL << RCC\_CFGR\_RTCPRE\_Pos)      }}
\DoxyCodeLine{4064 \textcolor{preprocessor}{\#define RCC\_CFGR\_RTCPRE\_4                  (0x10UL << RCC\_CFGR\_RTCPRE\_Pos)      }}
\DoxyCodeLine{4067 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1\_Pos                  (21U)                               }}
\DoxyCodeLine{4068 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1\_Msk                  (0x3UL << RCC\_CFGR\_MCO1\_Pos)         }}
\DoxyCodeLine{4069 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1                      RCC\_CFGR\_MCO1\_Msk                   }}
\DoxyCodeLine{4070 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1\_0                    (0x1UL << RCC\_CFGR\_MCO1\_Pos)         }}
\DoxyCodeLine{4071 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1\_1                    (0x2UL << RCC\_CFGR\_MCO1\_Pos)         }}
\DoxyCodeLine{4073 \textcolor{preprocessor}{\#define RCC\_CFGR\_I2SSRC\_Pos                (23U)                               }}
\DoxyCodeLine{4074 \textcolor{preprocessor}{\#define RCC\_CFGR\_I2SSRC\_Msk                (0x1UL << RCC\_CFGR\_I2SSRC\_Pos)       }}
\DoxyCodeLine{4075 \textcolor{preprocessor}{\#define RCC\_CFGR\_I2SSRC                    RCC\_CFGR\_I2SSRC\_Msk                 }}
\DoxyCodeLine{4076 }
\DoxyCodeLine{4077 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1PRE\_Pos               (24U)                               }}
\DoxyCodeLine{4078 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1PRE\_Msk               (0x7UL << RCC\_CFGR\_MCO1PRE\_Pos)      }}
\DoxyCodeLine{4079 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1PRE                   RCC\_CFGR\_MCO1PRE\_Msk                }}
\DoxyCodeLine{4080 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1PRE\_0                 (0x1UL << RCC\_CFGR\_MCO1PRE\_Pos)      }}
\DoxyCodeLine{4081 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1PRE\_1                 (0x2UL << RCC\_CFGR\_MCO1PRE\_Pos)      }}
\DoxyCodeLine{4082 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1PRE\_2                 (0x4UL << RCC\_CFGR\_MCO1PRE\_Pos)      }}
\DoxyCodeLine{4084 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2PRE\_Pos               (27U)                               }}
\DoxyCodeLine{4085 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2PRE\_Msk               (0x7UL << RCC\_CFGR\_MCO2PRE\_Pos)      }}
\DoxyCodeLine{4086 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2PRE                   RCC\_CFGR\_MCO2PRE\_Msk                }}
\DoxyCodeLine{4087 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2PRE\_0                 (0x1UL << RCC\_CFGR\_MCO2PRE\_Pos)      }}
\DoxyCodeLine{4088 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2PRE\_1                 (0x2UL << RCC\_CFGR\_MCO2PRE\_Pos)      }}
\DoxyCodeLine{4089 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2PRE\_2                 (0x4UL << RCC\_CFGR\_MCO2PRE\_Pos)      }}
\DoxyCodeLine{4091 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2\_Pos                  (30U)                               }}
\DoxyCodeLine{4092 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2\_Msk                  (0x3UL << RCC\_CFGR\_MCO2\_Pos)         }}
\DoxyCodeLine{4093 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2                      RCC\_CFGR\_MCO2\_Msk                   }}
\DoxyCodeLine{4094 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2\_0                    (0x1UL << RCC\_CFGR\_MCO2\_Pos)         }}
\DoxyCodeLine{4095 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2\_1                    (0x2UL << RCC\_CFGR\_MCO2\_Pos)         }}
\DoxyCodeLine{4097 \textcolor{comment}{/********************  Bit definition for RCC\_CIR register  *******************/}}
\DoxyCodeLine{4098 \textcolor{preprocessor}{\#define RCC\_CIR\_LSIRDYF\_Pos                (0U)                                }}
\DoxyCodeLine{4099 \textcolor{preprocessor}{\#define RCC\_CIR\_LSIRDYF\_Msk                (0x1UL << RCC\_CIR\_LSIRDYF\_Pos)       }}
\DoxyCodeLine{4100 \textcolor{preprocessor}{\#define RCC\_CIR\_LSIRDYF                    RCC\_CIR\_LSIRDYF\_Msk                 }}
\DoxyCodeLine{4101 \textcolor{preprocessor}{\#define RCC\_CIR\_LSERDYF\_Pos                (1U)                                }}
\DoxyCodeLine{4102 \textcolor{preprocessor}{\#define RCC\_CIR\_LSERDYF\_Msk                (0x1UL << RCC\_CIR\_LSERDYF\_Pos)       }}
\DoxyCodeLine{4103 \textcolor{preprocessor}{\#define RCC\_CIR\_LSERDYF                    RCC\_CIR\_LSERDYF\_Msk                 }}
\DoxyCodeLine{4104 \textcolor{preprocessor}{\#define RCC\_CIR\_HSIRDYF\_Pos                (2U)                                }}
\DoxyCodeLine{4105 \textcolor{preprocessor}{\#define RCC\_CIR\_HSIRDYF\_Msk                (0x1UL << RCC\_CIR\_HSIRDYF\_Pos)       }}
\DoxyCodeLine{4106 \textcolor{preprocessor}{\#define RCC\_CIR\_HSIRDYF                    RCC\_CIR\_HSIRDYF\_Msk                 }}
\DoxyCodeLine{4107 \textcolor{preprocessor}{\#define RCC\_CIR\_HSERDYF\_Pos                (3U)                                }}
\DoxyCodeLine{4108 \textcolor{preprocessor}{\#define RCC\_CIR\_HSERDYF\_Msk                (0x1UL << RCC\_CIR\_HSERDYF\_Pos)       }}
\DoxyCodeLine{4109 \textcolor{preprocessor}{\#define RCC\_CIR\_HSERDYF                    RCC\_CIR\_HSERDYF\_Msk                 }}
\DoxyCodeLine{4110 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLRDYF\_Pos                (4U)                                }}
\DoxyCodeLine{4111 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLRDYF\_Msk                (0x1UL << RCC\_CIR\_PLLRDYF\_Pos)       }}
\DoxyCodeLine{4112 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLRDYF                    RCC\_CIR\_PLLRDYF\_Msk                 }}
\DoxyCodeLine{4113 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLI2SRDYF\_Pos             (5U)                                }}
\DoxyCodeLine{4114 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLI2SRDYF\_Msk             (0x1UL << RCC\_CIR\_PLLI2SRDYF\_Pos)    }}
\DoxyCodeLine{4115 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLI2SRDYF                 RCC\_CIR\_PLLI2SRDYF\_Msk              }}
\DoxyCodeLine{4116 }
\DoxyCodeLine{4117 \textcolor{preprocessor}{\#define RCC\_CIR\_CSSF\_Pos                   (7U)                                }}
\DoxyCodeLine{4118 \textcolor{preprocessor}{\#define RCC\_CIR\_CSSF\_Msk                   (0x1UL << RCC\_CIR\_CSSF\_Pos)          }}
\DoxyCodeLine{4119 \textcolor{preprocessor}{\#define RCC\_CIR\_CSSF                       RCC\_CIR\_CSSF\_Msk                    }}
\DoxyCodeLine{4120 \textcolor{preprocessor}{\#define RCC\_CIR\_LSIRDYIE\_Pos               (8U)                                }}
\DoxyCodeLine{4121 \textcolor{preprocessor}{\#define RCC\_CIR\_LSIRDYIE\_Msk               (0x1UL << RCC\_CIR\_LSIRDYIE\_Pos)      }}
\DoxyCodeLine{4122 \textcolor{preprocessor}{\#define RCC\_CIR\_LSIRDYIE                   RCC\_CIR\_LSIRDYIE\_Msk                }}
\DoxyCodeLine{4123 \textcolor{preprocessor}{\#define RCC\_CIR\_LSERDYIE\_Pos               (9U)                                }}
\DoxyCodeLine{4124 \textcolor{preprocessor}{\#define RCC\_CIR\_LSERDYIE\_Msk               (0x1UL << RCC\_CIR\_LSERDYIE\_Pos)      }}
\DoxyCodeLine{4125 \textcolor{preprocessor}{\#define RCC\_CIR\_LSERDYIE                   RCC\_CIR\_LSERDYIE\_Msk                }}
\DoxyCodeLine{4126 \textcolor{preprocessor}{\#define RCC\_CIR\_HSIRDYIE\_Pos               (10U)                               }}
\DoxyCodeLine{4127 \textcolor{preprocessor}{\#define RCC\_CIR\_HSIRDYIE\_Msk               (0x1UL << RCC\_CIR\_HSIRDYIE\_Pos)      }}
\DoxyCodeLine{4128 \textcolor{preprocessor}{\#define RCC\_CIR\_HSIRDYIE                   RCC\_CIR\_HSIRDYIE\_Msk                }}
\DoxyCodeLine{4129 \textcolor{preprocessor}{\#define RCC\_CIR\_HSERDYIE\_Pos               (11U)                               }}
\DoxyCodeLine{4130 \textcolor{preprocessor}{\#define RCC\_CIR\_HSERDYIE\_Msk               (0x1UL << RCC\_CIR\_HSERDYIE\_Pos)      }}
\DoxyCodeLine{4131 \textcolor{preprocessor}{\#define RCC\_CIR\_HSERDYIE                   RCC\_CIR\_HSERDYIE\_Msk                }}
\DoxyCodeLine{4132 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLRDYIE\_Pos               (12U)                               }}
\DoxyCodeLine{4133 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLRDYIE\_Msk               (0x1UL << RCC\_CIR\_PLLRDYIE\_Pos)      }}
\DoxyCodeLine{4134 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLRDYIE                   RCC\_CIR\_PLLRDYIE\_Msk                }}
\DoxyCodeLine{4135 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLI2SRDYIE\_Pos            (13U)                               }}
\DoxyCodeLine{4136 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLI2SRDYIE\_Msk            (0x1UL << RCC\_CIR\_PLLI2SRDYIE\_Pos)   }}
\DoxyCodeLine{4137 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLI2SRDYIE                RCC\_CIR\_PLLI2SRDYIE\_Msk             }}
\DoxyCodeLine{4138 }
\DoxyCodeLine{4139 \textcolor{preprocessor}{\#define RCC\_CIR\_LSIRDYC\_Pos                (16U)                               }}
\DoxyCodeLine{4140 \textcolor{preprocessor}{\#define RCC\_CIR\_LSIRDYC\_Msk                (0x1UL << RCC\_CIR\_LSIRDYC\_Pos)       }}
\DoxyCodeLine{4141 \textcolor{preprocessor}{\#define RCC\_CIR\_LSIRDYC                    RCC\_CIR\_LSIRDYC\_Msk                 }}
\DoxyCodeLine{4142 \textcolor{preprocessor}{\#define RCC\_CIR\_LSERDYC\_Pos                (17U)                               }}
\DoxyCodeLine{4143 \textcolor{preprocessor}{\#define RCC\_CIR\_LSERDYC\_Msk                (0x1UL << RCC\_CIR\_LSERDYC\_Pos)       }}
\DoxyCodeLine{4144 \textcolor{preprocessor}{\#define RCC\_CIR\_LSERDYC                    RCC\_CIR\_LSERDYC\_Msk                 }}
\DoxyCodeLine{4145 \textcolor{preprocessor}{\#define RCC\_CIR\_HSIRDYC\_Pos                (18U)                               }}
\DoxyCodeLine{4146 \textcolor{preprocessor}{\#define RCC\_CIR\_HSIRDYC\_Msk                (0x1UL << RCC\_CIR\_HSIRDYC\_Pos)       }}
\DoxyCodeLine{4147 \textcolor{preprocessor}{\#define RCC\_CIR\_HSIRDYC                    RCC\_CIR\_HSIRDYC\_Msk                 }}
\DoxyCodeLine{4148 \textcolor{preprocessor}{\#define RCC\_CIR\_HSERDYC\_Pos                (19U)                               }}
\DoxyCodeLine{4149 \textcolor{preprocessor}{\#define RCC\_CIR\_HSERDYC\_Msk                (0x1UL << RCC\_CIR\_HSERDYC\_Pos)       }}
\DoxyCodeLine{4150 \textcolor{preprocessor}{\#define RCC\_CIR\_HSERDYC                    RCC\_CIR\_HSERDYC\_Msk                 }}
\DoxyCodeLine{4151 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLRDYC\_Pos                (20U)                               }}
\DoxyCodeLine{4152 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLRDYC\_Msk                (0x1UL << RCC\_CIR\_PLLRDYC\_Pos)       }}
\DoxyCodeLine{4153 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLRDYC                    RCC\_CIR\_PLLRDYC\_Msk                 }}
\DoxyCodeLine{4154 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLI2SRDYC\_Pos             (21U)                               }}
\DoxyCodeLine{4155 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLI2SRDYC\_Msk             (0x1UL << RCC\_CIR\_PLLI2SRDYC\_Pos)    }}
\DoxyCodeLine{4156 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLI2SRDYC                 RCC\_CIR\_PLLI2SRDYC\_Msk              }}
\DoxyCodeLine{4157 }
\DoxyCodeLine{4158 \textcolor{preprocessor}{\#define RCC\_CIR\_CSSC\_Pos                   (23U)                               }}
\DoxyCodeLine{4159 \textcolor{preprocessor}{\#define RCC\_CIR\_CSSC\_Msk                   (0x1UL << RCC\_CIR\_CSSC\_Pos)          }}
\DoxyCodeLine{4160 \textcolor{preprocessor}{\#define RCC\_CIR\_CSSC                       RCC\_CIR\_CSSC\_Msk                    }}
\DoxyCodeLine{4161 }
\DoxyCodeLine{4162 \textcolor{comment}{/********************  Bit definition for RCC\_AHB1RSTR register  **************/}}
\DoxyCodeLine{4163 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOARST\_Pos          (0U)                                }}
\DoxyCodeLine{4164 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOARST\_Msk          (0x1UL << RCC\_AHB1RSTR\_GPIOARST\_Pos) }}
\DoxyCodeLine{4165 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOARST              RCC\_AHB1RSTR\_GPIOARST\_Msk           }}
\DoxyCodeLine{4166 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOBRST\_Pos          (1U)                                }}
\DoxyCodeLine{4167 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOBRST\_Msk          (0x1UL << RCC\_AHB1RSTR\_GPIOBRST\_Pos) }}
\DoxyCodeLine{4168 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOBRST              RCC\_AHB1RSTR\_GPIOBRST\_Msk           }}
\DoxyCodeLine{4169 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOCRST\_Pos          (2U)                                }}
\DoxyCodeLine{4170 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOCRST\_Msk          (0x1UL << RCC\_AHB1RSTR\_GPIOCRST\_Pos) }}
\DoxyCodeLine{4171 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOCRST              RCC\_AHB1RSTR\_GPIOCRST\_Msk           }}
\DoxyCodeLine{4172 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIODRST\_Pos          (3U)                                }}
\DoxyCodeLine{4173 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIODRST\_Msk          (0x1UL << RCC\_AHB1RSTR\_GPIODRST\_Pos) }}
\DoxyCodeLine{4174 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIODRST              RCC\_AHB1RSTR\_GPIODRST\_Msk           }}
\DoxyCodeLine{4175 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOERST\_Pos          (4U)                                }}
\DoxyCodeLine{4176 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOERST\_Msk          (0x1UL << RCC\_AHB1RSTR\_GPIOERST\_Pos) }}
\DoxyCodeLine{4177 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOERST              RCC\_AHB1RSTR\_GPIOERST\_Msk           }}
\DoxyCodeLine{4178 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOHRST\_Pos          (7U)                                }}
\DoxyCodeLine{4179 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOHRST\_Msk          (0x1UL << RCC\_AHB1RSTR\_GPIOHRST\_Pos) }}
\DoxyCodeLine{4180 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOHRST              RCC\_AHB1RSTR\_GPIOHRST\_Msk           }}
\DoxyCodeLine{4181 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_CRCRST\_Pos            (12U)                               }}
\DoxyCodeLine{4182 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_CRCRST\_Msk            (0x1UL << RCC\_AHB1RSTR\_CRCRST\_Pos)   }}
\DoxyCodeLine{4183 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_CRCRST                RCC\_AHB1RSTR\_CRCRST\_Msk             }}
\DoxyCodeLine{4184 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA1RST\_Pos           (21U)                               }}
\DoxyCodeLine{4185 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA1RST\_Msk           (0x1UL << RCC\_AHB1RSTR\_DMA1RST\_Pos)  }}
\DoxyCodeLine{4186 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA1RST               RCC\_AHB1RSTR\_DMA1RST\_Msk            }}
\DoxyCodeLine{4187 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA2RST\_Pos           (22U)                               }}
\DoxyCodeLine{4188 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA2RST\_Msk           (0x1UL << RCC\_AHB1RSTR\_DMA2RST\_Pos)  }}
\DoxyCodeLine{4189 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA2RST               RCC\_AHB1RSTR\_DMA2RST\_Msk            }}
\DoxyCodeLine{4190 }
\DoxyCodeLine{4191 \textcolor{comment}{/********************  Bit definition for RCC\_AHB2RSTR register  **************/}}
\DoxyCodeLine{4192 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_OTGFSRST\_Pos          (7U)                                }}
\DoxyCodeLine{4193 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_OTGFSRST\_Msk          (0x1UL << RCC\_AHB2RSTR\_OTGFSRST\_Pos) }}
\DoxyCodeLine{4194 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_OTGFSRST              RCC\_AHB2RSTR\_OTGFSRST\_Msk           }}
\DoxyCodeLine{4195 \textcolor{comment}{/********************  Bit definition for RCC\_AHB3RSTR register  **************/}}
\DoxyCodeLine{4196 }
\DoxyCodeLine{4197 }
\DoxyCodeLine{4198 \textcolor{comment}{/********************  Bit definition for RCC\_APB1RSTR register  **************/}}
\DoxyCodeLine{4199 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM2RST\_Pos           (0U)                                }}
\DoxyCodeLine{4200 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM2RST\_Msk           (0x1UL << RCC\_APB1RSTR\_TIM2RST\_Pos)  }}
\DoxyCodeLine{4201 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM2RST               RCC\_APB1RSTR\_TIM2RST\_Msk            }}
\DoxyCodeLine{4202 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM3RST\_Pos           (1U)                                }}
\DoxyCodeLine{4203 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM3RST\_Msk           (0x1UL << RCC\_APB1RSTR\_TIM3RST\_Pos)  }}
\DoxyCodeLine{4204 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM3RST               RCC\_APB1RSTR\_TIM3RST\_Msk            }}
\DoxyCodeLine{4205 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM4RST\_Pos           (2U)                                }}
\DoxyCodeLine{4206 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM4RST\_Msk           (0x1UL << RCC\_APB1RSTR\_TIM4RST\_Pos)  }}
\DoxyCodeLine{4207 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM4RST               RCC\_APB1RSTR\_TIM4RST\_Msk            }}
\DoxyCodeLine{4208 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM5RST\_Pos           (3U)                                }}
\DoxyCodeLine{4209 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM5RST\_Msk           (0x1UL << RCC\_APB1RSTR\_TIM5RST\_Pos)  }}
\DoxyCodeLine{4210 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM5RST               RCC\_APB1RSTR\_TIM5RST\_Msk            }}
\DoxyCodeLine{4211 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_WWDGRST\_Pos           (11U)                               }}
\DoxyCodeLine{4212 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_WWDGRST\_Msk           (0x1UL << RCC\_APB1RSTR\_WWDGRST\_Pos)  }}
\DoxyCodeLine{4213 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_WWDGRST               RCC\_APB1RSTR\_WWDGRST\_Msk            }}
\DoxyCodeLine{4214 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_SPI2RST\_Pos           (14U)                               }}
\DoxyCodeLine{4215 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_SPI2RST\_Msk           (0x1UL << RCC\_APB1RSTR\_SPI2RST\_Pos)  }}
\DoxyCodeLine{4216 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_SPI2RST               RCC\_APB1RSTR\_SPI2RST\_Msk            }}
\DoxyCodeLine{4217 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_SPI3RST\_Pos           (15U)                               }}
\DoxyCodeLine{4218 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_SPI3RST\_Msk           (0x1UL << RCC\_APB1RSTR\_SPI3RST\_Pos)  }}
\DoxyCodeLine{4219 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_SPI3RST               RCC\_APB1RSTR\_SPI3RST\_Msk            }}
\DoxyCodeLine{4220 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_USART2RST\_Pos         (17U)                               }}
\DoxyCodeLine{4221 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_USART2RST\_Msk         (0x1UL << RCC\_APB1RSTR\_USART2RST\_Pos) }}
\DoxyCodeLine{4222 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_USART2RST             RCC\_APB1RSTR\_USART2RST\_Msk          }}
\DoxyCodeLine{4223 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_I2C1RST\_Pos           (21U)                               }}
\DoxyCodeLine{4224 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_I2C1RST\_Msk           (0x1UL << RCC\_APB1RSTR\_I2C1RST\_Pos)  }}
\DoxyCodeLine{4225 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_I2C1RST               RCC\_APB1RSTR\_I2C1RST\_Msk            }}
\DoxyCodeLine{4226 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_I2C2RST\_Pos           (22U)                               }}
\DoxyCodeLine{4227 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_I2C2RST\_Msk           (0x1UL << RCC\_APB1RSTR\_I2C2RST\_Pos)  }}
\DoxyCodeLine{4228 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_I2C2RST               RCC\_APB1RSTR\_I2C2RST\_Msk            }}
\DoxyCodeLine{4229 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_I2C3RST\_Pos           (23U)                               }}
\DoxyCodeLine{4230 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_I2C3RST\_Msk           (0x1UL << RCC\_APB1RSTR\_I2C3RST\_Pos)  }}
\DoxyCodeLine{4231 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_I2C3RST               RCC\_APB1RSTR\_I2C3RST\_Msk            }}
\DoxyCodeLine{4232 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_PWRRST\_Pos            (28U)                               }}
\DoxyCodeLine{4233 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_PWRRST\_Msk            (0x1UL << RCC\_APB1RSTR\_PWRRST\_Pos)   }}
\DoxyCodeLine{4234 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_PWRRST                RCC\_APB1RSTR\_PWRRST\_Msk             }}
\DoxyCodeLine{4235 }
\DoxyCodeLine{4236 \textcolor{comment}{/********************  Bit definition for RCC\_APB2RSTR register  **************/}}
\DoxyCodeLine{4237 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM1RST\_Pos           (0U)                                }}
\DoxyCodeLine{4238 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM1RST\_Msk           (0x1UL << RCC\_APB2RSTR\_TIM1RST\_Pos)  }}
\DoxyCodeLine{4239 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM1RST               RCC\_APB2RSTR\_TIM1RST\_Msk            }}
\DoxyCodeLine{4240 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_USART1RST\_Pos         (4U)                                }}
\DoxyCodeLine{4241 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_USART1RST\_Msk         (0x1UL << RCC\_APB2RSTR\_USART1RST\_Pos) }}
\DoxyCodeLine{4242 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_USART1RST             RCC\_APB2RSTR\_USART1RST\_Msk          }}
\DoxyCodeLine{4243 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_USART6RST\_Pos         (5U)                                }}
\DoxyCodeLine{4244 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_USART6RST\_Msk         (0x1UL << RCC\_APB2RSTR\_USART6RST\_Pos) }}
\DoxyCodeLine{4245 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_USART6RST             RCC\_APB2RSTR\_USART6RST\_Msk          }}
\DoxyCodeLine{4246 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_ADCRST\_Pos            (8U)                                }}
\DoxyCodeLine{4247 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_ADCRST\_Msk            (0x1UL << RCC\_APB2RSTR\_ADCRST\_Pos)   }}
\DoxyCodeLine{4248 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_ADCRST                RCC\_APB2RSTR\_ADCRST\_Msk             }}
\DoxyCodeLine{4249 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SDIORST\_Pos           (11U)                               }}
\DoxyCodeLine{4250 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SDIORST\_Msk           (0x1UL << RCC\_APB2RSTR\_SDIORST\_Pos)  }}
\DoxyCodeLine{4251 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SDIORST               RCC\_APB2RSTR\_SDIORST\_Msk            }}
\DoxyCodeLine{4252 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI1RST\_Pos           (12U)                               }}
\DoxyCodeLine{4253 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI1RST\_Msk           (0x1UL << RCC\_APB2RSTR\_SPI1RST\_Pos)  }}
\DoxyCodeLine{4254 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI1RST               RCC\_APB2RSTR\_SPI1RST\_Msk            }}
\DoxyCodeLine{4255 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI4RST\_Pos           (13U)                               }}
\DoxyCodeLine{4256 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI4RST\_Msk           (0x1UL << RCC\_APB2RSTR\_SPI4RST\_Pos)  }}
\DoxyCodeLine{4257 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI4RST               RCC\_APB2RSTR\_SPI4RST\_Msk            }}
\DoxyCodeLine{4258 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SYSCFGRST\_Pos         (14U)                               }}
\DoxyCodeLine{4259 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SYSCFGRST\_Msk         (0x1UL << RCC\_APB2RSTR\_SYSCFGRST\_Pos) }}
\DoxyCodeLine{4260 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SYSCFGRST             RCC\_APB2RSTR\_SYSCFGRST\_Msk          }}
\DoxyCodeLine{4261 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM9RST\_Pos           (16U)                               }}
\DoxyCodeLine{4262 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM9RST\_Msk           (0x1UL << RCC\_APB2RSTR\_TIM9RST\_Pos)  }}
\DoxyCodeLine{4263 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM9RST               RCC\_APB2RSTR\_TIM9RST\_Msk            }}
\DoxyCodeLine{4264 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM10RST\_Pos          (17U)                               }}
\DoxyCodeLine{4265 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM10RST\_Msk          (0x1UL << RCC\_APB2RSTR\_TIM10RST\_Pos) }}
\DoxyCodeLine{4266 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM10RST              RCC\_APB2RSTR\_TIM10RST\_Msk           }}
\DoxyCodeLine{4267 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM11RST\_Pos          (18U)                               }}
\DoxyCodeLine{4268 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM11RST\_Msk          (0x1UL << RCC\_APB2RSTR\_TIM11RST\_Pos) }}
\DoxyCodeLine{4269 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM11RST              RCC\_APB2RSTR\_TIM11RST\_Msk           }}
\DoxyCodeLine{4270 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI5RST\_Pos           (20U)                               }}
\DoxyCodeLine{4271 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI5RST\_Msk           (0x1UL << RCC\_APB2RSTR\_SPI5RST\_Pos)  }}
\DoxyCodeLine{4272 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI5RST               RCC\_APB2RSTR\_SPI5RST\_Msk            }}
\DoxyCodeLine{4273 }
\DoxyCodeLine{4274 \textcolor{comment}{/* Old SPI1RST bit definition, maintained for legacy purpose */}}
\DoxyCodeLine{4275 \textcolor{preprocessor}{\#define  RCC\_APB2RSTR\_SPI1                   RCC\_APB2RSTR\_SPI1RST}}
\DoxyCodeLine{4276 }
\DoxyCodeLine{4277 \textcolor{comment}{/********************  Bit definition for RCC\_AHB1ENR register  ***************/}}
\DoxyCodeLine{4278 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOAEN\_Pos            (0U)                                }}
\DoxyCodeLine{4279 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOAEN\_Msk            (0x1UL << RCC\_AHB1ENR\_GPIOAEN\_Pos)   }}
\DoxyCodeLine{4280 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOAEN                RCC\_AHB1ENR\_GPIOAEN\_Msk             }}
\DoxyCodeLine{4281 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOBEN\_Pos            (1U)                                }}
\DoxyCodeLine{4282 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOBEN\_Msk            (0x1UL << RCC\_AHB1ENR\_GPIOBEN\_Pos)   }}
\DoxyCodeLine{4283 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOBEN                RCC\_AHB1ENR\_GPIOBEN\_Msk             }}
\DoxyCodeLine{4284 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOCEN\_Pos            (2U)                                }}
\DoxyCodeLine{4285 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOCEN\_Msk            (0x1UL << RCC\_AHB1ENR\_GPIOCEN\_Pos)   }}
\DoxyCodeLine{4286 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOCEN                RCC\_AHB1ENR\_GPIOCEN\_Msk             }}
\DoxyCodeLine{4287 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIODEN\_Pos            (3U)                                }}
\DoxyCodeLine{4288 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIODEN\_Msk            (0x1UL << RCC\_AHB1ENR\_GPIODEN\_Pos)   }}
\DoxyCodeLine{4289 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIODEN                RCC\_AHB1ENR\_GPIODEN\_Msk             }}
\DoxyCodeLine{4290 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOEEN\_Pos            (4U)                                }}
\DoxyCodeLine{4291 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOEEN\_Msk            (0x1UL << RCC\_AHB1ENR\_GPIOEEN\_Pos)   }}
\DoxyCodeLine{4292 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOEEN                RCC\_AHB1ENR\_GPIOEEN\_Msk             }}
\DoxyCodeLine{4293 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOHEN\_Pos            (7U)                                }}
\DoxyCodeLine{4294 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOHEN\_Msk            (0x1UL << RCC\_AHB1ENR\_GPIOHEN\_Pos)   }}
\DoxyCodeLine{4295 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOHEN                RCC\_AHB1ENR\_GPIOHEN\_Msk             }}
\DoxyCodeLine{4296 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_CRCEN\_Pos              (12U)                               }}
\DoxyCodeLine{4297 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_CRCEN\_Msk              (0x1UL << RCC\_AHB1ENR\_CRCEN\_Pos)     }}
\DoxyCodeLine{4298 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_CRCEN                  RCC\_AHB1ENR\_CRCEN\_Msk               }}
\DoxyCodeLine{4299 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA1EN\_Pos             (21U)                               }}
\DoxyCodeLine{4300 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA1EN\_Msk             (0x1UL << RCC\_AHB1ENR\_DMA1EN\_Pos)    }}
\DoxyCodeLine{4301 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA1EN                 RCC\_AHB1ENR\_DMA1EN\_Msk              }}
\DoxyCodeLine{4302 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA2EN\_Pos             (22U)                               }}
\DoxyCodeLine{4303 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA2EN\_Msk             (0x1UL << RCC\_AHB1ENR\_DMA2EN\_Pos)    }}
\DoxyCodeLine{4304 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA2EN                 RCC\_AHB1ENR\_DMA2EN\_Msk              }}
\DoxyCodeLine{4305 \textcolor{comment}{/********************  Bit definition for RCC\_AHB2ENR register  ***************/}}
\DoxyCodeLine{4306 \textcolor{comment}{/*}}
\DoxyCodeLine{4307 \textcolor{comment}{ * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)}}
\DoxyCodeLine{4308 \textcolor{comment}{ */}}
\DoxyCodeLine{4309 \textcolor{preprocessor}{\#define RCC\_AHB2\_SUPPORT                   }}
\DoxyCodeLine{4311 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_OTGFSEN\_Pos            (7U)                                }}
\DoxyCodeLine{4312 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_OTGFSEN\_Msk            (0x1UL << RCC\_AHB2ENR\_OTGFSEN\_Pos)   }}
\DoxyCodeLine{4313 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_OTGFSEN                RCC\_AHB2ENR\_OTGFSEN\_Msk             }}
\DoxyCodeLine{4314 }
\DoxyCodeLine{4315 \textcolor{comment}{/********************  Bit definition for RCC\_APB1ENR register  ***************/}}
\DoxyCodeLine{4316 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM2EN\_Pos             (0U)                                }}
\DoxyCodeLine{4317 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM2EN\_Msk             (0x1UL << RCC\_APB1ENR\_TIM2EN\_Pos)    }}
\DoxyCodeLine{4318 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM2EN                 RCC\_APB1ENR\_TIM2EN\_Msk              }}
\DoxyCodeLine{4319 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM3EN\_Pos             (1U)                                }}
\DoxyCodeLine{4320 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM3EN\_Msk             (0x1UL << RCC\_APB1ENR\_TIM3EN\_Pos)    }}
\DoxyCodeLine{4321 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM3EN                 RCC\_APB1ENR\_TIM3EN\_Msk              }}
\DoxyCodeLine{4322 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM4EN\_Pos             (2U)                                }}
\DoxyCodeLine{4323 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM4EN\_Msk             (0x1UL << RCC\_APB1ENR\_TIM4EN\_Pos)    }}
\DoxyCodeLine{4324 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM4EN                 RCC\_APB1ENR\_TIM4EN\_Msk              }}
\DoxyCodeLine{4325 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM5EN\_Pos             (3U)                                }}
\DoxyCodeLine{4326 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM5EN\_Msk             (0x1UL << RCC\_APB1ENR\_TIM5EN\_Pos)    }}
\DoxyCodeLine{4327 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM5EN                 RCC\_APB1ENR\_TIM5EN\_Msk              }}
\DoxyCodeLine{4328 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_WWDGEN\_Pos             (11U)                               }}
\DoxyCodeLine{4329 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_WWDGEN\_Msk             (0x1UL << RCC\_APB1ENR\_WWDGEN\_Pos)    }}
\DoxyCodeLine{4330 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_WWDGEN                 RCC\_APB1ENR\_WWDGEN\_Msk              }}
\DoxyCodeLine{4331 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_SPI2EN\_Pos             (14U)                               }}
\DoxyCodeLine{4332 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_SPI2EN\_Msk             (0x1UL << RCC\_APB1ENR\_SPI2EN\_Pos)    }}
\DoxyCodeLine{4333 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_SPI2EN                 RCC\_APB1ENR\_SPI2EN\_Msk              }}
\DoxyCodeLine{4334 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_SPI3EN\_Pos             (15U)                               }}
\DoxyCodeLine{4335 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_SPI3EN\_Msk             (0x1UL << RCC\_APB1ENR\_SPI3EN\_Pos)    }}
\DoxyCodeLine{4336 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_SPI3EN                 RCC\_APB1ENR\_SPI3EN\_Msk              }}
\DoxyCodeLine{4337 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_USART2EN\_Pos           (17U)                               }}
\DoxyCodeLine{4338 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_USART2EN\_Msk           (0x1UL << RCC\_APB1ENR\_USART2EN\_Pos)  }}
\DoxyCodeLine{4339 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_USART2EN               RCC\_APB1ENR\_USART2EN\_Msk            }}
\DoxyCodeLine{4340 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_I2C1EN\_Pos             (21U)                               }}
\DoxyCodeLine{4341 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_I2C1EN\_Msk             (0x1UL << RCC\_APB1ENR\_I2C1EN\_Pos)    }}
\DoxyCodeLine{4342 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_I2C1EN                 RCC\_APB1ENR\_I2C1EN\_Msk              }}
\DoxyCodeLine{4343 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_I2C2EN\_Pos             (22U)                               }}
\DoxyCodeLine{4344 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_I2C2EN\_Msk             (0x1UL << RCC\_APB1ENR\_I2C2EN\_Pos)    }}
\DoxyCodeLine{4345 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_I2C2EN                 RCC\_APB1ENR\_I2C2EN\_Msk              }}
\DoxyCodeLine{4346 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_I2C3EN\_Pos             (23U)                               }}
\DoxyCodeLine{4347 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_I2C3EN\_Msk             (0x1UL << RCC\_APB1ENR\_I2C3EN\_Pos)    }}
\DoxyCodeLine{4348 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_I2C3EN                 RCC\_APB1ENR\_I2C3EN\_Msk              }}
\DoxyCodeLine{4349 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_PWREN\_Pos              (28U)                               }}
\DoxyCodeLine{4350 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_PWREN\_Msk              (0x1UL << RCC\_APB1ENR\_PWREN\_Pos)     }}
\DoxyCodeLine{4351 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_PWREN                  RCC\_APB1ENR\_PWREN\_Msk               }}
\DoxyCodeLine{4352 }
\DoxyCodeLine{4353 \textcolor{comment}{/********************  Bit definition for RCC\_APB2ENR register  ***************/}}
\DoxyCodeLine{4354 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM1EN\_Pos             (0U)                                }}
\DoxyCodeLine{4355 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM1EN\_Msk             (0x1UL << RCC\_APB2ENR\_TIM1EN\_Pos)    }}
\DoxyCodeLine{4356 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM1EN                 RCC\_APB2ENR\_TIM1EN\_Msk              }}
\DoxyCodeLine{4357 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_USART1EN\_Pos           (4U)                                }}
\DoxyCodeLine{4358 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_USART1EN\_Msk           (0x1UL << RCC\_APB2ENR\_USART1EN\_Pos)  }}
\DoxyCodeLine{4359 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_USART1EN               RCC\_APB2ENR\_USART1EN\_Msk            }}
\DoxyCodeLine{4360 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_USART6EN\_Pos           (5U)                                }}
\DoxyCodeLine{4361 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_USART6EN\_Msk           (0x1UL << RCC\_APB2ENR\_USART6EN\_Pos)  }}
\DoxyCodeLine{4362 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_USART6EN               RCC\_APB2ENR\_USART6EN\_Msk            }}
\DoxyCodeLine{4363 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_ADC1EN\_Pos             (8U)                                }}
\DoxyCodeLine{4364 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_ADC1EN\_Msk             (0x1UL << RCC\_APB2ENR\_ADC1EN\_Pos)    }}
\DoxyCodeLine{4365 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_ADC1EN                 RCC\_APB2ENR\_ADC1EN\_Msk              }}
\DoxyCodeLine{4366 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SDIOEN\_Pos             (11U)                               }}
\DoxyCodeLine{4367 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SDIOEN\_Msk             (0x1UL << RCC\_APB2ENR\_SDIOEN\_Pos)    }}
\DoxyCodeLine{4368 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SDIOEN                 RCC\_APB2ENR\_SDIOEN\_Msk              }}
\DoxyCodeLine{4369 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI1EN\_Pos             (12U)                               }}
\DoxyCodeLine{4370 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI1EN\_Msk             (0x1UL << RCC\_APB2ENR\_SPI1EN\_Pos)    }}
\DoxyCodeLine{4371 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI1EN                 RCC\_APB2ENR\_SPI1EN\_Msk              }}
\DoxyCodeLine{4372 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI4EN\_Pos             (13U)                               }}
\DoxyCodeLine{4373 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI4EN\_Msk             (0x1UL << RCC\_APB2ENR\_SPI4EN\_Pos)    }}
\DoxyCodeLine{4374 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI4EN                 RCC\_APB2ENR\_SPI4EN\_Msk              }}
\DoxyCodeLine{4375 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SYSCFGEN\_Pos           (14U)                               }}
\DoxyCodeLine{4376 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SYSCFGEN\_Msk           (0x1UL << RCC\_APB2ENR\_SYSCFGEN\_Pos)  }}
\DoxyCodeLine{4377 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SYSCFGEN               RCC\_APB2ENR\_SYSCFGEN\_Msk            }}
\DoxyCodeLine{4378 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM9EN\_Pos             (16U)                               }}
\DoxyCodeLine{4379 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM9EN\_Msk             (0x1UL << RCC\_APB2ENR\_TIM9EN\_Pos)    }}
\DoxyCodeLine{4380 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM9EN                 RCC\_APB2ENR\_TIM9EN\_Msk              }}
\DoxyCodeLine{4381 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM10EN\_Pos            (17U)                               }}
\DoxyCodeLine{4382 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM10EN\_Msk            (0x1UL << RCC\_APB2ENR\_TIM10EN\_Pos)   }}
\DoxyCodeLine{4383 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM10EN                RCC\_APB2ENR\_TIM10EN\_Msk             }}
\DoxyCodeLine{4384 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM11EN\_Pos            (18U)                               }}
\DoxyCodeLine{4385 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM11EN\_Msk            (0x1UL << RCC\_APB2ENR\_TIM11EN\_Pos)   }}
\DoxyCodeLine{4386 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM11EN                RCC\_APB2ENR\_TIM11EN\_Msk             }}
\DoxyCodeLine{4387 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI5EN\_Pos             (20U)                               }}
\DoxyCodeLine{4388 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI5EN\_Msk             (0x1UL << RCC\_APB2ENR\_SPI5EN\_Pos)    }}
\DoxyCodeLine{4389 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI5EN                 RCC\_APB2ENR\_SPI5EN\_Msk              }}
\DoxyCodeLine{4390 }
\DoxyCodeLine{4391 \textcolor{comment}{/********************  Bit definition for RCC\_AHB1LPENR register  *************/}}
\DoxyCodeLine{4392 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOALPEN\_Pos        (0U)                                }}
\DoxyCodeLine{4393 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOALPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_GPIOALPEN\_Pos) }}
\DoxyCodeLine{4394 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOALPEN            RCC\_AHB1LPENR\_GPIOALPEN\_Msk         }}
\DoxyCodeLine{4395 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOBLPEN\_Pos        (1U)                                }}
\DoxyCodeLine{4396 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOBLPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_GPIOBLPEN\_Pos) }}
\DoxyCodeLine{4397 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOBLPEN            RCC\_AHB1LPENR\_GPIOBLPEN\_Msk         }}
\DoxyCodeLine{4398 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOCLPEN\_Pos        (2U)                                }}
\DoxyCodeLine{4399 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOCLPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_GPIOCLPEN\_Pos) }}
\DoxyCodeLine{4400 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOCLPEN            RCC\_AHB1LPENR\_GPIOCLPEN\_Msk         }}
\DoxyCodeLine{4401 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIODLPEN\_Pos        (3U)                                }}
\DoxyCodeLine{4402 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIODLPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_GPIODLPEN\_Pos) }}
\DoxyCodeLine{4403 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIODLPEN            RCC\_AHB1LPENR\_GPIODLPEN\_Msk         }}
\DoxyCodeLine{4404 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOELPEN\_Pos        (4U)                                }}
\DoxyCodeLine{4405 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOELPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_GPIOELPEN\_Pos) }}
\DoxyCodeLine{4406 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOELPEN            RCC\_AHB1LPENR\_GPIOELPEN\_Msk         }}
\DoxyCodeLine{4407 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOHLPEN\_Pos        (7U)                                }}
\DoxyCodeLine{4408 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOHLPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_GPIOHLPEN\_Pos) }}
\DoxyCodeLine{4409 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOHLPEN            RCC\_AHB1LPENR\_GPIOHLPEN\_Msk         }}
\DoxyCodeLine{4410 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_CRCLPEN\_Pos          (12U)                               }}
\DoxyCodeLine{4411 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_CRCLPEN\_Msk          (0x1UL << RCC\_AHB1LPENR\_CRCLPEN\_Pos) }}
\DoxyCodeLine{4412 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_CRCLPEN              RCC\_AHB1LPENR\_CRCLPEN\_Msk           }}
\DoxyCodeLine{4413 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_FLITFLPEN\_Pos        (15U)                               }}
\DoxyCodeLine{4414 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_FLITFLPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_FLITFLPEN\_Pos) }}
\DoxyCodeLine{4415 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_FLITFLPEN            RCC\_AHB1LPENR\_FLITFLPEN\_Msk         }}
\DoxyCodeLine{4416 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_SRAM1LPEN\_Pos        (16U)                               }}
\DoxyCodeLine{4417 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_SRAM1LPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_SRAM1LPEN\_Pos) }}
\DoxyCodeLine{4418 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_SRAM1LPEN            RCC\_AHB1LPENR\_SRAM1LPEN\_Msk         }}
\DoxyCodeLine{4419 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_DMA1LPEN\_Pos         (21U)                               }}
\DoxyCodeLine{4420 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_DMA1LPEN\_Msk         (0x1UL << RCC\_AHB1LPENR\_DMA1LPEN\_Pos) }}
\DoxyCodeLine{4421 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_DMA1LPEN             RCC\_AHB1LPENR\_DMA1LPEN\_Msk          }}
\DoxyCodeLine{4422 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_DMA2LPEN\_Pos         (22U)                               }}
\DoxyCodeLine{4423 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_DMA2LPEN\_Msk         (0x1UL << RCC\_AHB1LPENR\_DMA2LPEN\_Pos) }}
\DoxyCodeLine{4424 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_DMA2LPEN             RCC\_AHB1LPENR\_DMA2LPEN\_Msk          }}
\DoxyCodeLine{4425 }
\DoxyCodeLine{4426 }
\DoxyCodeLine{4427 \textcolor{comment}{/********************  Bit definition for RCC\_AHB2LPENR register  *************/}}
\DoxyCodeLine{4428 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_OTGFSLPEN\_Pos        (7U)                                }}
\DoxyCodeLine{4429 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_OTGFSLPEN\_Msk        (0x1UL << RCC\_AHB2LPENR\_OTGFSLPEN\_Pos) }}
\DoxyCodeLine{4430 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_OTGFSLPEN            RCC\_AHB2LPENR\_OTGFSLPEN\_Msk         }}
\DoxyCodeLine{4431 }
\DoxyCodeLine{4432 \textcolor{comment}{/********************  Bit definition for RCC\_AHB3LPENR register  *************/}}
\DoxyCodeLine{4433 }
\DoxyCodeLine{4434 \textcolor{comment}{/********************  Bit definition for RCC\_APB1LPENR register  *************/}}
\DoxyCodeLine{4435 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM2LPEN\_Pos         (0U)                                }}
\DoxyCodeLine{4436 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM2LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_TIM2LPEN\_Pos) }}
\DoxyCodeLine{4437 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM2LPEN             RCC\_APB1LPENR\_TIM2LPEN\_Msk          }}
\DoxyCodeLine{4438 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM3LPEN\_Pos         (1U)                                }}
\DoxyCodeLine{4439 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM3LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_TIM3LPEN\_Pos) }}
\DoxyCodeLine{4440 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM3LPEN             RCC\_APB1LPENR\_TIM3LPEN\_Msk          }}
\DoxyCodeLine{4441 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM4LPEN\_Pos         (2U)                                }}
\DoxyCodeLine{4442 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM4LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_TIM4LPEN\_Pos) }}
\DoxyCodeLine{4443 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM4LPEN             RCC\_APB1LPENR\_TIM4LPEN\_Msk          }}
\DoxyCodeLine{4444 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM5LPEN\_Pos         (3U)                                }}
\DoxyCodeLine{4445 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM5LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_TIM5LPEN\_Pos) }}
\DoxyCodeLine{4446 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM5LPEN             RCC\_APB1LPENR\_TIM5LPEN\_Msk          }}
\DoxyCodeLine{4447 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_WWDGLPEN\_Pos         (11U)                               }}
\DoxyCodeLine{4448 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_WWDGLPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_WWDGLPEN\_Pos) }}
\DoxyCodeLine{4449 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_WWDGLPEN             RCC\_APB1LPENR\_WWDGLPEN\_Msk          }}
\DoxyCodeLine{4450 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_SPI2LPEN\_Pos         (14U)                               }}
\DoxyCodeLine{4451 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_SPI2LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_SPI2LPEN\_Pos) }}
\DoxyCodeLine{4452 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_SPI2LPEN             RCC\_APB1LPENR\_SPI2LPEN\_Msk          }}
\DoxyCodeLine{4453 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_SPI3LPEN\_Pos         (15U)                               }}
\DoxyCodeLine{4454 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_SPI3LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_SPI3LPEN\_Pos) }}
\DoxyCodeLine{4455 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_SPI3LPEN             RCC\_APB1LPENR\_SPI3LPEN\_Msk          }}
\DoxyCodeLine{4456 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_USART2LPEN\_Pos       (17U)                               }}
\DoxyCodeLine{4457 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_USART2LPEN\_Msk       (0x1UL << RCC\_APB1LPENR\_USART2LPEN\_Pos) }}
\DoxyCodeLine{4458 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_USART2LPEN           RCC\_APB1LPENR\_USART2LPEN\_Msk        }}
\DoxyCodeLine{4459 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_I2C1LPEN\_Pos         (21U)                               }}
\DoxyCodeLine{4460 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_I2C1LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_I2C1LPEN\_Pos) }}
\DoxyCodeLine{4461 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_I2C1LPEN             RCC\_APB1LPENR\_I2C1LPEN\_Msk          }}
\DoxyCodeLine{4462 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_I2C2LPEN\_Pos         (22U)                               }}
\DoxyCodeLine{4463 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_I2C2LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_I2C2LPEN\_Pos) }}
\DoxyCodeLine{4464 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_I2C2LPEN             RCC\_APB1LPENR\_I2C2LPEN\_Msk          }}
\DoxyCodeLine{4465 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_I2C3LPEN\_Pos         (23U)                               }}
\DoxyCodeLine{4466 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_I2C3LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_I2C3LPEN\_Pos) }}
\DoxyCodeLine{4467 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_I2C3LPEN             RCC\_APB1LPENR\_I2C3LPEN\_Msk          }}
\DoxyCodeLine{4468 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_PWRLPEN\_Pos          (28U)                               }}
\DoxyCodeLine{4469 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_PWRLPEN\_Msk          (0x1UL << RCC\_APB1LPENR\_PWRLPEN\_Pos) }}
\DoxyCodeLine{4470 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_PWRLPEN              RCC\_APB1LPENR\_PWRLPEN\_Msk           }}
\DoxyCodeLine{4471 }
\DoxyCodeLine{4472 \textcolor{comment}{/********************  Bit definition for RCC\_APB2LPENR register  *************/}}
\DoxyCodeLine{4473 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM1LPEN\_Pos         (0U)                                }}
\DoxyCodeLine{4474 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM1LPEN\_Msk         (0x1UL << RCC\_APB2LPENR\_TIM1LPEN\_Pos) }}
\DoxyCodeLine{4475 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM1LPEN             RCC\_APB2LPENR\_TIM1LPEN\_Msk          }}
\DoxyCodeLine{4476 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_USART1LPEN\_Pos       (4U)                                }}
\DoxyCodeLine{4477 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_USART1LPEN\_Msk       (0x1UL << RCC\_APB2LPENR\_USART1LPEN\_Pos) }}
\DoxyCodeLine{4478 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_USART1LPEN           RCC\_APB2LPENR\_USART1LPEN\_Msk        }}
\DoxyCodeLine{4479 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_USART6LPEN\_Pos       (5U)                                }}
\DoxyCodeLine{4480 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_USART6LPEN\_Msk       (0x1UL << RCC\_APB2LPENR\_USART6LPEN\_Pos) }}
\DoxyCodeLine{4481 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_USART6LPEN           RCC\_APB2LPENR\_USART6LPEN\_Msk        }}
\DoxyCodeLine{4482 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_ADC1LPEN\_Pos         (8U)                                }}
\DoxyCodeLine{4483 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_ADC1LPEN\_Msk         (0x1UL << RCC\_APB2LPENR\_ADC1LPEN\_Pos) }}
\DoxyCodeLine{4484 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_ADC1LPEN             RCC\_APB2LPENR\_ADC1LPEN\_Msk          }}
\DoxyCodeLine{4485 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SDIOLPEN\_Pos         (11U)                               }}
\DoxyCodeLine{4486 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SDIOLPEN\_Msk         (0x1UL << RCC\_APB2LPENR\_SDIOLPEN\_Pos) }}
\DoxyCodeLine{4487 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SDIOLPEN             RCC\_APB2LPENR\_SDIOLPEN\_Msk          }}
\DoxyCodeLine{4488 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI1LPEN\_Pos         (12U)                               }}
\DoxyCodeLine{4489 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI1LPEN\_Msk         (0x1UL << RCC\_APB2LPENR\_SPI1LPEN\_Pos) }}
\DoxyCodeLine{4490 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI1LPEN             RCC\_APB2LPENR\_SPI1LPEN\_Msk          }}
\DoxyCodeLine{4491 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI4LPEN\_Pos         (13U)                               }}
\DoxyCodeLine{4492 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI4LPEN\_Msk         (0x1UL << RCC\_APB2LPENR\_SPI4LPEN\_Pos) }}
\DoxyCodeLine{4493 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI4LPEN             RCC\_APB2LPENR\_SPI4LPEN\_Msk          }}
\DoxyCodeLine{4494 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SYSCFGLPEN\_Pos       (14U)                               }}
\DoxyCodeLine{4495 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SYSCFGLPEN\_Msk       (0x1UL << RCC\_APB2LPENR\_SYSCFGLPEN\_Pos) }}
\DoxyCodeLine{4496 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SYSCFGLPEN           RCC\_APB2LPENR\_SYSCFGLPEN\_Msk        }}
\DoxyCodeLine{4497 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM9LPEN\_Pos         (16U)                               }}
\DoxyCodeLine{4498 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM9LPEN\_Msk         (0x1UL << RCC\_APB2LPENR\_TIM9LPEN\_Pos) }}
\DoxyCodeLine{4499 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM9LPEN             RCC\_APB2LPENR\_TIM9LPEN\_Msk          }}
\DoxyCodeLine{4500 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM10LPEN\_Pos        (17U)                               }}
\DoxyCodeLine{4501 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM10LPEN\_Msk        (0x1UL << RCC\_APB2LPENR\_TIM10LPEN\_Pos) }}
\DoxyCodeLine{4502 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM10LPEN            RCC\_APB2LPENR\_TIM10LPEN\_Msk         }}
\DoxyCodeLine{4503 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM11LPEN\_Pos        (18U)                               }}
\DoxyCodeLine{4504 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM11LPEN\_Msk        (0x1UL << RCC\_APB2LPENR\_TIM11LPEN\_Pos) }}
\DoxyCodeLine{4505 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM11LPEN            RCC\_APB2LPENR\_TIM11LPEN\_Msk         }}
\DoxyCodeLine{4506 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI5LPEN\_Pos         (20U)                               }}
\DoxyCodeLine{4507 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI5LPEN\_Msk         (0x1UL << RCC\_APB2LPENR\_SPI5LPEN\_Pos) }}
\DoxyCodeLine{4508 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI5LPEN             RCC\_APB2LPENR\_SPI5LPEN\_Msk          }}
\DoxyCodeLine{4509 }
\DoxyCodeLine{4510 \textcolor{comment}{/********************  Bit definition for RCC\_BDCR register  ******************/}}
\DoxyCodeLine{4511 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEON\_Pos                 (0U)                                }}
\DoxyCodeLine{4512 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEON\_Msk                 (0x1UL << RCC\_BDCR\_LSEON\_Pos)        }}
\DoxyCodeLine{4513 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEON                     RCC\_BDCR\_LSEON\_Msk                  }}
\DoxyCodeLine{4514 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSERDY\_Pos                (1U)                                }}
\DoxyCodeLine{4515 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSERDY\_Msk                (0x1UL << RCC\_BDCR\_LSERDY\_Pos)       }}
\DoxyCodeLine{4516 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSERDY                    RCC\_BDCR\_LSERDY\_Msk                 }}
\DoxyCodeLine{4517 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEBYP\_Pos                (2U)                                }}
\DoxyCodeLine{4518 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEBYP\_Msk                (0x1UL << RCC\_BDCR\_LSEBYP\_Pos)       }}
\DoxyCodeLine{4519 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEBYP                    RCC\_BDCR\_LSEBYP\_Msk                 }}
\DoxyCodeLine{4520 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEMOD\_Pos                (3U)                                }}
\DoxyCodeLine{4521 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEMOD\_Msk                (0x1UL << RCC\_BDCR\_LSEMOD\_Pos)       }}
\DoxyCodeLine{4522 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEMOD                    RCC\_BDCR\_LSEMOD\_Msk                 }}
\DoxyCodeLine{4523 }
\DoxyCodeLine{4524 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCSEL\_Pos                (8U)                                }}
\DoxyCodeLine{4525 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCSEL\_Msk                (0x3UL << RCC\_BDCR\_RTCSEL\_Pos)       }}
\DoxyCodeLine{4526 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCSEL                    RCC\_BDCR\_RTCSEL\_Msk                 }}
\DoxyCodeLine{4527 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCSEL\_0                  (0x1UL << RCC\_BDCR\_RTCSEL\_Pos)       }}
\DoxyCodeLine{4528 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCSEL\_1                  (0x2UL << RCC\_BDCR\_RTCSEL\_Pos)       }}
\DoxyCodeLine{4530 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCEN\_Pos                 (15U)                               }}
\DoxyCodeLine{4531 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCEN\_Msk                 (0x1UL << RCC\_BDCR\_RTCEN\_Pos)        }}
\DoxyCodeLine{4532 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCEN                     RCC\_BDCR\_RTCEN\_Msk                  }}
\DoxyCodeLine{4533 \textcolor{preprocessor}{\#define RCC\_BDCR\_BDRST\_Pos                 (16U)                               }}
\DoxyCodeLine{4534 \textcolor{preprocessor}{\#define RCC\_BDCR\_BDRST\_Msk                 (0x1UL << RCC\_BDCR\_BDRST\_Pos)        }}
\DoxyCodeLine{4535 \textcolor{preprocessor}{\#define RCC\_BDCR\_BDRST                     RCC\_BDCR\_BDRST\_Msk                  }}
\DoxyCodeLine{4536 }
\DoxyCodeLine{4537 \textcolor{comment}{/********************  Bit definition for RCC\_CSR register  *******************/}}
\DoxyCodeLine{4538 \textcolor{preprocessor}{\#define RCC\_CSR\_LSION\_Pos                  (0U)                                }}
\DoxyCodeLine{4539 \textcolor{preprocessor}{\#define RCC\_CSR\_LSION\_Msk                  (0x1UL << RCC\_CSR\_LSION\_Pos)         }}
\DoxyCodeLine{4540 \textcolor{preprocessor}{\#define RCC\_CSR\_LSION                      RCC\_CSR\_LSION\_Msk                   }}
\DoxyCodeLine{4541 \textcolor{preprocessor}{\#define RCC\_CSR\_LSIRDY\_Pos                 (1U)                                }}
\DoxyCodeLine{4542 \textcolor{preprocessor}{\#define RCC\_CSR\_LSIRDY\_Msk                 (0x1UL << RCC\_CSR\_LSIRDY\_Pos)        }}
\DoxyCodeLine{4543 \textcolor{preprocessor}{\#define RCC\_CSR\_LSIRDY                     RCC\_CSR\_LSIRDY\_Msk                  }}
\DoxyCodeLine{4544 \textcolor{preprocessor}{\#define RCC\_CSR\_RMVF\_Pos                   (24U)                               }}
\DoxyCodeLine{4545 \textcolor{preprocessor}{\#define RCC\_CSR\_RMVF\_Msk                   (0x1UL << RCC\_CSR\_RMVF\_Pos)          }}
\DoxyCodeLine{4546 \textcolor{preprocessor}{\#define RCC\_CSR\_RMVF                       RCC\_CSR\_RMVF\_Msk                    }}
\DoxyCodeLine{4547 \textcolor{preprocessor}{\#define RCC\_CSR\_BORRSTF\_Pos                (25U)                               }}
\DoxyCodeLine{4548 \textcolor{preprocessor}{\#define RCC\_CSR\_BORRSTF\_Msk                (0x1UL << RCC\_CSR\_BORRSTF\_Pos)       }}
\DoxyCodeLine{4549 \textcolor{preprocessor}{\#define RCC\_CSR\_BORRSTF                    RCC\_CSR\_BORRSTF\_Msk                 }}
\DoxyCodeLine{4550 \textcolor{preprocessor}{\#define RCC\_CSR\_PINRSTF\_Pos                (26U)}}
\DoxyCodeLine{4551 \textcolor{preprocessor}{\#define RCC\_CSR\_PINRSTF\_Msk                (0x1UL << RCC\_CSR\_PINRSTF\_Pos)       }}
\DoxyCodeLine{4552 \textcolor{preprocessor}{\#define RCC\_CSR\_PINRSTF                    RCC\_CSR\_PINRSTF\_Msk}}
\DoxyCodeLine{4553 \textcolor{preprocessor}{\#define RCC\_CSR\_PORRSTF\_Pos                (27U)                               }}
\DoxyCodeLine{4554 \textcolor{preprocessor}{\#define RCC\_CSR\_PORRSTF\_Msk                (0x1UL << RCC\_CSR\_PORRSTF\_Pos)       }}
\DoxyCodeLine{4555 \textcolor{preprocessor}{\#define RCC\_CSR\_PORRSTF                    RCC\_CSR\_PORRSTF\_Msk                 }}
\DoxyCodeLine{4556 \textcolor{preprocessor}{\#define RCC\_CSR\_SFTRSTF\_Pos                (28U)                               }}
\DoxyCodeLine{4557 \textcolor{preprocessor}{\#define RCC\_CSR\_SFTRSTF\_Msk                (0x1UL << RCC\_CSR\_SFTRSTF\_Pos)       }}
\DoxyCodeLine{4558 \textcolor{preprocessor}{\#define RCC\_CSR\_SFTRSTF                    RCC\_CSR\_SFTRSTF\_Msk                 }}
\DoxyCodeLine{4559 \textcolor{preprocessor}{\#define RCC\_CSR\_IWDGRSTF\_Pos               (29U)}}
\DoxyCodeLine{4560 \textcolor{preprocessor}{\#define RCC\_CSR\_IWDGRSTF\_Msk               (0x1UL << RCC\_CSR\_IWDGRSTF\_Pos)      }}
\DoxyCodeLine{4561 \textcolor{preprocessor}{\#define RCC\_CSR\_IWDGRSTF                   RCC\_CSR\_IWDGRSTF\_Msk}}
\DoxyCodeLine{4562 \textcolor{preprocessor}{\#define RCC\_CSR\_WWDGRSTF\_Pos               (30U)                               }}
\DoxyCodeLine{4563 \textcolor{preprocessor}{\#define RCC\_CSR\_WWDGRSTF\_Msk               (0x1UL << RCC\_CSR\_WWDGRSTF\_Pos)      }}
\DoxyCodeLine{4564 \textcolor{preprocessor}{\#define RCC\_CSR\_WWDGRSTF                   RCC\_CSR\_WWDGRSTF\_Msk                }}
\DoxyCodeLine{4565 \textcolor{preprocessor}{\#define RCC\_CSR\_LPWRRSTF\_Pos               (31U)                               }}
\DoxyCodeLine{4566 \textcolor{preprocessor}{\#define RCC\_CSR\_LPWRRSTF\_Msk               (0x1UL << RCC\_CSR\_LPWRRSTF\_Pos)      }}
\DoxyCodeLine{4567 \textcolor{preprocessor}{\#define RCC\_CSR\_LPWRRSTF                   RCC\_CSR\_LPWRRSTF\_Msk}}
\DoxyCodeLine{4568 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{4569 \textcolor{preprocessor}{\#define RCC\_CSR\_PADRSTF                    RCC\_CSR\_PINRSTF}}
\DoxyCodeLine{4570 \textcolor{preprocessor}{\#define RCC\_CSR\_WDGRSTF                    RCC\_CSR\_IWDGRSTF}}
\DoxyCodeLine{4571 }
\DoxyCodeLine{4572 \textcolor{comment}{/********************  Bit definition for RCC\_SSCGR register  *****************/}}
\DoxyCodeLine{4573 \textcolor{preprocessor}{\#define RCC\_SSCGR\_MODPER\_Pos               (0U)                                }}
\DoxyCodeLine{4574 \textcolor{preprocessor}{\#define RCC\_SSCGR\_MODPER\_Msk               (0x1FFFUL << RCC\_SSCGR\_MODPER\_Pos)   }}
\DoxyCodeLine{4575 \textcolor{preprocessor}{\#define RCC\_SSCGR\_MODPER                   RCC\_SSCGR\_MODPER\_Msk                }}
\DoxyCodeLine{4576 \textcolor{preprocessor}{\#define RCC\_SSCGR\_INCSTEP\_Pos              (13U)                               }}
\DoxyCodeLine{4577 \textcolor{preprocessor}{\#define RCC\_SSCGR\_INCSTEP\_Msk              (0x7FFFUL << RCC\_SSCGR\_INCSTEP\_Pos)  }}
\DoxyCodeLine{4578 \textcolor{preprocessor}{\#define RCC\_SSCGR\_INCSTEP                  RCC\_SSCGR\_INCSTEP\_Msk               }}
\DoxyCodeLine{4579 \textcolor{preprocessor}{\#define RCC\_SSCGR\_SPREADSEL\_Pos            (30U)                               }}
\DoxyCodeLine{4580 \textcolor{preprocessor}{\#define RCC\_SSCGR\_SPREADSEL\_Msk            (0x1UL << RCC\_SSCGR\_SPREADSEL\_Pos)   }}
\DoxyCodeLine{4581 \textcolor{preprocessor}{\#define RCC\_SSCGR\_SPREADSEL                RCC\_SSCGR\_SPREADSEL\_Msk             }}
\DoxyCodeLine{4582 \textcolor{preprocessor}{\#define RCC\_SSCGR\_SSCGEN\_Pos               (31U)                               }}
\DoxyCodeLine{4583 \textcolor{preprocessor}{\#define RCC\_SSCGR\_SSCGEN\_Msk               (0x1UL << RCC\_SSCGR\_SSCGEN\_Pos)      }}
\DoxyCodeLine{4584 \textcolor{preprocessor}{\#define RCC\_SSCGR\_SSCGEN                   RCC\_SSCGR\_SSCGEN\_Msk                }}
\DoxyCodeLine{4585 }
\DoxyCodeLine{4586 \textcolor{comment}{/********************  Bit definition for RCC\_PLLI2SCFGR register  ************/}}
\DoxyCodeLine{4587 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SM\_Pos         (0U)                                }}
\DoxyCodeLine{4588 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SM\_Msk         (0x3FUL << RCC\_PLLI2SCFGR\_PLLI2SM\_Pos) }}
\DoxyCodeLine{4589 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SM             RCC\_PLLI2SCFGR\_PLLI2SM\_Msk          }}
\DoxyCodeLine{4590 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SM\_0           (0x01UL << RCC\_PLLI2SCFGR\_PLLI2SM\_Pos) }}
\DoxyCodeLine{4591 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SM\_1           (0x02UL << RCC\_PLLI2SCFGR\_PLLI2SM\_Pos) }}
\DoxyCodeLine{4592 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SM\_2           (0x04UL << RCC\_PLLI2SCFGR\_PLLI2SM\_Pos) }}
\DoxyCodeLine{4593 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SM\_3           (0x08UL << RCC\_PLLI2SCFGR\_PLLI2SM\_Pos) }}
\DoxyCodeLine{4594 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SM\_4           (0x10UL << RCC\_PLLI2SCFGR\_PLLI2SM\_Pos) }}
\DoxyCodeLine{4595 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SM\_5           (0x20UL << RCC\_PLLI2SCFGR\_PLLI2SM\_Pos) }}
\DoxyCodeLine{4597 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN\_Pos         (6U)                                }}
\DoxyCodeLine{4598 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN\_Msk         (0x1FFUL << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos) }}
\DoxyCodeLine{4599 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN             RCC\_PLLI2SCFGR\_PLLI2SN\_Msk          }}
\DoxyCodeLine{4600 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN\_0           (0x001UL << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos) }}
\DoxyCodeLine{4601 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN\_1           (0x002UL << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos) }}
\DoxyCodeLine{4602 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN\_2           (0x004UL << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos) }}
\DoxyCodeLine{4603 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN\_3           (0x008UL << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos) }}
\DoxyCodeLine{4604 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN\_4           (0x010UL << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos) }}
\DoxyCodeLine{4605 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN\_5           (0x020UL << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos) }}
\DoxyCodeLine{4606 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN\_6           (0x040UL << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos) }}
\DoxyCodeLine{4607 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN\_7           (0x080UL << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos) }}
\DoxyCodeLine{4608 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN\_8           (0x100UL << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos) }}
\DoxyCodeLine{4610 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SR\_Pos         (28U)                               }}
\DoxyCodeLine{4611 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SR\_Msk         (0x7UL << RCC\_PLLI2SCFGR\_PLLI2SR\_Pos) }}
\DoxyCodeLine{4612 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SR             RCC\_PLLI2SCFGR\_PLLI2SR\_Msk          }}
\DoxyCodeLine{4613 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SR\_0           (0x1UL << RCC\_PLLI2SCFGR\_PLLI2SR\_Pos) }}
\DoxyCodeLine{4614 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SR\_1           (0x2UL << RCC\_PLLI2SCFGR\_PLLI2SR\_Pos) }}
\DoxyCodeLine{4615 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SR\_2           (0x4UL << RCC\_PLLI2SCFGR\_PLLI2SR\_Pos) }}
\DoxyCodeLine{4617 \textcolor{comment}{/********************  Bit definition for RCC\_DCKCFGR register  ***************/}}
\DoxyCodeLine{4618 }
\DoxyCodeLine{4619 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_TIMPRE\_Pos             (24U)                               }}
\DoxyCodeLine{4620 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_TIMPRE\_Msk             (0x1UL << RCC\_DCKCFGR\_TIMPRE\_Pos)    }}
\DoxyCodeLine{4621 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_TIMPRE                 RCC\_DCKCFGR\_TIMPRE\_Msk              }}
\DoxyCodeLine{4622 }
\DoxyCodeLine{4623 }
\DoxyCodeLine{4624 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{4625 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{4626 \textcolor{comment}{/*                           Real-\/Time Clock (RTC)                            */}}
\DoxyCodeLine{4627 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{4628 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{4629 \textcolor{comment}{/********************  Bits definition for RTC\_TR register  *******************/}}
\DoxyCodeLine{4630 \textcolor{preprocessor}{\#define RTC\_TR\_PM\_Pos                 (22U)                                    }}
\DoxyCodeLine{4631 \textcolor{preprocessor}{\#define RTC\_TR\_PM\_Msk                 (0x1UL << RTC\_TR\_PM\_Pos)                  }}
\DoxyCodeLine{4632 \textcolor{preprocessor}{\#define RTC\_TR\_PM                     RTC\_TR\_PM\_Msk                            }}
\DoxyCodeLine{4633 \textcolor{preprocessor}{\#define RTC\_TR\_HT\_Pos                 (20U)                                    }}
\DoxyCodeLine{4634 \textcolor{preprocessor}{\#define RTC\_TR\_HT\_Msk                 (0x3UL << RTC\_TR\_HT\_Pos)                  }}
\DoxyCodeLine{4635 \textcolor{preprocessor}{\#define RTC\_TR\_HT                     RTC\_TR\_HT\_Msk                            }}
\DoxyCodeLine{4636 \textcolor{preprocessor}{\#define RTC\_TR\_HT\_0                   (0x1UL << RTC\_TR\_HT\_Pos)                  }}
\DoxyCodeLine{4637 \textcolor{preprocessor}{\#define RTC\_TR\_HT\_1                   (0x2UL << RTC\_TR\_HT\_Pos)                  }}
\DoxyCodeLine{4638 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_Pos                 (16U)                                    }}
\DoxyCodeLine{4639 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_Msk                 (0xFUL << RTC\_TR\_HU\_Pos)                  }}
\DoxyCodeLine{4640 \textcolor{preprocessor}{\#define RTC\_TR\_HU                     RTC\_TR\_HU\_Msk                            }}
\DoxyCodeLine{4641 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_0                   (0x1UL << RTC\_TR\_HU\_Pos)                  }}
\DoxyCodeLine{4642 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_1                   (0x2UL << RTC\_TR\_HU\_Pos)                  }}
\DoxyCodeLine{4643 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_2                   (0x4UL << RTC\_TR\_HU\_Pos)                  }}
\DoxyCodeLine{4644 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_3                   (0x8UL << RTC\_TR\_HU\_Pos)                  }}
\DoxyCodeLine{4645 \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_Pos                (12U)                                    }}
\DoxyCodeLine{4646 \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_Msk                (0x7UL << RTC\_TR\_MNT\_Pos)                 }}
\DoxyCodeLine{4647 \textcolor{preprocessor}{\#define RTC\_TR\_MNT                    RTC\_TR\_MNT\_Msk                           }}
\DoxyCodeLine{4648 \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_0                  (0x1UL << RTC\_TR\_MNT\_Pos)                 }}
\DoxyCodeLine{4649 \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_1                  (0x2UL << RTC\_TR\_MNT\_Pos)                 }}
\DoxyCodeLine{4650 \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_2                  (0x4UL << RTC\_TR\_MNT\_Pos)                 }}
\DoxyCodeLine{4651 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_Pos                (8U)                                     }}
\DoxyCodeLine{4652 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_Msk                (0xFUL << RTC\_TR\_MNU\_Pos)                 }}
\DoxyCodeLine{4653 \textcolor{preprocessor}{\#define RTC\_TR\_MNU                    RTC\_TR\_MNU\_Msk                           }}
\DoxyCodeLine{4654 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_0                  (0x1UL << RTC\_TR\_MNU\_Pos)                 }}
\DoxyCodeLine{4655 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_1                  (0x2UL << RTC\_TR\_MNU\_Pos)                 }}
\DoxyCodeLine{4656 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_2                  (0x4UL << RTC\_TR\_MNU\_Pos)                 }}
\DoxyCodeLine{4657 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_3                  (0x8UL << RTC\_TR\_MNU\_Pos)                 }}
\DoxyCodeLine{4658 \textcolor{preprocessor}{\#define RTC\_TR\_ST\_Pos                 (4U)                                     }}
\DoxyCodeLine{4659 \textcolor{preprocessor}{\#define RTC\_TR\_ST\_Msk                 (0x7UL << RTC\_TR\_ST\_Pos)                  }}
\DoxyCodeLine{4660 \textcolor{preprocessor}{\#define RTC\_TR\_ST                     RTC\_TR\_ST\_Msk                            }}
\DoxyCodeLine{4661 \textcolor{preprocessor}{\#define RTC\_TR\_ST\_0                   (0x1UL << RTC\_TR\_ST\_Pos)                  }}
\DoxyCodeLine{4662 \textcolor{preprocessor}{\#define RTC\_TR\_ST\_1                   (0x2UL << RTC\_TR\_ST\_Pos)                  }}
\DoxyCodeLine{4663 \textcolor{preprocessor}{\#define RTC\_TR\_ST\_2                   (0x4UL << RTC\_TR\_ST\_Pos)                  }}
\DoxyCodeLine{4664 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_Pos                 (0U)                                     }}
\DoxyCodeLine{4665 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_Msk                 (0xFUL << RTC\_TR\_SU\_Pos)                  }}
\DoxyCodeLine{4666 \textcolor{preprocessor}{\#define RTC\_TR\_SU                     RTC\_TR\_SU\_Msk                            }}
\DoxyCodeLine{4667 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_0                   (0x1UL << RTC\_TR\_SU\_Pos)                  }}
\DoxyCodeLine{4668 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_1                   (0x2UL << RTC\_TR\_SU\_Pos)                  }}
\DoxyCodeLine{4669 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_2                   (0x4UL << RTC\_TR\_SU\_Pos)                  }}
\DoxyCodeLine{4670 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_3                   (0x8UL << RTC\_TR\_SU\_Pos)                  }}
\DoxyCodeLine{4672 \textcolor{comment}{/********************  Bits definition for RTC\_DR register  *******************/}}
\DoxyCodeLine{4673 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_Pos                 (20U)                                    }}
\DoxyCodeLine{4674 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_Msk                 (0xFUL << RTC\_DR\_YT\_Pos)                  }}
\DoxyCodeLine{4675 \textcolor{preprocessor}{\#define RTC\_DR\_YT                     RTC\_DR\_YT\_Msk                            }}
\DoxyCodeLine{4676 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_0                   (0x1UL << RTC\_DR\_YT\_Pos)                  }}
\DoxyCodeLine{4677 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_1                   (0x2UL << RTC\_DR\_YT\_Pos)                  }}
\DoxyCodeLine{4678 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_2                   (0x4UL << RTC\_DR\_YT\_Pos)                  }}
\DoxyCodeLine{4679 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_3                   (0x8UL << RTC\_DR\_YT\_Pos)                  }}
\DoxyCodeLine{4680 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_Pos                 (16U)                                    }}
\DoxyCodeLine{4681 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_Msk                 (0xFUL << RTC\_DR\_YU\_Pos)                  }}
\DoxyCodeLine{4682 \textcolor{preprocessor}{\#define RTC\_DR\_YU                     RTC\_DR\_YU\_Msk                            }}
\DoxyCodeLine{4683 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_0                   (0x1UL << RTC\_DR\_YU\_Pos)                  }}
\DoxyCodeLine{4684 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_1                   (0x2UL << RTC\_DR\_YU\_Pos)                  }}
\DoxyCodeLine{4685 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_2                   (0x4UL << RTC\_DR\_YU\_Pos)                  }}
\DoxyCodeLine{4686 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_3                   (0x8UL << RTC\_DR\_YU\_Pos)                  }}
\DoxyCodeLine{4687 \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_Pos                (13U)                                    }}
\DoxyCodeLine{4688 \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_Msk                (0x7UL << RTC\_DR\_WDU\_Pos)                 }}
\DoxyCodeLine{4689 \textcolor{preprocessor}{\#define RTC\_DR\_WDU                    RTC\_DR\_WDU\_Msk                           }}
\DoxyCodeLine{4690 \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_0                  (0x1UL << RTC\_DR\_WDU\_Pos)                 }}
\DoxyCodeLine{4691 \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_1                  (0x2UL << RTC\_DR\_WDU\_Pos)                 }}
\DoxyCodeLine{4692 \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_2                  (0x4UL << RTC\_DR\_WDU\_Pos)                 }}
\DoxyCodeLine{4693 \textcolor{preprocessor}{\#define RTC\_DR\_MT\_Pos                 (12U)                                    }}
\DoxyCodeLine{4694 \textcolor{preprocessor}{\#define RTC\_DR\_MT\_Msk                 (0x1UL << RTC\_DR\_MT\_Pos)                  }}
\DoxyCodeLine{4695 \textcolor{preprocessor}{\#define RTC\_DR\_MT                     RTC\_DR\_MT\_Msk                            }}
\DoxyCodeLine{4696 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_Pos                 (8U)                                     }}
\DoxyCodeLine{4697 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_Msk                 (0xFUL << RTC\_DR\_MU\_Pos)                  }}
\DoxyCodeLine{4698 \textcolor{preprocessor}{\#define RTC\_DR\_MU                     RTC\_DR\_MU\_Msk                            }}
\DoxyCodeLine{4699 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_0                   (0x1UL << RTC\_DR\_MU\_Pos)                  }}
\DoxyCodeLine{4700 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_1                   (0x2UL << RTC\_DR\_MU\_Pos)                  }}
\DoxyCodeLine{4701 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_2                   (0x4UL << RTC\_DR\_MU\_Pos)                  }}
\DoxyCodeLine{4702 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_3                   (0x8UL << RTC\_DR\_MU\_Pos)                  }}
\DoxyCodeLine{4703 \textcolor{preprocessor}{\#define RTC\_DR\_DT\_Pos                 (4U)                                     }}
\DoxyCodeLine{4704 \textcolor{preprocessor}{\#define RTC\_DR\_DT\_Msk                 (0x3UL << RTC\_DR\_DT\_Pos)                  }}
\DoxyCodeLine{4705 \textcolor{preprocessor}{\#define RTC\_DR\_DT                     RTC\_DR\_DT\_Msk                            }}
\DoxyCodeLine{4706 \textcolor{preprocessor}{\#define RTC\_DR\_DT\_0                   (0x1UL << RTC\_DR\_DT\_Pos)                  }}
\DoxyCodeLine{4707 \textcolor{preprocessor}{\#define RTC\_DR\_DT\_1                   (0x2UL << RTC\_DR\_DT\_Pos)                  }}
\DoxyCodeLine{4708 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_Pos                 (0U)                                     }}
\DoxyCodeLine{4709 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_Msk                 (0xFUL << RTC\_DR\_DU\_Pos)                  }}
\DoxyCodeLine{4710 \textcolor{preprocessor}{\#define RTC\_DR\_DU                     RTC\_DR\_DU\_Msk                            }}
\DoxyCodeLine{4711 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_0                   (0x1UL << RTC\_DR\_DU\_Pos)                  }}
\DoxyCodeLine{4712 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_1                   (0x2UL << RTC\_DR\_DU\_Pos)                  }}
\DoxyCodeLine{4713 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_2                   (0x4UL << RTC\_DR\_DU\_Pos)                  }}
\DoxyCodeLine{4714 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_3                   (0x8UL << RTC\_DR\_DU\_Pos)                  }}
\DoxyCodeLine{4716 \textcolor{comment}{/********************  Bits definition for RTC\_CR register  *******************/}}
\DoxyCodeLine{4717 \textcolor{preprocessor}{\#define RTC\_CR\_COE\_Pos                (23U)                                    }}
\DoxyCodeLine{4718 \textcolor{preprocessor}{\#define RTC\_CR\_COE\_Msk                (0x1UL << RTC\_CR\_COE\_Pos)                 }}
\DoxyCodeLine{4719 \textcolor{preprocessor}{\#define RTC\_CR\_COE                    RTC\_CR\_COE\_Msk                           }}
\DoxyCodeLine{4720 \textcolor{preprocessor}{\#define RTC\_CR\_OSEL\_Pos               (21U)                                    }}
\DoxyCodeLine{4721 \textcolor{preprocessor}{\#define RTC\_CR\_OSEL\_Msk               (0x3UL << RTC\_CR\_OSEL\_Pos)                }}
\DoxyCodeLine{4722 \textcolor{preprocessor}{\#define RTC\_CR\_OSEL                   RTC\_CR\_OSEL\_Msk                          }}
\DoxyCodeLine{4723 \textcolor{preprocessor}{\#define RTC\_CR\_OSEL\_0                 (0x1UL << RTC\_CR\_OSEL\_Pos)                }}
\DoxyCodeLine{4724 \textcolor{preprocessor}{\#define RTC\_CR\_OSEL\_1                 (0x2UL << RTC\_CR\_OSEL\_Pos)                }}
\DoxyCodeLine{4725 \textcolor{preprocessor}{\#define RTC\_CR\_POL\_Pos                (20U)                                    }}
\DoxyCodeLine{4726 \textcolor{preprocessor}{\#define RTC\_CR\_POL\_Msk                (0x1UL << RTC\_CR\_POL\_Pos)                 }}
\DoxyCodeLine{4727 \textcolor{preprocessor}{\#define RTC\_CR\_POL                    RTC\_CR\_POL\_Msk                           }}
\DoxyCodeLine{4728 \textcolor{preprocessor}{\#define RTC\_CR\_COSEL\_Pos              (19U)                                    }}
\DoxyCodeLine{4729 \textcolor{preprocessor}{\#define RTC\_CR\_COSEL\_Msk              (0x1UL << RTC\_CR\_COSEL\_Pos)               }}
\DoxyCodeLine{4730 \textcolor{preprocessor}{\#define RTC\_CR\_COSEL                  RTC\_CR\_COSEL\_Msk                         }}
\DoxyCodeLine{4731 \textcolor{preprocessor}{\#define RTC\_CR\_BKP\_Pos                 (18U)                                   }}
\DoxyCodeLine{4732 \textcolor{preprocessor}{\#define RTC\_CR\_BKP\_Msk                 (0x1UL << RTC\_CR\_BKP\_Pos)                }}
\DoxyCodeLine{4733 \textcolor{preprocessor}{\#define RTC\_CR\_BKP                     RTC\_CR\_BKP\_Msk                          }}
\DoxyCodeLine{4734 \textcolor{preprocessor}{\#define RTC\_CR\_SUB1H\_Pos              (17U)                                    }}
\DoxyCodeLine{4735 \textcolor{preprocessor}{\#define RTC\_CR\_SUB1H\_Msk              (0x1UL << RTC\_CR\_SUB1H\_Pos)               }}
\DoxyCodeLine{4736 \textcolor{preprocessor}{\#define RTC\_CR\_SUB1H                  RTC\_CR\_SUB1H\_Msk                         }}
\DoxyCodeLine{4737 \textcolor{preprocessor}{\#define RTC\_CR\_ADD1H\_Pos              (16U)                                    }}
\DoxyCodeLine{4738 \textcolor{preprocessor}{\#define RTC\_CR\_ADD1H\_Msk              (0x1UL << RTC\_CR\_ADD1H\_Pos)               }}
\DoxyCodeLine{4739 \textcolor{preprocessor}{\#define RTC\_CR\_ADD1H                  RTC\_CR\_ADD1H\_Msk                         }}
\DoxyCodeLine{4740 \textcolor{preprocessor}{\#define RTC\_CR\_TSIE\_Pos               (15U)                                    }}
\DoxyCodeLine{4741 \textcolor{preprocessor}{\#define RTC\_CR\_TSIE\_Msk               (0x1UL << RTC\_CR\_TSIE\_Pos)                }}
\DoxyCodeLine{4742 \textcolor{preprocessor}{\#define RTC\_CR\_TSIE                   RTC\_CR\_TSIE\_Msk                          }}
\DoxyCodeLine{4743 \textcolor{preprocessor}{\#define RTC\_CR\_WUTIE\_Pos              (14U)                                    }}
\DoxyCodeLine{4744 \textcolor{preprocessor}{\#define RTC\_CR\_WUTIE\_Msk              (0x1UL << RTC\_CR\_WUTIE\_Pos)               }}
\DoxyCodeLine{4745 \textcolor{preprocessor}{\#define RTC\_CR\_WUTIE                  RTC\_CR\_WUTIE\_Msk                         }}
\DoxyCodeLine{4746 \textcolor{preprocessor}{\#define RTC\_CR\_ALRBIE\_Pos             (13U)                                    }}
\DoxyCodeLine{4747 \textcolor{preprocessor}{\#define RTC\_CR\_ALRBIE\_Msk             (0x1UL << RTC\_CR\_ALRBIE\_Pos)              }}
\DoxyCodeLine{4748 \textcolor{preprocessor}{\#define RTC\_CR\_ALRBIE                 RTC\_CR\_ALRBIE\_Msk                        }}
\DoxyCodeLine{4749 \textcolor{preprocessor}{\#define RTC\_CR\_ALRAIE\_Pos             (12U)                                    }}
\DoxyCodeLine{4750 \textcolor{preprocessor}{\#define RTC\_CR\_ALRAIE\_Msk             (0x1UL << RTC\_CR\_ALRAIE\_Pos)              }}
\DoxyCodeLine{4751 \textcolor{preprocessor}{\#define RTC\_CR\_ALRAIE                 RTC\_CR\_ALRAIE\_Msk                        }}
\DoxyCodeLine{4752 \textcolor{preprocessor}{\#define RTC\_CR\_TSE\_Pos                (11U)                                    }}
\DoxyCodeLine{4753 \textcolor{preprocessor}{\#define RTC\_CR\_TSE\_Msk                (0x1UL << RTC\_CR\_TSE\_Pos)                 }}
\DoxyCodeLine{4754 \textcolor{preprocessor}{\#define RTC\_CR\_TSE                    RTC\_CR\_TSE\_Msk                           }}
\DoxyCodeLine{4755 \textcolor{preprocessor}{\#define RTC\_CR\_WUTE\_Pos               (10U)                                    }}
\DoxyCodeLine{4756 \textcolor{preprocessor}{\#define RTC\_CR\_WUTE\_Msk               (0x1UL << RTC\_CR\_WUTE\_Pos)                }}
\DoxyCodeLine{4757 \textcolor{preprocessor}{\#define RTC\_CR\_WUTE                   RTC\_CR\_WUTE\_Msk                          }}
\DoxyCodeLine{4758 \textcolor{preprocessor}{\#define RTC\_CR\_ALRBE\_Pos              (9U)                                     }}
\DoxyCodeLine{4759 \textcolor{preprocessor}{\#define RTC\_CR\_ALRBE\_Msk              (0x1UL << RTC\_CR\_ALRBE\_Pos)               }}
\DoxyCodeLine{4760 \textcolor{preprocessor}{\#define RTC\_CR\_ALRBE                  RTC\_CR\_ALRBE\_Msk                         }}
\DoxyCodeLine{4761 \textcolor{preprocessor}{\#define RTC\_CR\_ALRAE\_Pos              (8U)                                     }}
\DoxyCodeLine{4762 \textcolor{preprocessor}{\#define RTC\_CR\_ALRAE\_Msk              (0x1UL << RTC\_CR\_ALRAE\_Pos)               }}
\DoxyCodeLine{4763 \textcolor{preprocessor}{\#define RTC\_CR\_ALRAE                  RTC\_CR\_ALRAE\_Msk                         }}
\DoxyCodeLine{4764 \textcolor{preprocessor}{\#define RTC\_CR\_DCE\_Pos                (7U)                                     }}
\DoxyCodeLine{4765 \textcolor{preprocessor}{\#define RTC\_CR\_DCE\_Msk                (0x1UL << RTC\_CR\_DCE\_Pos)                 }}
\DoxyCodeLine{4766 \textcolor{preprocessor}{\#define RTC\_CR\_DCE                    RTC\_CR\_DCE\_Msk                           }}
\DoxyCodeLine{4767 \textcolor{preprocessor}{\#define RTC\_CR\_FMT\_Pos                (6U)                                     }}
\DoxyCodeLine{4768 \textcolor{preprocessor}{\#define RTC\_CR\_FMT\_Msk                (0x1UL << RTC\_CR\_FMT\_Pos)                 }}
\DoxyCodeLine{4769 \textcolor{preprocessor}{\#define RTC\_CR\_FMT                    RTC\_CR\_FMT\_Msk                           }}
\DoxyCodeLine{4770 \textcolor{preprocessor}{\#define RTC\_CR\_BYPSHAD\_Pos            (5U)                                     }}
\DoxyCodeLine{4771 \textcolor{preprocessor}{\#define RTC\_CR\_BYPSHAD\_Msk            (0x1UL << RTC\_CR\_BYPSHAD\_Pos)             }}
\DoxyCodeLine{4772 \textcolor{preprocessor}{\#define RTC\_CR\_BYPSHAD                RTC\_CR\_BYPSHAD\_Msk                       }}
\DoxyCodeLine{4773 \textcolor{preprocessor}{\#define RTC\_CR\_REFCKON\_Pos            (4U)                                     }}
\DoxyCodeLine{4774 \textcolor{preprocessor}{\#define RTC\_CR\_REFCKON\_Msk            (0x1UL << RTC\_CR\_REFCKON\_Pos)             }}
\DoxyCodeLine{4775 \textcolor{preprocessor}{\#define RTC\_CR\_REFCKON                RTC\_CR\_REFCKON\_Msk                       }}
\DoxyCodeLine{4776 \textcolor{preprocessor}{\#define RTC\_CR\_TSEDGE\_Pos             (3U)                                     }}
\DoxyCodeLine{4777 \textcolor{preprocessor}{\#define RTC\_CR\_TSEDGE\_Msk             (0x1UL << RTC\_CR\_TSEDGE\_Pos)              }}
\DoxyCodeLine{4778 \textcolor{preprocessor}{\#define RTC\_CR\_TSEDGE                 RTC\_CR\_TSEDGE\_Msk                        }}
\DoxyCodeLine{4779 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_Pos            (0U)                                     }}
\DoxyCodeLine{4780 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_Msk            (0x7UL << RTC\_CR\_WUCKSEL\_Pos)             }}
\DoxyCodeLine{4781 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL                RTC\_CR\_WUCKSEL\_Msk                       }}
\DoxyCodeLine{4782 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_0              (0x1UL << RTC\_CR\_WUCKSEL\_Pos)             }}
\DoxyCodeLine{4783 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_1              (0x2UL << RTC\_CR\_WUCKSEL\_Pos)             }}
\DoxyCodeLine{4784 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_2              (0x4UL << RTC\_CR\_WUCKSEL\_Pos)             }}
\DoxyCodeLine{4786 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{4787 \textcolor{preprocessor}{\#define RTC\_CR\_BCK                     RTC\_CR\_BKP}}
\DoxyCodeLine{4788 }
\DoxyCodeLine{4789 \textcolor{comment}{/********************  Bits definition for RTC\_ISR register  ******************/}}
\DoxyCodeLine{4790 \textcolor{preprocessor}{\#define RTC\_ISR\_RECALPF\_Pos           (16U)                                    }}
\DoxyCodeLine{4791 \textcolor{preprocessor}{\#define RTC\_ISR\_RECALPF\_Msk           (0x1UL << RTC\_ISR\_RECALPF\_Pos)            }}
\DoxyCodeLine{4792 \textcolor{preprocessor}{\#define RTC\_ISR\_RECALPF               RTC\_ISR\_RECALPF\_Msk                      }}
\DoxyCodeLine{4793 \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP1F\_Pos            (13U)                                    }}
\DoxyCodeLine{4794 \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP1F\_Msk            (0x1UL << RTC\_ISR\_TAMP1F\_Pos)             }}
\DoxyCodeLine{4795 \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP1F                RTC\_ISR\_TAMP1F\_Msk                       }}
\DoxyCodeLine{4796 \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP2F\_Pos            (14U)                                    }}
\DoxyCodeLine{4797 \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP2F\_Msk            (0x1UL << RTC\_ISR\_TAMP2F\_Pos)             }}
\DoxyCodeLine{4798 \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP2F                RTC\_ISR\_TAMP2F\_Msk                       }}
\DoxyCodeLine{4799 \textcolor{preprocessor}{\#define RTC\_ISR\_TSOVF\_Pos             (12U)                                    }}
\DoxyCodeLine{4800 \textcolor{preprocessor}{\#define RTC\_ISR\_TSOVF\_Msk             (0x1UL << RTC\_ISR\_TSOVF\_Pos)              }}
\DoxyCodeLine{4801 \textcolor{preprocessor}{\#define RTC\_ISR\_TSOVF                 RTC\_ISR\_TSOVF\_Msk                        }}
\DoxyCodeLine{4802 \textcolor{preprocessor}{\#define RTC\_ISR\_TSF\_Pos               (11U)                                    }}
\DoxyCodeLine{4803 \textcolor{preprocessor}{\#define RTC\_ISR\_TSF\_Msk               (0x1UL << RTC\_ISR\_TSF\_Pos)                }}
\DoxyCodeLine{4804 \textcolor{preprocessor}{\#define RTC\_ISR\_TSF                   RTC\_ISR\_TSF\_Msk                          }}
\DoxyCodeLine{4805 \textcolor{preprocessor}{\#define RTC\_ISR\_WUTF\_Pos              (10U)                                    }}
\DoxyCodeLine{4806 \textcolor{preprocessor}{\#define RTC\_ISR\_WUTF\_Msk              (0x1UL << RTC\_ISR\_WUTF\_Pos)               }}
\DoxyCodeLine{4807 \textcolor{preprocessor}{\#define RTC\_ISR\_WUTF                  RTC\_ISR\_WUTF\_Msk                         }}
\DoxyCodeLine{4808 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRBF\_Pos             (9U)                                     }}
\DoxyCodeLine{4809 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRBF\_Msk             (0x1UL << RTC\_ISR\_ALRBF\_Pos)              }}
\DoxyCodeLine{4810 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRBF                 RTC\_ISR\_ALRBF\_Msk                        }}
\DoxyCodeLine{4811 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRAF\_Pos             (8U)                                     }}
\DoxyCodeLine{4812 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRAF\_Msk             (0x1UL << RTC\_ISR\_ALRAF\_Pos)              }}
\DoxyCodeLine{4813 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRAF                 RTC\_ISR\_ALRAF\_Msk                        }}
\DoxyCodeLine{4814 \textcolor{preprocessor}{\#define RTC\_ISR\_INIT\_Pos              (7U)                                     }}
\DoxyCodeLine{4815 \textcolor{preprocessor}{\#define RTC\_ISR\_INIT\_Msk              (0x1UL << RTC\_ISR\_INIT\_Pos)               }}
\DoxyCodeLine{4816 \textcolor{preprocessor}{\#define RTC\_ISR\_INIT                  RTC\_ISR\_INIT\_Msk                         }}
\DoxyCodeLine{4817 \textcolor{preprocessor}{\#define RTC\_ISR\_INITF\_Pos             (6U)                                     }}
\DoxyCodeLine{4818 \textcolor{preprocessor}{\#define RTC\_ISR\_INITF\_Msk             (0x1UL << RTC\_ISR\_INITF\_Pos)              }}
\DoxyCodeLine{4819 \textcolor{preprocessor}{\#define RTC\_ISR\_INITF                 RTC\_ISR\_INITF\_Msk                        }}
\DoxyCodeLine{4820 \textcolor{preprocessor}{\#define RTC\_ISR\_RSF\_Pos               (5U)                                     }}
\DoxyCodeLine{4821 \textcolor{preprocessor}{\#define RTC\_ISR\_RSF\_Msk               (0x1UL << RTC\_ISR\_RSF\_Pos)                }}
\DoxyCodeLine{4822 \textcolor{preprocessor}{\#define RTC\_ISR\_RSF                   RTC\_ISR\_RSF\_Msk                          }}
\DoxyCodeLine{4823 \textcolor{preprocessor}{\#define RTC\_ISR\_INITS\_Pos             (4U)                                     }}
\DoxyCodeLine{4824 \textcolor{preprocessor}{\#define RTC\_ISR\_INITS\_Msk             (0x1UL << RTC\_ISR\_INITS\_Pos)              }}
\DoxyCodeLine{4825 \textcolor{preprocessor}{\#define RTC\_ISR\_INITS                 RTC\_ISR\_INITS\_Msk                        }}
\DoxyCodeLine{4826 \textcolor{preprocessor}{\#define RTC\_ISR\_SHPF\_Pos              (3U)                                     }}
\DoxyCodeLine{4827 \textcolor{preprocessor}{\#define RTC\_ISR\_SHPF\_Msk              (0x1UL << RTC\_ISR\_SHPF\_Pos)               }}
\DoxyCodeLine{4828 \textcolor{preprocessor}{\#define RTC\_ISR\_SHPF                  RTC\_ISR\_SHPF\_Msk                         }}
\DoxyCodeLine{4829 \textcolor{preprocessor}{\#define RTC\_ISR\_WUTWF\_Pos             (2U)                                     }}
\DoxyCodeLine{4830 \textcolor{preprocessor}{\#define RTC\_ISR\_WUTWF\_Msk             (0x1UL << RTC\_ISR\_WUTWF\_Pos)              }}
\DoxyCodeLine{4831 \textcolor{preprocessor}{\#define RTC\_ISR\_WUTWF                 RTC\_ISR\_WUTWF\_Msk                        }}
\DoxyCodeLine{4832 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRBWF\_Pos            (1U)                                     }}
\DoxyCodeLine{4833 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRBWF\_Msk            (0x1UL << RTC\_ISR\_ALRBWF\_Pos)             }}
\DoxyCodeLine{4834 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRBWF                RTC\_ISR\_ALRBWF\_Msk                       }}
\DoxyCodeLine{4835 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRAWF\_Pos            (0U)                                     }}
\DoxyCodeLine{4836 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRAWF\_Msk            (0x1UL << RTC\_ISR\_ALRAWF\_Pos)             }}
\DoxyCodeLine{4837 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRAWF                RTC\_ISR\_ALRAWF\_Msk                       }}
\DoxyCodeLine{4838 }
\DoxyCodeLine{4839 \textcolor{comment}{/********************  Bits definition for RTC\_PRER register  *****************/}}
\DoxyCodeLine{4840 \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_A\_Pos         (16U)                                    }}
\DoxyCodeLine{4841 \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_A\_Msk         (0x7FUL << RTC\_PRER\_PREDIV\_A\_Pos)         }}
\DoxyCodeLine{4842 \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_A             RTC\_PRER\_PREDIV\_A\_Msk                    }}
\DoxyCodeLine{4843 \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_S\_Pos         (0U)                                     }}
\DoxyCodeLine{4844 \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_S\_Msk         (0x7FFFUL << RTC\_PRER\_PREDIV\_S\_Pos)       }}
\DoxyCodeLine{4845 \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_S             RTC\_PRER\_PREDIV\_S\_Msk                    }}
\DoxyCodeLine{4846 }
\DoxyCodeLine{4847 \textcolor{comment}{/********************  Bits definition for RTC\_WUTR register  *****************/}}
\DoxyCodeLine{4848 \textcolor{preprocessor}{\#define RTC\_WUTR\_WUT\_Pos              (0U)                                     }}
\DoxyCodeLine{4849 \textcolor{preprocessor}{\#define RTC\_WUTR\_WUT\_Msk              (0xFFFFUL << RTC\_WUTR\_WUT\_Pos)            }}
\DoxyCodeLine{4850 \textcolor{preprocessor}{\#define RTC\_WUTR\_WUT                  RTC\_WUTR\_WUT\_Msk                         }}
\DoxyCodeLine{4851 }
\DoxyCodeLine{4852 \textcolor{comment}{/********************  Bits definition for RTC\_CALIBR register  ***************/}}
\DoxyCodeLine{4853 \textcolor{preprocessor}{\#define RTC\_CALIBR\_DCS\_Pos            (7U)                                     }}
\DoxyCodeLine{4854 \textcolor{preprocessor}{\#define RTC\_CALIBR\_DCS\_Msk            (0x1UL << RTC\_CALIBR\_DCS\_Pos)             }}
\DoxyCodeLine{4855 \textcolor{preprocessor}{\#define RTC\_CALIBR\_DCS                RTC\_CALIBR\_DCS\_Msk                       }}
\DoxyCodeLine{4856 \textcolor{preprocessor}{\#define RTC\_CALIBR\_DC\_Pos             (0U)                                     }}
\DoxyCodeLine{4857 \textcolor{preprocessor}{\#define RTC\_CALIBR\_DC\_Msk             (0x1FUL << RTC\_CALIBR\_DC\_Pos)             }}
\DoxyCodeLine{4858 \textcolor{preprocessor}{\#define RTC\_CALIBR\_DC                 RTC\_CALIBR\_DC\_Msk                        }}
\DoxyCodeLine{4859 }
\DoxyCodeLine{4860 \textcolor{comment}{/********************  Bits definition for RTC\_ALRMAR register  ***************/}}
\DoxyCodeLine{4861 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK4\_Pos           (31U)                                    }}
\DoxyCodeLine{4862 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK4\_Msk           (0x1UL << RTC\_ALRMAR\_MSK4\_Pos)            }}
\DoxyCodeLine{4863 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK4               RTC\_ALRMAR\_MSK4\_Msk                      }}
\DoxyCodeLine{4864 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_WDSEL\_Pos          (30U)                                    }}
\DoxyCodeLine{4865 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_WDSEL\_Msk          (0x1UL << RTC\_ALRMAR\_WDSEL\_Pos)           }}
\DoxyCodeLine{4866 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_WDSEL              RTC\_ALRMAR\_WDSEL\_Msk                     }}
\DoxyCodeLine{4867 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT\_Pos             (28U)                                    }}
\DoxyCodeLine{4868 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT\_Msk             (0x3UL << RTC\_ALRMAR\_DT\_Pos)              }}
\DoxyCodeLine{4869 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT                 RTC\_ALRMAR\_DT\_Msk                        }}
\DoxyCodeLine{4870 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT\_0               (0x1UL << RTC\_ALRMAR\_DT\_Pos)              }}
\DoxyCodeLine{4871 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT\_1               (0x2UL << RTC\_ALRMAR\_DT\_Pos)              }}
\DoxyCodeLine{4872 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_Pos             (24U)                                    }}
\DoxyCodeLine{4873 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_Msk             (0xFUL << RTC\_ALRMAR\_DU\_Pos)              }}
\DoxyCodeLine{4874 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU                 RTC\_ALRMAR\_DU\_Msk                        }}
\DoxyCodeLine{4875 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_0               (0x1UL << RTC\_ALRMAR\_DU\_Pos)              }}
\DoxyCodeLine{4876 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_1               (0x2UL << RTC\_ALRMAR\_DU\_Pos)              }}
\DoxyCodeLine{4877 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_2               (0x4UL << RTC\_ALRMAR\_DU\_Pos)              }}
\DoxyCodeLine{4878 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_3               (0x8UL << RTC\_ALRMAR\_DU\_Pos)              }}
\DoxyCodeLine{4879 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK3\_Pos           (23U)                                    }}
\DoxyCodeLine{4880 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK3\_Msk           (0x1UL << RTC\_ALRMAR\_MSK3\_Pos)            }}
\DoxyCodeLine{4881 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK3               RTC\_ALRMAR\_MSK3\_Msk                      }}
\DoxyCodeLine{4882 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_PM\_Pos             (22U)                                    }}
\DoxyCodeLine{4883 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_PM\_Msk             (0x1UL << RTC\_ALRMAR\_PM\_Pos)              }}
\DoxyCodeLine{4884 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_PM                 RTC\_ALRMAR\_PM\_Msk                        }}
\DoxyCodeLine{4885 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT\_Pos             (20U)                                    }}
\DoxyCodeLine{4886 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT\_Msk             (0x3UL << RTC\_ALRMAR\_HT\_Pos)              }}
\DoxyCodeLine{4887 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT                 RTC\_ALRMAR\_HT\_Msk                        }}
\DoxyCodeLine{4888 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT\_0               (0x1UL << RTC\_ALRMAR\_HT\_Pos)              }}
\DoxyCodeLine{4889 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT\_1               (0x2UL << RTC\_ALRMAR\_HT\_Pos)              }}
\DoxyCodeLine{4890 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_Pos             (16U)                                    }}
\DoxyCodeLine{4891 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_Msk             (0xFUL << RTC\_ALRMAR\_HU\_Pos)              }}
\DoxyCodeLine{4892 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU                 RTC\_ALRMAR\_HU\_Msk                        }}
\DoxyCodeLine{4893 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_0               (0x1UL << RTC\_ALRMAR\_HU\_Pos)              }}
\DoxyCodeLine{4894 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_1               (0x2UL << RTC\_ALRMAR\_HU\_Pos)              }}
\DoxyCodeLine{4895 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_2               (0x4UL << RTC\_ALRMAR\_HU\_Pos)              }}
\DoxyCodeLine{4896 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_3               (0x8UL << RTC\_ALRMAR\_HU\_Pos)              }}
\DoxyCodeLine{4897 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK2\_Pos           (15U)                                    }}
\DoxyCodeLine{4898 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK2\_Msk           (0x1UL << RTC\_ALRMAR\_MSK2\_Pos)            }}
\DoxyCodeLine{4899 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK2               RTC\_ALRMAR\_MSK2\_Msk                      }}
\DoxyCodeLine{4900 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_Pos            (12U)                                    }}
\DoxyCodeLine{4901 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_Msk            (0x7UL << RTC\_ALRMAR\_MNT\_Pos)             }}
\DoxyCodeLine{4902 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT                RTC\_ALRMAR\_MNT\_Msk                       }}
\DoxyCodeLine{4903 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_0              (0x1UL << RTC\_ALRMAR\_MNT\_Pos)             }}
\DoxyCodeLine{4904 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_1              (0x2UL << RTC\_ALRMAR\_MNT\_Pos)             }}
\DoxyCodeLine{4905 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_2              (0x4UL << RTC\_ALRMAR\_MNT\_Pos)             }}
\DoxyCodeLine{4906 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_Pos            (8U)                                     }}
\DoxyCodeLine{4907 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_Msk            (0xFUL << RTC\_ALRMAR\_MNU\_Pos)             }}
\DoxyCodeLine{4908 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU                RTC\_ALRMAR\_MNU\_Msk                       }}
\DoxyCodeLine{4909 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_0              (0x1UL << RTC\_ALRMAR\_MNU\_Pos)             }}
\DoxyCodeLine{4910 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_1              (0x2UL << RTC\_ALRMAR\_MNU\_Pos)             }}
\DoxyCodeLine{4911 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_2              (0x4UL << RTC\_ALRMAR\_MNU\_Pos)             }}
\DoxyCodeLine{4912 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_3              (0x8UL << RTC\_ALRMAR\_MNU\_Pos)             }}
\DoxyCodeLine{4913 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK1\_Pos           (7U)                                     }}
\DoxyCodeLine{4914 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK1\_Msk           (0x1UL << RTC\_ALRMAR\_MSK1\_Pos)            }}
\DoxyCodeLine{4915 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK1               RTC\_ALRMAR\_MSK1\_Msk                      }}
\DoxyCodeLine{4916 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_Pos             (4U)                                     }}
\DoxyCodeLine{4917 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_Msk             (0x7UL << RTC\_ALRMAR\_ST\_Pos)              }}
\DoxyCodeLine{4918 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST                 RTC\_ALRMAR\_ST\_Msk                        }}
\DoxyCodeLine{4919 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_0               (0x1UL << RTC\_ALRMAR\_ST\_Pos)              }}
\DoxyCodeLine{4920 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_1               (0x2UL << RTC\_ALRMAR\_ST\_Pos)              }}
\DoxyCodeLine{4921 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_2               (0x4UL << RTC\_ALRMAR\_ST\_Pos)              }}
\DoxyCodeLine{4922 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_Pos             (0U)                                     }}
\DoxyCodeLine{4923 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_Msk             (0xFUL << RTC\_ALRMAR\_SU\_Pos)              }}
\DoxyCodeLine{4924 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU                 RTC\_ALRMAR\_SU\_Msk                        }}
\DoxyCodeLine{4925 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_0               (0x1UL << RTC\_ALRMAR\_SU\_Pos)              }}
\DoxyCodeLine{4926 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_1               (0x2UL << RTC\_ALRMAR\_SU\_Pos)              }}
\DoxyCodeLine{4927 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_2               (0x4UL << RTC\_ALRMAR\_SU\_Pos)              }}
\DoxyCodeLine{4928 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_3               (0x8UL << RTC\_ALRMAR\_SU\_Pos)              }}
\DoxyCodeLine{4930 \textcolor{comment}{/********************  Bits definition for RTC\_ALRMBR register  ***************/}}
\DoxyCodeLine{4931 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK4\_Pos           (31U)                                    }}
\DoxyCodeLine{4932 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK4\_Msk           (0x1UL << RTC\_ALRMBR\_MSK4\_Pos)            }}
\DoxyCodeLine{4933 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK4               RTC\_ALRMBR\_MSK4\_Msk                      }}
\DoxyCodeLine{4934 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_WDSEL\_Pos          (30U)                                    }}
\DoxyCodeLine{4935 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_WDSEL\_Msk          (0x1UL << RTC\_ALRMBR\_WDSEL\_Pos)           }}
\DoxyCodeLine{4936 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_WDSEL              RTC\_ALRMBR\_WDSEL\_Msk                     }}
\DoxyCodeLine{4937 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT\_Pos             (28U)                                    }}
\DoxyCodeLine{4938 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT\_Msk             (0x3UL << RTC\_ALRMBR\_DT\_Pos)              }}
\DoxyCodeLine{4939 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT                 RTC\_ALRMBR\_DT\_Msk                        }}
\DoxyCodeLine{4940 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT\_0               (0x1UL << RTC\_ALRMBR\_DT\_Pos)              }}
\DoxyCodeLine{4941 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT\_1               (0x2UL << RTC\_ALRMBR\_DT\_Pos)              }}
\DoxyCodeLine{4942 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_Pos             (24U)                                    }}
\DoxyCodeLine{4943 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_Msk             (0xFUL << RTC\_ALRMBR\_DU\_Pos)              }}
\DoxyCodeLine{4944 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU                 RTC\_ALRMBR\_DU\_Msk                        }}
\DoxyCodeLine{4945 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_0               (0x1UL << RTC\_ALRMBR\_DU\_Pos)              }}
\DoxyCodeLine{4946 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_1               (0x2UL << RTC\_ALRMBR\_DU\_Pos)              }}
\DoxyCodeLine{4947 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_2               (0x4UL << RTC\_ALRMBR\_DU\_Pos)              }}
\DoxyCodeLine{4948 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_3               (0x8UL << RTC\_ALRMBR\_DU\_Pos)              }}
\DoxyCodeLine{4949 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK3\_Pos           (23U)                                    }}
\DoxyCodeLine{4950 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK3\_Msk           (0x1UL << RTC\_ALRMBR\_MSK3\_Pos)            }}
\DoxyCodeLine{4951 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK3               RTC\_ALRMBR\_MSK3\_Msk                      }}
\DoxyCodeLine{4952 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_PM\_Pos             (22U)                                    }}
\DoxyCodeLine{4953 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_PM\_Msk             (0x1UL << RTC\_ALRMBR\_PM\_Pos)              }}
\DoxyCodeLine{4954 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_PM                 RTC\_ALRMBR\_PM\_Msk                        }}
\DoxyCodeLine{4955 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT\_Pos             (20U)                                    }}
\DoxyCodeLine{4956 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT\_Msk             (0x3UL << RTC\_ALRMBR\_HT\_Pos)              }}
\DoxyCodeLine{4957 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT                 RTC\_ALRMBR\_HT\_Msk                        }}
\DoxyCodeLine{4958 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT\_0               (0x1UL << RTC\_ALRMBR\_HT\_Pos)              }}
\DoxyCodeLine{4959 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT\_1               (0x2UL << RTC\_ALRMBR\_HT\_Pos)              }}
\DoxyCodeLine{4960 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_Pos             (16U)                                    }}
\DoxyCodeLine{4961 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_Msk             (0xFUL << RTC\_ALRMBR\_HU\_Pos)              }}
\DoxyCodeLine{4962 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU                 RTC\_ALRMBR\_HU\_Msk                        }}
\DoxyCodeLine{4963 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_0               (0x1UL << RTC\_ALRMBR\_HU\_Pos)              }}
\DoxyCodeLine{4964 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_1               (0x2UL << RTC\_ALRMBR\_HU\_Pos)              }}
\DoxyCodeLine{4965 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_2               (0x4UL << RTC\_ALRMBR\_HU\_Pos)              }}
\DoxyCodeLine{4966 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_3               (0x8UL << RTC\_ALRMBR\_HU\_Pos)              }}
\DoxyCodeLine{4967 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK2\_Pos           (15U)                                    }}
\DoxyCodeLine{4968 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK2\_Msk           (0x1UL << RTC\_ALRMBR\_MSK2\_Pos)            }}
\DoxyCodeLine{4969 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK2               RTC\_ALRMBR\_MSK2\_Msk                      }}
\DoxyCodeLine{4970 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_Pos            (12U)                                    }}
\DoxyCodeLine{4971 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_Msk            (0x7UL << RTC\_ALRMBR\_MNT\_Pos)             }}
\DoxyCodeLine{4972 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT                RTC\_ALRMBR\_MNT\_Msk                       }}
\DoxyCodeLine{4973 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_0              (0x1UL << RTC\_ALRMBR\_MNT\_Pos)             }}
\DoxyCodeLine{4974 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_1              (0x2UL << RTC\_ALRMBR\_MNT\_Pos)             }}
\DoxyCodeLine{4975 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_2              (0x4UL << RTC\_ALRMBR\_MNT\_Pos)             }}
\DoxyCodeLine{4976 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_Pos            (8U)                                     }}
\DoxyCodeLine{4977 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_Msk            (0xFUL << RTC\_ALRMBR\_MNU\_Pos)             }}
\DoxyCodeLine{4978 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU                RTC\_ALRMBR\_MNU\_Msk                       }}
\DoxyCodeLine{4979 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_0              (0x1UL << RTC\_ALRMBR\_MNU\_Pos)             }}
\DoxyCodeLine{4980 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_1              (0x2UL << RTC\_ALRMBR\_MNU\_Pos)             }}
\DoxyCodeLine{4981 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_2              (0x4UL << RTC\_ALRMBR\_MNU\_Pos)             }}
\DoxyCodeLine{4982 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_3              (0x8UL << RTC\_ALRMBR\_MNU\_Pos)             }}
\DoxyCodeLine{4983 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK1\_Pos           (7U)                                     }}
\DoxyCodeLine{4984 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK1\_Msk           (0x1UL << RTC\_ALRMBR\_MSK1\_Pos)            }}
\DoxyCodeLine{4985 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK1               RTC\_ALRMBR\_MSK1\_Msk                      }}
\DoxyCodeLine{4986 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_Pos             (4U)                                     }}
\DoxyCodeLine{4987 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_Msk             (0x7UL << RTC\_ALRMBR\_ST\_Pos)              }}
\DoxyCodeLine{4988 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST                 RTC\_ALRMBR\_ST\_Msk                        }}
\DoxyCodeLine{4989 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_0               (0x1UL << RTC\_ALRMBR\_ST\_Pos)              }}
\DoxyCodeLine{4990 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_1               (0x2UL << RTC\_ALRMBR\_ST\_Pos)              }}
\DoxyCodeLine{4991 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_2               (0x4UL << RTC\_ALRMBR\_ST\_Pos)              }}
\DoxyCodeLine{4992 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_Pos             (0U)                                     }}
\DoxyCodeLine{4993 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_Msk             (0xFUL << RTC\_ALRMBR\_SU\_Pos)              }}
\DoxyCodeLine{4994 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU                 RTC\_ALRMBR\_SU\_Msk                        }}
\DoxyCodeLine{4995 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_0               (0x1UL << RTC\_ALRMBR\_SU\_Pos)              }}
\DoxyCodeLine{4996 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_1               (0x2UL << RTC\_ALRMBR\_SU\_Pos)              }}
\DoxyCodeLine{4997 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_2               (0x4UL << RTC\_ALRMBR\_SU\_Pos)              }}
\DoxyCodeLine{4998 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_3               (0x8UL << RTC\_ALRMBR\_SU\_Pos)              }}
\DoxyCodeLine{5000 \textcolor{comment}{/********************  Bits definition for RTC\_WPR register  ******************/}}
\DoxyCodeLine{5001 \textcolor{preprocessor}{\#define RTC\_WPR\_KEY\_Pos               (0U)                                     }}
\DoxyCodeLine{5002 \textcolor{preprocessor}{\#define RTC\_WPR\_KEY\_Msk               (0xFFUL << RTC\_WPR\_KEY\_Pos)               }}
\DoxyCodeLine{5003 \textcolor{preprocessor}{\#define RTC\_WPR\_KEY                   RTC\_WPR\_KEY\_Msk                          }}
\DoxyCodeLine{5004 }
\DoxyCodeLine{5005 \textcolor{comment}{/********************  Bits definition for RTC\_SSR register  ******************/}}
\DoxyCodeLine{5006 \textcolor{preprocessor}{\#define RTC\_SSR\_SS\_Pos                (0U)                                     }}
\DoxyCodeLine{5007 \textcolor{preprocessor}{\#define RTC\_SSR\_SS\_Msk                (0xFFFFUL << RTC\_SSR\_SS\_Pos)              }}
\DoxyCodeLine{5008 \textcolor{preprocessor}{\#define RTC\_SSR\_SS                    RTC\_SSR\_SS\_Msk                           }}
\DoxyCodeLine{5009 }
\DoxyCodeLine{5010 \textcolor{comment}{/********************  Bits definition for RTC\_SHIFTR register  ***************/}}
\DoxyCodeLine{5011 \textcolor{preprocessor}{\#define RTC\_SHIFTR\_SUBFS\_Pos          (0U)                                     }}
\DoxyCodeLine{5012 \textcolor{preprocessor}{\#define RTC\_SHIFTR\_SUBFS\_Msk          (0x7FFFUL << RTC\_SHIFTR\_SUBFS\_Pos)        }}
\DoxyCodeLine{5013 \textcolor{preprocessor}{\#define RTC\_SHIFTR\_SUBFS              RTC\_SHIFTR\_SUBFS\_Msk                     }}
\DoxyCodeLine{5014 \textcolor{preprocessor}{\#define RTC\_SHIFTR\_ADD1S\_Pos          (31U)                                    }}
\DoxyCodeLine{5015 \textcolor{preprocessor}{\#define RTC\_SHIFTR\_ADD1S\_Msk          (0x1UL << RTC\_SHIFTR\_ADD1S\_Pos)           }}
\DoxyCodeLine{5016 \textcolor{preprocessor}{\#define RTC\_SHIFTR\_ADD1S              RTC\_SHIFTR\_ADD1S\_Msk                     }}
\DoxyCodeLine{5017 }
\DoxyCodeLine{5018 \textcolor{comment}{/********************  Bits definition for RTC\_TSTR register  *****************/}}
\DoxyCodeLine{5019 \textcolor{preprocessor}{\#define RTC\_TSTR\_PM\_Pos               (22U)                                    }}
\DoxyCodeLine{5020 \textcolor{preprocessor}{\#define RTC\_TSTR\_PM\_Msk               (0x1UL << RTC\_TSTR\_PM\_Pos)                }}
\DoxyCodeLine{5021 \textcolor{preprocessor}{\#define RTC\_TSTR\_PM                   RTC\_TSTR\_PM\_Msk                          }}
\DoxyCodeLine{5022 \textcolor{preprocessor}{\#define RTC\_TSTR\_HT\_Pos               (20U)                                    }}
\DoxyCodeLine{5023 \textcolor{preprocessor}{\#define RTC\_TSTR\_HT\_Msk               (0x3UL << RTC\_TSTR\_HT\_Pos)                }}
\DoxyCodeLine{5024 \textcolor{preprocessor}{\#define RTC\_TSTR\_HT                   RTC\_TSTR\_HT\_Msk                          }}
\DoxyCodeLine{5025 \textcolor{preprocessor}{\#define RTC\_TSTR\_HT\_0                 (0x1UL << RTC\_TSTR\_HT\_Pos)                }}
\DoxyCodeLine{5026 \textcolor{preprocessor}{\#define RTC\_TSTR\_HT\_1                 (0x2UL << RTC\_TSTR\_HT\_Pos)                }}
\DoxyCodeLine{5027 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_Pos               (16U)                                    }}
\DoxyCodeLine{5028 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_Msk               (0xFUL << RTC\_TSTR\_HU\_Pos)                }}
\DoxyCodeLine{5029 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU                   RTC\_TSTR\_HU\_Msk                          }}
\DoxyCodeLine{5030 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_0                 (0x1UL << RTC\_TSTR\_HU\_Pos)                }}
\DoxyCodeLine{5031 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_1                 (0x2UL << RTC\_TSTR\_HU\_Pos)                }}
\DoxyCodeLine{5032 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_2                 (0x4UL << RTC\_TSTR\_HU\_Pos)                }}
\DoxyCodeLine{5033 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_3                 (0x8UL << RTC\_TSTR\_HU\_Pos)                }}
\DoxyCodeLine{5034 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_Pos              (12U)                                    }}
\DoxyCodeLine{5035 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_Msk              (0x7UL << RTC\_TSTR\_MNT\_Pos)               }}
\DoxyCodeLine{5036 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT                  RTC\_TSTR\_MNT\_Msk                         }}
\DoxyCodeLine{5037 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_0                (0x1UL << RTC\_TSTR\_MNT\_Pos)               }}
\DoxyCodeLine{5038 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_1                (0x2UL << RTC\_TSTR\_MNT\_Pos)               }}
\DoxyCodeLine{5039 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_2                (0x4UL << RTC\_TSTR\_MNT\_Pos)               }}
\DoxyCodeLine{5040 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_Pos              (8U)                                     }}
\DoxyCodeLine{5041 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_Msk              (0xFUL << RTC\_TSTR\_MNU\_Pos)               }}
\DoxyCodeLine{5042 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU                  RTC\_TSTR\_MNU\_Msk                         }}
\DoxyCodeLine{5043 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_0                (0x1UL << RTC\_TSTR\_MNU\_Pos)               }}
\DoxyCodeLine{5044 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_1                (0x2UL << RTC\_TSTR\_MNU\_Pos)               }}
\DoxyCodeLine{5045 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_2                (0x4UL << RTC\_TSTR\_MNU\_Pos)               }}
\DoxyCodeLine{5046 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_3                (0x8UL << RTC\_TSTR\_MNU\_Pos)               }}
\DoxyCodeLine{5047 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_Pos               (4U)                                     }}
\DoxyCodeLine{5048 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_Msk               (0x7UL << RTC\_TSTR\_ST\_Pos)                }}
\DoxyCodeLine{5049 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST                   RTC\_TSTR\_ST\_Msk                          }}
\DoxyCodeLine{5050 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_0                 (0x1UL << RTC\_TSTR\_ST\_Pos)                }}
\DoxyCodeLine{5051 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_1                 (0x2UL << RTC\_TSTR\_ST\_Pos)                }}
\DoxyCodeLine{5052 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_2                 (0x4UL << RTC\_TSTR\_ST\_Pos)                }}
\DoxyCodeLine{5053 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_Pos               (0U)                                     }}
\DoxyCodeLine{5054 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_Msk               (0xFUL << RTC\_TSTR\_SU\_Pos)                }}
\DoxyCodeLine{5055 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU                   RTC\_TSTR\_SU\_Msk                          }}
\DoxyCodeLine{5056 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_0                 (0x1UL << RTC\_TSTR\_SU\_Pos)                }}
\DoxyCodeLine{5057 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_1                 (0x2UL << RTC\_TSTR\_SU\_Pos)                }}
\DoxyCodeLine{5058 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_2                 (0x4UL << RTC\_TSTR\_SU\_Pos)                }}
\DoxyCodeLine{5059 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_3                 (0x8UL << RTC\_TSTR\_SU\_Pos)                }}
\DoxyCodeLine{5061 \textcolor{comment}{/********************  Bits definition for RTC\_TSDR register  *****************/}}
\DoxyCodeLine{5062 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_Pos              (13U)                                    }}
\DoxyCodeLine{5063 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_Msk              (0x7UL << RTC\_TSDR\_WDU\_Pos)               }}
\DoxyCodeLine{5064 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU                  RTC\_TSDR\_WDU\_Msk                         }}
\DoxyCodeLine{5065 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_0                (0x1UL << RTC\_TSDR\_WDU\_Pos)               }}
\DoxyCodeLine{5066 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_1                (0x2UL << RTC\_TSDR\_WDU\_Pos)               }}
\DoxyCodeLine{5067 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_2                (0x4UL << RTC\_TSDR\_WDU\_Pos)               }}
\DoxyCodeLine{5068 \textcolor{preprocessor}{\#define RTC\_TSDR\_MT\_Pos               (12U)                                    }}
\DoxyCodeLine{5069 \textcolor{preprocessor}{\#define RTC\_TSDR\_MT\_Msk               (0x1UL << RTC\_TSDR\_MT\_Pos)                }}
\DoxyCodeLine{5070 \textcolor{preprocessor}{\#define RTC\_TSDR\_MT                   RTC\_TSDR\_MT\_Msk                          }}
\DoxyCodeLine{5071 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_Pos               (8U)                                     }}
\DoxyCodeLine{5072 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_Msk               (0xFUL << RTC\_TSDR\_MU\_Pos)                }}
\DoxyCodeLine{5073 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU                   RTC\_TSDR\_MU\_Msk                          }}
\DoxyCodeLine{5074 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_0                 (0x1UL << RTC\_TSDR\_MU\_Pos)                }}
\DoxyCodeLine{5075 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_1                 (0x2UL << RTC\_TSDR\_MU\_Pos)                }}
\DoxyCodeLine{5076 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_2                 (0x4UL << RTC\_TSDR\_MU\_Pos)                }}
\DoxyCodeLine{5077 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_3                 (0x8UL << RTC\_TSDR\_MU\_Pos)                }}
\DoxyCodeLine{5078 \textcolor{preprocessor}{\#define RTC\_TSDR\_DT\_Pos               (4U)                                     }}
\DoxyCodeLine{5079 \textcolor{preprocessor}{\#define RTC\_TSDR\_DT\_Msk               (0x3UL << RTC\_TSDR\_DT\_Pos)                }}
\DoxyCodeLine{5080 \textcolor{preprocessor}{\#define RTC\_TSDR\_DT                   RTC\_TSDR\_DT\_Msk                          }}
\DoxyCodeLine{5081 \textcolor{preprocessor}{\#define RTC\_TSDR\_DT\_0                 (0x1UL << RTC\_TSDR\_DT\_Pos)                }}
\DoxyCodeLine{5082 \textcolor{preprocessor}{\#define RTC\_TSDR\_DT\_1                 (0x2UL << RTC\_TSDR\_DT\_Pos)                }}
\DoxyCodeLine{5083 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_Pos               (0U)                                     }}
\DoxyCodeLine{5084 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_Msk               (0xFUL << RTC\_TSDR\_DU\_Pos)                }}
\DoxyCodeLine{5085 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU                   RTC\_TSDR\_DU\_Msk                          }}
\DoxyCodeLine{5086 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_0                 (0x1UL << RTC\_TSDR\_DU\_Pos)                }}
\DoxyCodeLine{5087 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_1                 (0x2UL << RTC\_TSDR\_DU\_Pos)                }}
\DoxyCodeLine{5088 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_2                 (0x4UL << RTC\_TSDR\_DU\_Pos)                }}
\DoxyCodeLine{5089 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_3                 (0x8UL << RTC\_TSDR\_DU\_Pos)                }}
\DoxyCodeLine{5091 \textcolor{comment}{/********************  Bits definition for RTC\_TSSSR register  ****************/}}
\DoxyCodeLine{5092 \textcolor{preprocessor}{\#define RTC\_TSSSR\_SS\_Pos              (0U)                                     }}
\DoxyCodeLine{5093 \textcolor{preprocessor}{\#define RTC\_TSSSR\_SS\_Msk              (0xFFFFUL << RTC\_TSSSR\_SS\_Pos)            }}
\DoxyCodeLine{5094 \textcolor{preprocessor}{\#define RTC\_TSSSR\_SS                  RTC\_TSSSR\_SS\_Msk                         }}
\DoxyCodeLine{5095 }
\DoxyCodeLine{5096 \textcolor{comment}{/********************  Bits definition for RTC\_CAL register  *****************/}}
\DoxyCodeLine{5097 \textcolor{preprocessor}{\#define RTC\_CALR\_CALP\_Pos             (15U)                                    }}
\DoxyCodeLine{5098 \textcolor{preprocessor}{\#define RTC\_CALR\_CALP\_Msk             (0x1UL << RTC\_CALR\_CALP\_Pos)              }}
\DoxyCodeLine{5099 \textcolor{preprocessor}{\#define RTC\_CALR\_CALP                 RTC\_CALR\_CALP\_Msk                        }}
\DoxyCodeLine{5100 \textcolor{preprocessor}{\#define RTC\_CALR\_CALW8\_Pos            (14U)                                    }}
\DoxyCodeLine{5101 \textcolor{preprocessor}{\#define RTC\_CALR\_CALW8\_Msk            (0x1UL << RTC\_CALR\_CALW8\_Pos)             }}
\DoxyCodeLine{5102 \textcolor{preprocessor}{\#define RTC\_CALR\_CALW8                RTC\_CALR\_CALW8\_Msk                       }}
\DoxyCodeLine{5103 \textcolor{preprocessor}{\#define RTC\_CALR\_CALW16\_Pos           (13U)                                    }}
\DoxyCodeLine{5104 \textcolor{preprocessor}{\#define RTC\_CALR\_CALW16\_Msk           (0x1UL << RTC\_CALR\_CALW16\_Pos)            }}
\DoxyCodeLine{5105 \textcolor{preprocessor}{\#define RTC\_CALR\_CALW16               RTC\_CALR\_CALW16\_Msk                      }}
\DoxyCodeLine{5106 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_Pos             (0U)                                     }}
\DoxyCodeLine{5107 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_Msk             (0x1FFUL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{5108 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM                 RTC\_CALR\_CALM\_Msk                        }}
\DoxyCodeLine{5109 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_0               (0x001UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{5110 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_1               (0x002UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{5111 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_2               (0x004UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{5112 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_3               (0x008UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{5113 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_4               (0x010UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{5114 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_5               (0x020UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{5115 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_6               (0x040UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{5116 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_7               (0x080UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{5117 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_8               (0x100UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{5119 \textcolor{comment}{/********************  Bits definition for RTC\_TAFCR register  ****************/}}
\DoxyCodeLine{5120 \textcolor{preprocessor}{\#define RTC\_TAFCR\_ALARMOUTTYPE\_Pos    (18U)                                    }}
\DoxyCodeLine{5121 \textcolor{preprocessor}{\#define RTC\_TAFCR\_ALARMOUTTYPE\_Msk    (0x1UL << RTC\_TAFCR\_ALARMOUTTYPE\_Pos)     }}
\DoxyCodeLine{5122 \textcolor{preprocessor}{\#define RTC\_TAFCR\_ALARMOUTTYPE        RTC\_TAFCR\_ALARMOUTTYPE\_Msk               }}
\DoxyCodeLine{5123 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TSINSEL\_Pos         (17U)                                    }}
\DoxyCodeLine{5124 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TSINSEL\_Msk         (0x1UL << RTC\_TAFCR\_TSINSEL\_Pos)          }}
\DoxyCodeLine{5125 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TSINSEL             RTC\_TAFCR\_TSINSEL\_Msk                    }}
\DoxyCodeLine{5126 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP1INSEL\_Pos      (16U)                                    }}
\DoxyCodeLine{5127 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP1INSEL\_Msk      (0x1UL << RTC\_TAFCR\_TAMP1INSEL\_Pos)        }}
\DoxyCodeLine{5128 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP1INSEL          RTC\_TAFCR\_TAMP1INSEL\_Msk                  }}
\DoxyCodeLine{5129 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPPUDIS\_Pos       (15U)                                    }}
\DoxyCodeLine{5130 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPPUDIS\_Msk       (0x1UL << RTC\_TAFCR\_TAMPPUDIS\_Pos)        }}
\DoxyCodeLine{5131 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPPUDIS           RTC\_TAFCR\_TAMPPUDIS\_Msk                  }}
\DoxyCodeLine{5132 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPPRCH\_Pos        (13U)                                    }}
\DoxyCodeLine{5133 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPPRCH\_Msk        (0x3UL << RTC\_TAFCR\_TAMPPRCH\_Pos)         }}
\DoxyCodeLine{5134 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPPRCH            RTC\_TAFCR\_TAMPPRCH\_Msk                   }}
\DoxyCodeLine{5135 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPPRCH\_0          (0x1UL << RTC\_TAFCR\_TAMPPRCH\_Pos)         }}
\DoxyCodeLine{5136 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPPRCH\_1          (0x2UL << RTC\_TAFCR\_TAMPPRCH\_Pos)         }}
\DoxyCodeLine{5137 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFLT\_Pos         (11U)                                    }}
\DoxyCodeLine{5138 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFLT\_Msk         (0x3UL << RTC\_TAFCR\_TAMPFLT\_Pos)          }}
\DoxyCodeLine{5139 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFLT             RTC\_TAFCR\_TAMPFLT\_Msk                    }}
\DoxyCodeLine{5140 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFLT\_0           (0x1UL << RTC\_TAFCR\_TAMPFLT\_Pos)          }}
\DoxyCodeLine{5141 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFLT\_1           (0x2UL << RTC\_TAFCR\_TAMPFLT\_Pos)          }}
\DoxyCodeLine{5142 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFREQ\_Pos        (8U)                                     }}
\DoxyCodeLine{5143 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFREQ\_Msk        (0x7UL << RTC\_TAFCR\_TAMPFREQ\_Pos)         }}
\DoxyCodeLine{5144 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFREQ            RTC\_TAFCR\_TAMPFREQ\_Msk                   }}
\DoxyCodeLine{5145 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFREQ\_0          (0x1UL << RTC\_TAFCR\_TAMPFREQ\_Pos)         }}
\DoxyCodeLine{5146 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFREQ\_1          (0x2UL << RTC\_TAFCR\_TAMPFREQ\_Pos)         }}
\DoxyCodeLine{5147 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFREQ\_2          (0x4UL << RTC\_TAFCR\_TAMPFREQ\_Pos)         }}
\DoxyCodeLine{5148 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPTS\_Pos          (7U)                                     }}
\DoxyCodeLine{5149 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPTS\_Msk          (0x1UL << RTC\_TAFCR\_TAMPTS\_Pos)           }}
\DoxyCodeLine{5150 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPTS              RTC\_TAFCR\_TAMPTS\_Msk                     }}
\DoxyCodeLine{5151 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP2TRG\_Pos        (4U)                                     }}
\DoxyCodeLine{5152 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP2TRG\_Msk        (0x1UL << RTC\_TAFCR\_TAMP2TRG\_Pos)         }}
\DoxyCodeLine{5153 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP2TRG            RTC\_TAFCR\_TAMP2TRG\_Msk                   }}
\DoxyCodeLine{5154 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP2E\_Pos          (3U)                                     }}
\DoxyCodeLine{5155 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP2E\_Msk          (0x1UL << RTC\_TAFCR\_TAMP2E\_Pos)           }}
\DoxyCodeLine{5156 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP2E              RTC\_TAFCR\_TAMP2E\_Msk                     }}
\DoxyCodeLine{5157 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPIE\_Pos          (2U)                                     }}
\DoxyCodeLine{5158 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPIE\_Msk          (0x1UL << RTC\_TAFCR\_TAMPIE\_Pos)           }}
\DoxyCodeLine{5159 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPIE              RTC\_TAFCR\_TAMPIE\_Msk                     }}
\DoxyCodeLine{5160 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP1TRG\_Pos        (1U)                                     }}
\DoxyCodeLine{5161 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP1TRG\_Msk        (0x1UL << RTC\_TAFCR\_TAMP1TRG\_Pos)         }}
\DoxyCodeLine{5162 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP1TRG            RTC\_TAFCR\_TAMP1TRG\_Msk                   }}
\DoxyCodeLine{5163 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP1E\_Pos          (0U)                                     }}
\DoxyCodeLine{5164 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP1E\_Msk          (0x1UL << RTC\_TAFCR\_TAMP1E\_Pos)           }}
\DoxyCodeLine{5165 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP1E              RTC\_TAFCR\_TAMP1E\_Msk                     }}
\DoxyCodeLine{5166 }
\DoxyCodeLine{5167 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{5168 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPINSEL           RTC\_TAFCR\_TAMP1INSEL}}
\DoxyCodeLine{5169 }
\DoxyCodeLine{5170 \textcolor{comment}{/********************  Bits definition for RTC\_ALRMASSR register  *************/}}
\DoxyCodeLine{5171 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_Pos       (24U)                                    }}
\DoxyCodeLine{5172 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_Msk       (0xFUL << RTC\_ALRMASSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{5173 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS           RTC\_ALRMASSR\_MASKSS\_Msk                  }}
\DoxyCodeLine{5174 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_0         (0x1UL << RTC\_ALRMASSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{5175 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_1         (0x2UL << RTC\_ALRMASSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{5176 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_2         (0x4UL << RTC\_ALRMASSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{5177 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_3         (0x8UL << RTC\_ALRMASSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{5178 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_SS\_Pos           (0U)                                     }}
\DoxyCodeLine{5179 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_SS\_Msk           (0x7FFFUL << RTC\_ALRMASSR\_SS\_Pos)         }}
\DoxyCodeLine{5180 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_SS               RTC\_ALRMASSR\_SS\_Msk                      }}
\DoxyCodeLine{5181 }
\DoxyCodeLine{5182 \textcolor{comment}{/********************  Bits definition for RTC\_ALRMBSSR register  *************/}}
\DoxyCodeLine{5183 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_Pos       (24U)                                    }}
\DoxyCodeLine{5184 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_Msk       (0xFUL << RTC\_ALRMBSSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{5185 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS           RTC\_ALRMBSSR\_MASKSS\_Msk                  }}
\DoxyCodeLine{5186 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_0         (0x1UL << RTC\_ALRMBSSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{5187 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_1         (0x2UL << RTC\_ALRMBSSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{5188 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_2         (0x4UL << RTC\_ALRMBSSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{5189 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_3         (0x8UL << RTC\_ALRMBSSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{5190 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_SS\_Pos           (0U)                                     }}
\DoxyCodeLine{5191 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_SS\_Msk           (0x7FFFUL << RTC\_ALRMBSSR\_SS\_Pos)         }}
\DoxyCodeLine{5192 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_SS               RTC\_ALRMBSSR\_SS\_Msk                      }}
\DoxyCodeLine{5193 }
\DoxyCodeLine{5194 \textcolor{comment}{/********************  Bits definition for RTC\_BKP0R register  ****************/}}
\DoxyCodeLine{5195 \textcolor{preprocessor}{\#define RTC\_BKP0R\_Pos                 (0U)                                     }}
\DoxyCodeLine{5196 \textcolor{preprocessor}{\#define RTC\_BKP0R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP0R\_Pos)           }}
\DoxyCodeLine{5197 \textcolor{preprocessor}{\#define RTC\_BKP0R                     RTC\_BKP0R\_Msk                            }}
\DoxyCodeLine{5198 }
\DoxyCodeLine{5199 \textcolor{comment}{/********************  Bits definition for RTC\_BKP1R register  ****************/}}
\DoxyCodeLine{5200 \textcolor{preprocessor}{\#define RTC\_BKP1R\_Pos                 (0U)                                     }}
\DoxyCodeLine{5201 \textcolor{preprocessor}{\#define RTC\_BKP1R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP1R\_Pos)           }}
\DoxyCodeLine{5202 \textcolor{preprocessor}{\#define RTC\_BKP1R                     RTC\_BKP1R\_Msk                            }}
\DoxyCodeLine{5203 }
\DoxyCodeLine{5204 \textcolor{comment}{/********************  Bits definition for RTC\_BKP2R register  ****************/}}
\DoxyCodeLine{5205 \textcolor{preprocessor}{\#define RTC\_BKP2R\_Pos                 (0U)                                     }}
\DoxyCodeLine{5206 \textcolor{preprocessor}{\#define RTC\_BKP2R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP2R\_Pos)           }}
\DoxyCodeLine{5207 \textcolor{preprocessor}{\#define RTC\_BKP2R                     RTC\_BKP2R\_Msk                            }}
\DoxyCodeLine{5208 }
\DoxyCodeLine{5209 \textcolor{comment}{/********************  Bits definition for RTC\_BKP3R register  ****************/}}
\DoxyCodeLine{5210 \textcolor{preprocessor}{\#define RTC\_BKP3R\_Pos                 (0U)                                     }}
\DoxyCodeLine{5211 \textcolor{preprocessor}{\#define RTC\_BKP3R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP3R\_Pos)           }}
\DoxyCodeLine{5212 \textcolor{preprocessor}{\#define RTC\_BKP3R                     RTC\_BKP3R\_Msk                            }}
\DoxyCodeLine{5213 }
\DoxyCodeLine{5214 \textcolor{comment}{/********************  Bits definition for RTC\_BKP4R register  ****************/}}
\DoxyCodeLine{5215 \textcolor{preprocessor}{\#define RTC\_BKP4R\_Pos                 (0U)                                     }}
\DoxyCodeLine{5216 \textcolor{preprocessor}{\#define RTC\_BKP4R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP4R\_Pos)           }}
\DoxyCodeLine{5217 \textcolor{preprocessor}{\#define RTC\_BKP4R                     RTC\_BKP4R\_Msk                            }}
\DoxyCodeLine{5218 }
\DoxyCodeLine{5219 \textcolor{comment}{/********************  Bits definition for RTC\_BKP5R register  ****************/}}
\DoxyCodeLine{5220 \textcolor{preprocessor}{\#define RTC\_BKP5R\_Pos                 (0U)                                     }}
\DoxyCodeLine{5221 \textcolor{preprocessor}{\#define RTC\_BKP5R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP5R\_Pos)           }}
\DoxyCodeLine{5222 \textcolor{preprocessor}{\#define RTC\_BKP5R                     RTC\_BKP5R\_Msk                            }}
\DoxyCodeLine{5223 }
\DoxyCodeLine{5224 \textcolor{comment}{/********************  Bits definition for RTC\_BKP6R register  ****************/}}
\DoxyCodeLine{5225 \textcolor{preprocessor}{\#define RTC\_BKP6R\_Pos                 (0U)                                     }}
\DoxyCodeLine{5226 \textcolor{preprocessor}{\#define RTC\_BKP6R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP6R\_Pos)           }}
\DoxyCodeLine{5227 \textcolor{preprocessor}{\#define RTC\_BKP6R                     RTC\_BKP6R\_Msk                            }}
\DoxyCodeLine{5228 }
\DoxyCodeLine{5229 \textcolor{comment}{/********************  Bits definition for RTC\_BKP7R register  ****************/}}
\DoxyCodeLine{5230 \textcolor{preprocessor}{\#define RTC\_BKP7R\_Pos                 (0U)                                     }}
\DoxyCodeLine{5231 \textcolor{preprocessor}{\#define RTC\_BKP7R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP7R\_Pos)           }}
\DoxyCodeLine{5232 \textcolor{preprocessor}{\#define RTC\_BKP7R                     RTC\_BKP7R\_Msk                            }}
\DoxyCodeLine{5233 }
\DoxyCodeLine{5234 \textcolor{comment}{/********************  Bits definition for RTC\_BKP8R register  ****************/}}
\DoxyCodeLine{5235 \textcolor{preprocessor}{\#define RTC\_BKP8R\_Pos                 (0U)                                     }}
\DoxyCodeLine{5236 \textcolor{preprocessor}{\#define RTC\_BKP8R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP8R\_Pos)           }}
\DoxyCodeLine{5237 \textcolor{preprocessor}{\#define RTC\_BKP8R                     RTC\_BKP8R\_Msk                            }}
\DoxyCodeLine{5238 }
\DoxyCodeLine{5239 \textcolor{comment}{/********************  Bits definition for RTC\_BKP9R register  ****************/}}
\DoxyCodeLine{5240 \textcolor{preprocessor}{\#define RTC\_BKP9R\_Pos                 (0U)                                     }}
\DoxyCodeLine{5241 \textcolor{preprocessor}{\#define RTC\_BKP9R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP9R\_Pos)           }}
\DoxyCodeLine{5242 \textcolor{preprocessor}{\#define RTC\_BKP9R                     RTC\_BKP9R\_Msk                            }}
\DoxyCodeLine{5243 }
\DoxyCodeLine{5244 \textcolor{comment}{/********************  Bits definition for RTC\_BKP10R register  ***************/}}
\DoxyCodeLine{5245 \textcolor{preprocessor}{\#define RTC\_BKP10R\_Pos                (0U)                                     }}
\DoxyCodeLine{5246 \textcolor{preprocessor}{\#define RTC\_BKP10R\_Msk                (0xFFFFFFFFUL << RTC\_BKP10R\_Pos)          }}
\DoxyCodeLine{5247 \textcolor{preprocessor}{\#define RTC\_BKP10R                    RTC\_BKP10R\_Msk                           }}
\DoxyCodeLine{5248 }
\DoxyCodeLine{5249 \textcolor{comment}{/********************  Bits definition for RTC\_BKP11R register  ***************/}}
\DoxyCodeLine{5250 \textcolor{preprocessor}{\#define RTC\_BKP11R\_Pos                (0U)                                     }}
\DoxyCodeLine{5251 \textcolor{preprocessor}{\#define RTC\_BKP11R\_Msk                (0xFFFFFFFFUL << RTC\_BKP11R\_Pos)          }}
\DoxyCodeLine{5252 \textcolor{preprocessor}{\#define RTC\_BKP11R                    RTC\_BKP11R\_Msk                           }}
\DoxyCodeLine{5253 }
\DoxyCodeLine{5254 \textcolor{comment}{/********************  Bits definition for RTC\_BKP12R register  ***************/}}
\DoxyCodeLine{5255 \textcolor{preprocessor}{\#define RTC\_BKP12R\_Pos                (0U)                                     }}
\DoxyCodeLine{5256 \textcolor{preprocessor}{\#define RTC\_BKP12R\_Msk                (0xFFFFFFFFUL << RTC\_BKP12R\_Pos)          }}
\DoxyCodeLine{5257 \textcolor{preprocessor}{\#define RTC\_BKP12R                    RTC\_BKP12R\_Msk                           }}
\DoxyCodeLine{5258 }
\DoxyCodeLine{5259 \textcolor{comment}{/********************  Bits definition for RTC\_BKP13R register  ***************/}}
\DoxyCodeLine{5260 \textcolor{preprocessor}{\#define RTC\_BKP13R\_Pos                (0U)                                     }}
\DoxyCodeLine{5261 \textcolor{preprocessor}{\#define RTC\_BKP13R\_Msk                (0xFFFFFFFFUL << RTC\_BKP13R\_Pos)          }}
\DoxyCodeLine{5262 \textcolor{preprocessor}{\#define RTC\_BKP13R                    RTC\_BKP13R\_Msk                           }}
\DoxyCodeLine{5263 }
\DoxyCodeLine{5264 \textcolor{comment}{/********************  Bits definition for RTC\_BKP14R register  ***************/}}
\DoxyCodeLine{5265 \textcolor{preprocessor}{\#define RTC\_BKP14R\_Pos                (0U)                                     }}
\DoxyCodeLine{5266 \textcolor{preprocessor}{\#define RTC\_BKP14R\_Msk                (0xFFFFFFFFUL << RTC\_BKP14R\_Pos)          }}
\DoxyCodeLine{5267 \textcolor{preprocessor}{\#define RTC\_BKP14R                    RTC\_BKP14R\_Msk                           }}
\DoxyCodeLine{5268 }
\DoxyCodeLine{5269 \textcolor{comment}{/********************  Bits definition for RTC\_BKP15R register  ***************/}}
\DoxyCodeLine{5270 \textcolor{preprocessor}{\#define RTC\_BKP15R\_Pos                (0U)                                     }}
\DoxyCodeLine{5271 \textcolor{preprocessor}{\#define RTC\_BKP15R\_Msk                (0xFFFFFFFFUL << RTC\_BKP15R\_Pos)          }}
\DoxyCodeLine{5272 \textcolor{preprocessor}{\#define RTC\_BKP15R                    RTC\_BKP15R\_Msk                           }}
\DoxyCodeLine{5273 }
\DoxyCodeLine{5274 \textcolor{comment}{/********************  Bits definition for RTC\_BKP16R register  ***************/}}
\DoxyCodeLine{5275 \textcolor{preprocessor}{\#define RTC\_BKP16R\_Pos                (0U)                                     }}
\DoxyCodeLine{5276 \textcolor{preprocessor}{\#define RTC\_BKP16R\_Msk                (0xFFFFFFFFUL << RTC\_BKP16R\_Pos)          }}
\DoxyCodeLine{5277 \textcolor{preprocessor}{\#define RTC\_BKP16R                    RTC\_BKP16R\_Msk                           }}
\DoxyCodeLine{5278 }
\DoxyCodeLine{5279 \textcolor{comment}{/********************  Bits definition for RTC\_BKP17R register  ***************/}}
\DoxyCodeLine{5280 \textcolor{preprocessor}{\#define RTC\_BKP17R\_Pos                (0U)                                     }}
\DoxyCodeLine{5281 \textcolor{preprocessor}{\#define RTC\_BKP17R\_Msk                (0xFFFFFFFFUL << RTC\_BKP17R\_Pos)          }}
\DoxyCodeLine{5282 \textcolor{preprocessor}{\#define RTC\_BKP17R                    RTC\_BKP17R\_Msk                           }}
\DoxyCodeLine{5283 }
\DoxyCodeLine{5284 \textcolor{comment}{/********************  Bits definition for RTC\_BKP18R register  ***************/}}
\DoxyCodeLine{5285 \textcolor{preprocessor}{\#define RTC\_BKP18R\_Pos                (0U)                                     }}
\DoxyCodeLine{5286 \textcolor{preprocessor}{\#define RTC\_BKP18R\_Msk                (0xFFFFFFFFUL << RTC\_BKP18R\_Pos)          }}
\DoxyCodeLine{5287 \textcolor{preprocessor}{\#define RTC\_BKP18R                    RTC\_BKP18R\_Msk                           }}
\DoxyCodeLine{5288 }
\DoxyCodeLine{5289 \textcolor{comment}{/********************  Bits definition for RTC\_BKP19R register  ***************/}}
\DoxyCodeLine{5290 \textcolor{preprocessor}{\#define RTC\_BKP19R\_Pos                (0U)                                     }}
\DoxyCodeLine{5291 \textcolor{preprocessor}{\#define RTC\_BKP19R\_Msk                (0xFFFFFFFFUL << RTC\_BKP19R\_Pos)          }}
\DoxyCodeLine{5292 \textcolor{preprocessor}{\#define RTC\_BKP19R                    RTC\_BKP19R\_Msk                           }}
\DoxyCodeLine{5293 }
\DoxyCodeLine{5294 \textcolor{comment}{/******************** Number of backup registers ******************************/}}
\DoxyCodeLine{5295 \textcolor{preprocessor}{\#define RTC\_BKP\_NUMBER                       0x000000014U}}
\DoxyCodeLine{5296 }
\DoxyCodeLine{5297 }
\DoxyCodeLine{5298 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{5299 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{5300 \textcolor{comment}{/*                          SD host Interface                                 */}}
\DoxyCodeLine{5301 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{5302 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{5303 \textcolor{comment}{/******************  Bit definition for SDIO\_POWER register  ******************/}}
\DoxyCodeLine{5304 \textcolor{preprocessor}{\#define SDIO\_POWER\_PWRCTRL\_Pos         (0U)                                    }}
\DoxyCodeLine{5305 \textcolor{preprocessor}{\#define SDIO\_POWER\_PWRCTRL\_Msk         (0x3UL << SDIO\_POWER\_PWRCTRL\_Pos)        }}
\DoxyCodeLine{5306 \textcolor{preprocessor}{\#define SDIO\_POWER\_PWRCTRL             SDIO\_POWER\_PWRCTRL\_Msk                  }}
\DoxyCodeLine{5307 \textcolor{preprocessor}{\#define SDIO\_POWER\_PWRCTRL\_0           (0x1UL << SDIO\_POWER\_PWRCTRL\_Pos)        }}
\DoxyCodeLine{5308 \textcolor{preprocessor}{\#define SDIO\_POWER\_PWRCTRL\_1           (0x2UL << SDIO\_POWER\_PWRCTRL\_Pos)        }}
\DoxyCodeLine{5310 \textcolor{comment}{/******************  Bit definition for SDIO\_CLKCR register  ******************/}}
\DoxyCodeLine{5311 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_CLKDIV\_Pos          (0U)                                    }}
\DoxyCodeLine{5312 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_CLKDIV\_Msk          (0xFFUL << SDIO\_CLKCR\_CLKDIV\_Pos)        }}
\DoxyCodeLine{5313 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_CLKDIV              SDIO\_CLKCR\_CLKDIV\_Msk                   }}
\DoxyCodeLine{5314 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_CLKEN\_Pos           (8U)                                    }}
\DoxyCodeLine{5315 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_CLKEN\_Msk           (0x1UL << SDIO\_CLKCR\_CLKEN\_Pos)          }}
\DoxyCodeLine{5316 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_CLKEN               SDIO\_CLKCR\_CLKEN\_Msk                    }}
\DoxyCodeLine{5317 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_PWRSAV\_Pos          (9U)                                    }}
\DoxyCodeLine{5318 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_PWRSAV\_Msk          (0x1UL << SDIO\_CLKCR\_PWRSAV\_Pos)         }}
\DoxyCodeLine{5319 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_PWRSAV              SDIO\_CLKCR\_PWRSAV\_Msk                   }}
\DoxyCodeLine{5320 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_BYPASS\_Pos          (10U)                                   }}
\DoxyCodeLine{5321 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_BYPASS\_Msk          (0x1UL << SDIO\_CLKCR\_BYPASS\_Pos)         }}
\DoxyCodeLine{5322 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_BYPASS              SDIO\_CLKCR\_BYPASS\_Msk                   }}
\DoxyCodeLine{5324 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_WIDBUS\_Pos          (11U)                                   }}
\DoxyCodeLine{5325 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_WIDBUS\_Msk          (0x3UL << SDIO\_CLKCR\_WIDBUS\_Pos)         }}
\DoxyCodeLine{5326 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_WIDBUS              SDIO\_CLKCR\_WIDBUS\_Msk                   }}
\DoxyCodeLine{5327 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_WIDBUS\_0            (0x1UL << SDIO\_CLKCR\_WIDBUS\_Pos)         }}
\DoxyCodeLine{5328 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_WIDBUS\_1            (0x2UL << SDIO\_CLKCR\_WIDBUS\_Pos)         }}
\DoxyCodeLine{5330 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_NEGEDGE\_Pos         (13U)                                   }}
\DoxyCodeLine{5331 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_NEGEDGE\_Msk         (0x1UL << SDIO\_CLKCR\_NEGEDGE\_Pos)        }}
\DoxyCodeLine{5332 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_NEGEDGE             SDIO\_CLKCR\_NEGEDGE\_Msk                  }}
\DoxyCodeLine{5333 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_HWFC\_EN\_Pos         (14U)                                   }}
\DoxyCodeLine{5334 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_HWFC\_EN\_Msk         (0x1UL << SDIO\_CLKCR\_HWFC\_EN\_Pos)        }}
\DoxyCodeLine{5335 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_HWFC\_EN             SDIO\_CLKCR\_HWFC\_EN\_Msk                  }}
\DoxyCodeLine{5337 \textcolor{comment}{/*******************  Bit definition for SDIO\_ARG register  *******************/}}
\DoxyCodeLine{5338 \textcolor{preprocessor}{\#define SDIO\_ARG\_CMDARG\_Pos            (0U)                                    }}
\DoxyCodeLine{5339 \textcolor{preprocessor}{\#define SDIO\_ARG\_CMDARG\_Msk            (0xFFFFFFFFUL << SDIO\_ARG\_CMDARG\_Pos)    }}
\DoxyCodeLine{5340 \textcolor{preprocessor}{\#define SDIO\_ARG\_CMDARG                SDIO\_ARG\_CMDARG\_Msk                     }}
\DoxyCodeLine{5342 \textcolor{comment}{/*******************  Bit definition for SDIO\_CMD register  *******************/}}
\DoxyCodeLine{5343 \textcolor{preprocessor}{\#define SDIO\_CMD\_CMDINDEX\_Pos          (0U)                                    }}
\DoxyCodeLine{5344 \textcolor{preprocessor}{\#define SDIO\_CMD\_CMDINDEX\_Msk          (0x3FUL << SDIO\_CMD\_CMDINDEX\_Pos)        }}
\DoxyCodeLine{5345 \textcolor{preprocessor}{\#define SDIO\_CMD\_CMDINDEX              SDIO\_CMD\_CMDINDEX\_Msk                   }}
\DoxyCodeLine{5347 \textcolor{preprocessor}{\#define SDIO\_CMD\_WAITRESP\_Pos          (6U)                                    }}
\DoxyCodeLine{5348 \textcolor{preprocessor}{\#define SDIO\_CMD\_WAITRESP\_Msk          (0x3UL << SDIO\_CMD\_WAITRESP\_Pos)         }}
\DoxyCodeLine{5349 \textcolor{preprocessor}{\#define SDIO\_CMD\_WAITRESP              SDIO\_CMD\_WAITRESP\_Msk                   }}
\DoxyCodeLine{5350 \textcolor{preprocessor}{\#define SDIO\_CMD\_WAITRESP\_0            (0x1UL << SDIO\_CMD\_WAITRESP\_Pos)         }}
\DoxyCodeLine{5351 \textcolor{preprocessor}{\#define SDIO\_CMD\_WAITRESP\_1            (0x2UL << SDIO\_CMD\_WAITRESP\_Pos)         }}
\DoxyCodeLine{5353 \textcolor{preprocessor}{\#define SDIO\_CMD\_WAITINT\_Pos           (8U)                                    }}
\DoxyCodeLine{5354 \textcolor{preprocessor}{\#define SDIO\_CMD\_WAITINT\_Msk           (0x1UL << SDIO\_CMD\_WAITINT\_Pos)          }}
\DoxyCodeLine{5355 \textcolor{preprocessor}{\#define SDIO\_CMD\_WAITINT               SDIO\_CMD\_WAITINT\_Msk                    }}
\DoxyCodeLine{5356 \textcolor{preprocessor}{\#define SDIO\_CMD\_WAITPEND\_Pos          (9U)                                    }}
\DoxyCodeLine{5357 \textcolor{preprocessor}{\#define SDIO\_CMD\_WAITPEND\_Msk          (0x1UL << SDIO\_CMD\_WAITPEND\_Pos)         }}
\DoxyCodeLine{5358 \textcolor{preprocessor}{\#define SDIO\_CMD\_WAITPEND              SDIO\_CMD\_WAITPEND\_Msk                   }}
\DoxyCodeLine{5359 \textcolor{preprocessor}{\#define SDIO\_CMD\_CPSMEN\_Pos            (10U)                                   }}
\DoxyCodeLine{5360 \textcolor{preprocessor}{\#define SDIO\_CMD\_CPSMEN\_Msk            (0x1UL << SDIO\_CMD\_CPSMEN\_Pos)           }}
\DoxyCodeLine{5361 \textcolor{preprocessor}{\#define SDIO\_CMD\_CPSMEN                SDIO\_CMD\_CPSMEN\_Msk                     }}
\DoxyCodeLine{5362 \textcolor{preprocessor}{\#define SDIO\_CMD\_SDIOSUSPEND\_Pos       (11U)                                   }}
\DoxyCodeLine{5363 \textcolor{preprocessor}{\#define SDIO\_CMD\_SDIOSUSPEND\_Msk       (0x1UL << SDIO\_CMD\_SDIOSUSPEND\_Pos)      }}
\DoxyCodeLine{5364 \textcolor{preprocessor}{\#define SDIO\_CMD\_SDIOSUSPEND           SDIO\_CMD\_SDIOSUSPEND\_Msk                }}
\DoxyCodeLine{5365 \textcolor{preprocessor}{\#define SDIO\_CMD\_ENCMDCOMPL\_Pos        (12U)                                   }}
\DoxyCodeLine{5366 \textcolor{preprocessor}{\#define SDIO\_CMD\_ENCMDCOMPL\_Msk        (0x1UL << SDIO\_CMD\_ENCMDCOMPL\_Pos)       }}
\DoxyCodeLine{5367 \textcolor{preprocessor}{\#define SDIO\_CMD\_ENCMDCOMPL            SDIO\_CMD\_ENCMDCOMPL\_Msk                 }}
\DoxyCodeLine{5368 \textcolor{preprocessor}{\#define SDIO\_CMD\_NIEN\_Pos              (13U)                                   }}
\DoxyCodeLine{5369 \textcolor{preprocessor}{\#define SDIO\_CMD\_NIEN\_Msk              (0x1UL << SDIO\_CMD\_NIEN\_Pos)             }}
\DoxyCodeLine{5370 \textcolor{preprocessor}{\#define SDIO\_CMD\_NIEN                  SDIO\_CMD\_NIEN\_Msk                       }}
\DoxyCodeLine{5371 \textcolor{preprocessor}{\#define SDIO\_CMD\_CEATACMD\_Pos          (14U)                                   }}
\DoxyCodeLine{5372 \textcolor{preprocessor}{\#define SDIO\_CMD\_CEATACMD\_Msk          (0x1UL << SDIO\_CMD\_CEATACMD\_Pos)         }}
\DoxyCodeLine{5373 \textcolor{preprocessor}{\#define SDIO\_CMD\_CEATACMD              SDIO\_CMD\_CEATACMD\_Msk                   }}
\DoxyCodeLine{5375 \textcolor{comment}{/*****************  Bit definition for SDIO\_RESPCMD register  *****************/}}
\DoxyCodeLine{5376 \textcolor{preprocessor}{\#define SDIO\_RESPCMD\_RESPCMD\_Pos       (0U)                                    }}
\DoxyCodeLine{5377 \textcolor{preprocessor}{\#define SDIO\_RESPCMD\_RESPCMD\_Msk       (0x3FUL << SDIO\_RESPCMD\_RESPCMD\_Pos)     }}
\DoxyCodeLine{5378 \textcolor{preprocessor}{\#define SDIO\_RESPCMD\_RESPCMD           SDIO\_RESPCMD\_RESPCMD\_Msk                }}
\DoxyCodeLine{5380 \textcolor{comment}{/******************  Bit definition for SDIO\_RESP0 register  ******************/}}
\DoxyCodeLine{5381 \textcolor{preprocessor}{\#define SDIO\_RESP0\_CARDSTATUS0\_Pos     (0U)                                    }}
\DoxyCodeLine{5382 \textcolor{preprocessor}{\#define SDIO\_RESP0\_CARDSTATUS0\_Msk     (0xFFFFFFFFUL << SDIO\_RESP0\_CARDSTATUS0\_Pos) }}
\DoxyCodeLine{5383 \textcolor{preprocessor}{\#define SDIO\_RESP0\_CARDSTATUS0         SDIO\_RESP0\_CARDSTATUS0\_Msk              }}
\DoxyCodeLine{5385 \textcolor{comment}{/******************  Bit definition for SDIO\_RESP1 register  ******************/}}
\DoxyCodeLine{5386 \textcolor{preprocessor}{\#define SDIO\_RESP1\_CARDSTATUS1\_Pos     (0U)                                    }}
\DoxyCodeLine{5387 \textcolor{preprocessor}{\#define SDIO\_RESP1\_CARDSTATUS1\_Msk     (0xFFFFFFFFUL << SDIO\_RESP1\_CARDSTATUS1\_Pos) }}
\DoxyCodeLine{5388 \textcolor{preprocessor}{\#define SDIO\_RESP1\_CARDSTATUS1         SDIO\_RESP1\_CARDSTATUS1\_Msk              }}
\DoxyCodeLine{5390 \textcolor{comment}{/******************  Bit definition for SDIO\_RESP2 register  ******************/}}
\DoxyCodeLine{5391 \textcolor{preprocessor}{\#define SDIO\_RESP2\_CARDSTATUS2\_Pos     (0U)                                    }}
\DoxyCodeLine{5392 \textcolor{preprocessor}{\#define SDIO\_RESP2\_CARDSTATUS2\_Msk     (0xFFFFFFFFUL << SDIO\_RESP2\_CARDSTATUS2\_Pos) }}
\DoxyCodeLine{5393 \textcolor{preprocessor}{\#define SDIO\_RESP2\_CARDSTATUS2         SDIO\_RESP2\_CARDSTATUS2\_Msk              }}
\DoxyCodeLine{5395 \textcolor{comment}{/******************  Bit definition for SDIO\_RESP3 register  ******************/}}
\DoxyCodeLine{5396 \textcolor{preprocessor}{\#define SDIO\_RESP3\_CARDSTATUS3\_Pos     (0U)                                    }}
\DoxyCodeLine{5397 \textcolor{preprocessor}{\#define SDIO\_RESP3\_CARDSTATUS3\_Msk     (0xFFFFFFFFUL << SDIO\_RESP3\_CARDSTATUS3\_Pos) }}
\DoxyCodeLine{5398 \textcolor{preprocessor}{\#define SDIO\_RESP3\_CARDSTATUS3         SDIO\_RESP3\_CARDSTATUS3\_Msk              }}
\DoxyCodeLine{5400 \textcolor{comment}{/******************  Bit definition for SDIO\_RESP4 register  ******************/}}
\DoxyCodeLine{5401 \textcolor{preprocessor}{\#define SDIO\_RESP4\_CARDSTATUS4\_Pos     (0U)                                    }}
\DoxyCodeLine{5402 \textcolor{preprocessor}{\#define SDIO\_RESP4\_CARDSTATUS4\_Msk     (0xFFFFFFFFUL << SDIO\_RESP4\_CARDSTATUS4\_Pos) }}
\DoxyCodeLine{5403 \textcolor{preprocessor}{\#define SDIO\_RESP4\_CARDSTATUS4         SDIO\_RESP4\_CARDSTATUS4\_Msk              }}
\DoxyCodeLine{5405 \textcolor{comment}{/******************  Bit definition for SDIO\_DTIMER register  *****************/}}
\DoxyCodeLine{5406 \textcolor{preprocessor}{\#define SDIO\_DTIMER\_DATATIME\_Pos       (0U)                                    }}
\DoxyCodeLine{5407 \textcolor{preprocessor}{\#define SDIO\_DTIMER\_DATATIME\_Msk       (0xFFFFFFFFUL << SDIO\_DTIMER\_DATATIME\_Pos) }}
\DoxyCodeLine{5408 \textcolor{preprocessor}{\#define SDIO\_DTIMER\_DATATIME           SDIO\_DTIMER\_DATATIME\_Msk                }}
\DoxyCodeLine{5410 \textcolor{comment}{/******************  Bit definition for SDIO\_DLEN register  *******************/}}
\DoxyCodeLine{5411 \textcolor{preprocessor}{\#define SDIO\_DLEN\_DATALENGTH\_Pos       (0U)                                    }}
\DoxyCodeLine{5412 \textcolor{preprocessor}{\#define SDIO\_DLEN\_DATALENGTH\_Msk       (0x1FFFFFFUL << SDIO\_DLEN\_DATALENGTH\_Pos) }}
\DoxyCodeLine{5413 \textcolor{preprocessor}{\#define SDIO\_DLEN\_DATALENGTH           SDIO\_DLEN\_DATALENGTH\_Msk                }}
\DoxyCodeLine{5415 \textcolor{comment}{/******************  Bit definition for SDIO\_DCTRL register  ******************/}}
\DoxyCodeLine{5416 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DTEN\_Pos            (0U)                                    }}
\DoxyCodeLine{5417 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DTEN\_Msk            (0x1UL << SDIO\_DCTRL\_DTEN\_Pos)           }}
\DoxyCodeLine{5418 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DTEN                SDIO\_DCTRL\_DTEN\_Msk                     }}
\DoxyCodeLine{5419 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DTDIR\_Pos           (1U)                                    }}
\DoxyCodeLine{5420 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DTDIR\_Msk           (0x1UL << SDIO\_DCTRL\_DTDIR\_Pos)          }}
\DoxyCodeLine{5421 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DTDIR               SDIO\_DCTRL\_DTDIR\_Msk                    }}
\DoxyCodeLine{5422 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DTMODE\_Pos          (2U)                                    }}
\DoxyCodeLine{5423 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DTMODE\_Msk          (0x1UL << SDIO\_DCTRL\_DTMODE\_Pos)         }}
\DoxyCodeLine{5424 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DTMODE              SDIO\_DCTRL\_DTMODE\_Msk                   }}
\DoxyCodeLine{5425 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DMAEN\_Pos           (3U)                                    }}
\DoxyCodeLine{5426 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DMAEN\_Msk           (0x1UL << SDIO\_DCTRL\_DMAEN\_Pos)          }}
\DoxyCodeLine{5427 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DMAEN               SDIO\_DCTRL\_DMAEN\_Msk                    }}
\DoxyCodeLine{5429 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DBLOCKSIZE\_Pos      (4U)                                    }}
\DoxyCodeLine{5430 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DBLOCKSIZE\_Msk      (0xFUL << SDIO\_DCTRL\_DBLOCKSIZE\_Pos)     }}
\DoxyCodeLine{5431 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DBLOCKSIZE          SDIO\_DCTRL\_DBLOCKSIZE\_Msk               }}
\DoxyCodeLine{5432 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DBLOCKSIZE\_0        (0x1UL << SDIO\_DCTRL\_DBLOCKSIZE\_Pos)     }}
\DoxyCodeLine{5433 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DBLOCKSIZE\_1        (0x2UL << SDIO\_DCTRL\_DBLOCKSIZE\_Pos)     }}
\DoxyCodeLine{5434 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DBLOCKSIZE\_2        (0x4UL << SDIO\_DCTRL\_DBLOCKSIZE\_Pos)     }}
\DoxyCodeLine{5435 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DBLOCKSIZE\_3        (0x8UL << SDIO\_DCTRL\_DBLOCKSIZE\_Pos)     }}
\DoxyCodeLine{5437 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_RWSTART\_Pos         (8U)                                    }}
\DoxyCodeLine{5438 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_RWSTART\_Msk         (0x1UL << SDIO\_DCTRL\_RWSTART\_Pos)        }}
\DoxyCodeLine{5439 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_RWSTART             SDIO\_DCTRL\_RWSTART\_Msk                  }}
\DoxyCodeLine{5440 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_RWSTOP\_Pos          (9U)                                    }}
\DoxyCodeLine{5441 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_RWSTOP\_Msk          (0x1UL << SDIO\_DCTRL\_RWSTOP\_Pos)         }}
\DoxyCodeLine{5442 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_RWSTOP              SDIO\_DCTRL\_RWSTOP\_Msk                   }}
\DoxyCodeLine{5443 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_RWMOD\_Pos           (10U)                                   }}
\DoxyCodeLine{5444 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_RWMOD\_Msk           (0x1UL << SDIO\_DCTRL\_RWMOD\_Pos)          }}
\DoxyCodeLine{5445 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_RWMOD               SDIO\_DCTRL\_RWMOD\_Msk                    }}
\DoxyCodeLine{5446 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_SDIOEN\_Pos          (11U)                                   }}
\DoxyCodeLine{5447 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_SDIOEN\_Msk          (0x1UL << SDIO\_DCTRL\_SDIOEN\_Pos)         }}
\DoxyCodeLine{5448 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_SDIOEN              SDIO\_DCTRL\_SDIOEN\_Msk                   }}
\DoxyCodeLine{5450 \textcolor{comment}{/******************  Bit definition for SDIO\_DCOUNT register  *****************/}}
\DoxyCodeLine{5451 \textcolor{preprocessor}{\#define SDIO\_DCOUNT\_DATACOUNT\_Pos      (0U)                                    }}
\DoxyCodeLine{5452 \textcolor{preprocessor}{\#define SDIO\_DCOUNT\_DATACOUNT\_Msk      (0x1FFFFFFUL << SDIO\_DCOUNT\_DATACOUNT\_Pos) }}
\DoxyCodeLine{5453 \textcolor{preprocessor}{\#define SDIO\_DCOUNT\_DATACOUNT          SDIO\_DCOUNT\_DATACOUNT\_Msk               }}
\DoxyCodeLine{5455 \textcolor{comment}{/******************  Bit definition for SDIO\_STA register  ********************/}}
\DoxyCodeLine{5456 \textcolor{preprocessor}{\#define SDIO\_STA\_CCRCFAIL\_Pos          (0U)                                    }}
\DoxyCodeLine{5457 \textcolor{preprocessor}{\#define SDIO\_STA\_CCRCFAIL\_Msk          (0x1UL << SDIO\_STA\_CCRCFAIL\_Pos)         }}
\DoxyCodeLine{5458 \textcolor{preprocessor}{\#define SDIO\_STA\_CCRCFAIL              SDIO\_STA\_CCRCFAIL\_Msk                   }}
\DoxyCodeLine{5459 \textcolor{preprocessor}{\#define SDIO\_STA\_DCRCFAIL\_Pos          (1U)                                    }}
\DoxyCodeLine{5460 \textcolor{preprocessor}{\#define SDIO\_STA\_DCRCFAIL\_Msk          (0x1UL << SDIO\_STA\_DCRCFAIL\_Pos)         }}
\DoxyCodeLine{5461 \textcolor{preprocessor}{\#define SDIO\_STA\_DCRCFAIL              SDIO\_STA\_DCRCFAIL\_Msk                   }}
\DoxyCodeLine{5462 \textcolor{preprocessor}{\#define SDIO\_STA\_CTIMEOUT\_Pos          (2U)                                    }}
\DoxyCodeLine{5463 \textcolor{preprocessor}{\#define SDIO\_STA\_CTIMEOUT\_Msk          (0x1UL << SDIO\_STA\_CTIMEOUT\_Pos)         }}
\DoxyCodeLine{5464 \textcolor{preprocessor}{\#define SDIO\_STA\_CTIMEOUT              SDIO\_STA\_CTIMEOUT\_Msk                   }}
\DoxyCodeLine{5465 \textcolor{preprocessor}{\#define SDIO\_STA\_DTIMEOUT\_Pos          (3U)                                    }}
\DoxyCodeLine{5466 \textcolor{preprocessor}{\#define SDIO\_STA\_DTIMEOUT\_Msk          (0x1UL << SDIO\_STA\_DTIMEOUT\_Pos)         }}
\DoxyCodeLine{5467 \textcolor{preprocessor}{\#define SDIO\_STA\_DTIMEOUT              SDIO\_STA\_DTIMEOUT\_Msk                   }}
\DoxyCodeLine{5468 \textcolor{preprocessor}{\#define SDIO\_STA\_TXUNDERR\_Pos          (4U)                                    }}
\DoxyCodeLine{5469 \textcolor{preprocessor}{\#define SDIO\_STA\_TXUNDERR\_Msk          (0x1UL << SDIO\_STA\_TXUNDERR\_Pos)         }}
\DoxyCodeLine{5470 \textcolor{preprocessor}{\#define SDIO\_STA\_TXUNDERR              SDIO\_STA\_TXUNDERR\_Msk                   }}
\DoxyCodeLine{5471 \textcolor{preprocessor}{\#define SDIO\_STA\_RXOVERR\_Pos           (5U)                                    }}
\DoxyCodeLine{5472 \textcolor{preprocessor}{\#define SDIO\_STA\_RXOVERR\_Msk           (0x1UL << SDIO\_STA\_RXOVERR\_Pos)          }}
\DoxyCodeLine{5473 \textcolor{preprocessor}{\#define SDIO\_STA\_RXOVERR               SDIO\_STA\_RXOVERR\_Msk                    }}
\DoxyCodeLine{5474 \textcolor{preprocessor}{\#define SDIO\_STA\_CMDREND\_Pos           (6U)                                    }}
\DoxyCodeLine{5475 \textcolor{preprocessor}{\#define SDIO\_STA\_CMDREND\_Msk           (0x1UL << SDIO\_STA\_CMDREND\_Pos)          }}
\DoxyCodeLine{5476 \textcolor{preprocessor}{\#define SDIO\_STA\_CMDREND               SDIO\_STA\_CMDREND\_Msk                    }}
\DoxyCodeLine{5477 \textcolor{preprocessor}{\#define SDIO\_STA\_CMDSENT\_Pos           (7U)                                    }}
\DoxyCodeLine{5478 \textcolor{preprocessor}{\#define SDIO\_STA\_CMDSENT\_Msk           (0x1UL << SDIO\_STA\_CMDSENT\_Pos)          }}
\DoxyCodeLine{5479 \textcolor{preprocessor}{\#define SDIO\_STA\_CMDSENT               SDIO\_STA\_CMDSENT\_Msk                    }}
\DoxyCodeLine{5480 \textcolor{preprocessor}{\#define SDIO\_STA\_DATAEND\_Pos           (8U)                                    }}
\DoxyCodeLine{5481 \textcolor{preprocessor}{\#define SDIO\_STA\_DATAEND\_Msk           (0x1UL << SDIO\_STA\_DATAEND\_Pos)          }}
\DoxyCodeLine{5482 \textcolor{preprocessor}{\#define SDIO\_STA\_DATAEND               SDIO\_STA\_DATAEND\_Msk                    }}
\DoxyCodeLine{5483 \textcolor{preprocessor}{\#define SDIO\_STA\_STBITERR\_Pos          (9U)                                    }}
\DoxyCodeLine{5484 \textcolor{preprocessor}{\#define SDIO\_STA\_STBITERR\_Msk          (0x1UL << SDIO\_STA\_STBITERR\_Pos)         }}
\DoxyCodeLine{5485 \textcolor{preprocessor}{\#define SDIO\_STA\_STBITERR              SDIO\_STA\_STBITERR\_Msk                   }}
\DoxyCodeLine{5486 \textcolor{preprocessor}{\#define SDIO\_STA\_DBCKEND\_Pos           (10U)                                   }}
\DoxyCodeLine{5487 \textcolor{preprocessor}{\#define SDIO\_STA\_DBCKEND\_Msk           (0x1UL << SDIO\_STA\_DBCKEND\_Pos)          }}
\DoxyCodeLine{5488 \textcolor{preprocessor}{\#define SDIO\_STA\_DBCKEND               SDIO\_STA\_DBCKEND\_Msk                    }}
\DoxyCodeLine{5489 \textcolor{preprocessor}{\#define SDIO\_STA\_CMDACT\_Pos            (11U)                                   }}
\DoxyCodeLine{5490 \textcolor{preprocessor}{\#define SDIO\_STA\_CMDACT\_Msk            (0x1UL << SDIO\_STA\_CMDACT\_Pos)           }}
\DoxyCodeLine{5491 \textcolor{preprocessor}{\#define SDIO\_STA\_CMDACT                SDIO\_STA\_CMDACT\_Msk                     }}
\DoxyCodeLine{5492 \textcolor{preprocessor}{\#define SDIO\_STA\_TXACT\_Pos             (12U)                                   }}
\DoxyCodeLine{5493 \textcolor{preprocessor}{\#define SDIO\_STA\_TXACT\_Msk             (0x1UL << SDIO\_STA\_TXACT\_Pos)            }}
\DoxyCodeLine{5494 \textcolor{preprocessor}{\#define SDIO\_STA\_TXACT                 SDIO\_STA\_TXACT\_Msk                      }}
\DoxyCodeLine{5495 \textcolor{preprocessor}{\#define SDIO\_STA\_RXACT\_Pos             (13U)                                   }}
\DoxyCodeLine{5496 \textcolor{preprocessor}{\#define SDIO\_STA\_RXACT\_Msk             (0x1UL << SDIO\_STA\_RXACT\_Pos)            }}
\DoxyCodeLine{5497 \textcolor{preprocessor}{\#define SDIO\_STA\_RXACT                 SDIO\_STA\_RXACT\_Msk                      }}
\DoxyCodeLine{5498 \textcolor{preprocessor}{\#define SDIO\_STA\_TXFIFOHE\_Pos          (14U)                                   }}
\DoxyCodeLine{5499 \textcolor{preprocessor}{\#define SDIO\_STA\_TXFIFOHE\_Msk          (0x1UL << SDIO\_STA\_TXFIFOHE\_Pos)         }}
\DoxyCodeLine{5500 \textcolor{preprocessor}{\#define SDIO\_STA\_TXFIFOHE              SDIO\_STA\_TXFIFOHE\_Msk                   }}
\DoxyCodeLine{5501 \textcolor{preprocessor}{\#define SDIO\_STA\_RXFIFOHF\_Pos          (15U)                                   }}
\DoxyCodeLine{5502 \textcolor{preprocessor}{\#define SDIO\_STA\_RXFIFOHF\_Msk          (0x1UL << SDIO\_STA\_RXFIFOHF\_Pos)         }}
\DoxyCodeLine{5503 \textcolor{preprocessor}{\#define SDIO\_STA\_RXFIFOHF              SDIO\_STA\_RXFIFOHF\_Msk                   }}
\DoxyCodeLine{5504 \textcolor{preprocessor}{\#define SDIO\_STA\_TXFIFOF\_Pos           (16U)                                   }}
\DoxyCodeLine{5505 \textcolor{preprocessor}{\#define SDIO\_STA\_TXFIFOF\_Msk           (0x1UL << SDIO\_STA\_TXFIFOF\_Pos)          }}
\DoxyCodeLine{5506 \textcolor{preprocessor}{\#define SDIO\_STA\_TXFIFOF               SDIO\_STA\_TXFIFOF\_Msk                    }}
\DoxyCodeLine{5507 \textcolor{preprocessor}{\#define SDIO\_STA\_RXFIFOF\_Pos           (17U)                                   }}
\DoxyCodeLine{5508 \textcolor{preprocessor}{\#define SDIO\_STA\_RXFIFOF\_Msk           (0x1UL << SDIO\_STA\_RXFIFOF\_Pos)          }}
\DoxyCodeLine{5509 \textcolor{preprocessor}{\#define SDIO\_STA\_RXFIFOF               SDIO\_STA\_RXFIFOF\_Msk                    }}
\DoxyCodeLine{5510 \textcolor{preprocessor}{\#define SDIO\_STA\_TXFIFOE\_Pos           (18U)                                   }}
\DoxyCodeLine{5511 \textcolor{preprocessor}{\#define SDIO\_STA\_TXFIFOE\_Msk           (0x1UL << SDIO\_STA\_TXFIFOE\_Pos)          }}
\DoxyCodeLine{5512 \textcolor{preprocessor}{\#define SDIO\_STA\_TXFIFOE               SDIO\_STA\_TXFIFOE\_Msk                    }}
\DoxyCodeLine{5513 \textcolor{preprocessor}{\#define SDIO\_STA\_RXFIFOE\_Pos           (19U)                                   }}
\DoxyCodeLine{5514 \textcolor{preprocessor}{\#define SDIO\_STA\_RXFIFOE\_Msk           (0x1UL << SDIO\_STA\_RXFIFOE\_Pos)          }}
\DoxyCodeLine{5515 \textcolor{preprocessor}{\#define SDIO\_STA\_RXFIFOE               SDIO\_STA\_RXFIFOE\_Msk                    }}
\DoxyCodeLine{5516 \textcolor{preprocessor}{\#define SDIO\_STA\_TXDAVL\_Pos            (20U)                                   }}
\DoxyCodeLine{5517 \textcolor{preprocessor}{\#define SDIO\_STA\_TXDAVL\_Msk            (0x1UL << SDIO\_STA\_TXDAVL\_Pos)           }}
\DoxyCodeLine{5518 \textcolor{preprocessor}{\#define SDIO\_STA\_TXDAVL                SDIO\_STA\_TXDAVL\_Msk                     }}
\DoxyCodeLine{5519 \textcolor{preprocessor}{\#define SDIO\_STA\_RXDAVL\_Pos            (21U)                                   }}
\DoxyCodeLine{5520 \textcolor{preprocessor}{\#define SDIO\_STA\_RXDAVL\_Msk            (0x1UL << SDIO\_STA\_RXDAVL\_Pos)           }}
\DoxyCodeLine{5521 \textcolor{preprocessor}{\#define SDIO\_STA\_RXDAVL                SDIO\_STA\_RXDAVL\_Msk                     }}
\DoxyCodeLine{5522 \textcolor{preprocessor}{\#define SDIO\_STA\_SDIOIT\_Pos            (22U)                                   }}
\DoxyCodeLine{5523 \textcolor{preprocessor}{\#define SDIO\_STA\_SDIOIT\_Msk            (0x1UL << SDIO\_STA\_SDIOIT\_Pos)           }}
\DoxyCodeLine{5524 \textcolor{preprocessor}{\#define SDIO\_STA\_SDIOIT                SDIO\_STA\_SDIOIT\_Msk                     }}
\DoxyCodeLine{5525 \textcolor{preprocessor}{\#define SDIO\_STA\_CEATAEND\_Pos          (23U)                                   }}
\DoxyCodeLine{5526 \textcolor{preprocessor}{\#define SDIO\_STA\_CEATAEND\_Msk          (0x1UL << SDIO\_STA\_CEATAEND\_Pos)         }}
\DoxyCodeLine{5527 \textcolor{preprocessor}{\#define SDIO\_STA\_CEATAEND              SDIO\_STA\_CEATAEND\_Msk                   }}
\DoxyCodeLine{5529 \textcolor{comment}{/*******************  Bit definition for SDIO\_ICR register  *******************/}}
\DoxyCodeLine{5530 \textcolor{preprocessor}{\#define SDIO\_ICR\_CCRCFAILC\_Pos         (0U)                                    }}
\DoxyCodeLine{5531 \textcolor{preprocessor}{\#define SDIO\_ICR\_CCRCFAILC\_Msk         (0x1UL << SDIO\_ICR\_CCRCFAILC\_Pos)        }}
\DoxyCodeLine{5532 \textcolor{preprocessor}{\#define SDIO\_ICR\_CCRCFAILC             SDIO\_ICR\_CCRCFAILC\_Msk                  }}
\DoxyCodeLine{5533 \textcolor{preprocessor}{\#define SDIO\_ICR\_DCRCFAILC\_Pos         (1U)                                    }}
\DoxyCodeLine{5534 \textcolor{preprocessor}{\#define SDIO\_ICR\_DCRCFAILC\_Msk         (0x1UL << SDIO\_ICR\_DCRCFAILC\_Pos)        }}
\DoxyCodeLine{5535 \textcolor{preprocessor}{\#define SDIO\_ICR\_DCRCFAILC             SDIO\_ICR\_DCRCFAILC\_Msk                  }}
\DoxyCodeLine{5536 \textcolor{preprocessor}{\#define SDIO\_ICR\_CTIMEOUTC\_Pos         (2U)                                    }}
\DoxyCodeLine{5537 \textcolor{preprocessor}{\#define SDIO\_ICR\_CTIMEOUTC\_Msk         (0x1UL << SDIO\_ICR\_CTIMEOUTC\_Pos)        }}
\DoxyCodeLine{5538 \textcolor{preprocessor}{\#define SDIO\_ICR\_CTIMEOUTC             SDIO\_ICR\_CTIMEOUTC\_Msk                  }}
\DoxyCodeLine{5539 \textcolor{preprocessor}{\#define SDIO\_ICR\_DTIMEOUTC\_Pos         (3U)                                    }}
\DoxyCodeLine{5540 \textcolor{preprocessor}{\#define SDIO\_ICR\_DTIMEOUTC\_Msk         (0x1UL << SDIO\_ICR\_DTIMEOUTC\_Pos)        }}
\DoxyCodeLine{5541 \textcolor{preprocessor}{\#define SDIO\_ICR\_DTIMEOUTC             SDIO\_ICR\_DTIMEOUTC\_Msk                  }}
\DoxyCodeLine{5542 \textcolor{preprocessor}{\#define SDIO\_ICR\_TXUNDERRC\_Pos         (4U)                                    }}
\DoxyCodeLine{5543 \textcolor{preprocessor}{\#define SDIO\_ICR\_TXUNDERRC\_Msk         (0x1UL << SDIO\_ICR\_TXUNDERRC\_Pos)        }}
\DoxyCodeLine{5544 \textcolor{preprocessor}{\#define SDIO\_ICR\_TXUNDERRC             SDIO\_ICR\_TXUNDERRC\_Msk                  }}
\DoxyCodeLine{5545 \textcolor{preprocessor}{\#define SDIO\_ICR\_RXOVERRC\_Pos          (5U)                                    }}
\DoxyCodeLine{5546 \textcolor{preprocessor}{\#define SDIO\_ICR\_RXOVERRC\_Msk          (0x1UL << SDIO\_ICR\_RXOVERRC\_Pos)         }}
\DoxyCodeLine{5547 \textcolor{preprocessor}{\#define SDIO\_ICR\_RXOVERRC              SDIO\_ICR\_RXOVERRC\_Msk                   }}
\DoxyCodeLine{5548 \textcolor{preprocessor}{\#define SDIO\_ICR\_CMDRENDC\_Pos          (6U)                                    }}
\DoxyCodeLine{5549 \textcolor{preprocessor}{\#define SDIO\_ICR\_CMDRENDC\_Msk          (0x1UL << SDIO\_ICR\_CMDRENDC\_Pos)         }}
\DoxyCodeLine{5550 \textcolor{preprocessor}{\#define SDIO\_ICR\_CMDRENDC              SDIO\_ICR\_CMDRENDC\_Msk                   }}
\DoxyCodeLine{5551 \textcolor{preprocessor}{\#define SDIO\_ICR\_CMDSENTC\_Pos          (7U)                                    }}
\DoxyCodeLine{5552 \textcolor{preprocessor}{\#define SDIO\_ICR\_CMDSENTC\_Msk          (0x1UL << SDIO\_ICR\_CMDSENTC\_Pos)         }}
\DoxyCodeLine{5553 \textcolor{preprocessor}{\#define SDIO\_ICR\_CMDSENTC              SDIO\_ICR\_CMDSENTC\_Msk                   }}
\DoxyCodeLine{5554 \textcolor{preprocessor}{\#define SDIO\_ICR\_DATAENDC\_Pos          (8U)                                    }}
\DoxyCodeLine{5555 \textcolor{preprocessor}{\#define SDIO\_ICR\_DATAENDC\_Msk          (0x1UL << SDIO\_ICR\_DATAENDC\_Pos)         }}
\DoxyCodeLine{5556 \textcolor{preprocessor}{\#define SDIO\_ICR\_DATAENDC              SDIO\_ICR\_DATAENDC\_Msk                   }}
\DoxyCodeLine{5557 \textcolor{preprocessor}{\#define SDIO\_ICR\_STBITERRC\_Pos         (9U)                                    }}
\DoxyCodeLine{5558 \textcolor{preprocessor}{\#define SDIO\_ICR\_STBITERRC\_Msk         (0x1UL << SDIO\_ICR\_STBITERRC\_Pos)        }}
\DoxyCodeLine{5559 \textcolor{preprocessor}{\#define SDIO\_ICR\_STBITERRC             SDIO\_ICR\_STBITERRC\_Msk                  }}
\DoxyCodeLine{5560 \textcolor{preprocessor}{\#define SDIO\_ICR\_DBCKENDC\_Pos          (10U)                                   }}
\DoxyCodeLine{5561 \textcolor{preprocessor}{\#define SDIO\_ICR\_DBCKENDC\_Msk          (0x1UL << SDIO\_ICR\_DBCKENDC\_Pos)         }}
\DoxyCodeLine{5562 \textcolor{preprocessor}{\#define SDIO\_ICR\_DBCKENDC              SDIO\_ICR\_DBCKENDC\_Msk                   }}
\DoxyCodeLine{5563 \textcolor{preprocessor}{\#define SDIO\_ICR\_SDIOITC\_Pos           (22U)                                   }}
\DoxyCodeLine{5564 \textcolor{preprocessor}{\#define SDIO\_ICR\_SDIOITC\_Msk           (0x1UL << SDIO\_ICR\_SDIOITC\_Pos)          }}
\DoxyCodeLine{5565 \textcolor{preprocessor}{\#define SDIO\_ICR\_SDIOITC               SDIO\_ICR\_SDIOITC\_Msk                    }}
\DoxyCodeLine{5566 \textcolor{preprocessor}{\#define SDIO\_ICR\_CEATAENDC\_Pos         (23U)                                   }}
\DoxyCodeLine{5567 \textcolor{preprocessor}{\#define SDIO\_ICR\_CEATAENDC\_Msk         (0x1UL << SDIO\_ICR\_CEATAENDC\_Pos)        }}
\DoxyCodeLine{5568 \textcolor{preprocessor}{\#define SDIO\_ICR\_CEATAENDC             SDIO\_ICR\_CEATAENDC\_Msk                  }}
\DoxyCodeLine{5570 \textcolor{comment}{/******************  Bit definition for SDIO\_MASK register  *******************/}}
\DoxyCodeLine{5571 \textcolor{preprocessor}{\#define SDIO\_MASK\_CCRCFAILIE\_Pos       (0U)                                    }}
\DoxyCodeLine{5572 \textcolor{preprocessor}{\#define SDIO\_MASK\_CCRCFAILIE\_Msk       (0x1UL << SDIO\_MASK\_CCRCFAILIE\_Pos)      }}
\DoxyCodeLine{5573 \textcolor{preprocessor}{\#define SDIO\_MASK\_CCRCFAILIE           SDIO\_MASK\_CCRCFAILIE\_Msk                }}
\DoxyCodeLine{5574 \textcolor{preprocessor}{\#define SDIO\_MASK\_DCRCFAILIE\_Pos       (1U)                                    }}
\DoxyCodeLine{5575 \textcolor{preprocessor}{\#define SDIO\_MASK\_DCRCFAILIE\_Msk       (0x1UL << SDIO\_MASK\_DCRCFAILIE\_Pos)      }}
\DoxyCodeLine{5576 \textcolor{preprocessor}{\#define SDIO\_MASK\_DCRCFAILIE           SDIO\_MASK\_DCRCFAILIE\_Msk                }}
\DoxyCodeLine{5577 \textcolor{preprocessor}{\#define SDIO\_MASK\_CTIMEOUTIE\_Pos       (2U)                                    }}
\DoxyCodeLine{5578 \textcolor{preprocessor}{\#define SDIO\_MASK\_CTIMEOUTIE\_Msk       (0x1UL << SDIO\_MASK\_CTIMEOUTIE\_Pos)      }}
\DoxyCodeLine{5579 \textcolor{preprocessor}{\#define SDIO\_MASK\_CTIMEOUTIE           SDIO\_MASK\_CTIMEOUTIE\_Msk                }}
\DoxyCodeLine{5580 \textcolor{preprocessor}{\#define SDIO\_MASK\_DTIMEOUTIE\_Pos       (3U)                                    }}
\DoxyCodeLine{5581 \textcolor{preprocessor}{\#define SDIO\_MASK\_DTIMEOUTIE\_Msk       (0x1UL << SDIO\_MASK\_DTIMEOUTIE\_Pos)      }}
\DoxyCodeLine{5582 \textcolor{preprocessor}{\#define SDIO\_MASK\_DTIMEOUTIE           SDIO\_MASK\_DTIMEOUTIE\_Msk                }}
\DoxyCodeLine{5583 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXUNDERRIE\_Pos       (4U)                                    }}
\DoxyCodeLine{5584 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXUNDERRIE\_Msk       (0x1UL << SDIO\_MASK\_TXUNDERRIE\_Pos)      }}
\DoxyCodeLine{5585 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXUNDERRIE           SDIO\_MASK\_TXUNDERRIE\_Msk                }}
\DoxyCodeLine{5586 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXOVERRIE\_Pos        (5U)                                    }}
\DoxyCodeLine{5587 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXOVERRIE\_Msk        (0x1UL << SDIO\_MASK\_RXOVERRIE\_Pos)       }}
\DoxyCodeLine{5588 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXOVERRIE            SDIO\_MASK\_RXOVERRIE\_Msk                 }}
\DoxyCodeLine{5589 \textcolor{preprocessor}{\#define SDIO\_MASK\_CMDRENDIE\_Pos        (6U)                                    }}
\DoxyCodeLine{5590 \textcolor{preprocessor}{\#define SDIO\_MASK\_CMDRENDIE\_Msk        (0x1UL << SDIO\_MASK\_CMDRENDIE\_Pos)       }}
\DoxyCodeLine{5591 \textcolor{preprocessor}{\#define SDIO\_MASK\_CMDRENDIE            SDIO\_MASK\_CMDRENDIE\_Msk                 }}
\DoxyCodeLine{5592 \textcolor{preprocessor}{\#define SDIO\_MASK\_CMDSENTIE\_Pos        (7U)                                    }}
\DoxyCodeLine{5593 \textcolor{preprocessor}{\#define SDIO\_MASK\_CMDSENTIE\_Msk        (0x1UL << SDIO\_MASK\_CMDSENTIE\_Pos)       }}
\DoxyCodeLine{5594 \textcolor{preprocessor}{\#define SDIO\_MASK\_CMDSENTIE            SDIO\_MASK\_CMDSENTIE\_Msk                 }}
\DoxyCodeLine{5595 \textcolor{preprocessor}{\#define SDIO\_MASK\_DATAENDIE\_Pos        (8U)                                    }}
\DoxyCodeLine{5596 \textcolor{preprocessor}{\#define SDIO\_MASK\_DATAENDIE\_Msk        (0x1UL << SDIO\_MASK\_DATAENDIE\_Pos)       }}
\DoxyCodeLine{5597 \textcolor{preprocessor}{\#define SDIO\_MASK\_DATAENDIE            SDIO\_MASK\_DATAENDIE\_Msk                 }}
\DoxyCodeLine{5598 \textcolor{preprocessor}{\#define SDIO\_MASK\_STBITERRIE\_Pos       (9U)                                    }}
\DoxyCodeLine{5599 \textcolor{preprocessor}{\#define SDIO\_MASK\_STBITERRIE\_Msk       (0x1UL << SDIO\_MASK\_STBITERRIE\_Pos)      }}
\DoxyCodeLine{5600 \textcolor{preprocessor}{\#define SDIO\_MASK\_STBITERRIE           SDIO\_MASK\_STBITERRIE\_Msk                }}
\DoxyCodeLine{5601 \textcolor{preprocessor}{\#define SDIO\_MASK\_DBCKENDIE\_Pos        (10U)                                   }}
\DoxyCodeLine{5602 \textcolor{preprocessor}{\#define SDIO\_MASK\_DBCKENDIE\_Msk        (0x1UL << SDIO\_MASK\_DBCKENDIE\_Pos)       }}
\DoxyCodeLine{5603 \textcolor{preprocessor}{\#define SDIO\_MASK\_DBCKENDIE            SDIO\_MASK\_DBCKENDIE\_Msk                 }}
\DoxyCodeLine{5604 \textcolor{preprocessor}{\#define SDIO\_MASK\_CMDACTIE\_Pos         (11U)                                   }}
\DoxyCodeLine{5605 \textcolor{preprocessor}{\#define SDIO\_MASK\_CMDACTIE\_Msk         (0x1UL << SDIO\_MASK\_CMDACTIE\_Pos)        }}
\DoxyCodeLine{5606 \textcolor{preprocessor}{\#define SDIO\_MASK\_CMDACTIE             SDIO\_MASK\_CMDACTIE\_Msk                  }}
\DoxyCodeLine{5607 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXACTIE\_Pos          (12U)                                   }}
\DoxyCodeLine{5608 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXACTIE\_Msk          (0x1UL << SDIO\_MASK\_TXACTIE\_Pos)         }}
\DoxyCodeLine{5609 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXACTIE              SDIO\_MASK\_TXACTIE\_Msk                   }}
\DoxyCodeLine{5610 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXACTIE\_Pos          (13U)                                   }}
\DoxyCodeLine{5611 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXACTIE\_Msk          (0x1UL << SDIO\_MASK\_RXACTIE\_Pos)         }}
\DoxyCodeLine{5612 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXACTIE              SDIO\_MASK\_RXACTIE\_Msk                   }}
\DoxyCodeLine{5613 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXFIFOHEIE\_Pos       (14U)                                   }}
\DoxyCodeLine{5614 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXFIFOHEIE\_Msk       (0x1UL << SDIO\_MASK\_TXFIFOHEIE\_Pos)      }}
\DoxyCodeLine{5615 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXFIFOHEIE           SDIO\_MASK\_TXFIFOHEIE\_Msk                }}
\DoxyCodeLine{5616 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXFIFOHFIE\_Pos       (15U)                                   }}
\DoxyCodeLine{5617 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXFIFOHFIE\_Msk       (0x1UL << SDIO\_MASK\_RXFIFOHFIE\_Pos)      }}
\DoxyCodeLine{5618 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXFIFOHFIE           SDIO\_MASK\_RXFIFOHFIE\_Msk                }}
\DoxyCodeLine{5619 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXFIFOFIE\_Pos        (16U)                                   }}
\DoxyCodeLine{5620 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXFIFOFIE\_Msk        (0x1UL << SDIO\_MASK\_TXFIFOFIE\_Pos)       }}
\DoxyCodeLine{5621 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXFIFOFIE            SDIO\_MASK\_TXFIFOFIE\_Msk                 }}
\DoxyCodeLine{5622 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXFIFOFIE\_Pos        (17U)                                   }}
\DoxyCodeLine{5623 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXFIFOFIE\_Msk        (0x1UL << SDIO\_MASK\_RXFIFOFIE\_Pos)       }}
\DoxyCodeLine{5624 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXFIFOFIE            SDIO\_MASK\_RXFIFOFIE\_Msk                 }}
\DoxyCodeLine{5625 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXFIFOEIE\_Pos        (18U)                                   }}
\DoxyCodeLine{5626 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXFIFOEIE\_Msk        (0x1UL << SDIO\_MASK\_TXFIFOEIE\_Pos)       }}
\DoxyCodeLine{5627 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXFIFOEIE            SDIO\_MASK\_TXFIFOEIE\_Msk                 }}
\DoxyCodeLine{5628 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXFIFOEIE\_Pos        (19U)                                   }}
\DoxyCodeLine{5629 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXFIFOEIE\_Msk        (0x1UL << SDIO\_MASK\_RXFIFOEIE\_Pos)       }}
\DoxyCodeLine{5630 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXFIFOEIE            SDIO\_MASK\_RXFIFOEIE\_Msk                 }}
\DoxyCodeLine{5631 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXDAVLIE\_Pos         (20U)                                   }}
\DoxyCodeLine{5632 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXDAVLIE\_Msk         (0x1UL << SDIO\_MASK\_TXDAVLIE\_Pos)        }}
\DoxyCodeLine{5633 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXDAVLIE             SDIO\_MASK\_TXDAVLIE\_Msk                  }}
\DoxyCodeLine{5634 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXDAVLIE\_Pos         (21U)                                   }}
\DoxyCodeLine{5635 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXDAVLIE\_Msk         (0x1UL << SDIO\_MASK\_RXDAVLIE\_Pos)        }}
\DoxyCodeLine{5636 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXDAVLIE             SDIO\_MASK\_RXDAVLIE\_Msk                  }}
\DoxyCodeLine{5637 \textcolor{preprocessor}{\#define SDIO\_MASK\_SDIOITIE\_Pos         (22U)                                   }}
\DoxyCodeLine{5638 \textcolor{preprocessor}{\#define SDIO\_MASK\_SDIOITIE\_Msk         (0x1UL << SDIO\_MASK\_SDIOITIE\_Pos)        }}
\DoxyCodeLine{5639 \textcolor{preprocessor}{\#define SDIO\_MASK\_SDIOITIE             SDIO\_MASK\_SDIOITIE\_Msk                  }}
\DoxyCodeLine{5640 \textcolor{preprocessor}{\#define SDIO\_MASK\_CEATAENDIE\_Pos       (23U)                                   }}
\DoxyCodeLine{5641 \textcolor{preprocessor}{\#define SDIO\_MASK\_CEATAENDIE\_Msk       (0x1UL << SDIO\_MASK\_CEATAENDIE\_Pos)      }}
\DoxyCodeLine{5642 \textcolor{preprocessor}{\#define SDIO\_MASK\_CEATAENDIE           SDIO\_MASK\_CEATAENDIE\_Msk                }}
\DoxyCodeLine{5644 \textcolor{comment}{/*****************  Bit definition for SDIO\_FIFOCNT register  *****************/}}
\DoxyCodeLine{5645 \textcolor{preprocessor}{\#define SDIO\_FIFOCNT\_FIFOCOUNT\_Pos     (0U)                                    }}
\DoxyCodeLine{5646 \textcolor{preprocessor}{\#define SDIO\_FIFOCNT\_FIFOCOUNT\_Msk     (0xFFFFFFUL << SDIO\_FIFOCNT\_FIFOCOUNT\_Pos) }}
\DoxyCodeLine{5647 \textcolor{preprocessor}{\#define SDIO\_FIFOCNT\_FIFOCOUNT         SDIO\_FIFOCNT\_FIFOCOUNT\_Msk              }}
\DoxyCodeLine{5649 \textcolor{comment}{/******************  Bit definition for SDIO\_FIFO register  *******************/}}
\DoxyCodeLine{5650 \textcolor{preprocessor}{\#define SDIO\_FIFO\_FIFODATA\_Pos         (0U)                                    }}
\DoxyCodeLine{5651 \textcolor{preprocessor}{\#define SDIO\_FIFO\_FIFODATA\_Msk         (0xFFFFFFFFUL << SDIO\_FIFO\_FIFODATA\_Pos) }}
\DoxyCodeLine{5652 \textcolor{preprocessor}{\#define SDIO\_FIFO\_FIFODATA             SDIO\_FIFO\_FIFODATA\_Msk                  }}
\DoxyCodeLine{5654 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{5655 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{5656 \textcolor{comment}{/*                        Serial Peripheral Interface                         */}}
\DoxyCodeLine{5657 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{5658 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{5659 \textcolor{preprocessor}{\#define SPI\_I2S\_FULLDUPLEX\_SUPPORT                                             }}
\DoxyCodeLine{5661 \textcolor{comment}{/*******************  Bit definition for SPI\_CR1 register  ********************/}}
\DoxyCodeLine{5662 \textcolor{preprocessor}{\#define SPI\_CR1\_CPHA\_Pos            (0U)                                       }}
\DoxyCodeLine{5663 \textcolor{preprocessor}{\#define SPI\_CR1\_CPHA\_Msk            (0x1UL << SPI\_CR1\_CPHA\_Pos)                 }}
\DoxyCodeLine{5664 \textcolor{preprocessor}{\#define SPI\_CR1\_CPHA                SPI\_CR1\_CPHA\_Msk                           }}
\DoxyCodeLine{5665 \textcolor{preprocessor}{\#define SPI\_CR1\_CPOL\_Pos            (1U)                                       }}
\DoxyCodeLine{5666 \textcolor{preprocessor}{\#define SPI\_CR1\_CPOL\_Msk            (0x1UL << SPI\_CR1\_CPOL\_Pos)                 }}
\DoxyCodeLine{5667 \textcolor{preprocessor}{\#define SPI\_CR1\_CPOL                SPI\_CR1\_CPOL\_Msk                           }}
\DoxyCodeLine{5668 \textcolor{preprocessor}{\#define SPI\_CR1\_MSTR\_Pos            (2U)                                       }}
\DoxyCodeLine{5669 \textcolor{preprocessor}{\#define SPI\_CR1\_MSTR\_Msk            (0x1UL << SPI\_CR1\_MSTR\_Pos)                 }}
\DoxyCodeLine{5670 \textcolor{preprocessor}{\#define SPI\_CR1\_MSTR                SPI\_CR1\_MSTR\_Msk                           }}
\DoxyCodeLine{5672 \textcolor{preprocessor}{\#define SPI\_CR1\_BR\_Pos              (3U)                                       }}
\DoxyCodeLine{5673 \textcolor{preprocessor}{\#define SPI\_CR1\_BR\_Msk              (0x7UL << SPI\_CR1\_BR\_Pos)                   }}
\DoxyCodeLine{5674 \textcolor{preprocessor}{\#define SPI\_CR1\_BR                  SPI\_CR1\_BR\_Msk                             }}
\DoxyCodeLine{5675 \textcolor{preprocessor}{\#define SPI\_CR1\_BR\_0                (0x1UL << SPI\_CR1\_BR\_Pos)                   }}
\DoxyCodeLine{5676 \textcolor{preprocessor}{\#define SPI\_CR1\_BR\_1                (0x2UL << SPI\_CR1\_BR\_Pos)                   }}
\DoxyCodeLine{5677 \textcolor{preprocessor}{\#define SPI\_CR1\_BR\_2                (0x4UL << SPI\_CR1\_BR\_Pos)                   }}
\DoxyCodeLine{5679 \textcolor{preprocessor}{\#define SPI\_CR1\_SPE\_Pos             (6U)                                       }}
\DoxyCodeLine{5680 \textcolor{preprocessor}{\#define SPI\_CR1\_SPE\_Msk             (0x1UL << SPI\_CR1\_SPE\_Pos)                  }}
\DoxyCodeLine{5681 \textcolor{preprocessor}{\#define SPI\_CR1\_SPE                 SPI\_CR1\_SPE\_Msk                            }}
\DoxyCodeLine{5682 \textcolor{preprocessor}{\#define SPI\_CR1\_LSBFIRST\_Pos        (7U)                                       }}
\DoxyCodeLine{5683 \textcolor{preprocessor}{\#define SPI\_CR1\_LSBFIRST\_Msk        (0x1UL << SPI\_CR1\_LSBFIRST\_Pos)             }}
\DoxyCodeLine{5684 \textcolor{preprocessor}{\#define SPI\_CR1\_LSBFIRST            SPI\_CR1\_LSBFIRST\_Msk                       }}
\DoxyCodeLine{5685 \textcolor{preprocessor}{\#define SPI\_CR1\_SSI\_Pos             (8U)                                       }}
\DoxyCodeLine{5686 \textcolor{preprocessor}{\#define SPI\_CR1\_SSI\_Msk             (0x1UL << SPI\_CR1\_SSI\_Pos)                  }}
\DoxyCodeLine{5687 \textcolor{preprocessor}{\#define SPI\_CR1\_SSI                 SPI\_CR1\_SSI\_Msk                            }}
\DoxyCodeLine{5688 \textcolor{preprocessor}{\#define SPI\_CR1\_SSM\_Pos             (9U)                                       }}
\DoxyCodeLine{5689 \textcolor{preprocessor}{\#define SPI\_CR1\_SSM\_Msk             (0x1UL << SPI\_CR1\_SSM\_Pos)                  }}
\DoxyCodeLine{5690 \textcolor{preprocessor}{\#define SPI\_CR1\_SSM                 SPI\_CR1\_SSM\_Msk                            }}
\DoxyCodeLine{5691 \textcolor{preprocessor}{\#define SPI\_CR1\_RXONLY\_Pos          (10U)                                      }}
\DoxyCodeLine{5692 \textcolor{preprocessor}{\#define SPI\_CR1\_RXONLY\_Msk          (0x1UL << SPI\_CR1\_RXONLY\_Pos)               }}
\DoxyCodeLine{5693 \textcolor{preprocessor}{\#define SPI\_CR1\_RXONLY              SPI\_CR1\_RXONLY\_Msk                         }}
\DoxyCodeLine{5694 \textcolor{preprocessor}{\#define SPI\_CR1\_DFF\_Pos             (11U)                                      }}
\DoxyCodeLine{5695 \textcolor{preprocessor}{\#define SPI\_CR1\_DFF\_Msk             (0x1UL << SPI\_CR1\_DFF\_Pos)                  }}
\DoxyCodeLine{5696 \textcolor{preprocessor}{\#define SPI\_CR1\_DFF                 SPI\_CR1\_DFF\_Msk                            }}
\DoxyCodeLine{5697 \textcolor{preprocessor}{\#define SPI\_CR1\_CRCNEXT\_Pos         (12U)                                      }}
\DoxyCodeLine{5698 \textcolor{preprocessor}{\#define SPI\_CR1\_CRCNEXT\_Msk         (0x1UL << SPI\_CR1\_CRCNEXT\_Pos)              }}
\DoxyCodeLine{5699 \textcolor{preprocessor}{\#define SPI\_CR1\_CRCNEXT             SPI\_CR1\_CRCNEXT\_Msk                        }}
\DoxyCodeLine{5700 \textcolor{preprocessor}{\#define SPI\_CR1\_CRCEN\_Pos           (13U)                                      }}
\DoxyCodeLine{5701 \textcolor{preprocessor}{\#define SPI\_CR1\_CRCEN\_Msk           (0x1UL << SPI\_CR1\_CRCEN\_Pos)                }}
\DoxyCodeLine{5702 \textcolor{preprocessor}{\#define SPI\_CR1\_CRCEN               SPI\_CR1\_CRCEN\_Msk                          }}
\DoxyCodeLine{5703 \textcolor{preprocessor}{\#define SPI\_CR1\_BIDIOE\_Pos          (14U)                                      }}
\DoxyCodeLine{5704 \textcolor{preprocessor}{\#define SPI\_CR1\_BIDIOE\_Msk          (0x1UL << SPI\_CR1\_BIDIOE\_Pos)               }}
\DoxyCodeLine{5705 \textcolor{preprocessor}{\#define SPI\_CR1\_BIDIOE              SPI\_CR1\_BIDIOE\_Msk                         }}
\DoxyCodeLine{5706 \textcolor{preprocessor}{\#define SPI\_CR1\_BIDIMODE\_Pos        (15U)                                      }}
\DoxyCodeLine{5707 \textcolor{preprocessor}{\#define SPI\_CR1\_BIDIMODE\_Msk        (0x1UL << SPI\_CR1\_BIDIMODE\_Pos)             }}
\DoxyCodeLine{5708 \textcolor{preprocessor}{\#define SPI\_CR1\_BIDIMODE            SPI\_CR1\_BIDIMODE\_Msk                       }}
\DoxyCodeLine{5710 \textcolor{comment}{/*******************  Bit definition for SPI\_CR2 register  ********************/}}
\DoxyCodeLine{5711 \textcolor{preprocessor}{\#define SPI\_CR2\_RXDMAEN\_Pos         (0U)                                       }}
\DoxyCodeLine{5712 \textcolor{preprocessor}{\#define SPI\_CR2\_RXDMAEN\_Msk         (0x1UL << SPI\_CR2\_RXDMAEN\_Pos)              }}
\DoxyCodeLine{5713 \textcolor{preprocessor}{\#define SPI\_CR2\_RXDMAEN             SPI\_CR2\_RXDMAEN\_Msk                        }}
\DoxyCodeLine{5714 \textcolor{preprocessor}{\#define SPI\_CR2\_TXDMAEN\_Pos         (1U)                                       }}
\DoxyCodeLine{5715 \textcolor{preprocessor}{\#define SPI\_CR2\_TXDMAEN\_Msk         (0x1UL << SPI\_CR2\_TXDMAEN\_Pos)              }}
\DoxyCodeLine{5716 \textcolor{preprocessor}{\#define SPI\_CR2\_TXDMAEN             SPI\_CR2\_TXDMAEN\_Msk                        }}
\DoxyCodeLine{5717 \textcolor{preprocessor}{\#define SPI\_CR2\_SSOE\_Pos            (2U)                                       }}
\DoxyCodeLine{5718 \textcolor{preprocessor}{\#define SPI\_CR2\_SSOE\_Msk            (0x1UL << SPI\_CR2\_SSOE\_Pos)                 }}
\DoxyCodeLine{5719 \textcolor{preprocessor}{\#define SPI\_CR2\_SSOE                SPI\_CR2\_SSOE\_Msk                           }}
\DoxyCodeLine{5720 \textcolor{preprocessor}{\#define SPI\_CR2\_FRF\_Pos             (4U)                                       }}
\DoxyCodeLine{5721 \textcolor{preprocessor}{\#define SPI\_CR2\_FRF\_Msk             (0x1UL << SPI\_CR2\_FRF\_Pos)                  }}
\DoxyCodeLine{5722 \textcolor{preprocessor}{\#define SPI\_CR2\_FRF                 SPI\_CR2\_FRF\_Msk                            }}
\DoxyCodeLine{5723 \textcolor{preprocessor}{\#define SPI\_CR2\_ERRIE\_Pos           (5U)                                       }}
\DoxyCodeLine{5724 \textcolor{preprocessor}{\#define SPI\_CR2\_ERRIE\_Msk           (0x1UL << SPI\_CR2\_ERRIE\_Pos)                }}
\DoxyCodeLine{5725 \textcolor{preprocessor}{\#define SPI\_CR2\_ERRIE               SPI\_CR2\_ERRIE\_Msk                          }}
\DoxyCodeLine{5726 \textcolor{preprocessor}{\#define SPI\_CR2\_RXNEIE\_Pos          (6U)                                       }}
\DoxyCodeLine{5727 \textcolor{preprocessor}{\#define SPI\_CR2\_RXNEIE\_Msk          (0x1UL << SPI\_CR2\_RXNEIE\_Pos)               }}
\DoxyCodeLine{5728 \textcolor{preprocessor}{\#define SPI\_CR2\_RXNEIE              SPI\_CR2\_RXNEIE\_Msk                         }}
\DoxyCodeLine{5729 \textcolor{preprocessor}{\#define SPI\_CR2\_TXEIE\_Pos           (7U)                                       }}
\DoxyCodeLine{5730 \textcolor{preprocessor}{\#define SPI\_CR2\_TXEIE\_Msk           (0x1UL << SPI\_CR2\_TXEIE\_Pos)                }}
\DoxyCodeLine{5731 \textcolor{preprocessor}{\#define SPI\_CR2\_TXEIE               SPI\_CR2\_TXEIE\_Msk                          }}
\DoxyCodeLine{5733 \textcolor{comment}{/********************  Bit definition for SPI\_SR register  ********************/}}
\DoxyCodeLine{5734 \textcolor{preprocessor}{\#define SPI\_SR\_RXNE\_Pos             (0U)                                       }}
\DoxyCodeLine{5735 \textcolor{preprocessor}{\#define SPI\_SR\_RXNE\_Msk             (0x1UL << SPI\_SR\_RXNE\_Pos)                  }}
\DoxyCodeLine{5736 \textcolor{preprocessor}{\#define SPI\_SR\_RXNE                 SPI\_SR\_RXNE\_Msk                            }}
\DoxyCodeLine{5737 \textcolor{preprocessor}{\#define SPI\_SR\_TXE\_Pos              (1U)                                       }}
\DoxyCodeLine{5738 \textcolor{preprocessor}{\#define SPI\_SR\_TXE\_Msk              (0x1UL << SPI\_SR\_TXE\_Pos)                   }}
\DoxyCodeLine{5739 \textcolor{preprocessor}{\#define SPI\_SR\_TXE                  SPI\_SR\_TXE\_Msk                             }}
\DoxyCodeLine{5740 \textcolor{preprocessor}{\#define SPI\_SR\_CHSIDE\_Pos           (2U)                                       }}
\DoxyCodeLine{5741 \textcolor{preprocessor}{\#define SPI\_SR\_CHSIDE\_Msk           (0x1UL << SPI\_SR\_CHSIDE\_Pos)                }}
\DoxyCodeLine{5742 \textcolor{preprocessor}{\#define SPI\_SR\_CHSIDE               SPI\_SR\_CHSIDE\_Msk                          }}
\DoxyCodeLine{5743 \textcolor{preprocessor}{\#define SPI\_SR\_UDR\_Pos              (3U)                                       }}
\DoxyCodeLine{5744 \textcolor{preprocessor}{\#define SPI\_SR\_UDR\_Msk              (0x1UL << SPI\_SR\_UDR\_Pos)                   }}
\DoxyCodeLine{5745 \textcolor{preprocessor}{\#define SPI\_SR\_UDR                  SPI\_SR\_UDR\_Msk                             }}
\DoxyCodeLine{5746 \textcolor{preprocessor}{\#define SPI\_SR\_CRCERR\_Pos           (4U)                                       }}
\DoxyCodeLine{5747 \textcolor{preprocessor}{\#define SPI\_SR\_CRCERR\_Msk           (0x1UL << SPI\_SR\_CRCERR\_Pos)                }}
\DoxyCodeLine{5748 \textcolor{preprocessor}{\#define SPI\_SR\_CRCERR               SPI\_SR\_CRCERR\_Msk                          }}
\DoxyCodeLine{5749 \textcolor{preprocessor}{\#define SPI\_SR\_MODF\_Pos             (5U)                                       }}
\DoxyCodeLine{5750 \textcolor{preprocessor}{\#define SPI\_SR\_MODF\_Msk             (0x1UL << SPI\_SR\_MODF\_Pos)                  }}
\DoxyCodeLine{5751 \textcolor{preprocessor}{\#define SPI\_SR\_MODF                 SPI\_SR\_MODF\_Msk                            }}
\DoxyCodeLine{5752 \textcolor{preprocessor}{\#define SPI\_SR\_OVR\_Pos              (6U)                                       }}
\DoxyCodeLine{5753 \textcolor{preprocessor}{\#define SPI\_SR\_OVR\_Msk              (0x1UL << SPI\_SR\_OVR\_Pos)                   }}
\DoxyCodeLine{5754 \textcolor{preprocessor}{\#define SPI\_SR\_OVR                  SPI\_SR\_OVR\_Msk                             }}
\DoxyCodeLine{5755 \textcolor{preprocessor}{\#define SPI\_SR\_BSY\_Pos              (7U)                                       }}
\DoxyCodeLine{5756 \textcolor{preprocessor}{\#define SPI\_SR\_BSY\_Msk              (0x1UL << SPI\_SR\_BSY\_Pos)                   }}
\DoxyCodeLine{5757 \textcolor{preprocessor}{\#define SPI\_SR\_BSY                  SPI\_SR\_BSY\_Msk                             }}
\DoxyCodeLine{5758 \textcolor{preprocessor}{\#define SPI\_SR\_FRE\_Pos              (8U)                                       }}
\DoxyCodeLine{5759 \textcolor{preprocessor}{\#define SPI\_SR\_FRE\_Msk              (0x1UL << SPI\_SR\_FRE\_Pos)                   }}
\DoxyCodeLine{5760 \textcolor{preprocessor}{\#define SPI\_SR\_FRE                  SPI\_SR\_FRE\_Msk                             }}
\DoxyCodeLine{5762 \textcolor{comment}{/********************  Bit definition for SPI\_DR register  ********************/}}
\DoxyCodeLine{5763 \textcolor{preprocessor}{\#define SPI\_DR\_DR\_Pos               (0U)                                       }}
\DoxyCodeLine{5764 \textcolor{preprocessor}{\#define SPI\_DR\_DR\_Msk               (0xFFFFUL << SPI\_DR\_DR\_Pos)                 }}
\DoxyCodeLine{5765 \textcolor{preprocessor}{\#define SPI\_DR\_DR                   SPI\_DR\_DR\_Msk                              }}
\DoxyCodeLine{5767 \textcolor{comment}{/*******************  Bit definition for SPI\_CRCPR register  ******************/}}
\DoxyCodeLine{5768 \textcolor{preprocessor}{\#define SPI\_CRCPR\_CRCPOLY\_Pos       (0U)                                       }}
\DoxyCodeLine{5769 \textcolor{preprocessor}{\#define SPI\_CRCPR\_CRCPOLY\_Msk       (0xFFFFUL << SPI\_CRCPR\_CRCPOLY\_Pos)         }}
\DoxyCodeLine{5770 \textcolor{preprocessor}{\#define SPI\_CRCPR\_CRCPOLY           SPI\_CRCPR\_CRCPOLY\_Msk                      }}
\DoxyCodeLine{5772 \textcolor{comment}{/******************  Bit definition for SPI\_RXCRCR register  ******************/}}
\DoxyCodeLine{5773 \textcolor{preprocessor}{\#define SPI\_RXCRCR\_RXCRC\_Pos        (0U)                                       }}
\DoxyCodeLine{5774 \textcolor{preprocessor}{\#define SPI\_RXCRCR\_RXCRC\_Msk        (0xFFFFUL << SPI\_RXCRCR\_RXCRC\_Pos)          }}
\DoxyCodeLine{5775 \textcolor{preprocessor}{\#define SPI\_RXCRCR\_RXCRC            SPI\_RXCRCR\_RXCRC\_Msk                       }}
\DoxyCodeLine{5777 \textcolor{comment}{/******************  Bit definition for SPI\_TXCRCR register  ******************/}}
\DoxyCodeLine{5778 \textcolor{preprocessor}{\#define SPI\_TXCRCR\_TXCRC\_Pos        (0U)                                       }}
\DoxyCodeLine{5779 \textcolor{preprocessor}{\#define SPI\_TXCRCR\_TXCRC\_Msk        (0xFFFFUL << SPI\_TXCRCR\_TXCRC\_Pos)          }}
\DoxyCodeLine{5780 \textcolor{preprocessor}{\#define SPI\_TXCRCR\_TXCRC            SPI\_TXCRCR\_TXCRC\_Msk                       }}
\DoxyCodeLine{5782 \textcolor{comment}{/******************  Bit definition for SPI\_I2SCFGR register  *****************/}}
\DoxyCodeLine{5783 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CHLEN\_Pos       (0U)                                       }}
\DoxyCodeLine{5784 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CHLEN\_Msk       (0x1UL << SPI\_I2SCFGR\_CHLEN\_Pos)            }}
\DoxyCodeLine{5785 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CHLEN           SPI\_I2SCFGR\_CHLEN\_Msk                      }}
\DoxyCodeLine{5787 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_DATLEN\_Pos      (1U)                                       }}
\DoxyCodeLine{5788 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_DATLEN\_Msk      (0x3UL << SPI\_I2SCFGR\_DATLEN\_Pos)           }}
\DoxyCodeLine{5789 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_DATLEN          SPI\_I2SCFGR\_DATLEN\_Msk                     }}
\DoxyCodeLine{5790 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_DATLEN\_0        (0x1UL << SPI\_I2SCFGR\_DATLEN\_Pos)           }}
\DoxyCodeLine{5791 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_DATLEN\_1        (0x2UL << SPI\_I2SCFGR\_DATLEN\_Pos)           }}
\DoxyCodeLine{5793 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CKPOL\_Pos       (3U)                                       }}
\DoxyCodeLine{5794 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CKPOL\_Msk       (0x1UL << SPI\_I2SCFGR\_CKPOL\_Pos)            }}
\DoxyCodeLine{5795 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CKPOL           SPI\_I2SCFGR\_CKPOL\_Msk                      }}
\DoxyCodeLine{5797 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SSTD\_Pos      (4U)                                       }}
\DoxyCodeLine{5798 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SSTD\_Msk      (0x3UL << SPI\_I2SCFGR\_I2SSTD\_Pos)           }}
\DoxyCodeLine{5799 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SSTD          SPI\_I2SCFGR\_I2SSTD\_Msk                     }}
\DoxyCodeLine{5800 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SSTD\_0        (0x1UL << SPI\_I2SCFGR\_I2SSTD\_Pos)           }}
\DoxyCodeLine{5801 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SSTD\_1        (0x2UL << SPI\_I2SCFGR\_I2SSTD\_Pos)           }}
\DoxyCodeLine{5803 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_PCMSYNC\_Pos     (7U)                                       }}
\DoxyCodeLine{5804 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_PCMSYNC\_Msk     (0x1UL << SPI\_I2SCFGR\_PCMSYNC\_Pos)          }}
\DoxyCodeLine{5805 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_PCMSYNC         SPI\_I2SCFGR\_PCMSYNC\_Msk                    }}
\DoxyCodeLine{5807 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SCFG\_Pos      (8U)                                       }}
\DoxyCodeLine{5808 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SCFG\_Msk      (0x3UL << SPI\_I2SCFGR\_I2SCFG\_Pos)           }}
\DoxyCodeLine{5809 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SCFG          SPI\_I2SCFGR\_I2SCFG\_Msk                     }}
\DoxyCodeLine{5810 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SCFG\_0        (0x1UL << SPI\_I2SCFGR\_I2SCFG\_Pos)           }}
\DoxyCodeLine{5811 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SCFG\_1        (0x2UL << SPI\_I2SCFGR\_I2SCFG\_Pos)           }}
\DoxyCodeLine{5813 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SE\_Pos        (10U)                                      }}
\DoxyCodeLine{5814 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SE\_Msk        (0x1UL << SPI\_I2SCFGR\_I2SE\_Pos)             }}
\DoxyCodeLine{5815 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SE            SPI\_I2SCFGR\_I2SE\_Msk                       }}
\DoxyCodeLine{5816 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SMOD\_Pos      (11U)                                      }}
\DoxyCodeLine{5817 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SMOD\_Msk      (0x1UL << SPI\_I2SCFGR\_I2SMOD\_Pos)           }}
\DoxyCodeLine{5818 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SMOD          SPI\_I2SCFGR\_I2SMOD\_Msk                     }}
\DoxyCodeLine{5820 \textcolor{comment}{/******************  Bit definition for SPI\_I2SPR register  *******************/}}
\DoxyCodeLine{5821 \textcolor{preprocessor}{\#define SPI\_I2SPR\_I2SDIV\_Pos        (0U)                                       }}
\DoxyCodeLine{5822 \textcolor{preprocessor}{\#define SPI\_I2SPR\_I2SDIV\_Msk        (0xFFUL << SPI\_I2SPR\_I2SDIV\_Pos)            }}
\DoxyCodeLine{5823 \textcolor{preprocessor}{\#define SPI\_I2SPR\_I2SDIV            SPI\_I2SPR\_I2SDIV\_Msk                       }}
\DoxyCodeLine{5824 \textcolor{preprocessor}{\#define SPI\_I2SPR\_ODD\_Pos           (8U)                                       }}
\DoxyCodeLine{5825 \textcolor{preprocessor}{\#define SPI\_I2SPR\_ODD\_Msk           (0x1UL << SPI\_I2SPR\_ODD\_Pos)                }}
\DoxyCodeLine{5826 \textcolor{preprocessor}{\#define SPI\_I2SPR\_ODD               SPI\_I2SPR\_ODD\_Msk                          }}
\DoxyCodeLine{5827 \textcolor{preprocessor}{\#define SPI\_I2SPR\_MCKOE\_Pos         (9U)                                       }}
\DoxyCodeLine{5828 \textcolor{preprocessor}{\#define SPI\_I2SPR\_MCKOE\_Msk         (0x1UL << SPI\_I2SPR\_MCKOE\_Pos)              }}
\DoxyCodeLine{5829 \textcolor{preprocessor}{\#define SPI\_I2SPR\_MCKOE             SPI\_I2SPR\_MCKOE\_Msk                        }}
\DoxyCodeLine{5831 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{5832 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{5833 \textcolor{comment}{/*                                 SYSCFG                                     */}}
\DoxyCodeLine{5834 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{5835 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{5836 \textcolor{comment}{/******************  Bit definition for SYSCFG\_MEMRMP register  ***************/}}
\DoxyCodeLine{5837 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_MODE\_Pos           (0U)                              }}
\DoxyCodeLine{5838 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_MODE\_Msk           (0x3UL << SYSCFG\_MEMRMP\_MEM\_MODE\_Pos) }}
\DoxyCodeLine{5839 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_MODE               SYSCFG\_MEMRMP\_MEM\_MODE\_Msk        }}
\DoxyCodeLine{5840 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_MODE\_0             (0x1UL << SYSCFG\_MEMRMP\_MEM\_MODE\_Pos) }}
\DoxyCodeLine{5841 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_MODE\_1             (0x2UL << SYSCFG\_MEMRMP\_MEM\_MODE\_Pos) }}
\DoxyCodeLine{5842 \textcolor{comment}{/******************  Bit definition for SYSCFG\_PMC register  ******************/}}
\DoxyCodeLine{5843 \textcolor{preprocessor}{\#define SYSCFG\_PMC\_ADC1DC2\_Pos               (16U)                             }}
\DoxyCodeLine{5844 \textcolor{preprocessor}{\#define SYSCFG\_PMC\_ADC1DC2\_Msk               (0x1UL << SYSCFG\_PMC\_ADC1DC2\_Pos)  }}
\DoxyCodeLine{5845 \textcolor{preprocessor}{\#define SYSCFG\_PMC\_ADC1DC2                   SYSCFG\_PMC\_ADC1DC2\_Msk            }}
\DoxyCodeLine{5847 \textcolor{comment}{/*****************  Bit definition for SYSCFG\_EXTICR1 register  ***************/}}
\DoxyCodeLine{5848 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_Pos             (0U)                              }}
\DoxyCodeLine{5849 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_Msk             (0xFUL << SYSCFG\_EXTICR1\_EXTI0\_Pos) }}
\DoxyCodeLine{5850 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0                 SYSCFG\_EXTICR1\_EXTI0\_Msk          }}
\DoxyCodeLine{5851 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_Pos             (4U)                              }}
\DoxyCodeLine{5852 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_Msk             (0xFUL << SYSCFG\_EXTICR1\_EXTI1\_Pos) }}
\DoxyCodeLine{5853 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1                 SYSCFG\_EXTICR1\_EXTI1\_Msk          }}
\DoxyCodeLine{5854 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_Pos             (8U)                              }}
\DoxyCodeLine{5855 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_Msk             (0xFUL << SYSCFG\_EXTICR1\_EXTI2\_Pos) }}
\DoxyCodeLine{5856 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2                 SYSCFG\_EXTICR1\_EXTI2\_Msk          }}
\DoxyCodeLine{5857 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_Pos             (12U)                             }}
\DoxyCodeLine{5858 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_Msk             (0xFUL << SYSCFG\_EXTICR1\_EXTI3\_Pos) }}
\DoxyCodeLine{5859 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3                 SYSCFG\_EXTICR1\_EXTI3\_Msk          }}
\DoxyCodeLine{5863 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PA              0x0000U                           }}
\DoxyCodeLine{5864 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PB              0x0001U                           }}
\DoxyCodeLine{5865 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PC              0x0002U                           }}
\DoxyCodeLine{5866 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PD              0x0003U                           }}
\DoxyCodeLine{5867 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PE              0x0004U                           }}
\DoxyCodeLine{5868 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PH              0x0007U                           }}
\DoxyCodeLine{5873 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PA              0x0000U                           }}
\DoxyCodeLine{5874 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PB              0x0010U                           }}
\DoxyCodeLine{5875 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PC              0x0020U                           }}
\DoxyCodeLine{5876 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PD              0x0030U                           }}
\DoxyCodeLine{5877 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PE              0x0040U                           }}
\DoxyCodeLine{5878 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PH              0x0070U                           }}
\DoxyCodeLine{5883 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PA              0x0000U                           }}
\DoxyCodeLine{5884 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PB              0x0100U                           }}
\DoxyCodeLine{5885 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PC              0x0200U                           }}
\DoxyCodeLine{5886 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PD              0x0300U                           }}
\DoxyCodeLine{5887 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PE              0x0400U                           }}
\DoxyCodeLine{5888 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PH              0x0700U                           }}
\DoxyCodeLine{5893 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PA              0x0000U                           }}
\DoxyCodeLine{5894 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PB              0x1000U                           }}
\DoxyCodeLine{5895 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PC              0x2000U                           }}
\DoxyCodeLine{5896 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PD              0x3000U                           }}
\DoxyCodeLine{5897 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PE              0x4000U                           }}
\DoxyCodeLine{5898 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PH              0x7000U                           }}
\DoxyCodeLine{5900 \textcolor{comment}{/*****************  Bit definition for SYSCFG\_EXTICR2 register  ***************/}}
\DoxyCodeLine{5901 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_Pos             (0U)                              }}
\DoxyCodeLine{5902 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_Msk             (0xFUL << SYSCFG\_EXTICR2\_EXTI4\_Pos) }}
\DoxyCodeLine{5903 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4                 SYSCFG\_EXTICR2\_EXTI4\_Msk          }}
\DoxyCodeLine{5904 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_Pos             (4U)                              }}
\DoxyCodeLine{5905 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_Msk             (0xFUL << SYSCFG\_EXTICR2\_EXTI5\_Pos) }}
\DoxyCodeLine{5906 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5                 SYSCFG\_EXTICR2\_EXTI5\_Msk          }}
\DoxyCodeLine{5907 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_Pos             (8U)                              }}
\DoxyCodeLine{5908 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_Msk             (0xFUL << SYSCFG\_EXTICR2\_EXTI6\_Pos) }}
\DoxyCodeLine{5909 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6                 SYSCFG\_EXTICR2\_EXTI6\_Msk          }}
\DoxyCodeLine{5910 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_Pos             (12U)                             }}
\DoxyCodeLine{5911 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_Msk             (0xFUL << SYSCFG\_EXTICR2\_EXTI7\_Pos) }}
\DoxyCodeLine{5912 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7                 SYSCFG\_EXTICR2\_EXTI7\_Msk          }}
\DoxyCodeLine{5917 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PA              0x0000U                           }}
\DoxyCodeLine{5918 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PB              0x0001U                           }}
\DoxyCodeLine{5919 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PC              0x0002U                           }}
\DoxyCodeLine{5920 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PD              0x0003U                           }}
\DoxyCodeLine{5921 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PE              0x0004U                           }}
\DoxyCodeLine{5922 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PH              0x0007U                           }}
\DoxyCodeLine{5927 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PA              0x0000U                           }}
\DoxyCodeLine{5928 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PB              0x0010U                           }}
\DoxyCodeLine{5929 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PC              0x0020U                           }}
\DoxyCodeLine{5930 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PD              0x0030U                           }}
\DoxyCodeLine{5931 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PE              0x0040U                           }}
\DoxyCodeLine{5932 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PH              0x0070U                           }}
\DoxyCodeLine{5937 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PA              0x0000U                           }}
\DoxyCodeLine{5938 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PB              0x0100U                           }}
\DoxyCodeLine{5939 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PC              0x0200U                           }}
\DoxyCodeLine{5940 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PD              0x0300U                           }}
\DoxyCodeLine{5941 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PE              0x0400U                           }}
\DoxyCodeLine{5942 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PH              0x0700U                           }}
\DoxyCodeLine{5947 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PA              0x0000U                           }}
\DoxyCodeLine{5948 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PB              0x1000U                           }}
\DoxyCodeLine{5949 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PC              0x2000U                           }}
\DoxyCodeLine{5950 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PD              0x3000U                           }}
\DoxyCodeLine{5951 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PE              0x4000U                           }}
\DoxyCodeLine{5952 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PH              0x7000U                           }}
\DoxyCodeLine{5954 \textcolor{comment}{/*****************  Bit definition for SYSCFG\_EXTICR3 register  ***************/}}
\DoxyCodeLine{5955 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_Pos             (0U)                              }}
\DoxyCodeLine{5956 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_Msk             (0xFUL << SYSCFG\_EXTICR3\_EXTI8\_Pos) }}
\DoxyCodeLine{5957 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8                 SYSCFG\_EXTICR3\_EXTI8\_Msk          }}
\DoxyCodeLine{5958 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_Pos             (4U)                              }}
\DoxyCodeLine{5959 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_Msk             (0xFUL << SYSCFG\_EXTICR3\_EXTI9\_Pos) }}
\DoxyCodeLine{5960 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9                 SYSCFG\_EXTICR3\_EXTI9\_Msk          }}
\DoxyCodeLine{5961 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_Pos            (8U)                              }}
\DoxyCodeLine{5962 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_Msk            (0xFUL << SYSCFG\_EXTICR3\_EXTI10\_Pos) }}
\DoxyCodeLine{5963 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10                SYSCFG\_EXTICR3\_EXTI10\_Msk         }}
\DoxyCodeLine{5964 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_Pos            (12U)                             }}
\DoxyCodeLine{5965 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_Msk            (0xFUL << SYSCFG\_EXTICR3\_EXTI11\_Pos) }}
\DoxyCodeLine{5966 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11                SYSCFG\_EXTICR3\_EXTI11\_Msk         }}
\DoxyCodeLine{5971 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PA              0x0000U                           }}
\DoxyCodeLine{5972 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PB              0x0001U                           }}
\DoxyCodeLine{5973 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PC              0x0002U                           }}
\DoxyCodeLine{5974 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PD              0x0003U                           }}
\DoxyCodeLine{5975 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PE              0x0004U                           }}
\DoxyCodeLine{5976 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PH              0x0007U                           }}
\DoxyCodeLine{5981 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PA              0x0000U                           }}
\DoxyCodeLine{5982 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PB              0x0010U                           }}
\DoxyCodeLine{5983 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PC              0x0020U                           }}
\DoxyCodeLine{5984 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PD              0x0030U                           }}
\DoxyCodeLine{5985 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PE              0x0040U                           }}
\DoxyCodeLine{5986 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PH              0x0070U                           }}
\DoxyCodeLine{5991 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PA             0x0000U                           }}
\DoxyCodeLine{5992 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PB             0x0100U                           }}
\DoxyCodeLine{5993 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PC             0x0200U                           }}
\DoxyCodeLine{5994 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PD             0x0300U                           }}
\DoxyCodeLine{5995 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PE             0x0400U                           }}
\DoxyCodeLine{5996 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PH             0x0700U                           }}
\DoxyCodeLine{6001 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PA             0x0000U                           }}
\DoxyCodeLine{6002 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PB             0x1000U                           }}
\DoxyCodeLine{6003 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PC             0x2000U                           }}
\DoxyCodeLine{6004 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PD             0x3000U                           }}
\DoxyCodeLine{6005 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PE             0x4000U                           }}
\DoxyCodeLine{6006 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PH             0x7000U                           }}
\DoxyCodeLine{6008 \textcolor{comment}{/*****************  Bit definition for SYSCFG\_EXTICR4 register  ***************/}}
\DoxyCodeLine{6009 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_Pos            (0U)                              }}
\DoxyCodeLine{6010 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_Msk            (0xFUL << SYSCFG\_EXTICR4\_EXTI12\_Pos) }}
\DoxyCodeLine{6011 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12                SYSCFG\_EXTICR4\_EXTI12\_Msk         }}
\DoxyCodeLine{6012 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_Pos            (4U)                              }}
\DoxyCodeLine{6013 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_Msk            (0xFUL << SYSCFG\_EXTICR4\_EXTI13\_Pos) }}
\DoxyCodeLine{6014 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13                SYSCFG\_EXTICR4\_EXTI13\_Msk         }}
\DoxyCodeLine{6015 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_Pos            (8U)                              }}
\DoxyCodeLine{6016 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_Msk            (0xFUL << SYSCFG\_EXTICR4\_EXTI14\_Pos) }}
\DoxyCodeLine{6017 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14                SYSCFG\_EXTICR4\_EXTI14\_Msk         }}
\DoxyCodeLine{6018 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_Pos            (12U)                             }}
\DoxyCodeLine{6019 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_Msk            (0xFUL << SYSCFG\_EXTICR4\_EXTI15\_Pos) }}
\DoxyCodeLine{6020 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15                SYSCFG\_EXTICR4\_EXTI15\_Msk         }}
\DoxyCodeLine{6025 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PA             0x0000U                           }}
\DoxyCodeLine{6026 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PB             0x0001U                           }}
\DoxyCodeLine{6027 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PC             0x0002U                           }}
\DoxyCodeLine{6028 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PD             0x0003U                           }}
\DoxyCodeLine{6029 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PE             0x0004U                           }}
\DoxyCodeLine{6030 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PH             0x0007U                           }}
\DoxyCodeLine{6035 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PA             0x0000U                           }}
\DoxyCodeLine{6036 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PB             0x0010U                           }}
\DoxyCodeLine{6037 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PC             0x0020U                           }}
\DoxyCodeLine{6038 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PD             0x0030U                           }}
\DoxyCodeLine{6039 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PE             0x0040U                           }}
\DoxyCodeLine{6040 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PH             0x0070U                           }}
\DoxyCodeLine{6045 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PA             0x0000U                           }}
\DoxyCodeLine{6046 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PB             0x0100U                           }}
\DoxyCodeLine{6047 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PC             0x0200U                           }}
\DoxyCodeLine{6048 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PD             0x0300U                           }}
\DoxyCodeLine{6049 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PE             0x0400U                           }}
\DoxyCodeLine{6050 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PH             0x0700U                           }}
\DoxyCodeLine{6055 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PA             0x0000U                           }}
\DoxyCodeLine{6056 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PB             0x1000U                           }}
\DoxyCodeLine{6057 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PC             0x2000U                           }}
\DoxyCodeLine{6058 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PD             0x3000U                           }}
\DoxyCodeLine{6059 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PE             0x4000U                           }}
\DoxyCodeLine{6060 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PH             0x7000U                           }}
\DoxyCodeLine{6062 \textcolor{comment}{/******************  Bit definition for SYSCFG\_CMPCR register  ****************/}}
\DoxyCodeLine{6063 \textcolor{preprocessor}{\#define SYSCFG\_CMPCR\_CMP\_PD\_Pos              (0U)                              }}
\DoxyCodeLine{6064 \textcolor{preprocessor}{\#define SYSCFG\_CMPCR\_CMP\_PD\_Msk              (0x1UL << SYSCFG\_CMPCR\_CMP\_PD\_Pos) }}
\DoxyCodeLine{6065 \textcolor{preprocessor}{\#define SYSCFG\_CMPCR\_CMP\_PD                  SYSCFG\_CMPCR\_CMP\_PD\_Msk           }}
\DoxyCodeLine{6066 \textcolor{preprocessor}{\#define SYSCFG\_CMPCR\_READY\_Pos               (8U)                              }}
\DoxyCodeLine{6067 \textcolor{preprocessor}{\#define SYSCFG\_CMPCR\_READY\_Msk               (0x1UL << SYSCFG\_CMPCR\_READY\_Pos)  }}
\DoxyCodeLine{6068 \textcolor{preprocessor}{\#define SYSCFG\_CMPCR\_READY                   SYSCFG\_CMPCR\_READY\_Msk            }}
\DoxyCodeLine{6070 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{6071 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{6072 \textcolor{comment}{/*                                    TIM                                     */}}
\DoxyCodeLine{6073 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{6074 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{6075 \textcolor{comment}{/*******************  Bit definition for TIM\_CR1 register  ********************/}}
\DoxyCodeLine{6076 \textcolor{preprocessor}{\#define TIM\_CR1\_CEN\_Pos           (0U)                                         }}
\DoxyCodeLine{6077 \textcolor{preprocessor}{\#define TIM\_CR1\_CEN\_Msk           (0x1UL << TIM\_CR1\_CEN\_Pos)                    }}
\DoxyCodeLine{6078 \textcolor{preprocessor}{\#define TIM\_CR1\_CEN               TIM\_CR1\_CEN\_Msk                              }}
\DoxyCodeLine{6079 \textcolor{preprocessor}{\#define TIM\_CR1\_UDIS\_Pos          (1U)                                         }}
\DoxyCodeLine{6080 \textcolor{preprocessor}{\#define TIM\_CR1\_UDIS\_Msk          (0x1UL << TIM\_CR1\_UDIS\_Pos)                   }}
\DoxyCodeLine{6081 \textcolor{preprocessor}{\#define TIM\_CR1\_UDIS              TIM\_CR1\_UDIS\_Msk                             }}
\DoxyCodeLine{6082 \textcolor{preprocessor}{\#define TIM\_CR1\_URS\_Pos           (2U)                                         }}
\DoxyCodeLine{6083 \textcolor{preprocessor}{\#define TIM\_CR1\_URS\_Msk           (0x1UL << TIM\_CR1\_URS\_Pos)                    }}
\DoxyCodeLine{6084 \textcolor{preprocessor}{\#define TIM\_CR1\_URS               TIM\_CR1\_URS\_Msk                              }}
\DoxyCodeLine{6085 \textcolor{preprocessor}{\#define TIM\_CR1\_OPM\_Pos           (3U)                                         }}
\DoxyCodeLine{6086 \textcolor{preprocessor}{\#define TIM\_CR1\_OPM\_Msk           (0x1UL << TIM\_CR1\_OPM\_Pos)                    }}
\DoxyCodeLine{6087 \textcolor{preprocessor}{\#define TIM\_CR1\_OPM               TIM\_CR1\_OPM\_Msk                              }}
\DoxyCodeLine{6088 \textcolor{preprocessor}{\#define TIM\_CR1\_DIR\_Pos           (4U)                                         }}
\DoxyCodeLine{6089 \textcolor{preprocessor}{\#define TIM\_CR1\_DIR\_Msk           (0x1UL << TIM\_CR1\_DIR\_Pos)                    }}
\DoxyCodeLine{6090 \textcolor{preprocessor}{\#define TIM\_CR1\_DIR               TIM\_CR1\_DIR\_Msk                              }}
\DoxyCodeLine{6092 \textcolor{preprocessor}{\#define TIM\_CR1\_CMS\_Pos           (5U)                                         }}
\DoxyCodeLine{6093 \textcolor{preprocessor}{\#define TIM\_CR1\_CMS\_Msk           (0x3UL << TIM\_CR1\_CMS\_Pos)                    }}
\DoxyCodeLine{6094 \textcolor{preprocessor}{\#define TIM\_CR1\_CMS               TIM\_CR1\_CMS\_Msk                              }}
\DoxyCodeLine{6095 \textcolor{preprocessor}{\#define TIM\_CR1\_CMS\_0             (0x1UL << TIM\_CR1\_CMS\_Pos)                    }}
\DoxyCodeLine{6096 \textcolor{preprocessor}{\#define TIM\_CR1\_CMS\_1             (0x2UL << TIM\_CR1\_CMS\_Pos)                    }}
\DoxyCodeLine{6098 \textcolor{preprocessor}{\#define TIM\_CR1\_ARPE\_Pos          (7U)                                         }}
\DoxyCodeLine{6099 \textcolor{preprocessor}{\#define TIM\_CR1\_ARPE\_Msk          (0x1UL << TIM\_CR1\_ARPE\_Pos)                   }}
\DoxyCodeLine{6100 \textcolor{preprocessor}{\#define TIM\_CR1\_ARPE              TIM\_CR1\_ARPE\_Msk                             }}
\DoxyCodeLine{6102 \textcolor{preprocessor}{\#define TIM\_CR1\_CKD\_Pos           (8U)                                         }}
\DoxyCodeLine{6103 \textcolor{preprocessor}{\#define TIM\_CR1\_CKD\_Msk           (0x3UL << TIM\_CR1\_CKD\_Pos)                    }}
\DoxyCodeLine{6104 \textcolor{preprocessor}{\#define TIM\_CR1\_CKD               TIM\_CR1\_CKD\_Msk                              }}
\DoxyCodeLine{6105 \textcolor{preprocessor}{\#define TIM\_CR1\_CKD\_0             (0x1UL << TIM\_CR1\_CKD\_Pos)                    }}
\DoxyCodeLine{6106 \textcolor{preprocessor}{\#define TIM\_CR1\_CKD\_1             (0x2UL << TIM\_CR1\_CKD\_Pos)                    }}
\DoxyCodeLine{6108 \textcolor{comment}{/*******************  Bit definition for TIM\_CR2 register  ********************/}}
\DoxyCodeLine{6109 \textcolor{preprocessor}{\#define TIM\_CR2\_CCPC\_Pos          (0U)                                         }}
\DoxyCodeLine{6110 \textcolor{preprocessor}{\#define TIM\_CR2\_CCPC\_Msk          (0x1UL << TIM\_CR2\_CCPC\_Pos)                   }}
\DoxyCodeLine{6111 \textcolor{preprocessor}{\#define TIM\_CR2\_CCPC              TIM\_CR2\_CCPC\_Msk                             }}
\DoxyCodeLine{6112 \textcolor{preprocessor}{\#define TIM\_CR2\_CCUS\_Pos          (2U)                                         }}
\DoxyCodeLine{6113 \textcolor{preprocessor}{\#define TIM\_CR2\_CCUS\_Msk          (0x1UL << TIM\_CR2\_CCUS\_Pos)                   }}
\DoxyCodeLine{6114 \textcolor{preprocessor}{\#define TIM\_CR2\_CCUS              TIM\_CR2\_CCUS\_Msk                             }}
\DoxyCodeLine{6115 \textcolor{preprocessor}{\#define TIM\_CR2\_CCDS\_Pos          (3U)                                         }}
\DoxyCodeLine{6116 \textcolor{preprocessor}{\#define TIM\_CR2\_CCDS\_Msk          (0x1UL << TIM\_CR2\_CCDS\_Pos)                   }}
\DoxyCodeLine{6117 \textcolor{preprocessor}{\#define TIM\_CR2\_CCDS              TIM\_CR2\_CCDS\_Msk                             }}
\DoxyCodeLine{6119 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS\_Pos           (4U)                                         }}
\DoxyCodeLine{6120 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS\_Msk           (0x7UL << TIM\_CR2\_MMS\_Pos)                    }}
\DoxyCodeLine{6121 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS               TIM\_CR2\_MMS\_Msk                              }}
\DoxyCodeLine{6122 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS\_0             (0x1UL << TIM\_CR2\_MMS\_Pos)                    }}
\DoxyCodeLine{6123 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS\_1             (0x2UL << TIM\_CR2\_MMS\_Pos)                    }}
\DoxyCodeLine{6124 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS\_2             (0x4UL << TIM\_CR2\_MMS\_Pos)                    }}
\DoxyCodeLine{6126 \textcolor{preprocessor}{\#define TIM\_CR2\_TI1S\_Pos          (7U)                                         }}
\DoxyCodeLine{6127 \textcolor{preprocessor}{\#define TIM\_CR2\_TI1S\_Msk          (0x1UL << TIM\_CR2\_TI1S\_Pos)                   }}
\DoxyCodeLine{6128 \textcolor{preprocessor}{\#define TIM\_CR2\_TI1S              TIM\_CR2\_TI1S\_Msk                             }}
\DoxyCodeLine{6129 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1\_Pos          (8U)                                         }}
\DoxyCodeLine{6130 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1\_Msk          (0x1UL << TIM\_CR2\_OIS1\_Pos)                   }}
\DoxyCodeLine{6131 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1              TIM\_CR2\_OIS1\_Msk                             }}
\DoxyCodeLine{6132 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1N\_Pos         (9U)                                         }}
\DoxyCodeLine{6133 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1N\_Msk         (0x1UL << TIM\_CR2\_OIS1N\_Pos)                  }}
\DoxyCodeLine{6134 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1N             TIM\_CR2\_OIS1N\_Msk                            }}
\DoxyCodeLine{6135 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2\_Pos          (10U)                                        }}
\DoxyCodeLine{6136 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2\_Msk          (0x1UL << TIM\_CR2\_OIS2\_Pos)                   }}
\DoxyCodeLine{6137 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2              TIM\_CR2\_OIS2\_Msk                             }}
\DoxyCodeLine{6138 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2N\_Pos         (11U)                                        }}
\DoxyCodeLine{6139 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2N\_Msk         (0x1UL << TIM\_CR2\_OIS2N\_Pos)                  }}
\DoxyCodeLine{6140 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2N             TIM\_CR2\_OIS2N\_Msk                            }}
\DoxyCodeLine{6141 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3\_Pos          (12U)                                        }}
\DoxyCodeLine{6142 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3\_Msk          (0x1UL << TIM\_CR2\_OIS3\_Pos)                   }}
\DoxyCodeLine{6143 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3              TIM\_CR2\_OIS3\_Msk                             }}
\DoxyCodeLine{6144 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3N\_Pos         (13U)                                        }}
\DoxyCodeLine{6145 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3N\_Msk         (0x1UL << TIM\_CR2\_OIS3N\_Pos)                  }}
\DoxyCodeLine{6146 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3N             TIM\_CR2\_OIS3N\_Msk                            }}
\DoxyCodeLine{6147 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS4\_Pos          (14U)                                        }}
\DoxyCodeLine{6148 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS4\_Msk          (0x1UL << TIM\_CR2\_OIS4\_Pos)                   }}
\DoxyCodeLine{6149 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS4              TIM\_CR2\_OIS4\_Msk                             }}
\DoxyCodeLine{6151 \textcolor{comment}{/*******************  Bit definition for TIM\_SMCR register  *******************/}}
\DoxyCodeLine{6152 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_Pos          (0U)                                         }}
\DoxyCodeLine{6153 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_Msk          (0x7UL << TIM\_SMCR\_SMS\_Pos)                   }}
\DoxyCodeLine{6154 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS              TIM\_SMCR\_SMS\_Msk                             }}
\DoxyCodeLine{6155 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_0            (0x1UL << TIM\_SMCR\_SMS\_Pos)                   }}
\DoxyCodeLine{6156 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_1            (0x2UL << TIM\_SMCR\_SMS\_Pos)                   }}
\DoxyCodeLine{6157 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_2            (0x4UL << TIM\_SMCR\_SMS\_Pos)                   }}
\DoxyCodeLine{6159 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_Pos           (4U)                                         }}
\DoxyCodeLine{6160 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_Msk           (0x7UL << TIM\_SMCR\_TS\_Pos)                    }}
\DoxyCodeLine{6161 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS               TIM\_SMCR\_TS\_Msk                              }}
\DoxyCodeLine{6162 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_0             (0x1UL << TIM\_SMCR\_TS\_Pos)                    }}
\DoxyCodeLine{6163 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_1             (0x2UL << TIM\_SMCR\_TS\_Pos)                    }}
\DoxyCodeLine{6164 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_2             (0x4UL << TIM\_SMCR\_TS\_Pos)                    }}
\DoxyCodeLine{6166 \textcolor{preprocessor}{\#define TIM\_SMCR\_MSM\_Pos          (7U)                                         }}
\DoxyCodeLine{6167 \textcolor{preprocessor}{\#define TIM\_SMCR\_MSM\_Msk          (0x1UL << TIM\_SMCR\_MSM\_Pos)                   }}
\DoxyCodeLine{6168 \textcolor{preprocessor}{\#define TIM\_SMCR\_MSM              TIM\_SMCR\_MSM\_Msk                             }}
\DoxyCodeLine{6170 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_Pos          (8U)                                         }}
\DoxyCodeLine{6171 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_Msk          (0xFUL << TIM\_SMCR\_ETF\_Pos)                   }}
\DoxyCodeLine{6172 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF              TIM\_SMCR\_ETF\_Msk                             }}
\DoxyCodeLine{6173 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_0            (0x1UL << TIM\_SMCR\_ETF\_Pos)                   }}
\DoxyCodeLine{6174 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_1            (0x2UL << TIM\_SMCR\_ETF\_Pos)                   }}
\DoxyCodeLine{6175 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_2            (0x4UL << TIM\_SMCR\_ETF\_Pos)                   }}
\DoxyCodeLine{6176 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_3            (0x8UL << TIM\_SMCR\_ETF\_Pos)                   }}
\DoxyCodeLine{6178 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETPS\_Pos         (12U)                                        }}
\DoxyCodeLine{6179 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETPS\_Msk         (0x3UL << TIM\_SMCR\_ETPS\_Pos)                  }}
\DoxyCodeLine{6180 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETPS             TIM\_SMCR\_ETPS\_Msk                            }}
\DoxyCodeLine{6181 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETPS\_0           (0x1UL << TIM\_SMCR\_ETPS\_Pos)                  }}
\DoxyCodeLine{6182 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETPS\_1           (0x2UL << TIM\_SMCR\_ETPS\_Pos)                  }}
\DoxyCodeLine{6184 \textcolor{preprocessor}{\#define TIM\_SMCR\_ECE\_Pos          (14U)                                        }}
\DoxyCodeLine{6185 \textcolor{preprocessor}{\#define TIM\_SMCR\_ECE\_Msk          (0x1UL << TIM\_SMCR\_ECE\_Pos)                   }}
\DoxyCodeLine{6186 \textcolor{preprocessor}{\#define TIM\_SMCR\_ECE              TIM\_SMCR\_ECE\_Msk                             }}
\DoxyCodeLine{6187 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETP\_Pos          (15U)                                        }}
\DoxyCodeLine{6188 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETP\_Msk          (0x1UL << TIM\_SMCR\_ETP\_Pos)                   }}
\DoxyCodeLine{6189 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETP              TIM\_SMCR\_ETP\_Msk                             }}
\DoxyCodeLine{6191 \textcolor{comment}{/*******************  Bit definition for TIM\_DIER register  *******************/}}
\DoxyCodeLine{6192 \textcolor{preprocessor}{\#define TIM\_DIER\_UIE\_Pos          (0U)                                         }}
\DoxyCodeLine{6193 \textcolor{preprocessor}{\#define TIM\_DIER\_UIE\_Msk          (0x1UL << TIM\_DIER\_UIE\_Pos)                   }}
\DoxyCodeLine{6194 \textcolor{preprocessor}{\#define TIM\_DIER\_UIE              TIM\_DIER\_UIE\_Msk                             }}
\DoxyCodeLine{6195 \textcolor{preprocessor}{\#define TIM\_DIER\_CC1IE\_Pos        (1U)                                         }}
\DoxyCodeLine{6196 \textcolor{preprocessor}{\#define TIM\_DIER\_CC1IE\_Msk        (0x1UL << TIM\_DIER\_CC1IE\_Pos)                 }}
\DoxyCodeLine{6197 \textcolor{preprocessor}{\#define TIM\_DIER\_CC1IE            TIM\_DIER\_CC1IE\_Msk                           }}
\DoxyCodeLine{6198 \textcolor{preprocessor}{\#define TIM\_DIER\_CC2IE\_Pos        (2U)                                         }}
\DoxyCodeLine{6199 \textcolor{preprocessor}{\#define TIM\_DIER\_CC2IE\_Msk        (0x1UL << TIM\_DIER\_CC2IE\_Pos)                 }}
\DoxyCodeLine{6200 \textcolor{preprocessor}{\#define TIM\_DIER\_CC2IE            TIM\_DIER\_CC2IE\_Msk                           }}
\DoxyCodeLine{6201 \textcolor{preprocessor}{\#define TIM\_DIER\_CC3IE\_Pos        (3U)                                         }}
\DoxyCodeLine{6202 \textcolor{preprocessor}{\#define TIM\_DIER\_CC3IE\_Msk        (0x1UL << TIM\_DIER\_CC3IE\_Pos)                 }}
\DoxyCodeLine{6203 \textcolor{preprocessor}{\#define TIM\_DIER\_CC3IE            TIM\_DIER\_CC3IE\_Msk                           }}
\DoxyCodeLine{6204 \textcolor{preprocessor}{\#define TIM\_DIER\_CC4IE\_Pos        (4U)                                         }}
\DoxyCodeLine{6205 \textcolor{preprocessor}{\#define TIM\_DIER\_CC4IE\_Msk        (0x1UL << TIM\_DIER\_CC4IE\_Pos)                 }}
\DoxyCodeLine{6206 \textcolor{preprocessor}{\#define TIM\_DIER\_CC4IE            TIM\_DIER\_CC4IE\_Msk                           }}
\DoxyCodeLine{6207 \textcolor{preprocessor}{\#define TIM\_DIER\_COMIE\_Pos        (5U)                                         }}
\DoxyCodeLine{6208 \textcolor{preprocessor}{\#define TIM\_DIER\_COMIE\_Msk        (0x1UL << TIM\_DIER\_COMIE\_Pos)                 }}
\DoxyCodeLine{6209 \textcolor{preprocessor}{\#define TIM\_DIER\_COMIE            TIM\_DIER\_COMIE\_Msk                           }}
\DoxyCodeLine{6210 \textcolor{preprocessor}{\#define TIM\_DIER\_TIE\_Pos          (6U)                                         }}
\DoxyCodeLine{6211 \textcolor{preprocessor}{\#define TIM\_DIER\_TIE\_Msk          (0x1UL << TIM\_DIER\_TIE\_Pos)                   }}
\DoxyCodeLine{6212 \textcolor{preprocessor}{\#define TIM\_DIER\_TIE              TIM\_DIER\_TIE\_Msk                             }}
\DoxyCodeLine{6213 \textcolor{preprocessor}{\#define TIM\_DIER\_BIE\_Pos          (7U)                                         }}
\DoxyCodeLine{6214 \textcolor{preprocessor}{\#define TIM\_DIER\_BIE\_Msk          (0x1UL << TIM\_DIER\_BIE\_Pos)                   }}
\DoxyCodeLine{6215 \textcolor{preprocessor}{\#define TIM\_DIER\_BIE              TIM\_DIER\_BIE\_Msk                             }}
\DoxyCodeLine{6216 \textcolor{preprocessor}{\#define TIM\_DIER\_UDE\_Pos          (8U)                                         }}
\DoxyCodeLine{6217 \textcolor{preprocessor}{\#define TIM\_DIER\_UDE\_Msk          (0x1UL << TIM\_DIER\_UDE\_Pos)                   }}
\DoxyCodeLine{6218 \textcolor{preprocessor}{\#define TIM\_DIER\_UDE              TIM\_DIER\_UDE\_Msk                             }}
\DoxyCodeLine{6219 \textcolor{preprocessor}{\#define TIM\_DIER\_CC1DE\_Pos        (9U)                                         }}
\DoxyCodeLine{6220 \textcolor{preprocessor}{\#define TIM\_DIER\_CC1DE\_Msk        (0x1UL << TIM\_DIER\_CC1DE\_Pos)                 }}
\DoxyCodeLine{6221 \textcolor{preprocessor}{\#define TIM\_DIER\_CC1DE            TIM\_DIER\_CC1DE\_Msk                           }}
\DoxyCodeLine{6222 \textcolor{preprocessor}{\#define TIM\_DIER\_CC2DE\_Pos        (10U)                                        }}
\DoxyCodeLine{6223 \textcolor{preprocessor}{\#define TIM\_DIER\_CC2DE\_Msk        (0x1UL << TIM\_DIER\_CC2DE\_Pos)                 }}
\DoxyCodeLine{6224 \textcolor{preprocessor}{\#define TIM\_DIER\_CC2DE            TIM\_DIER\_CC2DE\_Msk                           }}
\DoxyCodeLine{6225 \textcolor{preprocessor}{\#define TIM\_DIER\_CC3DE\_Pos        (11U)                                        }}
\DoxyCodeLine{6226 \textcolor{preprocessor}{\#define TIM\_DIER\_CC3DE\_Msk        (0x1UL << TIM\_DIER\_CC3DE\_Pos)                 }}
\DoxyCodeLine{6227 \textcolor{preprocessor}{\#define TIM\_DIER\_CC3DE            TIM\_DIER\_CC3DE\_Msk                           }}
\DoxyCodeLine{6228 \textcolor{preprocessor}{\#define TIM\_DIER\_CC4DE\_Pos        (12U)                                        }}
\DoxyCodeLine{6229 \textcolor{preprocessor}{\#define TIM\_DIER\_CC4DE\_Msk        (0x1UL << TIM\_DIER\_CC4DE\_Pos)                 }}
\DoxyCodeLine{6230 \textcolor{preprocessor}{\#define TIM\_DIER\_CC4DE            TIM\_DIER\_CC4DE\_Msk                           }}
\DoxyCodeLine{6231 \textcolor{preprocessor}{\#define TIM\_DIER\_COMDE\_Pos        (13U)                                        }}
\DoxyCodeLine{6232 \textcolor{preprocessor}{\#define TIM\_DIER\_COMDE\_Msk        (0x1UL << TIM\_DIER\_COMDE\_Pos)                 }}
\DoxyCodeLine{6233 \textcolor{preprocessor}{\#define TIM\_DIER\_COMDE            TIM\_DIER\_COMDE\_Msk                           }}
\DoxyCodeLine{6234 \textcolor{preprocessor}{\#define TIM\_DIER\_TDE\_Pos          (14U)                                        }}
\DoxyCodeLine{6235 \textcolor{preprocessor}{\#define TIM\_DIER\_TDE\_Msk          (0x1UL << TIM\_DIER\_TDE\_Pos)                   }}
\DoxyCodeLine{6236 \textcolor{preprocessor}{\#define TIM\_DIER\_TDE              TIM\_DIER\_TDE\_Msk                             }}
\DoxyCodeLine{6238 \textcolor{comment}{/********************  Bit definition for TIM\_SR register  ********************/}}
\DoxyCodeLine{6239 \textcolor{preprocessor}{\#define TIM\_SR\_UIF\_Pos            (0U)                                         }}
\DoxyCodeLine{6240 \textcolor{preprocessor}{\#define TIM\_SR\_UIF\_Msk            (0x1UL << TIM\_SR\_UIF\_Pos)                     }}
\DoxyCodeLine{6241 \textcolor{preprocessor}{\#define TIM\_SR\_UIF                TIM\_SR\_UIF\_Msk                               }}
\DoxyCodeLine{6242 \textcolor{preprocessor}{\#define TIM\_SR\_CC1IF\_Pos          (1U)                                         }}
\DoxyCodeLine{6243 \textcolor{preprocessor}{\#define TIM\_SR\_CC1IF\_Msk          (0x1UL << TIM\_SR\_CC1IF\_Pos)                   }}
\DoxyCodeLine{6244 \textcolor{preprocessor}{\#define TIM\_SR\_CC1IF              TIM\_SR\_CC1IF\_Msk                             }}
\DoxyCodeLine{6245 \textcolor{preprocessor}{\#define TIM\_SR\_CC2IF\_Pos          (2U)                                         }}
\DoxyCodeLine{6246 \textcolor{preprocessor}{\#define TIM\_SR\_CC2IF\_Msk          (0x1UL << TIM\_SR\_CC2IF\_Pos)                   }}
\DoxyCodeLine{6247 \textcolor{preprocessor}{\#define TIM\_SR\_CC2IF              TIM\_SR\_CC2IF\_Msk                             }}
\DoxyCodeLine{6248 \textcolor{preprocessor}{\#define TIM\_SR\_CC3IF\_Pos          (3U)                                         }}
\DoxyCodeLine{6249 \textcolor{preprocessor}{\#define TIM\_SR\_CC3IF\_Msk          (0x1UL << TIM\_SR\_CC3IF\_Pos)                   }}
\DoxyCodeLine{6250 \textcolor{preprocessor}{\#define TIM\_SR\_CC3IF              TIM\_SR\_CC3IF\_Msk                             }}
\DoxyCodeLine{6251 \textcolor{preprocessor}{\#define TIM\_SR\_CC4IF\_Pos          (4U)                                         }}
\DoxyCodeLine{6252 \textcolor{preprocessor}{\#define TIM\_SR\_CC4IF\_Msk          (0x1UL << TIM\_SR\_CC4IF\_Pos)                   }}
\DoxyCodeLine{6253 \textcolor{preprocessor}{\#define TIM\_SR\_CC4IF              TIM\_SR\_CC4IF\_Msk                             }}
\DoxyCodeLine{6254 \textcolor{preprocessor}{\#define TIM\_SR\_COMIF\_Pos          (5U)                                         }}
\DoxyCodeLine{6255 \textcolor{preprocessor}{\#define TIM\_SR\_COMIF\_Msk          (0x1UL << TIM\_SR\_COMIF\_Pos)                   }}
\DoxyCodeLine{6256 \textcolor{preprocessor}{\#define TIM\_SR\_COMIF              TIM\_SR\_COMIF\_Msk                             }}
\DoxyCodeLine{6257 \textcolor{preprocessor}{\#define TIM\_SR\_TIF\_Pos            (6U)                                         }}
\DoxyCodeLine{6258 \textcolor{preprocessor}{\#define TIM\_SR\_TIF\_Msk            (0x1UL << TIM\_SR\_TIF\_Pos)                     }}
\DoxyCodeLine{6259 \textcolor{preprocessor}{\#define TIM\_SR\_TIF                TIM\_SR\_TIF\_Msk                               }}
\DoxyCodeLine{6260 \textcolor{preprocessor}{\#define TIM\_SR\_BIF\_Pos            (7U)                                         }}
\DoxyCodeLine{6261 \textcolor{preprocessor}{\#define TIM\_SR\_BIF\_Msk            (0x1UL << TIM\_SR\_BIF\_Pos)                     }}
\DoxyCodeLine{6262 \textcolor{preprocessor}{\#define TIM\_SR\_BIF                TIM\_SR\_BIF\_Msk                               }}
\DoxyCodeLine{6263 \textcolor{preprocessor}{\#define TIM\_SR\_CC1OF\_Pos          (9U)                                         }}
\DoxyCodeLine{6264 \textcolor{preprocessor}{\#define TIM\_SR\_CC1OF\_Msk          (0x1UL << TIM\_SR\_CC1OF\_Pos)                   }}
\DoxyCodeLine{6265 \textcolor{preprocessor}{\#define TIM\_SR\_CC1OF              TIM\_SR\_CC1OF\_Msk                             }}
\DoxyCodeLine{6266 \textcolor{preprocessor}{\#define TIM\_SR\_CC2OF\_Pos          (10U)                                        }}
\DoxyCodeLine{6267 \textcolor{preprocessor}{\#define TIM\_SR\_CC2OF\_Msk          (0x1UL << TIM\_SR\_CC2OF\_Pos)                   }}
\DoxyCodeLine{6268 \textcolor{preprocessor}{\#define TIM\_SR\_CC2OF              TIM\_SR\_CC2OF\_Msk                             }}
\DoxyCodeLine{6269 \textcolor{preprocessor}{\#define TIM\_SR\_CC3OF\_Pos          (11U)                                        }}
\DoxyCodeLine{6270 \textcolor{preprocessor}{\#define TIM\_SR\_CC3OF\_Msk          (0x1UL << TIM\_SR\_CC3OF\_Pos)                   }}
\DoxyCodeLine{6271 \textcolor{preprocessor}{\#define TIM\_SR\_CC3OF              TIM\_SR\_CC3OF\_Msk                             }}
\DoxyCodeLine{6272 \textcolor{preprocessor}{\#define TIM\_SR\_CC4OF\_Pos          (12U)                                        }}
\DoxyCodeLine{6273 \textcolor{preprocessor}{\#define TIM\_SR\_CC4OF\_Msk          (0x1UL << TIM\_SR\_CC4OF\_Pos)                   }}
\DoxyCodeLine{6274 \textcolor{preprocessor}{\#define TIM\_SR\_CC4OF              TIM\_SR\_CC4OF\_Msk                             }}
\DoxyCodeLine{6276 \textcolor{comment}{/*******************  Bit definition for TIM\_EGR register  ********************/}}
\DoxyCodeLine{6277 \textcolor{preprocessor}{\#define TIM\_EGR\_UG\_Pos            (0U)                                         }}
\DoxyCodeLine{6278 \textcolor{preprocessor}{\#define TIM\_EGR\_UG\_Msk            (0x1UL << TIM\_EGR\_UG\_Pos)                     }}
\DoxyCodeLine{6279 \textcolor{preprocessor}{\#define TIM\_EGR\_UG                TIM\_EGR\_UG\_Msk                               }}
\DoxyCodeLine{6280 \textcolor{preprocessor}{\#define TIM\_EGR\_CC1G\_Pos          (1U)                                         }}
\DoxyCodeLine{6281 \textcolor{preprocessor}{\#define TIM\_EGR\_CC1G\_Msk          (0x1UL << TIM\_EGR\_CC1G\_Pos)                   }}
\DoxyCodeLine{6282 \textcolor{preprocessor}{\#define TIM\_EGR\_CC1G              TIM\_EGR\_CC1G\_Msk                             }}
\DoxyCodeLine{6283 \textcolor{preprocessor}{\#define TIM\_EGR\_CC2G\_Pos          (2U)                                         }}
\DoxyCodeLine{6284 \textcolor{preprocessor}{\#define TIM\_EGR\_CC2G\_Msk          (0x1UL << TIM\_EGR\_CC2G\_Pos)                   }}
\DoxyCodeLine{6285 \textcolor{preprocessor}{\#define TIM\_EGR\_CC2G              TIM\_EGR\_CC2G\_Msk                             }}
\DoxyCodeLine{6286 \textcolor{preprocessor}{\#define TIM\_EGR\_CC3G\_Pos          (3U)                                         }}
\DoxyCodeLine{6287 \textcolor{preprocessor}{\#define TIM\_EGR\_CC3G\_Msk          (0x1UL << TIM\_EGR\_CC3G\_Pos)                   }}
\DoxyCodeLine{6288 \textcolor{preprocessor}{\#define TIM\_EGR\_CC3G              TIM\_EGR\_CC3G\_Msk                             }}
\DoxyCodeLine{6289 \textcolor{preprocessor}{\#define TIM\_EGR\_CC4G\_Pos          (4U)                                         }}
\DoxyCodeLine{6290 \textcolor{preprocessor}{\#define TIM\_EGR\_CC4G\_Msk          (0x1UL << TIM\_EGR\_CC4G\_Pos)                   }}
\DoxyCodeLine{6291 \textcolor{preprocessor}{\#define TIM\_EGR\_CC4G              TIM\_EGR\_CC4G\_Msk                             }}
\DoxyCodeLine{6292 \textcolor{preprocessor}{\#define TIM\_EGR\_COMG\_Pos          (5U)                                         }}
\DoxyCodeLine{6293 \textcolor{preprocessor}{\#define TIM\_EGR\_COMG\_Msk          (0x1UL << TIM\_EGR\_COMG\_Pos)                   }}
\DoxyCodeLine{6294 \textcolor{preprocessor}{\#define TIM\_EGR\_COMG              TIM\_EGR\_COMG\_Msk                             }}
\DoxyCodeLine{6295 \textcolor{preprocessor}{\#define TIM\_EGR\_TG\_Pos            (6U)                                         }}
\DoxyCodeLine{6296 \textcolor{preprocessor}{\#define TIM\_EGR\_TG\_Msk            (0x1UL << TIM\_EGR\_TG\_Pos)                     }}
\DoxyCodeLine{6297 \textcolor{preprocessor}{\#define TIM\_EGR\_TG                TIM\_EGR\_TG\_Msk                               }}
\DoxyCodeLine{6298 \textcolor{preprocessor}{\#define TIM\_EGR\_BG\_Pos            (7U)                                         }}
\DoxyCodeLine{6299 \textcolor{preprocessor}{\#define TIM\_EGR\_BG\_Msk            (0x1UL << TIM\_EGR\_BG\_Pos)                     }}
\DoxyCodeLine{6300 \textcolor{preprocessor}{\#define TIM\_EGR\_BG                TIM\_EGR\_BG\_Msk                               }}
\DoxyCodeLine{6302 \textcolor{comment}{/******************  Bit definition for TIM\_CCMR1 register  *******************/}}
\DoxyCodeLine{6303 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC1S\_Pos        (0U)                                         }}
\DoxyCodeLine{6304 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC1S\_Msk        (0x3UL << TIM\_CCMR1\_CC1S\_Pos)                 }}
\DoxyCodeLine{6305 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC1S            TIM\_CCMR1\_CC1S\_Msk                           }}
\DoxyCodeLine{6306 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC1S\_0          (0x1UL << TIM\_CCMR1\_CC1S\_Pos)                 }}
\DoxyCodeLine{6307 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC1S\_1          (0x2UL << TIM\_CCMR1\_CC1S\_Pos)                 }}
\DoxyCodeLine{6309 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1FE\_Pos       (2U)                                         }}
\DoxyCodeLine{6310 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1FE\_Msk       (0x1UL << TIM\_CCMR1\_OC1FE\_Pos)                }}
\DoxyCodeLine{6311 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1FE           TIM\_CCMR1\_OC1FE\_Msk                          }}
\DoxyCodeLine{6312 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1PE\_Pos       (3U)                                         }}
\DoxyCodeLine{6313 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1PE\_Msk       (0x1UL << TIM\_CCMR1\_OC1PE\_Pos)                }}
\DoxyCodeLine{6314 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1PE           TIM\_CCMR1\_OC1PE\_Msk                          }}
\DoxyCodeLine{6316 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_Pos        (4U)                                         }}
\DoxyCodeLine{6317 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_Msk        (0x7UL << TIM\_CCMR1\_OC1M\_Pos)                 }}
\DoxyCodeLine{6318 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M            TIM\_CCMR1\_OC1M\_Msk                           }}
\DoxyCodeLine{6319 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_0          (0x1UL << TIM\_CCMR1\_OC1M\_Pos)                 }}
\DoxyCodeLine{6320 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_1          (0x2UL << TIM\_CCMR1\_OC1M\_Pos)                 }}
\DoxyCodeLine{6321 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_2          (0x4UL << TIM\_CCMR1\_OC1M\_Pos)                 }}
\DoxyCodeLine{6323 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1CE\_Pos       (7U)                                         }}
\DoxyCodeLine{6324 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1CE\_Msk       (0x1UL << TIM\_CCMR1\_OC1CE\_Pos)                }}
\DoxyCodeLine{6325 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1CE           TIM\_CCMR1\_OC1CE\_Msk                          }}
\DoxyCodeLine{6327 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC2S\_Pos        (8U)                                         }}
\DoxyCodeLine{6328 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC2S\_Msk        (0x3UL << TIM\_CCMR1\_CC2S\_Pos)                 }}
\DoxyCodeLine{6329 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC2S            TIM\_CCMR1\_CC2S\_Msk                           }}
\DoxyCodeLine{6330 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC2S\_0          (0x1UL << TIM\_CCMR1\_CC2S\_Pos)                 }}
\DoxyCodeLine{6331 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC2S\_1          (0x2UL << TIM\_CCMR1\_CC2S\_Pos)                 }}
\DoxyCodeLine{6333 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2FE\_Pos       (10U)                                        }}
\DoxyCodeLine{6334 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2FE\_Msk       (0x1UL << TIM\_CCMR1\_OC2FE\_Pos)                }}
\DoxyCodeLine{6335 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2FE           TIM\_CCMR1\_OC2FE\_Msk                          }}
\DoxyCodeLine{6336 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2PE\_Pos       (11U)                                        }}
\DoxyCodeLine{6337 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2PE\_Msk       (0x1UL << TIM\_CCMR1\_OC2PE\_Pos)                }}
\DoxyCodeLine{6338 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2PE           TIM\_CCMR1\_OC2PE\_Msk                          }}
\DoxyCodeLine{6340 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_Pos        (12U)                                        }}
\DoxyCodeLine{6341 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_Msk        (0x7UL << TIM\_CCMR1\_OC2M\_Pos)                 }}
\DoxyCodeLine{6342 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M            TIM\_CCMR1\_OC2M\_Msk                           }}
\DoxyCodeLine{6343 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_0          (0x1UL << TIM\_CCMR1\_OC2M\_Pos)                 }}
\DoxyCodeLine{6344 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_1          (0x2UL << TIM\_CCMR1\_OC2M\_Pos)                 }}
\DoxyCodeLine{6345 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_2          (0x4UL << TIM\_CCMR1\_OC2M\_Pos)                 }}
\DoxyCodeLine{6347 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2CE\_Pos       (15U)                                        }}
\DoxyCodeLine{6348 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2CE\_Msk       (0x1UL << TIM\_CCMR1\_OC2CE\_Pos)                }}
\DoxyCodeLine{6349 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2CE           TIM\_CCMR1\_OC2CE\_Msk                          }}
\DoxyCodeLine{6351 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{6352 }
\DoxyCodeLine{6353 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1PSC\_Pos      (2U)                                         }}
\DoxyCodeLine{6354 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1PSC\_Msk      (0x3UL << TIM\_CCMR1\_IC1PSC\_Pos)               }}
\DoxyCodeLine{6355 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1PSC          TIM\_CCMR1\_IC1PSC\_Msk                         }}
\DoxyCodeLine{6356 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1PSC\_0        (0x1UL << TIM\_CCMR1\_IC1PSC\_Pos)               }}
\DoxyCodeLine{6357 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1PSC\_1        (0x2UL << TIM\_CCMR1\_IC1PSC\_Pos)               }}
\DoxyCodeLine{6359 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_Pos        (4U)                                         }}
\DoxyCodeLine{6360 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_Msk        (0xFUL << TIM\_CCMR1\_IC1F\_Pos)                 }}
\DoxyCodeLine{6361 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F            TIM\_CCMR1\_IC1F\_Msk                           }}
\DoxyCodeLine{6362 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_0          (0x1UL << TIM\_CCMR1\_IC1F\_Pos)                 }}
\DoxyCodeLine{6363 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_1          (0x2UL << TIM\_CCMR1\_IC1F\_Pos)                 }}
\DoxyCodeLine{6364 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_2          (0x4UL << TIM\_CCMR1\_IC1F\_Pos)                 }}
\DoxyCodeLine{6365 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_3          (0x8UL << TIM\_CCMR1\_IC1F\_Pos)                 }}
\DoxyCodeLine{6367 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2PSC\_Pos      (10U)                                        }}
\DoxyCodeLine{6368 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2PSC\_Msk      (0x3UL << TIM\_CCMR1\_IC2PSC\_Pos)               }}
\DoxyCodeLine{6369 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2PSC          TIM\_CCMR1\_IC2PSC\_Msk                         }}
\DoxyCodeLine{6370 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2PSC\_0        (0x1UL << TIM\_CCMR1\_IC2PSC\_Pos)               }}
\DoxyCodeLine{6371 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2PSC\_1        (0x2UL << TIM\_CCMR1\_IC2PSC\_Pos)               }}
\DoxyCodeLine{6373 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_Pos        (12U)                                        }}
\DoxyCodeLine{6374 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_Msk        (0xFUL << TIM\_CCMR1\_IC2F\_Pos)                 }}
\DoxyCodeLine{6375 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F            TIM\_CCMR1\_IC2F\_Msk                           }}
\DoxyCodeLine{6376 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_0          (0x1UL << TIM\_CCMR1\_IC2F\_Pos)                 }}
\DoxyCodeLine{6377 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_1          (0x2UL << TIM\_CCMR1\_IC2F\_Pos)                 }}
\DoxyCodeLine{6378 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_2          (0x4UL << TIM\_CCMR1\_IC2F\_Pos)                 }}
\DoxyCodeLine{6379 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_3          (0x8UL << TIM\_CCMR1\_IC2F\_Pos)                 }}
\DoxyCodeLine{6381 \textcolor{comment}{/******************  Bit definition for TIM\_CCMR2 register  *******************/}}
\DoxyCodeLine{6382 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC3S\_Pos        (0U)                                         }}
\DoxyCodeLine{6383 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC3S\_Msk        (0x3UL << TIM\_CCMR2\_CC3S\_Pos)                 }}
\DoxyCodeLine{6384 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC3S            TIM\_CCMR2\_CC3S\_Msk                           }}
\DoxyCodeLine{6385 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC3S\_0          (0x1UL << TIM\_CCMR2\_CC3S\_Pos)                 }}
\DoxyCodeLine{6386 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC3S\_1          (0x2UL << TIM\_CCMR2\_CC3S\_Pos)                 }}
\DoxyCodeLine{6388 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3FE\_Pos       (2U)                                         }}
\DoxyCodeLine{6389 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3FE\_Msk       (0x1UL << TIM\_CCMR2\_OC3FE\_Pos)                }}
\DoxyCodeLine{6390 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3FE           TIM\_CCMR2\_OC3FE\_Msk                          }}
\DoxyCodeLine{6391 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3PE\_Pos       (3U)                                         }}
\DoxyCodeLine{6392 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3PE\_Msk       (0x1UL << TIM\_CCMR2\_OC3PE\_Pos)                }}
\DoxyCodeLine{6393 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3PE           TIM\_CCMR2\_OC3PE\_Msk                          }}
\DoxyCodeLine{6395 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_Pos        (4U)                                         }}
\DoxyCodeLine{6396 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_Msk        (0x7UL << TIM\_CCMR2\_OC3M\_Pos)                 }}
\DoxyCodeLine{6397 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M            TIM\_CCMR2\_OC3M\_Msk                           }}
\DoxyCodeLine{6398 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_0          (0x1UL << TIM\_CCMR2\_OC3M\_Pos)                 }}
\DoxyCodeLine{6399 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_1          (0x2UL << TIM\_CCMR2\_OC3M\_Pos)                 }}
\DoxyCodeLine{6400 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_2          (0x4UL << TIM\_CCMR2\_OC3M\_Pos)                 }}
\DoxyCodeLine{6402 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3CE\_Pos       (7U)                                         }}
\DoxyCodeLine{6403 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3CE\_Msk       (0x1UL << TIM\_CCMR2\_OC3CE\_Pos)                }}
\DoxyCodeLine{6404 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3CE           TIM\_CCMR2\_OC3CE\_Msk                          }}
\DoxyCodeLine{6406 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC4S\_Pos        (8U)                                         }}
\DoxyCodeLine{6407 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC4S\_Msk        (0x3UL << TIM\_CCMR2\_CC4S\_Pos)                 }}
\DoxyCodeLine{6408 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC4S            TIM\_CCMR2\_CC4S\_Msk                           }}
\DoxyCodeLine{6409 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC4S\_0          (0x1UL << TIM\_CCMR2\_CC4S\_Pos)                 }}
\DoxyCodeLine{6410 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC4S\_1          (0x2UL << TIM\_CCMR2\_CC4S\_Pos)                 }}
\DoxyCodeLine{6412 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4FE\_Pos       (10U)                                        }}
\DoxyCodeLine{6413 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4FE\_Msk       (0x1UL << TIM\_CCMR2\_OC4FE\_Pos)                }}
\DoxyCodeLine{6414 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4FE           TIM\_CCMR2\_OC4FE\_Msk                          }}
\DoxyCodeLine{6415 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4PE\_Pos       (11U)                                        }}
\DoxyCodeLine{6416 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4PE\_Msk       (0x1UL << TIM\_CCMR2\_OC4PE\_Pos)                }}
\DoxyCodeLine{6417 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4PE           TIM\_CCMR2\_OC4PE\_Msk                          }}
\DoxyCodeLine{6419 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_Pos        (12U)                                        }}
\DoxyCodeLine{6420 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_Msk        (0x7UL << TIM\_CCMR2\_OC4M\_Pos)                 }}
\DoxyCodeLine{6421 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M            TIM\_CCMR2\_OC4M\_Msk                           }}
\DoxyCodeLine{6422 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_0          (0x1UL << TIM\_CCMR2\_OC4M\_Pos)                 }}
\DoxyCodeLine{6423 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_1          (0x2UL << TIM\_CCMR2\_OC4M\_Pos)                 }}
\DoxyCodeLine{6424 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_2          (0x4UL << TIM\_CCMR2\_OC4M\_Pos)                 }}
\DoxyCodeLine{6426 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4CE\_Pos       (15U)                                        }}
\DoxyCodeLine{6427 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4CE\_Msk       (0x1UL << TIM\_CCMR2\_OC4CE\_Pos)                }}
\DoxyCodeLine{6428 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4CE           TIM\_CCMR2\_OC4CE\_Msk                          }}
\DoxyCodeLine{6430 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{6431 }
\DoxyCodeLine{6432 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3PSC\_Pos      (2U)                                         }}
\DoxyCodeLine{6433 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3PSC\_Msk      (0x3UL << TIM\_CCMR2\_IC3PSC\_Pos)               }}
\DoxyCodeLine{6434 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3PSC          TIM\_CCMR2\_IC3PSC\_Msk                         }}
\DoxyCodeLine{6435 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3PSC\_0        (0x1UL << TIM\_CCMR2\_IC3PSC\_Pos)               }}
\DoxyCodeLine{6436 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3PSC\_1        (0x2UL << TIM\_CCMR2\_IC3PSC\_Pos)               }}
\DoxyCodeLine{6438 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_Pos        (4U)                                         }}
\DoxyCodeLine{6439 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_Msk        (0xFUL << TIM\_CCMR2\_IC3F\_Pos)                 }}
\DoxyCodeLine{6440 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F            TIM\_CCMR2\_IC3F\_Msk                           }}
\DoxyCodeLine{6441 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_0          (0x1UL << TIM\_CCMR2\_IC3F\_Pos)                 }}
\DoxyCodeLine{6442 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_1          (0x2UL << TIM\_CCMR2\_IC3F\_Pos)                 }}
\DoxyCodeLine{6443 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_2          (0x4UL << TIM\_CCMR2\_IC3F\_Pos)                 }}
\DoxyCodeLine{6444 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_3          (0x8UL << TIM\_CCMR2\_IC3F\_Pos)                 }}
\DoxyCodeLine{6446 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4PSC\_Pos      (10U)                                        }}
\DoxyCodeLine{6447 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4PSC\_Msk      (0x3UL << TIM\_CCMR2\_IC4PSC\_Pos)               }}
\DoxyCodeLine{6448 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4PSC          TIM\_CCMR2\_IC4PSC\_Msk                         }}
\DoxyCodeLine{6449 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4PSC\_0        (0x1UL << TIM\_CCMR2\_IC4PSC\_Pos)               }}
\DoxyCodeLine{6450 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4PSC\_1        (0x2UL << TIM\_CCMR2\_IC4PSC\_Pos)               }}
\DoxyCodeLine{6452 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_Pos        (12U)                                        }}
\DoxyCodeLine{6453 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_Msk        (0xFUL << TIM\_CCMR2\_IC4F\_Pos)                 }}
\DoxyCodeLine{6454 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F            TIM\_CCMR2\_IC4F\_Msk                           }}
\DoxyCodeLine{6455 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_0          (0x1UL << TIM\_CCMR2\_IC4F\_Pos)                 }}
\DoxyCodeLine{6456 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_1          (0x2UL << TIM\_CCMR2\_IC4F\_Pos)                 }}
\DoxyCodeLine{6457 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_2          (0x4UL << TIM\_CCMR2\_IC4F\_Pos)                 }}
\DoxyCodeLine{6458 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_3          (0x8UL << TIM\_CCMR2\_IC4F\_Pos)                 }}
\DoxyCodeLine{6460 \textcolor{comment}{/*******************  Bit definition for TIM\_CCER register  *******************/}}
\DoxyCodeLine{6461 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1E\_Pos         (0U)                                         }}
\DoxyCodeLine{6462 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1E\_Msk         (0x1UL << TIM\_CCER\_CC1E\_Pos)                  }}
\DoxyCodeLine{6463 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1E             TIM\_CCER\_CC1E\_Msk                            }}
\DoxyCodeLine{6464 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1P\_Pos         (1U)                                         }}
\DoxyCodeLine{6465 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1P\_Msk         (0x1UL << TIM\_CCER\_CC1P\_Pos)                  }}
\DoxyCodeLine{6466 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1P             TIM\_CCER\_CC1P\_Msk                            }}
\DoxyCodeLine{6467 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NE\_Pos        (2U)                                         }}
\DoxyCodeLine{6468 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NE\_Msk        (0x1UL << TIM\_CCER\_CC1NE\_Pos)                 }}
\DoxyCodeLine{6469 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NE            TIM\_CCER\_CC1NE\_Msk                           }}
\DoxyCodeLine{6470 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NP\_Pos        (3U)                                         }}
\DoxyCodeLine{6471 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NP\_Msk        (0x1UL << TIM\_CCER\_CC1NP\_Pos)                 }}
\DoxyCodeLine{6472 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NP            TIM\_CCER\_CC1NP\_Msk                           }}
\DoxyCodeLine{6473 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2E\_Pos         (4U)                                         }}
\DoxyCodeLine{6474 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2E\_Msk         (0x1UL << TIM\_CCER\_CC2E\_Pos)                  }}
\DoxyCodeLine{6475 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2E             TIM\_CCER\_CC2E\_Msk                            }}
\DoxyCodeLine{6476 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2P\_Pos         (5U)                                         }}
\DoxyCodeLine{6477 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2P\_Msk         (0x1UL << TIM\_CCER\_CC2P\_Pos)                  }}
\DoxyCodeLine{6478 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2P             TIM\_CCER\_CC2P\_Msk                            }}
\DoxyCodeLine{6479 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NE\_Pos        (6U)                                         }}
\DoxyCodeLine{6480 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NE\_Msk        (0x1UL << TIM\_CCER\_CC2NE\_Pos)                 }}
\DoxyCodeLine{6481 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NE            TIM\_CCER\_CC2NE\_Msk                           }}
\DoxyCodeLine{6482 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NP\_Pos        (7U)                                         }}
\DoxyCodeLine{6483 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NP\_Msk        (0x1UL << TIM\_CCER\_CC2NP\_Pos)                 }}
\DoxyCodeLine{6484 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NP            TIM\_CCER\_CC2NP\_Msk                           }}
\DoxyCodeLine{6485 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3E\_Pos         (8U)                                         }}
\DoxyCodeLine{6486 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3E\_Msk         (0x1UL << TIM\_CCER\_CC3E\_Pos)                  }}
\DoxyCodeLine{6487 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3E             TIM\_CCER\_CC3E\_Msk                            }}
\DoxyCodeLine{6488 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3P\_Pos         (9U)                                         }}
\DoxyCodeLine{6489 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3P\_Msk         (0x1UL << TIM\_CCER\_CC3P\_Pos)                  }}
\DoxyCodeLine{6490 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3P             TIM\_CCER\_CC3P\_Msk                            }}
\DoxyCodeLine{6491 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NE\_Pos        (10U)                                        }}
\DoxyCodeLine{6492 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NE\_Msk        (0x1UL << TIM\_CCER\_CC3NE\_Pos)                 }}
\DoxyCodeLine{6493 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NE            TIM\_CCER\_CC3NE\_Msk                           }}
\DoxyCodeLine{6494 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NP\_Pos        (11U)                                        }}
\DoxyCodeLine{6495 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NP\_Msk        (0x1UL << TIM\_CCER\_CC3NP\_Pos)                 }}
\DoxyCodeLine{6496 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NP            TIM\_CCER\_CC3NP\_Msk                           }}
\DoxyCodeLine{6497 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4E\_Pos         (12U)                                        }}
\DoxyCodeLine{6498 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4E\_Msk         (0x1UL << TIM\_CCER\_CC4E\_Pos)                  }}
\DoxyCodeLine{6499 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4E             TIM\_CCER\_CC4E\_Msk                            }}
\DoxyCodeLine{6500 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4P\_Pos         (13U)                                        }}
\DoxyCodeLine{6501 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4P\_Msk         (0x1UL << TIM\_CCER\_CC4P\_Pos)                  }}
\DoxyCodeLine{6502 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4P             TIM\_CCER\_CC4P\_Msk                            }}
\DoxyCodeLine{6503 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4NP\_Pos        (15U)                                        }}
\DoxyCodeLine{6504 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4NP\_Msk        (0x1UL << TIM\_CCER\_CC4NP\_Pos)                 }}
\DoxyCodeLine{6505 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4NP            TIM\_CCER\_CC4NP\_Msk                           }}
\DoxyCodeLine{6507 \textcolor{comment}{/*******************  Bit definition for TIM\_CNT register  ********************/}}
\DoxyCodeLine{6508 \textcolor{preprocessor}{\#define TIM\_CNT\_CNT\_Pos           (0U)                                             }}
\DoxyCodeLine{6509 \textcolor{preprocessor}{\#define TIM\_CNT\_CNT\_Msk           (0xFFFFFFFFUL << TIM\_CNT\_CNT\_Pos)                 }}
\DoxyCodeLine{6510 \textcolor{preprocessor}{\#define TIM\_CNT\_CNT               TIM\_CNT\_CNT\_Msk                                  }}
\DoxyCodeLine{6512 \textcolor{comment}{/*******************  Bit definition for TIM\_PSC register  ********************/}}
\DoxyCodeLine{6513 \textcolor{preprocessor}{\#define TIM\_PSC\_PSC\_Pos           (0U)                                         }}
\DoxyCodeLine{6514 \textcolor{preprocessor}{\#define TIM\_PSC\_PSC\_Msk           (0xFFFFUL << TIM\_PSC\_PSC\_Pos)                 }}
\DoxyCodeLine{6515 \textcolor{preprocessor}{\#define TIM\_PSC\_PSC               TIM\_PSC\_PSC\_Msk                              }}
\DoxyCodeLine{6517 \textcolor{comment}{/*******************  Bit definition for TIM\_ARR register  ********************/}}
\DoxyCodeLine{6518 \textcolor{preprocessor}{\#define TIM\_ARR\_ARR\_Pos           (0U)                                         }}
\DoxyCodeLine{6519 \textcolor{preprocessor}{\#define TIM\_ARR\_ARR\_Msk           (0xFFFFFFFFUL << TIM\_ARR\_ARR\_Pos)             }}
\DoxyCodeLine{6520 \textcolor{preprocessor}{\#define TIM\_ARR\_ARR               TIM\_ARR\_ARR\_Msk                              }}
\DoxyCodeLine{6522 \textcolor{comment}{/*******************  Bit definition for TIM\_RCR register  ********************/}}
\DoxyCodeLine{6523 \textcolor{preprocessor}{\#define TIM\_RCR\_REP\_Pos           (0U)                                         }}
\DoxyCodeLine{6524 \textcolor{preprocessor}{\#define TIM\_RCR\_REP\_Msk           (0xFFUL << TIM\_RCR\_REP\_Pos)                   }}
\DoxyCodeLine{6525 \textcolor{preprocessor}{\#define TIM\_RCR\_REP               TIM\_RCR\_REP\_Msk                              }}
\DoxyCodeLine{6527 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR1 register  *******************/}}
\DoxyCodeLine{6528 \textcolor{preprocessor}{\#define TIM\_CCR1\_CCR1\_Pos         (0U)                                         }}
\DoxyCodeLine{6529 \textcolor{preprocessor}{\#define TIM\_CCR1\_CCR1\_Msk         (0xFFFFUL << TIM\_CCR1\_CCR1\_Pos)               }}
\DoxyCodeLine{6530 \textcolor{preprocessor}{\#define TIM\_CCR1\_CCR1             TIM\_CCR1\_CCR1\_Msk                            }}
\DoxyCodeLine{6532 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR2 register  *******************/}}
\DoxyCodeLine{6533 \textcolor{preprocessor}{\#define TIM\_CCR2\_CCR2\_Pos         (0U)                                         }}
\DoxyCodeLine{6534 \textcolor{preprocessor}{\#define TIM\_CCR2\_CCR2\_Msk         (0xFFFFUL << TIM\_CCR2\_CCR2\_Pos)               }}
\DoxyCodeLine{6535 \textcolor{preprocessor}{\#define TIM\_CCR2\_CCR2             TIM\_CCR2\_CCR2\_Msk                            }}
\DoxyCodeLine{6537 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR3 register  *******************/}}
\DoxyCodeLine{6538 \textcolor{preprocessor}{\#define TIM\_CCR3\_CCR3\_Pos         (0U)                                         }}
\DoxyCodeLine{6539 \textcolor{preprocessor}{\#define TIM\_CCR3\_CCR3\_Msk         (0xFFFFUL << TIM\_CCR3\_CCR3\_Pos)               }}
\DoxyCodeLine{6540 \textcolor{preprocessor}{\#define TIM\_CCR3\_CCR3             TIM\_CCR3\_CCR3\_Msk                            }}
\DoxyCodeLine{6542 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR4 register  *******************/}}
\DoxyCodeLine{6543 \textcolor{preprocessor}{\#define TIM\_CCR4\_CCR4\_Pos         (0U)                                         }}
\DoxyCodeLine{6544 \textcolor{preprocessor}{\#define TIM\_CCR4\_CCR4\_Msk         (0xFFFFUL << TIM\_CCR4\_CCR4\_Pos)               }}
\DoxyCodeLine{6545 \textcolor{preprocessor}{\#define TIM\_CCR4\_CCR4             TIM\_CCR4\_CCR4\_Msk                            }}
\DoxyCodeLine{6547 \textcolor{comment}{/*******************  Bit definition for TIM\_BDTR register  *******************/}}
\DoxyCodeLine{6548 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_Pos          (0U)                                         }}
\DoxyCodeLine{6549 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_Msk          (0xFFUL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{6550 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG              TIM\_BDTR\_DTG\_Msk                             }}
\DoxyCodeLine{6551 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_0            (0x01UL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{6552 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_1            (0x02UL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{6553 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_2            (0x04UL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{6554 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_3            (0x08UL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{6555 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_4            (0x10UL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{6556 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_5            (0x20UL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{6557 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_6            (0x40UL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{6558 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_7            (0x80UL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{6560 \textcolor{preprocessor}{\#define TIM\_BDTR\_LOCK\_Pos         (8U)                                         }}
\DoxyCodeLine{6561 \textcolor{preprocessor}{\#define TIM\_BDTR\_LOCK\_Msk         (0x3UL << TIM\_BDTR\_LOCK\_Pos)                  }}
\DoxyCodeLine{6562 \textcolor{preprocessor}{\#define TIM\_BDTR\_LOCK             TIM\_BDTR\_LOCK\_Msk                            }}
\DoxyCodeLine{6563 \textcolor{preprocessor}{\#define TIM\_BDTR\_LOCK\_0           (0x1UL << TIM\_BDTR\_LOCK\_Pos)                  }}
\DoxyCodeLine{6564 \textcolor{preprocessor}{\#define TIM\_BDTR\_LOCK\_1           (0x2UL << TIM\_BDTR\_LOCK\_Pos)                  }}
\DoxyCodeLine{6566 \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSI\_Pos         (10U)                                        }}
\DoxyCodeLine{6567 \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSI\_Msk         (0x1UL << TIM\_BDTR\_OSSI\_Pos)                  }}
\DoxyCodeLine{6568 \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSI             TIM\_BDTR\_OSSI\_Msk                            }}
\DoxyCodeLine{6569 \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSR\_Pos         (11U)                                        }}
\DoxyCodeLine{6570 \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSR\_Msk         (0x1UL << TIM\_BDTR\_OSSR\_Pos)                  }}
\DoxyCodeLine{6571 \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSR             TIM\_BDTR\_OSSR\_Msk                            }}
\DoxyCodeLine{6572 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKE\_Pos          (12U)                                        }}
\DoxyCodeLine{6573 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKE\_Msk          (0x1UL << TIM\_BDTR\_BKE\_Pos)                   }}
\DoxyCodeLine{6574 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKE              TIM\_BDTR\_BKE\_Msk                             }}
\DoxyCodeLine{6575 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKP\_Pos          (13U)                                        }}
\DoxyCodeLine{6576 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKP\_Msk          (0x1UL << TIM\_BDTR\_BKP\_Pos)                   }}
\DoxyCodeLine{6577 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKP              TIM\_BDTR\_BKP\_Msk                             }}
\DoxyCodeLine{6578 \textcolor{preprocessor}{\#define TIM\_BDTR\_AOE\_Pos          (14U)                                        }}
\DoxyCodeLine{6579 \textcolor{preprocessor}{\#define TIM\_BDTR\_AOE\_Msk          (0x1UL << TIM\_BDTR\_AOE\_Pos)                   }}
\DoxyCodeLine{6580 \textcolor{preprocessor}{\#define TIM\_BDTR\_AOE              TIM\_BDTR\_AOE\_Msk                             }}
\DoxyCodeLine{6581 \textcolor{preprocessor}{\#define TIM\_BDTR\_MOE\_Pos          (15U)                                        }}
\DoxyCodeLine{6582 \textcolor{preprocessor}{\#define TIM\_BDTR\_MOE\_Msk          (0x1UL << TIM\_BDTR\_MOE\_Pos)                   }}
\DoxyCodeLine{6583 \textcolor{preprocessor}{\#define TIM\_BDTR\_MOE              TIM\_BDTR\_MOE\_Msk                             }}
\DoxyCodeLine{6585 \textcolor{comment}{/*******************  Bit definition for TIM\_DCR register  ********************/}}
\DoxyCodeLine{6586 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_Pos           (0U)                                         }}
\DoxyCodeLine{6587 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_Msk           (0x1FUL << TIM\_DCR\_DBA\_Pos)                   }}
\DoxyCodeLine{6588 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA               TIM\_DCR\_DBA\_Msk                              }}
\DoxyCodeLine{6589 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_0             (0x01UL << TIM\_DCR\_DBA\_Pos)                   }}
\DoxyCodeLine{6590 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_1             (0x02UL << TIM\_DCR\_DBA\_Pos)                   }}
\DoxyCodeLine{6591 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_2             (0x04UL << TIM\_DCR\_DBA\_Pos)                   }}
\DoxyCodeLine{6592 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_3             (0x08UL << TIM\_DCR\_DBA\_Pos)                   }}
\DoxyCodeLine{6593 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_4             (0x10UL << TIM\_DCR\_DBA\_Pos)                   }}
\DoxyCodeLine{6595 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_Pos           (8U)                                         }}
\DoxyCodeLine{6596 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_Msk           (0x1FUL << TIM\_DCR\_DBL\_Pos)                   }}
\DoxyCodeLine{6597 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL               TIM\_DCR\_DBL\_Msk                              }}
\DoxyCodeLine{6598 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_0             (0x01UL << TIM\_DCR\_DBL\_Pos)                   }}
\DoxyCodeLine{6599 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_1             (0x02UL << TIM\_DCR\_DBL\_Pos)                   }}
\DoxyCodeLine{6600 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_2             (0x04UL << TIM\_DCR\_DBL\_Pos)                   }}
\DoxyCodeLine{6601 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_3             (0x08UL << TIM\_DCR\_DBL\_Pos)                   }}
\DoxyCodeLine{6602 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_4             (0x10UL << TIM\_DCR\_DBL\_Pos)                   }}
\DoxyCodeLine{6604 \textcolor{comment}{/*******************  Bit definition for TIM\_DMAR register  *******************/}}
\DoxyCodeLine{6605 \textcolor{preprocessor}{\#define TIM\_DMAR\_DMAB\_Pos         (0U)                                         }}
\DoxyCodeLine{6606 \textcolor{preprocessor}{\#define TIM\_DMAR\_DMAB\_Msk         (0xFFFFUL << TIM\_DMAR\_DMAB\_Pos)               }}
\DoxyCodeLine{6607 \textcolor{preprocessor}{\#define TIM\_DMAR\_DMAB             TIM\_DMAR\_DMAB\_Msk                            }}
\DoxyCodeLine{6609 \textcolor{comment}{/*******************  Bit definition for TIM\_OR register  *********************/}}
\DoxyCodeLine{6610 \textcolor{preprocessor}{\#define TIM\_OR\_TI1\_RMP\_Pos        (0U)                                          }}
\DoxyCodeLine{6611 \textcolor{preprocessor}{\#define TIM\_OR\_TI1\_RMP\_Msk        (0x3UL << TIM\_OR\_TI1\_RMP\_Pos)                 }}
\DoxyCodeLine{6612 \textcolor{preprocessor}{\#define TIM\_OR\_TI1\_RMP            TIM\_OR\_TI1\_RMP\_Msk                           }}
\DoxyCodeLine{6613 \textcolor{preprocessor}{\#define TIM\_OR\_TI1\_RMP\_0          (0x1UL << TIM\_OR\_TI1\_RMP\_Pos)                 }}
\DoxyCodeLine{6614 \textcolor{preprocessor}{\#define TIM\_OR\_TI1\_RMP\_1          (0x2UL << TIM\_OR\_TI1\_RMP\_Pos)                 }}
\DoxyCodeLine{6616 \textcolor{preprocessor}{\#define TIM\_OR\_TI4\_RMP\_Pos        (6U)                                         }}
\DoxyCodeLine{6617 \textcolor{preprocessor}{\#define TIM\_OR\_TI4\_RMP\_Msk        (0x3UL << TIM\_OR\_TI4\_RMP\_Pos)                 }}
\DoxyCodeLine{6618 \textcolor{preprocessor}{\#define TIM\_OR\_TI4\_RMP            TIM\_OR\_TI4\_RMP\_Msk                           }}
\DoxyCodeLine{6619 \textcolor{preprocessor}{\#define TIM\_OR\_TI4\_RMP\_0          (0x1UL << TIM\_OR\_TI4\_RMP\_Pos)                 }}
\DoxyCodeLine{6620 \textcolor{preprocessor}{\#define TIM\_OR\_TI4\_RMP\_1          (0x2UL << TIM\_OR\_TI4\_RMP\_Pos)                 }}
\DoxyCodeLine{6621 \textcolor{preprocessor}{\#define TIM\_OR\_ITR1\_RMP\_Pos       (10U)                                        }}
\DoxyCodeLine{6622 \textcolor{preprocessor}{\#define TIM\_OR\_ITR1\_RMP\_Msk       (0x3UL << TIM\_OR\_ITR1\_RMP\_Pos)                }}
\DoxyCodeLine{6623 \textcolor{preprocessor}{\#define TIM\_OR\_ITR1\_RMP           TIM\_OR\_ITR1\_RMP\_Msk                          }}
\DoxyCodeLine{6624 \textcolor{preprocessor}{\#define TIM\_OR\_ITR1\_RMP\_0         (0x1UL << TIM\_OR\_ITR1\_RMP\_Pos)                }}
\DoxyCodeLine{6625 \textcolor{preprocessor}{\#define TIM\_OR\_ITR1\_RMP\_1         (0x2UL << TIM\_OR\_ITR1\_RMP\_Pos)                }}
\DoxyCodeLine{6628 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{6629 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{6630 \textcolor{comment}{/*         Universal Synchronous Asynchronous Receiver Transmitter            */}}
\DoxyCodeLine{6631 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{6632 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{6633 \textcolor{comment}{/*******************  Bit definition for USART\_SR register  *******************/}}
\DoxyCodeLine{6634 \textcolor{preprocessor}{\#define USART\_SR\_PE\_Pos               (0U)                                     }}
\DoxyCodeLine{6635 \textcolor{preprocessor}{\#define USART\_SR\_PE\_Msk               (0x1UL << USART\_SR\_PE\_Pos)                }}
\DoxyCodeLine{6636 \textcolor{preprocessor}{\#define USART\_SR\_PE                   USART\_SR\_PE\_Msk                          }}
\DoxyCodeLine{6637 \textcolor{preprocessor}{\#define USART\_SR\_FE\_Pos               (1U)                                     }}
\DoxyCodeLine{6638 \textcolor{preprocessor}{\#define USART\_SR\_FE\_Msk               (0x1UL << USART\_SR\_FE\_Pos)                }}
\DoxyCodeLine{6639 \textcolor{preprocessor}{\#define USART\_SR\_FE                   USART\_SR\_FE\_Msk                          }}
\DoxyCodeLine{6640 \textcolor{preprocessor}{\#define USART\_SR\_NE\_Pos               (2U)                                     }}
\DoxyCodeLine{6641 \textcolor{preprocessor}{\#define USART\_SR\_NE\_Msk               (0x1UL << USART\_SR\_NE\_Pos)                }}
\DoxyCodeLine{6642 \textcolor{preprocessor}{\#define USART\_SR\_NE                   USART\_SR\_NE\_Msk                          }}
\DoxyCodeLine{6643 \textcolor{preprocessor}{\#define USART\_SR\_ORE\_Pos              (3U)                                     }}
\DoxyCodeLine{6644 \textcolor{preprocessor}{\#define USART\_SR\_ORE\_Msk              (0x1UL << USART\_SR\_ORE\_Pos)               }}
\DoxyCodeLine{6645 \textcolor{preprocessor}{\#define USART\_SR\_ORE                  USART\_SR\_ORE\_Msk                         }}
\DoxyCodeLine{6646 \textcolor{preprocessor}{\#define USART\_SR\_IDLE\_Pos             (4U)                                     }}
\DoxyCodeLine{6647 \textcolor{preprocessor}{\#define USART\_SR\_IDLE\_Msk             (0x1UL << USART\_SR\_IDLE\_Pos)              }}
\DoxyCodeLine{6648 \textcolor{preprocessor}{\#define USART\_SR\_IDLE                 USART\_SR\_IDLE\_Msk                        }}
\DoxyCodeLine{6649 \textcolor{preprocessor}{\#define USART\_SR\_RXNE\_Pos             (5U)                                     }}
\DoxyCodeLine{6650 \textcolor{preprocessor}{\#define USART\_SR\_RXNE\_Msk             (0x1UL << USART\_SR\_RXNE\_Pos)              }}
\DoxyCodeLine{6651 \textcolor{preprocessor}{\#define USART\_SR\_RXNE                 USART\_SR\_RXNE\_Msk                        }}
\DoxyCodeLine{6652 \textcolor{preprocessor}{\#define USART\_SR\_TC\_Pos               (6U)                                     }}
\DoxyCodeLine{6653 \textcolor{preprocessor}{\#define USART\_SR\_TC\_Msk               (0x1UL << USART\_SR\_TC\_Pos)                }}
\DoxyCodeLine{6654 \textcolor{preprocessor}{\#define USART\_SR\_TC                   USART\_SR\_TC\_Msk                          }}
\DoxyCodeLine{6655 \textcolor{preprocessor}{\#define USART\_SR\_TXE\_Pos              (7U)                                     }}
\DoxyCodeLine{6656 \textcolor{preprocessor}{\#define USART\_SR\_TXE\_Msk              (0x1UL << USART\_SR\_TXE\_Pos)               }}
\DoxyCodeLine{6657 \textcolor{preprocessor}{\#define USART\_SR\_TXE                  USART\_SR\_TXE\_Msk                         }}
\DoxyCodeLine{6658 \textcolor{preprocessor}{\#define USART\_SR\_LBD\_Pos              (8U)                                     }}
\DoxyCodeLine{6659 \textcolor{preprocessor}{\#define USART\_SR\_LBD\_Msk              (0x1UL << USART\_SR\_LBD\_Pos)               }}
\DoxyCodeLine{6660 \textcolor{preprocessor}{\#define USART\_SR\_LBD                  USART\_SR\_LBD\_Msk                         }}
\DoxyCodeLine{6661 \textcolor{preprocessor}{\#define USART\_SR\_CTS\_Pos              (9U)                                     }}
\DoxyCodeLine{6662 \textcolor{preprocessor}{\#define USART\_SR\_CTS\_Msk              (0x1UL << USART\_SR\_CTS\_Pos)               }}
\DoxyCodeLine{6663 \textcolor{preprocessor}{\#define USART\_SR\_CTS                  USART\_SR\_CTS\_Msk                         }}
\DoxyCodeLine{6665 \textcolor{comment}{/*******************  Bit definition for USART\_DR register  *******************/}}
\DoxyCodeLine{6666 \textcolor{preprocessor}{\#define USART\_DR\_DR\_Pos               (0U)                                     }}
\DoxyCodeLine{6667 \textcolor{preprocessor}{\#define USART\_DR\_DR\_Msk               (0x1FFUL << USART\_DR\_DR\_Pos)              }}
\DoxyCodeLine{6668 \textcolor{preprocessor}{\#define USART\_DR\_DR                   USART\_DR\_DR\_Msk                          }}
\DoxyCodeLine{6670 \textcolor{comment}{/******************  Bit definition for USART\_BRR register  *******************/}}
\DoxyCodeLine{6671 \textcolor{preprocessor}{\#define USART\_BRR\_DIV\_Fraction\_Pos    (0U)                                     }}
\DoxyCodeLine{6672 \textcolor{preprocessor}{\#define USART\_BRR\_DIV\_Fraction\_Msk    (0xFUL << USART\_BRR\_DIV\_Fraction\_Pos)     }}
\DoxyCodeLine{6673 \textcolor{preprocessor}{\#define USART\_BRR\_DIV\_Fraction        USART\_BRR\_DIV\_Fraction\_Msk               }}
\DoxyCodeLine{6674 \textcolor{preprocessor}{\#define USART\_BRR\_DIV\_Mantissa\_Pos    (4U)                                     }}
\DoxyCodeLine{6675 \textcolor{preprocessor}{\#define USART\_BRR\_DIV\_Mantissa\_Msk    (0xFFFUL << USART\_BRR\_DIV\_Mantissa\_Pos)   }}
\DoxyCodeLine{6676 \textcolor{preprocessor}{\#define USART\_BRR\_DIV\_Mantissa        USART\_BRR\_DIV\_Mantissa\_Msk               }}
\DoxyCodeLine{6678 \textcolor{comment}{/******************  Bit definition for USART\_CR1 register  *******************/}}
\DoxyCodeLine{6679 \textcolor{preprocessor}{\#define USART\_CR1\_SBK\_Pos             (0U)                                     }}
\DoxyCodeLine{6680 \textcolor{preprocessor}{\#define USART\_CR1\_SBK\_Msk             (0x1UL << USART\_CR1\_SBK\_Pos)              }}
\DoxyCodeLine{6681 \textcolor{preprocessor}{\#define USART\_CR1\_SBK                 USART\_CR1\_SBK\_Msk                        }}
\DoxyCodeLine{6682 \textcolor{preprocessor}{\#define USART\_CR1\_RWU\_Pos             (1U)                                     }}
\DoxyCodeLine{6683 \textcolor{preprocessor}{\#define USART\_CR1\_RWU\_Msk             (0x1UL << USART\_CR1\_RWU\_Pos)              }}
\DoxyCodeLine{6684 \textcolor{preprocessor}{\#define USART\_CR1\_RWU                 USART\_CR1\_RWU\_Msk                        }}
\DoxyCodeLine{6685 \textcolor{preprocessor}{\#define USART\_CR1\_RE\_Pos              (2U)                                     }}
\DoxyCodeLine{6686 \textcolor{preprocessor}{\#define USART\_CR1\_RE\_Msk              (0x1UL << USART\_CR1\_RE\_Pos)               }}
\DoxyCodeLine{6687 \textcolor{preprocessor}{\#define USART\_CR1\_RE                  USART\_CR1\_RE\_Msk                         }}
\DoxyCodeLine{6688 \textcolor{preprocessor}{\#define USART\_CR1\_TE\_Pos              (3U)                                     }}
\DoxyCodeLine{6689 \textcolor{preprocessor}{\#define USART\_CR1\_TE\_Msk              (0x1UL << USART\_CR1\_TE\_Pos)               }}
\DoxyCodeLine{6690 \textcolor{preprocessor}{\#define USART\_CR1\_TE                  USART\_CR1\_TE\_Msk                         }}
\DoxyCodeLine{6691 \textcolor{preprocessor}{\#define USART\_CR1\_IDLEIE\_Pos          (4U)                                     }}
\DoxyCodeLine{6692 \textcolor{preprocessor}{\#define USART\_CR1\_IDLEIE\_Msk          (0x1UL << USART\_CR1\_IDLEIE\_Pos)           }}
\DoxyCodeLine{6693 \textcolor{preprocessor}{\#define USART\_CR1\_IDLEIE              USART\_CR1\_IDLEIE\_Msk                     }}
\DoxyCodeLine{6694 \textcolor{preprocessor}{\#define USART\_CR1\_RXNEIE\_Pos          (5U)                                     }}
\DoxyCodeLine{6695 \textcolor{preprocessor}{\#define USART\_CR1\_RXNEIE\_Msk          (0x1UL << USART\_CR1\_RXNEIE\_Pos)           }}
\DoxyCodeLine{6696 \textcolor{preprocessor}{\#define USART\_CR1\_RXNEIE              USART\_CR1\_RXNEIE\_Msk                     }}
\DoxyCodeLine{6697 \textcolor{preprocessor}{\#define USART\_CR1\_TCIE\_Pos            (6U)                                     }}
\DoxyCodeLine{6698 \textcolor{preprocessor}{\#define USART\_CR1\_TCIE\_Msk            (0x1UL << USART\_CR1\_TCIE\_Pos)             }}
\DoxyCodeLine{6699 \textcolor{preprocessor}{\#define USART\_CR1\_TCIE                USART\_CR1\_TCIE\_Msk                       }}
\DoxyCodeLine{6700 \textcolor{preprocessor}{\#define USART\_CR1\_TXEIE\_Pos           (7U)                                     }}
\DoxyCodeLine{6701 \textcolor{preprocessor}{\#define USART\_CR1\_TXEIE\_Msk           (0x1UL << USART\_CR1\_TXEIE\_Pos)            }}
\DoxyCodeLine{6702 \textcolor{preprocessor}{\#define USART\_CR1\_TXEIE               USART\_CR1\_TXEIE\_Msk                      }}
\DoxyCodeLine{6703 \textcolor{preprocessor}{\#define USART\_CR1\_PEIE\_Pos            (8U)                                     }}
\DoxyCodeLine{6704 \textcolor{preprocessor}{\#define USART\_CR1\_PEIE\_Msk            (0x1UL << USART\_CR1\_PEIE\_Pos)             }}
\DoxyCodeLine{6705 \textcolor{preprocessor}{\#define USART\_CR1\_PEIE                USART\_CR1\_PEIE\_Msk                       }}
\DoxyCodeLine{6706 \textcolor{preprocessor}{\#define USART\_CR1\_PS\_Pos              (9U)                                     }}
\DoxyCodeLine{6707 \textcolor{preprocessor}{\#define USART\_CR1\_PS\_Msk              (0x1UL << USART\_CR1\_PS\_Pos)               }}
\DoxyCodeLine{6708 \textcolor{preprocessor}{\#define USART\_CR1\_PS                  USART\_CR1\_PS\_Msk                         }}
\DoxyCodeLine{6709 \textcolor{preprocessor}{\#define USART\_CR1\_PCE\_Pos             (10U)                                    }}
\DoxyCodeLine{6710 \textcolor{preprocessor}{\#define USART\_CR1\_PCE\_Msk             (0x1UL << USART\_CR1\_PCE\_Pos)              }}
\DoxyCodeLine{6711 \textcolor{preprocessor}{\#define USART\_CR1\_PCE                 USART\_CR1\_PCE\_Msk                        }}
\DoxyCodeLine{6712 \textcolor{preprocessor}{\#define USART\_CR1\_WAKE\_Pos            (11U)                                    }}
\DoxyCodeLine{6713 \textcolor{preprocessor}{\#define USART\_CR1\_WAKE\_Msk            (0x1UL << USART\_CR1\_WAKE\_Pos)             }}
\DoxyCodeLine{6714 \textcolor{preprocessor}{\#define USART\_CR1\_WAKE                USART\_CR1\_WAKE\_Msk                       }}
\DoxyCodeLine{6715 \textcolor{preprocessor}{\#define USART\_CR1\_M\_Pos               (12U)                                    }}
\DoxyCodeLine{6716 \textcolor{preprocessor}{\#define USART\_CR1\_M\_Msk               (0x1UL << USART\_CR1\_M\_Pos)                }}
\DoxyCodeLine{6717 \textcolor{preprocessor}{\#define USART\_CR1\_M                   USART\_CR1\_M\_Msk                          }}
\DoxyCodeLine{6718 \textcolor{preprocessor}{\#define USART\_CR1\_UE\_Pos              (13U)                                    }}
\DoxyCodeLine{6719 \textcolor{preprocessor}{\#define USART\_CR1\_UE\_Msk              (0x1UL << USART\_CR1\_UE\_Pos)               }}
\DoxyCodeLine{6720 \textcolor{preprocessor}{\#define USART\_CR1\_UE                  USART\_CR1\_UE\_Msk                         }}
\DoxyCodeLine{6721 \textcolor{preprocessor}{\#define USART\_CR1\_OVER8\_Pos           (15U)                                    }}
\DoxyCodeLine{6722 \textcolor{preprocessor}{\#define USART\_CR1\_OVER8\_Msk           (0x1UL << USART\_CR1\_OVER8\_Pos)            }}
\DoxyCodeLine{6723 \textcolor{preprocessor}{\#define USART\_CR1\_OVER8               USART\_CR1\_OVER8\_Msk                      }}
\DoxyCodeLine{6725 \textcolor{comment}{/******************  Bit definition for USART\_CR2 register  *******************/}}
\DoxyCodeLine{6726 \textcolor{preprocessor}{\#define USART\_CR2\_ADD\_Pos             (0U)                                     }}
\DoxyCodeLine{6727 \textcolor{preprocessor}{\#define USART\_CR2\_ADD\_Msk             (0xFUL << USART\_CR2\_ADD\_Pos)              }}
\DoxyCodeLine{6728 \textcolor{preprocessor}{\#define USART\_CR2\_ADD                 USART\_CR2\_ADD\_Msk                        }}
\DoxyCodeLine{6729 \textcolor{preprocessor}{\#define USART\_CR2\_LBDL\_Pos            (5U)                                     }}
\DoxyCodeLine{6730 \textcolor{preprocessor}{\#define USART\_CR2\_LBDL\_Msk            (0x1UL << USART\_CR2\_LBDL\_Pos)             }}
\DoxyCodeLine{6731 \textcolor{preprocessor}{\#define USART\_CR2\_LBDL                USART\_CR2\_LBDL\_Msk                       }}
\DoxyCodeLine{6732 \textcolor{preprocessor}{\#define USART\_CR2\_LBDIE\_Pos           (6U)                                     }}
\DoxyCodeLine{6733 \textcolor{preprocessor}{\#define USART\_CR2\_LBDIE\_Msk           (0x1UL << USART\_CR2\_LBDIE\_Pos)            }}
\DoxyCodeLine{6734 \textcolor{preprocessor}{\#define USART\_CR2\_LBDIE               USART\_CR2\_LBDIE\_Msk                      }}
\DoxyCodeLine{6735 \textcolor{preprocessor}{\#define USART\_CR2\_LBCL\_Pos            (8U)                                     }}
\DoxyCodeLine{6736 \textcolor{preprocessor}{\#define USART\_CR2\_LBCL\_Msk            (0x1UL << USART\_CR2\_LBCL\_Pos)             }}
\DoxyCodeLine{6737 \textcolor{preprocessor}{\#define USART\_CR2\_LBCL                USART\_CR2\_LBCL\_Msk                       }}
\DoxyCodeLine{6738 \textcolor{preprocessor}{\#define USART\_CR2\_CPHA\_Pos            (9U)                                     }}
\DoxyCodeLine{6739 \textcolor{preprocessor}{\#define USART\_CR2\_CPHA\_Msk            (0x1UL << USART\_CR2\_CPHA\_Pos)             }}
\DoxyCodeLine{6740 \textcolor{preprocessor}{\#define USART\_CR2\_CPHA                USART\_CR2\_CPHA\_Msk                       }}
\DoxyCodeLine{6741 \textcolor{preprocessor}{\#define USART\_CR2\_CPOL\_Pos            (10U)                                    }}
\DoxyCodeLine{6742 \textcolor{preprocessor}{\#define USART\_CR2\_CPOL\_Msk            (0x1UL << USART\_CR2\_CPOL\_Pos)             }}
\DoxyCodeLine{6743 \textcolor{preprocessor}{\#define USART\_CR2\_CPOL                USART\_CR2\_CPOL\_Msk                       }}
\DoxyCodeLine{6744 \textcolor{preprocessor}{\#define USART\_CR2\_CLKEN\_Pos           (11U)                                    }}
\DoxyCodeLine{6745 \textcolor{preprocessor}{\#define USART\_CR2\_CLKEN\_Msk           (0x1UL << USART\_CR2\_CLKEN\_Pos)            }}
\DoxyCodeLine{6746 \textcolor{preprocessor}{\#define USART\_CR2\_CLKEN               USART\_CR2\_CLKEN\_Msk                      }}
\DoxyCodeLine{6748 \textcolor{preprocessor}{\#define USART\_CR2\_STOP\_Pos            (12U)                                    }}
\DoxyCodeLine{6749 \textcolor{preprocessor}{\#define USART\_CR2\_STOP\_Msk            (0x3UL << USART\_CR2\_STOP\_Pos)             }}
\DoxyCodeLine{6750 \textcolor{preprocessor}{\#define USART\_CR2\_STOP                USART\_CR2\_STOP\_Msk                       }}
\DoxyCodeLine{6751 \textcolor{preprocessor}{\#define USART\_CR2\_STOP\_0              (0x1UL << USART\_CR2\_STOP\_Pos)             }}
\DoxyCodeLine{6752 \textcolor{preprocessor}{\#define USART\_CR2\_STOP\_1              (0x2UL << USART\_CR2\_STOP\_Pos)             }}
\DoxyCodeLine{6754 \textcolor{preprocessor}{\#define USART\_CR2\_LINEN\_Pos           (14U)                                    }}
\DoxyCodeLine{6755 \textcolor{preprocessor}{\#define USART\_CR2\_LINEN\_Msk           (0x1UL << USART\_CR2\_LINEN\_Pos)            }}
\DoxyCodeLine{6756 \textcolor{preprocessor}{\#define USART\_CR2\_LINEN               USART\_CR2\_LINEN\_Msk                      }}
\DoxyCodeLine{6758 \textcolor{comment}{/******************  Bit definition for USART\_CR3 register  *******************/}}
\DoxyCodeLine{6759 \textcolor{preprocessor}{\#define USART\_CR3\_EIE\_Pos             (0U)                                     }}
\DoxyCodeLine{6760 \textcolor{preprocessor}{\#define USART\_CR3\_EIE\_Msk             (0x1UL << USART\_CR3\_EIE\_Pos)              }}
\DoxyCodeLine{6761 \textcolor{preprocessor}{\#define USART\_CR3\_EIE                 USART\_CR3\_EIE\_Msk                        }}
\DoxyCodeLine{6762 \textcolor{preprocessor}{\#define USART\_CR3\_IREN\_Pos            (1U)                                     }}
\DoxyCodeLine{6763 \textcolor{preprocessor}{\#define USART\_CR3\_IREN\_Msk            (0x1UL << USART\_CR3\_IREN\_Pos)             }}
\DoxyCodeLine{6764 \textcolor{preprocessor}{\#define USART\_CR3\_IREN                USART\_CR3\_IREN\_Msk                       }}
\DoxyCodeLine{6765 \textcolor{preprocessor}{\#define USART\_CR3\_IRLP\_Pos            (2U)                                     }}
\DoxyCodeLine{6766 \textcolor{preprocessor}{\#define USART\_CR3\_IRLP\_Msk            (0x1UL << USART\_CR3\_IRLP\_Pos)             }}
\DoxyCodeLine{6767 \textcolor{preprocessor}{\#define USART\_CR3\_IRLP                USART\_CR3\_IRLP\_Msk                       }}
\DoxyCodeLine{6768 \textcolor{preprocessor}{\#define USART\_CR3\_HDSEL\_Pos           (3U)                                     }}
\DoxyCodeLine{6769 \textcolor{preprocessor}{\#define USART\_CR3\_HDSEL\_Msk           (0x1UL << USART\_CR3\_HDSEL\_Pos)            }}
\DoxyCodeLine{6770 \textcolor{preprocessor}{\#define USART\_CR3\_HDSEL               USART\_CR3\_HDSEL\_Msk                      }}
\DoxyCodeLine{6771 \textcolor{preprocessor}{\#define USART\_CR3\_NACK\_Pos            (4U)                                     }}
\DoxyCodeLine{6772 \textcolor{preprocessor}{\#define USART\_CR3\_NACK\_Msk            (0x1UL << USART\_CR3\_NACK\_Pos)             }}
\DoxyCodeLine{6773 \textcolor{preprocessor}{\#define USART\_CR3\_NACK                USART\_CR3\_NACK\_Msk                       }}
\DoxyCodeLine{6774 \textcolor{preprocessor}{\#define USART\_CR3\_SCEN\_Pos            (5U)                                     }}
\DoxyCodeLine{6775 \textcolor{preprocessor}{\#define USART\_CR3\_SCEN\_Msk            (0x1UL << USART\_CR3\_SCEN\_Pos)             }}
\DoxyCodeLine{6776 \textcolor{preprocessor}{\#define USART\_CR3\_SCEN                USART\_CR3\_SCEN\_Msk                       }}
\DoxyCodeLine{6777 \textcolor{preprocessor}{\#define USART\_CR3\_DMAR\_Pos            (6U)                                     }}
\DoxyCodeLine{6778 \textcolor{preprocessor}{\#define USART\_CR3\_DMAR\_Msk            (0x1UL << USART\_CR3\_DMAR\_Pos)             }}
\DoxyCodeLine{6779 \textcolor{preprocessor}{\#define USART\_CR3\_DMAR                USART\_CR3\_DMAR\_Msk                       }}
\DoxyCodeLine{6780 \textcolor{preprocessor}{\#define USART\_CR3\_DMAT\_Pos            (7U)                                     }}
\DoxyCodeLine{6781 \textcolor{preprocessor}{\#define USART\_CR3\_DMAT\_Msk            (0x1UL << USART\_CR3\_DMAT\_Pos)             }}
\DoxyCodeLine{6782 \textcolor{preprocessor}{\#define USART\_CR3\_DMAT                USART\_CR3\_DMAT\_Msk                       }}
\DoxyCodeLine{6783 \textcolor{preprocessor}{\#define USART\_CR3\_RTSE\_Pos            (8U)                                     }}
\DoxyCodeLine{6784 \textcolor{preprocessor}{\#define USART\_CR3\_RTSE\_Msk            (0x1UL << USART\_CR3\_RTSE\_Pos)             }}
\DoxyCodeLine{6785 \textcolor{preprocessor}{\#define USART\_CR3\_RTSE                USART\_CR3\_RTSE\_Msk                       }}
\DoxyCodeLine{6786 \textcolor{preprocessor}{\#define USART\_CR3\_CTSE\_Pos            (9U)                                     }}
\DoxyCodeLine{6787 \textcolor{preprocessor}{\#define USART\_CR3\_CTSE\_Msk            (0x1UL << USART\_CR3\_CTSE\_Pos)             }}
\DoxyCodeLine{6788 \textcolor{preprocessor}{\#define USART\_CR3\_CTSE                USART\_CR3\_CTSE\_Msk                       }}
\DoxyCodeLine{6789 \textcolor{preprocessor}{\#define USART\_CR3\_CTSIE\_Pos           (10U)                                    }}
\DoxyCodeLine{6790 \textcolor{preprocessor}{\#define USART\_CR3\_CTSIE\_Msk           (0x1UL << USART\_CR3\_CTSIE\_Pos)            }}
\DoxyCodeLine{6791 \textcolor{preprocessor}{\#define USART\_CR3\_CTSIE               USART\_CR3\_CTSIE\_Msk                      }}
\DoxyCodeLine{6792 \textcolor{preprocessor}{\#define USART\_CR3\_ONEBIT\_Pos          (11U)                                    }}
\DoxyCodeLine{6793 \textcolor{preprocessor}{\#define USART\_CR3\_ONEBIT\_Msk          (0x1UL << USART\_CR3\_ONEBIT\_Pos)           }}
\DoxyCodeLine{6794 \textcolor{preprocessor}{\#define USART\_CR3\_ONEBIT              USART\_CR3\_ONEBIT\_Msk                     }}
\DoxyCodeLine{6796 \textcolor{comment}{/******************  Bit definition for USART\_GTPR register  ******************/}}
\DoxyCodeLine{6797 \textcolor{preprocessor}{\#define USART\_GTPR\_PSC\_Pos            (0U)                                     }}
\DoxyCodeLine{6798 \textcolor{preprocessor}{\#define USART\_GTPR\_PSC\_Msk            (0xFFUL << USART\_GTPR\_PSC\_Pos)            }}
\DoxyCodeLine{6799 \textcolor{preprocessor}{\#define USART\_GTPR\_PSC                USART\_GTPR\_PSC\_Msk                       }}
\DoxyCodeLine{6800 \textcolor{preprocessor}{\#define USART\_GTPR\_PSC\_0              (0x01UL << USART\_GTPR\_PSC\_Pos)            }}
\DoxyCodeLine{6801 \textcolor{preprocessor}{\#define USART\_GTPR\_PSC\_1              (0x02UL << USART\_GTPR\_PSC\_Pos)            }}
\DoxyCodeLine{6802 \textcolor{preprocessor}{\#define USART\_GTPR\_PSC\_2              (0x04UL << USART\_GTPR\_PSC\_Pos)            }}
\DoxyCodeLine{6803 \textcolor{preprocessor}{\#define USART\_GTPR\_PSC\_3              (0x08UL << USART\_GTPR\_PSC\_Pos)            }}
\DoxyCodeLine{6804 \textcolor{preprocessor}{\#define USART\_GTPR\_PSC\_4              (0x10UL << USART\_GTPR\_PSC\_Pos)            }}
\DoxyCodeLine{6805 \textcolor{preprocessor}{\#define USART\_GTPR\_PSC\_5              (0x20UL << USART\_GTPR\_PSC\_Pos)            }}
\DoxyCodeLine{6806 \textcolor{preprocessor}{\#define USART\_GTPR\_PSC\_6              (0x40UL << USART\_GTPR\_PSC\_Pos)            }}
\DoxyCodeLine{6807 \textcolor{preprocessor}{\#define USART\_GTPR\_PSC\_7              (0x80UL << USART\_GTPR\_PSC\_Pos)            }}
\DoxyCodeLine{6809 \textcolor{preprocessor}{\#define USART\_GTPR\_GT\_Pos             (8U)                                     }}
\DoxyCodeLine{6810 \textcolor{preprocessor}{\#define USART\_GTPR\_GT\_Msk             (0xFFUL << USART\_GTPR\_GT\_Pos)             }}
\DoxyCodeLine{6811 \textcolor{preprocessor}{\#define USART\_GTPR\_GT                 USART\_GTPR\_GT\_Msk                        }}
\DoxyCodeLine{6813 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{6814 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{6815 \textcolor{comment}{/*                            Window WATCHDOG                                 */}}
\DoxyCodeLine{6816 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{6817 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{6818 \textcolor{comment}{/*******************  Bit definition for WWDG\_CR register  ********************/}}
\DoxyCodeLine{6819 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_Pos           (0U)                                           }}
\DoxyCodeLine{6820 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_Msk           (0x7FUL << WWDG\_CR\_T\_Pos)                       }}
\DoxyCodeLine{6821 \textcolor{preprocessor}{\#define WWDG\_CR\_T               WWDG\_CR\_T\_Msk                                  }}
\DoxyCodeLine{6822 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_0             (0x01UL << WWDG\_CR\_T\_Pos)                       }}
\DoxyCodeLine{6823 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_1             (0x02UL << WWDG\_CR\_T\_Pos)                       }}
\DoxyCodeLine{6824 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_2             (0x04UL << WWDG\_CR\_T\_Pos)                       }}
\DoxyCodeLine{6825 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_3             (0x08UL << WWDG\_CR\_T\_Pos)                       }}
\DoxyCodeLine{6826 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_4             (0x10UL << WWDG\_CR\_T\_Pos)                       }}
\DoxyCodeLine{6827 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_5             (0x20UL << WWDG\_CR\_T\_Pos)                       }}
\DoxyCodeLine{6828 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_6             (0x40UL << WWDG\_CR\_T\_Pos)                       }}
\DoxyCodeLine{6829 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{6830 \textcolor{preprocessor}{\#define  WWDG\_CR\_T0                          WWDG\_CR\_T\_0}}
\DoxyCodeLine{6831 \textcolor{preprocessor}{\#define  WWDG\_CR\_T1                          WWDG\_CR\_T\_1}}
\DoxyCodeLine{6832 \textcolor{preprocessor}{\#define  WWDG\_CR\_T2                          WWDG\_CR\_T\_2}}
\DoxyCodeLine{6833 \textcolor{preprocessor}{\#define  WWDG\_CR\_T3                          WWDG\_CR\_T\_3}}
\DoxyCodeLine{6834 \textcolor{preprocessor}{\#define  WWDG\_CR\_T4                          WWDG\_CR\_T\_4}}
\DoxyCodeLine{6835 \textcolor{preprocessor}{\#define  WWDG\_CR\_T5                          WWDG\_CR\_T\_5}}
\DoxyCodeLine{6836 \textcolor{preprocessor}{\#define  WWDG\_CR\_T6                          WWDG\_CR\_T\_6}}
\DoxyCodeLine{6837 }
\DoxyCodeLine{6838 \textcolor{preprocessor}{\#define WWDG\_CR\_WDGA\_Pos        (7U)                                           }}
\DoxyCodeLine{6839 \textcolor{preprocessor}{\#define WWDG\_CR\_WDGA\_Msk        (0x1UL << WWDG\_CR\_WDGA\_Pos)                     }}
\DoxyCodeLine{6840 \textcolor{preprocessor}{\#define WWDG\_CR\_WDGA            WWDG\_CR\_WDGA\_Msk                               }}
\DoxyCodeLine{6842 \textcolor{comment}{/*******************  Bit definition for WWDG\_CFR register  *******************/}}
\DoxyCodeLine{6843 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_Pos          (0U)                                           }}
\DoxyCodeLine{6844 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_Msk          (0x7FUL << WWDG\_CFR\_W\_Pos)                      }}
\DoxyCodeLine{6845 \textcolor{preprocessor}{\#define WWDG\_CFR\_W              WWDG\_CFR\_W\_Msk                                 }}
\DoxyCodeLine{6846 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_0            (0x01UL << WWDG\_CFR\_W\_Pos)                      }}
\DoxyCodeLine{6847 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_1            (0x02UL << WWDG\_CFR\_W\_Pos)                      }}
\DoxyCodeLine{6848 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_2            (0x04UL << WWDG\_CFR\_W\_Pos)                      }}
\DoxyCodeLine{6849 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_3            (0x08UL << WWDG\_CFR\_W\_Pos)                      }}
\DoxyCodeLine{6850 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_4            (0x10UL << WWDG\_CFR\_W\_Pos)                      }}
\DoxyCodeLine{6851 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_5            (0x20UL << WWDG\_CFR\_W\_Pos)                      }}
\DoxyCodeLine{6852 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_6            (0x40UL << WWDG\_CFR\_W\_Pos)                      }}
\DoxyCodeLine{6853 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{6854 \textcolor{preprocessor}{\#define  WWDG\_CFR\_W0                         WWDG\_CFR\_W\_0}}
\DoxyCodeLine{6855 \textcolor{preprocessor}{\#define  WWDG\_CFR\_W1                         WWDG\_CFR\_W\_1}}
\DoxyCodeLine{6856 \textcolor{preprocessor}{\#define  WWDG\_CFR\_W2                         WWDG\_CFR\_W\_2}}
\DoxyCodeLine{6857 \textcolor{preprocessor}{\#define  WWDG\_CFR\_W3                         WWDG\_CFR\_W\_3}}
\DoxyCodeLine{6858 \textcolor{preprocessor}{\#define  WWDG\_CFR\_W4                         WWDG\_CFR\_W\_4}}
\DoxyCodeLine{6859 \textcolor{preprocessor}{\#define  WWDG\_CFR\_W5                         WWDG\_CFR\_W\_5}}
\DoxyCodeLine{6860 \textcolor{preprocessor}{\#define  WWDG\_CFR\_W6                         WWDG\_CFR\_W\_6}}
\DoxyCodeLine{6861 }
\DoxyCodeLine{6862 \textcolor{preprocessor}{\#define WWDG\_CFR\_WDGTB\_Pos      (7U)                                           }}
\DoxyCodeLine{6863 \textcolor{preprocessor}{\#define WWDG\_CFR\_WDGTB\_Msk      (0x3UL << WWDG\_CFR\_WDGTB\_Pos)                   }}
\DoxyCodeLine{6864 \textcolor{preprocessor}{\#define WWDG\_CFR\_WDGTB          WWDG\_CFR\_WDGTB\_Msk                             }}
\DoxyCodeLine{6865 \textcolor{preprocessor}{\#define WWDG\_CFR\_WDGTB\_0        (0x1UL << WWDG\_CFR\_WDGTB\_Pos)                   }}
\DoxyCodeLine{6866 \textcolor{preprocessor}{\#define WWDG\_CFR\_WDGTB\_1        (0x2UL << WWDG\_CFR\_WDGTB\_Pos)                   }}
\DoxyCodeLine{6867 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{6868 \textcolor{preprocessor}{\#define  WWDG\_CFR\_WDGTB0                     WWDG\_CFR\_WDGTB\_0}}
\DoxyCodeLine{6869 \textcolor{preprocessor}{\#define  WWDG\_CFR\_WDGTB1                     WWDG\_CFR\_WDGTB\_1}}
\DoxyCodeLine{6870 }
\DoxyCodeLine{6871 \textcolor{preprocessor}{\#define WWDG\_CFR\_EWI\_Pos        (9U)                                           }}
\DoxyCodeLine{6872 \textcolor{preprocessor}{\#define WWDG\_CFR\_EWI\_Msk        (0x1UL << WWDG\_CFR\_EWI\_Pos)                     }}
\DoxyCodeLine{6873 \textcolor{preprocessor}{\#define WWDG\_CFR\_EWI            WWDG\_CFR\_EWI\_Msk                               }}
\DoxyCodeLine{6875 \textcolor{comment}{/*******************  Bit definition for WWDG\_SR register  ********************/}}
\DoxyCodeLine{6876 \textcolor{preprocessor}{\#define WWDG\_SR\_EWIF\_Pos        (0U)                                           }}
\DoxyCodeLine{6877 \textcolor{preprocessor}{\#define WWDG\_SR\_EWIF\_Msk        (0x1UL << WWDG\_SR\_EWIF\_Pos)                     }}
\DoxyCodeLine{6878 \textcolor{preprocessor}{\#define WWDG\_SR\_EWIF            WWDG\_SR\_EWIF\_Msk                               }}
\DoxyCodeLine{6881 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{6882 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{6883 \textcolor{comment}{/*                                DBG                                         */}}
\DoxyCodeLine{6884 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{6885 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{6886 \textcolor{comment}{/********************  Bit definition for DBGMCU\_IDCODE register  *************/}}
\DoxyCodeLine{6887 \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_DEV\_ID\_Pos                     (0U)                      }}
\DoxyCodeLine{6888 \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_DEV\_ID\_Msk                     (0xFFFUL << DBGMCU\_IDCODE\_DEV\_ID\_Pos) }}
\DoxyCodeLine{6889 \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_DEV\_ID                         DBGMCU\_IDCODE\_DEV\_ID\_Msk  }}
\DoxyCodeLine{6890 \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_REV\_ID\_Pos                     (16U)                     }}
\DoxyCodeLine{6891 \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_REV\_ID\_Msk                     (0xFFFFUL << DBGMCU\_IDCODE\_REV\_ID\_Pos) }}
\DoxyCodeLine{6892 \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_REV\_ID                         DBGMCU\_IDCODE\_REV\_ID\_Msk  }}
\DoxyCodeLine{6893 }
\DoxyCodeLine{6894 \textcolor{comment}{/********************  Bit definition for DBGMCU\_CR register  *****************/}}
\DoxyCodeLine{6895 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_SLEEP\_Pos                      (0U)                      }}
\DoxyCodeLine{6896 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_SLEEP\_Msk                      (0x1UL << DBGMCU\_CR\_DBG\_SLEEP\_Pos) }}
\DoxyCodeLine{6897 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_SLEEP                          DBGMCU\_CR\_DBG\_SLEEP\_Msk   }}
\DoxyCodeLine{6898 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STOP\_Pos                       (1U)                      }}
\DoxyCodeLine{6899 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STOP\_Msk                       (0x1UL << DBGMCU\_CR\_DBG\_STOP\_Pos) }}
\DoxyCodeLine{6900 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STOP                           DBGMCU\_CR\_DBG\_STOP\_Msk    }}
\DoxyCodeLine{6901 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STANDBY\_Pos                    (2U)                      }}
\DoxyCodeLine{6902 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STANDBY\_Msk                    (0x1UL << DBGMCU\_CR\_DBG\_STANDBY\_Pos) }}
\DoxyCodeLine{6903 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STANDBY                        DBGMCU\_CR\_DBG\_STANDBY\_Msk }}
\DoxyCodeLine{6904 \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_IOEN\_Pos                     (5U)                      }}
\DoxyCodeLine{6905 \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_IOEN\_Msk                     (0x1UL << DBGMCU\_CR\_TRACE\_IOEN\_Pos) }}
\DoxyCodeLine{6906 \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_IOEN                         DBGMCU\_CR\_TRACE\_IOEN\_Msk  }}
\DoxyCodeLine{6907 }
\DoxyCodeLine{6908 \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_MODE\_Pos                     (6U)                      }}
\DoxyCodeLine{6909 \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_MODE\_Msk                     (0x3UL << DBGMCU\_CR\_TRACE\_MODE\_Pos) }}
\DoxyCodeLine{6910 \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_MODE                         DBGMCU\_CR\_TRACE\_MODE\_Msk  }}
\DoxyCodeLine{6911 \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_MODE\_0                       (0x1UL << DBGMCU\_CR\_TRACE\_MODE\_Pos) }}
\DoxyCodeLine{6912 \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_MODE\_1                       (0x2UL << DBGMCU\_CR\_TRACE\_MODE\_Pos) }}
\DoxyCodeLine{6914 \textcolor{comment}{/********************  Bit definition for DBGMCU\_APB1\_FZ register  ************/}}
\DoxyCodeLine{6915 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP\_Pos             (0U)                      }}
\DoxyCodeLine{6916 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP\_Msk             (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP\_Pos) }}
\DoxyCodeLine{6917 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP                 DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP\_Msk }}
\DoxyCodeLine{6918 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP\_Pos             (1U)                      }}
\DoxyCodeLine{6919 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP\_Msk             (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP\_Pos) }}
\DoxyCodeLine{6920 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP                 DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP\_Msk }}
\DoxyCodeLine{6921 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP\_Pos             (2U)                      }}
\DoxyCodeLine{6922 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP\_Msk             (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP\_Pos) }}
\DoxyCodeLine{6923 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP                 DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP\_Msk }}
\DoxyCodeLine{6924 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP\_Pos             (3U)                      }}
\DoxyCodeLine{6925 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP\_Msk             (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP\_Pos) }}
\DoxyCodeLine{6926 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP                 DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP\_Msk }}
\DoxyCodeLine{6927 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP\_Pos              (10U)                     }}
\DoxyCodeLine{6928 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP\_Msk              (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP\_Pos) }}
\DoxyCodeLine{6929 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP                  DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP\_Msk }}
\DoxyCodeLine{6930 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP\_Pos             (11U)                     }}
\DoxyCodeLine{6931 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP\_Msk             (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP\_Pos) }}
\DoxyCodeLine{6932 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP                 DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP\_Msk }}
\DoxyCodeLine{6933 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP\_Pos             (12U)                     }}
\DoxyCodeLine{6934 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP\_Msk             (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP\_Pos) }}
\DoxyCodeLine{6935 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP                 DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP\_Msk }}
\DoxyCodeLine{6936 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT\_Pos    (21U)                     }}
\DoxyCodeLine{6937 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT\_Msk    (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT\_Pos) }}
\DoxyCodeLine{6938 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT        DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT\_Msk }}
\DoxyCodeLine{6939 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT\_Pos    (22U)                     }}
\DoxyCodeLine{6940 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT\_Msk    (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT\_Pos) }}
\DoxyCodeLine{6941 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT        DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT\_Msk }}
\DoxyCodeLine{6942 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT\_Pos    (23U)                     }}
\DoxyCodeLine{6943 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT\_Msk    (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT\_Pos) }}
\DoxyCodeLine{6944 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT        DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT\_Msk }}
\DoxyCodeLine{6945 \textcolor{comment}{/* Old IWDGSTOP bit definition, maintained for legacy purpose */}}
\DoxyCodeLine{6946 \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_IWDEG\_STOP           DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP}}
\DoxyCodeLine{6947 }
\DoxyCodeLine{6948 \textcolor{comment}{/********************  Bit definition for DBGMCU\_APB2\_FZ register  ************/}}
\DoxyCodeLine{6949 \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP\_Pos             (0U)                      }}
\DoxyCodeLine{6950 \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP\_Msk             (0x1UL << DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP\_Pos) }}
\DoxyCodeLine{6951 \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP                 DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP\_Msk }}
\DoxyCodeLine{6952 \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP\_Pos             (16U)                     }}
\DoxyCodeLine{6953 \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP\_Msk             (0x1UL << DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP\_Pos) }}
\DoxyCodeLine{6954 \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP                 DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP\_Msk }}
\DoxyCodeLine{6955 \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM10\_STOP\_Pos            (17U)                     }}
\DoxyCodeLine{6956 \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM10\_STOP\_Msk            (0x1UL << DBGMCU\_APB2\_FZ\_DBG\_TIM10\_STOP\_Pos) }}
\DoxyCodeLine{6957 \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM10\_STOP                DBGMCU\_APB2\_FZ\_DBG\_TIM10\_STOP\_Msk }}
\DoxyCodeLine{6958 \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP\_Pos            (18U)                     }}
\DoxyCodeLine{6959 \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP\_Msk            (0x1UL << DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP\_Pos) }}
\DoxyCodeLine{6960 \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP                DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP\_Msk }}
\DoxyCodeLine{6961 }
\DoxyCodeLine{6962 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{6963 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{6964 \textcolor{comment}{/*                                       USB\_OTG                              */}}
\DoxyCodeLine{6965 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{6966 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{6967 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GOTGCTL register  ***********/}}
\DoxyCodeLine{6968 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_SRQSCS\_Pos               (0U)                          }}
\DoxyCodeLine{6969 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_SRQSCS\_Msk               (0x1UL << USB\_OTG\_GOTGCTL\_SRQSCS\_Pos) }}
\DoxyCodeLine{6970 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_SRQSCS                   USB\_OTG\_GOTGCTL\_SRQSCS\_Msk    }}
\DoxyCodeLine{6971 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_SRQ\_Pos                  (1U)                          }}
\DoxyCodeLine{6972 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_SRQ\_Msk                  (0x1UL << USB\_OTG\_GOTGCTL\_SRQ\_Pos) }}
\DoxyCodeLine{6973 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_SRQ                      USB\_OTG\_GOTGCTL\_SRQ\_Msk       }}
\DoxyCodeLine{6974 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HNGSCS\_Pos               (8U)                          }}
\DoxyCodeLine{6975 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HNGSCS\_Msk               (0x1UL << USB\_OTG\_GOTGCTL\_HNGSCS\_Pos) }}
\DoxyCodeLine{6976 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HNGSCS                   USB\_OTG\_GOTGCTL\_HNGSCS\_Msk    }}
\DoxyCodeLine{6977 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HNPRQ\_Pos                (9U)                          }}
\DoxyCodeLine{6978 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HNPRQ\_Msk                (0x1UL << USB\_OTG\_GOTGCTL\_HNPRQ\_Pos) }}
\DoxyCodeLine{6979 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HNPRQ                    USB\_OTG\_GOTGCTL\_HNPRQ\_Msk     }}
\DoxyCodeLine{6980 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HSHNPEN\_Pos              (10U)                         }}
\DoxyCodeLine{6981 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HSHNPEN\_Msk              (0x1UL << USB\_OTG\_GOTGCTL\_HSHNPEN\_Pos) }}
\DoxyCodeLine{6982 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HSHNPEN                  USB\_OTG\_GOTGCTL\_HSHNPEN\_Msk   }}
\DoxyCodeLine{6983 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_DHNPEN\_Pos               (11U)                         }}
\DoxyCodeLine{6984 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_DHNPEN\_Msk               (0x1UL << USB\_OTG\_GOTGCTL\_DHNPEN\_Pos) }}
\DoxyCodeLine{6985 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_DHNPEN                   USB\_OTG\_GOTGCTL\_DHNPEN\_Msk    }}
\DoxyCodeLine{6986 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_CIDSTS\_Pos               (16U)                         }}
\DoxyCodeLine{6987 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_CIDSTS\_Msk               (0x1UL << USB\_OTG\_GOTGCTL\_CIDSTS\_Pos) }}
\DoxyCodeLine{6988 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_CIDSTS                   USB\_OTG\_GOTGCTL\_CIDSTS\_Msk    }}
\DoxyCodeLine{6989 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_DBCT\_Pos                 (17U)                         }}
\DoxyCodeLine{6990 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_DBCT\_Msk                 (0x1UL << USB\_OTG\_GOTGCTL\_DBCT\_Pos) }}
\DoxyCodeLine{6991 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_DBCT                     USB\_OTG\_GOTGCTL\_DBCT\_Msk      }}
\DoxyCodeLine{6992 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_ASVLD\_Pos                (18U)                         }}
\DoxyCodeLine{6993 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_ASVLD\_Msk                (0x1UL << USB\_OTG\_GOTGCTL\_ASVLD\_Pos) }}
\DoxyCodeLine{6994 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_ASVLD                    USB\_OTG\_GOTGCTL\_ASVLD\_Msk     }}
\DoxyCodeLine{6995 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_BSVLD\_Pos                (19U)                         }}
\DoxyCodeLine{6996 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_BSVLD\_Msk                (0x1UL << USB\_OTG\_GOTGCTL\_BSVLD\_Pos) }}
\DoxyCodeLine{6997 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_BSVLD                    USB\_OTG\_GOTGCTL\_BSVLD\_Msk     }}
\DoxyCodeLine{6999 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HCFG register  ********************/}}
\DoxyCodeLine{7000 }
\DoxyCodeLine{7001 \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSPCS\_Pos                 (0U)                          }}
\DoxyCodeLine{7002 \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSPCS\_Msk                 (0x3UL << USB\_OTG\_HCFG\_FSLSPCS\_Pos) }}
\DoxyCodeLine{7003 \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSPCS                     USB\_OTG\_HCFG\_FSLSPCS\_Msk      }}
\DoxyCodeLine{7004 \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSPCS\_0                   (0x1UL << USB\_OTG\_HCFG\_FSLSPCS\_Pos) }}
\DoxyCodeLine{7005 \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSPCS\_1                   (0x2UL << USB\_OTG\_HCFG\_FSLSPCS\_Pos) }}
\DoxyCodeLine{7006 \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSS\_Pos                   (2U)                          }}
\DoxyCodeLine{7007 \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSS\_Msk                   (0x1UL << USB\_OTG\_HCFG\_FSLSS\_Pos) }}
\DoxyCodeLine{7008 \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSS                       USB\_OTG\_HCFG\_FSLSS\_Msk        }}
\DoxyCodeLine{7010 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DCFG register  ********************/}}
\DoxyCodeLine{7011 }
\DoxyCodeLine{7012 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DSPD\_Pos                    (0U)                          }}
\DoxyCodeLine{7013 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DSPD\_Msk                    (0x3UL << USB\_OTG\_DCFG\_DSPD\_Pos) }}
\DoxyCodeLine{7014 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DSPD                        USB\_OTG\_DCFG\_DSPD\_Msk         }}
\DoxyCodeLine{7015 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DSPD\_0                      (0x1UL << USB\_OTG\_DCFG\_DSPD\_Pos) }}
\DoxyCodeLine{7016 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DSPD\_1                      (0x2UL << USB\_OTG\_DCFG\_DSPD\_Pos) }}
\DoxyCodeLine{7017 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_NZLSOHSK\_Pos                (2U)                          }}
\DoxyCodeLine{7018 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_NZLSOHSK\_Msk                (0x1UL << USB\_OTG\_DCFG\_NZLSOHSK\_Pos) }}
\DoxyCodeLine{7019 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_NZLSOHSK                    USB\_OTG\_DCFG\_NZLSOHSK\_Msk     }}
\DoxyCodeLine{7021 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_Pos                     (4U)                          }}
\DoxyCodeLine{7022 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_Msk                     (0x7FUL << USB\_OTG\_DCFG\_DAD\_Pos) }}
\DoxyCodeLine{7023 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD                         USB\_OTG\_DCFG\_DAD\_Msk          }}
\DoxyCodeLine{7024 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_0                       (0x01UL << USB\_OTG\_DCFG\_DAD\_Pos) }}
\DoxyCodeLine{7025 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_1                       (0x02UL << USB\_OTG\_DCFG\_DAD\_Pos) }}
\DoxyCodeLine{7026 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_2                       (0x04UL << USB\_OTG\_DCFG\_DAD\_Pos) }}
\DoxyCodeLine{7027 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_3                       (0x08UL << USB\_OTG\_DCFG\_DAD\_Pos) }}
\DoxyCodeLine{7028 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_4                       (0x10UL << USB\_OTG\_DCFG\_DAD\_Pos) }}
\DoxyCodeLine{7029 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_5                       (0x20UL << USB\_OTG\_DCFG\_DAD\_Pos) }}
\DoxyCodeLine{7030 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_6                       (0x40UL << USB\_OTG\_DCFG\_DAD\_Pos) }}
\DoxyCodeLine{7032 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PFIVL\_Pos                   (11U)                         }}
\DoxyCodeLine{7033 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PFIVL\_Msk                   (0x3UL << USB\_OTG\_DCFG\_PFIVL\_Pos) }}
\DoxyCodeLine{7034 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PFIVL                       USB\_OTG\_DCFG\_PFIVL\_Msk        }}
\DoxyCodeLine{7035 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PFIVL\_0                     (0x1UL << USB\_OTG\_DCFG\_PFIVL\_Pos) }}
\DoxyCodeLine{7036 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PFIVL\_1                     (0x2UL << USB\_OTG\_DCFG\_PFIVL\_Pos) }}
\DoxyCodeLine{7038 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_XCVRDLY\_Pos                 (14U)                         }}
\DoxyCodeLine{7039 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_XCVRDLY\_Msk                 (0x1UL << USB\_OTG\_DCFG\_XCVRDLY\_Pos) }}
\DoxyCodeLine{7040 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_XCVRDLY                     USB\_OTG\_DCFG\_XCVRDLY\_Msk        }}
\DoxyCodeLine{7042 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_ERRATIM\_Pos                 (15U)                         }}
\DoxyCodeLine{7043 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_ERRATIM\_Msk                 (0x1UL << USB\_OTG\_DCFG\_ERRATIM\_Pos) }}
\DoxyCodeLine{7044 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_ERRATIM                     USB\_OTG\_DCFG\_ERRATIM\_Msk        }}
\DoxyCodeLine{7046 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PERSCHIVL\_Pos               (24U)                         }}
\DoxyCodeLine{7047 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PERSCHIVL\_Msk               (0x3UL << USB\_OTG\_DCFG\_PERSCHIVL\_Pos) }}
\DoxyCodeLine{7048 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PERSCHIVL                   USB\_OTG\_DCFG\_PERSCHIVL\_Msk    }}
\DoxyCodeLine{7049 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PERSCHIVL\_0                 (0x1UL << USB\_OTG\_DCFG\_PERSCHIVL\_Pos) }}
\DoxyCodeLine{7050 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PERSCHIVL\_1                 (0x2UL << USB\_OTG\_DCFG\_PERSCHIVL\_Pos) }}
\DoxyCodeLine{7052 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_PCGCR register  ********************/}}
\DoxyCodeLine{7053 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_STPPCLK\_Pos                (0U)                          }}
\DoxyCodeLine{7054 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_STPPCLK\_Msk                (0x1UL << USB\_OTG\_PCGCR\_STPPCLK\_Pos) }}
\DoxyCodeLine{7055 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_STPPCLK                    USB\_OTG\_PCGCR\_STPPCLK\_Msk     }}
\DoxyCodeLine{7056 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_GATEHCLK\_Pos               (1U)                          }}
\DoxyCodeLine{7057 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_GATEHCLK\_Msk               (0x1UL << USB\_OTG\_PCGCR\_GATEHCLK\_Pos) }}
\DoxyCodeLine{7058 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_GATEHCLK                   USB\_OTG\_PCGCR\_GATEHCLK\_Msk    }}
\DoxyCodeLine{7059 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_PHYSUSP\_Pos                (4U)                          }}
\DoxyCodeLine{7060 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_PHYSUSP\_Msk                (0x1UL << USB\_OTG\_PCGCR\_PHYSUSP\_Pos) }}
\DoxyCodeLine{7061 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_PHYSUSP                    USB\_OTG\_PCGCR\_PHYSUSP\_Msk     }}
\DoxyCodeLine{7063 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GOTGINT register  ********************/}}
\DoxyCodeLine{7064 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_SEDET\_Pos                (2U)                          }}
\DoxyCodeLine{7065 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_SEDET\_Msk                (0x1UL << USB\_OTG\_GOTGINT\_SEDET\_Pos) }}
\DoxyCodeLine{7066 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_SEDET                    USB\_OTG\_GOTGINT\_SEDET\_Msk     }}
\DoxyCodeLine{7067 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_SRSSCHG\_Pos              (8U)                          }}
\DoxyCodeLine{7068 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_SRSSCHG\_Msk              (0x1UL << USB\_OTG\_GOTGINT\_SRSSCHG\_Pos) }}
\DoxyCodeLine{7069 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_SRSSCHG                  USB\_OTG\_GOTGINT\_SRSSCHG\_Msk   }}
\DoxyCodeLine{7070 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_HNSSCHG\_Pos              (9U)                          }}
\DoxyCodeLine{7071 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_HNSSCHG\_Msk              (0x1UL << USB\_OTG\_GOTGINT\_HNSSCHG\_Pos) }}
\DoxyCodeLine{7072 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_HNSSCHG                  USB\_OTG\_GOTGINT\_HNSSCHG\_Msk   }}
\DoxyCodeLine{7073 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_HNGDET\_Pos               (17U)                         }}
\DoxyCodeLine{7074 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_HNGDET\_Msk               (0x1UL << USB\_OTG\_GOTGINT\_HNGDET\_Pos) }}
\DoxyCodeLine{7075 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_HNGDET                   USB\_OTG\_GOTGINT\_HNGDET\_Msk    }}
\DoxyCodeLine{7076 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_ADTOCHG\_Pos              (18U)                         }}
\DoxyCodeLine{7077 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_ADTOCHG\_Msk              (0x1UL << USB\_OTG\_GOTGINT\_ADTOCHG\_Pos) }}
\DoxyCodeLine{7078 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_ADTOCHG                  USB\_OTG\_GOTGINT\_ADTOCHG\_Msk   }}
\DoxyCodeLine{7079 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_DBCDNE\_Pos               (19U)                         }}
\DoxyCodeLine{7080 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_DBCDNE\_Msk               (0x1UL << USB\_OTG\_GOTGINT\_DBCDNE\_Pos) }}
\DoxyCodeLine{7081 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_DBCDNE                   USB\_OTG\_GOTGINT\_DBCDNE\_Msk    }}
\DoxyCodeLine{7083 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DCTL register  ********************/}}
\DoxyCodeLine{7084 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_RWUSIG\_Pos                  (0U)                          }}
\DoxyCodeLine{7085 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_RWUSIG\_Msk                  (0x1UL << USB\_OTG\_DCTL\_RWUSIG\_Pos) }}
\DoxyCodeLine{7086 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_RWUSIG                      USB\_OTG\_DCTL\_RWUSIG\_Msk       }}
\DoxyCodeLine{7087 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SDIS\_Pos                    (1U)                          }}
\DoxyCodeLine{7088 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SDIS\_Msk                    (0x1UL << USB\_OTG\_DCTL\_SDIS\_Pos) }}
\DoxyCodeLine{7089 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SDIS                        USB\_OTG\_DCTL\_SDIS\_Msk         }}
\DoxyCodeLine{7090 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_GINSTS\_Pos                  (2U)                          }}
\DoxyCodeLine{7091 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_GINSTS\_Msk                  (0x1UL << USB\_OTG\_DCTL\_GINSTS\_Pos) }}
\DoxyCodeLine{7092 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_GINSTS                      USB\_OTG\_DCTL\_GINSTS\_Msk       }}
\DoxyCodeLine{7093 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_GONSTS\_Pos                  (3U)                          }}
\DoxyCodeLine{7094 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_GONSTS\_Msk                  (0x1UL << USB\_OTG\_DCTL\_GONSTS\_Pos) }}
\DoxyCodeLine{7095 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_GONSTS                      USB\_OTG\_DCTL\_GONSTS\_Msk       }}
\DoxyCodeLine{7097 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_TCTL\_Pos                    (4U)                          }}
\DoxyCodeLine{7098 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_TCTL\_Msk                    (0x7UL << USB\_OTG\_DCTL\_TCTL\_Pos) }}
\DoxyCodeLine{7099 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_TCTL                        USB\_OTG\_DCTL\_TCTL\_Msk         }}
\DoxyCodeLine{7100 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_TCTL\_0                      (0x1UL << USB\_OTG\_DCTL\_TCTL\_Pos) }}
\DoxyCodeLine{7101 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_TCTL\_1                      (0x2UL << USB\_OTG\_DCTL\_TCTL\_Pos) }}
\DoxyCodeLine{7102 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_TCTL\_2                      (0x4UL << USB\_OTG\_DCTL\_TCTL\_Pos) }}
\DoxyCodeLine{7103 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SGINAK\_Pos                  (7U)                          }}
\DoxyCodeLine{7104 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SGINAK\_Msk                  (0x1UL << USB\_OTG\_DCTL\_SGINAK\_Pos) }}
\DoxyCodeLine{7105 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SGINAK                      USB\_OTG\_DCTL\_SGINAK\_Msk       }}
\DoxyCodeLine{7106 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_CGINAK\_Pos                  (8U)                          }}
\DoxyCodeLine{7107 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_CGINAK\_Msk                  (0x1UL << USB\_OTG\_DCTL\_CGINAK\_Pos) }}
\DoxyCodeLine{7108 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_CGINAK                      USB\_OTG\_DCTL\_CGINAK\_Msk       }}
\DoxyCodeLine{7109 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SGONAK\_Pos                  (9U)                          }}
\DoxyCodeLine{7110 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SGONAK\_Msk                  (0x1UL << USB\_OTG\_DCTL\_SGONAK\_Pos) }}
\DoxyCodeLine{7111 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SGONAK                      USB\_OTG\_DCTL\_SGONAK\_Msk       }}
\DoxyCodeLine{7112 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_CGONAK\_Pos                  (10U)                         }}
\DoxyCodeLine{7113 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_CGONAK\_Msk                  (0x1UL << USB\_OTG\_DCTL\_CGONAK\_Pos) }}
\DoxyCodeLine{7114 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_CGONAK                      USB\_OTG\_DCTL\_CGONAK\_Msk       }}
\DoxyCodeLine{7115 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_POPRGDNE\_Pos                (11U)                         }}
\DoxyCodeLine{7116 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_POPRGDNE\_Msk                (0x1UL << USB\_OTG\_DCTL\_POPRGDNE\_Pos) }}
\DoxyCodeLine{7117 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_POPRGDNE                    USB\_OTG\_DCTL\_POPRGDNE\_Msk     }}
\DoxyCodeLine{7119 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HFIR register  ********************/}}
\DoxyCodeLine{7120 \textcolor{preprocessor}{\#define USB\_OTG\_HFIR\_FRIVL\_Pos                   (0U)                          }}
\DoxyCodeLine{7121 \textcolor{preprocessor}{\#define USB\_OTG\_HFIR\_FRIVL\_Msk                   (0xFFFFUL << USB\_OTG\_HFIR\_FRIVL\_Pos) }}
\DoxyCodeLine{7122 \textcolor{preprocessor}{\#define USB\_OTG\_HFIR\_FRIVL                       USB\_OTG\_HFIR\_FRIVL\_Msk        }}
\DoxyCodeLine{7124 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HFNUM register  ********************/}}
\DoxyCodeLine{7125 \textcolor{preprocessor}{\#define USB\_OTG\_HFNUM\_FRNUM\_Pos                  (0U)                          }}
\DoxyCodeLine{7126 \textcolor{preprocessor}{\#define USB\_OTG\_HFNUM\_FRNUM\_Msk                  (0xFFFFUL << USB\_OTG\_HFNUM\_FRNUM\_Pos) }}
\DoxyCodeLine{7127 \textcolor{preprocessor}{\#define USB\_OTG\_HFNUM\_FRNUM                      USB\_OTG\_HFNUM\_FRNUM\_Msk       }}
\DoxyCodeLine{7128 \textcolor{preprocessor}{\#define USB\_OTG\_HFNUM\_FTREM\_Pos                  (16U)                         }}
\DoxyCodeLine{7129 \textcolor{preprocessor}{\#define USB\_OTG\_HFNUM\_FTREM\_Msk                  (0xFFFFUL << USB\_OTG\_HFNUM\_FTREM\_Pos) }}
\DoxyCodeLine{7130 \textcolor{preprocessor}{\#define USB\_OTG\_HFNUM\_FTREM                      USB\_OTG\_HFNUM\_FTREM\_Msk       }}
\DoxyCodeLine{7132 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DSTS register  ********************/}}
\DoxyCodeLine{7133 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_SUSPSTS\_Pos                 (0U)                          }}
\DoxyCodeLine{7134 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_SUSPSTS\_Msk                 (0x1UL << USB\_OTG\_DSTS\_SUSPSTS\_Pos) }}
\DoxyCodeLine{7135 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_SUSPSTS                     USB\_OTG\_DSTS\_SUSPSTS\_Msk      }}
\DoxyCodeLine{7137 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_ENUMSPD\_Pos                 (1U)                          }}
\DoxyCodeLine{7138 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_ENUMSPD\_Msk                 (0x3UL << USB\_OTG\_DSTS\_ENUMSPD\_Pos) }}
\DoxyCodeLine{7139 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_ENUMSPD                     USB\_OTG\_DSTS\_ENUMSPD\_Msk      }}
\DoxyCodeLine{7140 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_ENUMSPD\_0                   (0x1UL << USB\_OTG\_DSTS\_ENUMSPD\_Pos) }}
\DoxyCodeLine{7141 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_ENUMSPD\_1                   (0x2UL << USB\_OTG\_DSTS\_ENUMSPD\_Pos) }}
\DoxyCodeLine{7142 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_EERR\_Pos                    (3U)                          }}
\DoxyCodeLine{7143 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_EERR\_Msk                    (0x1UL << USB\_OTG\_DSTS\_EERR\_Pos) }}
\DoxyCodeLine{7144 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_EERR                        USB\_OTG\_DSTS\_EERR\_Msk         }}
\DoxyCodeLine{7145 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_FNSOF\_Pos                   (8U)                          }}
\DoxyCodeLine{7146 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_FNSOF\_Msk                   (0x3FFFUL << USB\_OTG\_DSTS\_FNSOF\_Pos) }}
\DoxyCodeLine{7147 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_FNSOF                       USB\_OTG\_DSTS\_FNSOF\_Msk        }}
\DoxyCodeLine{7149 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GAHBCFG register  ********************/}}
\DoxyCodeLine{7150 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_GINT\_Pos                 (0U)                          }}
\DoxyCodeLine{7151 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_GINT\_Msk                 (0x1UL << USB\_OTG\_GAHBCFG\_GINT\_Pos) }}
\DoxyCodeLine{7152 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_GINT                     USB\_OTG\_GAHBCFG\_GINT\_Msk      }}
\DoxyCodeLine{7153 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos              (1U)                          }}
\DoxyCodeLine{7154 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_Msk              (0xFUL << USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos) }}
\DoxyCodeLine{7155 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN                  USB\_OTG\_GAHBCFG\_HBSTLEN\_Msk   }}
\DoxyCodeLine{7156 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_0                (0x0UL << USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos) }}
\DoxyCodeLine{7157 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_1                (0x1UL << USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos) }}
\DoxyCodeLine{7158 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_2                (0x3UL << USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos) }}
\DoxyCodeLine{7159 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_3                (0x5UL << USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos) }}
\DoxyCodeLine{7160 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_4                (0x7UL << USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos) }}
\DoxyCodeLine{7161 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_DMAEN\_Pos                (5U)                          }}
\DoxyCodeLine{7162 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_DMAEN\_Msk                (0x1UL << USB\_OTG\_GAHBCFG\_DMAEN\_Pos) }}
\DoxyCodeLine{7163 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_DMAEN                    USB\_OTG\_GAHBCFG\_DMAEN\_Msk     }}
\DoxyCodeLine{7164 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_TXFELVL\_Pos              (7U)                          }}
\DoxyCodeLine{7165 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_TXFELVL\_Msk              (0x1UL << USB\_OTG\_GAHBCFG\_TXFELVL\_Pos) }}
\DoxyCodeLine{7166 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_TXFELVL                  USB\_OTG\_GAHBCFG\_TXFELVL\_Msk   }}
\DoxyCodeLine{7167 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_PTXFELVL\_Pos             (8U)                          }}
\DoxyCodeLine{7168 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_PTXFELVL\_Msk             (0x1UL << USB\_OTG\_GAHBCFG\_PTXFELVL\_Pos) }}
\DoxyCodeLine{7169 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_PTXFELVL                 USB\_OTG\_GAHBCFG\_PTXFELVL\_Msk  }}
\DoxyCodeLine{7171 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GUSBCFG register  ********************/}}
\DoxyCodeLine{7172 }
\DoxyCodeLine{7173 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TOCAL\_Pos                (0U)                          }}
\DoxyCodeLine{7174 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TOCAL\_Msk                (0x7UL << USB\_OTG\_GUSBCFG\_TOCAL\_Pos) }}
\DoxyCodeLine{7175 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TOCAL                    USB\_OTG\_GUSBCFG\_TOCAL\_Msk     }}
\DoxyCodeLine{7176 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TOCAL\_0                  (0x1UL << USB\_OTG\_GUSBCFG\_TOCAL\_Pos) }}
\DoxyCodeLine{7177 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TOCAL\_1                  (0x2UL << USB\_OTG\_GUSBCFG\_TOCAL\_Pos) }}
\DoxyCodeLine{7178 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TOCAL\_2                  (0x4UL << USB\_OTG\_GUSBCFG\_TOCAL\_Pos) }}
\DoxyCodeLine{7179 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PHYSEL\_Pos               (6U)                          }}
\DoxyCodeLine{7180 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PHYSEL\_Msk               (0x1UL << USB\_OTG\_GUSBCFG\_PHYSEL\_Pos) }}
\DoxyCodeLine{7181 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PHYSEL                   USB\_OTG\_GUSBCFG\_PHYSEL\_Msk    }}
\DoxyCodeLine{7182 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_SRPCAP\_Pos               (8U)                          }}
\DoxyCodeLine{7183 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_SRPCAP\_Msk               (0x1UL << USB\_OTG\_GUSBCFG\_SRPCAP\_Pos) }}
\DoxyCodeLine{7184 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_SRPCAP                   USB\_OTG\_GUSBCFG\_SRPCAP\_Msk    }}
\DoxyCodeLine{7185 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_HNPCAP\_Pos               (9U)                          }}
\DoxyCodeLine{7186 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_HNPCAP\_Msk               (0x1UL << USB\_OTG\_GUSBCFG\_HNPCAP\_Pos) }}
\DoxyCodeLine{7187 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_HNPCAP                   USB\_OTG\_GUSBCFG\_HNPCAP\_Msk    }}
\DoxyCodeLine{7188 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT\_Pos                 (10U)                         }}
\DoxyCodeLine{7189 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT\_Msk                 (0xFUL << USB\_OTG\_GUSBCFG\_TRDT\_Pos) }}
\DoxyCodeLine{7190 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT                     USB\_OTG\_GUSBCFG\_TRDT\_Msk      }}
\DoxyCodeLine{7191 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT\_0                   (0x1UL << USB\_OTG\_GUSBCFG\_TRDT\_Pos) }}
\DoxyCodeLine{7192 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT\_1                   (0x2UL << USB\_OTG\_GUSBCFG\_TRDT\_Pos) }}
\DoxyCodeLine{7193 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT\_2                   (0x4UL << USB\_OTG\_GUSBCFG\_TRDT\_Pos) }}
\DoxyCodeLine{7194 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT\_3                   (0x8UL << USB\_OTG\_GUSBCFG\_TRDT\_Pos) }}
\DoxyCodeLine{7195 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PHYLPCS\_Pos              (15U)                         }}
\DoxyCodeLine{7196 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PHYLPCS\_Msk              (0x1UL << USB\_OTG\_GUSBCFG\_PHYLPCS\_Pos) }}
\DoxyCodeLine{7197 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PHYLPCS                  USB\_OTG\_GUSBCFG\_PHYLPCS\_Msk   }}
\DoxyCodeLine{7198 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIFSLS\_Pos             (17U)                         }}
\DoxyCodeLine{7199 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIFSLS\_Msk             (0x1UL << USB\_OTG\_GUSBCFG\_ULPIFSLS\_Pos) }}
\DoxyCodeLine{7200 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIFSLS                 USB\_OTG\_GUSBCFG\_ULPIFSLS\_Msk  }}
\DoxyCodeLine{7201 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIAR\_Pos               (18U)                         }}
\DoxyCodeLine{7202 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIAR\_Msk               (0x1UL << USB\_OTG\_GUSBCFG\_ULPIAR\_Pos) }}
\DoxyCodeLine{7203 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIAR                   USB\_OTG\_GUSBCFG\_ULPIAR\_Msk    }}
\DoxyCodeLine{7204 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPICSM\_Pos              (19U)                         }}
\DoxyCodeLine{7205 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPICSM\_Msk              (0x1UL << USB\_OTG\_GUSBCFG\_ULPICSM\_Pos) }}
\DoxyCodeLine{7206 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPICSM                  USB\_OTG\_GUSBCFG\_ULPICSM\_Msk   }}
\DoxyCodeLine{7207 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIEVBUSD\_Pos           (20U)                         }}
\DoxyCodeLine{7208 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIEVBUSD\_Msk           (0x1UL << USB\_OTG\_GUSBCFG\_ULPIEVBUSD\_Pos) }}
\DoxyCodeLine{7209 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIEVBUSD               USB\_OTG\_GUSBCFG\_ULPIEVBUSD\_Msk }}
\DoxyCodeLine{7210 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIEVBUSI\_Pos           (21U)                         }}
\DoxyCodeLine{7211 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIEVBUSI\_Msk           (0x1UL << USB\_OTG\_GUSBCFG\_ULPIEVBUSI\_Pos) }}
\DoxyCodeLine{7212 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIEVBUSI               USB\_OTG\_GUSBCFG\_ULPIEVBUSI\_Msk }}
\DoxyCodeLine{7213 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TSDPS\_Pos                (22U)                         }}
\DoxyCodeLine{7214 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TSDPS\_Msk                (0x1UL << USB\_OTG\_GUSBCFG\_TSDPS\_Pos) }}
\DoxyCodeLine{7215 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TSDPS                    USB\_OTG\_GUSBCFG\_TSDPS\_Msk     }}
\DoxyCodeLine{7216 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PCCI\_Pos                 (23U)                         }}
\DoxyCodeLine{7217 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PCCI\_Msk                 (0x1UL << USB\_OTG\_GUSBCFG\_PCCI\_Pos) }}
\DoxyCodeLine{7218 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PCCI                     USB\_OTG\_GUSBCFG\_PCCI\_Msk      }}
\DoxyCodeLine{7219 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PTCI\_Pos                 (24U)                         }}
\DoxyCodeLine{7220 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PTCI\_Msk                 (0x1UL << USB\_OTG\_GUSBCFG\_PTCI\_Pos) }}
\DoxyCodeLine{7221 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PTCI                     USB\_OTG\_GUSBCFG\_PTCI\_Msk      }}
\DoxyCodeLine{7222 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIIPD\_Pos              (25U)                         }}
\DoxyCodeLine{7223 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIIPD\_Msk              (0x1UL << USB\_OTG\_GUSBCFG\_ULPIIPD\_Pos) }}
\DoxyCodeLine{7224 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIIPD                  USB\_OTG\_GUSBCFG\_ULPIIPD\_Msk   }}
\DoxyCodeLine{7225 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_FHMOD\_Pos                (29U)                         }}
\DoxyCodeLine{7226 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_FHMOD\_Msk                (0x1UL << USB\_OTG\_GUSBCFG\_FHMOD\_Pos) }}
\DoxyCodeLine{7227 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_FHMOD                    USB\_OTG\_GUSBCFG\_FHMOD\_Msk     }}
\DoxyCodeLine{7228 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_FDMOD\_Pos                (30U)                         }}
\DoxyCodeLine{7229 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_FDMOD\_Msk                (0x1UL << USB\_OTG\_GUSBCFG\_FDMOD\_Pos) }}
\DoxyCodeLine{7230 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_FDMOD                    USB\_OTG\_GUSBCFG\_FDMOD\_Msk     }}
\DoxyCodeLine{7231 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_CTXPKT\_Pos               (31U)                         }}
\DoxyCodeLine{7232 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_CTXPKT\_Msk               (0x1UL << USB\_OTG\_GUSBCFG\_CTXPKT\_Pos) }}
\DoxyCodeLine{7233 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_CTXPKT                   USB\_OTG\_GUSBCFG\_CTXPKT\_Msk    }}
\DoxyCodeLine{7235 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GRSTCTL register  ********************/}}
\DoxyCodeLine{7236 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_CSRST\_Pos                (0U)                          }}
\DoxyCodeLine{7237 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_CSRST\_Msk                (0x1UL << USB\_OTG\_GRSTCTL\_CSRST\_Pos) }}
\DoxyCodeLine{7238 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_CSRST                    USB\_OTG\_GRSTCTL\_CSRST\_Msk     }}
\DoxyCodeLine{7239 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_HSRST\_Pos                (1U)                          }}
\DoxyCodeLine{7240 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_HSRST\_Msk                (0x1UL << USB\_OTG\_GRSTCTL\_HSRST\_Pos) }}
\DoxyCodeLine{7241 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_HSRST                    USB\_OTG\_GRSTCTL\_HSRST\_Msk     }}
\DoxyCodeLine{7242 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_FCRST\_Pos                (2U)                          }}
\DoxyCodeLine{7243 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_FCRST\_Msk                (0x1UL << USB\_OTG\_GRSTCTL\_FCRST\_Pos) }}
\DoxyCodeLine{7244 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_FCRST                    USB\_OTG\_GRSTCTL\_FCRST\_Msk     }}
\DoxyCodeLine{7245 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_RXFFLSH\_Pos              (4U)                          }}
\DoxyCodeLine{7246 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_RXFFLSH\_Msk              (0x1UL << USB\_OTG\_GRSTCTL\_RXFFLSH\_Pos) }}
\DoxyCodeLine{7247 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_RXFFLSH                  USB\_OTG\_GRSTCTL\_RXFFLSH\_Msk   }}
\DoxyCodeLine{7248 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFFLSH\_Pos              (5U)                          }}
\DoxyCodeLine{7249 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFFLSH\_Msk              (0x1UL << USB\_OTG\_GRSTCTL\_TXFFLSH\_Pos) }}
\DoxyCodeLine{7250 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFFLSH                  USB\_OTG\_GRSTCTL\_TXFFLSH\_Msk   }}
\DoxyCodeLine{7253 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_Pos               (6U)                          }}
\DoxyCodeLine{7254 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_Msk               (0x1FUL << USB\_OTG\_GRSTCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{7255 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM                   USB\_OTG\_GRSTCTL\_TXFNUM\_Msk    }}
\DoxyCodeLine{7256 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_0                 (0x01UL << USB\_OTG\_GRSTCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{7257 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_1                 (0x02UL << USB\_OTG\_GRSTCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{7258 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_2                 (0x04UL << USB\_OTG\_GRSTCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{7259 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_3                 (0x08UL << USB\_OTG\_GRSTCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{7260 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_4                 (0x10UL << USB\_OTG\_GRSTCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{7261 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_DMAREQ\_Pos               (30U)                         }}
\DoxyCodeLine{7262 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_DMAREQ\_Msk               (0x1UL << USB\_OTG\_GRSTCTL\_DMAREQ\_Pos) }}
\DoxyCodeLine{7263 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_DMAREQ                   USB\_OTG\_GRSTCTL\_DMAREQ\_Msk    }}
\DoxyCodeLine{7264 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_AHBIDL\_Pos               (31U)                         }}
\DoxyCodeLine{7265 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_AHBIDL\_Msk               (0x1UL << USB\_OTG\_GRSTCTL\_AHBIDL\_Pos) }}
\DoxyCodeLine{7266 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_AHBIDL                   USB\_OTG\_GRSTCTL\_AHBIDL\_Msk    }}
\DoxyCodeLine{7268 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DIEPMSK register  ********************/}}
\DoxyCodeLine{7269 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_XFRCM\_Pos                (0U)                          }}
\DoxyCodeLine{7270 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_XFRCM\_Msk                (0x1UL << USB\_OTG\_DIEPMSK\_XFRCM\_Pos) }}
\DoxyCodeLine{7271 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_XFRCM                    USB\_OTG\_DIEPMSK\_XFRCM\_Msk     }}
\DoxyCodeLine{7272 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_EPDM\_Pos                 (1U)                          }}
\DoxyCodeLine{7273 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_EPDM\_Msk                 (0x1UL << USB\_OTG\_DIEPMSK\_EPDM\_Pos) }}
\DoxyCodeLine{7274 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_EPDM                     USB\_OTG\_DIEPMSK\_EPDM\_Msk      }}
\DoxyCodeLine{7275 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_TOM\_Pos                  (3U)                          }}
\DoxyCodeLine{7276 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_TOM\_Msk                  (0x1UL << USB\_OTG\_DIEPMSK\_TOM\_Pos) }}
\DoxyCodeLine{7277 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_TOM                      USB\_OTG\_DIEPMSK\_TOM\_Msk       }}
\DoxyCodeLine{7278 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_ITTXFEMSK\_Pos            (4U)                          }}
\DoxyCodeLine{7279 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_ITTXFEMSK\_Msk            (0x1UL << USB\_OTG\_DIEPMSK\_ITTXFEMSK\_Pos) }}
\DoxyCodeLine{7280 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_ITTXFEMSK                USB\_OTG\_DIEPMSK\_ITTXFEMSK\_Msk }}
\DoxyCodeLine{7281 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_INEPNMM\_Pos              (5U)                          }}
\DoxyCodeLine{7282 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_INEPNMM\_Msk              (0x1UL << USB\_OTG\_DIEPMSK\_INEPNMM\_Pos) }}
\DoxyCodeLine{7283 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_INEPNMM                  USB\_OTG\_DIEPMSK\_INEPNMM\_Msk   }}
\DoxyCodeLine{7284 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_INEPNEM\_Pos              (6U)                          }}
\DoxyCodeLine{7285 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_INEPNEM\_Msk              (0x1UL << USB\_OTG\_DIEPMSK\_INEPNEM\_Pos) }}
\DoxyCodeLine{7286 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_INEPNEM                  USB\_OTG\_DIEPMSK\_INEPNEM\_Msk   }}
\DoxyCodeLine{7287 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_TXFURM\_Pos               (8U)                          }}
\DoxyCodeLine{7288 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_TXFURM\_Msk               (0x1UL << USB\_OTG\_DIEPMSK\_TXFURM\_Pos) }}
\DoxyCodeLine{7289 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_TXFURM                   USB\_OTG\_DIEPMSK\_TXFURM\_Msk    }}
\DoxyCodeLine{7290 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_BIM\_Pos                  (9U)                          }}
\DoxyCodeLine{7291 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_BIM\_Msk                  (0x1UL << USB\_OTG\_DIEPMSK\_BIM\_Pos) }}
\DoxyCodeLine{7292 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_BIM                      USB\_OTG\_DIEPMSK\_BIM\_Msk       }}
\DoxyCodeLine{7294 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HPTXSTS register  ********************/}}
\DoxyCodeLine{7295 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXFSAVL\_Pos             (0U)                          }}
\DoxyCodeLine{7296 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXFSAVL\_Msk             (0xFFFFUL << USB\_OTG\_HPTXSTS\_PTXFSAVL\_Pos) }}
\DoxyCodeLine{7297 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXFSAVL                 USB\_OTG\_HPTXSTS\_PTXFSAVL\_Msk  }}
\DoxyCodeLine{7298 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos              (16U)                         }}
\DoxyCodeLine{7299 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_Msk              (0xFFUL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{7300 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV                  USB\_OTG\_HPTXSTS\_PTXQSAV\_Msk   }}
\DoxyCodeLine{7301 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_0                (0x01UL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{7302 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_1                (0x02UL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{7303 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_2                (0x04UL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{7304 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_3                (0x08UL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{7305 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_4                (0x10UL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{7306 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_5                (0x20UL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{7307 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_6                (0x40UL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{7308 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_7                (0x80UL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{7310 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos              (24U)                         }}
\DoxyCodeLine{7311 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_Msk              (0xFFUL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{7312 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP                  USB\_OTG\_HPTXSTS\_PTXQTOP\_Msk   }}
\DoxyCodeLine{7313 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_0                (0x01UL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{7314 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_1                (0x02UL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{7315 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_2                (0x04UL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{7316 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_3                (0x08UL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{7317 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_4                (0x10UL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{7318 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_5                (0x20UL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{7319 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_6                (0x40UL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{7320 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_7                (0x80UL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{7322 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HAINT register  ********************/}}
\DoxyCodeLine{7323 \textcolor{preprocessor}{\#define USB\_OTG\_HAINT\_HAINT\_Pos                  (0U)                          }}
\DoxyCodeLine{7324 \textcolor{preprocessor}{\#define USB\_OTG\_HAINT\_HAINT\_Msk                  (0xFFFFUL << USB\_OTG\_HAINT\_HAINT\_Pos) }}
\DoxyCodeLine{7325 \textcolor{preprocessor}{\#define USB\_OTG\_HAINT\_HAINT                      USB\_OTG\_HAINT\_HAINT\_Msk       }}
\DoxyCodeLine{7327 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DOEPMSK register  ********************/}}
\DoxyCodeLine{7328 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_XFRCM\_Pos                (0U)                          }}
\DoxyCodeLine{7329 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_XFRCM\_Msk                (0x1UL << USB\_OTG\_DOEPMSK\_XFRCM\_Pos) }}
\DoxyCodeLine{7330 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_XFRCM                    USB\_OTG\_DOEPMSK\_XFRCM\_Msk     }}
\DoxyCodeLine{7331 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_EPDM\_Pos                 (1U)                          }}
\DoxyCodeLine{7332 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_EPDM\_Msk                 (0x1UL << USB\_OTG\_DOEPMSK\_EPDM\_Pos) }}
\DoxyCodeLine{7333 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_EPDM                     USB\_OTG\_DOEPMSK\_EPDM\_Msk      }}
\DoxyCodeLine{7334 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_AHBERRM\_Pos              (2U)}}
\DoxyCodeLine{7335 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_AHBERRM\_Msk              (0x1UL << USB\_OTG\_DOEPMSK\_AHBERRM\_Pos) }}
\DoxyCodeLine{7336 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_AHBERRM                  USB\_OTG\_DOEPMSK\_AHBERRM\_Msk   }}
\DoxyCodeLine{7337 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_STUPM\_Pos                (3U)                          }}
\DoxyCodeLine{7338 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_STUPM\_Msk                (0x1UL << USB\_OTG\_DOEPMSK\_STUPM\_Pos) }}
\DoxyCodeLine{7339 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_STUPM                    USB\_OTG\_DOEPMSK\_STUPM\_Msk     }}
\DoxyCodeLine{7340 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OTEPDM\_Pos               (4U)                          }}
\DoxyCodeLine{7341 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OTEPDM\_Msk               (0x1UL << USB\_OTG\_DOEPMSK\_OTEPDM\_Pos) }}
\DoxyCodeLine{7342 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OTEPDM                   USB\_OTG\_DOEPMSK\_OTEPDM\_Msk    }}
\DoxyCodeLine{7343 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OTEPSPRM\_Pos             (5U)                          }}
\DoxyCodeLine{7344 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OTEPSPRM\_Msk             (0x1UL << USB\_OTG\_DOEPMSK\_OTEPSPRM\_Pos) }}
\DoxyCodeLine{7345 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OTEPSPRM                 USB\_OTG\_DOEPMSK\_OTEPSPRM\_Msk  }}
\DoxyCodeLine{7346 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_B2BSTUP\_Pos              (6U)                          }}
\DoxyCodeLine{7347 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_B2BSTUP\_Msk              (0x1UL << USB\_OTG\_DOEPMSK\_B2BSTUP\_Pos) }}
\DoxyCodeLine{7348 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_B2BSTUP                  USB\_OTG\_DOEPMSK\_B2BSTUP\_Msk   }}
\DoxyCodeLine{7349 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OPEM\_Pos                 (8U)                          }}
\DoxyCodeLine{7350 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OPEM\_Msk                 (0x1UL << USB\_OTG\_DOEPMSK\_OPEM\_Pos) }}
\DoxyCodeLine{7351 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OPEM                     USB\_OTG\_DOEPMSK\_OPEM\_Msk      }}
\DoxyCodeLine{7352 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_BOIM\_Pos                 (9U)                          }}
\DoxyCodeLine{7353 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_BOIM\_Msk                 (0x1UL << USB\_OTG\_DOEPMSK\_BOIM\_Pos) }}
\DoxyCodeLine{7354 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_BOIM                     USB\_OTG\_DOEPMSK\_BOIM\_Msk      }}
\DoxyCodeLine{7355 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_BERRM\_Pos                (12U)}}
\DoxyCodeLine{7356 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_BERRM\_Msk                (0x1UL << USB\_OTG\_DOEPMSK\_BERRM\_Pos) }}
\DoxyCodeLine{7357 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_BERRM                    USB\_OTG\_DOEPMSK\_BERRM\_Msk      }}
\DoxyCodeLine{7358 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_NAKM\_Pos                 (13U)}}
\DoxyCodeLine{7359 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_NAKM\_Msk                 (0x1UL << USB\_OTG\_DOEPMSK\_NAKM\_Pos) }}
\DoxyCodeLine{7360 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_NAKM                     USB\_OTG\_DOEPMSK\_NAKM\_Msk      }}
\DoxyCodeLine{7361 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_NYETM\_Pos                (14U)}}
\DoxyCodeLine{7362 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_NYETM\_Msk                (0x1UL << USB\_OTG\_DOEPMSK\_NYETM\_Pos) }}
\DoxyCodeLine{7363 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_NYETM                    USB\_OTG\_DOEPMSK\_NYETM\_Msk     }}
\DoxyCodeLine{7364 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GINTSTS register  ********************/}}
\DoxyCodeLine{7365 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_CMOD\_Pos                 (0U)                          }}
\DoxyCodeLine{7366 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_CMOD\_Msk                 (0x1UL << USB\_OTG\_GINTSTS\_CMOD\_Pos) }}
\DoxyCodeLine{7367 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_CMOD                     USB\_OTG\_GINTSTS\_CMOD\_Msk      }}
\DoxyCodeLine{7368 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_MMIS\_Pos                 (1U)                          }}
\DoxyCodeLine{7369 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_MMIS\_Msk                 (0x1UL << USB\_OTG\_GINTSTS\_MMIS\_Pos) }}
\DoxyCodeLine{7370 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_MMIS                     USB\_OTG\_GINTSTS\_MMIS\_Msk      }}
\DoxyCodeLine{7371 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_OTGINT\_Pos               (2U)                          }}
\DoxyCodeLine{7372 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_OTGINT\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_OTGINT\_Pos) }}
\DoxyCodeLine{7373 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_OTGINT                   USB\_OTG\_GINTSTS\_OTGINT\_Msk    }}
\DoxyCodeLine{7374 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_SOF\_Pos                  (3U)                          }}
\DoxyCodeLine{7375 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_SOF\_Msk                  (0x1UL << USB\_OTG\_GINTSTS\_SOF\_Pos) }}
\DoxyCodeLine{7376 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_SOF                      USB\_OTG\_GINTSTS\_SOF\_Msk       }}
\DoxyCodeLine{7377 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_RXFLVL\_Pos               (4U)                          }}
\DoxyCodeLine{7378 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_RXFLVL\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_RXFLVL\_Pos) }}
\DoxyCodeLine{7379 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_RXFLVL                   USB\_OTG\_GINTSTS\_RXFLVL\_Msk    }}
\DoxyCodeLine{7380 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_NPTXFE\_Pos               (5U)                          }}
\DoxyCodeLine{7381 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_NPTXFE\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_NPTXFE\_Pos) }}
\DoxyCodeLine{7382 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_NPTXFE                   USB\_OTG\_GINTSTS\_NPTXFE\_Msk    }}
\DoxyCodeLine{7383 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_GINAKEFF\_Pos             (6U)                          }}
\DoxyCodeLine{7384 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_GINAKEFF\_Msk             (0x1UL << USB\_OTG\_GINTSTS\_GINAKEFF\_Pos) }}
\DoxyCodeLine{7385 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_GINAKEFF                 USB\_OTG\_GINTSTS\_GINAKEFF\_Msk  }}
\DoxyCodeLine{7386 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_BOUTNAKEFF\_Pos           (7U)                          }}
\DoxyCodeLine{7387 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_BOUTNAKEFF\_Msk           (0x1UL << USB\_OTG\_GINTSTS\_BOUTNAKEFF\_Pos) }}
\DoxyCodeLine{7388 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_BOUTNAKEFF               USB\_OTG\_GINTSTS\_BOUTNAKEFF\_Msk }}
\DoxyCodeLine{7389 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ESUSP\_Pos                (10U)                         }}
\DoxyCodeLine{7390 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ESUSP\_Msk                (0x1UL << USB\_OTG\_GINTSTS\_ESUSP\_Pos) }}
\DoxyCodeLine{7391 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ESUSP                    USB\_OTG\_GINTSTS\_ESUSP\_Msk     }}
\DoxyCodeLine{7392 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_USBSUSP\_Pos              (11U)                         }}
\DoxyCodeLine{7393 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_USBSUSP\_Msk              (0x1UL << USB\_OTG\_GINTSTS\_USBSUSP\_Pos) }}
\DoxyCodeLine{7394 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_USBSUSP                  USB\_OTG\_GINTSTS\_USBSUSP\_Msk   }}
\DoxyCodeLine{7395 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_USBRST\_Pos               (12U)                         }}
\DoxyCodeLine{7396 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_USBRST\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_USBRST\_Pos) }}
\DoxyCodeLine{7397 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_USBRST                   USB\_OTG\_GINTSTS\_USBRST\_Msk    }}
\DoxyCodeLine{7398 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ENUMDNE\_Pos              (13U)                         }}
\DoxyCodeLine{7399 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ENUMDNE\_Msk              (0x1UL << USB\_OTG\_GINTSTS\_ENUMDNE\_Pos) }}
\DoxyCodeLine{7400 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ENUMDNE                  USB\_OTG\_GINTSTS\_ENUMDNE\_Msk   }}
\DoxyCodeLine{7401 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ISOODRP\_Pos              (14U)                         }}
\DoxyCodeLine{7402 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ISOODRP\_Msk              (0x1UL << USB\_OTG\_GINTSTS\_ISOODRP\_Pos) }}
\DoxyCodeLine{7403 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ISOODRP                  USB\_OTG\_GINTSTS\_ISOODRP\_Msk   }}
\DoxyCodeLine{7404 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_EOPF\_Pos                 (15U)                         }}
\DoxyCodeLine{7405 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_EOPF\_Msk                 (0x1UL << USB\_OTG\_GINTSTS\_EOPF\_Pos) }}
\DoxyCodeLine{7406 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_EOPF                     USB\_OTG\_GINTSTS\_EOPF\_Msk      }}
\DoxyCodeLine{7407 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_IEPINT\_Pos               (18U)                         }}
\DoxyCodeLine{7408 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_IEPINT\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_IEPINT\_Pos) }}
\DoxyCodeLine{7409 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_IEPINT                   USB\_OTG\_GINTSTS\_IEPINT\_Msk    }}
\DoxyCodeLine{7410 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_OEPINT\_Pos               (19U)                         }}
\DoxyCodeLine{7411 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_OEPINT\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_OEPINT\_Pos) }}
\DoxyCodeLine{7412 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_OEPINT                   USB\_OTG\_GINTSTS\_OEPINT\_Msk    }}
\DoxyCodeLine{7413 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_IISOIXFR\_Pos             (20U)                         }}
\DoxyCodeLine{7414 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_IISOIXFR\_Msk             (0x1UL << USB\_OTG\_GINTSTS\_IISOIXFR\_Pos) }}
\DoxyCodeLine{7415 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_IISOIXFR                 USB\_OTG\_GINTSTS\_IISOIXFR\_Msk  }}
\DoxyCodeLine{7416 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT\_Pos    (21U)                         }}
\DoxyCodeLine{7417 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT\_Msk    (0x1UL << USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT\_Pos) }}
\DoxyCodeLine{7418 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT        USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT\_Msk }}
\DoxyCodeLine{7419 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_DATAFSUSP\_Pos            (22U)                         }}
\DoxyCodeLine{7420 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_DATAFSUSP\_Msk            (0x1UL << USB\_OTG\_GINTSTS\_DATAFSUSP\_Pos) }}
\DoxyCodeLine{7421 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_DATAFSUSP                USB\_OTG\_GINTSTS\_DATAFSUSP\_Msk }}
\DoxyCodeLine{7422 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_HPRTINT\_Pos              (24U)                         }}
\DoxyCodeLine{7423 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_HPRTINT\_Msk              (0x1UL << USB\_OTG\_GINTSTS\_HPRTINT\_Pos) }}
\DoxyCodeLine{7424 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_HPRTINT                  USB\_OTG\_GINTSTS\_HPRTINT\_Msk   }}
\DoxyCodeLine{7425 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_HCINT\_Pos                (25U)                         }}
\DoxyCodeLine{7426 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_HCINT\_Msk                (0x1UL << USB\_OTG\_GINTSTS\_HCINT\_Pos) }}
\DoxyCodeLine{7427 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_HCINT                    USB\_OTG\_GINTSTS\_HCINT\_Msk     }}
\DoxyCodeLine{7428 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_PTXFE\_Pos                (26U)                         }}
\DoxyCodeLine{7429 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_PTXFE\_Msk                (0x1UL << USB\_OTG\_GINTSTS\_PTXFE\_Pos) }}
\DoxyCodeLine{7430 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_PTXFE                    USB\_OTG\_GINTSTS\_PTXFE\_Msk     }}
\DoxyCodeLine{7431 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_CIDSCHG\_Pos              (28U)                         }}
\DoxyCodeLine{7432 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_CIDSCHG\_Msk              (0x1UL << USB\_OTG\_GINTSTS\_CIDSCHG\_Pos) }}
\DoxyCodeLine{7433 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_CIDSCHG                  USB\_OTG\_GINTSTS\_CIDSCHG\_Msk   }}
\DoxyCodeLine{7434 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_DISCINT\_Pos              (29U)                         }}
\DoxyCodeLine{7435 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_DISCINT\_Msk              (0x1UL << USB\_OTG\_GINTSTS\_DISCINT\_Pos) }}
\DoxyCodeLine{7436 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_DISCINT                  USB\_OTG\_GINTSTS\_DISCINT\_Msk   }}
\DoxyCodeLine{7437 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_SRQINT\_Pos               (30U)                         }}
\DoxyCodeLine{7438 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_SRQINT\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_SRQINT\_Pos) }}
\DoxyCodeLine{7439 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_SRQINT                   USB\_OTG\_GINTSTS\_SRQINT\_Msk    }}
\DoxyCodeLine{7440 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_WKUINT\_Pos               (31U)                         }}
\DoxyCodeLine{7441 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_WKUINT\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_WKUINT\_Pos) }}
\DoxyCodeLine{7442 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_WKUINT                   USB\_OTG\_GINTSTS\_WKUINT\_Msk    }}
\DoxyCodeLine{7444 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GINTMSK register  ********************/}}
\DoxyCodeLine{7445 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_MMISM\_Pos                (1U)                          }}
\DoxyCodeLine{7446 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_MMISM\_Msk                (0x1UL << USB\_OTG\_GINTMSK\_MMISM\_Pos) }}
\DoxyCodeLine{7447 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_MMISM                    USB\_OTG\_GINTMSK\_MMISM\_Msk     }}
\DoxyCodeLine{7448 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_OTGINT\_Pos               (2U)                          }}
\DoxyCodeLine{7449 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_OTGINT\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_OTGINT\_Pos) }}
\DoxyCodeLine{7450 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_OTGINT                   USB\_OTG\_GINTMSK\_OTGINT\_Msk    }}
\DoxyCodeLine{7451 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_SOFM\_Pos                 (3U)                          }}
\DoxyCodeLine{7452 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_SOFM\_Msk                 (0x1UL << USB\_OTG\_GINTMSK\_SOFM\_Pos) }}
\DoxyCodeLine{7453 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_SOFM                     USB\_OTG\_GINTMSK\_SOFM\_Msk      }}
\DoxyCodeLine{7454 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_RXFLVLM\_Pos              (4U)                          }}
\DoxyCodeLine{7455 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_RXFLVLM\_Msk              (0x1UL << USB\_OTG\_GINTMSK\_RXFLVLM\_Pos) }}
\DoxyCodeLine{7456 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_RXFLVLM                  USB\_OTG\_GINTMSK\_RXFLVLM\_Msk   }}
\DoxyCodeLine{7457 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_NPTXFEM\_Pos              (5U)                          }}
\DoxyCodeLine{7458 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_NPTXFEM\_Msk              (0x1UL << USB\_OTG\_GINTMSK\_NPTXFEM\_Pos) }}
\DoxyCodeLine{7459 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_NPTXFEM                  USB\_OTG\_GINTMSK\_NPTXFEM\_Msk   }}
\DoxyCodeLine{7460 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_GINAKEFFM\_Pos            (6U)                          }}
\DoxyCodeLine{7461 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_GINAKEFFM\_Msk            (0x1UL << USB\_OTG\_GINTMSK\_GINAKEFFM\_Pos) }}
\DoxyCodeLine{7462 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_GINAKEFFM                USB\_OTG\_GINTMSK\_GINAKEFFM\_Msk }}
\DoxyCodeLine{7463 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_GONAKEFFM\_Pos            (7U)                          }}
\DoxyCodeLine{7464 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_GONAKEFFM\_Msk            (0x1UL << USB\_OTG\_GINTMSK\_GONAKEFFM\_Pos) }}
\DoxyCodeLine{7465 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_GONAKEFFM                USB\_OTG\_GINTMSK\_GONAKEFFM\_Msk }}
\DoxyCodeLine{7466 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ESUSPM\_Pos               (10U)                         }}
\DoxyCodeLine{7467 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ESUSPM\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_ESUSPM\_Pos) }}
\DoxyCodeLine{7468 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ESUSPM                   USB\_OTG\_GINTMSK\_ESUSPM\_Msk    }}
\DoxyCodeLine{7469 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_USBSUSPM\_Pos             (11U)                         }}
\DoxyCodeLine{7470 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_USBSUSPM\_Msk             (0x1UL << USB\_OTG\_GINTMSK\_USBSUSPM\_Pos) }}
\DoxyCodeLine{7471 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_USBSUSPM                 USB\_OTG\_GINTMSK\_USBSUSPM\_Msk  }}
\DoxyCodeLine{7472 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_USBRST\_Pos               (12U)                         }}
\DoxyCodeLine{7473 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_USBRST\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_USBRST\_Pos) }}
\DoxyCodeLine{7474 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_USBRST                   USB\_OTG\_GINTMSK\_USBRST\_Msk    }}
\DoxyCodeLine{7475 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ENUMDNEM\_Pos             (13U)                         }}
\DoxyCodeLine{7476 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ENUMDNEM\_Msk             (0x1UL << USB\_OTG\_GINTMSK\_ENUMDNEM\_Pos) }}
\DoxyCodeLine{7477 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ENUMDNEM                 USB\_OTG\_GINTMSK\_ENUMDNEM\_Msk  }}
\DoxyCodeLine{7478 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ISOODRPM\_Pos             (14U)                         }}
\DoxyCodeLine{7479 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ISOODRPM\_Msk             (0x1UL << USB\_OTG\_GINTMSK\_ISOODRPM\_Pos) }}
\DoxyCodeLine{7480 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ISOODRPM                 USB\_OTG\_GINTMSK\_ISOODRPM\_Msk  }}
\DoxyCodeLine{7481 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_EOPFM\_Pos                (15U)                         }}
\DoxyCodeLine{7482 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_EOPFM\_Msk                (0x1UL << USB\_OTG\_GINTMSK\_EOPFM\_Pos) }}
\DoxyCodeLine{7483 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_EOPFM                    USB\_OTG\_GINTMSK\_EOPFM\_Msk     }}
\DoxyCodeLine{7484 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_EPMISM\_Pos               (17U)                         }}
\DoxyCodeLine{7485 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_EPMISM\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_EPMISM\_Pos) }}
\DoxyCodeLine{7486 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_EPMISM                   USB\_OTG\_GINTMSK\_EPMISM\_Msk    }}
\DoxyCodeLine{7487 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_IEPINT\_Pos               (18U)                         }}
\DoxyCodeLine{7488 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_IEPINT\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_IEPINT\_Pos) }}
\DoxyCodeLine{7489 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_IEPINT                   USB\_OTG\_GINTMSK\_IEPINT\_Msk    }}
\DoxyCodeLine{7490 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_OEPINT\_Pos               (19U)                         }}
\DoxyCodeLine{7491 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_OEPINT\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_OEPINT\_Pos) }}
\DoxyCodeLine{7492 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_OEPINT                   USB\_OTG\_GINTMSK\_OEPINT\_Msk    }}
\DoxyCodeLine{7493 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_IISOIXFRM\_Pos            (20U)                         }}
\DoxyCodeLine{7494 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_IISOIXFRM\_Msk            (0x1UL << USB\_OTG\_GINTMSK\_IISOIXFRM\_Pos) }}
\DoxyCodeLine{7495 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_IISOIXFRM                USB\_OTG\_GINTMSK\_IISOIXFRM\_Msk }}
\DoxyCodeLine{7496 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM\_Pos      (21U)                         }}
\DoxyCodeLine{7497 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM\_Msk      (0x1UL << USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM\_Pos) }}
\DoxyCodeLine{7498 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM          USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM\_Msk }}
\DoxyCodeLine{7499 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_FSUSPM\_Pos               (22U)                         }}
\DoxyCodeLine{7500 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_FSUSPM\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_FSUSPM\_Pos) }}
\DoxyCodeLine{7501 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_FSUSPM                   USB\_OTG\_GINTMSK\_FSUSPM\_Msk    }}
\DoxyCodeLine{7502 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PRTIM\_Pos                (24U)                         }}
\DoxyCodeLine{7503 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PRTIM\_Msk                (0x1UL << USB\_OTG\_GINTMSK\_PRTIM\_Pos) }}
\DoxyCodeLine{7504 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PRTIM                    USB\_OTG\_GINTMSK\_PRTIM\_Msk     }}
\DoxyCodeLine{7505 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_HCIM\_Pos                 (25U)                         }}
\DoxyCodeLine{7506 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_HCIM\_Msk                 (0x1UL << USB\_OTG\_GINTMSK\_HCIM\_Pos) }}
\DoxyCodeLine{7507 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_HCIM                     USB\_OTG\_GINTMSK\_HCIM\_Msk      }}
\DoxyCodeLine{7508 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PTXFEM\_Pos               (26U)                         }}
\DoxyCodeLine{7509 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PTXFEM\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_PTXFEM\_Pos) }}
\DoxyCodeLine{7510 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PTXFEM                   USB\_OTG\_GINTMSK\_PTXFEM\_Msk    }}
\DoxyCodeLine{7511 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_CIDSCHGM\_Pos             (28U)                         }}
\DoxyCodeLine{7512 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_CIDSCHGM\_Msk             (0x1UL << USB\_OTG\_GINTMSK\_CIDSCHGM\_Pos) }}
\DoxyCodeLine{7513 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_CIDSCHGM                 USB\_OTG\_GINTMSK\_CIDSCHGM\_Msk  }}
\DoxyCodeLine{7514 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_DISCINT\_Pos              (29U)                         }}
\DoxyCodeLine{7515 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_DISCINT\_Msk              (0x1UL << USB\_OTG\_GINTMSK\_DISCINT\_Pos) }}
\DoxyCodeLine{7516 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_DISCINT                  USB\_OTG\_GINTMSK\_DISCINT\_Msk   }}
\DoxyCodeLine{7517 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_SRQIM\_Pos                (30U)                         }}
\DoxyCodeLine{7518 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_SRQIM\_Msk                (0x1UL << USB\_OTG\_GINTMSK\_SRQIM\_Pos) }}
\DoxyCodeLine{7519 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_SRQIM                    USB\_OTG\_GINTMSK\_SRQIM\_Msk     }}
\DoxyCodeLine{7520 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_WUIM\_Pos                 (31U)                         }}
\DoxyCodeLine{7521 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_WUIM\_Msk                 (0x1UL << USB\_OTG\_GINTMSK\_WUIM\_Pos) }}
\DoxyCodeLine{7522 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_WUIM                     USB\_OTG\_GINTMSK\_WUIM\_Msk      }}
\DoxyCodeLine{7524 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DAINT register  ********************/}}
\DoxyCodeLine{7525 \textcolor{preprocessor}{\#define USB\_OTG\_DAINT\_IEPINT\_Pos                 (0U)                          }}
\DoxyCodeLine{7526 \textcolor{preprocessor}{\#define USB\_OTG\_DAINT\_IEPINT\_Msk                 (0xFFFFUL << USB\_OTG\_DAINT\_IEPINT\_Pos) }}
\DoxyCodeLine{7527 \textcolor{preprocessor}{\#define USB\_OTG\_DAINT\_IEPINT                     USB\_OTG\_DAINT\_IEPINT\_Msk      }}
\DoxyCodeLine{7528 \textcolor{preprocessor}{\#define USB\_OTG\_DAINT\_OEPINT\_Pos                 (16U)                         }}
\DoxyCodeLine{7529 \textcolor{preprocessor}{\#define USB\_OTG\_DAINT\_OEPINT\_Msk                 (0xFFFFUL << USB\_OTG\_DAINT\_OEPINT\_Pos) }}
\DoxyCodeLine{7530 \textcolor{preprocessor}{\#define USB\_OTG\_DAINT\_OEPINT                     USB\_OTG\_DAINT\_OEPINT\_Msk      }}
\DoxyCodeLine{7532 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HAINTMSK register  ********************/}}
\DoxyCodeLine{7533 \textcolor{preprocessor}{\#define USB\_OTG\_HAINTMSK\_HAINTM\_Pos              (0U)                          }}
\DoxyCodeLine{7534 \textcolor{preprocessor}{\#define USB\_OTG\_HAINTMSK\_HAINTM\_Msk              (0xFFFFUL << USB\_OTG\_HAINTMSK\_HAINTM\_Pos) }}
\DoxyCodeLine{7535 \textcolor{preprocessor}{\#define USB\_OTG\_HAINTMSK\_HAINTM                  USB\_OTG\_HAINTMSK\_HAINTM\_Msk   }}
\DoxyCodeLine{7537 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GRXSTSP register  ********************/}}
\DoxyCodeLine{7538 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_EPNUM\_Pos                (0U)                          }}
\DoxyCodeLine{7539 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_EPNUM\_Msk                (0xFUL << USB\_OTG\_GRXSTSP\_EPNUM\_Pos) }}
\DoxyCodeLine{7540 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_EPNUM                    USB\_OTG\_GRXSTSP\_EPNUM\_Msk     }}
\DoxyCodeLine{7541 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_BCNT\_Pos                 (4U)                          }}
\DoxyCodeLine{7542 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_BCNT\_Msk                 (0x7FFUL << USB\_OTG\_GRXSTSP\_BCNT\_Pos) }}
\DoxyCodeLine{7543 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_BCNT                     USB\_OTG\_GRXSTSP\_BCNT\_Msk      }}
\DoxyCodeLine{7544 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_DPID\_Pos                 (15U)                         }}
\DoxyCodeLine{7545 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_DPID\_Msk                 (0x3UL << USB\_OTG\_GRXSTSP\_DPID\_Pos) }}
\DoxyCodeLine{7546 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_DPID                     USB\_OTG\_GRXSTSP\_DPID\_Msk      }}
\DoxyCodeLine{7547 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_PKTSTS\_Pos               (17U)                         }}
\DoxyCodeLine{7548 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_PKTSTS\_Msk               (0xFUL << USB\_OTG\_GRXSTSP\_PKTSTS\_Pos) }}
\DoxyCodeLine{7549 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_PKTSTS                   USB\_OTG\_GRXSTSP\_PKTSTS\_Msk    }}
\DoxyCodeLine{7551 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DAINTMSK register  ********************/}}
\DoxyCodeLine{7552 \textcolor{preprocessor}{\#define USB\_OTG\_DAINTMSK\_IEPM\_Pos                (0U)                          }}
\DoxyCodeLine{7553 \textcolor{preprocessor}{\#define USB\_OTG\_DAINTMSK\_IEPM\_Msk                (0xFFFFUL << USB\_OTG\_DAINTMSK\_IEPM\_Pos) }}
\DoxyCodeLine{7554 \textcolor{preprocessor}{\#define USB\_OTG\_DAINTMSK\_IEPM                    USB\_OTG\_DAINTMSK\_IEPM\_Msk     }}
\DoxyCodeLine{7555 \textcolor{preprocessor}{\#define USB\_OTG\_DAINTMSK\_OEPM\_Pos                (16U)                         }}
\DoxyCodeLine{7556 \textcolor{preprocessor}{\#define USB\_OTG\_DAINTMSK\_OEPM\_Msk                (0xFFFFUL << USB\_OTG\_DAINTMSK\_OEPM\_Pos) }}
\DoxyCodeLine{7557 \textcolor{preprocessor}{\#define USB\_OTG\_DAINTMSK\_OEPM                    USB\_OTG\_DAINTMSK\_OEPM\_Msk     }}
\DoxyCodeLine{7559 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GRXFSIZ register  ********************/}}
\DoxyCodeLine{7560 \textcolor{preprocessor}{\#define USB\_OTG\_GRXFSIZ\_RXFD\_Pos                 (0U)                          }}
\DoxyCodeLine{7561 \textcolor{preprocessor}{\#define USB\_OTG\_GRXFSIZ\_RXFD\_Msk                 (0xFFFFUL << USB\_OTG\_GRXFSIZ\_RXFD\_Pos) }}
\DoxyCodeLine{7562 \textcolor{preprocessor}{\#define USB\_OTG\_GRXFSIZ\_RXFD                     USB\_OTG\_GRXFSIZ\_RXFD\_Msk      }}
\DoxyCodeLine{7564 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DVBUSDIS register  ********************/}}
\DoxyCodeLine{7565 \textcolor{preprocessor}{\#define USB\_OTG\_DVBUSDIS\_VBUSDT\_Pos              (0U)                          }}
\DoxyCodeLine{7566 \textcolor{preprocessor}{\#define USB\_OTG\_DVBUSDIS\_VBUSDT\_Msk              (0xFFFFUL << USB\_OTG\_DVBUSDIS\_VBUSDT\_Pos) }}
\DoxyCodeLine{7567 \textcolor{preprocessor}{\#define USB\_OTG\_DVBUSDIS\_VBUSDT                  USB\_OTG\_DVBUSDIS\_VBUSDT\_Msk   }}
\DoxyCodeLine{7569 \textcolor{comment}{/********************  Bit definition for OTG register  ********************/}}
\DoxyCodeLine{7570 \textcolor{preprocessor}{\#define USB\_OTG\_NPTXFSA\_Pos                      (0U)                          }}
\DoxyCodeLine{7571 \textcolor{preprocessor}{\#define USB\_OTG\_NPTXFSA\_Msk                      (0xFFFFUL << USB\_OTG\_NPTXFSA\_Pos) }}
\DoxyCodeLine{7572 \textcolor{preprocessor}{\#define USB\_OTG\_NPTXFSA                          USB\_OTG\_NPTXFSA\_Msk           }}
\DoxyCodeLine{7573 \textcolor{preprocessor}{\#define USB\_OTG\_NPTXFD\_Pos                       (16U)                         }}
\DoxyCodeLine{7574 \textcolor{preprocessor}{\#define USB\_OTG\_NPTXFD\_Msk                       (0xFFFFUL << USB\_OTG\_NPTXFD\_Pos) }}
\DoxyCodeLine{7575 \textcolor{preprocessor}{\#define USB\_OTG\_NPTXFD                           USB\_OTG\_NPTXFD\_Msk            }}
\DoxyCodeLine{7576 \textcolor{preprocessor}{\#define USB\_OTG\_TX0FSA\_Pos                       (0U)                          }}
\DoxyCodeLine{7577 \textcolor{preprocessor}{\#define USB\_OTG\_TX0FSA\_Msk                       (0xFFFFUL << USB\_OTG\_TX0FSA\_Pos) }}
\DoxyCodeLine{7578 \textcolor{preprocessor}{\#define USB\_OTG\_TX0FSA                           USB\_OTG\_TX0FSA\_Msk            }}
\DoxyCodeLine{7579 \textcolor{preprocessor}{\#define USB\_OTG\_TX0FD\_Pos                        (16U)                         }}
\DoxyCodeLine{7580 \textcolor{preprocessor}{\#define USB\_OTG\_TX0FD\_Msk                        (0xFFFFUL << USB\_OTG\_TX0FD\_Pos) }}
\DoxyCodeLine{7581 \textcolor{preprocessor}{\#define USB\_OTG\_TX0FD                            USB\_OTG\_TX0FD\_Msk             }}
\DoxyCodeLine{7583 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DVBUSPULSE register  ********************/}}
\DoxyCodeLine{7584 \textcolor{preprocessor}{\#define USB\_OTG\_DVBUSPULSE\_DVBUSP\_Pos            (0U)                          }}
\DoxyCodeLine{7585 \textcolor{preprocessor}{\#define USB\_OTG\_DVBUSPULSE\_DVBUSP\_Msk            (0xFFFUL << USB\_OTG\_DVBUSPULSE\_DVBUSP\_Pos) }}
\DoxyCodeLine{7586 \textcolor{preprocessor}{\#define USB\_OTG\_DVBUSPULSE\_DVBUSP                USB\_OTG\_DVBUSPULSE\_DVBUSP\_Msk }}
\DoxyCodeLine{7588 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GNPTXSTS register  ********************/}}
\DoxyCodeLine{7589 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXFSAV\_Pos            (0U)                          }}
\DoxyCodeLine{7590 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXFSAV\_Msk            (0xFFFFUL << USB\_OTG\_GNPTXSTS\_NPTXFSAV\_Pos) }}
\DoxyCodeLine{7591 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXFSAV                USB\_OTG\_GNPTXSTS\_NPTXFSAV\_Msk }}
\DoxyCodeLine{7593 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos            (16U)                         }}
\DoxyCodeLine{7594 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Msk            (0xFFUL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{7595 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV                USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Msk }}
\DoxyCodeLine{7596 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_0              (0x01UL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{7597 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_1              (0x02UL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{7598 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_2              (0x04UL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{7599 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_3              (0x08UL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{7600 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_4              (0x10UL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{7601 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_5              (0x20UL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{7602 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_6              (0x40UL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{7603 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_7              (0x80UL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{7605 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos            (24U)                         }}
\DoxyCodeLine{7606 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Msk            (0x7FUL << USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos) }}
\DoxyCodeLine{7607 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP                USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Msk }}
\DoxyCodeLine{7608 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_0              (0x01UL << USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos) }}
\DoxyCodeLine{7609 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_1              (0x02UL << USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos) }}
\DoxyCodeLine{7610 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_2              (0x04UL << USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos) }}
\DoxyCodeLine{7611 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_3              (0x08UL << USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos) }}
\DoxyCodeLine{7612 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_4              (0x10UL << USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos) }}
\DoxyCodeLine{7613 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_5              (0x20UL << USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos) }}
\DoxyCodeLine{7614 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_6              (0x40UL << USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos) }}
\DoxyCodeLine{7616 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DTHRCTL register  ********************/}}
\DoxyCodeLine{7617 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_NONISOTHREN\_Pos          (0U)                          }}
\DoxyCodeLine{7618 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_NONISOTHREN\_Msk          (0x1UL << USB\_OTG\_DTHRCTL\_NONISOTHREN\_Pos) }}
\DoxyCodeLine{7619 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_NONISOTHREN              USB\_OTG\_DTHRCTL\_NONISOTHREN\_Msk }}
\DoxyCodeLine{7620 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_ISOTHREN\_Pos             (1U)                          }}
\DoxyCodeLine{7621 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_ISOTHREN\_Msk             (0x1UL << USB\_OTG\_DTHRCTL\_ISOTHREN\_Pos) }}
\DoxyCodeLine{7622 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_ISOTHREN                 USB\_OTG\_DTHRCTL\_ISOTHREN\_Msk  }}
\DoxyCodeLine{7624 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos             (2U)                          }}
\DoxyCodeLine{7625 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_Msk             (0x1FFUL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{7626 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN                 USB\_OTG\_DTHRCTL\_TXTHRLEN\_Msk  }}
\DoxyCodeLine{7627 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_0               (0x001UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{7628 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_1               (0x002UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{7629 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_2               (0x004UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{7630 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_3               (0x008UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{7631 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_4               (0x010UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{7632 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_5               (0x020UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{7633 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_6               (0x040UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{7634 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_7               (0x080UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{7635 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_8               (0x100UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{7636 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHREN\_Pos              (16U)                         }}
\DoxyCodeLine{7637 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHREN\_Msk              (0x1UL << USB\_OTG\_DTHRCTL\_RXTHREN\_Pos) }}
\DoxyCodeLine{7638 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHREN                  USB\_OTG\_DTHRCTL\_RXTHREN\_Msk   }}
\DoxyCodeLine{7640 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos             (17U)                         }}
\DoxyCodeLine{7641 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_Msk             (0x1FFUL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{7642 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN                 USB\_OTG\_DTHRCTL\_RXTHRLEN\_Msk  }}
\DoxyCodeLine{7643 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_0               (0x001UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{7644 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_1               (0x002UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{7645 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_2               (0x004UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{7646 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_3               (0x008UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{7647 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_4               (0x010UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{7648 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_5               (0x020UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{7649 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_6               (0x040UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{7650 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_7               (0x080UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{7651 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_8               (0x100UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{7652 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_ARPEN\_Pos                (27U)                         }}
\DoxyCodeLine{7653 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_ARPEN\_Msk                (0x1UL << USB\_OTG\_DTHRCTL\_ARPEN\_Pos) }}
\DoxyCodeLine{7654 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_ARPEN                    USB\_OTG\_DTHRCTL\_ARPEN\_Msk     }}
\DoxyCodeLine{7656 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DIEPEMPMSK register  ********************/}}
\DoxyCodeLine{7657 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEMPMSK\_INEPTXFEM\_Pos         (0U)                          }}
\DoxyCodeLine{7658 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEMPMSK\_INEPTXFEM\_Msk         (0xFFFFUL << USB\_OTG\_DIEPEMPMSK\_INEPTXFEM\_Pos) }}
\DoxyCodeLine{7659 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEMPMSK\_INEPTXFEM             USB\_OTG\_DIEPEMPMSK\_INEPTXFEM\_Msk }}
\DoxyCodeLine{7661 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DEACHINT register  ********************/}}
\DoxyCodeLine{7662 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINT\_IEP1INT\_Pos             (1U)                          }}
\DoxyCodeLine{7663 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINT\_IEP1INT\_Msk             (0x1UL << USB\_OTG\_DEACHINT\_IEP1INT\_Pos) }}
\DoxyCodeLine{7664 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINT\_IEP1INT                 USB\_OTG\_DEACHINT\_IEP1INT\_Msk  }}
\DoxyCodeLine{7665 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINT\_OEP1INT\_Pos             (17U)                         }}
\DoxyCodeLine{7666 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINT\_OEP1INT\_Msk             (0x1UL << USB\_OTG\_DEACHINT\_OEP1INT\_Pos) }}
\DoxyCodeLine{7667 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINT\_OEP1INT                 USB\_OTG\_DEACHINT\_OEP1INT\_Msk  }}
\DoxyCodeLine{7669 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GCCFG register  ********************/}}
\DoxyCodeLine{7670 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_PWRDWN\_Pos                 (16U)                         }}
\DoxyCodeLine{7671 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_PWRDWN\_Msk                 (0x1UL << USB\_OTG\_GCCFG\_PWRDWN\_Pos) }}
\DoxyCodeLine{7672 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_PWRDWN                     USB\_OTG\_GCCFG\_PWRDWN\_Msk      }}
\DoxyCodeLine{7673 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_I2CPADEN\_Pos               (17U)                         }}
\DoxyCodeLine{7674 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_I2CPADEN\_Msk               (0x1UL << USB\_OTG\_GCCFG\_I2CPADEN\_Pos) }}
\DoxyCodeLine{7675 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_I2CPADEN                   USB\_OTG\_GCCFG\_I2CPADEN\_Msk    }}
\DoxyCodeLine{7676 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_VBUSASEN\_Pos               (18U)                         }}
\DoxyCodeLine{7677 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_VBUSASEN\_Msk               (0x1UL << USB\_OTG\_GCCFG\_VBUSASEN\_Pos) }}
\DoxyCodeLine{7678 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_VBUSASEN                   USB\_OTG\_GCCFG\_VBUSASEN\_Msk    }}
\DoxyCodeLine{7679 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_VBUSBSEN\_Pos               (19U)                         }}
\DoxyCodeLine{7680 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_VBUSBSEN\_Msk               (0x1UL << USB\_OTG\_GCCFG\_VBUSBSEN\_Pos) }}
\DoxyCodeLine{7681 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_VBUSBSEN                   USB\_OTG\_GCCFG\_VBUSBSEN\_Msk    }}
\DoxyCodeLine{7682 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_SOFOUTEN\_Pos               (20U)                         }}
\DoxyCodeLine{7683 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_SOFOUTEN\_Msk               (0x1UL << USB\_OTG\_GCCFG\_SOFOUTEN\_Pos) }}
\DoxyCodeLine{7684 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_SOFOUTEN                   USB\_OTG\_GCCFG\_SOFOUTEN\_Msk    }}
\DoxyCodeLine{7685 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_NOVBUSSENS\_Pos             (21U)                         }}
\DoxyCodeLine{7686 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_NOVBUSSENS\_Msk             (0x1UL << USB\_OTG\_GCCFG\_NOVBUSSENS\_Pos) }}
\DoxyCodeLine{7687 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_NOVBUSSENS                 USB\_OTG\_GCCFG\_NOVBUSSENS\_Msk  }}
\DoxyCodeLine{7689 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DEACHINTMSK register  ********************/}}
\DoxyCodeLine{7690 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINTMSK\_IEP1INTM\_Pos         (1U)                          }}
\DoxyCodeLine{7691 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINTMSK\_IEP1INTM\_Msk         (0x1UL << USB\_OTG\_DEACHINTMSK\_IEP1INTM\_Pos) }}
\DoxyCodeLine{7692 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINTMSK\_IEP1INTM             USB\_OTG\_DEACHINTMSK\_IEP1INTM\_Msk }}
\DoxyCodeLine{7693 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINTMSK\_OEP1INTM\_Pos         (17U)                         }}
\DoxyCodeLine{7694 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINTMSK\_OEP1INTM\_Msk         (0x1UL << USB\_OTG\_DEACHINTMSK\_OEP1INTM\_Pos) }}
\DoxyCodeLine{7695 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINTMSK\_OEP1INTM             USB\_OTG\_DEACHINTMSK\_OEP1INTM\_Msk }}
\DoxyCodeLine{7697 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_CID register  ********************/}}
\DoxyCodeLine{7698 \textcolor{preprocessor}{\#define USB\_OTG\_CID\_PRODUCT\_ID\_Pos               (0U)                          }}
\DoxyCodeLine{7699 \textcolor{preprocessor}{\#define USB\_OTG\_CID\_PRODUCT\_ID\_Msk               (0xFFFFFFFFUL << USB\_OTG\_CID\_PRODUCT\_ID\_Pos) }}
\DoxyCodeLine{7700 \textcolor{preprocessor}{\#define USB\_OTG\_CID\_PRODUCT\_ID                   USB\_OTG\_CID\_PRODUCT\_ID\_Msk    }}
\DoxyCodeLine{7702 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DIEPEACHMSK1 register  ********************/}}
\DoxyCodeLine{7703 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_XFRCM\_Pos           (0U)                          }}
\DoxyCodeLine{7704 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_XFRCM\_Msk           (0x1UL << USB\_OTG\_DIEPEACHMSK1\_XFRCM\_Pos) }}
\DoxyCodeLine{7705 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_XFRCM               USB\_OTG\_DIEPEACHMSK1\_XFRCM\_Msk }}
\DoxyCodeLine{7706 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_EPDM\_Pos            (1U)                          }}
\DoxyCodeLine{7707 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_EPDM\_Msk            (0x1UL << USB\_OTG\_DIEPEACHMSK1\_EPDM\_Pos) }}
\DoxyCodeLine{7708 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_EPDM                USB\_OTG\_DIEPEACHMSK1\_EPDM\_Msk }}
\DoxyCodeLine{7709 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_TOM\_Pos             (3U)                          }}
\DoxyCodeLine{7710 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_TOM\_Msk             (0x1UL << USB\_OTG\_DIEPEACHMSK1\_TOM\_Pos) }}
\DoxyCodeLine{7711 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_TOM                 USB\_OTG\_DIEPEACHMSK1\_TOM\_Msk  }}
\DoxyCodeLine{7712 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK\_Pos       (4U)                          }}
\DoxyCodeLine{7713 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK\_Msk       (0x1UL << USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK\_Pos) }}
\DoxyCodeLine{7714 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK           USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK\_Msk }}
\DoxyCodeLine{7715 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_INEPNMM\_Pos         (5U)                          }}
\DoxyCodeLine{7716 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_INEPNMM\_Msk         (0x1UL << USB\_OTG\_DIEPEACHMSK1\_INEPNMM\_Pos) }}
\DoxyCodeLine{7717 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_INEPNMM             USB\_OTG\_DIEPEACHMSK1\_INEPNMM\_Msk }}
\DoxyCodeLine{7718 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_INEPNEM\_Pos         (6U)                          }}
\DoxyCodeLine{7719 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_INEPNEM\_Msk         (0x1UL << USB\_OTG\_DIEPEACHMSK1\_INEPNEM\_Pos) }}
\DoxyCodeLine{7720 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_INEPNEM             USB\_OTG\_DIEPEACHMSK1\_INEPNEM\_Msk }}
\DoxyCodeLine{7721 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_TXFURM\_Pos          (8U)                          }}
\DoxyCodeLine{7722 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_TXFURM\_Msk          (0x1UL << USB\_OTG\_DIEPEACHMSK1\_TXFURM\_Pos) }}
\DoxyCodeLine{7723 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_TXFURM              USB\_OTG\_DIEPEACHMSK1\_TXFURM\_Msk }}
\DoxyCodeLine{7724 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_BIM\_Pos             (9U)                          }}
\DoxyCodeLine{7725 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_BIM\_Msk             (0x1UL << USB\_OTG\_DIEPEACHMSK1\_BIM\_Pos) }}
\DoxyCodeLine{7726 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_BIM                 USB\_OTG\_DIEPEACHMSK1\_BIM\_Msk  }}
\DoxyCodeLine{7727 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_NAKM\_Pos            (13U)                         }}
\DoxyCodeLine{7728 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_NAKM\_Msk            (0x1UL << USB\_OTG\_DIEPEACHMSK1\_NAKM\_Pos) }}
\DoxyCodeLine{7729 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_NAKM                USB\_OTG\_DIEPEACHMSK1\_NAKM\_Msk }}
\DoxyCodeLine{7731 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HPRT register  ********************/}}
\DoxyCodeLine{7732 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PCSTS\_Pos                   (0U)                          }}
\DoxyCodeLine{7733 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PCSTS\_Msk                   (0x1UL << USB\_OTG\_HPRT\_PCSTS\_Pos) }}
\DoxyCodeLine{7734 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PCSTS                       USB\_OTG\_HPRT\_PCSTS\_Msk        }}
\DoxyCodeLine{7735 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PCDET\_Pos                   (1U)                          }}
\DoxyCodeLine{7736 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PCDET\_Msk                   (0x1UL << USB\_OTG\_HPRT\_PCDET\_Pos) }}
\DoxyCodeLine{7737 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PCDET                       USB\_OTG\_HPRT\_PCDET\_Msk        }}
\DoxyCodeLine{7738 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PENA\_Pos                    (2U)                          }}
\DoxyCodeLine{7739 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PENA\_Msk                    (0x1UL << USB\_OTG\_HPRT\_PENA\_Pos) }}
\DoxyCodeLine{7740 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PENA                        USB\_OTG\_HPRT\_PENA\_Msk         }}
\DoxyCodeLine{7741 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PENCHNG\_Pos                 (3U)                          }}
\DoxyCodeLine{7742 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PENCHNG\_Msk                 (0x1UL << USB\_OTG\_HPRT\_PENCHNG\_Pos) }}
\DoxyCodeLine{7743 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PENCHNG                     USB\_OTG\_HPRT\_PENCHNG\_Msk      }}
\DoxyCodeLine{7744 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_POCA\_Pos                    (4U)                          }}
\DoxyCodeLine{7745 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_POCA\_Msk                    (0x1UL << USB\_OTG\_HPRT\_POCA\_Pos) }}
\DoxyCodeLine{7746 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_POCA                        USB\_OTG\_HPRT\_POCA\_Msk         }}
\DoxyCodeLine{7747 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_POCCHNG\_Pos                 (5U)                          }}
\DoxyCodeLine{7748 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_POCCHNG\_Msk                 (0x1UL << USB\_OTG\_HPRT\_POCCHNG\_Pos) }}
\DoxyCodeLine{7749 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_POCCHNG                     USB\_OTG\_HPRT\_POCCHNG\_Msk      }}
\DoxyCodeLine{7750 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PRES\_Pos                    (6U)                          }}
\DoxyCodeLine{7751 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PRES\_Msk                    (0x1UL << USB\_OTG\_HPRT\_PRES\_Pos) }}
\DoxyCodeLine{7752 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PRES                        USB\_OTG\_HPRT\_PRES\_Msk         }}
\DoxyCodeLine{7753 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSUSP\_Pos                   (7U)                          }}
\DoxyCodeLine{7754 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSUSP\_Msk                   (0x1UL << USB\_OTG\_HPRT\_PSUSP\_Pos) }}
\DoxyCodeLine{7755 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSUSP                       USB\_OTG\_HPRT\_PSUSP\_Msk        }}
\DoxyCodeLine{7756 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PRST\_Pos                    (8U)                          }}
\DoxyCodeLine{7757 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PRST\_Msk                    (0x1UL << USB\_OTG\_HPRT\_PRST\_Pos) }}
\DoxyCodeLine{7758 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PRST                        USB\_OTG\_HPRT\_PRST\_Msk         }}
\DoxyCodeLine{7760 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PLSTS\_Pos                   (10U)                         }}
\DoxyCodeLine{7761 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PLSTS\_Msk                   (0x3UL << USB\_OTG\_HPRT\_PLSTS\_Pos) }}
\DoxyCodeLine{7762 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PLSTS                       USB\_OTG\_HPRT\_PLSTS\_Msk        }}
\DoxyCodeLine{7763 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PLSTS\_0                     (0x1UL << USB\_OTG\_HPRT\_PLSTS\_Pos) }}
\DoxyCodeLine{7764 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PLSTS\_1                     (0x2UL << USB\_OTG\_HPRT\_PLSTS\_Pos) }}
\DoxyCodeLine{7765 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PPWR\_Pos                    (12U)                         }}
\DoxyCodeLine{7766 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PPWR\_Msk                    (0x1UL << USB\_OTG\_HPRT\_PPWR\_Pos) }}
\DoxyCodeLine{7767 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PPWR                        USB\_OTG\_HPRT\_PPWR\_Msk         }}
\DoxyCodeLine{7769 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL\_Pos                   (13U)                         }}
\DoxyCodeLine{7770 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL\_Msk                   (0xFUL << USB\_OTG\_HPRT\_PTCTL\_Pos) }}
\DoxyCodeLine{7771 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL                       USB\_OTG\_HPRT\_PTCTL\_Msk        }}
\DoxyCodeLine{7772 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL\_0                     (0x1UL << USB\_OTG\_HPRT\_PTCTL\_Pos) }}
\DoxyCodeLine{7773 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL\_1                     (0x2UL << USB\_OTG\_HPRT\_PTCTL\_Pos) }}
\DoxyCodeLine{7774 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL\_2                     (0x4UL << USB\_OTG\_HPRT\_PTCTL\_Pos) }}
\DoxyCodeLine{7775 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL\_3                     (0x8UL << USB\_OTG\_HPRT\_PTCTL\_Pos) }}
\DoxyCodeLine{7777 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSPD\_Pos                    (17U)                         }}
\DoxyCodeLine{7778 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSPD\_Msk                    (0x3UL << USB\_OTG\_HPRT\_PSPD\_Pos) }}
\DoxyCodeLine{7779 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSPD                        USB\_OTG\_HPRT\_PSPD\_Msk         }}
\DoxyCodeLine{7780 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSPD\_0                      (0x1UL << USB\_OTG\_HPRT\_PSPD\_Pos) }}
\DoxyCodeLine{7781 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSPD\_1                      (0x2UL << USB\_OTG\_HPRT\_PSPD\_Pos) }}
\DoxyCodeLine{7783 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DOEPEACHMSK1 register  ********************/}}
\DoxyCodeLine{7784 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_XFRCM\_Pos           (0U)                          }}
\DoxyCodeLine{7785 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_XFRCM\_Msk           (0x1UL << USB\_OTG\_DOEPEACHMSK1\_XFRCM\_Pos) }}
\DoxyCodeLine{7786 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_XFRCM               USB\_OTG\_DOEPEACHMSK1\_XFRCM\_Msk }}
\DoxyCodeLine{7787 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_EPDM\_Pos            (1U)                          }}
\DoxyCodeLine{7788 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_EPDM\_Msk            (0x1UL << USB\_OTG\_DOEPEACHMSK1\_EPDM\_Pos) }}
\DoxyCodeLine{7789 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_EPDM                USB\_OTG\_DOEPEACHMSK1\_EPDM\_Msk }}
\DoxyCodeLine{7790 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_TOM\_Pos             (3U)                          }}
\DoxyCodeLine{7791 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_TOM\_Msk             (0x1UL << USB\_OTG\_DOEPEACHMSK1\_TOM\_Pos) }}
\DoxyCodeLine{7792 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_TOM                 USB\_OTG\_DOEPEACHMSK1\_TOM\_Msk  }}
\DoxyCodeLine{7793 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK\_Pos       (4U)                          }}
\DoxyCodeLine{7794 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK\_Msk       (0x1UL << USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK\_Pos) }}
\DoxyCodeLine{7795 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK           USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK\_Msk }}
\DoxyCodeLine{7796 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_INEPNMM\_Pos         (5U)                          }}
\DoxyCodeLine{7797 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_INEPNMM\_Msk         (0x1UL << USB\_OTG\_DOEPEACHMSK1\_INEPNMM\_Pos) }}
\DoxyCodeLine{7798 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_INEPNMM             USB\_OTG\_DOEPEACHMSK1\_INEPNMM\_Msk }}
\DoxyCodeLine{7799 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_INEPNEM\_Pos         (6U)                          }}
\DoxyCodeLine{7800 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_INEPNEM\_Msk         (0x1UL << USB\_OTG\_DOEPEACHMSK1\_INEPNEM\_Pos) }}
\DoxyCodeLine{7801 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_INEPNEM             USB\_OTG\_DOEPEACHMSK1\_INEPNEM\_Msk }}
\DoxyCodeLine{7802 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_TXFURM\_Pos          (8U)                          }}
\DoxyCodeLine{7803 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_TXFURM\_Msk          (0x1UL << USB\_OTG\_DOEPEACHMSK1\_TXFURM\_Pos) }}
\DoxyCodeLine{7804 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_TXFURM              USB\_OTG\_DOEPEACHMSK1\_TXFURM\_Msk }}
\DoxyCodeLine{7805 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_BIM\_Pos             (9U)                          }}
\DoxyCodeLine{7806 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_BIM\_Msk             (0x1UL << USB\_OTG\_DOEPEACHMSK1\_BIM\_Pos) }}
\DoxyCodeLine{7807 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_BIM                 USB\_OTG\_DOEPEACHMSK1\_BIM\_Msk  }}
\DoxyCodeLine{7808 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_BERRM\_Pos           (12U)                         }}
\DoxyCodeLine{7809 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_BERRM\_Msk           (0x1UL << USB\_OTG\_DOEPEACHMSK1\_BERRM\_Pos) }}
\DoxyCodeLine{7810 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_BERRM               USB\_OTG\_DOEPEACHMSK1\_BERRM\_Msk }}
\DoxyCodeLine{7811 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_NAKM\_Pos            (13U)                         }}
\DoxyCodeLine{7812 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_NAKM\_Msk            (0x1UL << USB\_OTG\_DOEPEACHMSK1\_NAKM\_Pos) }}
\DoxyCodeLine{7813 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_NAKM                USB\_OTG\_DOEPEACHMSK1\_NAKM\_Msk }}
\DoxyCodeLine{7814 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_NYETM\_Pos           (14U)                         }}
\DoxyCodeLine{7815 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_NYETM\_Msk           (0x1UL << USB\_OTG\_DOEPEACHMSK1\_NYETM\_Pos) }}
\DoxyCodeLine{7816 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_NYETM               USB\_OTG\_DOEPEACHMSK1\_NYETM\_Msk }}
\DoxyCodeLine{7818 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HPTXFSIZ register  ********************/}}
\DoxyCodeLine{7819 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXFSIZ\_PTXSA\_Pos               (0U)                          }}
\DoxyCodeLine{7820 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXFSIZ\_PTXSA\_Msk               (0xFFFFUL << USB\_OTG\_HPTXFSIZ\_PTXSA\_Pos) }}
\DoxyCodeLine{7821 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXFSIZ\_PTXSA                   USB\_OTG\_HPTXFSIZ\_PTXSA\_Msk    }}
\DoxyCodeLine{7822 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXFSIZ\_PTXFD\_Pos               (16U)                         }}
\DoxyCodeLine{7823 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXFSIZ\_PTXFD\_Msk               (0xFFFFUL << USB\_OTG\_HPTXFSIZ\_PTXFD\_Pos) }}
\DoxyCodeLine{7824 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXFSIZ\_PTXFD                   USB\_OTG\_HPTXFSIZ\_PTXFD\_Msk    }}
\DoxyCodeLine{7826 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DIEPCTL register  ********************/}}
\DoxyCodeLine{7827 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_MPSIZ\_Pos                (0U)                          }}
\DoxyCodeLine{7828 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_MPSIZ\_Msk                (0x7FFUL << USB\_OTG\_DIEPCTL\_MPSIZ\_Pos) }}
\DoxyCodeLine{7829 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_MPSIZ                    USB\_OTG\_DIEPCTL\_MPSIZ\_Msk     }}
\DoxyCodeLine{7830 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_USBAEP\_Pos               (15U)                         }}
\DoxyCodeLine{7831 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_USBAEP\_Msk               (0x1UL << USB\_OTG\_DIEPCTL\_USBAEP\_Pos) }}
\DoxyCodeLine{7832 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_USBAEP                   USB\_OTG\_DIEPCTL\_USBAEP\_Msk    }}
\DoxyCodeLine{7833 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EONUM\_DPID\_Pos           (16U)                         }}
\DoxyCodeLine{7834 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EONUM\_DPID\_Msk           (0x1UL << USB\_OTG\_DIEPCTL\_EONUM\_DPID\_Pos) }}
\DoxyCodeLine{7835 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EONUM\_DPID               USB\_OTG\_DIEPCTL\_EONUM\_DPID\_Msk }}
\DoxyCodeLine{7836 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_NAKSTS\_Pos               (17U)                         }}
\DoxyCodeLine{7837 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_NAKSTS\_Msk               (0x1UL << USB\_OTG\_DIEPCTL\_NAKSTS\_Pos) }}
\DoxyCodeLine{7838 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_NAKSTS                   USB\_OTG\_DIEPCTL\_NAKSTS\_Msk    }}
\DoxyCodeLine{7840 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPTYP\_Pos                (18U)                         }}
\DoxyCodeLine{7841 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPTYP\_Msk                (0x3UL << USB\_OTG\_DIEPCTL\_EPTYP\_Pos) }}
\DoxyCodeLine{7842 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPTYP                    USB\_OTG\_DIEPCTL\_EPTYP\_Msk     }}
\DoxyCodeLine{7843 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPTYP\_0                  (0x1UL << USB\_OTG\_DIEPCTL\_EPTYP\_Pos) }}
\DoxyCodeLine{7844 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPTYP\_1                  (0x2UL << USB\_OTG\_DIEPCTL\_EPTYP\_Pos) }}
\DoxyCodeLine{7845 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_STALL\_Pos                (21U)                         }}
\DoxyCodeLine{7846 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_STALL\_Msk                (0x1UL << USB\_OTG\_DIEPCTL\_STALL\_Pos) }}
\DoxyCodeLine{7847 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_STALL                    USB\_OTG\_DIEPCTL\_STALL\_Msk     }}
\DoxyCodeLine{7849 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM\_Pos               (22U)                         }}
\DoxyCodeLine{7850 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM\_Msk               (0xFUL << USB\_OTG\_DIEPCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{7851 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM                   USB\_OTG\_DIEPCTL\_TXFNUM\_Msk    }}
\DoxyCodeLine{7852 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM\_0                 (0x1UL << USB\_OTG\_DIEPCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{7853 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM\_1                 (0x2UL << USB\_OTG\_DIEPCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{7854 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM\_2                 (0x4UL << USB\_OTG\_DIEPCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{7855 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM\_3                 (0x8UL << USB\_OTG\_DIEPCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{7856 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_CNAK\_Pos                 (26U)                         }}
\DoxyCodeLine{7857 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_CNAK\_Msk                 (0x1UL << USB\_OTG\_DIEPCTL\_CNAK\_Pos) }}
\DoxyCodeLine{7858 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_CNAK                     USB\_OTG\_DIEPCTL\_CNAK\_Msk      }}
\DoxyCodeLine{7859 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SNAK\_Pos                 (27U)                         }}
\DoxyCodeLine{7860 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SNAK\_Msk                 (0x1UL << USB\_OTG\_DIEPCTL\_SNAK\_Pos) }}
\DoxyCodeLine{7861 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SNAK                     USB\_OTG\_DIEPCTL\_SNAK\_Msk      }}
\DoxyCodeLine{7862 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM\_Pos       (28U)                         }}
\DoxyCodeLine{7863 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM\_Msk       (0x1UL << USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM\_Pos) }}
\DoxyCodeLine{7864 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM           USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM\_Msk }}
\DoxyCodeLine{7865 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SODDFRM\_Pos              (29U)                         }}
\DoxyCodeLine{7866 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SODDFRM\_Msk              (0x1UL << USB\_OTG\_DIEPCTL\_SODDFRM\_Pos) }}
\DoxyCodeLine{7867 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SODDFRM                  USB\_OTG\_DIEPCTL\_SODDFRM\_Msk   }}
\DoxyCodeLine{7868 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPDIS\_Pos                (30U)                         }}
\DoxyCodeLine{7869 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPDIS\_Msk                (0x1UL << USB\_OTG\_DIEPCTL\_EPDIS\_Pos) }}
\DoxyCodeLine{7870 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPDIS                    USB\_OTG\_DIEPCTL\_EPDIS\_Msk     }}
\DoxyCodeLine{7871 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPENA\_Pos                (31U)                         }}
\DoxyCodeLine{7872 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPENA\_Msk                (0x1UL << USB\_OTG\_DIEPCTL\_EPENA\_Pos) }}
\DoxyCodeLine{7873 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPENA                    USB\_OTG\_DIEPCTL\_EPENA\_Msk     }}
\DoxyCodeLine{7875 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HCCHAR register  ********************/}}
\DoxyCodeLine{7876 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MPSIZ\_Pos                 (0U)                          }}
\DoxyCodeLine{7877 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MPSIZ\_Msk                 (0x7FFUL << USB\_OTG\_HCCHAR\_MPSIZ\_Pos) }}
\DoxyCodeLine{7878 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MPSIZ                     USB\_OTG\_HCCHAR\_MPSIZ\_Msk      }}
\DoxyCodeLine{7880 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM\_Pos                 (11U)                         }}
\DoxyCodeLine{7881 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM\_Msk                 (0xFUL << USB\_OTG\_HCCHAR\_EPNUM\_Pos) }}
\DoxyCodeLine{7882 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM                     USB\_OTG\_HCCHAR\_EPNUM\_Msk      }}
\DoxyCodeLine{7883 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM\_0                   (0x1UL << USB\_OTG\_HCCHAR\_EPNUM\_Pos) }}
\DoxyCodeLine{7884 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM\_1                   (0x2UL << USB\_OTG\_HCCHAR\_EPNUM\_Pos) }}
\DoxyCodeLine{7885 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM\_2                   (0x4UL << USB\_OTG\_HCCHAR\_EPNUM\_Pos) }}
\DoxyCodeLine{7886 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM\_3                   (0x8UL << USB\_OTG\_HCCHAR\_EPNUM\_Pos) }}
\DoxyCodeLine{7887 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPDIR\_Pos                 (15U)                         }}
\DoxyCodeLine{7888 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPDIR\_Msk                 (0x1UL << USB\_OTG\_HCCHAR\_EPDIR\_Pos) }}
\DoxyCodeLine{7889 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPDIR                     USB\_OTG\_HCCHAR\_EPDIR\_Msk      }}
\DoxyCodeLine{7890 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_LSDEV\_Pos                 (17U)                         }}
\DoxyCodeLine{7891 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_LSDEV\_Msk                 (0x1UL << USB\_OTG\_HCCHAR\_LSDEV\_Pos) }}
\DoxyCodeLine{7892 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_LSDEV                     USB\_OTG\_HCCHAR\_LSDEV\_Msk      }}
\DoxyCodeLine{7894 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPTYP\_Pos                 (18U)                         }}
\DoxyCodeLine{7895 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPTYP\_Msk                 (0x3UL << USB\_OTG\_HCCHAR\_EPTYP\_Pos) }}
\DoxyCodeLine{7896 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPTYP                     USB\_OTG\_HCCHAR\_EPTYP\_Msk      }}
\DoxyCodeLine{7897 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPTYP\_0                   (0x1UL << USB\_OTG\_HCCHAR\_EPTYP\_Pos) }}
\DoxyCodeLine{7898 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPTYP\_1                   (0x2UL << USB\_OTG\_HCCHAR\_EPTYP\_Pos) }}
\DoxyCodeLine{7900 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MC\_Pos                    (20U)                         }}
\DoxyCodeLine{7901 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MC\_Msk                    (0x3UL << USB\_OTG\_HCCHAR\_MC\_Pos) }}
\DoxyCodeLine{7902 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MC                        USB\_OTG\_HCCHAR\_MC\_Msk         }}
\DoxyCodeLine{7903 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MC\_0                      (0x1UL << USB\_OTG\_HCCHAR\_MC\_Pos) }}
\DoxyCodeLine{7904 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MC\_1                      (0x2UL << USB\_OTG\_HCCHAR\_MC\_Pos) }}
\DoxyCodeLine{7906 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_Pos                   (22U)                         }}
\DoxyCodeLine{7907 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_Msk                   (0x7FUL << USB\_OTG\_HCCHAR\_DAD\_Pos) }}
\DoxyCodeLine{7908 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD                       USB\_OTG\_HCCHAR\_DAD\_Msk        }}
\DoxyCodeLine{7909 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_0                     (0x01UL << USB\_OTG\_HCCHAR\_DAD\_Pos) }}
\DoxyCodeLine{7910 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_1                     (0x02UL << USB\_OTG\_HCCHAR\_DAD\_Pos) }}
\DoxyCodeLine{7911 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_2                     (0x04UL << USB\_OTG\_HCCHAR\_DAD\_Pos) }}
\DoxyCodeLine{7912 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_3                     (0x08UL << USB\_OTG\_HCCHAR\_DAD\_Pos) }}
\DoxyCodeLine{7913 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_4                     (0x10UL << USB\_OTG\_HCCHAR\_DAD\_Pos) }}
\DoxyCodeLine{7914 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_5                     (0x20UL << USB\_OTG\_HCCHAR\_DAD\_Pos) }}
\DoxyCodeLine{7915 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_6                     (0x40UL << USB\_OTG\_HCCHAR\_DAD\_Pos) }}
\DoxyCodeLine{7916 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_ODDFRM\_Pos                (29U)                         }}
\DoxyCodeLine{7917 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_ODDFRM\_Msk                (0x1UL << USB\_OTG\_HCCHAR\_ODDFRM\_Pos) }}
\DoxyCodeLine{7918 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_ODDFRM                    USB\_OTG\_HCCHAR\_ODDFRM\_Msk     }}
\DoxyCodeLine{7919 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_CHDIS\_Pos                 (30U)                         }}
\DoxyCodeLine{7920 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_CHDIS\_Msk                 (0x1UL << USB\_OTG\_HCCHAR\_CHDIS\_Pos) }}
\DoxyCodeLine{7921 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_CHDIS                     USB\_OTG\_HCCHAR\_CHDIS\_Msk      }}
\DoxyCodeLine{7922 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_CHENA\_Pos                 (31U)                         }}
\DoxyCodeLine{7923 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_CHENA\_Msk                 (0x1UL << USB\_OTG\_HCCHAR\_CHENA\_Pos) }}
\DoxyCodeLine{7924 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_CHENA                     USB\_OTG\_HCCHAR\_CHENA\_Msk      }}
\DoxyCodeLine{7926 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HCSPLT register  ********************/}}
\DoxyCodeLine{7927 }
\DoxyCodeLine{7928 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_Pos               (0U)                          }}
\DoxyCodeLine{7929 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_Msk               (0x7FUL << USB\_OTG\_HCSPLT\_PRTADDR\_Pos) }}
\DoxyCodeLine{7930 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR                   USB\_OTG\_HCSPLT\_PRTADDR\_Msk    }}
\DoxyCodeLine{7931 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_0                 (0x01UL << USB\_OTG\_HCSPLT\_PRTADDR\_Pos) }}
\DoxyCodeLine{7932 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_1                 (0x02UL << USB\_OTG\_HCSPLT\_PRTADDR\_Pos) }}
\DoxyCodeLine{7933 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_2                 (0x04UL << USB\_OTG\_HCSPLT\_PRTADDR\_Pos) }}
\DoxyCodeLine{7934 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_3                 (0x08UL << USB\_OTG\_HCSPLT\_PRTADDR\_Pos) }}
\DoxyCodeLine{7935 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_4                 (0x10UL << USB\_OTG\_HCSPLT\_PRTADDR\_Pos) }}
\DoxyCodeLine{7936 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_5                 (0x20UL << USB\_OTG\_HCSPLT\_PRTADDR\_Pos) }}
\DoxyCodeLine{7937 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_6                 (0x40UL << USB\_OTG\_HCSPLT\_PRTADDR\_Pos) }}
\DoxyCodeLine{7939 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_Pos               (7U)                          }}
\DoxyCodeLine{7940 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_Msk               (0x7FUL << USB\_OTG\_HCSPLT\_HUBADDR\_Pos) }}
\DoxyCodeLine{7941 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR                   USB\_OTG\_HCSPLT\_HUBADDR\_Msk    }}
\DoxyCodeLine{7942 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_0                 (0x01UL << USB\_OTG\_HCSPLT\_HUBADDR\_Pos) }}
\DoxyCodeLine{7943 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_1                 (0x02UL << USB\_OTG\_HCSPLT\_HUBADDR\_Pos) }}
\DoxyCodeLine{7944 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_2                 (0x04UL << USB\_OTG\_HCSPLT\_HUBADDR\_Pos) }}
\DoxyCodeLine{7945 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_3                 (0x08UL << USB\_OTG\_HCSPLT\_HUBADDR\_Pos) }}
\DoxyCodeLine{7946 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_4                 (0x10UL << USB\_OTG\_HCSPLT\_HUBADDR\_Pos) }}
\DoxyCodeLine{7947 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_5                 (0x20UL << USB\_OTG\_HCSPLT\_HUBADDR\_Pos) }}
\DoxyCodeLine{7948 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_6                 (0x40UL << USB\_OTG\_HCSPLT\_HUBADDR\_Pos) }}
\DoxyCodeLine{7950 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_XACTPOS\_Pos               (14U)                         }}
\DoxyCodeLine{7951 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_XACTPOS\_Msk               (0x3UL << USB\_OTG\_HCSPLT\_XACTPOS\_Pos) }}
\DoxyCodeLine{7952 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_XACTPOS                   USB\_OTG\_HCSPLT\_XACTPOS\_Msk    }}
\DoxyCodeLine{7953 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_XACTPOS\_0                 (0x1UL << USB\_OTG\_HCSPLT\_XACTPOS\_Pos) }}
\DoxyCodeLine{7954 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_XACTPOS\_1                 (0x2UL << USB\_OTG\_HCSPLT\_XACTPOS\_Pos) }}
\DoxyCodeLine{7955 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_COMPLSPLT\_Pos             (16U)                         }}
\DoxyCodeLine{7956 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_COMPLSPLT\_Msk             (0x1UL << USB\_OTG\_HCSPLT\_COMPLSPLT\_Pos) }}
\DoxyCodeLine{7957 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_COMPLSPLT                 USB\_OTG\_HCSPLT\_COMPLSPLT\_Msk  }}
\DoxyCodeLine{7958 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_SPLITEN\_Pos               (31U)                         }}
\DoxyCodeLine{7959 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_SPLITEN\_Msk               (0x1UL << USB\_OTG\_HCSPLT\_SPLITEN\_Pos) }}
\DoxyCodeLine{7960 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_SPLITEN                   USB\_OTG\_HCSPLT\_SPLITEN\_Msk    }}
\DoxyCodeLine{7962 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HCINT register  ********************/}}
\DoxyCodeLine{7963 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_XFRC\_Pos                   (0U)                          }}
\DoxyCodeLine{7964 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_XFRC\_Msk                   (0x1UL << USB\_OTG\_HCINT\_XFRC\_Pos) }}
\DoxyCodeLine{7965 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_XFRC                       USB\_OTG\_HCINT\_XFRC\_Msk        }}
\DoxyCodeLine{7966 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_CHH\_Pos                    (1U)                          }}
\DoxyCodeLine{7967 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_CHH\_Msk                    (0x1UL << USB\_OTG\_HCINT\_CHH\_Pos) }}
\DoxyCodeLine{7968 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_CHH                        USB\_OTG\_HCINT\_CHH\_Msk         }}
\DoxyCodeLine{7969 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_AHBERR\_Pos                 (2U)                          }}
\DoxyCodeLine{7970 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_AHBERR\_Msk                 (0x1UL << USB\_OTG\_HCINT\_AHBERR\_Pos) }}
\DoxyCodeLine{7971 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_AHBERR                     USB\_OTG\_HCINT\_AHBERR\_Msk      }}
\DoxyCodeLine{7972 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_STALL\_Pos                  (3U)                          }}
\DoxyCodeLine{7973 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_STALL\_Msk                  (0x1UL << USB\_OTG\_HCINT\_STALL\_Pos) }}
\DoxyCodeLine{7974 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_STALL                      USB\_OTG\_HCINT\_STALL\_Msk       }}
\DoxyCodeLine{7975 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_NAK\_Pos                    (4U)                          }}
\DoxyCodeLine{7976 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_NAK\_Msk                    (0x1UL << USB\_OTG\_HCINT\_NAK\_Pos) }}
\DoxyCodeLine{7977 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_NAK                        USB\_OTG\_HCINT\_NAK\_Msk         }}
\DoxyCodeLine{7978 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_ACK\_Pos                    (5U)                          }}
\DoxyCodeLine{7979 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_ACK\_Msk                    (0x1UL << USB\_OTG\_HCINT\_ACK\_Pos) }}
\DoxyCodeLine{7980 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_ACK                        USB\_OTG\_HCINT\_ACK\_Msk         }}
\DoxyCodeLine{7981 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_NYET\_Pos                   (6U)                          }}
\DoxyCodeLine{7982 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_NYET\_Msk                   (0x1UL << USB\_OTG\_HCINT\_NYET\_Pos) }}
\DoxyCodeLine{7983 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_NYET                       USB\_OTG\_HCINT\_NYET\_Msk        }}
\DoxyCodeLine{7984 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_TXERR\_Pos                  (7U)                          }}
\DoxyCodeLine{7985 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_TXERR\_Msk                  (0x1UL << USB\_OTG\_HCINT\_TXERR\_Pos) }}
\DoxyCodeLine{7986 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_TXERR                      USB\_OTG\_HCINT\_TXERR\_Msk       }}
\DoxyCodeLine{7987 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_BBERR\_Pos                  (8U)                          }}
\DoxyCodeLine{7988 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_BBERR\_Msk                  (0x1UL << USB\_OTG\_HCINT\_BBERR\_Pos) }}
\DoxyCodeLine{7989 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_BBERR                      USB\_OTG\_HCINT\_BBERR\_Msk       }}
\DoxyCodeLine{7990 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_FRMOR\_Pos                  (9U)                          }}
\DoxyCodeLine{7991 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_FRMOR\_Msk                  (0x1UL << USB\_OTG\_HCINT\_FRMOR\_Pos) }}
\DoxyCodeLine{7992 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_FRMOR                      USB\_OTG\_HCINT\_FRMOR\_Msk       }}
\DoxyCodeLine{7993 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_DTERR\_Pos                  (10U)                         }}
\DoxyCodeLine{7994 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_DTERR\_Msk                  (0x1UL << USB\_OTG\_HCINT\_DTERR\_Pos) }}
\DoxyCodeLine{7995 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_DTERR                      USB\_OTG\_HCINT\_DTERR\_Msk       }}
\DoxyCodeLine{7997 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DIEPINT register  ********************/}}
\DoxyCodeLine{7998 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_XFRC\_Pos                 (0U)                          }}
\DoxyCodeLine{7999 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_XFRC\_Msk                 (0x1UL << USB\_OTG\_DIEPINT\_XFRC\_Pos) }}
\DoxyCodeLine{8000 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_XFRC                     USB\_OTG\_DIEPINT\_XFRC\_Msk      }}
\DoxyCodeLine{8001 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_EPDISD\_Pos               (1U)                          }}
\DoxyCodeLine{8002 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_EPDISD\_Msk               (0x1UL << USB\_OTG\_DIEPINT\_EPDISD\_Pos) }}
\DoxyCodeLine{8003 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_EPDISD                   USB\_OTG\_DIEPINT\_EPDISD\_Msk    }}
\DoxyCodeLine{8004 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_AHBERR\_Pos               (2U)}}
\DoxyCodeLine{8005 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_AHBERR\_Msk               (0x1UL << USB\_OTG\_DIEPINT\_AHBERR\_Pos) }}
\DoxyCodeLine{8006 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_AHBERR                   USB\_OTG\_DIEPINT\_AHBERR\_Msk   }}
\DoxyCodeLine{8007 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TOC\_Pos                  (3U)                          }}
\DoxyCodeLine{8008 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TOC\_Msk                  (0x1UL << USB\_OTG\_DIEPINT\_TOC\_Pos) }}
\DoxyCodeLine{8009 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TOC                      USB\_OTG\_DIEPINT\_TOC\_Msk       }}
\DoxyCodeLine{8010 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_ITTXFE\_Pos               (4U)                          }}
\DoxyCodeLine{8011 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_ITTXFE\_Msk               (0x1UL << USB\_OTG\_DIEPINT\_ITTXFE\_Pos) }}
\DoxyCodeLine{8012 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_ITTXFE                   USB\_OTG\_DIEPINT\_ITTXFE\_Msk    }}
\DoxyCodeLine{8013 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_INEPNM\_Pos               (5U)}}
\DoxyCodeLine{8014 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_INEPNM\_Msk               (0x1UL << USB\_OTG\_DIEPINT\_INEPNM\_Pos) }}
\DoxyCodeLine{8015 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_INEPNM                   USB\_OTG\_DIEPINT\_INEPNM\_Msk   }}
\DoxyCodeLine{8016 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_INEPNE\_Pos               (6U)                          }}
\DoxyCodeLine{8017 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_INEPNE\_Msk               (0x1UL << USB\_OTG\_DIEPINT\_INEPNE\_Pos) }}
\DoxyCodeLine{8018 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_INEPNE                   USB\_OTG\_DIEPINT\_INEPNE\_Msk    }}
\DoxyCodeLine{8019 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TXFE\_Pos                 (7U)                          }}
\DoxyCodeLine{8020 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TXFE\_Msk                 (0x1UL << USB\_OTG\_DIEPINT\_TXFE\_Pos) }}
\DoxyCodeLine{8021 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TXFE                     USB\_OTG\_DIEPINT\_TXFE\_Msk      }}
\DoxyCodeLine{8022 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TXFIFOUDRN\_Pos           (8U)                          }}
\DoxyCodeLine{8023 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TXFIFOUDRN\_Msk           (0x1UL << USB\_OTG\_DIEPINT\_TXFIFOUDRN\_Pos) }}
\DoxyCodeLine{8024 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TXFIFOUDRN               USB\_OTG\_DIEPINT\_TXFIFOUDRN\_Msk }}
\DoxyCodeLine{8025 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_BNA\_Pos                  (9U)                          }}
\DoxyCodeLine{8026 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_BNA\_Msk                  (0x1UL << USB\_OTG\_DIEPINT\_BNA\_Pos) }}
\DoxyCodeLine{8027 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_BNA                      USB\_OTG\_DIEPINT\_BNA\_Msk       }}
\DoxyCodeLine{8028 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_PKTDRPSTS\_Pos            (11U)                         }}
\DoxyCodeLine{8029 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_PKTDRPSTS\_Msk            (0x1UL << USB\_OTG\_DIEPINT\_PKTDRPSTS\_Pos) }}
\DoxyCodeLine{8030 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_PKTDRPSTS                USB\_OTG\_DIEPINT\_PKTDRPSTS\_Msk }}
\DoxyCodeLine{8031 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_BERR\_Pos                 (12U)                         }}
\DoxyCodeLine{8032 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_BERR\_Msk                 (0x1UL << USB\_OTG\_DIEPINT\_BERR\_Pos) }}
\DoxyCodeLine{8033 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_BERR                     USB\_OTG\_DIEPINT\_BERR\_Msk      }}
\DoxyCodeLine{8034 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_NAK\_Pos                  (13U)                         }}
\DoxyCodeLine{8035 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_NAK\_Msk                  (0x1UL << USB\_OTG\_DIEPINT\_NAK\_Pos) }}
\DoxyCodeLine{8036 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_NAK                      USB\_OTG\_DIEPINT\_NAK\_Msk       }}
\DoxyCodeLine{8038 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HCINTMSK register  ********************/}}
\DoxyCodeLine{8039 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_XFRCM\_Pos               (0U)                          }}
\DoxyCodeLine{8040 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_XFRCM\_Msk               (0x1UL << USB\_OTG\_HCINTMSK\_XFRCM\_Pos) }}
\DoxyCodeLine{8041 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_XFRCM                   USB\_OTG\_HCINTMSK\_XFRCM\_Msk    }}
\DoxyCodeLine{8042 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_CHHM\_Pos                (1U)                          }}
\DoxyCodeLine{8043 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_CHHM\_Msk                (0x1UL << USB\_OTG\_HCINTMSK\_CHHM\_Pos) }}
\DoxyCodeLine{8044 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_CHHM                    USB\_OTG\_HCINTMSK\_CHHM\_Msk     }}
\DoxyCodeLine{8045 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_AHBERR\_Pos              (2U)                          }}
\DoxyCodeLine{8046 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_AHBERR\_Msk              (0x1UL << USB\_OTG\_HCINTMSK\_AHBERR\_Pos) }}
\DoxyCodeLine{8047 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_AHBERR                  USB\_OTG\_HCINTMSK\_AHBERR\_Msk   }}
\DoxyCodeLine{8048 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_STALLM\_Pos              (3U)                          }}
\DoxyCodeLine{8049 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_STALLM\_Msk              (0x1UL << USB\_OTG\_HCINTMSK\_STALLM\_Pos) }}
\DoxyCodeLine{8050 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_STALLM                  USB\_OTG\_HCINTMSK\_STALLM\_Msk   }}
\DoxyCodeLine{8051 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_NAKM\_Pos                (4U)                          }}
\DoxyCodeLine{8052 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_NAKM\_Msk                (0x1UL << USB\_OTG\_HCINTMSK\_NAKM\_Pos) }}
\DoxyCodeLine{8053 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_NAKM                    USB\_OTG\_HCINTMSK\_NAKM\_Msk     }}
\DoxyCodeLine{8054 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_ACKM\_Pos                (5U)                          }}
\DoxyCodeLine{8055 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_ACKM\_Msk                (0x1UL << USB\_OTG\_HCINTMSK\_ACKM\_Pos) }}
\DoxyCodeLine{8056 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_ACKM                    USB\_OTG\_HCINTMSK\_ACKM\_Msk     }}
\DoxyCodeLine{8057 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_NYET\_Pos                (6U)                          }}
\DoxyCodeLine{8058 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_NYET\_Msk                (0x1UL << USB\_OTG\_HCINTMSK\_NYET\_Pos) }}
\DoxyCodeLine{8059 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_NYET                    USB\_OTG\_HCINTMSK\_NYET\_Msk     }}
\DoxyCodeLine{8060 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_TXERRM\_Pos              (7U)                          }}
\DoxyCodeLine{8061 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_TXERRM\_Msk              (0x1UL << USB\_OTG\_HCINTMSK\_TXERRM\_Pos) }}
\DoxyCodeLine{8062 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_TXERRM                  USB\_OTG\_HCINTMSK\_TXERRM\_Msk   }}
\DoxyCodeLine{8063 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_BBERRM\_Pos              (8U)                          }}
\DoxyCodeLine{8064 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_BBERRM\_Msk              (0x1UL << USB\_OTG\_HCINTMSK\_BBERRM\_Pos) }}
\DoxyCodeLine{8065 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_BBERRM                  USB\_OTG\_HCINTMSK\_BBERRM\_Msk   }}
\DoxyCodeLine{8066 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_FRMORM\_Pos              (9U)                          }}
\DoxyCodeLine{8067 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_FRMORM\_Msk              (0x1UL << USB\_OTG\_HCINTMSK\_FRMORM\_Pos) }}
\DoxyCodeLine{8068 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_FRMORM                  USB\_OTG\_HCINTMSK\_FRMORM\_Msk   }}
\DoxyCodeLine{8069 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_DTERRM\_Pos              (10U)                         }}
\DoxyCodeLine{8070 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_DTERRM\_Msk              (0x1UL << USB\_OTG\_HCINTMSK\_DTERRM\_Pos) }}
\DoxyCodeLine{8071 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_DTERRM                  USB\_OTG\_HCINTMSK\_DTERRM\_Msk   }}
\DoxyCodeLine{8073 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DIEPTSIZ register  ********************/}}
\DoxyCodeLine{8074 }
\DoxyCodeLine{8075 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_XFRSIZ\_Pos              (0U)                          }}
\DoxyCodeLine{8076 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_XFRSIZ\_Msk              (0x7FFFFUL << USB\_OTG\_DIEPTSIZ\_XFRSIZ\_Pos) }}
\DoxyCodeLine{8077 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_XFRSIZ                  USB\_OTG\_DIEPTSIZ\_XFRSIZ\_Msk   }}
\DoxyCodeLine{8078 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_PKTCNT\_Pos              (19U)                         }}
\DoxyCodeLine{8079 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_PKTCNT\_Msk              (0x3FFUL << USB\_OTG\_DIEPTSIZ\_PKTCNT\_Pos) }}
\DoxyCodeLine{8080 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_PKTCNT                  USB\_OTG\_DIEPTSIZ\_PKTCNT\_Msk   }}
\DoxyCodeLine{8081 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_MULCNT\_Pos              (29U)                         }}
\DoxyCodeLine{8082 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_MULCNT\_Msk              (0x3UL << USB\_OTG\_DIEPTSIZ\_MULCNT\_Pos) }}
\DoxyCodeLine{8083 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_MULCNT                  USB\_OTG\_DIEPTSIZ\_MULCNT\_Msk   }}
\DoxyCodeLine{8084 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HCTSIZ register  ********************/}}
\DoxyCodeLine{8085 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_XFRSIZ\_Pos                (0U)                          }}
\DoxyCodeLine{8086 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_XFRSIZ\_Msk                (0x7FFFFUL << USB\_OTG\_HCTSIZ\_XFRSIZ\_Pos) }}
\DoxyCodeLine{8087 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_XFRSIZ                    USB\_OTG\_HCTSIZ\_XFRSIZ\_Msk     }}
\DoxyCodeLine{8088 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_PKTCNT\_Pos                (19U)                         }}
\DoxyCodeLine{8089 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_PKTCNT\_Msk                (0x3FFUL << USB\_OTG\_HCTSIZ\_PKTCNT\_Pos) }}
\DoxyCodeLine{8090 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_PKTCNT                    USB\_OTG\_HCTSIZ\_PKTCNT\_Msk     }}
\DoxyCodeLine{8091 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DOPING\_Pos                (31U)                         }}
\DoxyCodeLine{8092 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DOPING\_Msk                (0x1UL << USB\_OTG\_HCTSIZ\_DOPING\_Pos) }}
\DoxyCodeLine{8093 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DOPING                    USB\_OTG\_HCTSIZ\_DOPING\_Msk     }}
\DoxyCodeLine{8094 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DPID\_Pos                  (29U)                         }}
\DoxyCodeLine{8095 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DPID\_Msk                  (0x3UL << USB\_OTG\_HCTSIZ\_DPID\_Pos) }}
\DoxyCodeLine{8096 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DPID                      USB\_OTG\_HCTSIZ\_DPID\_Msk       }}
\DoxyCodeLine{8097 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DPID\_0                    (0x1UL << USB\_OTG\_HCTSIZ\_DPID\_Pos) }}
\DoxyCodeLine{8098 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DPID\_1                    (0x2UL << USB\_OTG\_HCTSIZ\_DPID\_Pos) }}
\DoxyCodeLine{8100 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DIEPDMA register  ********************/}}
\DoxyCodeLine{8101 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPDMA\_DMAADDR\_Pos              (0U)                          }}
\DoxyCodeLine{8102 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPDMA\_DMAADDR\_Msk              (0xFFFFFFFFUL << USB\_OTG\_DIEPDMA\_DMAADDR\_Pos) }}
\DoxyCodeLine{8103 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPDMA\_DMAADDR                  USB\_OTG\_DIEPDMA\_DMAADDR\_Msk   }}
\DoxyCodeLine{8105 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HCDMA register  ********************/}}
\DoxyCodeLine{8106 \textcolor{preprocessor}{\#define USB\_OTG\_HCDMA\_DMAADDR\_Pos                (0U)                          }}
\DoxyCodeLine{8107 \textcolor{preprocessor}{\#define USB\_OTG\_HCDMA\_DMAADDR\_Msk                (0xFFFFFFFFUL << USB\_OTG\_HCDMA\_DMAADDR\_Pos) }}
\DoxyCodeLine{8108 \textcolor{preprocessor}{\#define USB\_OTG\_HCDMA\_DMAADDR                    USB\_OTG\_HCDMA\_DMAADDR\_Msk     }}
\DoxyCodeLine{8110 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DTXFSTS register  ********************/}}
\DoxyCodeLine{8111 \textcolor{preprocessor}{\#define USB\_OTG\_DTXFSTS\_INEPTFSAV\_Pos            (0U)                          }}
\DoxyCodeLine{8112 \textcolor{preprocessor}{\#define USB\_OTG\_DTXFSTS\_INEPTFSAV\_Msk            (0xFFFFUL << USB\_OTG\_DTXFSTS\_INEPTFSAV\_Pos) }}
\DoxyCodeLine{8113 \textcolor{preprocessor}{\#define USB\_OTG\_DTXFSTS\_INEPTFSAV                USB\_OTG\_DTXFSTS\_INEPTFSAV\_Msk }}
\DoxyCodeLine{8115 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DIEPTXF register  ********************/}}
\DoxyCodeLine{8116 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTXF\_INEPTXSA\_Pos             (0U)                          }}
\DoxyCodeLine{8117 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTXF\_INEPTXSA\_Msk             (0xFFFFUL << USB\_OTG\_DIEPTXF\_INEPTXSA\_Pos) }}
\DoxyCodeLine{8118 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTXF\_INEPTXSA                 USB\_OTG\_DIEPTXF\_INEPTXSA\_Msk  }}
\DoxyCodeLine{8119 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTXF\_INEPTXFD\_Pos             (16U)                         }}
\DoxyCodeLine{8120 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTXF\_INEPTXFD\_Msk             (0xFFFFUL << USB\_OTG\_DIEPTXF\_INEPTXFD\_Pos) }}
\DoxyCodeLine{8121 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTXF\_INEPTXFD                 USB\_OTG\_DIEPTXF\_INEPTXFD\_Msk  }}
\DoxyCodeLine{8123 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DOEPCTL register  ********************/}}
\DoxyCodeLine{8124 }
\DoxyCodeLine{8125 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_MPSIZ\_Pos                (0U)                          }}
\DoxyCodeLine{8126 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_MPSIZ\_Msk                (0x7FFUL << USB\_OTG\_DOEPCTL\_MPSIZ\_Pos) }}
\DoxyCodeLine{8127 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_MPSIZ                    USB\_OTG\_DOEPCTL\_MPSIZ\_Msk               }}
\DoxyCodeLine{8128 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_USBAEP\_Pos               (15U)                         }}
\DoxyCodeLine{8129 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_USBAEP\_Msk               (0x1UL << USB\_OTG\_DOEPCTL\_USBAEP\_Pos) }}
\DoxyCodeLine{8130 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_USBAEP                   USB\_OTG\_DOEPCTL\_USBAEP\_Msk    }}
\DoxyCodeLine{8131 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_NAKSTS\_Pos               (17U)                         }}
\DoxyCodeLine{8132 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_NAKSTS\_Msk               (0x1UL << USB\_OTG\_DOEPCTL\_NAKSTS\_Pos) }}
\DoxyCodeLine{8133 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_NAKSTS                   USB\_OTG\_DOEPCTL\_NAKSTS\_Msk    }}
\DoxyCodeLine{8134 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM\_Pos       (28U)                         }}
\DoxyCodeLine{8135 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM\_Msk       (0x1UL << USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM\_Pos) }}
\DoxyCodeLine{8136 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM           USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM\_Msk }}
\DoxyCodeLine{8137 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SODDFRM\_Pos              (29U)                         }}
\DoxyCodeLine{8138 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SODDFRM\_Msk              (0x1UL << USB\_OTG\_DOEPCTL\_SODDFRM\_Pos) }}
\DoxyCodeLine{8139 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SODDFRM                  USB\_OTG\_DOEPCTL\_SODDFRM\_Msk   }}
\DoxyCodeLine{8140 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPTYP\_Pos                (18U)                         }}
\DoxyCodeLine{8141 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPTYP\_Msk                (0x3UL << USB\_OTG\_DOEPCTL\_EPTYP\_Pos) }}
\DoxyCodeLine{8142 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPTYP                    USB\_OTG\_DOEPCTL\_EPTYP\_Msk     }}
\DoxyCodeLine{8143 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPTYP\_0                  (0x1UL << USB\_OTG\_DOEPCTL\_EPTYP\_Pos) }}
\DoxyCodeLine{8144 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPTYP\_1                  (0x2UL << USB\_OTG\_DOEPCTL\_EPTYP\_Pos) }}
\DoxyCodeLine{8145 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SNPM\_Pos                 (20U)                         }}
\DoxyCodeLine{8146 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SNPM\_Msk                 (0x1UL << USB\_OTG\_DOEPCTL\_SNPM\_Pos) }}
\DoxyCodeLine{8147 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SNPM                     USB\_OTG\_DOEPCTL\_SNPM\_Msk      }}
\DoxyCodeLine{8148 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_STALL\_Pos                (21U)                         }}
\DoxyCodeLine{8149 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_STALL\_Msk                (0x1UL << USB\_OTG\_DOEPCTL\_STALL\_Pos) }}
\DoxyCodeLine{8150 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_STALL                    USB\_OTG\_DOEPCTL\_STALL\_Msk     }}
\DoxyCodeLine{8151 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_CNAK\_Pos                 (26U)                         }}
\DoxyCodeLine{8152 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_CNAK\_Msk                 (0x1UL << USB\_OTG\_DOEPCTL\_CNAK\_Pos) }}
\DoxyCodeLine{8153 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_CNAK                     USB\_OTG\_DOEPCTL\_CNAK\_Msk      }}
\DoxyCodeLine{8154 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SNAK\_Pos                 (27U)                         }}
\DoxyCodeLine{8155 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SNAK\_Msk                 (0x1UL << USB\_OTG\_DOEPCTL\_SNAK\_Pos) }}
\DoxyCodeLine{8156 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SNAK                     USB\_OTG\_DOEPCTL\_SNAK\_Msk      }}
\DoxyCodeLine{8157 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPDIS\_Pos                (30U)                         }}
\DoxyCodeLine{8158 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPDIS\_Msk                (0x1UL << USB\_OTG\_DOEPCTL\_EPDIS\_Pos) }}
\DoxyCodeLine{8159 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPDIS                    USB\_OTG\_DOEPCTL\_EPDIS\_Msk     }}
\DoxyCodeLine{8160 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPENA\_Pos                (31U)                         }}
\DoxyCodeLine{8161 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPENA\_Msk                (0x1UL << USB\_OTG\_DOEPCTL\_EPENA\_Pos) }}
\DoxyCodeLine{8162 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPENA                    USB\_OTG\_DOEPCTL\_EPENA\_Msk     }}
\DoxyCodeLine{8164 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DOEPINT register  ********************/}}
\DoxyCodeLine{8165 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_XFRC\_Pos                 (0U)                          }}
\DoxyCodeLine{8166 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_XFRC\_Msk                 (0x1UL << USB\_OTG\_DOEPINT\_XFRC\_Pos) }}
\DoxyCodeLine{8167 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_XFRC                     USB\_OTG\_DOEPINT\_XFRC\_Msk      }}
\DoxyCodeLine{8168 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_EPDISD\_Pos               (1U)                          }}
\DoxyCodeLine{8169 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_EPDISD\_Msk               (0x1UL << USB\_OTG\_DOEPINT\_EPDISD\_Pos) }}
\DoxyCodeLine{8170 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_EPDISD                   USB\_OTG\_DOEPINT\_EPDISD\_Msk    }}
\DoxyCodeLine{8171 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_AHBERR\_Pos               (2U)}}
\DoxyCodeLine{8172 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_AHBERR\_Msk               (0x1UL << USB\_OTG\_DOEPINT\_AHBERR\_Pos) }}
\DoxyCodeLine{8173 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_AHBERR                   USB\_OTG\_DOEPINT\_AHBERR\_Msk   }}
\DoxyCodeLine{8174 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_STUP\_Pos                 (3U)                          }}
\DoxyCodeLine{8175 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_STUP\_Msk                 (0x1UL << USB\_OTG\_DOEPINT\_STUP\_Pos) }}
\DoxyCodeLine{8176 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_STUP                     USB\_OTG\_DOEPINT\_STUP\_Msk      }}
\DoxyCodeLine{8177 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OTEPDIS\_Pos              (4U)                          }}
\DoxyCodeLine{8178 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OTEPDIS\_Msk              (0x1UL << USB\_OTG\_DOEPINT\_OTEPDIS\_Pos) }}
\DoxyCodeLine{8179 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OTEPDIS                  USB\_OTG\_DOEPINT\_OTEPDIS\_Msk   }}
\DoxyCodeLine{8180 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OTEPSPR\_Pos              (5U)                          }}
\DoxyCodeLine{8181 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OTEPSPR\_Msk              (0x1UL << USB\_OTG\_DOEPINT\_OTEPSPR\_Pos) }}
\DoxyCodeLine{8182 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OTEPSPR                  USB\_OTG\_DOEPINT\_OTEPSPR\_Msk   }}
\DoxyCodeLine{8183 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_B2BSTUP\_Pos              (6U)                          }}
\DoxyCodeLine{8184 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_B2BSTUP\_Msk              (0x1UL << USB\_OTG\_DOEPINT\_B2BSTUP\_Pos) }}
\DoxyCodeLine{8185 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_B2BSTUP                  USB\_OTG\_DOEPINT\_B2BSTUP\_Msk   }}
\DoxyCodeLine{8186 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OUTPKTERR\_Pos            (8U)}}
\DoxyCodeLine{8187 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OUTPKTERR\_Msk            (0x1UL << USB\_OTG\_DOEPINT\_OUTPKTERR\_Pos) }}
\DoxyCodeLine{8188 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OUTPKTERR                USB\_OTG\_DOEPINT\_OUTPKTERR\_Msk   }}
\DoxyCodeLine{8189 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_NAK\_Pos                  (13U)}}
\DoxyCodeLine{8190 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_NAK\_Msk                  (0x1UL << USB\_OTG\_DOEPINT\_NAK\_Pos) }}
\DoxyCodeLine{8191 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_NAK                      USB\_OTG\_DOEPINT\_NAK\_Msk   }}
\DoxyCodeLine{8192 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_NYET\_Pos                 (14U)                         }}
\DoxyCodeLine{8193 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_NYET\_Msk                 (0x1UL << USB\_OTG\_DOEPINT\_NYET\_Pos) }}
\DoxyCodeLine{8194 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_NYET                     USB\_OTG\_DOEPINT\_NYET\_Msk      }}
\DoxyCodeLine{8195 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_STPKTRX\_Pos              (15U)}}
\DoxyCodeLine{8196 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_STPKTRX\_Msk              (0x1UL << USB\_OTG\_DOEPINT\_STPKTRX\_Pos) }}
\DoxyCodeLine{8197 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_STPKTRX                  USB\_OTG\_DOEPINT\_STPKTRX\_Msk   }}
\DoxyCodeLine{8198 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DOEPTSIZ register  ********************/}}
\DoxyCodeLine{8199 }
\DoxyCodeLine{8200 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_XFRSIZ\_Pos              (0U)                          }}
\DoxyCodeLine{8201 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_XFRSIZ\_Msk              (0x7FFFFUL << USB\_OTG\_DOEPTSIZ\_XFRSIZ\_Pos) }}
\DoxyCodeLine{8202 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_XFRSIZ                  USB\_OTG\_DOEPTSIZ\_XFRSIZ\_Msk   }}
\DoxyCodeLine{8203 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_PKTCNT\_Pos              (19U)                         }}
\DoxyCodeLine{8204 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_PKTCNT\_Msk              (0x3FFUL << USB\_OTG\_DOEPTSIZ\_PKTCNT\_Pos) }}
\DoxyCodeLine{8205 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_PKTCNT                  USB\_OTG\_DOEPTSIZ\_PKTCNT\_Msk   }}
\DoxyCodeLine{8207 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_STUPCNT\_Pos             (29U)                         }}
\DoxyCodeLine{8208 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_STUPCNT\_Msk             (0x3UL << USB\_OTG\_DOEPTSIZ\_STUPCNT\_Pos) }}
\DoxyCodeLine{8209 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_STUPCNT                 USB\_OTG\_DOEPTSIZ\_STUPCNT\_Msk  }}
\DoxyCodeLine{8210 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_STUPCNT\_0               (0x1UL << USB\_OTG\_DOEPTSIZ\_STUPCNT\_Pos) }}
\DoxyCodeLine{8211 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_STUPCNT\_1               (0x2UL << USB\_OTG\_DOEPTSIZ\_STUPCNT\_Pos) }}
\DoxyCodeLine{8213 \textcolor{comment}{/********************  Bit definition for PCGCCTL register  ********************/}}
\DoxyCodeLine{8214 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_STOPCLK\_Pos              (0U)                          }}
\DoxyCodeLine{8215 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_STOPCLK\_Msk              (0x1UL << USB\_OTG\_PCGCCTL\_STOPCLK\_Pos) }}
\DoxyCodeLine{8216 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_STOPCLK                  USB\_OTG\_PCGCCTL\_STOPCLK\_Msk   }}
\DoxyCodeLine{8217 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_GATECLK\_Pos              (1U)                          }}
\DoxyCodeLine{8218 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_GATECLK\_Msk              (0x1UL << USB\_OTG\_PCGCCTL\_GATECLK\_Pos) }}
\DoxyCodeLine{8219 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_GATECLK                  USB\_OTG\_PCGCCTL\_GATECLK\_Msk   }}
\DoxyCodeLine{8220 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_PHYSUSP\_Pos              (4U)                          }}
\DoxyCodeLine{8221 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_PHYSUSP\_Msk              (0x1UL << USB\_OTG\_PCGCCTL\_PHYSUSP\_Pos) }}
\DoxyCodeLine{8222 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_PHYSUSP                  USB\_OTG\_PCGCCTL\_PHYSUSP\_Msk   }}
\DoxyCodeLine{8224 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{8225 \textcolor{comment}{/********************  Bit definition for OTG register  ********************/}}
\DoxyCodeLine{8226 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_Pos                        (0U)                          }}
\DoxyCodeLine{8227 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_Msk                        (0xFUL << USB\_OTG\_CHNUM\_Pos)   }}
\DoxyCodeLine{8228 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM                            USB\_OTG\_CHNUM\_Msk             }}
\DoxyCodeLine{8229 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_0                          (0x1UL << USB\_OTG\_CHNUM\_Pos)   }}
\DoxyCodeLine{8230 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_1                          (0x2UL << USB\_OTG\_CHNUM\_Pos)   }}
\DoxyCodeLine{8231 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_2                          (0x4UL << USB\_OTG\_CHNUM\_Pos)   }}
\DoxyCodeLine{8232 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_3                          (0x8UL << USB\_OTG\_CHNUM\_Pos)   }}
\DoxyCodeLine{8233 \textcolor{preprocessor}{\#define USB\_OTG\_BCNT\_Pos                         (4U)                          }}
\DoxyCodeLine{8234 \textcolor{preprocessor}{\#define USB\_OTG\_BCNT\_Msk                         (0x7FFUL << USB\_OTG\_BCNT\_Pos)  }}
\DoxyCodeLine{8235 \textcolor{preprocessor}{\#define USB\_OTG\_BCNT                             USB\_OTG\_BCNT\_Msk              }}
\DoxyCodeLine{8237 \textcolor{preprocessor}{\#define USB\_OTG\_DPID\_Pos                         (15U)                         }}
\DoxyCodeLine{8238 \textcolor{preprocessor}{\#define USB\_OTG\_DPID\_Msk                         (0x3UL << USB\_OTG\_DPID\_Pos)    }}
\DoxyCodeLine{8239 \textcolor{preprocessor}{\#define USB\_OTG\_DPID                             USB\_OTG\_DPID\_Msk              }}
\DoxyCodeLine{8240 \textcolor{preprocessor}{\#define USB\_OTG\_DPID\_0                           (0x1UL << USB\_OTG\_DPID\_Pos)    }}
\DoxyCodeLine{8241 \textcolor{preprocessor}{\#define USB\_OTG\_DPID\_1                           (0x2UL << USB\_OTG\_DPID\_Pos)    }}
\DoxyCodeLine{8243 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_Pos                       (17U)                         }}
\DoxyCodeLine{8244 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_Msk                       (0xFUL << USB\_OTG\_PKTSTS\_Pos)  }}
\DoxyCodeLine{8245 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS                           USB\_OTG\_PKTSTS\_Msk            }}
\DoxyCodeLine{8246 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_0                         (0x1UL << USB\_OTG\_PKTSTS\_Pos)  }}
\DoxyCodeLine{8247 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_1                         (0x2UL << USB\_OTG\_PKTSTS\_Pos)  }}
\DoxyCodeLine{8248 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_2                         (0x4UL << USB\_OTG\_PKTSTS\_Pos)  }}
\DoxyCodeLine{8249 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_3                         (0x8UL << USB\_OTG\_PKTSTS\_Pos)  }}
\DoxyCodeLine{8251 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_Pos                        (0U)                          }}
\DoxyCodeLine{8252 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_Msk                        (0xFUL << USB\_OTG\_EPNUM\_Pos)   }}
\DoxyCodeLine{8253 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM                            USB\_OTG\_EPNUM\_Msk             }}
\DoxyCodeLine{8254 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_0                          (0x1UL << USB\_OTG\_EPNUM\_Pos)   }}
\DoxyCodeLine{8255 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_1                          (0x2UL << USB\_OTG\_EPNUM\_Pos)   }}
\DoxyCodeLine{8256 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_2                          (0x4UL << USB\_OTG\_EPNUM\_Pos)   }}
\DoxyCodeLine{8257 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_3                          (0x8UL << USB\_OTG\_EPNUM\_Pos)   }}
\DoxyCodeLine{8259 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_Pos                       (21U)                         }}
\DoxyCodeLine{8260 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_Msk                       (0xFUL << USB\_OTG\_FRMNUM\_Pos)  }}
\DoxyCodeLine{8261 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM                           USB\_OTG\_FRMNUM\_Msk            }}
\DoxyCodeLine{8262 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_0                         (0x1UL << USB\_OTG\_FRMNUM\_Pos)  }}
\DoxyCodeLine{8263 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_1                         (0x2UL << USB\_OTG\_FRMNUM\_Pos)  }}
\DoxyCodeLine{8264 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_2                         (0x4UL << USB\_OTG\_FRMNUM\_Pos)  }}
\DoxyCodeLine{8265 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_3                         (0x8UL << USB\_OTG\_FRMNUM\_Pos)  }}
\DoxyCodeLine{8278 \textcolor{comment}{/******************************* ADC Instances ********************************/}}
\DoxyCodeLine{8279 \textcolor{preprocessor}{\#define IS\_ADC\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)}}
\DoxyCodeLine{8280 }
\DoxyCodeLine{8281 \textcolor{preprocessor}{\#define IS\_ADC\_COMMON\_INSTANCE(INSTANCE) ((INSTANCE) == ADC1\_COMMON)}}
\DoxyCodeLine{8282 \textcolor{comment}{/******************************* CRC Instances ********************************/}}
\DoxyCodeLine{8283 \textcolor{preprocessor}{\#define IS\_CRC\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == CRC)}}
\DoxyCodeLine{8284 }
\DoxyCodeLine{8285 }
\DoxyCodeLine{8286 \textcolor{comment}{/******************************** DMA Instances *******************************/}}
\DoxyCodeLine{8287 \textcolor{preprocessor}{\#define IS\_DMA\_STREAM\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == DMA1\_Stream0) || \(\backslash\)}}
\DoxyCodeLine{8288 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA1\_Stream1) || \(\backslash\)}}
\DoxyCodeLine{8289 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA1\_Stream2) || \(\backslash\)}}
\DoxyCodeLine{8290 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA1\_Stream3) || \(\backslash\)}}
\DoxyCodeLine{8291 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA1\_Stream4) || \(\backslash\)}}
\DoxyCodeLine{8292 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA1\_Stream5) || \(\backslash\)}}
\DoxyCodeLine{8293 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA1\_Stream6) || \(\backslash\)}}
\DoxyCodeLine{8294 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA1\_Stream7) || \(\backslash\)}}
\DoxyCodeLine{8295 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA2\_Stream0) || \(\backslash\)}}
\DoxyCodeLine{8296 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA2\_Stream1) || \(\backslash\)}}
\DoxyCodeLine{8297 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA2\_Stream2) || \(\backslash\)}}
\DoxyCodeLine{8298 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA2\_Stream3) || \(\backslash\)}}
\DoxyCodeLine{8299 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA2\_Stream4) || \(\backslash\)}}
\DoxyCodeLine{8300 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA2\_Stream5) || \(\backslash\)}}
\DoxyCodeLine{8301 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA2\_Stream6) || \(\backslash\)}}
\DoxyCodeLine{8302 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA2\_Stream7))}}
\DoxyCodeLine{8303 }
\DoxyCodeLine{8304 \textcolor{comment}{/******************************* GPIO Instances *******************************/}}
\DoxyCodeLine{8305 \textcolor{preprocessor}{\#define IS\_GPIO\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \(\backslash\)}}
\DoxyCodeLine{8306 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOB) || \(\backslash\)}}
\DoxyCodeLine{8307 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOC) || \(\backslash\)}}
\DoxyCodeLine{8308 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOD) || \(\backslash\)}}
\DoxyCodeLine{8309 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOE) || \(\backslash\)}}
\DoxyCodeLine{8310 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOH))}}
\DoxyCodeLine{8311 }
\DoxyCodeLine{8312 \textcolor{comment}{/******************************** I2C Instances *******************************/}}
\DoxyCodeLine{8313 \textcolor{preprocessor}{\#define IS\_I2C\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \(\backslash\)}}
\DoxyCodeLine{8314 \textcolor{preprocessor}{                                       ((INSTANCE) == I2C2) || \(\backslash\)}}
\DoxyCodeLine{8315 \textcolor{preprocessor}{                                       ((INSTANCE) == I2C3))}}
\DoxyCodeLine{8316 }
\DoxyCodeLine{8317 \textcolor{comment}{/******************************* SMBUS Instances ******************************/}}
\DoxyCodeLine{8318 \textcolor{preprocessor}{\#define IS\_SMBUS\_ALL\_INSTANCE         IS\_I2C\_ALL\_INSTANCE}}
\DoxyCodeLine{8319 }
\DoxyCodeLine{8320 \textcolor{comment}{/******************************** I2S Instances *******************************/}}
\DoxyCodeLine{8321 }
\DoxyCodeLine{8322 \textcolor{preprocessor}{\#define IS\_I2S\_ALL\_INSTANCE(INSTANCE)  (((INSTANCE) == SPI1) || \(\backslash\)}}
\DoxyCodeLine{8323 \textcolor{preprocessor}{                                        ((INSTANCE) == SPI2) || \(\backslash\)}}
\DoxyCodeLine{8324 \textcolor{preprocessor}{                                        ((INSTANCE) == SPI3) || \(\backslash\)}}
\DoxyCodeLine{8325 \textcolor{preprocessor}{                                        ((INSTANCE) == SPI4) || \(\backslash\)}}
\DoxyCodeLine{8326 \textcolor{preprocessor}{                                        ((INSTANCE) == SPI5))}}
\DoxyCodeLine{8327 }
\DoxyCodeLine{8328 \textcolor{comment}{/*************************** I2S Extended Instances ***************************/}}
\DoxyCodeLine{8329 \textcolor{preprocessor}{\#define IS\_I2S\_EXT\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == I2S2ext)|| \(\backslash\)}}
\DoxyCodeLine{8330 \textcolor{preprocessor}{                                           ((INSTANCE) == I2S3ext))}}
\DoxyCodeLine{8331 \textcolor{comment}{/* Legacy Defines */}}
\DoxyCodeLine{8332 \textcolor{preprocessor}{\#define IS\_I2S\_ALL\_INSTANCE\_EXT    IS\_I2S\_EXT\_ALL\_INSTANCE}}
\DoxyCodeLine{8333 }
\DoxyCodeLine{8334 }
\DoxyCodeLine{8335 \textcolor{comment}{/****************************** RTC Instances *********************************/}}
\DoxyCodeLine{8336 \textcolor{preprocessor}{\#define IS\_RTC\_ALL\_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)}}
\DoxyCodeLine{8337 }
\DoxyCodeLine{8338 }
\DoxyCodeLine{8339 \textcolor{comment}{/******************************** SPI Instances *******************************/}}
\DoxyCodeLine{8340 }
\DoxyCodeLine{8341 \textcolor{preprocessor}{\#define IS\_SPI\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \(\backslash\)}}
\DoxyCodeLine{8342 \textcolor{preprocessor}{                                       ((INSTANCE) == SPI2) || \(\backslash\)}}
\DoxyCodeLine{8343 \textcolor{preprocessor}{                                       ((INSTANCE) == SPI3) || \(\backslash\)}}
\DoxyCodeLine{8344 \textcolor{preprocessor}{                                       ((INSTANCE) == SPI4) || \(\backslash\)}}
\DoxyCodeLine{8345 \textcolor{preprocessor}{                                       ((INSTANCE) == SPI5))}}
\DoxyCodeLine{8346 }
\DoxyCodeLine{8347 }
\DoxyCodeLine{8348 \textcolor{comment}{/****************** TIM Instances : All supported instances *******************/}}
\DoxyCodeLine{8349 \textcolor{preprocessor}{\#define IS\_TIM\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{8350 \textcolor{preprocessor}{                                   ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{8351 \textcolor{preprocessor}{                                   ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{8352 \textcolor{preprocessor}{                                   ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{8353 \textcolor{preprocessor}{                                   ((INSTANCE) == TIM5)   || \(\backslash\)}}
\DoxyCodeLine{8354 \textcolor{preprocessor}{                                   ((INSTANCE) == TIM9)   || \(\backslash\)}}
\DoxyCodeLine{8355 \textcolor{preprocessor}{                                   ((INSTANCE) == TIM10)  || \(\backslash\)}}
\DoxyCodeLine{8356 \textcolor{preprocessor}{                                   ((INSTANCE) == TIM11))}}
\DoxyCodeLine{8357 }
\DoxyCodeLine{8358 \textcolor{comment}{/************* TIM Instances : at least 1 capture/compare channel *************/}}
\DoxyCodeLine{8359 \textcolor{preprocessor}{\#define IS\_TIM\_CC1\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)  || \(\backslash\)}}
\DoxyCodeLine{8360 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2)  || \(\backslash\)}}
\DoxyCodeLine{8361 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3)  || \(\backslash\)}}
\DoxyCodeLine{8362 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4)  || \(\backslash\)}}
\DoxyCodeLine{8363 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM5)  || \(\backslash\)}}
\DoxyCodeLine{8364 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM9)  || \(\backslash\)}}
\DoxyCodeLine{8365 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM10) || \(\backslash\)}}
\DoxyCodeLine{8366 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM11))}}
\DoxyCodeLine{8367 }
\DoxyCodeLine{8368 \textcolor{comment}{/************ TIM Instances : at least 2 capture/compare channels *************/}}
\DoxyCodeLine{8369 \textcolor{preprocessor}{\#define IS\_TIM\_CC2\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{8370 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{8371 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{8372 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{8373 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{8374 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM9))}}
\DoxyCodeLine{8375 }
\DoxyCodeLine{8376 \textcolor{comment}{/************ TIM Instances : at least 3 capture/compare channels *************/}}
\DoxyCodeLine{8377 \textcolor{preprocessor}{\#define IS\_TIM\_CC3\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{8378 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{8379 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{8380 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{8381 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM5))}}
\DoxyCodeLine{8382 }
\DoxyCodeLine{8383 \textcolor{comment}{/************ TIM Instances : at least 4 capture/compare channels *************/}}
\DoxyCodeLine{8384 \textcolor{preprocessor}{\#define IS\_TIM\_CC4\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{8385 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{8386 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{8387 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{8388 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM5))}}
\DoxyCodeLine{8389 }
\DoxyCodeLine{8390 \textcolor{comment}{/******************** TIM Instances : Advanced-\/control timers *****************/}}
\DoxyCodeLine{8391 \textcolor{preprocessor}{\#define IS\_TIM\_ADVANCED\_INSTANCE(INSTANCE) ((INSTANCE) == TIM1)}}
\DoxyCodeLine{8392 }
\DoxyCodeLine{8393 \textcolor{comment}{/******************* TIM Instances : Timer input XOR function *****************/}}
\DoxyCodeLine{8394 \textcolor{preprocessor}{\#define IS\_TIM\_XOR\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{8395 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{8396 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{8397 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{8398 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM5))}}
\DoxyCodeLine{8399 }
\DoxyCodeLine{8400 \textcolor{comment}{/****************** TIM Instances : DMA requests generation (UDE) *************/}}
\DoxyCodeLine{8401 \textcolor{preprocessor}{\#define IS\_TIM\_DMA\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{8402 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{8403 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{8404 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{8405 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM5))}}
\DoxyCodeLine{8406 }
\DoxyCodeLine{8407 \textcolor{comment}{/************ TIM Instances : DMA requests generation (CCxDE) *****************/}}
\DoxyCodeLine{8408 \textcolor{preprocessor}{\#define IS\_TIM\_DMA\_CC\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{8409 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{8410 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{8411 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{8412 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM5))}}
\DoxyCodeLine{8413 }
\DoxyCodeLine{8414 \textcolor{comment}{/************ TIM Instances : DMA requests generation (COMDE) *****************/}}
\DoxyCodeLine{8415 \textcolor{preprocessor}{\#define IS\_TIM\_CCDMA\_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{8416 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{8417 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{8418 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{8419 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM5)) }}
\DoxyCodeLine{8420 }
\DoxyCodeLine{8421 \textcolor{comment}{/******************** TIM Instances : DMA burst feature ***********************/}}
\DoxyCodeLine{8422 \textcolor{preprocessor}{\#define IS\_TIM\_DMABURST\_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{8423 \textcolor{preprocessor}{                                             ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{8424 \textcolor{preprocessor}{                                             ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{8425 \textcolor{preprocessor}{                                             ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{8426 \textcolor{preprocessor}{                                             ((INSTANCE) == TIM5))}}
\DoxyCodeLine{8427 }
\DoxyCodeLine{8428 \textcolor{comment}{/****** TIM Instances : master mode available (TIMx\_CR2.MMS available )********/}}
\DoxyCodeLine{8429 \textcolor{preprocessor}{\#define IS\_TIM\_MASTER\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{8430 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{8431 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{8432 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{8433 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM5))}}
\DoxyCodeLine{8434 }
\DoxyCodeLine{8435 \textcolor{comment}{/*********** TIM Instances : Slave mode available (TIMx\_SMCR available )*******/}}
\DoxyCodeLine{8436 \textcolor{preprocessor}{\#define IS\_TIM\_SLAVE\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{8437 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{8438 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{8439 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{8440 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{8441 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM9))}}
\DoxyCodeLine{8442 \textcolor{comment}{/********************** TIM Instances : 32 bit Counter ************************/}}
\DoxyCodeLine{8443 \textcolor{preprocessor}{\#define IS\_TIM\_32B\_COUNTER\_INSTANCE(INSTANCE)(((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{8444 \textcolor{preprocessor}{                                              ((INSTANCE) == TIM5))}}
\DoxyCodeLine{8445 }
\DoxyCodeLine{8446 \textcolor{comment}{/***************** TIM Instances : external trigger input availabe ************/}}
\DoxyCodeLine{8447 \textcolor{preprocessor}{\#define IS\_TIM\_ETR\_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{8448 \textcolor{preprocessor}{                                        ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{8449 \textcolor{preprocessor}{                                        ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{8450 \textcolor{preprocessor}{                                        ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{8451 \textcolor{preprocessor}{                                        ((INSTANCE) == TIM5))}}
\DoxyCodeLine{8452 }
\DoxyCodeLine{8453 \textcolor{comment}{/****************** TIM Instances : remapping capability **********************/}}
\DoxyCodeLine{8454 \textcolor{preprocessor}{\#define IS\_TIM\_REMAP\_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)  || \(\backslash\)}}
\DoxyCodeLine{8455 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM5)  || \(\backslash\)}}
\DoxyCodeLine{8456 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM11))}}
\DoxyCodeLine{8457 }
\DoxyCodeLine{8458 \textcolor{comment}{/******************* TIM Instances : output(s) available **********************/}}
\DoxyCodeLine{8459 \textcolor{preprocessor}{\#define IS\_TIM\_CCX\_INSTANCE(INSTANCE, CHANNEL) \(\backslash\)}}
\DoxyCodeLine{8460 \textcolor{preprocessor}{    ((((INSTANCE) == TIM1) \&\&                  \(\backslash\)}}
\DoxyCodeLine{8461 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{8462 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{8463 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{8464 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{8465 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{8466 \textcolor{preprocessor}{    (((INSTANCE) == TIM2) \&\&                   \(\backslash\)}}
\DoxyCodeLine{8467 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{8468 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{8469 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{8470 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{8471 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{8472 \textcolor{preprocessor}{    (((INSTANCE) == TIM3) \&\&                   \(\backslash\)}}
\DoxyCodeLine{8473 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{8474 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{8475 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{8476 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{8477 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{8478 \textcolor{preprocessor}{    (((INSTANCE) == TIM4) \&\&                   \(\backslash\)}}
\DoxyCodeLine{8479 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{8480 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{8481 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{8482 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{8483 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{8484 \textcolor{preprocessor}{    (((INSTANCE) == TIM5) \&\&                   \(\backslash\)}}
\DoxyCodeLine{8485 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{8486 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{8487 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{8488 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{8489 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{8490 \textcolor{preprocessor}{    (((INSTANCE) == TIM9) \&\&                   \(\backslash\)}}
\DoxyCodeLine{8491 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{8492 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2)))           \(\backslash\)}}
\DoxyCodeLine{8493 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{8494 \textcolor{preprocessor}{    (((INSTANCE) == TIM10) \&\&                  \(\backslash\)}}
\DoxyCodeLine{8495 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1)))           \(\backslash\)}}
\DoxyCodeLine{8496 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{8497 \textcolor{preprocessor}{    (((INSTANCE) == TIM11) \&\&                  \(\backslash\)}}
\DoxyCodeLine{8498 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1))))}}
\DoxyCodeLine{8499 }
\DoxyCodeLine{8500 \textcolor{comment}{/************ TIM Instances : complementary output(s) available ***************/}}
\DoxyCodeLine{8501 \textcolor{preprocessor}{\#define IS\_TIM\_CCXN\_INSTANCE(INSTANCE, CHANNEL) \(\backslash\)}}
\DoxyCodeLine{8502 \textcolor{preprocessor}{   ((((INSTANCE) == TIM1) \&\&                    \(\backslash\)}}
\DoxyCodeLine{8503 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||           \(\backslash\)}}
\DoxyCodeLine{8504 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||           \(\backslash\)}}
\DoxyCodeLine{8505 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3))))}}
\DoxyCodeLine{8506 }
\DoxyCodeLine{8507 \textcolor{comment}{/****************** TIM Instances : supporting counting mode selection ********/}}
\DoxyCodeLine{8508 \textcolor{preprocessor}{\#define IS\_TIM\_COUNTER\_MODE\_SELECT\_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{8509 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{8510 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{8511 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{8512 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM5))}}
\DoxyCodeLine{8513 }
\DoxyCodeLine{8514 \textcolor{comment}{/****************** TIM Instances : supporting clock division *****************/}}
\DoxyCodeLine{8515 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCK\_DIVISION\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{8516 \textcolor{preprocessor}{                                                  ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{8517 \textcolor{preprocessor}{                                                  ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{8518 \textcolor{preprocessor}{                                                  ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{8519 \textcolor{preprocessor}{                                                  ((INSTANCE) == TIM5)   || \(\backslash\)}}
\DoxyCodeLine{8520 \textcolor{preprocessor}{                                                  ((INSTANCE) == TIM9)   || \(\backslash\)}}
\DoxyCodeLine{8521 \textcolor{preprocessor}{                                                  ((INSTANCE) == TIM10)  || \(\backslash\)}}
\DoxyCodeLine{8522 \textcolor{preprocessor}{                                                  ((INSTANCE) == TIM11))}}
\DoxyCodeLine{8523 }
\DoxyCodeLine{8524 \textcolor{comment}{/****************** TIM Instances : supporting commutation event generation ***/}}
\DoxyCodeLine{8525 }
\DoxyCodeLine{8526 \textcolor{preprocessor}{\#define IS\_TIM\_COMMUTATION\_EVENT\_INSTANCE(INSTANCE) ((INSTANCE) == TIM1)}}
\DoxyCodeLine{8527 }
\DoxyCodeLine{8528 \textcolor{comment}{/****************** TIM Instances : supporting OCxREF clear *******************/}}
\DoxyCodeLine{8529 \textcolor{preprocessor}{\#define IS\_TIM\_OCXREF\_CLEAR\_INSTANCE(INSTANCE)        (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{8530 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{8531 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{8532 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{8533 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM5))}}
\DoxyCodeLine{8534 }
\DoxyCodeLine{8535 \textcolor{comment}{/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/}}
\DoxyCodeLine{8536 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKSOURCE\_ETRMODE1\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{8537 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{8538 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{8539 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{8540 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{8541 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM9))}}
\DoxyCodeLine{8542 }
\DoxyCodeLine{8543 \textcolor{comment}{/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/}}
\DoxyCodeLine{8544 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKSOURCE\_ETRMODE2\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)|| \(\backslash\)}}
\DoxyCodeLine{8545 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{8546 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{8547 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{8548 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM5))}}
\DoxyCodeLine{8549 }
\DoxyCodeLine{8550 \textcolor{comment}{/****** TIM Instances : supporting external clock mode 1 for TIX inputs ******/}}
\DoxyCodeLine{8551 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKSOURCE\_TIX\_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{8552 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{8553 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{8554 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{8555 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{8556 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM9))}}
\DoxyCodeLine{8557 }
\DoxyCodeLine{8558 \textcolor{comment}{/********** TIM Instances : supporting internal trigger inputs(ITRX) *********/}}
\DoxyCodeLine{8559 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKSOURCE\_ITRX\_INSTANCE(INSTANCE)     (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{8560 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{8561 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{8562 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{8563 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{8564 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM9))}}
\DoxyCodeLine{8565 }
\DoxyCodeLine{8566 \textcolor{comment}{/****************** TIM Instances : supporting repetition counter *************/}}
\DoxyCodeLine{8567 \textcolor{preprocessor}{\#define IS\_TIM\_REPETITION\_COUNTER\_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1))}}
\DoxyCodeLine{8568 }
\DoxyCodeLine{8569 \textcolor{comment}{/****************** TIM Instances : supporting encoder interface **************/}}
\DoxyCodeLine{8570 \textcolor{preprocessor}{\#define IS\_TIM\_ENCODER\_INTERFACE\_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{8571 \textcolor{preprocessor}{                                                      ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{8572 \textcolor{preprocessor}{                                                      ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{8573 \textcolor{preprocessor}{                                                      ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{8574 \textcolor{preprocessor}{                                                      ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{8575 \textcolor{preprocessor}{                                                      ((INSTANCE) == TIM9))}}
\DoxyCodeLine{8576 \textcolor{comment}{/****************** TIM Instances : supporting Hall sensor interface **********/}}
\DoxyCodeLine{8577 \textcolor{preprocessor}{\#define IS\_TIM\_HALL\_SENSOR\_INTERFACE\_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{8578 \textcolor{preprocessor}{                                                          ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{8579 \textcolor{preprocessor}{                                                          ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{8580 \textcolor{preprocessor}{                                                          ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{8581 \textcolor{preprocessor}{                                                          ((INSTANCE) == TIM5))}}
\DoxyCodeLine{8582 \textcolor{comment}{/****************** TIM Instances : supporting the break function *************/}}
\DoxyCodeLine{8583 \textcolor{preprocessor}{\#define IS\_TIM\_BREAK\_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1))}}
\DoxyCodeLine{8584 }
\DoxyCodeLine{8585 \textcolor{comment}{/******************** USART Instances : Synchronous mode **********************/}}
\DoxyCodeLine{8586 \textcolor{preprocessor}{\#define IS\_USART\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{8587 \textcolor{preprocessor}{                                     ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{8588 \textcolor{preprocessor}{                                     ((INSTANCE) == USART6))}}
\DoxyCodeLine{8589 }
\DoxyCodeLine{8590 \textcolor{comment}{/******************** UART Instances : Half-\/Duplex mode **********************/}}
\DoxyCodeLine{8591 \textcolor{preprocessor}{\#define IS\_UART\_HALFDUPLEX\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{8592 \textcolor{preprocessor}{                                               ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{8593 \textcolor{preprocessor}{                                               ((INSTANCE) == USART6))}}
\DoxyCodeLine{8594 }
\DoxyCodeLine{8595 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{8596 \textcolor{preprocessor}{\#define IS\_UART\_INSTANCE          IS\_UART\_HALFDUPLEX\_INSTANCE}}
\DoxyCodeLine{8597 }
\DoxyCodeLine{8598 \textcolor{comment}{/****************** UART Instances : Hardware Flow control ********************/}}
\DoxyCodeLine{8599 \textcolor{preprocessor}{\#define IS\_UART\_HWFLOW\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{8600 \textcolor{preprocessor}{                                           ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{8601 \textcolor{preprocessor}{                                           ((INSTANCE) == USART6))}}
\DoxyCodeLine{8602 \textcolor{comment}{/******************** UART Instances : LIN mode **********************/}}
\DoxyCodeLine{8603 \textcolor{preprocessor}{\#define IS\_UART\_LIN\_INSTANCE          IS\_UART\_HALFDUPLEX\_INSTANCE}}
\DoxyCodeLine{8604 }
\DoxyCodeLine{8605 \textcolor{comment}{/********************* UART Instances : Smart card mode ***********************/}}
\DoxyCodeLine{8606 \textcolor{preprocessor}{\#define IS\_SMARTCARD\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{8607 \textcolor{preprocessor}{                                         ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{8608 \textcolor{preprocessor}{                                         ((INSTANCE) == USART6))}}
\DoxyCodeLine{8609 }
\DoxyCodeLine{8610 \textcolor{comment}{/*********************** UART Instances : IRDA mode ***************************/}}
\DoxyCodeLine{8611 \textcolor{preprocessor}{\#define IS\_IRDA\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{8612 \textcolor{preprocessor}{                                    ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{8613 \textcolor{preprocessor}{                                    ((INSTANCE) == USART6))     }}
\DoxyCodeLine{8614 }
\DoxyCodeLine{8615 \textcolor{comment}{/*********************** PCD Instances ****************************************/}}
\DoxyCodeLine{8616 \textcolor{preprocessor}{\#define IS\_PCD\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == USB\_OTG\_FS))}}
\DoxyCodeLine{8617 }
\DoxyCodeLine{8618 \textcolor{comment}{/*********************** HCD Instances ****************************************/}}
\DoxyCodeLine{8619 \textcolor{preprocessor}{\#define IS\_HCD\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == USB\_OTG\_FS))}}
\DoxyCodeLine{8620 }
\DoxyCodeLine{8621 \textcolor{comment}{/****************************** SDIO Instances ********************************/}}
\DoxyCodeLine{8622 \textcolor{preprocessor}{\#define IS\_SDIO\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == SDIO)}}
\DoxyCodeLine{8623 }
\DoxyCodeLine{8624 \textcolor{comment}{/****************************** IWDG Instances ********************************/}}
\DoxyCodeLine{8625 \textcolor{preprocessor}{\#define IS\_IWDG\_ALL\_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)}}
\DoxyCodeLine{8626 }
\DoxyCodeLine{8627 \textcolor{comment}{/****************************** WWDG Instances ********************************/}}
\DoxyCodeLine{8628 \textcolor{preprocessor}{\#define IS\_WWDG\_ALL\_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)}}
\DoxyCodeLine{8629 }
\DoxyCodeLine{8630 \textcolor{comment}{/****************************** USB Exported Constants ************************/}}
\DoxyCodeLine{8631 \textcolor{preprocessor}{\#define USB\_OTG\_FS\_HOST\_MAX\_CHANNEL\_NBR                8U}}
\DoxyCodeLine{8632 \textcolor{preprocessor}{\#define USB\_OTG\_FS\_MAX\_IN\_ENDPOINTS                    4U    }\textcolor{comment}{/* Including EP0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8633 \textcolor{preprocessor}{\#define USB\_OTG\_FS\_MAX\_OUT\_ENDPOINTS                   4U    }\textcolor{comment}{/* Including EP0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8634 \textcolor{preprocessor}{\#define USB\_OTG\_FS\_TOTAL\_FIFO\_SIZE                     1280U }\textcolor{comment}{/* in Bytes */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8635 }
\DoxyCodeLine{8636 \textcolor{comment}{/*}}
\DoxyCodeLine{8637 \textcolor{comment}{ * @brief Specific devices reset values definitions}}
\DoxyCodeLine{8638 \textcolor{comment}{ */}}
\DoxyCodeLine{8639 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_RST\_VALUE              0x24003010U}}
\DoxyCodeLine{8640 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_RST\_VALUE           0x20003010U}}
\DoxyCodeLine{8641 }
\DoxyCodeLine{8642 \textcolor{preprocessor}{\#define RCC\_MAX\_FREQUENCY           100000000U         }}
\DoxyCodeLine{8643 \textcolor{preprocessor}{\#define RCC\_MAX\_FREQUENCY\_SCALE1    RCC\_MAX\_FREQUENCY  }}
\DoxyCodeLine{8644 \textcolor{preprocessor}{\#define RCC\_MAX\_FREQUENCY\_SCALE2     84000000U         }}
\DoxyCodeLine{8645 \textcolor{preprocessor}{\#define RCC\_MAX\_FREQUENCY\_SCALE3     64000000U         }}
\DoxyCodeLine{8646 \textcolor{preprocessor}{\#define RCC\_PLLVCO\_OUTPUT\_MIN       100000000U       }}
\DoxyCodeLine{8647 \textcolor{preprocessor}{\#define RCC\_PLLVCO\_INPUT\_MIN           950000U       }}
\DoxyCodeLine{8648 \textcolor{preprocessor}{\#define RCC\_PLLVCO\_INPUT\_MAX          2100000U       }}
\DoxyCodeLine{8649 \textcolor{preprocessor}{\#define RCC\_PLLVCO\_OUTPUT\_MAX       432000000U       }}
\DoxyCodeLine{8651 \textcolor{preprocessor}{\#define RCC\_PLLN\_MIN\_VALUE                 50U}}
\DoxyCodeLine{8652 \textcolor{preprocessor}{\#define RCC\_PLLN\_MAX\_VALUE                432U}}
\DoxyCodeLine{8653 }
\DoxyCodeLine{8654 \textcolor{preprocessor}{\#define FLASH\_SCALE1\_LATENCY1\_FREQ   30000000U      }}
\DoxyCodeLine{8655 \textcolor{preprocessor}{\#define FLASH\_SCALE1\_LATENCY2\_FREQ   64000000U      }}
\DoxyCodeLine{8656 \textcolor{preprocessor}{\#define FLASH\_SCALE1\_LATENCY3\_FREQ   90000000U      }}
\DoxyCodeLine{8658 \textcolor{preprocessor}{\#define FLASH\_SCALE2\_LATENCY1\_FREQ   30000000U      }}
\DoxyCodeLine{8659 \textcolor{preprocessor}{\#define FLASH\_SCALE2\_LATENCY2\_FREQ   64000000U      }}
\DoxyCodeLine{8661 \textcolor{preprocessor}{\#define FLASH\_SCALE3\_LATENCY1\_FREQ   30000000U      }}
\DoxyCodeLine{8662 \textcolor{preprocessor}{\#define FLASH\_SCALE3\_LATENCY2\_FREQ   64000000U      }}
\DoxyCodeLine{8677 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{8678 \}}
\DoxyCodeLine{8679 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_cplusplus */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8680 }
\DoxyCodeLine{8681 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_STM32F411xE\_H */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8682 }
\DoxyCodeLine{8683 }
\DoxyCodeLine{8684 }
\DoxyCodeLine{8685 \textcolor{comment}{/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/}}

\end{DoxyCode}
