Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Oct  6 11:41:21 2019
| Host         : PC-20180520MDXC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file pps_out2_control_sets_placed.rpt
| Design       : pps_out2
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            4 |
| No           | No                    | Yes                    |              26 |            4 |
| No           | Yes                   | No                     |              62 |           30 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+-----------------------------------+------------------------------+------------------+----------------+
|        Clock Signal        |           Enable Signal           |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------------------+-----------------------------------+------------------------------+------------------+----------------+
|  pps_1hz/clk_1s            |                                   |                              |                1 |              1 |
|  CLK_IBUF                  |                                   |                              |                1 |              1 |
|  CLK_400_out/inst/clk_400M | pps_adjust/pps_adjust_out_i_2_n_0 | pps_adjust/p_1_in            |                1 |              1 |
|  CLK_400_out/inst/clk_400M |                                   |                              |                2 |              4 |
|  CLK_IBUF                  |                                   | sw_r_IBUF                    |                4 |             26 |
|  CLK_400_out/inst/clk_400M |                                   | pps_adjust/cnt_H[30]_i_1_n_0 |               15 |             31 |
|  CLK_400_out/inst/clk_400M |                                   | pps_adjust/cnt_L[30]_i_1_n_0 |               15 |             31 |
+----------------------------+-----------------------------------+------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 4      |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


