Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 11 02:02:38 2025
| Host         : shira_legion5i running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dual_oled_calculator_top_control_sets_placed.rpt
| Design       : dual_oled_calculator_top
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    33 |
| Unused register locations in slices containing registers |    80 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            2 |
|     10 |            1 |
|     14 |            1 |
|    16+ |           28 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              66 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             440 |           76 |
| Yes          | No                    | No                     |              32 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             518 |           92 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------+--------------------------------+------------------+----------------+
|  Clock Signal  |               Enable Signal               |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------------+--------------------------------+------------------+----------------+
| ~slow_clk_BUFG |                                           |                                |                2 |              4 |
|  clk_IBUF_BUFG |                                           | clock_divider/ctr[3]_i_1_n_0   |                1 |              8 |
|  slow_clk_BUFG | fsm/numpad_selection_out[3]_i_2_n_0       | fsm/multer/SR[0]               |                3 |              8 |
|  slow_clk_BUFG |                                           |                                |                4 |             10 |
|  slow_clk_BUFG |                                           | fsm/multer/SR[0]               |                5 |             14 |
|  clk_IBUF_BUFG | debounce_U/debounce_counter[7]_i_2__0_n_0 | debounce_U/debounce_counter    |                3 |             16 |
|  clk_IBUF_BUFG | debounce_C/pulse_counter                  | debounce_C/debounce_counter    |                2 |             16 |
|  clk_IBUF_BUFG | debounce_C/debounce_counter[7]_i_2_n_0    | debounce_C/debounce_counter    |                2 |             16 |
|  clk_IBUF_BUFG | debounce_D/pulse_counter                  | debounce_D/debounce_counter    |                2 |             16 |
|  clk_IBUF_BUFG | debounce_D/debounce_counter[7]_i_2__1_n_0 | debounce_D/debounce_counter    |                2 |             16 |
|  clk_IBUF_BUFG | debounce_L/pulse_counter                  | debounce_L/debounce_counter    |                2 |             16 |
|  clk_IBUF_BUFG | debounce_L/debounce_counter[7]_i_2__2_n_0 | debounce_L/debounce_counter    |                3 |             16 |
|  clk_IBUF_BUFG | debounce_R/pulse_counter                  | debounce_R/debounce_counter    |                3 |             16 |
|  clk_IBUF_BUFG | debounce_R/debounce_counter[7]_i_2__3_n_0 | debounce_R/debounce_counter    |                3 |             16 |
|  clk_IBUF_BUFG | debounce_U/pulse_counter                  | debounce_U/debounce_counter    |                3 |             16 |
|  clk_IBUF_BUFG | fsm/multer/power_on_reset                 |                                |                4 |             32 |
|  clk_IBUF_BUFG |                                           | debounce_C/clear               |                5 |             34 |
|  clk_IBUF_BUFG |                                           | debounce_D/clear               |                5 |             34 |
|  clk_IBUF_BUFG |                                           | debounce_L/clear               |                5 |             34 |
|  clk_IBUF_BUFG |                                           | debounce_R/clear               |                5 |             34 |
|  clk_IBUF_BUFG |                                           | debounce_U/clear               |                5 |             34 |
|  slow_clk_BUFG | fsm/multer/num_3_0[0]                     | fsm/multer/SR[0]               |                5 |             34 |
|  slow_clk_BUFG | fsm/multer/num_3_1[0]                     | fsm/multer/SR[0]               |               10 |             34 |
|  slow_clk_BUFG | fsm/multer/E[0]                           | fsm/multer/SR[0]               |                8 |             34 |
| ~slow_clk_BUFG | oled_b/delay[0]_i_1__0_n_0                | fsm/multer/SR[0]               |                5 |             40 |
|  slow_clk_BUFG | fsm/result_out[19]_i_1_n_0                | fsm/multer/SR[0]               |               10 |             40 |
| ~slow_clk_BUFG | oled_a/delay[0]_i_1_n_0                   | fsm/multer/SR[0]               |                5 |             40 |
|  clk_IBUF_BUFG |                                           |                                |               17 |             52 |
| ~slow_clk_BUFG | oled_b/state                              | fsm/multer/SR[0]               |               10 |             64 |
| ~slow_clk_BUFG | oled_a/state                              | fsm/multer/SR[0]               |               11 |             64 |
| ~slow_clk_BUFG |                                           | fsm/multer/SR[0]               |                8 |             68 |
| ~slow_clk_BUFG |                                           | oled_a/spi_word[39]_i_1_n_0    |               19 |             90 |
| ~slow_clk_BUFG |                                           | oled_b/spi_word[39]_i_1__0_n_0 |               18 |             90 |
+----------------+-------------------------------------------+--------------------------------+------------------+----------------+


