
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 6.92

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: error_count[27]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.06    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    51    0.66    0.26    0.23    0.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         net1 (net)
                  0.26    0.00    0.43 ^ error_count[27]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.43   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ error_count[27]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.25    0.25   library removal time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.18   slack (MET)


Startpoint: bist_start (input port clocked by core_clock)
Endpoint: bist_pass$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     5    0.07    0.00    0.00    0.20 ^ bist_start (in)
                                         bist_start (net)
                  0.00    0.00    0.20 ^ _472_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.10    0.07    0.27 v _472_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _138_ (net)
                  0.10    0.00    0.27 v _473_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.09    0.10    0.37 ^ _473_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _139_ (net)
                  0.09    0.00    0.37 ^ _474_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.00    0.06    0.05    0.42 v _474_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _006_ (net)
                  0.06    0.00    0.42 v bist_pass$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.42   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ bist_pass$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: addr_counter[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.06    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    51    0.66    0.26    0.23    0.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         net1 (net)
                  0.26    0.00    0.43 ^ addr_counter[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.43   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ addr_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.08   10.08   library recovery time
                                 10.08   data required time
-----------------------------------------------------------------------------
                                 10.08   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  9.65   slack (MET)


Startpoint: addr_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ addr_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     8    0.08    0.34    0.58    0.58 ^ addr_counter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         mem_addr[0] (net)
                  0.34    0.00    0.58 ^ _737_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.14    0.25    0.83 ^ _737_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _363_ (net)
                  0.14    0.00    0.83 ^ _374_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.03    0.13    0.11    0.94 v _374_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _053_ (net)
                  0.13    0.00    0.94 v _375_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.02    0.13    0.30    1.24 v _375_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _366_ (net)
                  0.13    0.00    1.24 v _376_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    1.30 ^ _376_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _369_ (net)
                  0.07    0.00    1.30 ^ _739_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.06    0.44    0.40    1.71 ^ _739_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _370_ (net)
                  0.44    0.00    1.71 ^ _704_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.17    0.09    1.79 v _704_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _330_ (net)
                  0.17    0.00    1.79 v _705_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.07    0.19    1.98 v _705_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _331_ (net)
                  0.07    0.00    1.98 v _708_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.03    0.39    0.23    2.21 ^ _708_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _334_ (net)
                  0.39    0.00    2.21 ^ _712_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     6    0.07    0.37    0.25    2.46 v _712_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _338_ (net)
                  0.37    0.00    2.46 v _717_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.13    0.39    2.85 v _717_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _342_ (net)
                  0.13    0.00    2.85 v _718_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.00    0.09    0.09    2.94 ^ _718_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _047_ (net)
                  0.09    0.00    2.94 ^ state[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.94   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ state[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.14    9.86   library setup time
                                  9.86   data required time
-----------------------------------------------------------------------------
                                  9.86   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  6.92   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: addr_counter[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.06    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    51    0.66    0.26    0.23    0.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         net1 (net)
                  0.26    0.00    0.43 ^ addr_counter[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.43   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ addr_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.08   10.08   library recovery time
                                 10.08   data required time
-----------------------------------------------------------------------------
                                 10.08   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  9.65   slack (MET)


Startpoint: addr_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ addr_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     8    0.08    0.34    0.58    0.58 ^ addr_counter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         mem_addr[0] (net)
                  0.34    0.00    0.58 ^ _737_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.14    0.25    0.83 ^ _737_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _363_ (net)
                  0.14    0.00    0.83 ^ _374_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.03    0.13    0.11    0.94 v _374_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _053_ (net)
                  0.13    0.00    0.94 v _375_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.02    0.13    0.30    1.24 v _375_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _366_ (net)
                  0.13    0.00    1.24 v _376_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    1.30 ^ _376_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _369_ (net)
                  0.07    0.00    1.30 ^ _739_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.06    0.44    0.40    1.71 ^ _739_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _370_ (net)
                  0.44    0.00    1.71 ^ _704_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.17    0.09    1.79 v _704_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _330_ (net)
                  0.17    0.00    1.79 v _705_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.07    0.19    1.98 v _705_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _331_ (net)
                  0.07    0.00    1.98 v _708_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.03    0.39    0.23    2.21 ^ _708_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _334_ (net)
                  0.39    0.00    2.21 ^ _712_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     6    0.07    0.37    0.25    2.46 v _712_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _338_ (net)
                  0.37    0.00    2.46 v _717_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.13    0.39    2.85 v _717_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _342_ (net)
                  0.13    0.00    2.85 v _718_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.00    0.09    0.09    2.94 ^ _718_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _047_ (net)
                  0.09    0.00    2.94 ^ state[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.94   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ state[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.14    9.86   library setup time
                                  9.86   data required time
-----------------------------------------------------------------------------
                                  9.86   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  6.92   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.62e-03   4.90e-11   2.94e-08   4.62e-03  95.3%
Combinational          1.14e-04   1.15e-04   9.31e-08   2.29e-04   4.7%
Clock                  0.00e+00   0.00e+00   7.93e-09   7.93e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.74e-03   1.15e-04   1.30e-07   4.85e-03 100.0%
                          97.6%       2.4%       0.0%
