#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Mar  1 12:38:12 2021
# Process ID: 14504
# Current directory: C:/Users/valer/Documents/DESD-FPGA-course/02_FIFO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14760 C:\Users\valer\Documents\DESD-FPGA-course\02_FIFO\FIFO_template.xpr
# Log file: C:/Users/valer/Documents/DESD-FPGA-course/02_FIFO/vivado.log
# Journal file: C:/Users/valer/Documents/DESD-FPGA-course/02_FIFO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/valer/Documents/DESD-FPGA-course/02_FIFO/FIFO_template.xpr
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
open_wave_config C:/Users/valer/Documents/DESD-FPGA-course/02_FIFO/FIFO_template.srcs/sim_1/imports/Memories/tb_FIFO_behav.wcfg
source tb_FIFO.tcl
close_sim
launch_simulation
refresh_design
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/valer/Documents/DESD-FPGA-course/02_FIFO/FIFO_template.srcs/sim_1/imports/Memories/tb_FIFO_behav.wcfg
source tb_FIFO.tcl
update_compile_order -fileset sources_1
