# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../ram_test1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ram_test1.srcs/sources_1/bd/design_1/ipshared/e257/hdl" --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../ram_test1.srcs/sources_1/new/calc.sv" \
"../../../../ram_test1.srcs/sources_1/new/signal_controller.sv" \
"../../../../ram_test1.srcs/sim_1/new/test_signal_controller.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
