// Seed: 4178103255
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2
);
  assign id_0 = 1'h0;
endmodule
