$date
2026-01-09T09:38+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module DeviceUnderTest $end
 $var wire 2 ! io_out $end
 $var wire 1 " io_equ $end
 $var wire 2 # io_b $end
 $var wire 2 $ io_a $end
 $var wire 1 % reset $end
 $var wire 1 & clock $end
$upscope $end
$enddefinitions $end
$dumpvars
0"
0%
0&
b00 !
b00 $
b00 #
$end
#0
1"
1%
#1
1&
#6
0%
0&
#11
1&
#16
0"
b01 #
0&
#21
1&
#26
b10 #
0&
#31
1&
#36
b11 #
0&
#41
1&
#46
b00 !
b00 #
b01 $
0&
#51
1&
#56
b01 !
1"
b01 #
0&
#61
1&
#66
b00 !
0"
b10 #
0&
#71
1&
#76
b01 !
b11 #
0&
#81
1&
#86
b00 !
b00 #
b10 $
0&
#91
1&
#96
b01 #
0&
#101
1&
#106
b10 !
1"
b10 #
0&
#111
1&
#116
0"
b11 #
0&
#121
1&
#126
b00 !
0"
b00 #
b11 $
0&
#131
1&
#136
b01 !
b01 #
0&
#141
1&
#146
b10 !
b10 #
0&
#151
1&
#156
b11 !
1"
b11 #
0&
#161
1&
#166
b00 #
b00 $
0&
