CustArchitecture/cust_architecture/Butter_1st_HP/Subsystem/one_pole_IIR/HP_Butter_1st --> HP_Butter_1st
CustArchitecture/cust_architecture/Butter_1st_HP/Subsystem/one_pole_IIR --> one_pole_IIR
CustArchitecture/cust_architecture/Butter_1st_HP/DualPortRAM_generic --> DualPortRAM_generic
CustArchitecture/cust_architecture/Butter_1st_HP/Subsystem --> Subsystem
CustArchitecture/cust_architecture/Butter_1st_HP --> Butter_1st_HP
CustArchitecture/cust_architecture/input_interpret_store_retrieve/Interpret_to_RAM_input/RAM address definition --> RAM_address_definition
CustArchitecture/cust_architecture/input_interpret_store_retrieve/Interpret_to_RAM_input/interpret incoming data/condition to count DAC or ADC  --> condition_to_count_DAC_or_ADC
CustArchitecture/cust_architecture/input_interpret_store_retrieve/Interpret_to_RAM_input/interpret incoming data/get_sources_and_RAM_addresses/RAM_address_channel_data --> RAM_address_channel_data
CustArchitecture/cust_architecture/input_interpret_store_retrieve/Interpret_to_RAM_input/interpret incoming data/get_sources_and_RAM_addresses/enable_source_chip_transmission --> enable_source_chip_transmission
CustArchitecture/cust_architecture/input_interpret_store_retrieve/Interpret_to_RAM_input/interpret incoming data/get_sources_and_RAM_addresses/find_first_one_pos --> find_first_one_pos
CustArchitecture/cust_architecture/input_interpret_store_retrieve/Interpret_to_RAM_input/interpret incoming data/get_sources_and_RAM_addresses/find_next_chip_rollmap --> find_next_chip_rollmap
CustArchitecture/cust_architecture/input_interpret_store_retrieve/Interpret_to_RAM_input/interpret incoming data/get_sources_and_RAM_addresses --> get_sources_and_RAM_addresses
CustArchitecture/cust_architecture/input_interpret_store_retrieve/Interpret_to_RAM_input/interpret incoming data --> interpret_incoming_data
CustArchitecture/cust_architecture/input_interpret_store_retrieve/Interpret_to_RAM_input --> Interpret_to_RAM_input
CustArchitecture/cust_architecture/input_interpret_store_retrieve/store_and_retrieve_input --> store_and_retrieve_input
CustArchitecture/cust_architecture/input_interpret_store_retrieve/InputStateMachine --> InputStateMachine
CustArchitecture/cust_architecture/input_interpret_store_retrieve --> input_interpret_store_retrieve
CustArchitecture/cust_architecture/output_interpret_collect_output/collect_output/get_data_only_when_enabled --> get_data_only_when_enabled
CustArchitecture/cust_architecture/output_interpret_collect_output/collect_output/read_from_magic_and_timestamp/getting address and enable for Magic and Timestamps --> getting_address_and_enable_for_Magic_and_Timestamps
CustArchitecture/cust_architecture/output_interpret_collect_output/collect_output/read_from_magic_and_timestamp --> read_from_magic_and_timestamp
CustArchitecture/cust_architecture/output_interpret_collect_output/collect_output --> collect_output
CustArchitecture/cust_architecture/output_interpret_collect_output/output_interpret/Interpret_to_RAM_output/Output_State_to_RAM_address (to read) --> Output_State_to_RAM_address_to_read
CustArchitecture/cust_architecture/output_interpret_collect_output/output_interpret/Interpret_to_RAM_output/get_enabled_timings /Detect change ch cnt --> Detect_change_ch_cnt
CustArchitecture/cust_architecture/output_interpret_collect_output/output_interpret/Interpret_to_RAM_output/get_enabled_timings /find_next_chip_rollmap --> find_next_chip_rollmap_block
CustArchitecture/cust_architecture/output_interpret_collect_output/output_interpret/Interpret_to_RAM_output/get_enabled_timings /reading_address --> reading_address
CustArchitecture/cust_architecture/output_interpret_collect_output/output_interpret/Interpret_to_RAM_output/get_enabled_timings  --> get_enabled_timings
CustArchitecture/cust_architecture/output_interpret_collect_output/output_interpret/Interpret_to_RAM_output --> Interpret_to_RAM_output
CustArchitecture/cust_architecture/output_interpret_collect_output/output_interpret/OutputStateMachine --> OutputStateMachine
CustArchitecture/cust_architecture/output_interpret_collect_output/output_interpret --> output_interpret
CustArchitecture/cust_architecture/output_interpret_collect_output --> output_interpret_collect_output
CustArchitecture/cust_architecture/processing_output_logic --> processing_output_logic
CustArchitecture/cust_architecture/spike_detection/LocalMaxima --> LocalMaxima
CustArchitecture/cust_architecture/spike_detection/refractory_period --> refractory_period
CustArchitecture/cust_architecture/spike_detection/spike_check --> spike_check
CustArchitecture/cust_architecture/spike_detection --> spike_detection
CustArchitecture/cust_architecture --> cust_architecture
