<?xml version="1.0" encoding="UTF-8"?>
<!--Product Version: eLinx v1.0.0.0-->
<!--								-->
<!--Copyright 2017-2024 eHiWay, Inc. All Rights Reserved.-->
<Hierarchy>
    <DesignSources>
        <Node ModuleName="bit_dilation" PortName="clk,per_frame_clken,per_frame_href,per_frame_vsync,per_img_Bit,post_frame_clken,post_frame_href,post_frame_vsync,post_img_Bit,rst_n" PortSignal="input,input,input,input,input,output,output,output,output,input" ParameterName="IMG_HDISP,IMG_VDISP" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/bit_dilation.v">
            <Child ModuleName="VIPMOD_Matrix_Generate_3X3_1Bit" InstName="VIPMOD_Matrix_Generate_3X3_1Bit" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
        </Node>
        <Node ModuleName="bit_erosion" PortName="clk,per_frame_clken,per_frame_href,per_frame_vsync,per_img_Bit,post_frame_clken,post_frame_href,post_frame_vsync,post_img_Bit,rst_n" PortSignal="input,input,input,input,input,output,output,output,output,input" ParameterName="IMG_HDISP,IMG_VDISP" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/bit_erosion.v">
            <Child ModuleName="VIPMOD_Matrix_Generate_3X3_1Bit" InstName="VIPMOD_Matrix_Generate_3X3_1Bit" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
        </Node>
        <Node ModuleName="Boxing" PortName="clk,cmos_frame_clken,cmos_frame_data[15:0],cmos_frame_href,cmos_frame_vsync,per_frame_clken,per_frame_href,per_frame_vsync,per_img_Y,post_frame_clken,post_frame_href,post_frame_vsync,post_img_Y[15:0],rst_n" PortSignal="input,input,input,input,input,input,input,input,input,output,output,output,output,input" ParameterName="IMG_Width,IMG_High" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/Boxing.v"/>
        <Node ModuleName="camera_init" PortName="Clk,Init_Done,Rst_n,camera_pwdn,camera_rst_n,i2c_sclk,i2c_sdat" PortSignal="input,output,input,output,output,output,inout" ParameterName="CAMERA_TYPE,IMAGE_TYPE,IMAGE_WIDTH,IMAGE_HEIGHT,IMAGE_FLIP_EN,IMAGE_MIRROR_EN" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/camera_init.v">
            <Child ModuleName="ov5640_init_table_rgb" InstName="ov5640_init_table_rgb_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="ov5640_init_table_jpeg" InstName="ov5640_init_table_jpeg_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="ov7725_init_table_rgb" InstName="ov7725_init_table_rgb_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="i2c_control" InstName="i2c_control" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
        </Node>
        <Node ModuleName="clk_gen" PortName="c0,c1,c2,c3,c4,inclk0,locked" PortSignal="output,output,output,output,output,input,output" ParameterName="" InstName="" IsIP="true" IsUserIP="false" EciPath="/edge_eye.srcs/sources_1/ip/clk_gen/clk_gen.eci" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/ip/clk_gen/clk_gen.v">
            <Child ModuleName="altpll" InstName="altpll_component" FilePath="" IsIP="true" EciPath="/edge_eye.srcs/sources_1/ip/clk_gen/clk_gen.eci" IsBlockDesign="false" BlockDesignPath=""/>
        </Node>
        <Node ModuleName="clk_gen2" PortName="c3,c4,inclk0,locked" PortSignal="output,output,input,output" ParameterName="" InstName="" IsIP="true" IsUserIP="false" EciPath="/edge_eye.srcs/sources_1/ip/clk_gen2/clk_gen2.eci" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/ip/clk_gen2/clk_gen2.v">
            <Child ModuleName="altpll" InstName="altpll_component" FilePath="" IsIP="true" EciPath="/edge_eye.srcs/sources_1/ip/clk_gen2/clk_gen2.eci" IsBlockDesign="false" BlockDesignPath=""/>
        </Node>
        <Node ModuleName="crc32_d8" PortName="clk,crc_en,crc_init,crc_result[31:0],data[7:0],reset_p" PortSignal="input,input,input,output,input,input" ParameterName="" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/crc32_d8.v"/>
        <Node ModuleName="DVP_Capture" PortName="DataHs,DataPixel[15:0],DataValid,DataVs,Data[7:0],Href,ImageState,PCLK,Rst_p,Vsync,Xaddr[11:0],Yaddr[11:0]" PortSignal="output,output,output,output,input,input,output,input,input,input,output,output" ParameterName="" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/DVP_Capture.v"/>
        <Node ModuleName="edge_eye" PortName="gmii_tx_clk,gmii_txd[7:0],gmii_txen,hdmi_cfg_done,hdmi_clk,hdmi_de,hdmi_hs,hdmi_rgb[23:0],hdmi_rst_n,hdmi_scl,hdmi_sda,hdmi_vs,ov5640_data[7:0],ov5640_href,ov5640_pclk,ov5640_pwdn,ov5640_rst_n,ov5640_vsync,ov5640_xclk,sccb_scl,sccb_sda,sdram_addr[12:0],sdram_ba[1:0],sdram_cas_n,sdram_cke,sdram_clk,sdram_cs_n,sdram_dq[15:0],sdram_ras_n,sdram_we_n,sys_clk,sys_rst_n" PortSignal="output,output,output,output,output,output,output,output,output,output,inout,output,input,input,input,output,output,input,output,output,inout,output,output,output,output,output,output,inout,output,output,input,input" ParameterName="IMAGE_WIDTH,IMAGE_HEIGHT,DST_MAC,SRC_MAC,DST_IP,SRC_IP,DST_PORT,SRC_PORT" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/edge_eye.v">
            <Child ModuleName="clk_gen" InstName="clk_gen" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="clk_gen2" InstName="clk_gen2_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="camera_init" InstName="camera_init_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="DVP_Capture" InstName="DVP_Capture_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="rgb2ycbcr" InstName="rgb2ycbcr_u0" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="bit_erosion" InstName="bit_erosion_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="bit_dilation" InstName="bit_dilation_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="Boxing" InstName="Boxing_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="pixel_data_processor" InstName="pixel_data_processor_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="eth_top" InstName="eth_top_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="sdram_top" InstName="sdram_top_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="hdmi_top" InstName="hdmi_top_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
        </Node>
        <Node ModuleName="eth_top" PortName="clk,data_i[15:0],data_valid_i,eth_txfifo_rd_clk,gmii_tx_clk,gmii_txd[7:0],gmii_txen,reset_p" PortSignal="input,input,input,input,output,output,output,input" ParameterName="IMAGE_WIDTH,PAYLOAD_DATA_BYTE,PAYLOAD_LENGTH,DST_MAC,SRC_MAC,DST_IP,SRC_IP,DST_PORT,SRC_PORT" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/eth_top.v">
            <Child ModuleName="eth_tx_ctrl" InstName="eth_tx_ctrl_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="eth_udp_tx_gmii" InstName="eth_udp_tx_gmii_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
        </Node>
        <Node ModuleName="eth_tx_ctrl" PortName="clk,data_i[15:0],data_valid_i,eth_txfifo_dout[7:0],eth_txfifo_rd_clk,eth_txfifo_rden,reset_p,tx_done,tx_en_pulse" PortSignal="input,input,input,output,input,input,input,input,output" ParameterName="PAYLOAD_DATA_BYTE,PAYLOAD_LENGTH" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/eth_tx_ctrl.v">
            <Child ModuleName="eth_tx_fifo" InstName="eth_tx_fifo" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
        </Node>
        <Node ModuleName="eth_tx_fifo" PortName="aclr,data[15:0],q[7:0],rdclk,rdreq,rdusedw[12:0],wrclk,wrreq,wrusedw[11:0]" PortSignal="input,input,output,input,input,output,input,input,output" ParameterName="" InstName="" IsIP="true" IsUserIP="false" EciPath="/edge_eye.srcs/sources_1/ip/eth_tx_fifo/eth_tx_fifo.eci" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/ip/eth_tx_fifo/eth_tx_fifo.v">
            <Child ModuleName="dcfifo_mixed_inst_eth_tx_fifo" InstName="dcfifo" FilePath="" IsIP="true" EciPath="/edge_eye.srcs/sources_1/ip/eth_tx_fifo/eth_tx_fifo.eci" IsBlockDesign="false" BlockDesignPath=""/>
        </Node>
        <Node ModuleName="eth_udp_tx_gmii" PortName="clk125m,data_length[15:0],dst_ip[31:0],dst_mac[47:0],dst_port[15:0],gmii_tx_clk,gmii_txd[7:0],gmii_txen,payload_dat_i[7:0],payload_req_o,reset_p,src_ip[31:0],src_mac[47:0],src_port[15:0],tx_done,tx_en_pulse" PortSignal="input,input,input,input,input,output,output,output,input,output,input,input,input,input,output,input" ParameterName="ETH_type,IP_ver,IP_hdr_len,IP_tos,IP_id,IP_rsv,IP_df,IP_mf,IP_frag_offset,IP_ttl,IP_protocol" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/eth_udp_tx_gmii.v">
            <Child ModuleName="ip_checksum" InstName="ip_checksum" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="crc32_d8" InstName="crc32_d8" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
        </Node>
        <Node ModuleName="fifo_ctrl" PortName="init_end,pingpang_en,rd_burst_len[9:0],rd_fifo_num[9:0],rd_fifo_rd_clk,rd_fifo_rd_data[15:0],rd_fifo_rd_req,rd_rst,read_valid,sdram_data_in[15:0],sdram_data_out[15:0],sdram_rd_ack,sdram_rd_addr[23:0],sdram_rd_b_addr[23:0],sdram_rd_e_addr[23:0],sdram_rd_req,sdram_wr_ack,sdram_wr_addr[23:0],sdram_wr_b_addr[23:0],sdram_wr_e_addr[23:0],sdram_wr_req,sys_clk,sys_rst_n,wr_burst_len[9:0],wr_fifo_wr_clk,wr_fifo_wr_data[15:0],wr_fifo_wr_req,wr_rst" PortSignal="input,input,input,output,input,output,input,input,input,output,input,input,output,input,input,output,input,output,input,input,output,input,input,input,input,input,input,input" ParameterName="" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/fifo_ctrl.v">
            <Child ModuleName="fifo_data" InstName="wr_fifo_data" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="fifo_data" InstName="rd_fifo_data" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
        </Node>
        <Node ModuleName="fifo_data" PortName="aclr,data[15:0],q[15:0],rdclk,rdreq,rdusedw[9:0],wrclk,wrreq,wrusedw[9:0]" PortSignal="input,input,output,input,input,output,input,input,output" ParameterName="" InstName="" IsIP="true" IsUserIP="false" EciPath="/edge_eye.srcs/sources_1/ip/fifo_data/fifo_data.eci" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/ip/fifo_data/fifo_data.v">
            <Child ModuleName="dcfifo" InstName="dcfifo" FilePath="" IsIP="true" EciPath="/edge_eye.srcs/sources_1/ip/fifo_data/fifo_data.eci" IsBlockDesign="false" BlockDesignPath=""/>
        </Node>
        <Node ModuleName="gray_shift" PortName="clk,clken,graya[7:0],grayb[7:0],ihsync,ivsync,oclken,ogray[15:0],ohsync,ovsync,rst_n,sdr_rd" PortSignal="input,input,input,input,input,input,output,output,output,output,input,output" ParameterName="" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/gray_shift.v"/>
        <Node ModuleName="hdmi_cfg" PortName="cfg_data[31:0],cfg_done,cfg_end,cfg_start,sys_clk,sys_rst_n" PortSignal="output,output,input,output,input,input" ParameterName="REG_NUM,CNT_WAIT_MAX" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/hdmi_cfg.v"/>
        <Node ModuleName="hdmi_i2c" PortName="cfg_done,sccb_scl,sccb_sda,sys_clk,sys_rst_n" PortSignal="output,output,inout,input,input" ParameterName="BIT_CTRL,CLK_FREQ,I2C_FREQ" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/hdmi_i2c.v">
            <Child ModuleName="hdmi_i2c_ctrl" InstName="hdmi_i2c_ctrl_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="hdmi_cfg" InstName="hdmi_cfg_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
        </Node>
        <Node ModuleName="hdmi_i2c_ctrl" PortName="addr_num,byte_addr[15:0],device_addr[7:0],i2c_clk,i2c_end,i2c_scl,i2c_sda,i2c_start,rd_data[7:0],rd_en,sys_clk,sys_rst_n,wr_data[7:0],wr_en" PortSignal="input,input,input,output,output,output,inout,input,output,input,input,input,input,input" ParameterName="SYS_CLK_FREQ,SCL_FREQ,CNT_CLK_MAX,CNT_START_MAX,IDLE,START_1,SEND_D_ADDR,ACK_1,SEND_B_ADDR_H,ACK_2,SEND_B_ADDR_L,ACK_3,WR_DATA,ACK_4,START_2,SEND_RD_ADDR,ACK_5,RD_DATA,N_ACK,STOP" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/hdmi_i2c_ctrl.v"/>
        <Node ModuleName="hdmi_top" PortName="cfg_done,de,hsync,pix_data[15:0],pix_data_req,rgb[15:0],sccb_scl,sccb_sda,sys_clk,sys_rst_n,vga_clk,vsync" PortSignal="output,output,output,input,output,output,output,inout,input,input,input,output" ParameterName="" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/hdmi_top.v">
            <Child ModuleName="vga_ctrl" InstName="vga_ctrl_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="hdmi_i2c" InstName="hdmi_i2c_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
        </Node>
        <Node ModuleName="i2c_bit_shift" PortName="Clk,Cmd[5:0],Go,Rst_n,Rx_DATA[7:0],Trans_Done,Tx_DATA[7:0],ack_o,i2c_sclk,i2c_sdat" PortSignal="input,input,input,input,output,output,input,output,output,inout" ParameterName="SYS_CLOCK,SCL_CLOCK" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/i2c_bit_shift.v"/>
        <Node ModuleName="i2c_control" PortName="Clk,RW_Done,Rst_n,ack,addr[15:0],addr_mode,device_id[7:0],dly_cnt_max[31:0],i2c_sclk,i2c_sdat,rddata[7:0],rdreg_req,wrdata[7:0],wrreg_req" PortSignal="input,output,input,output,input,input,input,input,output,inout,output,input,input,input" ParameterName="SYS_CLOCK,SCL_CLOCK" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/i2c_control.v">
            <Child ModuleName="i2c_bit_shift" InstName="i2c_bit_shift" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
        </Node>
        <Node ModuleName="ip_checksum" PortName="IP_df,IP_frag_offset[12:0],IP_hdr_len[3:0],IP_id[15:0],IP_mf,IP_protocol[7:0],IP_rsv,IP_tos[7:0],IP_total_len[15:0],IP_ttl[7:0],IP_ver[3:0],cal_en,checksum[15:0],clk,dst_ip[31:0],reset_p,src_ip[31:0]" PortSignal="input,input,input,input,input,input,input,input,input,input,input,input,output,input,input,input,input" ParameterName="" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/ip_checksum.v"/>
        <Node ModuleName="Line_Shift_RAM_1Bit" PortName="clken,clock,shiftin,shiftout,taps0x,taps1x" PortSignal="input,input,input,output,output,output" ParameterName="IMG_HDISP" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/Line_Shift_RAM_1Bit.v"/>
        <Node ModuleName="ov5640_init_table_jpeg" PortName="addr[7:0],clk,q[23:0]" PortSignal="input,input,output" ParameterName="DATA_WIDTH,ADDR_WIDTH,IMAGE_WIDTH,IMAGE_HEIGHT,IMAGE_FLIP_EN,IMAGE_MIRROR_EN" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/ov5640_init_table_jpeg.v"/>
        <Node ModuleName="ov5640_init_table_rgb" PortName="addr[7:0],clk,q[23:0]" PortSignal="input,input,output" ParameterName="DATA_WIDTH,ADDR_WIDTH,IMAGE_WIDTH,IMAGE_HEIGHT,IMAGE_FLIP_EN,IMAGE_MIRROR_EN" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/ov5640_init_table_rgb.v"/>
        <Node ModuleName="ov7725_init_table_rgb" PortName="addr[7:0],clk,q[15:0]" PortSignal="input,input,output" ParameterName="DATA_WIDTH,ADDR_WIDTH,IMAGE_FLIP_EN,IMAGE_MIRROR_EN" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/ov7725_init_table_rgb.v"/>
        <Node ModuleName="pixel_data_processor" PortName="g_rst_p,image_data[15:0],image_data_hs,image_data_valid,image_data_yaddr[11:0],pclk,pixel_data[15:0],pixel_data_valid" PortSignal="input,input,input,input,input,input,output,output" ParameterName="" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/pixel_data_processor.v"/>
        <Node ModuleName="rgb2ycbcr" PortName="clk,i_b_8b[7:0],i_data_en,i_g_8b[7:0],i_h_sync,i_r_8b[7:0],i_v_sync,o_cb_8b[7:0],o_cr_8b[7:0],o_data_en,o_h_sync,o_v_sync,o_y_8b[7:0]" PortSignal="input,input,input,input,input,input,input,output,output,output,output,output,output" ParameterName="para_0183_10b,para_0614_10b,para_0062_10b,para_0101_10b,para_0338_10b,para_0439_10b,para_0399_10b,para_0040_10b,para_16_18b,para_128_18b" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/rgb2ycbcr.v"/>
        <Node ModuleName="sdram_a_ref" PortName="aref_addr[12:0],aref_ba[1:0],aref_cmd[3:0],aref_en,aref_end,aref_req,init_end,sys_clk,sys_rst_n" PortSignal="output,output,output,input,output,output,input,input,input" ParameterName="CNT_REF_MAX,TRP_CLK,TRC_CLK,P_CHARGE,A_REF,NOP,AREF_IDLE,AREF_PCHA,AREF_TRP,AUTO_REF,AREF_TRF,AREF_END" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/sdram_a_ref.v"/>
        <Node ModuleName="sdram_arbit" PortName="aref_addr[12:0],aref_ba[1:0],aref_cmd[3:0],aref_en,aref_end,aref_req,init_addr[12:0],init_ba[1:0],init_cmd[3:0],init_end,rd_addr[12:0],rd_ba[1:0],rd_cmd[3:0],rd_en,rd_end,rd_req,sdram_addr[12:0],sdram_ba[1:0],sdram_cas_n,sdram_cke,sdram_cs_n,sdram_dq[15:0],sdram_ras_n,sdram_we_n,sys_clk,sys_rst_n,wr_addr[12:0],wr_ba[1:0],wr_cmd[3:0],wr_data[15:0],wr_en,wr_end,wr_req,wr_sdram_en" PortSignal="input,input,input,output,input,input,input,input,input,input,input,input,input,output,input,input,output,output,output,output,output,inout,output,output,input,input,input,input,input,input,output,input,input,input" ParameterName="IDLE,ARBIT,AREF,WRITE,READ,CMD_NOP" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/sdram_arbit.v"/>
        <Node ModuleName="sdram_ctrl" PortName="init_end,rd_burst_len[9:0],sdram_addr[12:0],sdram_ba[1:0],sdram_cas_n,sdram_cke,sdram_cs_n,sdram_data_in[15:0],sdram_data_out[15:0],sdram_dq[15:0],sdram_ras_n,sdram_rd_ack,sdram_rd_addr[23:0],sdram_rd_req,sdram_we_n,sdram_wr_ack,sdram_wr_addr[23:0],sdram_wr_req,sys_clk,sys_rst_n,wr_burst_len[9:0]" PortSignal="output,input,output,output,output,output,output,input,output,inout,output,output,input,input,output,output,input,input,input,input,input" ParameterName="" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/sdram_ctrl.v">
            <Child ModuleName="sdram_init" InstName="sdram_init_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="sdram_arbit" InstName="sdram_arbit_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="sdram_a_ref" InstName="sdram_a_ref_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="sdram_write" InstName="sdram_write_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="sdram_read" InstName="sdram_read_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
        </Node>
        <Node ModuleName="sdram_init" PortName="init_addr[12:0],init_ba[1:0],init_cmd[3:0],init_end,sys_clk,sys_rst_n" PortSignal="output,output,output,output,input,input" ParameterName="T_POWER,P_CHARGE,AUTO_REF,NOP,M_REG_SET,INIT_IDLE,INIT_PRE,INIT_TRP,INIT_AR,INIT_TRF,INIT_MRS,INIT_TMRD,INIT_END,TRP_CLK,TRC_CLK,TMRD_CLK" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/sdram_init.v"/>
        <Node ModuleName="sdram_read" PortName="init_end,rd_ack,rd_addr[23:0],rd_burst_len[9:0],rd_data[15:0],rd_en,rd_end,rd_sdram_data[15:0],read_addr[12:0],read_ba[1:0],read_cmd[3:0],sys_clk,sys_rst_n" PortSignal="input,output,input,input,input,input,output,output,output,output,output,input,input" ParameterName="TRCD_CLK,TCL_CLK,TRP_CLK,RD_IDLE,RD_ACTIVE,RD_TRCD,RD_READ,RD_CL,RD_DATA,RD_PRE,RD_TRP,RD_END,NOP,ACTIVE,READ,B_STOP,P_CHARGE" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/sdram_read.v"/>
        <Node ModuleName="sdram_top" PortName="clk_out,init_end,pingpang_en,rd_burst_len[9:0],rd_fifo_num[9:0],rd_fifo_rd_clk,rd_fifo_rd_data[15:0],rd_fifo_rd_req,rd_rst,read_valid,sdram_addr[12:0],sdram_ba[1:0],sdram_cas_n,sdram_cke,sdram_clk,sdram_cs_n,sdram_dq[15:0],sdram_ras_n,sdram_rd_b_addr[23:0],sdram_rd_e_addr[23:0],sdram_we_n,sdram_wr_b_addr[23:0],sdram_wr_e_addr[23:0],sys_clk,sys_rst_n,wr_burst_len[9:0],wr_fifo_wr_clk,wr_fifo_wr_data[15:0],wr_fifo_wr_req,wr_rst" PortSignal="input,output,input,input,output,input,output,input,input,input,output,output,output,output,output,output,inout,output,input,input,output,input,input,input,input,input,input,input,input,input" ParameterName="" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/sdram_top.v">
            <Child ModuleName="fifo_ctrl" InstName="fifo_ctrl_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
            <Child ModuleName="sdram_ctrl" InstName="sdram_ctrl_inst" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
        </Node>
        <Node ModuleName="sdram_write" PortName="init_end,sys_clk,sys_rst_n,wr_ack,wr_addr[23:0],wr_burst_len[9:0],wr_data[15:0],wr_en,wr_end,wr_sdram_data[15:0],wr_sdram_en,write_addr[12:0],write_ba[1:0],write_cmd[3:0]" PortSignal="input,input,input,output,input,input,input,input,output,output,output,output,output,output" ParameterName="TRCD_CLK,TRP_CLK,WR_IDLE,WR_ACTIVE,WR_TRCD,WR_WRITE,WR_DATA,WR_PRE,WR_TRP,WR_END,NOP,ACTIVE,WRITE,B_STOP,P_CHARGE" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/sdram_write.v"/>
        <Node ModuleName="vga_ctrl" PortName="de,hsync,pix_data[15:0],pix_data_req,rgb[15:0],sys_rst_n,vga_clk,vsync" PortSignal="output,output,input,output,output,input,input,output" ParameterName="H_SYNC,H_BACK,H_LEFT,H_VALID,H_RIGHT,H_FRONT,H_TOTAL,V_SYNC,V_BACK,V_TOP,V_VALID,V_BOTTOM,V_FRONT,V_TOTAL" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/vga_ctrl.v"/>
        <Node ModuleName="VIPMOD_Matrix_Generate_3X3_1Bit" PortName="clk,matrix_frame_clken,matrix_frame_href,matrix_frame_vsync,matrix_p11,matrix_p12,matrix_p13,matrix_p21,matrix_p22,matrix_p23,matrix_p31,matrix_p32,matrix_p33,per_frame_clken,per_frame_href,per_frame_vsync,per_img_Bit,rst_n" PortSignal="input,output,output,output,output,output,output,output,output,output,output,output,output,input,input,input,input,input" ParameterName="IMG_HDISP,IMG_VDISP" InstName="" IsIP="false" IsUserIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath="" SyntaxError="true" FilePath="/edge_eye.srcs/sources_1/new/VIPMOD_Matrix_Generate_3X3_1Bit.v">
            <Child ModuleName="Line_Shift_RAM_1Bit" InstName="Line_Shift_RAM_1Bit" FilePath="" IsIP="false" EciPath="" IsBlockDesign="false" BlockDesignPath=""/>
        </Node>
        <MifHexFiles/>
        <SyntaxErrorFiles/>
        <OtherFiles/>
        <BlockDesignFiles/>
    </DesignSources>
    <SimulationSources>
        <SimSet Name="sim_1">
            <MifHexFiles/>
            <SyntaxErrorFiles/>
            <OtherFiles/>
        </SimSet>
    </SimulationSources>
</Hierarchy>
