
XDDDDDDD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006994  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000270  08006b24  08006b24  00016b24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006d94  08006d94  00016d94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006d9c  08006d9c  00016d9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08006da0  08006da0  00016da0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000006c  20000000  08006da4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001bcc  2000006c  08006e10  0002006c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20001c38  08006e10  00021c38  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002e7a8  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000056a4  00000000  00000000  0004e844  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0001795f  00000000  00000000  00053ee8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001c58  00000000  00000000  0006b848  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000022d8  00000000  00000000  0006d4a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000e331  00000000  00000000  0006f778  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000a7a7  00000000  00000000  0007daa9  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00088250  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000060a8  00000000  00000000  000882cc  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         00000084  00000000  00000000  0008e374  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      00000117  00000000  00000000  0008e3f8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006b0c 	.word	0x08006b0c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08006b0c 	.word	0x08006b0c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b97a 	b.w	800058c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	468c      	mov	ip, r1
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	9e08      	ldr	r6, [sp, #32]
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d151      	bne.n	8000364 <__udivmoddi4+0xb4>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d96d      	bls.n	80003a2 <__udivmoddi4+0xf2>
 80002c6:	fab2 fe82 	clz	lr, r2
 80002ca:	f1be 0f00 	cmp.w	lr, #0
 80002ce:	d00b      	beq.n	80002e8 <__udivmoddi4+0x38>
 80002d0:	f1ce 0c20 	rsb	ip, lr, #32
 80002d4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002d8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002dc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002e0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002e4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002e8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002ec:	0c25      	lsrs	r5, r4, #16
 80002ee:	fbbc f8fa 	udiv	r8, ip, sl
 80002f2:	fa1f f987 	uxth.w	r9, r7
 80002f6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002fa:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002fe:	fb08 f309 	mul.w	r3, r8, r9
 8000302:	42ab      	cmp	r3, r5
 8000304:	d90a      	bls.n	800031c <__udivmoddi4+0x6c>
 8000306:	19ed      	adds	r5, r5, r7
 8000308:	f108 32ff 	add.w	r2, r8, #4294967295
 800030c:	f080 8123 	bcs.w	8000556 <__udivmoddi4+0x2a6>
 8000310:	42ab      	cmp	r3, r5
 8000312:	f240 8120 	bls.w	8000556 <__udivmoddi4+0x2a6>
 8000316:	f1a8 0802 	sub.w	r8, r8, #2
 800031a:	443d      	add	r5, r7
 800031c:	1aed      	subs	r5, r5, r3
 800031e:	b2a4      	uxth	r4, r4
 8000320:	fbb5 f0fa 	udiv	r0, r5, sl
 8000324:	fb0a 5510 	mls	r5, sl, r0, r5
 8000328:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800032c:	fb00 f909 	mul.w	r9, r0, r9
 8000330:	45a1      	cmp	r9, r4
 8000332:	d909      	bls.n	8000348 <__udivmoddi4+0x98>
 8000334:	19e4      	adds	r4, r4, r7
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	f080 810a 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800033e:	45a1      	cmp	r9, r4
 8000340:	f240 8107 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000344:	3802      	subs	r0, #2
 8000346:	443c      	add	r4, r7
 8000348:	eba4 0409 	sub.w	r4, r4, r9
 800034c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000350:	2100      	movs	r1, #0
 8000352:	2e00      	cmp	r6, #0
 8000354:	d061      	beq.n	800041a <__udivmoddi4+0x16a>
 8000356:	fa24 f40e 	lsr.w	r4, r4, lr
 800035a:	2300      	movs	r3, #0
 800035c:	6034      	str	r4, [r6, #0]
 800035e:	6073      	str	r3, [r6, #4]
 8000360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000364:	428b      	cmp	r3, r1
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0xc8>
 8000368:	2e00      	cmp	r6, #0
 800036a:	d054      	beq.n	8000416 <__udivmoddi4+0x166>
 800036c:	2100      	movs	r1, #0
 800036e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000372:	4608      	mov	r0, r1
 8000374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000378:	fab3 f183 	clz	r1, r3
 800037c:	2900      	cmp	r1, #0
 800037e:	f040 808e 	bne.w	800049e <__udivmoddi4+0x1ee>
 8000382:	42ab      	cmp	r3, r5
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xdc>
 8000386:	4282      	cmp	r2, r0
 8000388:	f200 80fa 	bhi.w	8000580 <__udivmoddi4+0x2d0>
 800038c:	1a84      	subs	r4, r0, r2
 800038e:	eb65 0503 	sbc.w	r5, r5, r3
 8000392:	2001      	movs	r0, #1
 8000394:	46ac      	mov	ip, r5
 8000396:	2e00      	cmp	r6, #0
 8000398:	d03f      	beq.n	800041a <__udivmoddi4+0x16a>
 800039a:	e886 1010 	stmia.w	r6, {r4, ip}
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	b912      	cbnz	r2, 80003aa <__udivmoddi4+0xfa>
 80003a4:	2701      	movs	r7, #1
 80003a6:	fbb7 f7f2 	udiv	r7, r7, r2
 80003aa:	fab7 fe87 	clz	lr, r7
 80003ae:	f1be 0f00 	cmp.w	lr, #0
 80003b2:	d134      	bne.n	800041e <__udivmoddi4+0x16e>
 80003b4:	1beb      	subs	r3, r5, r7
 80003b6:	0c3a      	lsrs	r2, r7, #16
 80003b8:	fa1f fc87 	uxth.w	ip, r7
 80003bc:	2101      	movs	r1, #1
 80003be:	fbb3 f8f2 	udiv	r8, r3, r2
 80003c2:	0c25      	lsrs	r5, r4, #16
 80003c4:	fb02 3318 	mls	r3, r2, r8, r3
 80003c8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003cc:	fb0c f308 	mul.w	r3, ip, r8
 80003d0:	42ab      	cmp	r3, r5
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x134>
 80003d4:	19ed      	adds	r5, r5, r7
 80003d6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x132>
 80003dc:	42ab      	cmp	r3, r5
 80003de:	f200 80d1 	bhi.w	8000584 <__udivmoddi4+0x2d4>
 80003e2:	4680      	mov	r8, r0
 80003e4:	1aed      	subs	r5, r5, r3
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003ec:	fb02 5510 	mls	r5, r2, r0, r5
 80003f0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003f4:	fb0c fc00 	mul.w	ip, ip, r0
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x15c>
 80003fc:	19e4      	adds	r4, r4, r7
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x15a>
 8000404:	45a4      	cmp	ip, r4
 8000406:	f200 80b8 	bhi.w	800057a <__udivmoddi4+0x2ca>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 040c 	sub.w	r4, r4, ip
 8000410:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000414:	e79d      	b.n	8000352 <__udivmoddi4+0xa2>
 8000416:	4631      	mov	r1, r6
 8000418:	4630      	mov	r0, r6
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	f1ce 0420 	rsb	r4, lr, #32
 8000422:	fa05 f30e 	lsl.w	r3, r5, lr
 8000426:	fa07 f70e 	lsl.w	r7, r7, lr
 800042a:	fa20 f804 	lsr.w	r8, r0, r4
 800042e:	0c3a      	lsrs	r2, r7, #16
 8000430:	fa25 f404 	lsr.w	r4, r5, r4
 8000434:	ea48 0803 	orr.w	r8, r8, r3
 8000438:	fbb4 f1f2 	udiv	r1, r4, r2
 800043c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000440:	fb02 4411 	mls	r4, r2, r1, r4
 8000444:	fa1f fc87 	uxth.w	ip, r7
 8000448:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800044c:	fb01 f30c 	mul.w	r3, r1, ip
 8000450:	42ab      	cmp	r3, r5
 8000452:	fa00 f40e 	lsl.w	r4, r0, lr
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x1bc>
 8000458:	19ed      	adds	r5, r5, r7
 800045a:	f101 30ff 	add.w	r0, r1, #4294967295
 800045e:	f080 808a 	bcs.w	8000576 <__udivmoddi4+0x2c6>
 8000462:	42ab      	cmp	r3, r5
 8000464:	f240 8087 	bls.w	8000576 <__udivmoddi4+0x2c6>
 8000468:	3902      	subs	r1, #2
 800046a:	443d      	add	r5, r7
 800046c:	1aeb      	subs	r3, r5, r3
 800046e:	fa1f f588 	uxth.w	r5, r8
 8000472:	fbb3 f0f2 	udiv	r0, r3, r2
 8000476:	fb02 3310 	mls	r3, r2, r0, r3
 800047a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800047e:	fb00 f30c 	mul.w	r3, r0, ip
 8000482:	42ab      	cmp	r3, r5
 8000484:	d907      	bls.n	8000496 <__udivmoddi4+0x1e6>
 8000486:	19ed      	adds	r5, r5, r7
 8000488:	f100 38ff 	add.w	r8, r0, #4294967295
 800048c:	d26f      	bcs.n	800056e <__udivmoddi4+0x2be>
 800048e:	42ab      	cmp	r3, r5
 8000490:	d96d      	bls.n	800056e <__udivmoddi4+0x2be>
 8000492:	3802      	subs	r0, #2
 8000494:	443d      	add	r5, r7
 8000496:	1aeb      	subs	r3, r5, r3
 8000498:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800049c:	e78f      	b.n	80003be <__udivmoddi4+0x10e>
 800049e:	f1c1 0720 	rsb	r7, r1, #32
 80004a2:	fa22 f807 	lsr.w	r8, r2, r7
 80004a6:	408b      	lsls	r3, r1
 80004a8:	fa05 f401 	lsl.w	r4, r5, r1
 80004ac:	ea48 0303 	orr.w	r3, r8, r3
 80004b0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004b4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004b8:	40fd      	lsrs	r5, r7
 80004ba:	ea4e 0e04 	orr.w	lr, lr, r4
 80004be:	fbb5 f9fc 	udiv	r9, r5, ip
 80004c2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004c6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ca:	fa1f f883 	uxth.w	r8, r3
 80004ce:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004d2:	fb09 f408 	mul.w	r4, r9, r8
 80004d6:	42ac      	cmp	r4, r5
 80004d8:	fa02 f201 	lsl.w	r2, r2, r1
 80004dc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004e0:	d908      	bls.n	80004f4 <__udivmoddi4+0x244>
 80004e2:	18ed      	adds	r5, r5, r3
 80004e4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004e8:	d243      	bcs.n	8000572 <__udivmoddi4+0x2c2>
 80004ea:	42ac      	cmp	r4, r5
 80004ec:	d941      	bls.n	8000572 <__udivmoddi4+0x2c2>
 80004ee:	f1a9 0902 	sub.w	r9, r9, #2
 80004f2:	441d      	add	r5, r3
 80004f4:	1b2d      	subs	r5, r5, r4
 80004f6:	fa1f fe8e 	uxth.w	lr, lr
 80004fa:	fbb5 f0fc 	udiv	r0, r5, ip
 80004fe:	fb0c 5510 	mls	r5, ip, r0, r5
 8000502:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000506:	fb00 f808 	mul.w	r8, r0, r8
 800050a:	45a0      	cmp	r8, r4
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x26e>
 800050e:	18e4      	adds	r4, r4, r3
 8000510:	f100 35ff 	add.w	r5, r0, #4294967295
 8000514:	d229      	bcs.n	800056a <__udivmoddi4+0x2ba>
 8000516:	45a0      	cmp	r8, r4
 8000518:	d927      	bls.n	800056a <__udivmoddi4+0x2ba>
 800051a:	3802      	subs	r0, #2
 800051c:	441c      	add	r4, r3
 800051e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000522:	eba4 0408 	sub.w	r4, r4, r8
 8000526:	fba0 8902 	umull	r8, r9, r0, r2
 800052a:	454c      	cmp	r4, r9
 800052c:	46c6      	mov	lr, r8
 800052e:	464d      	mov	r5, r9
 8000530:	d315      	bcc.n	800055e <__udivmoddi4+0x2ae>
 8000532:	d012      	beq.n	800055a <__udivmoddi4+0x2aa>
 8000534:	b156      	cbz	r6, 800054c <__udivmoddi4+0x29c>
 8000536:	ebba 030e 	subs.w	r3, sl, lr
 800053a:	eb64 0405 	sbc.w	r4, r4, r5
 800053e:	fa04 f707 	lsl.w	r7, r4, r7
 8000542:	40cb      	lsrs	r3, r1
 8000544:	431f      	orrs	r7, r3
 8000546:	40cc      	lsrs	r4, r1
 8000548:	6037      	str	r7, [r6, #0]
 800054a:	6074      	str	r4, [r6, #4]
 800054c:	2100      	movs	r1, #0
 800054e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000552:	4618      	mov	r0, r3
 8000554:	e6f8      	b.n	8000348 <__udivmoddi4+0x98>
 8000556:	4690      	mov	r8, r2
 8000558:	e6e0      	b.n	800031c <__udivmoddi4+0x6c>
 800055a:	45c2      	cmp	sl, r8
 800055c:	d2ea      	bcs.n	8000534 <__udivmoddi4+0x284>
 800055e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000562:	eb69 0503 	sbc.w	r5, r9, r3
 8000566:	3801      	subs	r0, #1
 8000568:	e7e4      	b.n	8000534 <__udivmoddi4+0x284>
 800056a:	4628      	mov	r0, r5
 800056c:	e7d7      	b.n	800051e <__udivmoddi4+0x26e>
 800056e:	4640      	mov	r0, r8
 8000570:	e791      	b.n	8000496 <__udivmoddi4+0x1e6>
 8000572:	4681      	mov	r9, r0
 8000574:	e7be      	b.n	80004f4 <__udivmoddi4+0x244>
 8000576:	4601      	mov	r1, r0
 8000578:	e778      	b.n	800046c <__udivmoddi4+0x1bc>
 800057a:	3802      	subs	r0, #2
 800057c:	443c      	add	r4, r7
 800057e:	e745      	b.n	800040c <__udivmoddi4+0x15c>
 8000580:	4608      	mov	r0, r1
 8000582:	e708      	b.n	8000396 <__udivmoddi4+0xe6>
 8000584:	f1a8 0802 	sub.w	r8, r8, #2
 8000588:	443d      	add	r5, r7
 800058a:	e72b      	b.n	80003e4 <__udivmoddi4+0x134>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000590:	b510      	push	{r4, lr}
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000592:	2003      	movs	r0, #3
 8000594:	f000 f828 	bl	80005e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000598:	2000      	movs	r0, #0
 800059a:	f004 ff5b 	bl	8005454 <HAL_InitTick>
 800059e:	4604      	mov	r4, r0
 80005a0:	b918      	cbnz	r0, 80005aa <HAL_Init+0x1a>
    status = HAL_ERROR;
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80005a2:	f004 fd9f 	bl	80050e4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
}
 80005a6:	4620      	mov	r0, r4
 80005a8:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80005aa:	2401      	movs	r4, #1
 80005ac:	e7fb      	b.n	80005a6 <HAL_Init+0x16>
	...

080005b0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80005b0:	4a02      	ldr	r2, [pc, #8]	; (80005bc <HAL_IncTick+0xc>)
 80005b2:	6813      	ldr	r3, [r2, #0]
 80005b4:	3301      	adds	r3, #1
 80005b6:	6013      	str	r3, [r2, #0]
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop
 80005bc:	20000dc8 	.word	0x20000dc8

080005c0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80005c0:	4b01      	ldr	r3, [pc, #4]	; (80005c8 <HAL_GetTick+0x8>)
 80005c2:	6818      	ldr	r0, [r3, #0]
}
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	20000dc8 	.word	0x20000dc8

080005cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005cc:	b538      	push	{r3, r4, r5, lr}
 80005ce:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80005d0:	f7ff fff6 	bl	80005c0 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005d4:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 80005d6:	4605      	mov	r5, r0
  {
    wait++;
 80005d8:	bf18      	it	ne
 80005da:	3401      	addne	r4, #1
  }

  while((HAL_GetTick() - tickstart) < wait)
 80005dc:	f7ff fff0 	bl	80005c0 <HAL_GetTick>
 80005e0:	1b40      	subs	r0, r0, r5
 80005e2:	4284      	cmp	r4, r0
 80005e4:	d8fa      	bhi.n	80005dc <HAL_Delay+0x10>
  {
  }
}
 80005e6:	bd38      	pop	{r3, r4, r5, pc}

080005e8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005e8:	4a07      	ldr	r2, [pc, #28]	; (8000608 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80005ea:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005ec:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80005f0:	041b      	lsls	r3, r3, #16
 80005f2:	0c1b      	lsrs	r3, r3, #16
 80005f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80005f8:	0200      	lsls	r0, r0, #8
 80005fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005fe:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000602:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000604:	60d3      	str	r3, [r2, #12]
 8000606:	4770      	bx	lr
 8000608:	e000ed00 	.word	0xe000ed00

0800060c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800060c:	4b17      	ldr	r3, [pc, #92]	; (800066c <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800060e:	b530      	push	{r4, r5, lr}
 8000610:	68dc      	ldr	r4, [r3, #12]
 8000612:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000616:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800061a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800061c:	2b04      	cmp	r3, #4
 800061e:	bf28      	it	cs
 8000620:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000622:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000624:	f04f 0501 	mov.w	r5, #1
 8000628:	fa05 f303 	lsl.w	r3, r5, r3
 800062c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000630:	bf8c      	ite	hi
 8000632:	3c03      	subhi	r4, #3
 8000634:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000636:	4019      	ands	r1, r3
 8000638:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800063a:	fa05 f404 	lsl.w	r4, r5, r4
 800063e:	3c01      	subs	r4, #1
 8000640:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000642:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000644:	ea42 0201 	orr.w	r2, r2, r1
 8000648:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800064c:	bfaf      	iteee	ge
 800064e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000652:	f000 000f 	andlt.w	r0, r0, #15
 8000656:	4b06      	ldrlt	r3, [pc, #24]	; (8000670 <HAL_NVIC_SetPriority+0x64>)
 8000658:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800065a:	bfa5      	ittet	ge
 800065c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000660:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000662:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000664:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000668:	bd30      	pop	{r4, r5, pc}
 800066a:	bf00      	nop
 800066c:	e000ed00 	.word	0xe000ed00
 8000670:	e000ed14 	.word	0xe000ed14

08000674 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000674:	0942      	lsrs	r2, r0, #5
 8000676:	2301      	movs	r3, #1
 8000678:	f000 001f 	and.w	r0, r0, #31
 800067c:	fa03 f000 	lsl.w	r0, r3, r0
 8000680:	4b01      	ldr	r3, [pc, #4]	; (8000688 <HAL_NVIC_EnableIRQ+0x14>)
 8000682:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000686:	4770      	bx	lr
 8000688:	e000e100 	.word	0xe000e100

0800068c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800068c:	3801      	subs	r0, #1
 800068e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000692:	d20a      	bcs.n	80006aa <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000694:	4b06      	ldr	r3, [pc, #24]	; (80006b0 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000696:	4a07      	ldr	r2, [pc, #28]	; (80006b4 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000698:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800069a:	21f0      	movs	r1, #240	; 0xf0
 800069c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006a0:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006a2:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006a4:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006a6:	601a      	str	r2, [r3, #0]
 80006a8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80006aa:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop
 80006b0:	e000e010 	.word	0xe000e010
 80006b4:	e000ed00 	.word	0xe000ed00

080006b8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80006b8:	4b04      	ldr	r3, [pc, #16]	; (80006cc <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80006ba:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80006bc:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80006be:	bf0c      	ite	eq
 80006c0:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80006c4:	f022 0204 	bicne.w	r2, r2, #4
 80006c8:	601a      	str	r2, [r3, #0]
 80006ca:	4770      	bx	lr
 80006cc:	e000e010 	.word	0xe000e010

080006d0 <DFSDM_GetChannelFromInstance>:
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 80006d0:	4b14      	ldr	r3, [pc, #80]	; (8000724 <DFSDM_GetChannelFromInstance+0x54>)
 80006d2:	4298      	cmp	r0, r3
 80006d4:	d017      	beq.n	8000706 <DFSDM_GetChannelFromInstance+0x36>
  {
    channel = 0;
  }
  else if (Instance == DFSDM1_Channel1)
 80006d6:	3320      	adds	r3, #32
 80006d8:	4298      	cmp	r0, r3
 80006da:	d016      	beq.n	800070a <DFSDM_GetChannelFromInstance+0x3a>
  {
    channel = 1;
  }
  else if (Instance == DFSDM1_Channel2)
 80006dc:	3320      	adds	r3, #32
 80006de:	4298      	cmp	r0, r3
 80006e0:	d015      	beq.n	800070e <DFSDM_GetChannelFromInstance+0x3e>
  {
    channel = 2;
  }
  else if (Instance == DFSDM1_Channel3)
 80006e2:	3320      	adds	r3, #32
 80006e4:	4298      	cmp	r0, r3
 80006e6:	d014      	beq.n	8000712 <DFSDM_GetChannelFromInstance+0x42>
    channel = 3;
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 80006e8:	3320      	adds	r3, #32
 80006ea:	4298      	cmp	r0, r3
 80006ec:	d013      	beq.n	8000716 <DFSDM_GetChannelFromInstance+0x46>
  {
    channel = 4;
  }
  else if (Instance == DFSDM1_Channel5)
 80006ee:	3320      	adds	r3, #32
 80006f0:	4298      	cmp	r0, r3
 80006f2:	d012      	beq.n	800071a <DFSDM_GetChannelFromInstance+0x4a>
  {
    channel = 5;
  }
  else if (Instance == DFSDM1_Channel6)
 80006f4:	3320      	adds	r3, #32
 80006f6:	4298      	cmp	r0, r3
 80006f8:	d011      	beq.n	800071e <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 6;
  }
  else if (Instance == DFSDM1_Channel7)
  {
    channel = 7;
 80006fa:	3320      	adds	r3, #32
 80006fc:	4298      	cmp	r0, r3
 80006fe:	bf0c      	ite	eq
 8000700:	2007      	moveq	r0, #7
 8000702:	2000      	movne	r0, #0
 8000704:	4770      	bx	lr
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else
  {
    channel = 0;
 8000706:	2000      	movs	r0, #0
 8000708:	4770      	bx	lr
    channel = 1;
 800070a:	2001      	movs	r0, #1
 800070c:	4770      	bx	lr
    channel = 2;
 800070e:	2002      	movs	r0, #2
 8000710:	4770      	bx	lr
    channel = 3;
 8000712:	2003      	movs	r0, #3
 8000714:	4770      	bx	lr
    channel = 4;
 8000716:	2004      	movs	r0, #4
 8000718:	4770      	bx	lr
    channel = 5;
 800071a:	2005      	movs	r0, #5
 800071c:	4770      	bx	lr
    channel = 6;
 800071e:	2006      	movs	r0, #6
  }

  return channel;
}
 8000720:	4770      	bx	lr
 8000722:	bf00      	nop
 8000724:	40016000 	.word	0x40016000

08000728 <HAL_DFSDM_ChannelInit>:
{
 8000728:	b538      	push	{r3, r4, r5, lr}
  if (hdfsdm_channel == NULL)
 800072a:	4604      	mov	r4, r0
 800072c:	2800      	cmp	r0, #0
 800072e:	d067      	beq.n	8000800 <HAL_DFSDM_ChannelInit+0xd8>
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8000730:	6800      	ldr	r0, [r0, #0]
 8000732:	4d34      	ldr	r5, [pc, #208]	; (8000804 <HAL_DFSDM_ChannelInit+0xdc>)
 8000734:	f7ff ffcc 	bl	80006d0 <DFSDM_GetChannelFromInstance>
 8000738:	f855 3020 	ldr.w	r3, [r5, r0, lsl #2]
 800073c:	2b00      	cmp	r3, #0
 800073e:	d15f      	bne.n	8000800 <HAL_DFSDM_ChannelInit+0xd8>
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8000740:	4620      	mov	r0, r4
 8000742:	f004 fd15 	bl	8005170 <HAL_DFSDM_ChannelMspInit>
  v_dfsdm1ChannelCounter++;
 8000746:	4b30      	ldr	r3, [pc, #192]	; (8000808 <HAL_DFSDM_ChannelInit+0xe0>)
 8000748:	681a      	ldr	r2, [r3, #0]
 800074a:	3201      	adds	r2, #1
 800074c:	601a      	str	r2, [r3, #0]
  if (v_dfsdm1ChannelCounter == 1U)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	2b01      	cmp	r3, #1
 8000752:	d119      	bne.n	8000788 <HAL_DFSDM_ChannelInit+0x60>
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8000754:	4b2d      	ldr	r3, [pc, #180]	; (800080c <HAL_DFSDM_ChannelInit+0xe4>)
 8000756:	681a      	ldr	r2, [r3, #0]
 8000758:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 800075c:	601a      	str	r2, [r3, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 800075e:	681a      	ldr	r2, [r3, #0]
 8000760:	68a1      	ldr	r1, [r4, #8]
 8000762:	430a      	orrs	r2, r1
 8000764:	601a      	str	r2, [r3, #0]
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8000766:	681a      	ldr	r2, [r3, #0]
 8000768:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 800076c:	601a      	str	r2, [r3, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 800076e:	7922      	ldrb	r2, [r4, #4]
 8000770:	2a01      	cmp	r2, #1
 8000772:	d105      	bne.n	8000780 <HAL_DFSDM_ChannelInit+0x58>
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8000774:	68e1      	ldr	r1, [r4, #12]
 8000776:	681a      	ldr	r2, [r3, #0]
 8000778:	3901      	subs	r1, #1
 800077a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800077e:	601a      	str	r2, [r3, #0]
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8000780:	681a      	ldr	r2, [r3, #0]
 8000782:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8000786:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8000788:	6820      	ldr	r0, [r4, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800078a:	6961      	ldr	r1, [r4, #20]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 800078c:	6803      	ldr	r3, [r0, #0]
 800078e:	f423 4371 	bic.w	r3, r3, #61696	; 0xf100
 8000792:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8000794:	6923      	ldr	r3, [r4, #16]
 8000796:	6802      	ldr	r2, [r0, #0]
 8000798:	430b      	orrs	r3, r1
                                        hdfsdm_channel->Init.Input.DataPacking |
 800079a:	69a1      	ldr	r1, [r4, #24]
 800079c:	430b      	orrs	r3, r1
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800079e:	4313      	orrs	r3, r2
 80007a0:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80007a2:	6803      	ldr	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80007a4:	6a21      	ldr	r1, [r4, #32]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80007a6:	f023 030f 	bic.w	r3, r3, #15
 80007aa:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80007ac:	69e3      	ldr	r3, [r4, #28]
 80007ae:	6802      	ldr	r2, [r0, #0]
 80007b0:	430b      	orrs	r3, r1
 80007b2:	4313      	orrs	r3, r2
 80007b4:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 80007b6:	6883      	ldr	r3, [r0, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80007b8:	6a61      	ldr	r1, [r4, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 80007ba:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 80007bc:	f423 035f 	bic.w	r3, r3, #14614528	; 0xdf0000
 80007c0:	6083      	str	r3, [r0, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80007c2:	6883      	ldr	r3, [r0, #8]
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 80007c4:	3a01      	subs	r2, #1
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80007c6:	430b      	orrs	r3, r1
 80007c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80007cc:	6083      	str	r3, [r0, #8]
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80007ce:	6843      	ldr	r3, [r0, #4]
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 80007d0:	6b22      	ldr	r2, [r4, #48]	; 0x30
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80007d2:	f003 0307 	and.w	r3, r3, #7
 80007d6:	6043      	str	r3, [r0, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80007d8:	6843      	ldr	r3, [r0, #4]
 80007da:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80007de:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80007e0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80007e4:	6043      	str	r3, [r0, #4]
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 80007e6:	6803      	ldr	r3, [r0, #0]
 80007e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007ec:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80007ee:	2301      	movs	r3, #1
 80007f0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80007f4:	f7ff ff6c 	bl	80006d0 <DFSDM_GetChannelFromInstance>
 80007f8:	f845 4020 	str.w	r4, [r5, r0, lsl #2]
  return HAL_OK;
 80007fc:	2000      	movs	r0, #0
 80007fe:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000800:	2001      	movs	r0, #1
}
 8000802:	bd38      	pop	{r3, r4, r5, pc}
 8000804:	20000088 	.word	0x20000088
 8000808:	200000a8 	.word	0x200000a8
 800080c:	40016000 	.word	0x40016000

08000810 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000814:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000816:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000818:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80009c4 <HAL_GPIO_Init+0x1b4>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800081c:	4c67      	ldr	r4, [pc, #412]	; (80009bc <HAL_GPIO_Init+0x1ac>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800081e:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00u;
 8000820:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000822:	9a01      	ldr	r2, [sp, #4]
 8000824:	40da      	lsrs	r2, r3
 8000826:	d102      	bne.n	800082e <HAL_GPIO_Init+0x1e>
      }
    }

    position++;
  }
}
 8000828:	b005      	add	sp, #20
 800082a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800082e:	2601      	movs	r6, #1
    if (iocurrent != 0x00u)
 8000830:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000832:	409e      	lsls	r6, r3
    if (iocurrent != 0x00u)
 8000834:	ea12 0e06 	ands.w	lr, r2, r6
 8000838:	f000 80b1 	beq.w	800099e <HAL_GPIO_Init+0x18e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800083c:	684a      	ldr	r2, [r1, #4]
 800083e:	f022 0710 	bic.w	r7, r2, #16
 8000842:	2f02      	cmp	r7, #2
 8000844:	d116      	bne.n	8000874 <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3u];
 8000846:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 800084a:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800084e:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8000852:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000856:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 800085a:	f04f 0c0f 	mov.w	ip, #15
 800085e:	fa0c fc0a 	lsl.w	ip, ip, sl
 8000862:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000866:	690d      	ldr	r5, [r1, #16]
 8000868:	fa05 f50a 	lsl.w	r5, r5, sl
 800086c:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3u] = temp;
 8000870:	f8c9 5020 	str.w	r5, [r9, #32]
 8000874:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000878:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 800087a:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800087e:	fa05 f50c 	lsl.w	r5, r5, ip
 8000882:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000884:	f002 0a03 	and.w	sl, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000888:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800088c:	fa0a f90c 	lsl.w	r9, sl, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000890:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000892:	ea49 090b 	orr.w	r9, r9, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000896:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8000898:	f8c0 9000 	str.w	r9, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800089c:	d811      	bhi.n	80008c2 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 800089e:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80008a0:	ea05 0907 	and.w	r9, r5, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 80008a4:	68cf      	ldr	r7, [r1, #12]
 80008a6:	fa07 f70c 	lsl.w	r7, r7, ip
 80008aa:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;
 80008ae:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80008b0:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80008b2:	ea27 0906 	bic.w	r9, r7, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80008b6:	f3c2 1700 	ubfx	r7, r2, #4, #1
 80008ba:	409f      	lsls	r7, r3
 80008bc:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OTYPER = temp;
 80008c0:	6047      	str	r7, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80008c2:	f1ba 0f03 	cmp.w	sl, #3
 80008c6:	d107      	bne.n	80008d8 <HAL_GPIO_Init+0xc8>
        temp = GPIOx->ASCR;
 80008c8:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80008ca:	ea27 0606 	bic.w	r6, r7, r6
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80008ce:	f3c2 07c0 	ubfx	r7, r2, #3, #1
 80008d2:	409f      	lsls	r7, r3
 80008d4:	433e      	orrs	r6, r7
        GPIOx->ASCR = temp;
 80008d6:	62c6      	str	r6, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 80008d8:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80008da:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80008dc:	688e      	ldr	r6, [r1, #8]
 80008de:	fa06 f60c 	lsl.w	r6, r6, ip
 80008e2:	4335      	orrs	r5, r6
      GPIOx->PUPDR = temp;
 80008e4:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80008e6:	00d5      	lsls	r5, r2, #3
 80008e8:	d559      	bpl.n	800099e <HAL_GPIO_Init+0x18e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008ea:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 80008ee:	f045 0501 	orr.w	r5, r5, #1
 80008f2:	f8c8 5060 	str.w	r5, [r8, #96]	; 0x60
 80008f6:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 80008fa:	f023 0603 	bic.w	r6, r3, #3
 80008fe:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8000902:	f005 0501 	and.w	r5, r5, #1
 8000906:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 800090a:	9503      	str	r5, [sp, #12]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800090c:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000910:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 8000912:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000914:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000918:	270f      	movs	r7, #15
 800091a:	fa07 f70c 	lsl.w	r7, r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800091e:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000922:	ea25 0707 	bic.w	r7, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000926:	d03c      	beq.n	80009a2 <HAL_GPIO_Init+0x192>
 8000928:	4d25      	ldr	r5, [pc, #148]	; (80009c0 <HAL_GPIO_Init+0x1b0>)
 800092a:	42a8      	cmp	r0, r5
 800092c:	d03b      	beq.n	80009a6 <HAL_GPIO_Init+0x196>
 800092e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000932:	42a8      	cmp	r0, r5
 8000934:	d039      	beq.n	80009aa <HAL_GPIO_Init+0x19a>
 8000936:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800093a:	42a8      	cmp	r0, r5
 800093c:	d037      	beq.n	80009ae <HAL_GPIO_Init+0x19e>
 800093e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000942:	42a8      	cmp	r0, r5
 8000944:	d035      	beq.n	80009b2 <HAL_GPIO_Init+0x1a2>
 8000946:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800094a:	42a8      	cmp	r0, r5
 800094c:	d033      	beq.n	80009b6 <HAL_GPIO_Init+0x1a6>
 800094e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000952:	42a8      	cmp	r0, r5
 8000954:	bf14      	ite	ne
 8000956:	2507      	movne	r5, #7
 8000958:	2506      	moveq	r5, #6
 800095a:	fa05 f50c 	lsl.w	r5, r5, ip
 800095e:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000960:	60b5      	str	r5, [r6, #8]
        temp = EXTI->IMR1;
 8000962:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8000964:	ea6f 060e 	mvn.w	r6, lr
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000968:	03d7      	lsls	r7, r2, #15
        temp &= ~(iocurrent);
 800096a:	bf54      	ite	pl
 800096c:	4035      	andpl	r5, r6
          temp |= iocurrent;
 800096e:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->IMR1 = temp;
 8000972:	6025      	str	r5, [r4, #0]
        temp = EXTI->EMR1;
 8000974:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000976:	0397      	lsls	r7, r2, #14
        temp &= ~(iocurrent);
 8000978:	bf54      	ite	pl
 800097a:	4035      	andpl	r5, r6
          temp |= iocurrent;
 800097c:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->EMR1 = temp;
 8000980:	6065      	str	r5, [r4, #4]
        temp = EXTI->RTSR1;
 8000982:	68a5      	ldr	r5, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000984:	02d7      	lsls	r7, r2, #11
        temp &= ~(iocurrent);
 8000986:	bf54      	ite	pl
 8000988:	4035      	andpl	r5, r6
          temp |= iocurrent;
 800098a:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->RTSR1 = temp;
 800098e:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 8000990:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000992:	0292      	lsls	r2, r2, #10
        temp &= ~(iocurrent);
 8000994:	bf54      	ite	pl
 8000996:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8000998:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->FTSR1 = temp;
 800099c:	60e5      	str	r5, [r4, #12]
    position++;
 800099e:	3301      	adds	r3, #1
 80009a0:	e73f      	b.n	8000822 <HAL_GPIO_Init+0x12>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80009a2:	2500      	movs	r5, #0
 80009a4:	e7d9      	b.n	800095a <HAL_GPIO_Init+0x14a>
 80009a6:	2501      	movs	r5, #1
 80009a8:	e7d7      	b.n	800095a <HAL_GPIO_Init+0x14a>
 80009aa:	2502      	movs	r5, #2
 80009ac:	e7d5      	b.n	800095a <HAL_GPIO_Init+0x14a>
 80009ae:	2503      	movs	r5, #3
 80009b0:	e7d3      	b.n	800095a <HAL_GPIO_Init+0x14a>
 80009b2:	2504      	movs	r5, #4
 80009b4:	e7d1      	b.n	800095a <HAL_GPIO_Init+0x14a>
 80009b6:	2505      	movs	r5, #5
 80009b8:	e7cf      	b.n	800095a <HAL_GPIO_Init+0x14a>
 80009ba:	bf00      	nop
 80009bc:	40010400 	.word	0x40010400
 80009c0:	48000400 	.word	0x48000400
 80009c4:	40021000 	.word	0x40021000

080009c8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80009c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      {
        tmp = 0x0FuL << (4u * (position & 0x03u));
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;

        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80009cc:	4c47      	ldr	r4, [pc, #284]	; (8000aec <HAL_GPIO_DeInit+0x124>)
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80009ce:	f8df a124 	ldr.w	sl, [pc, #292]	; 8000af4 <HAL_GPIO_DeInit+0x12c>
 80009d2:	f8df b124 	ldr.w	fp, [pc, #292]	; 8000af8 <HAL_GPIO_DeInit+0x130>
  uint32_t position = 0x00u;
 80009d6:	2300      	movs	r3, #0
    iocurrent = (GPIO_Pin) & (1uL << position);
 80009d8:	f04f 0801 	mov.w	r8, #1
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80009dc:	f04f 0903 	mov.w	r9, #3
  while ((GPIO_Pin >> position) != 0x00u)
 80009e0:	fa31 f203 	lsrs.w	r2, r1, r3
 80009e4:	d102      	bne.n	80009ec <HAL_GPIO_DeInit+0x24>
      }
    }

    position++;
  }
}
 80009e6:	b003      	add	sp, #12
 80009e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Pin) & (1uL << position);
 80009ec:	fa08 f603 	lsl.w	r6, r8, r3
    if (iocurrent != 0x00u)
 80009f0:	ea11 0206 	ands.w	r2, r1, r6
 80009f4:	9201      	str	r2, [sp, #4]
 80009f6:	d06a      	beq.n	8000ace <HAL_GPIO_DeInit+0x106>
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80009f8:	6807      	ldr	r7, [r0, #0]
 80009fa:	005a      	lsls	r2, r3, #1
 80009fc:	fa09 f202 	lsl.w	r2, r9, r2
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8000a00:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8000a04:	4317      	orrs	r7, r2
 8000a06:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 8000a0a:	6007      	str	r7, [r0, #0]
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8000a0c:	f8dc 7020 	ldr.w	r7, [ip, #32]
 8000a10:	f003 0e07 	and.w	lr, r3, #7
 8000a14:	463d      	mov	r5, r7
 8000a16:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000a1a:	270f      	movs	r7, #15
 8000a1c:	fa07 fe0e 	lsl.w	lr, r7, lr
 8000a20:	ea25 0e0e 	bic.w	lr, r5, lr
 8000a24:	f8cc e020 	str.w	lr, [ip, #32]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000a28:	f8d0 e008 	ldr.w	lr, [r0, #8]
 8000a2c:	43d2      	mvns	r2, r2
 8000a2e:	ea0e 0e02 	and.w	lr, lr, r2
 8000a32:	f8c0 e008 	str.w	lr, [r0, #8]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8000a36:	f8d0 e004 	ldr.w	lr, [r0, #4]
 8000a3a:	43f6      	mvns	r6, r6
 8000a3c:	ea0e 0e06 	and.w	lr, lr, r6
 8000a40:	f8c0 e004 	str.w	lr, [r0, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000a44:	f8d0 e00c 	ldr.w	lr, [r0, #12]
 8000a48:	ea02 020e 	and.w	r2, r2, lr
 8000a4c:	60c2      	str	r2, [r0, #12]
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8000a4e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8000a50:	4016      	ands	r6, r2
 8000a52:	62c6      	str	r6, [r0, #44]	; 0x2c
 8000a54:	f023 0603 	bic.w	r6, r3, #3
 8000a58:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8000a5c:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8000a60:	f003 0e03 	and.w	lr, r3, #3
      tmp = SYSCFG->EXTICR[position >> 2u];
 8000a64:	68b2      	ldr	r2, [r6, #8]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8000a66:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000a6a:	fa07 f70e 	lsl.w	r7, r7, lr
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8000a6e:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8000a72:	ea02 0c07 	and.w	ip, r2, r7
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8000a76:	d02c      	beq.n	8000ad2 <HAL_GPIO_DeInit+0x10a>
 8000a78:	4a1d      	ldr	r2, [pc, #116]	; (8000af0 <HAL_GPIO_DeInit+0x128>)
 8000a7a:	4290      	cmp	r0, r2
 8000a7c:	d02b      	beq.n	8000ad6 <HAL_GPIO_DeInit+0x10e>
 8000a7e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000a82:	4290      	cmp	r0, r2
 8000a84:	d029      	beq.n	8000ada <HAL_GPIO_DeInit+0x112>
 8000a86:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000a8a:	4290      	cmp	r0, r2
 8000a8c:	d027      	beq.n	8000ade <HAL_GPIO_DeInit+0x116>
 8000a8e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000a92:	4290      	cmp	r0, r2
 8000a94:	d025      	beq.n	8000ae2 <HAL_GPIO_DeInit+0x11a>
 8000a96:	4550      	cmp	r0, sl
 8000a98:	d025      	beq.n	8000ae6 <HAL_GPIO_DeInit+0x11e>
 8000a9a:	4558      	cmp	r0, fp
 8000a9c:	bf0c      	ite	eq
 8000a9e:	2206      	moveq	r2, #6
 8000aa0:	2207      	movne	r2, #7
 8000aa2:	fa02 f20e 	lsl.w	r2, r2, lr
 8000aa6:	4594      	cmp	ip, r2
 8000aa8:	d111      	bne.n	8000ace <HAL_GPIO_DeInit+0x106>
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8000aaa:	68b2      	ldr	r2, [r6, #8]
        EXTI->IMR1 &= ~(iocurrent);
 8000aac:	9d01      	ldr	r5, [sp, #4]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8000aae:	ea22 0707 	bic.w	r7, r2, r7
 8000ab2:	60b7      	str	r7, [r6, #8]
        EXTI->IMR1 &= ~(iocurrent);
 8000ab4:	6822      	ldr	r2, [r4, #0]
 8000ab6:	43ed      	mvns	r5, r5
 8000ab8:	402a      	ands	r2, r5
 8000aba:	6022      	str	r2, [r4, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8000abc:	6862      	ldr	r2, [r4, #4]
 8000abe:	402a      	ands	r2, r5
 8000ac0:	6062      	str	r2, [r4, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8000ac2:	68a2      	ldr	r2, [r4, #8]
 8000ac4:	402a      	ands	r2, r5
 8000ac6:	60a2      	str	r2, [r4, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8000ac8:	68e2      	ldr	r2, [r4, #12]
 8000aca:	4015      	ands	r5, r2
 8000acc:	60e5      	str	r5, [r4, #12]
    position++;
 8000ace:	3301      	adds	r3, #1
 8000ad0:	e786      	b.n	80009e0 <HAL_GPIO_DeInit+0x18>
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	e7e5      	b.n	8000aa2 <HAL_GPIO_DeInit+0xda>
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	e7e3      	b.n	8000aa2 <HAL_GPIO_DeInit+0xda>
 8000ada:	2202      	movs	r2, #2
 8000adc:	e7e1      	b.n	8000aa2 <HAL_GPIO_DeInit+0xda>
 8000ade:	2203      	movs	r2, #3
 8000ae0:	e7df      	b.n	8000aa2 <HAL_GPIO_DeInit+0xda>
 8000ae2:	2204      	movs	r2, #4
 8000ae4:	e7dd      	b.n	8000aa2 <HAL_GPIO_DeInit+0xda>
 8000ae6:	2205      	movs	r2, #5
 8000ae8:	e7db      	b.n	8000aa2 <HAL_GPIO_DeInit+0xda>
 8000aea:	bf00      	nop
 8000aec:	40010400 	.word	0x40010400
 8000af0:	48000400 	.word	0x48000400
 8000af4:	48001400 	.word	0x48001400
 8000af8:	48001800 	.word	0x48001800

08000afc <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8000afc:	6903      	ldr	r3, [r0, #16]
 8000afe:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000b00:	bf14      	ite	ne
 8000b02:	2001      	movne	r0, #1
 8000b04:	2000      	moveq	r0, #0
 8000b06:	4770      	bx	lr

08000b08 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000b08:	b10a      	cbz	r2, 8000b0e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000b0a:	6181      	str	r1, [r0, #24]
 8000b0c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000b0e:	6281      	str	r1, [r0, #40]	; 0x28
 8000b10:	4770      	bx	lr

08000b12 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000b12:	4770      	bx	lr

08000b14 <HAL_GPIO_EXTI_IRQHandler>:
{
 8000b14:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000b16:	4b04      	ldr	r3, [pc, #16]	; (8000b28 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8000b18:	6959      	ldr	r1, [r3, #20]
 8000b1a:	4201      	tst	r1, r0
 8000b1c:	d002      	beq.n	8000b24 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000b1e:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000b20:	f7ff fff7 	bl	8000b12 <HAL_GPIO_EXTI_Callback>
 8000b24:	bd08      	pop	{r3, pc}
 8000b26:	bf00      	nop
 8000b28:	40010400 	.word	0x40010400

08000b2c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000b2c:	b510      	push	{r4, lr}
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000b2e:	4604      	mov	r4, r0
 8000b30:	2800      	cmp	r0, #0
 8000b32:	d04a      	beq.n	8000bca <HAL_I2C_Init+0x9e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000b34:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8000b38:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000b3c:	b91b      	cbnz	r3, 8000b46 <HAL_I2C_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000b3e:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000b42:	f004 fb39 	bl	80051b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000b46:	2324      	movs	r3, #36	; 0x24
 8000b48:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000b4c:	6823      	ldr	r3, [r4, #0]
  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000b4e:	68e1      	ldr	r1, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8000b50:	681a      	ldr	r2, [r3, #0]
 8000b52:	f022 0201 	bic.w	r2, r2, #1
 8000b56:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000b58:	6862      	ldr	r2, [r4, #4]
 8000b5a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000b5e:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000b60:	689a      	ldr	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000b62:	2901      	cmp	r1, #1
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000b64:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000b68:	609a      	str	r2, [r3, #8]
 8000b6a:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000b6c:	d124      	bne.n	8000bb8 <HAL_I2C_Init+0x8c>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000b6e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000b72:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000b74:	685a      	ldr	r2, [r3, #4]
  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000b76:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000b78:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8000b7c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000b80:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000b82:	68da      	ldr	r2, [r3, #12]
 8000b84:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000b88:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000b8a:	6922      	ldr	r2, [r4, #16]
 8000b8c:	430a      	orrs	r2, r1
 8000b8e:	69a1      	ldr	r1, [r4, #24]
 8000b90:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000b94:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000b96:	6a21      	ldr	r1, [r4, #32]
 8000b98:	69e2      	ldr	r2, [r4, #28]
 8000b9a:	430a      	orrs	r2, r1
 8000b9c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000b9e:	681a      	ldr	r2, [r3, #0]
 8000ba0:	f042 0201 	orr.w	r2, r2, #1
 8000ba4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000ba6:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8000ba8:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000baa:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000bac:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000bb0:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000bb2:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42

  return HAL_OK;
 8000bb6:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000bb8:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000bbc:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000bbe:	609a      	str	r2, [r3, #8]
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000bc0:	bf04      	itt	eq
 8000bc2:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 8000bc6:	605a      	streq	r2, [r3, #4]
 8000bc8:	e7d4      	b.n	8000b74 <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 8000bca:	2001      	movs	r0, #1
}
 8000bcc:	bd10      	pop	{r4, pc}

08000bce <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000bce:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8000bd2:	b2d2      	uxtb	r2, r2
 8000bd4:	2a20      	cmp	r2, #32
{
 8000bd6:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000bd8:	d11d      	bne.n	8000c16 <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000bda:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8000bde:	2b01      	cmp	r3, #1
 8000be0:	d019      	beq.n	8000c16 <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000be2:	2324      	movs	r3, #36	; 0x24
 8000be4:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000be8:	6803      	ldr	r3, [r0, #0]
 8000bea:	681c      	ldr	r4, [r3, #0]
 8000bec:	f024 0401 	bic.w	r4, r4, #1
 8000bf0:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8000bf2:	681c      	ldr	r4, [r3, #0]
 8000bf4:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 8000bf8:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8000bfa:	681c      	ldr	r4, [r3, #0]
 8000bfc:	4321      	orrs	r1, r4
 8000bfe:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000c00:	6819      	ldr	r1, [r3, #0]
 8000c02:	f041 0101 	orr.w	r1, r1, #1
 8000c06:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000c08:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8000c0a:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8000c0e:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8000c12:	4618      	mov	r0, r3
 8000c14:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8000c16:	2002      	movs	r0, #2
  }
}
 8000c18:	bd10      	pop	{r4, pc}

08000c1a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8000c1a:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000c1c:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8000c20:	b2e4      	uxtb	r4, r4
 8000c22:	2c20      	cmp	r4, #32
 8000c24:	d11c      	bne.n	8000c60 <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000c26:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8000c2a:	2b01      	cmp	r3, #1
 8000c2c:	d018      	beq.n	8000c60 <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000c2e:	2324      	movs	r3, #36	; 0x24
 8000c30:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000c34:	6803      	ldr	r3, [r0, #0]
 8000c36:	681a      	ldr	r2, [r3, #0]
 8000c38:	f022 0201 	bic.w	r2, r2, #1
 8000c3c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8000c3e:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8000c40:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8000c44:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8000c48:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000c4a:	681a      	ldr	r2, [r3, #0]
 8000c4c:	f042 0201 	orr.w	r2, r2, #1
 8000c50:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000c52:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8000c54:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8000c58:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8000c60:	2002      	movs	r0, #2
  }
}
 8000c62:	bd10      	pop	{r4, pc}

08000c64 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8000c64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8000c68:	4604      	mov	r4, r0
{
 8000c6a:	b08a      	sub	sp, #40	; 0x28
  if (hpcd == NULL)
 8000c6c:	2800      	cmp	r0, #0
 8000c6e:	d074      	beq.n	8000d5a <HAL_PCD_Init+0xf6>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000c70:	f890 33bd 	ldrb.w	r3, [r0, #957]	; 0x3bd
 8000c74:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000c78:	b91b      	cbnz	r3, 8000c82 <HAL_PCD_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8000c7a:	f880 23bc 	strb.w	r2, [r0, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8000c7e:	f004 fba5 	bl	80053cc <HAL_PCD_MspInit>
  }

  hpcd->State = HAL_PCD_STATE_BUSY;

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8000c82:	4625      	mov	r5, r4
  hpcd->State = HAL_PCD_STATE_BUSY;
 8000c84:	2303      	movs	r3, #3
  __HAL_PCD_DISABLE(hpcd);
 8000c86:	f855 0b10 	ldr.w	r0, [r5], #16
  hpcd->State = HAL_PCD_STATE_BUSY;
 8000c8a:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd
  __HAL_PCD_DISABLE(hpcd);
 8000c8e:	f002 fa8a 	bl	80031a6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  (void)USB_CoreInit(hpcd->Instance, hpcd->Init);
 8000c92:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c94:	466e      	mov	r6, sp
 8000c96:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000c98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c9a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000c9c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000ca0:	e886 0003 	stmia.w	r6, {r0, r1}
 8000ca4:	f104 0804 	add.w	r8, r4, #4
 8000ca8:	e898 000e 	ldmia.w	r8, {r1, r2, r3}
 8000cac:	6820      	ldr	r0, [r4, #0]
 8000cae:	f002 fa4b 	bl	8003148 <USB_CoreInit>

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	6820      	ldr	r0, [r4, #0]
 8000cb6:	f002 fa7c 	bl	80031b2 <USB_SetCurrentMode>
 8000cba:	2100      	movs	r1, #0
 8000cbc:	4622      	mov	r2, r4
 8000cbe:	4623      	mov	r3, r4
 8000cc0:	f104 0510 	add.w	r5, r4, #16

  /* Init endpoints structures */
  for (i = 0U; i < 15U; i++)
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8000cc4:	2601      	movs	r6, #1
    hpcd->IN_ep[i].num = i;
    hpcd->IN_ep[i].tx_fifo_num = i;
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000cc6:	4608      	mov	r0, r1
    hpcd->IN_ep[i].num = i;
 8000cc8:	f883 103c 	strb.w	r1, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 8000ccc:	f8a3 1042 	strh.w	r1, [r3, #66]	; 0x42
 8000cd0:	3101      	adds	r1, #1
  for (i = 0U; i < 15U; i++)
 8000cd2:	290f      	cmp	r1, #15
    hpcd->IN_ep[i].is_in = 1U;
 8000cd4:	f883 603d 	strb.w	r6, [r3, #61]	; 0x3d
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000cd8:	f883 003f 	strb.w	r0, [r3, #63]	; 0x3f
    hpcd->IN_ep[i].maxpacket = 0U;
 8000cdc:	6458      	str	r0, [r3, #68]	; 0x44
    hpcd->IN_ep[i].xfer_buff = 0U;
 8000cde:	6498      	str	r0, [r3, #72]	; 0x48
    hpcd->IN_ep[i].xfer_len = 0U;
 8000ce0:	6518      	str	r0, [r3, #80]	; 0x50
 8000ce2:	f103 031c 	add.w	r3, r3, #28
  for (i = 0U; i < 15U; i++)
 8000ce6:	d1ef      	bne.n	8000cc8 <HAL_PCD_Init+0x64>
 8000ce8:	2300      	movs	r3, #0
  }

  for (i = 0U; i < 15U; i++)
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8000cea:	461f      	mov	r7, r3
    hpcd->OUT_ep[i].num = i;
 8000cec:	f882 31fc 	strb.w	r3, [r2, #508]	; 0x1fc
 8000cf0:	3301      	adds	r3, #1
  for (i = 0U; i < 15U; i++)
 8000cf2:	2b0f      	cmp	r3, #15
    hpcd->OUT_ep[i].is_in = 0U;
 8000cf4:	f882 71fd 	strb.w	r7, [r2, #509]	; 0x1fd
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8000cf8:	f882 71ff 	strb.w	r7, [r2, #511]	; 0x1ff
    hpcd->OUT_ep[i].maxpacket = 0U;
 8000cfc:	f8c2 7204 	str.w	r7, [r2, #516]	; 0x204
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8000d00:	f8c2 7208 	str.w	r7, [r2, #520]	; 0x208
    hpcd->OUT_ep[i].xfer_len = 0U;
 8000d04:	f8c2 7210 	str.w	r7, [r2, #528]	; 0x210
 8000d08:	f102 021c 	add.w	r2, r2, #28
  for (i = 0U; i < 15U; i++)
 8000d0c:	d1ee      	bne.n	8000cec <HAL_PCD_Init+0x88>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8000d0e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d10:	466e      	mov	r6, sp
 8000d12:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000d14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d16:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000d18:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000d1c:	e886 0003 	stmia.w	r6, {r0, r1}
 8000d20:	e898 000e 	ldmia.w	r8, {r1, r2, r3}
 8000d24:	6820      	ldr	r0, [r4, #0]
 8000d26:	f002 fa85 	bl	8003234 <USB_DevInit>

  hpcd->USB_Address = 0U;
  hpcd->State = HAL_PCD_STATE_READY;
 8000d2a:	2301      	movs	r3, #1
  hpcd->USB_Address = 0U;
 8000d2c:	f884 7038 	strb.w	r7, [r4, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8000d30:	f884 33bd 	strb.w	r3, [r4, #957]	; 0x3bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8000d34:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000d36:	2b01      	cmp	r3, #1
 8000d38:	d102      	bne.n	8000d40 <HAL_PCD_Init+0xdc>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8000d3a:	4620      	mov	r0, r4
 8000d3c:	f000 f80f 	bl	8000d5e <HAL_PCDEx_ActivateLPM>
  }

  /* Activate Battery charging */
  if (hpcd->Init.battery_charging_enable == 1U)
 8000d40:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000d42:	2b01      	cmp	r3, #1
 8000d44:	d102      	bne.n	8000d4c <HAL_PCD_Init+0xe8>
  {
    (void)HAL_PCDEx_ActivateBCD(hpcd);
 8000d46:	4620      	mov	r0, r4
 8000d48:	f000 f81c 	bl	8000d84 <HAL_PCDEx_ActivateBCD>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8000d4c:	6820      	ldr	r0, [r4, #0]
 8000d4e:	f002 fb0d 	bl	800336c <USB_DevDisconnect>

  return HAL_OK;
 8000d52:	2000      	movs	r0, #0
}
 8000d54:	b00a      	add	sp, #40	; 0x28
 8000d56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 8000d5a:	2001      	movs	r0, #1
 8000d5c:	e7fa      	b.n	8000d54 <HAL_PCD_Init+0xf0>

08000d5e <HAL_PCDEx_ActivateLPM>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8000d5e:	6802      	ldr	r2, [r0, #0]
{
 8000d60:	4603      	mov	r3, r0

  hpcd->lpm_active = 1U;
 8000d62:	2101      	movs	r1, #1
 8000d64:	f8c0 13fc 	str.w	r1, [r0, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8000d68:	2000      	movs	r0, #0
 8000d6a:	f883 03f4 	strb.w	r0, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8000d6e:	6993      	ldr	r3, [r2, #24]
 8000d70:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000d74:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8000d76:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8000d78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d7c:	f043 0303 	orr.w	r3, r3, #3
 8000d80:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
}
 8000d82:	4770      	bx	lr

08000d84 <HAL_PCDEx_ActivateBCD>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateBCD(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8000d84:	6802      	ldr	r2, [r0, #0]

  hpcd->battery_charging_active = 1U;
 8000d86:	2301      	movs	r3, #1
 8000d88:	f8c0 3400 	str.w	r3, [r0, #1024]	; 0x400
  USBx->GCCFG |= (USB_OTG_GCCFG_BCDEN);
 8000d8c:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8000d8e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d92:	6393      	str	r3, [r2, #56]	; 0x38

  return HAL_OK;
}
 8000d94:	2000      	movs	r0, #0
 8000d96:	4770      	bx	lr

08000d98 <HAL_PWR_EnableBkUpAccess>:
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000d98:	4a02      	ldr	r2, [pc, #8]	; (8000da4 <HAL_PWR_EnableBkUpAccess+0xc>)
 8000d9a:	6813      	ldr	r3, [r2, #0]
 8000d9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000da0:	6013      	str	r3, [r2, #0]
 8000da2:	4770      	bx	lr
 8000da4:	40007000 	.word	0x40007000

08000da8 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000da8:	4b02      	ldr	r3, [pc, #8]	; (8000db4 <HAL_PWREx_GetVoltageRange+0xc>)
 8000daa:	6818      	ldr	r0, [r3, #0]
#endif
}
 8000dac:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	40007000 	.word	0x40007000

08000db8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000db8:	4b17      	ldr	r3, [pc, #92]	; (8000e18 <HAL_PWREx_ControlVoltageScaling+0x60>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000dba:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000dbc:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000dc0:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000dc4:	d11c      	bne.n	8000e00 <HAL_PWREx_ControlVoltageScaling+0x48>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000dc6:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8000dca:	d015      	beq.n	8000df8 <HAL_PWREx_ControlVoltageScaling+0x40>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000dcc:	681a      	ldr	r2, [r3, #0]
 8000dce:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8000dd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000dd6:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000dd8:	4a10      	ldr	r2, [pc, #64]	; (8000e1c <HAL_PWREx_ControlVoltageScaling+0x64>)
 8000dda:	6811      	ldr	r1, [r2, #0]
 8000ddc:	2232      	movs	r2, #50	; 0x32
 8000dde:	434a      	muls	r2, r1
 8000de0:	490f      	ldr	r1, [pc, #60]	; (8000e20 <HAL_PWREx_ControlVoltageScaling+0x68>)
 8000de2:	fbb2 f2f1 	udiv	r2, r2, r1
 8000de6:	4619      	mov	r1, r3
 8000de8:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000dea:	6958      	ldr	r0, [r3, #20]
 8000dec:	0540      	lsls	r0, r0, #21
 8000dee:	d500      	bpl.n	8000df2 <HAL_PWREx_ControlVoltageScaling+0x3a>
 8000df0:	b922      	cbnz	r2, 8000dfc <HAL_PWREx_ControlVoltageScaling+0x44>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000df2:	694b      	ldr	r3, [r1, #20]
 8000df4:	055b      	lsls	r3, r3, #21
 8000df6:	d40d      	bmi.n	8000e14 <HAL_PWREx_ControlVoltageScaling+0x5c>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000df8:	2000      	movs	r0, #0
 8000dfa:	4770      	bx	lr
        wait_loop_index--;
 8000dfc:	3a01      	subs	r2, #1
 8000dfe:	e7f4      	b.n	8000dea <HAL_PWREx_ControlVoltageScaling+0x32>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000e00:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000e04:	bf1f      	itttt	ne
 8000e06:	681a      	ldrne	r2, [r3, #0]
 8000e08:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 8000e0c:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 8000e10:	601a      	strne	r2, [r3, #0]
 8000e12:	e7f1      	b.n	8000df8 <HAL_PWREx_ControlVoltageScaling+0x40>
        return HAL_TIMEOUT;
 8000e14:	2003      	movs	r0, #3
}
 8000e16:	4770      	bx	lr
 8000e18:	40007000 	.word	0x40007000
 8000e1c:	20000004 	.word	0x20000004
 8000e20:	000f4240 	.word	0x000f4240

08000e24 <HAL_PWREx_EnableVddUSB>:
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8000e24:	4a02      	ldr	r2, [pc, #8]	; (8000e30 <HAL_PWREx_EnableVddUSB+0xc>)
 8000e26:	6853      	ldr	r3, [r2, #4]
 8000e28:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e2c:	6053      	str	r3, [r2, #4]
 8000e2e:	4770      	bx	lr
 8000e30:	40007000 	.word	0x40007000

08000e34 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8000e34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000e38:	9d06      	ldr	r5, [sp, #24]
 8000e3a:	4604      	mov	r4, r0
 8000e3c:	460f      	mov	r7, r1
 8000e3e:	4616      	mov	r6, r2
 8000e40:	4698      	mov	r8, r3
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8000e42:	6821      	ldr	r1, [r4, #0]
 8000e44:	688a      	ldr	r2, [r1, #8]
 8000e46:	423a      	tst	r2, r7
 8000e48:	bf14      	ite	ne
 8000e4a:	2201      	movne	r2, #1
 8000e4c:	2200      	moveq	r2, #0
 8000e4e:	42b2      	cmp	r2, r6
 8000e50:	d102      	bne.n	8000e58 <QSPI_WaitFlagStateUntilTimeout+0x24>

        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 8000e52:	2000      	movs	r0, #0
}
 8000e54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8000e58:	1c6b      	adds	r3, r5, #1
 8000e5a:	d0f3      	beq.n	8000e44 <QSPI_WaitFlagStateUntilTimeout+0x10>
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000e5c:	f7ff fbb0 	bl	80005c0 <HAL_GetTick>
 8000e60:	eba0 0008 	sub.w	r0, r0, r8
 8000e64:	4285      	cmp	r5, r0
 8000e66:	d301      	bcc.n	8000e6c <QSPI_WaitFlagStateUntilTimeout+0x38>
 8000e68:	2d00      	cmp	r5, #0
 8000e6a:	d1ea      	bne.n	8000e42 <QSPI_WaitFlagStateUntilTimeout+0xe>
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8000e6c:	2304      	movs	r3, #4
 8000e6e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8000e72:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000e74:	f043 0301 	orr.w	r3, r3, #1
 8000e78:	63e3      	str	r3, [r4, #60]	; 0x3c
 8000e7a:	2001      	movs	r0, #1
 8000e7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000e80 <HAL_QSPI_Init>:
{
 8000e80:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000e82:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000e84:	f7ff fb9c 	bl	80005c0 <HAL_GetTick>
 8000e88:	4605      	mov	r5, r0
  if(hqspi == NULL)
 8000e8a:	2c00      	cmp	r4, #0
 8000e8c:	d049      	beq.n	8000f22 <HAL_QSPI_Init+0xa2>
  __HAL_LOCK(hqspi);
 8000e8e:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8000e92:	2b01      	cmp	r3, #1
 8000e94:	d047      	beq.n	8000f26 <HAL_QSPI_Init+0xa6>
 8000e96:	2301      	movs	r3, #1
 8000e98:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8000e9c:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8000ea0:	f002 03ff 	and.w	r3, r2, #255	; 0xff
 8000ea4:	b93a      	cbnz	r2, 8000eb6 <HAL_QSPI_Init+0x36>
    hqspi->Lock = HAL_UNLOCKED;
 8000ea6:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
    HAL_QSPI_MspInit(hqspi);
 8000eaa:	4620      	mov	r0, r4
 8000eac:	f004 f9ac 	bl	8005208 <HAL_QSPI_MspInit>
  hqspi->Timeout = Timeout;
 8000eb0:	f241 3388 	movw	r3, #5000	; 0x1388
 8000eb4:	6423      	str	r3, [r4, #64]	; 0x40
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8000eb6:	6820      	ldr	r0, [r4, #0]
 8000eb8:	68a1      	ldr	r1, [r4, #8]
 8000eba:	6802      	ldr	r2, [r0, #0]
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8000ebc:	6c23      	ldr	r3, [r4, #64]	; 0x40
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8000ebe:	3901      	subs	r1, #1
 8000ec0:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8000ec4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000ec8:	6002      	str	r2, [r0, #0]
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8000eca:	2120      	movs	r1, #32
 8000ecc:	9300      	str	r3, [sp, #0]
 8000ece:	2200      	movs	r2, #0
 8000ed0:	462b      	mov	r3, r5
 8000ed2:	4620      	mov	r0, r4
 8000ed4:	f7ff ffae 	bl	8000e34 <QSPI_WaitFlagStateUntilTimeout>
  if(status == HAL_OK)
 8000ed8:	b9f0      	cbnz	r0, 8000f18 <HAL_QSPI_Init+0x98>
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8000eda:	6822      	ldr	r2, [r4, #0]
 8000edc:	6865      	ldr	r5, [r4, #4]
 8000ede:	6811      	ldr	r1, [r2, #0]
 8000ee0:	68e3      	ldr	r3, [r4, #12]
 8000ee2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ee6:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
 8000eea:	f021 0110 	bic.w	r1, r1, #16
 8000eee:	430b      	orrs	r3, r1
 8000ef0:	6013      	str	r3, [r2, #0]
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8000ef2:	69a1      	ldr	r1, [r4, #24]
 8000ef4:	6963      	ldr	r3, [r4, #20]
 8000ef6:	6855      	ldr	r5, [r2, #4]
 8000ef8:	430b      	orrs	r3, r1
 8000efa:	6921      	ldr	r1, [r4, #16]
 8000efc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f00:	490a      	ldr	r1, [pc, #40]	; (8000f2c <HAL_QSPI_Init+0xac>)
 8000f02:	4029      	ands	r1, r5
 8000f04:	430b      	orrs	r3, r1
 8000f06:	6053      	str	r3, [r2, #4]
    __HAL_QSPI_ENABLE(hqspi);
 8000f08:	6813      	ldr	r3, [r2, #0]
 8000f0a:	f043 0301 	orr.w	r3, r3, #1
 8000f0e:	6013      	str	r3, [r2, #0]
    hqspi->State = HAL_QSPI_STATE_READY;
 8000f10:	2301      	movs	r3, #1
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8000f12:	63e0      	str	r0, [r4, #60]	; 0x3c
    hqspi->State = HAL_QSPI_STATE_READY;
 8000f14:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(hqspi);
 8000f18:	2300      	movs	r3, #0
 8000f1a:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
}
 8000f1e:	b003      	add	sp, #12
 8000f20:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8000f22:	2001      	movs	r0, #1
 8000f24:	e7fb      	b.n	8000f1e <HAL_QSPI_Init+0x9e>
  __HAL_LOCK(hqspi);
 8000f26:	2002      	movs	r0, #2
 8000f28:	e7f9      	b.n	8000f1e <HAL_QSPI_Init+0x9e>
 8000f2a:	bf00      	nop
 8000f2c:	ffe0f8fe 	.word	0xffe0f8fe

08000f30 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8000f30:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8000f32:	4d1e      	ldr	r5, [pc, #120]	; (8000fac <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8000f34:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000f36:	00da      	lsls	r2, r3, #3
{
 8000f38:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8000f3a:	d518      	bpl.n	8000f6e <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8000f3c:	f7ff ff34 	bl	8000da8 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000f40:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8000f44:	d123      	bne.n	8000f8e <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8000f46:	2c80      	cmp	r4, #128	; 0x80
 8000f48:	d929      	bls.n	8000f9e <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8000f4a:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8000f4c:	bf8c      	ite	hi
 8000f4e:	2002      	movhi	r0, #2
 8000f50:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8000f52:	4a17      	ldr	r2, [pc, #92]	; (8000fb0 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8000f54:	6813      	ldr	r3, [r2, #0]
 8000f56:	f023 0307 	bic.w	r3, r3, #7
 8000f5a:	4303      	orrs	r3, r0
 8000f5c:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8000f5e:	6813      	ldr	r3, [r2, #0]
 8000f60:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8000f64:	1a18      	subs	r0, r3, r0
 8000f66:	bf18      	it	ne
 8000f68:	2001      	movne	r0, #1
 8000f6a:	b003      	add	sp, #12
 8000f6c:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8000f6e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000f70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f74:	65ab      	str	r3, [r5, #88]	; 0x58
 8000f76:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000f78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f7c:	9301      	str	r3, [sp, #4]
 8000f7e:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8000f80:	f7ff ff12 	bl	8000da8 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8000f84:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000f86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000f8a:	65ab      	str	r3, [r5, #88]	; 0x58
 8000f8c:	e7d8      	b.n	8000f40 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 8000f8e:	2c80      	cmp	r4, #128	; 0x80
 8000f90:	d807      	bhi.n	8000fa2 <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 8000f92:	d008      	beq.n	8000fa6 <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 8000f94:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 8000f98:	4258      	negs	r0, r3
 8000f9a:	4158      	adcs	r0, r3
 8000f9c:	e7d9      	b.n	8000f52 <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8000f9e:	2000      	movs	r0, #0
 8000fa0:	e7d7      	b.n	8000f52 <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 8000fa2:	2003      	movs	r0, #3
 8000fa4:	e7d5      	b.n	8000f52 <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 8000fa6:	2002      	movs	r0, #2
 8000fa8:	e7d3      	b.n	8000f52 <RCC_SetFlashLatencyFromMSIRange+0x22>
 8000faa:	bf00      	nop
 8000fac:	40021000 	.word	0x40021000
 8000fb0:	40022000 	.word	0x40022000

08000fb4 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000fb4:	4b25      	ldr	r3, [pc, #148]	; (800104c <HAL_RCC_GetSysClockFreq+0x98>)
 8000fb6:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000fb8:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000fba:	f012 020c 	ands.w	r2, r2, #12
 8000fbe:	d005      	beq.n	8000fcc <HAL_RCC_GetSysClockFreq+0x18>
 8000fc0:	2a0c      	cmp	r2, #12
 8000fc2:	d115      	bne.n	8000ff0 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000fc4:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8000fc8:	2901      	cmp	r1, #1
 8000fca:	d118      	bne.n	8000ffe <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8000fcc:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 8000fce:	4820      	ldr	r0, [pc, #128]	; (8001050 <HAL_RCC_GetSysClockFreq+0x9c>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8000fd0:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8000fd2:	bf55      	itete	pl
 8000fd4:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8000fd8:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8000fda:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8000fde:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 8000fe2:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000fe6:	b382      	cbz	r2, 800104a <HAL_RCC_GetSysClockFreq+0x96>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8000fe8:	2a0c      	cmp	r2, #12
 8000fea:	d009      	beq.n	8001000 <HAL_RCC_GetSysClockFreq+0x4c>
 8000fec:	2000      	movs	r0, #0
  return sysclockfreq;
 8000fee:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8000ff0:	2a04      	cmp	r2, #4
 8000ff2:	d029      	beq.n	8001048 <HAL_RCC_GetSysClockFreq+0x94>
 8000ff4:	2a08      	cmp	r2, #8
 8000ff6:	4817      	ldr	r0, [pc, #92]	; (8001054 <HAL_RCC_GetSysClockFreq+0xa0>)
 8000ff8:	bf18      	it	ne
 8000ffa:	2000      	movne	r0, #0
 8000ffc:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8000ffe:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001000:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001002:	68da      	ldr	r2, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001004:	f001 0103 	and.w	r1, r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001008:	f3c2 1202 	ubfx	r2, r2, #4, #3
    switch (pllsource)
 800100c:	2902      	cmp	r1, #2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800100e:	f102 0201 	add.w	r2, r2, #1
    switch (pllsource)
 8001012:	d005      	beq.n	8001020 <HAL_RCC_GetSysClockFreq+0x6c>
 8001014:	2903      	cmp	r1, #3
 8001016:	d012      	beq.n	800103e <HAL_RCC_GetSysClockFreq+0x8a>
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001018:	68d9      	ldr	r1, [r3, #12]
 800101a:	f3c1 2106 	ubfx	r1, r1, #8, #7
 800101e:	e003      	b.n	8001028 <HAL_RCC_GetSysClockFreq+0x74>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001020:	68d9      	ldr	r1, [r3, #12]
 8001022:	480d      	ldr	r0, [pc, #52]	; (8001058 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001024:	f3c1 2106 	ubfx	r1, r1, #8, #7
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001028:	68db      	ldr	r3, [r3, #12]
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800102a:	fbb0 f0f2 	udiv	r0, r0, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800102e:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8001032:	3301      	adds	r3, #1
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001034:	4348      	muls	r0, r1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001036:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8001038:	fbb0 f0f3 	udiv	r0, r0, r3
 800103c:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800103e:	68d9      	ldr	r1, [r3, #12]
 8001040:	4804      	ldr	r0, [pc, #16]	; (8001054 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001042:	f3c1 2106 	ubfx	r1, r1, #8, #7
 8001046:	e7ef      	b.n	8001028 <HAL_RCC_GetSysClockFreq+0x74>
    sysclockfreq = HSI_VALUE;
 8001048:	4803      	ldr	r0, [pc, #12]	; (8001058 <HAL_RCC_GetSysClockFreq+0xa4>)
}
 800104a:	4770      	bx	lr
 800104c:	40021000 	.word	0x40021000
 8001050:	08006ccc 	.word	0x08006ccc
 8001054:	007a1200 	.word	0x007a1200
 8001058:	00f42400 	.word	0x00f42400

0800105c <HAL_RCC_OscConfig>:
{
 800105c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 8001060:	4605      	mov	r5, r0
 8001062:	b918      	cbnz	r0, 800106c <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8001064:	2001      	movs	r0, #1
}
 8001066:	b003      	add	sp, #12
 8001068:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800106c:	4ca5      	ldr	r4, [pc, #660]	; (8001304 <HAL_RCC_OscConfig+0x2a8>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800106e:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001070:	68a6      	ldr	r6, [r4, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001072:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001074:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001076:	f006 060c 	and.w	r6, r6, #12
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800107a:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800107e:	d53c      	bpl.n	80010fa <HAL_RCC_OscConfig+0x9e>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001080:	b11e      	cbz	r6, 800108a <HAL_RCC_OscConfig+0x2e>
 8001082:	2e0c      	cmp	r6, #12
 8001084:	d163      	bne.n	800114e <HAL_RCC_OscConfig+0xf2>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001086:	2f01      	cmp	r7, #1
 8001088:	d161      	bne.n	800114e <HAL_RCC_OscConfig+0xf2>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800108a:	6823      	ldr	r3, [r4, #0]
 800108c:	0798      	lsls	r0, r3, #30
 800108e:	d502      	bpl.n	8001096 <HAL_RCC_OscConfig+0x3a>
 8001090:	69ab      	ldr	r3, [r5, #24]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d0e6      	beq.n	8001064 <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001096:	6823      	ldr	r3, [r4, #0]
 8001098:	6a28      	ldr	r0, [r5, #32]
 800109a:	0719      	lsls	r1, r3, #28
 800109c:	bf56      	itet	pl
 800109e:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 80010a2:	6823      	ldrmi	r3, [r4, #0]
 80010a4:	091b      	lsrpl	r3, r3, #4
 80010a6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80010aa:	4283      	cmp	r3, r0
 80010ac:	d23a      	bcs.n	8001124 <HAL_RCC_OscConfig+0xc8>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80010ae:	f7ff ff3f 	bl	8000f30 <RCC_SetFlashLatencyFromMSIRange>
 80010b2:	2800      	cmp	r0, #0
 80010b4:	d1d6      	bne.n	8001064 <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80010b6:	6823      	ldr	r3, [r4, #0]
 80010b8:	f043 0308 	orr.w	r3, r3, #8
 80010bc:	6023      	str	r3, [r4, #0]
 80010be:	6823      	ldr	r3, [r4, #0]
 80010c0:	6a2a      	ldr	r2, [r5, #32]
 80010c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80010c6:	4313      	orrs	r3, r2
 80010c8:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80010ca:	6863      	ldr	r3, [r4, #4]
 80010cc:	69ea      	ldr	r2, [r5, #28]
 80010ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80010d2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80010d6:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80010d8:	f7ff ff6c 	bl	8000fb4 <HAL_RCC_GetSysClockFreq>
 80010dc:	68a3      	ldr	r3, [r4, #8]
 80010de:	4a8a      	ldr	r2, [pc, #552]	; (8001308 <HAL_RCC_OscConfig+0x2ac>)
 80010e0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80010e4:	5cd3      	ldrb	r3, [r2, r3]
 80010e6:	f003 031f 	and.w	r3, r3, #31
 80010ea:	40d8      	lsrs	r0, r3
 80010ec:	4b87      	ldr	r3, [pc, #540]	; (800130c <HAL_RCC_OscConfig+0x2b0>)
 80010ee:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 80010f0:	2000      	movs	r0, #0
 80010f2:	f004 f9af 	bl	8005454 <HAL_InitTick>
        if(status != HAL_OK)
 80010f6:	2800      	cmp	r0, #0
 80010f8:	d1b5      	bne.n	8001066 <HAL_RCC_OscConfig+0xa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010fa:	682b      	ldr	r3, [r5, #0]
 80010fc:	07d8      	lsls	r0, r3, #31
 80010fe:	d45d      	bmi.n	80011bc <HAL_RCC_OscConfig+0x160>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001100:	682b      	ldr	r3, [r5, #0]
 8001102:	0799      	lsls	r1, r3, #30
 8001104:	f100 809c 	bmi.w	8001240 <HAL_RCC_OscConfig+0x1e4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001108:	682b      	ldr	r3, [r5, #0]
 800110a:	0718      	lsls	r0, r3, #28
 800110c:	f100 80d0 	bmi.w	80012b0 <HAL_RCC_OscConfig+0x254>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001110:	682b      	ldr	r3, [r5, #0]
 8001112:	0759      	lsls	r1, r3, #29
 8001114:	f100 80fc 	bmi.w	8001310 <HAL_RCC_OscConfig+0x2b4>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001118:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800111a:	2b00      	cmp	r3, #0
 800111c:	f040 8165 	bne.w	80013ea <HAL_RCC_OscConfig+0x38e>
  return HAL_OK;
 8001120:	2000      	movs	r0, #0
 8001122:	e7a0      	b.n	8001066 <HAL_RCC_OscConfig+0xa>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001124:	6823      	ldr	r3, [r4, #0]
 8001126:	f043 0308 	orr.w	r3, r3, #8
 800112a:	6023      	str	r3, [r4, #0]
 800112c:	6823      	ldr	r3, [r4, #0]
 800112e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001132:	4303      	orrs	r3, r0
 8001134:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001136:	6863      	ldr	r3, [r4, #4]
 8001138:	69ea      	ldr	r2, [r5, #28]
 800113a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800113e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001142:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001144:	f7ff fef4 	bl	8000f30 <RCC_SetFlashLatencyFromMSIRange>
 8001148:	2800      	cmp	r0, #0
 800114a:	d0c5      	beq.n	80010d8 <HAL_RCC_OscConfig+0x7c>
 800114c:	e78a      	b.n	8001064 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800114e:	69ab      	ldr	r3, [r5, #24]
 8001150:	b31b      	cbz	r3, 800119a <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_MSI_ENABLE();
 8001152:	6823      	ldr	r3, [r4, #0]
 8001154:	f043 0301 	orr.w	r3, r3, #1
 8001158:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800115a:	f7ff fa31 	bl	80005c0 <HAL_GetTick>
 800115e:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001160:	6823      	ldr	r3, [r4, #0]
 8001162:	079a      	lsls	r2, r3, #30
 8001164:	d511      	bpl.n	800118a <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001166:	6823      	ldr	r3, [r4, #0]
 8001168:	f043 0308 	orr.w	r3, r3, #8
 800116c:	6023      	str	r3, [r4, #0]
 800116e:	6823      	ldr	r3, [r4, #0]
 8001170:	6a2a      	ldr	r2, [r5, #32]
 8001172:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001176:	4313      	orrs	r3, r2
 8001178:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800117a:	6863      	ldr	r3, [r4, #4]
 800117c:	69ea      	ldr	r2, [r5, #28]
 800117e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001182:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001186:	6063      	str	r3, [r4, #4]
 8001188:	e7b7      	b.n	80010fa <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800118a:	f7ff fa19 	bl	80005c0 <HAL_GetTick>
 800118e:	eba0 0008 	sub.w	r0, r0, r8
 8001192:	2802      	cmp	r0, #2
 8001194:	d9e4      	bls.n	8001160 <HAL_RCC_OscConfig+0x104>
            return HAL_TIMEOUT;
 8001196:	2003      	movs	r0, #3
 8001198:	e765      	b.n	8001066 <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_DISABLE();
 800119a:	6823      	ldr	r3, [r4, #0]
 800119c:	f023 0301 	bic.w	r3, r3, #1
 80011a0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80011a2:	f7ff fa0d 	bl	80005c0 <HAL_GetTick>
 80011a6:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80011a8:	6823      	ldr	r3, [r4, #0]
 80011aa:	079b      	lsls	r3, r3, #30
 80011ac:	d5a5      	bpl.n	80010fa <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80011ae:	f7ff fa07 	bl	80005c0 <HAL_GetTick>
 80011b2:	eba0 0008 	sub.w	r0, r0, r8
 80011b6:	2802      	cmp	r0, #2
 80011b8:	d9f6      	bls.n	80011a8 <HAL_RCC_OscConfig+0x14c>
 80011ba:	e7ec      	b.n	8001196 <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80011bc:	2e08      	cmp	r6, #8
 80011be:	d003      	beq.n	80011c8 <HAL_RCC_OscConfig+0x16c>
 80011c0:	2e0c      	cmp	r6, #12
 80011c2:	d108      	bne.n	80011d6 <HAL_RCC_OscConfig+0x17a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSE)))
 80011c4:	2f03      	cmp	r7, #3
 80011c6:	d106      	bne.n	80011d6 <HAL_RCC_OscConfig+0x17a>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011c8:	6823      	ldr	r3, [r4, #0]
 80011ca:	039a      	lsls	r2, r3, #14
 80011cc:	d598      	bpl.n	8001100 <HAL_RCC_OscConfig+0xa4>
 80011ce:	686b      	ldr	r3, [r5, #4]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d195      	bne.n	8001100 <HAL_RCC_OscConfig+0xa4>
 80011d4:	e746      	b.n	8001064 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011d6:	686b      	ldr	r3, [r5, #4]
 80011d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011dc:	d110      	bne.n	8001200 <HAL_RCC_OscConfig+0x1a4>
 80011de:	6823      	ldr	r3, [r4, #0]
 80011e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011e4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80011e6:	f7ff f9eb 	bl	80005c0 <HAL_GetTick>
 80011ea:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80011ec:	6823      	ldr	r3, [r4, #0]
 80011ee:	039b      	lsls	r3, r3, #14
 80011f0:	d486      	bmi.n	8001100 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011f2:	f7ff f9e5 	bl	80005c0 <HAL_GetTick>
 80011f6:	eba0 0008 	sub.w	r0, r0, r8
 80011fa:	2864      	cmp	r0, #100	; 0x64
 80011fc:	d9f6      	bls.n	80011ec <HAL_RCC_OscConfig+0x190>
 80011fe:	e7ca      	b.n	8001196 <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001200:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001204:	d104      	bne.n	8001210 <HAL_RCC_OscConfig+0x1b4>
 8001206:	6823      	ldr	r3, [r4, #0]
 8001208:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800120c:	6023      	str	r3, [r4, #0]
 800120e:	e7e6      	b.n	80011de <HAL_RCC_OscConfig+0x182>
 8001210:	6822      	ldr	r2, [r4, #0]
 8001212:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001216:	6022      	str	r2, [r4, #0]
 8001218:	6822      	ldr	r2, [r4, #0]
 800121a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800121e:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001220:	2b00      	cmp	r3, #0
 8001222:	d1e0      	bne.n	80011e6 <HAL_RCC_OscConfig+0x18a>
        tickstart = HAL_GetTick();
 8001224:	f7ff f9cc 	bl	80005c0 <HAL_GetTick>
 8001228:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800122a:	6823      	ldr	r3, [r4, #0]
 800122c:	0398      	lsls	r0, r3, #14
 800122e:	f57f af67 	bpl.w	8001100 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001232:	f7ff f9c5 	bl	80005c0 <HAL_GetTick>
 8001236:	eba0 0008 	sub.w	r0, r0, r8
 800123a:	2864      	cmp	r0, #100	; 0x64
 800123c:	d9f5      	bls.n	800122a <HAL_RCC_OscConfig+0x1ce>
 800123e:	e7aa      	b.n	8001196 <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001240:	2e04      	cmp	r6, #4
 8001242:	d003      	beq.n	800124c <HAL_RCC_OscConfig+0x1f0>
 8001244:	2e0c      	cmp	r6, #12
 8001246:	d110      	bne.n	800126a <HAL_RCC_OscConfig+0x20e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSI)))
 8001248:	2f02      	cmp	r7, #2
 800124a:	d10e      	bne.n	800126a <HAL_RCC_OscConfig+0x20e>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800124c:	6823      	ldr	r3, [r4, #0]
 800124e:	0559      	lsls	r1, r3, #21
 8001250:	d503      	bpl.n	800125a <HAL_RCC_OscConfig+0x1fe>
 8001252:	68eb      	ldr	r3, [r5, #12]
 8001254:	2b00      	cmp	r3, #0
 8001256:	f43f af05 	beq.w	8001064 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800125a:	6863      	ldr	r3, [r4, #4]
 800125c:	692a      	ldr	r2, [r5, #16]
 800125e:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8001262:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001266:	6063      	str	r3, [r4, #4]
 8001268:	e74e      	b.n	8001108 <HAL_RCC_OscConfig+0xac>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800126a:	68eb      	ldr	r3, [r5, #12]
 800126c:	b17b      	cbz	r3, 800128e <HAL_RCC_OscConfig+0x232>
        __HAL_RCC_HSI_ENABLE();
 800126e:	6823      	ldr	r3, [r4, #0]
 8001270:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001274:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001276:	f7ff f9a3 	bl	80005c0 <HAL_GetTick>
 800127a:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800127c:	6823      	ldr	r3, [r4, #0]
 800127e:	055a      	lsls	r2, r3, #21
 8001280:	d4eb      	bmi.n	800125a <HAL_RCC_OscConfig+0x1fe>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001282:	f7ff f99d 	bl	80005c0 <HAL_GetTick>
 8001286:	1bc0      	subs	r0, r0, r7
 8001288:	2802      	cmp	r0, #2
 800128a:	d9f7      	bls.n	800127c <HAL_RCC_OscConfig+0x220>
 800128c:	e783      	b.n	8001196 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_DISABLE();
 800128e:	6823      	ldr	r3, [r4, #0]
 8001290:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001294:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001296:	f7ff f993 	bl	80005c0 <HAL_GetTick>
 800129a:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800129c:	6823      	ldr	r3, [r4, #0]
 800129e:	055b      	lsls	r3, r3, #21
 80012a0:	f57f af32 	bpl.w	8001108 <HAL_RCC_OscConfig+0xac>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012a4:	f7ff f98c 	bl	80005c0 <HAL_GetTick>
 80012a8:	1bc0      	subs	r0, r0, r7
 80012aa:	2802      	cmp	r0, #2
 80012ac:	d9f6      	bls.n	800129c <HAL_RCC_OscConfig+0x240>
 80012ae:	e772      	b.n	8001196 <HAL_RCC_OscConfig+0x13a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012b0:	696b      	ldr	r3, [r5, #20]
 80012b2:	b19b      	cbz	r3, 80012dc <HAL_RCC_OscConfig+0x280>
      __HAL_RCC_LSI_ENABLE();
 80012b4:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80012b8:	f043 0301 	orr.w	r3, r3, #1
 80012bc:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 80012c0:	f7ff f97e 	bl	80005c0 <HAL_GetTick>
 80012c4:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80012c6:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80012ca:	079a      	lsls	r2, r3, #30
 80012cc:	f53f af20 	bmi.w	8001110 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012d0:	f7ff f976 	bl	80005c0 <HAL_GetTick>
 80012d4:	1bc0      	subs	r0, r0, r7
 80012d6:	2802      	cmp	r0, #2
 80012d8:	d9f5      	bls.n	80012c6 <HAL_RCC_OscConfig+0x26a>
 80012da:	e75c      	b.n	8001196 <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_LSI_DISABLE();
 80012dc:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80012e0:	f023 0301 	bic.w	r3, r3, #1
 80012e4:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 80012e8:	f7ff f96a 	bl	80005c0 <HAL_GetTick>
 80012ec:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80012ee:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80012f2:	079b      	lsls	r3, r3, #30
 80012f4:	f57f af0c 	bpl.w	8001110 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012f8:	f7ff f962 	bl	80005c0 <HAL_GetTick>
 80012fc:	1bc0      	subs	r0, r0, r7
 80012fe:	2802      	cmp	r0, #2
 8001300:	d9f5      	bls.n	80012ee <HAL_RCC_OscConfig+0x292>
 8001302:	e748      	b.n	8001196 <HAL_RCC_OscConfig+0x13a>
 8001304:	40021000 	.word	0x40021000
 8001308:	08006cb4 	.word	0x08006cb4
 800130c:	20000004 	.word	0x20000004
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001310:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001312:	00d8      	lsls	r0, r3, #3
 8001314:	d429      	bmi.n	800136a <HAL_RCC_OscConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001316:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001318:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800131c:	65a3      	str	r3, [r4, #88]	; 0x58
 800131e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001320:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001324:	9301      	str	r3, [sp, #4]
 8001326:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001328:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800132c:	4f5d      	ldr	r7, [pc, #372]	; (80014a4 <HAL_RCC_OscConfig+0x448>)
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	05d9      	lsls	r1, r3, #23
 8001332:	d51d      	bpl.n	8001370 <HAL_RCC_OscConfig+0x314>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001334:	68ab      	ldr	r3, [r5, #8]
 8001336:	2b01      	cmp	r3, #1
 8001338:	d12b      	bne.n	8001392 <HAL_RCC_OscConfig+0x336>
 800133a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800133e:	f043 0301 	orr.w	r3, r3, #1
 8001342:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 8001346:	f7ff f93b 	bl	80005c0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800134a:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800134e:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001350:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001354:	079b      	lsls	r3, r3, #30
 8001356:	d542      	bpl.n	80013de <HAL_RCC_OscConfig+0x382>
    if(pwrclkchanged == SET)
 8001358:	f1b8 0f00 	cmp.w	r8, #0
 800135c:	f43f aedc 	beq.w	8001118 <HAL_RCC_OscConfig+0xbc>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001360:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001362:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001366:	65a3      	str	r3, [r4, #88]	; 0x58
 8001368:	e6d6      	b.n	8001118 <HAL_RCC_OscConfig+0xbc>
    FlagStatus       pwrclkchanged = RESET;
 800136a:	f04f 0800 	mov.w	r8, #0
 800136e:	e7dd      	b.n	800132c <HAL_RCC_OscConfig+0x2d0>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001376:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8001378:	f7ff f922 	bl	80005c0 <HAL_GetTick>
 800137c:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	05da      	lsls	r2, r3, #23
 8001382:	d4d7      	bmi.n	8001334 <HAL_RCC_OscConfig+0x2d8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001384:	f7ff f91c 	bl	80005c0 <HAL_GetTick>
 8001388:	eba0 0009 	sub.w	r0, r0, r9
 800138c:	2802      	cmp	r0, #2
 800138e:	d9f6      	bls.n	800137e <HAL_RCC_OscConfig+0x322>
 8001390:	e701      	b.n	8001196 <HAL_RCC_OscConfig+0x13a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001392:	2b05      	cmp	r3, #5
 8001394:	d106      	bne.n	80013a4 <HAL_RCC_OscConfig+0x348>
 8001396:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800139a:	f043 0304 	orr.w	r3, r3, #4
 800139e:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 80013a2:	e7ca      	b.n	800133a <HAL_RCC_OscConfig+0x2de>
 80013a4:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 80013a8:	f022 0201 	bic.w	r2, r2, #1
 80013ac:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 80013b0:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 80013b4:	f022 0204 	bic.w	r2, r2, #4
 80013b8:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d1c2      	bne.n	8001346 <HAL_RCC_OscConfig+0x2ea>
      tickstart = HAL_GetTick();
 80013c0:	f7ff f8fe 	bl	80005c0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013c4:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80013c8:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80013ca:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80013ce:	0798      	lsls	r0, r3, #30
 80013d0:	d5c2      	bpl.n	8001358 <HAL_RCC_OscConfig+0x2fc>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013d2:	f7ff f8f5 	bl	80005c0 <HAL_GetTick>
 80013d6:	1bc0      	subs	r0, r0, r7
 80013d8:	4548      	cmp	r0, r9
 80013da:	d9f6      	bls.n	80013ca <HAL_RCC_OscConfig+0x36e>
 80013dc:	e6db      	b.n	8001196 <HAL_RCC_OscConfig+0x13a>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013de:	f7ff f8ef 	bl	80005c0 <HAL_GetTick>
 80013e2:	1bc0      	subs	r0, r0, r7
 80013e4:	4548      	cmp	r0, r9
 80013e6:	d9b3      	bls.n	8001350 <HAL_RCC_OscConfig+0x2f4>
 80013e8:	e6d5      	b.n	8001196 <HAL_RCC_OscConfig+0x13a>
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 80013ea:	2e0c      	cmp	r6, #12
 80013ec:	f43f ae3a 	beq.w	8001064 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80013f0:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 80013f2:	6823      	ldr	r3, [r4, #0]
 80013f4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80013f8:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80013fa:	d137      	bne.n	800146c <HAL_RCC_OscConfig+0x410>
        tickstart = HAL_GetTick();
 80013fc:	f7ff f8e0 	bl	80005c0 <HAL_GetTick>
 8001400:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001402:	6823      	ldr	r3, [r4, #0]
 8001404:	0199      	lsls	r1, r3, #6
 8001406:	d42b      	bmi.n	8001460 <HAL_RCC_OscConfig+0x404>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001408:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 800140a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800140c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001410:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8001412:	3a01      	subs	r2, #1
 8001414:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8001418:	6baa      	ldr	r2, [r5, #56]	; 0x38
 800141a:	0912      	lsrs	r2, r2, #4
 800141c:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8001420:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8001422:	0852      	lsrs	r2, r2, #1
 8001424:	3a01      	subs	r2, #1
 8001426:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 800142a:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 800142c:	0852      	lsrs	r2, r2, #1
 800142e:	3a01      	subs	r2, #1
 8001430:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8001434:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8001436:	6823      	ldr	r3, [r4, #0]
 8001438:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800143c:	6023      	str	r3, [r4, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800143e:	68e3      	ldr	r3, [r4, #12]
 8001440:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001444:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8001446:	f7ff f8bb 	bl	80005c0 <HAL_GetTick>
 800144a:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800144c:	6823      	ldr	r3, [r4, #0]
 800144e:	019a      	lsls	r2, r3, #6
 8001450:	f53f ae66 	bmi.w	8001120 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001454:	f7ff f8b4 	bl	80005c0 <HAL_GetTick>
 8001458:	1b40      	subs	r0, r0, r5
 800145a:	2802      	cmp	r0, #2
 800145c:	d9f6      	bls.n	800144c <HAL_RCC_OscConfig+0x3f0>
 800145e:	e69a      	b.n	8001196 <HAL_RCC_OscConfig+0x13a>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001460:	f7ff f8ae 	bl	80005c0 <HAL_GetTick>
 8001464:	1b80      	subs	r0, r0, r6
 8001466:	2802      	cmp	r0, #2
 8001468:	d9cb      	bls.n	8001402 <HAL_RCC_OscConfig+0x3a6>
 800146a:	e694      	b.n	8001196 <HAL_RCC_OscConfig+0x13a>
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800146c:	6823      	ldr	r3, [r4, #0]
 800146e:	f013 5f20 	tst.w	r3, #671088640	; 0x28000000
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001472:	bf02      	ittt	eq
 8001474:	68e3      	ldreq	r3, [r4, #12]
 8001476:	f023 0303 	biceq.w	r3, r3, #3
 800147a:	60e3      	streq	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800147c:	68e3      	ldr	r3, [r4, #12]
 800147e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001482:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001486:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8001488:	f7ff f89a 	bl	80005c0 <HAL_GetTick>
 800148c:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800148e:	6823      	ldr	r3, [r4, #0]
 8001490:	019b      	lsls	r3, r3, #6
 8001492:	f57f ae45 	bpl.w	8001120 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001496:	f7ff f893 	bl	80005c0 <HAL_GetTick>
 800149a:	1b40      	subs	r0, r0, r5
 800149c:	2802      	cmp	r0, #2
 800149e:	d9f6      	bls.n	800148e <HAL_RCC_OscConfig+0x432>
 80014a0:	e679      	b.n	8001196 <HAL_RCC_OscConfig+0x13a>
 80014a2:	bf00      	nop
 80014a4:	40007000 	.word	0x40007000

080014a8 <HAL_RCC_ClockConfig>:
{
 80014a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80014ac:	460e      	mov	r6, r1
  if(RCC_ClkInitStruct == NULL)
 80014ae:	4604      	mov	r4, r0
 80014b0:	b910      	cbnz	r0, 80014b8 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80014b2:	2001      	movs	r0, #1
 80014b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80014b8:	4a40      	ldr	r2, [pc, #256]	; (80015bc <HAL_RCC_ClockConfig+0x114>)
 80014ba:	6813      	ldr	r3, [r2, #0]
 80014bc:	f003 0307 	and.w	r3, r3, #7
 80014c0:	428b      	cmp	r3, r1
 80014c2:	d329      	bcc.n	8001518 <HAL_RCC_ClockConfig+0x70>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014c4:	6823      	ldr	r3, [r4, #0]
 80014c6:	07d9      	lsls	r1, r3, #31
 80014c8:	d431      	bmi.n	800152e <HAL_RCC_ClockConfig+0x86>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014ca:	6821      	ldr	r1, [r4, #0]
 80014cc:	078a      	lsls	r2, r1, #30
 80014ce:	d45b      	bmi.n	8001588 <HAL_RCC_ClockConfig+0xe0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80014d0:	4a3a      	ldr	r2, [pc, #232]	; (80015bc <HAL_RCC_ClockConfig+0x114>)
 80014d2:	6813      	ldr	r3, [r2, #0]
 80014d4:	f003 0307 	and.w	r3, r3, #7
 80014d8:	429e      	cmp	r6, r3
 80014da:	d35d      	bcc.n	8001598 <HAL_RCC_ClockConfig+0xf0>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014dc:	f011 0f04 	tst.w	r1, #4
 80014e0:	4d37      	ldr	r5, [pc, #220]	; (80015c0 <HAL_RCC_ClockConfig+0x118>)
 80014e2:	d164      	bne.n	80015ae <HAL_RCC_ClockConfig+0x106>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014e4:	070b      	lsls	r3, r1, #28
 80014e6:	d506      	bpl.n	80014f6 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80014e8:	68ab      	ldr	r3, [r5, #8]
 80014ea:	6922      	ldr	r2, [r4, #16]
 80014ec:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80014f0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80014f4:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80014f6:	f7ff fd5d 	bl	8000fb4 <HAL_RCC_GetSysClockFreq>
 80014fa:	68ab      	ldr	r3, [r5, #8]
 80014fc:	4a31      	ldr	r2, [pc, #196]	; (80015c4 <HAL_RCC_ClockConfig+0x11c>)
 80014fe:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 8001502:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001506:	5cd3      	ldrb	r3, [r2, r3]
 8001508:	f003 031f 	and.w	r3, r3, #31
 800150c:	40d8      	lsrs	r0, r3
 800150e:	4b2e      	ldr	r3, [pc, #184]	; (80015c8 <HAL_RCC_ClockConfig+0x120>)
 8001510:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick (TICK_INT_PRIORITY);
 8001512:	2000      	movs	r0, #0
 8001514:	f003 bf9e 	b.w	8005454 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001518:	6813      	ldr	r3, [r2, #0]
 800151a:	f023 0307 	bic.w	r3, r3, #7
 800151e:	430b      	orrs	r3, r1
 8001520:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001522:	6813      	ldr	r3, [r2, #0]
 8001524:	f003 0307 	and.w	r3, r3, #7
 8001528:	4299      	cmp	r1, r3
 800152a:	d1c2      	bne.n	80014b2 <HAL_RCC_ClockConfig+0xa>
 800152c:	e7ca      	b.n	80014c4 <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800152e:	6862      	ldr	r2, [r4, #4]
 8001530:	4d23      	ldr	r5, [pc, #140]	; (80015c0 <HAL_RCC_ClockConfig+0x118>)
 8001532:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001534:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001536:	d11b      	bne.n	8001570 <HAL_RCC_ClockConfig+0xc8>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001538:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800153c:	d0b9      	beq.n	80014b2 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800153e:	68ab      	ldr	r3, [r5, #8]
 8001540:	f023 0303 	bic.w	r3, r3, #3
 8001544:	4313      	orrs	r3, r2
 8001546:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 8001548:	f7ff f83a 	bl	80005c0 <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800154c:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001550:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001552:	68ab      	ldr	r3, [r5, #8]
 8001554:	6862      	ldr	r2, [r4, #4]
 8001556:	f003 030c 	and.w	r3, r3, #12
 800155a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800155e:	d0b4      	beq.n	80014ca <HAL_RCC_ClockConfig+0x22>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001560:	f7ff f82e 	bl	80005c0 <HAL_GetTick>
 8001564:	1bc0      	subs	r0, r0, r7
 8001566:	4540      	cmp	r0, r8
 8001568:	d9f3      	bls.n	8001552 <HAL_RCC_ClockConfig+0xaa>
        return HAL_TIMEOUT;
 800156a:	2003      	movs	r0, #3
}
 800156c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001570:	2a02      	cmp	r2, #2
 8001572:	d102      	bne.n	800157a <HAL_RCC_ClockConfig+0xd2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001574:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001578:	e7e0      	b.n	800153c <HAL_RCC_ClockConfig+0x94>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800157a:	b912      	cbnz	r2, 8001582 <HAL_RCC_ClockConfig+0xda>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800157c:	f013 0f02 	tst.w	r3, #2
 8001580:	e7dc      	b.n	800153c <HAL_RCC_ClockConfig+0x94>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001582:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001586:	e7d9      	b.n	800153c <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001588:	4a0d      	ldr	r2, [pc, #52]	; (80015c0 <HAL_RCC_ClockConfig+0x118>)
 800158a:	68a0      	ldr	r0, [r4, #8]
 800158c:	6893      	ldr	r3, [r2, #8]
 800158e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001592:	4303      	orrs	r3, r0
 8001594:	6093      	str	r3, [r2, #8]
 8001596:	e79b      	b.n	80014d0 <HAL_RCC_ClockConfig+0x28>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001598:	6813      	ldr	r3, [r2, #0]
 800159a:	f023 0307 	bic.w	r3, r3, #7
 800159e:	4333      	orrs	r3, r6
 80015a0:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015a2:	6813      	ldr	r3, [r2, #0]
 80015a4:	f003 0307 	and.w	r3, r3, #7
 80015a8:	429e      	cmp	r6, r3
 80015aa:	d182      	bne.n	80014b2 <HAL_RCC_ClockConfig+0xa>
 80015ac:	e796      	b.n	80014dc <HAL_RCC_ClockConfig+0x34>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015ae:	68ab      	ldr	r3, [r5, #8]
 80015b0:	68e2      	ldr	r2, [r4, #12]
 80015b2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80015b6:	4313      	orrs	r3, r2
 80015b8:	60ab      	str	r3, [r5, #8]
 80015ba:	e793      	b.n	80014e4 <HAL_RCC_ClockConfig+0x3c>
 80015bc:	40022000 	.word	0x40022000
 80015c0:	40021000 	.word	0x40021000
 80015c4:	08006cb4 	.word	0x08006cb4
 80015c8:	20000004 	.word	0x20000004

080015cc <HAL_RCC_GetHCLKFreq>:
}
 80015cc:	4b01      	ldr	r3, [pc, #4]	; (80015d4 <HAL_RCC_GetHCLKFreq+0x8>)
 80015ce:	6818      	ldr	r0, [r3, #0]
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	20000004 	.word	0x20000004

080015d8 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80015d8:	4b05      	ldr	r3, [pc, #20]	; (80015f0 <HAL_RCC_GetPCLK1Freq+0x18>)
 80015da:	4a06      	ldr	r2, [pc, #24]	; (80015f4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80015dc:	689b      	ldr	r3, [r3, #8]
 80015de:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80015e2:	5cd3      	ldrb	r3, [r2, r3]
 80015e4:	4a04      	ldr	r2, [pc, #16]	; (80015f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80015e6:	6810      	ldr	r0, [r2, #0]
 80015e8:	f003 031f 	and.w	r3, r3, #31
}
 80015ec:	40d8      	lsrs	r0, r3
 80015ee:	4770      	bx	lr
 80015f0:	40021000 	.word	0x40021000
 80015f4:	08006cc4 	.word	0x08006cc4
 80015f8:	20000004 	.word	0x20000004

080015fc <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80015fc:	4b05      	ldr	r3, [pc, #20]	; (8001614 <HAL_RCC_GetPCLK2Freq+0x18>)
 80015fe:	4a06      	ldr	r2, [pc, #24]	; (8001618 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001600:	689b      	ldr	r3, [r3, #8]
 8001602:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001606:	5cd3      	ldrb	r3, [r2, r3]
 8001608:	4a04      	ldr	r2, [pc, #16]	; (800161c <HAL_RCC_GetPCLK2Freq+0x20>)
 800160a:	6810      	ldr	r0, [r2, #0]
 800160c:	f003 031f 	and.w	r3, r3, #31
}
 8001610:	40d8      	lsrs	r0, r3
 8001612:	4770      	bx	lr
 8001614:	40021000 	.word	0x40021000
 8001618:	08006cc4 	.word	0x08006cc4
 800161c:	20000004 	.word	0x20000004

08001620 <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001620:	230f      	movs	r3, #15
 8001622:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8001624:	4b0b      	ldr	r3, [pc, #44]	; (8001654 <HAL_RCC_GetClockConfig+0x34>)
 8001626:	689a      	ldr	r2, [r3, #8]
 8001628:	f002 0203 	and.w	r2, r2, #3
 800162c:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800162e:	689a      	ldr	r2, [r3, #8]
 8001630:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8001634:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8001636:	689a      	ldr	r2, [r3, #8]
 8001638:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800163c:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800163e:	689b      	ldr	r3, [r3, #8]
 8001640:	08db      	lsrs	r3, r3, #3
 8001642:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001646:	6103      	str	r3, [r0, #16]
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8001648:	4b03      	ldr	r3, [pc, #12]	; (8001658 <HAL_RCC_GetClockConfig+0x38>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f003 0307 	and.w	r3, r3, #7
 8001650:	600b      	str	r3, [r1, #0]
 8001652:	4770      	bx	lr
 8001654:	40021000 	.word	0x40021000
 8001658:	40022000 	.word	0x40022000

0800165c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800165c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800165e:	4b45      	ldr	r3, [pc, #276]	; (8001774 <RCCEx_PLLSAI1_Config+0x118>)
 8001660:	68da      	ldr	r2, [r3, #12]
 8001662:	f012 0f03 	tst.w	r2, #3
{
 8001666:	4605      	mov	r5, r0
 8001668:	460e      	mov	r6, r1
 800166a:	461c      	mov	r4, r3
 800166c:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800166e:	d02a      	beq.n	80016c6 <RCCEx_PLLSAI1_Config+0x6a>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8001670:	68da      	ldr	r2, [r3, #12]
 8001672:	f002 0203 	and.w	r2, r2, #3
 8001676:	4282      	cmp	r2, r0
 8001678:	d13c      	bne.n	80016f4 <RCCEx_PLLSAI1_Config+0x98>
       ||
 800167a:	2a00      	cmp	r2, #0
 800167c:	d03a      	beq.n	80016f4 <RCCEx_PLLSAI1_Config+0x98>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800167e:	68db      	ldr	r3, [r3, #12]
       ||
 8001680:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8001682:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8001686:	3301      	adds	r3, #1
       ||
 8001688:	4293      	cmp	r3, r2
 800168a:	d133      	bne.n	80016f4 <RCCEx_PLLSAI1_Config+0x98>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800168c:	6823      	ldr	r3, [r4, #0]
 800168e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001692:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001694:	f7fe ff94 	bl	80005c0 <HAL_GetTick>
 8001698:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800169a:	6823      	ldr	r3, [r4, #0]
 800169c:	011a      	lsls	r2, r3, #4
 800169e:	d432      	bmi.n	8001706 <RCCEx_PLLSAI1_Config+0xaa>
 80016a0:	68af      	ldr	r7, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 80016a2:	2e00      	cmp	r6, #0
 80016a4:	d036      	beq.n	8001714 <RCCEx_PLLSAI1_Config+0xb8>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80016a6:	2e01      	cmp	r6, #1
 80016a8:	d150      	bne.n	800174c <RCCEx_PLLSAI1_Config+0xf0>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80016aa:	6922      	ldr	r2, [r4, #16]
 80016ac:	6928      	ldr	r0, [r5, #16]
 80016ae:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 80016b2:	0840      	lsrs	r0, r0, #1
 80016b4:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 80016b8:	3801      	subs	r0, #1
 80016ba:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 80016be:	ea42 5240 	orr.w	r2, r2, r0, lsl #21
 80016c2:	6122      	str	r2, [r4, #16]
 80016c4:	e032      	b.n	800172c <RCCEx_PLLSAI1_Config+0xd0>
    switch(PllSai1->PLLSAI1Source)
 80016c6:	2802      	cmp	r0, #2
 80016c8:	d010      	beq.n	80016ec <RCCEx_PLLSAI1_Config+0x90>
 80016ca:	2803      	cmp	r0, #3
 80016cc:	d014      	beq.n	80016f8 <RCCEx_PLLSAI1_Config+0x9c>
 80016ce:	2801      	cmp	r0, #1
 80016d0:	d110      	bne.n	80016f4 <RCCEx_PLLSAI1_Config+0x98>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	079f      	lsls	r7, r3, #30
 80016d6:	d538      	bpl.n	800174a <RCCEx_PLLSAI1_Config+0xee>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80016d8:	68e3      	ldr	r3, [r4, #12]
 80016da:	686a      	ldr	r2, [r5, #4]
 80016dc:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 80016e0:	3a01      	subs	r2, #1
 80016e2:	4318      	orrs	r0, r3
 80016e4:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80016e8:	60e0      	str	r0, [r4, #12]
 80016ea:	e7cf      	b.n	800168c <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80016f2:	d1f1      	bne.n	80016d8 <RCCEx_PLLSAI1_Config+0x7c>
 80016f4:	2001      	movs	r0, #1
 80016f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	0391      	lsls	r1, r2, #14
 80016fc:	d4ec      	bmi.n	80016d8 <RCCEx_PLLSAI1_Config+0x7c>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8001704:	e7f5      	b.n	80016f2 <RCCEx_PLLSAI1_Config+0x96>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001706:	f7fe ff5b 	bl	80005c0 <HAL_GetTick>
 800170a:	1bc0      	subs	r0, r0, r7
 800170c:	2802      	cmp	r0, #2
 800170e:	d9c4      	bls.n	800169a <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 8001710:	2003      	movs	r0, #3
 8001712:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001714:	6921      	ldr	r1, [r4, #16]
 8001716:	68eb      	ldr	r3, [r5, #12]
 8001718:	f421 311f 	bic.w	r1, r1, #162816	; 0x27c00
 800171c:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8001720:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8001724:	091b      	lsrs	r3, r3, #4
 8001726:	ea41 4143 	orr.w	r1, r1, r3, lsl #17
 800172a:	6121      	str	r1, [r4, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800172c:	6823      	ldr	r3, [r4, #0]
 800172e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001732:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001734:	f7fe ff44 	bl	80005c0 <HAL_GetTick>
 8001738:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800173a:	6823      	ldr	r3, [r4, #0]
 800173c:	011b      	lsls	r3, r3, #4
 800173e:	d513      	bpl.n	8001768 <RCCEx_PLLSAI1_Config+0x10c>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8001740:	6923      	ldr	r3, [r4, #16]
 8001742:	69aa      	ldr	r2, [r5, #24]
 8001744:	4313      	orrs	r3, r2
 8001746:	6123      	str	r3, [r4, #16]
 8001748:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 800174a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800174c:	6923      	ldr	r3, [r4, #16]
 800174e:	6968      	ldr	r0, [r5, #20]
 8001750:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8001754:	0840      	lsrs	r0, r0, #1
 8001756:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800175a:	3801      	subs	r0, #1
 800175c:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8001760:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 8001764:	6123      	str	r3, [r4, #16]
 8001766:	e7e1      	b.n	800172c <RCCEx_PLLSAI1_Config+0xd0>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001768:	f7fe ff2a 	bl	80005c0 <HAL_GetTick>
 800176c:	1b80      	subs	r0, r0, r6
 800176e:	2802      	cmp	r0, #2
 8001770:	d9e3      	bls.n	800173a <RCCEx_PLLSAI1_Config+0xde>
 8001772:	e7cd      	b.n	8001710 <RCCEx_PLLSAI1_Config+0xb4>
 8001774:	40021000 	.word	0x40021000

08001778 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8001778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800177a:	4b3d      	ldr	r3, [pc, #244]	; (8001870 <RCCEx_PLLSAI2_Config+0xf8>)
 800177c:	68da      	ldr	r2, [r3, #12]
 800177e:	f012 0f03 	tst.w	r2, #3
{
 8001782:	4605      	mov	r5, r0
 8001784:	460e      	mov	r6, r1
 8001786:	461c      	mov	r4, r3
 8001788:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800178a:	d028      	beq.n	80017de <RCCEx_PLLSAI2_Config+0x66>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800178c:	68da      	ldr	r2, [r3, #12]
 800178e:	f002 0203 	and.w	r2, r2, #3
 8001792:	4282      	cmp	r2, r0
 8001794:	d13a      	bne.n	800180c <RCCEx_PLLSAI2_Config+0x94>
       ||
 8001796:	2a00      	cmp	r2, #0
 8001798:	d038      	beq.n	800180c <RCCEx_PLLSAI2_Config+0x94>
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800179a:	68db      	ldr	r3, [r3, #12]
       ||
 800179c:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800179e:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80017a2:	3301      	adds	r3, #1
       ||
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d131      	bne.n	800180c <RCCEx_PLLSAI2_Config+0x94>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80017a8:	6823      	ldr	r3, [r4, #0]
 80017aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017ae:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80017b0:	f7fe ff06 	bl	80005c0 <HAL_GetTick>
 80017b4:	4607      	mov	r7, r0

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80017b6:	6823      	ldr	r3, [r4, #0]
 80017b8:	009a      	lsls	r2, r3, #2
 80017ba:	d430      	bmi.n	800181e <RCCEx_PLLSAI2_Config+0xa6>
 80017bc:	68a8      	ldr	r0, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 80017be:	2e00      	cmp	r6, #0
 80017c0:	d034      	beq.n	800182c <RCCEx_PLLSAI2_Config+0xb4>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80017c2:	6963      	ldr	r3, [r4, #20]
 80017c4:	6929      	ldr	r1, [r5, #16]
 80017c6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80017ca:	0849      	lsrs	r1, r1, #1
 80017cc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80017d0:	3901      	subs	r1, #1
 80017d2:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 80017d6:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 80017da:	6163      	str	r3, [r4, #20]
 80017dc:	e032      	b.n	8001844 <RCCEx_PLLSAI2_Config+0xcc>
    switch(PllSai2->PLLSAI2Source)
 80017de:	2802      	cmp	r0, #2
 80017e0:	d010      	beq.n	8001804 <RCCEx_PLLSAI2_Config+0x8c>
 80017e2:	2803      	cmp	r0, #3
 80017e4:	d014      	beq.n	8001810 <RCCEx_PLLSAI2_Config+0x98>
 80017e6:	2801      	cmp	r0, #1
 80017e8:	d110      	bne.n	800180c <RCCEx_PLLSAI2_Config+0x94>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	079f      	lsls	r7, r3, #30
 80017ee:	d538      	bpl.n	8001862 <RCCEx_PLLSAI2_Config+0xea>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80017f0:	68e3      	ldr	r3, [r4, #12]
 80017f2:	686a      	ldr	r2, [r5, #4]
 80017f4:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 80017f8:	3a01      	subs	r2, #1
 80017fa:	4318      	orrs	r0, r3
 80017fc:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8001800:	60e0      	str	r0, [r4, #12]
 8001802:	e7d1      	b.n	80017a8 <RCCEx_PLLSAI2_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800180a:	d1f1      	bne.n	80017f0 <RCCEx_PLLSAI2_Config+0x78>
 800180c:	2001      	movs	r0, #1
 800180e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	0391      	lsls	r1, r2, #14
 8001814:	d4ec      	bmi.n	80017f0 <RCCEx_PLLSAI2_Config+0x78>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 800181c:	e7f5      	b.n	800180a <RCCEx_PLLSAI2_Config+0x92>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800181e:	f7fe fecf 	bl	80005c0 <HAL_GetTick>
 8001822:	1bc0      	subs	r0, r0, r7
 8001824:	2802      	cmp	r0, #2
 8001826:	d9c6      	bls.n	80017b6 <RCCEx_PLLSAI2_Config+0x3e>
        status = HAL_TIMEOUT;
 8001828:	2003      	movs	r0, #3
 800182a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800182c:	6962      	ldr	r2, [r4, #20]
 800182e:	68eb      	ldr	r3, [r5, #12]
 8001830:	f422 321f 	bic.w	r2, r2, #162816	; 0x27c00
 8001834:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001838:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800183c:	091b      	lsrs	r3, r3, #4
 800183e:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
 8001842:	6162      	str	r2, [r4, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8001844:	6823      	ldr	r3, [r4, #0]
 8001846:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800184a:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800184c:	f7fe feb8 	bl	80005c0 <HAL_GetTick>
 8001850:	4606      	mov	r6, r0

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8001852:	6823      	ldr	r3, [r4, #0]
 8001854:	009b      	lsls	r3, r3, #2
 8001856:	d505      	bpl.n	8001864 <RCCEx_PLLSAI2_Config+0xec>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8001858:	6963      	ldr	r3, [r4, #20]
 800185a:	696a      	ldr	r2, [r5, #20]
 800185c:	4313      	orrs	r3, r2
 800185e:	6163      	str	r3, [r4, #20]
 8001860:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 8001862:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8001864:	f7fe feac 	bl	80005c0 <HAL_GetTick>
 8001868:	1b80      	subs	r0, r0, r6
 800186a:	2802      	cmp	r0, #2
 800186c:	d9f1      	bls.n	8001852 <RCCEx_PLLSAI2_Config+0xda>
 800186e:	e7db      	b.n	8001828 <RCCEx_PLLSAI2_Config+0xb0>
 8001870:	40021000 	.word	0x40021000

08001874 <HAL_RCCEx_PeriphCLKConfig>:
{
 8001874:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001878:	6806      	ldr	r6, [r0, #0]
 800187a:	f416 6600 	ands.w	r6, r6, #2048	; 0x800
{
 800187e:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001880:	d024      	beq.n	80018cc <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 8001882:	6e41      	ldr	r1, [r0, #100]	; 0x64
 8001884:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 8001888:	d02c      	beq.n	80018e4 <HAL_RCCEx_PeriphCLKConfig+0x70>
 800188a:	d802      	bhi.n	8001892 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800188c:	b1c1      	cbz	r1, 80018c0 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      ret = HAL_ERROR;
 800188e:	2601      	movs	r6, #1
 8001890:	e01c      	b.n	80018cc <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 8001892:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8001896:	d00d      	beq.n	80018b4 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8001898:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 800189c:	d1f7      	bne.n	800188e <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800189e:	4a4d      	ldr	r2, [pc, #308]	; (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80018a0:	6e61      	ldr	r1, [r4, #100]	; 0x64
 80018a2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80018a6:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80018aa:	430b      	orrs	r3, r1
 80018ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 80018b0:	2600      	movs	r6, #0
 80018b2:	e00b      	b.n	80018cc <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80018b4:	4a47      	ldr	r2, [pc, #284]	; (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80018b6:	68d3      	ldr	r3, [r2, #12]
 80018b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018bc:	60d3      	str	r3, [r2, #12]
      break;
 80018be:	e7ee      	b.n	800189e <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80018c0:	3004      	adds	r0, #4
 80018c2:	f7ff fecb 	bl	800165c <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80018c6:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 80018c8:	2800      	cmp	r0, #0
 80018ca:	d0e8      	beq.n	800189e <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80018cc:	6823      	ldr	r3, [r4, #0]
 80018ce:	04d8      	lsls	r0, r3, #19
 80018d0:	d506      	bpl.n	80018e0 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch(PeriphClkInit->Sai2ClockSelection)
 80018d2:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 80018d4:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 80018d8:	d074      	beq.n	80019c4 <HAL_RCCEx_PeriphCLKConfig+0x150>
 80018da:	d808      	bhi.n	80018ee <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80018dc:	b1a9      	cbz	r1, 800190a <HAL_RCCEx_PeriphCLKConfig+0x96>
      ret = HAL_ERROR;
 80018de:	2601      	movs	r6, #1
 80018e0:	4635      	mov	r5, r6
 80018e2:	e021      	b.n	8001928 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80018e4:	2100      	movs	r1, #0
 80018e6:	3020      	adds	r0, #32
 80018e8:	f7ff ff46 	bl	8001778 <RCCEx_PLLSAI2_Config>
 80018ec:	e7eb      	b.n	80018c6 <HAL_RCCEx_PeriphCLKConfig+0x52>
    switch(PeriphClkInit->Sai2ClockSelection)
 80018ee:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 80018f2:	d004      	beq.n	80018fe <HAL_RCCEx_PeriphCLKConfig+0x8a>
 80018f4:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 80018f8:	d1f1      	bne.n	80018de <HAL_RCCEx_PeriphCLKConfig+0x6a>
 80018fa:	4635      	mov	r5, r6
 80018fc:	e009      	b.n	8001912 <HAL_RCCEx_PeriphCLKConfig+0x9e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80018fe:	4a35      	ldr	r2, [pc, #212]	; (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001900:	68d3      	ldr	r3, [r2, #12]
 8001902:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001906:	60d3      	str	r3, [r2, #12]
 8001908:	e7f7      	b.n	80018fa <HAL_RCCEx_PeriphCLKConfig+0x86>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800190a:	1d20      	adds	r0, r4, #4
 800190c:	f7ff fea6 	bl	800165c <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001910:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8001912:	2d00      	cmp	r5, #0
 8001914:	d15c      	bne.n	80019d0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001916:	4a2f      	ldr	r2, [pc, #188]	; (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001918:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 800191a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800191e:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8001922:	430b      	orrs	r3, r1
 8001924:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001928:	6823      	ldr	r3, [r4, #0]
 800192a:	0399      	lsls	r1, r3, #14
 800192c:	f140 814f 	bpl.w	8001bce <HAL_RCCEx_PeriphCLKConfig+0x35a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001930:	4f28      	ldr	r7, [pc, #160]	; (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001932:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001934:	00da      	lsls	r2, r3, #3
 8001936:	f140 8176 	bpl.w	8001c26 <HAL_RCCEx_PeriphCLKConfig+0x3b2>
    FlagStatus       pwrclkchanged = RESET;
 800193a:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800193e:	f8df 9098 	ldr.w	r9, [pc, #152]	; 80019d8 <HAL_RCCEx_PeriphCLKConfig+0x164>
 8001942:	f8d9 3000 	ldr.w	r3, [r9]
 8001946:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800194a:	f8c9 3000 	str.w	r3, [r9]
    tickstart = HAL_GetTick();
 800194e:	f7fe fe37 	bl	80005c0 <HAL_GetTick>
 8001952:	4682      	mov	sl, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001954:	f8d9 3000 	ldr.w	r3, [r9]
 8001958:	05db      	lsls	r3, r3, #23
 800195a:	d53f      	bpl.n	80019dc <HAL_RCCEx_PeriphCLKConfig+0x168>
    if(ret == HAL_OK)
 800195c:	2d00      	cmp	r5, #0
 800195e:	d144      	bne.n	80019ea <HAL_RCCEx_PeriphCLKConfig+0x176>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001960:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001964:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001968:	d015      	beq.n	8001996 <HAL_RCCEx_PeriphCLKConfig+0x122>
 800196a:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 800196e:	4293      	cmp	r3, r2
 8001970:	d011      	beq.n	8001996 <HAL_RCCEx_PeriphCLKConfig+0x122>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001972:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 8001976:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800197a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800197e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001982:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001986:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 800198a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800198e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        RCC->BDCR = tmpregister;
 8001992:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001996:	07d8      	lsls	r0, r3, #31
 8001998:	d509      	bpl.n	80019ae <HAL_RCCEx_PeriphCLKConfig+0x13a>
        tickstart = HAL_GetTick();
 800199a:	f7fe fe11 	bl	80005c0 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800199e:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80019a2:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80019a4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80019a8:	0799      	lsls	r1, r3, #30
 80019aa:	f140 8109 	bpl.w	8001bc0 <HAL_RCCEx_PeriphCLKConfig+0x34c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80019ae:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80019b2:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 80019b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80019ba:	4313      	orrs	r3, r2
 80019bc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80019c0:	4635      	mov	r5, r6
 80019c2:	e012      	b.n	80019ea <HAL_RCCEx_PeriphCLKConfig+0x176>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80019c4:	2100      	movs	r1, #0
 80019c6:	f104 0020 	add.w	r0, r4, #32
 80019ca:	f7ff fed5 	bl	8001778 <RCCEx_PLLSAI2_Config>
 80019ce:	e79f      	b.n	8001910 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 80019d0:	462e      	mov	r6, r5
 80019d2:	e7a9      	b.n	8001928 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 80019d4:	40021000 	.word	0x40021000
 80019d8:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019dc:	f7fe fdf0 	bl	80005c0 <HAL_GetTick>
 80019e0:	eba0 000a 	sub.w	r0, r0, sl
 80019e4:	2802      	cmp	r0, #2
 80019e6:	d9b5      	bls.n	8001954 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        ret = HAL_TIMEOUT;
 80019e8:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 80019ea:	f1b8 0f00 	cmp.w	r8, #0
 80019ee:	d003      	beq.n	80019f8 <HAL_RCCEx_PeriphCLKConfig+0x184>
      __HAL_RCC_PWR_CLK_DISABLE();
 80019f0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80019f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80019f6:	65bb      	str	r3, [r7, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80019f8:	6823      	ldr	r3, [r4, #0]
 80019fa:	07da      	lsls	r2, r3, #31
 80019fc:	d508      	bpl.n	8001a10 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80019fe:	4990      	ldr	r1, [pc, #576]	; (8001c40 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001a00:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001a02:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001a06:	f022 0203 	bic.w	r2, r2, #3
 8001a0a:	4302      	orrs	r2, r0
 8001a0c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001a10:	079f      	lsls	r7, r3, #30
 8001a12:	d508      	bpl.n	8001a26 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001a14:	498a      	ldr	r1, [pc, #552]	; (8001c40 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001a16:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8001a18:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001a1c:	f022 020c 	bic.w	r2, r2, #12
 8001a20:	4302      	orrs	r2, r0
 8001a22:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001a26:	075e      	lsls	r6, r3, #29
 8001a28:	d508      	bpl.n	8001a3c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001a2a:	4985      	ldr	r1, [pc, #532]	; (8001c40 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001a2c:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8001a2e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001a32:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8001a36:	4302      	orrs	r2, r0
 8001a38:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001a3c:	0718      	lsls	r0, r3, #28
 8001a3e:	d508      	bpl.n	8001a52 <HAL_RCCEx_PeriphCLKConfig+0x1de>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001a40:	497f      	ldr	r1, [pc, #508]	; (8001c40 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001a42:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8001a44:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001a48:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8001a4c:	4302      	orrs	r2, r0
 8001a4e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001a52:	06d9      	lsls	r1, r3, #27
 8001a54:	d508      	bpl.n	8001a68 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001a56:	497a      	ldr	r1, [pc, #488]	; (8001c40 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001a58:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8001a5a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001a5e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001a62:	4302      	orrs	r2, r0
 8001a64:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001a68:	069a      	lsls	r2, r3, #26
 8001a6a:	d508      	bpl.n	8001a7e <HAL_RCCEx_PeriphCLKConfig+0x20a>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001a6c:	4974      	ldr	r1, [pc, #464]	; (8001c40 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001a6e:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8001a70:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001a74:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001a78:	4302      	orrs	r2, r0
 8001a7a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001a7e:	059f      	lsls	r7, r3, #22
 8001a80:	d508      	bpl.n	8001a94 <HAL_RCCEx_PeriphCLKConfig+0x220>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001a82:	496f      	ldr	r1, [pc, #444]	; (8001c40 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001a84:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8001a86:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001a8a:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8001a8e:	4302      	orrs	r2, r0
 8001a90:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001a94:	055e      	lsls	r6, r3, #21
 8001a96:	d508      	bpl.n	8001aaa <HAL_RCCEx_PeriphCLKConfig+0x236>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001a98:	4969      	ldr	r1, [pc, #420]	; (8001c40 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001a9a:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8001a9c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001aa0:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001aa4:	4302      	orrs	r2, r0
 8001aa6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001aaa:	0658      	lsls	r0, r3, #25
 8001aac:	d508      	bpl.n	8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x24c>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001aae:	4964      	ldr	r1, [pc, #400]	; (8001c40 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001ab0:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8001ab2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001ab6:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001aba:	4302      	orrs	r2, r0
 8001abc:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001ac0:	0619      	lsls	r1, r3, #24
 8001ac2:	d508      	bpl.n	8001ad6 <HAL_RCCEx_PeriphCLKConfig+0x262>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001ac4:	495e      	ldr	r1, [pc, #376]	; (8001c40 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001ac6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001ac8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001acc:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8001ad0:	4302      	orrs	r2, r0
 8001ad2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001ad6:	05da      	lsls	r2, r3, #23
 8001ad8:	d508      	bpl.n	8001aec <HAL_RCCEx_PeriphCLKConfig+0x278>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001ada:	4959      	ldr	r1, [pc, #356]	; (8001c40 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001adc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001ade:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001ae2:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001ae6:	4302      	orrs	r2, r0
 8001ae8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001aec:	049b      	lsls	r3, r3, #18
 8001aee:	d50f      	bpl.n	8001b10 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001af0:	4a53      	ldr	r2, [pc, #332]	; (8001c40 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001af2:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8001af4:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001af8:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8001afc:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001afe:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001b02:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001b06:	d164      	bne.n	8001bd2 <HAL_RCCEx_PeriphCLKConfig+0x35e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001b08:	68d3      	ldr	r3, [r2, #12]
 8001b0a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001b0e:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8001b10:	6823      	ldr	r3, [r4, #0]
 8001b12:	031f      	lsls	r7, r3, #12
 8001b14:	d50f      	bpl.n	8001b36 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001b16:	4a4a      	ldr	r2, [pc, #296]	; (8001c40 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001b18:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8001b1a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001b1e:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8001b22:	430b      	orrs	r3, r1
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8001b24:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001b28:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8001b2c:	d15c      	bne.n	8001be8 <HAL_RCCEx_PeriphCLKConfig+0x374>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001b2e:	68d3      	ldr	r3, [r2, #12]
 8001b30:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001b34:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8001b36:	6823      	ldr	r3, [r4, #0]
 8001b38:	035e      	lsls	r6, r3, #13
 8001b3a:	d50f      	bpl.n	8001b5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001b3c:	4a40      	ldr	r2, [pc, #256]	; (8001c40 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001b3e:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8001b40:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001b44:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8001b48:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001b4a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001b4e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001b52:	d154      	bne.n	8001bfe <HAL_RCCEx_PeriphCLKConfig+0x38a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001b54:	68d3      	ldr	r3, [r2, #12]
 8001b56:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001b5a:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001b5c:	6823      	ldr	r3, [r4, #0]
 8001b5e:	0458      	lsls	r0, r3, #17
 8001b60:	d512      	bpl.n	8001b88 <HAL_RCCEx_PeriphCLKConfig+0x314>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001b62:	4937      	ldr	r1, [pc, #220]	; (8001c40 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001b64:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8001b66:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001b6a:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8001b6e:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8001b70:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001b74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8001b78:	d14c      	bne.n	8001c14 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8001b7a:	2102      	movs	r1, #2
 8001b7c:	1d20      	adds	r0, r4, #4
 8001b7e:	f7ff fd6d 	bl	800165c <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8001b82:	2800      	cmp	r0, #0
 8001b84:	bf18      	it	ne
 8001b86:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8001b88:	6822      	ldr	r2, [r4, #0]
 8001b8a:	0411      	lsls	r1, r2, #16
 8001b8c:	d508      	bpl.n	8001ba0 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8001b8e:	492c      	ldr	r1, [pc, #176]	; (8001c40 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001b90:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8001b92:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001b96:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001b9a:	4303      	orrs	r3, r0
 8001b9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8001ba0:	03d3      	lsls	r3, r2, #15
 8001ba2:	d509      	bpl.n	8001bb8 <HAL_RCCEx_PeriphCLKConfig+0x344>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8001ba4:	4a26      	ldr	r2, [pc, #152]	; (8001c40 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001ba6:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8001baa:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001bae:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001bb2:	430b      	orrs	r3, r1
 8001bb4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8001bb8:	4628      	mov	r0, r5
 8001bba:	b002      	add	sp, #8
 8001bbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bc0:	f7fe fcfe 	bl	80005c0 <HAL_GetTick>
 8001bc4:	1b40      	subs	r0, r0, r5
 8001bc6:	4548      	cmp	r0, r9
 8001bc8:	f67f aeec 	bls.w	80019a4 <HAL_RCCEx_PeriphCLKConfig+0x130>
 8001bcc:	e70c      	b.n	80019e8 <HAL_RCCEx_PeriphCLKConfig+0x174>
 8001bce:	4635      	mov	r5, r6
 8001bd0:	e712      	b.n	80019f8 <HAL_RCCEx_PeriphCLKConfig+0x184>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8001bd2:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8001bd6:	d19b      	bne.n	8001b10 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001bd8:	2101      	movs	r1, #1
 8001bda:	1d20      	adds	r0, r4, #4
 8001bdc:	f7ff fd3e 	bl	800165c <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 8001be0:	2800      	cmp	r0, #0
 8001be2:	bf18      	it	ne
 8001be4:	4605      	movne	r5, r0
 8001be6:	e793      	b.n	8001b10 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8001be8:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8001bec:	d1a3      	bne.n	8001b36 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001bee:	2101      	movs	r1, #1
 8001bf0:	1d20      	adds	r0, r4, #4
 8001bf2:	f7ff fd33 	bl	800165c <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8001bf6:	2800      	cmp	r0, #0
 8001bf8:	bf18      	it	ne
 8001bfa:	4605      	movne	r5, r0
 8001bfc:	e79b      	b.n	8001b36 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8001bfe:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8001c02:	d1ab      	bne.n	8001b5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001c04:	2101      	movs	r1, #1
 8001c06:	1d20      	adds	r0, r4, #4
 8001c08:	f7ff fd28 	bl	800165c <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8001c0c:	2800      	cmp	r0, #0
 8001c0e:	bf18      	it	ne
 8001c10:	4605      	movne	r5, r0
 8001c12:	e7a3      	b.n	8001b5c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8001c14:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8001c18:	d1b6      	bne.n	8001b88 <HAL_RCCEx_PeriphCLKConfig+0x314>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8001c1a:	2102      	movs	r1, #2
 8001c1c:	f104 0020 	add.w	r0, r4, #32
 8001c20:	f7ff fdaa 	bl	8001778 <RCCEx_PLLSAI2_Config>
 8001c24:	e7ad      	b.n	8001b82 <HAL_RCCEx_PeriphCLKConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c26:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001c28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c2c:	65bb      	str	r3, [r7, #88]	; 0x58
 8001c2e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001c30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c34:	9301      	str	r3, [sp, #4]
 8001c36:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001c38:	f04f 0801 	mov.w	r8, #1
 8001c3c:	e67f      	b.n	800193e <HAL_RCCEx_PeriphCLKConfig+0xca>
 8001c3e:	bf00      	nop
 8001c40:	40021000 	.word	0x40021000

08001c44 <HAL_RCCEx_EnableMSIPLLMode>:
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8001c44:	4a02      	ldr	r2, [pc, #8]	; (8001c50 <HAL_RCCEx_EnableMSIPLLMode+0xc>)
 8001c46:	6813      	ldr	r3, [r2, #0]
 8001c48:	f043 0304 	orr.w	r3, r3, #4
 8001c4c:	6013      	str	r3, [r2, #0]
 8001c4e:	4770      	bx	lr
 8001c50:	40021000 	.word	0x40021000

08001c54 <SPI_WaitFifoStateUntilTimeout.part.1>:
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001c54:	6803      	ldr	r3, [r0, #0]
 8001c56:	685a      	ldr	r2, [r3, #4]
 8001c58:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001c5c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001c5e:	6842      	ldr	r2, [r0, #4]
 8001c60:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8001c64:	d10a      	bne.n	8001c7c <SPI_WaitFifoStateUntilTimeout.part.1+0x28>
 8001c66:	6882      	ldr	r2, [r0, #8]
 8001c68:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001c6c:	d002      	beq.n	8001c74 <SPI_WaitFifoStateUntilTimeout.part.1+0x20>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001c6e:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8001c72:	d103      	bne.n	8001c7c <SPI_WaitFifoStateUntilTimeout.part.1+0x28>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001c74:	681a      	ldr	r2, [r3, #0]
 8001c76:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001c7a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001c7c:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8001c7e:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8001c82:	d107      	bne.n	8001c94 <SPI_WaitFifoStateUntilTimeout.part.1+0x40>
        {
          SPI_RESET_CRC(hspi);
 8001c84:	681a      	ldr	r2, [r3, #0]
 8001c86:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001c8a:	601a      	str	r2, [r3, #0]
 8001c8c:	681a      	ldr	r2, [r3, #0]
 8001c8e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001c92:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001c94:	2301      	movs	r3, #1
 8001c96:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
      }
    }
  }

  return HAL_OK;
}
 8001ca0:	2003      	movs	r0, #3
 8001ca2:	4770      	bx	lr

08001ca4 <SPI_WaitFlagStateUntilTimeout.constprop.10>:
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8001ca4:	b570      	push	{r4, r5, r6, lr}
 8001ca6:	4604      	mov	r4, r0
 8001ca8:	460d      	mov	r5, r1
 8001caa:	4616      	mov	r6, r2
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001cac:	6823      	ldr	r3, [r4, #0]
 8001cae:	6898      	ldr	r0, [r3, #8]
 8001cb0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8001cb4:	d100      	bne.n	8001cb8 <SPI_WaitFlagStateUntilTimeout.constprop.10+0x14>
}
 8001cb6:	bd70      	pop	{r4, r5, r6, pc}
    if (Timeout != HAL_MAX_DELAY)
 8001cb8:	1c6a      	adds	r2, r5, #1
 8001cba:	d0f8      	beq.n	8001cae <SPI_WaitFlagStateUntilTimeout.constprop.10+0xa>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8001cbc:	f7fe fc80 	bl	80005c0 <HAL_GetTick>
 8001cc0:	1b80      	subs	r0, r0, r6
 8001cc2:	4285      	cmp	r5, r0
 8001cc4:	d8f2      	bhi.n	8001cac <SPI_WaitFlagStateUntilTimeout.constprop.10+0x8>
 8001cc6:	4620      	mov	r0, r4
}
 8001cc8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8001ccc:	f7ff bfc2 	b.w	8001c54 <SPI_WaitFifoStateUntilTimeout.part.1>

08001cd0 <SPI_WaitFifoStateUntilTimeout.constprop.11>:
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8001cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001cd2:	4605      	mov	r5, r0
 8001cd4:	460c      	mov	r4, r1
 8001cd6:	4616      	mov	r6, r2
 8001cd8:	461f      	mov	r7, r3
  while ((hspi->Instance->SR & Fifo) != State)
 8001cda:	6829      	ldr	r1, [r5, #0]
 8001cdc:	6888      	ldr	r0, [r1, #8]
 8001cde:	4020      	ands	r0, r4
 8001ce0:	d100      	bne.n	8001ce4 <SPI_WaitFifoStateUntilTimeout.constprop.11+0x14>
}
 8001ce2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8001ce4:	f5b4 6fc0 	cmp.w	r4, #1536	; 0x600
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8001ce8:	bf08      	it	eq
 8001cea:	7b0b      	ldrbeq	r3, [r1, #12]
    if (Timeout != HAL_MAX_DELAY)
 8001cec:	1c73      	adds	r3, r6, #1
 8001cee:	d0f5      	beq.n	8001cdc <SPI_WaitFifoStateUntilTimeout.constprop.11+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8001cf0:	f7fe fc66 	bl	80005c0 <HAL_GetTick>
 8001cf4:	1bc0      	subs	r0, r0, r7
 8001cf6:	4286      	cmp	r6, r0
 8001cf8:	d8ef      	bhi.n	8001cda <SPI_WaitFifoStateUntilTimeout.constprop.11+0xa>
 8001cfa:	4628      	mov	r0, r5
}
 8001cfc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8001d00:	f7ff bfa8 	b.w	8001c54 <SPI_WaitFifoStateUntilTimeout.part.1>

08001d04 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001d04:	b570      	push	{r4, r5, r6, lr}
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001d06:	4613      	mov	r3, r2
{
 8001d08:	460d      	mov	r5, r1
 8001d0a:	4616      	mov	r6, r2
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001d0c:	460a      	mov	r2, r1
 8001d0e:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
{
 8001d12:	4604      	mov	r4, r0
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001d14:	f7ff ffdc 	bl	8001cd0 <SPI_WaitFifoStateUntilTimeout.constprop.11>
 8001d18:	b128      	cbz	r0, 8001d26 <SPI_EndRxTxTransaction+0x22>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001d1a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001d1c:	f043 0320 	orr.w	r3, r3, #32
 8001d20:	6623      	str	r3, [r4, #96]	; 0x60
      return HAL_TIMEOUT;
 8001d22:	2003      	movs	r0, #3
 8001d24:	e00f      	b.n	8001d46 <SPI_EndRxTxTransaction+0x42>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001d26:	4632      	mov	r2, r6
 8001d28:	4629      	mov	r1, r5
 8001d2a:	4620      	mov	r0, r4
 8001d2c:	f7ff ffba 	bl	8001ca4 <SPI_WaitFlagStateUntilTimeout.constprop.10>
 8001d30:	2800      	cmp	r0, #0
 8001d32:	d1f2      	bne.n	8001d1a <SPI_EndRxTxTransaction+0x16>
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001d34:	4633      	mov	r3, r6
 8001d36:	462a      	mov	r2, r5
 8001d38:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001d3c:	4620      	mov	r0, r4
 8001d3e:	f7ff ffc7 	bl	8001cd0 <SPI_WaitFifoStateUntilTimeout.constprop.11>
 8001d42:	2800      	cmp	r0, #0
 8001d44:	d1e9      	bne.n	8001d1a <SPI_EndRxTxTransaction+0x16>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 8001d46:	bd70      	pop	{r4, r5, r6, pc}

08001d48 <SPI_EndRxTransaction>:
{
 8001d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001d4a:	6843      	ldr	r3, [r0, #4]
 8001d4c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
{
 8001d50:	4604      	mov	r4, r0
 8001d52:	460e      	mov	r6, r1
 8001d54:	4617      	mov	r7, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001d56:	d10b      	bne.n	8001d70 <SPI_EndRxTransaction+0x28>
 8001d58:	6883      	ldr	r3, [r0, #8]
 8001d5a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d5e:	d002      	beq.n	8001d66 <SPI_EndRxTransaction+0x1e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001d60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d64:	d104      	bne.n	8001d70 <SPI_EndRxTransaction+0x28>
    __HAL_SPI_DISABLE(hspi);
 8001d66:	6823      	ldr	r3, [r4, #0]
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001d6e:	601a      	str	r2, [r3, #0]
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001d70:	463a      	mov	r2, r7
 8001d72:	4631      	mov	r1, r6
 8001d74:	4620      	mov	r0, r4
 8001d76:	f7ff ff95 	bl	8001ca4 <SPI_WaitFlagStateUntilTimeout.constprop.10>
 8001d7a:	4605      	mov	r5, r0
 8001d7c:	b128      	cbz	r0, 8001d8a <SPI_EndRxTransaction+0x42>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001d7e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001d80:	f043 0320 	orr.w	r3, r3, #32
 8001d84:	6623      	str	r3, [r4, #96]	; 0x60
      return HAL_TIMEOUT;
 8001d86:	2503      	movs	r5, #3
 8001d88:	e013      	b.n	8001db2 <SPI_EndRxTransaction+0x6a>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001d8a:	6863      	ldr	r3, [r4, #4]
 8001d8c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001d90:	d10f      	bne.n	8001db2 <SPI_EndRxTransaction+0x6a>
 8001d92:	68a3      	ldr	r3, [r4, #8]
 8001d94:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d98:	d002      	beq.n	8001da0 <SPI_EndRxTransaction+0x58>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001d9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d9e:	d108      	bne.n	8001db2 <SPI_EndRxTransaction+0x6a>
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001da0:	463b      	mov	r3, r7
 8001da2:	4632      	mov	r2, r6
 8001da4:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001da8:	4620      	mov	r0, r4
 8001daa:	f7ff ff91 	bl	8001cd0 <SPI_WaitFifoStateUntilTimeout.constprop.11>
 8001dae:	2800      	cmp	r0, #0
 8001db0:	d1e5      	bne.n	8001d7e <SPI_EndRxTransaction+0x36>
}
 8001db2:	4628      	mov	r0, r5
 8001db4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001db6 <HAL_SPI_Init>:
{
 8001db6:	b570      	push	{r4, r5, r6, lr}
  if (hspi == NULL)
 8001db8:	4604      	mov	r4, r0
 8001dba:	2800      	cmp	r0, #0
 8001dbc:	d04a      	beq.n	8001e54 <HAL_SPI_Init+0x9e>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8001dc2:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
 8001dc6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001dca:	b91b      	cbnz	r3, 8001dd4 <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8001dcc:	f880 205c 	strb.w	r2, [r0, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8001dd0:	f003 fa42 	bl	8005258 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8001dd4:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 8001dd6:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8001dd8:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 8001ddc:	680b      	ldr	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001dde:	68e2      	ldr	r2, [r4, #12]
  __HAL_SPI_DISABLE(hspi);
 8001de0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001de4:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 8001de8:	600b      	str	r3, [r1, #0]
 8001dea:	f04f 0300 	mov.w	r3, #0
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001dee:	d92e      	bls.n	8001e4e <HAL_SPI_Init+0x98>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001df0:	4618      	mov	r0, r3
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001df2:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001df6:	bf18      	it	ne
 8001df8:	62a3      	strne	r3, [r4, #40]	; 0x28
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8001dfa:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001dfc:	b92b      	cbnz	r3, 8001e0a <HAL_SPI_Init+0x54>
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001dfe:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8001e02:	bf8c      	ite	hi
 8001e04:	2302      	movhi	r3, #2
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8001e06:	2301      	movls	r3, #1
 8001e08:	6323      	str	r3, [r4, #48]	; 0x30
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8001e0a:	68a6      	ldr	r6, [r4, #8]
 8001e0c:	6863      	ldr	r3, [r4, #4]
 8001e0e:	69a5      	ldr	r5, [r4, #24]
 8001e10:	4333      	orrs	r3, r6
 8001e12:	6926      	ldr	r6, [r4, #16]
 8001e14:	4333      	orrs	r3, r6
 8001e16:	6966      	ldr	r6, [r4, #20]
 8001e18:	4333      	orrs	r3, r6
 8001e1a:	69e6      	ldr	r6, [r4, #28]
 8001e1c:	4333      	orrs	r3, r6
 8001e1e:	6a26      	ldr	r6, [r4, #32]
 8001e20:	4333      	orrs	r3, r6
 8001e22:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8001e24:	4333      	orrs	r3, r6
 8001e26:	f405 7600 	and.w	r6, r5, #512	; 0x200
 8001e2a:	4333      	orrs	r3, r6
 8001e2c:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8001e2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001e30:	431a      	orrs	r2, r3
 8001e32:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001e34:	0c2d      	lsrs	r5, r5, #16
 8001e36:	431a      	orrs	r2, r3
 8001e38:	f005 0504 	and.w	r5, r5, #4
 8001e3c:	432a      	orrs	r2, r5
 8001e3e:	4302      	orrs	r2, r0
  hspi->State     = HAL_SPI_STATE_READY;
 8001e40:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001e42:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8001e44:	604a      	str	r2, [r1, #4]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001e46:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001e48:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  return HAL_OK;
 8001e4c:	bd70      	pop	{r4, r5, r6, pc}
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001e4e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001e52:	e7d0      	b.n	8001df6 <HAL_SPI_Init+0x40>
    return HAL_ERROR;
 8001e54:	2001      	movs	r0, #1
}
 8001e56:	bd70      	pop	{r4, r5, r6, pc}

08001e58 <HAL_SPI_DeInit>:
{
 8001e58:	b510      	push	{r4, lr}
  if (hspi == NULL)
 8001e5a:	4604      	mov	r4, r0
 8001e5c:	b180      	cbz	r0, 8001e80 <HAL_SPI_DeInit+0x28>
  __HAL_SPI_DISABLE(hspi);
 8001e5e:	6802      	ldr	r2, [r0, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8001e60:	2302      	movs	r3, #2
 8001e62:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 8001e66:	6813      	ldr	r3, [r2, #0]
 8001e68:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001e6c:	6013      	str	r3, [r2, #0]
  HAL_SPI_MspDeInit(hspi);
 8001e6e:	f003 fa19 	bl	80052a4 <HAL_SPI_MspDeInit>
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001e72:	2000      	movs	r0, #0
 8001e74:	6620      	str	r0, [r4, #96]	; 0x60
  __HAL_UNLOCK(hspi);
 8001e76:	f884 005c 	strb.w	r0, [r4, #92]	; 0x5c
  hspi->State = HAL_SPI_STATE_RESET;
 8001e7a:	f884 005d 	strb.w	r0, [r4, #93]	; 0x5d
  return HAL_OK;
 8001e7e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001e80:	2001      	movs	r0, #1
}
 8001e82:	bd10      	pop	{r4, pc}

08001e84 <HAL_SPI_Transmit>:
{
 8001e84:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8001e88:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8001e8a:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 8001e8e:	2b01      	cmp	r3, #1
{
 8001e90:	4604      	mov	r4, r0
 8001e92:	460d      	mov	r5, r1
 8001e94:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 8001e96:	f000 80b1 	beq.w	8001ffc <HAL_SPI_Transmit+0x178>
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  tickstart = HAL_GetTick();
 8001ea0:	f7fe fb8e 	bl	80005c0 <HAL_GetTick>
 8001ea4:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8001ea6:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
 8001eaa:	b2c0      	uxtb	r0, r0
 8001eac:	2801      	cmp	r0, #1
 8001eae:	f040 80a3 	bne.w	8001ff8 <HAL_SPI_Transmit+0x174>
  if ((pData == NULL) || (Size == 0U))
 8001eb2:	2d00      	cmp	r5, #0
 8001eb4:	d05f      	beq.n	8001f76 <HAL_SPI_Transmit+0xf2>
 8001eb6:	f1b8 0f00 	cmp.w	r8, #0
 8001eba:	d05c      	beq.n	8001f76 <HAL_SPI_Transmit+0xf2>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001ebc:	2303      	movs	r3, #3
 8001ebe:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001ec2:	2000      	movs	r0, #0
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001ec4:	68a3      	ldr	r3, [r4, #8]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001ec6:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001ec8:	6420      	str	r0, [r4, #64]	; 0x40
  hspi->TxXferCount = Size;
 8001eca:	f8a4 803e 	strh.w	r8, [r4, #62]	; 0x3e
  hspi->RxXferSize  = 0U;
 8001ece:	f8a4 0044 	strh.w	r0, [r4, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8001ed2:	f8a4 0046 	strh.w	r0, [r4, #70]	; 0x46
  hspi->TxISR       = NULL;
 8001ed6:	6520      	str	r0, [r4, #80]	; 0x50
  hspi->RxISR       = NULL;
 8001ed8:	64e0      	str	r0, [r4, #76]	; 0x4c
 8001eda:	6820      	ldr	r0, [r4, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001edc:	63a5      	str	r5, [r4, #56]	; 0x38
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001ede:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    SPI_1LINE_TX(hspi);
 8001ee2:	bf08      	it	eq
 8001ee4:	6803      	ldreq	r3, [r0, #0]
  hspi->TxXferSize  = Size;
 8001ee6:	f8a4 803c 	strh.w	r8, [r4, #60]	; 0x3c
    SPI_1LINE_TX(hspi);
 8001eea:	bf04      	itt	eq
 8001eec:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
 8001ef0:	6003      	streq	r3, [r0, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001ef2:	6803      	ldr	r3, [r0, #0]
 8001ef4:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 8001ef6:	bf5e      	ittt	pl
 8001ef8:	6803      	ldrpl	r3, [r0, #0]
 8001efa:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 8001efe:	6003      	strpl	r3, [r0, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001f00:	68e3      	ldr	r3, [r4, #12]
 8001f02:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001f06:	6863      	ldr	r3, [r4, #4]
 8001f08:	d93e      	bls.n	8001f88 <HAL_SPI_Transmit+0x104>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001f0a:	b113      	cbz	r3, 8001f12 <HAL_SPI_Transmit+0x8e>
 8001f0c:	f1b8 0f01 	cmp.w	r8, #1
 8001f10:	d107      	bne.n	8001f22 <HAL_SPI_Transmit+0x9e>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001f12:	f835 3b02 	ldrh.w	r3, [r5], #2
 8001f16:	60c3      	str	r3, [r0, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001f18:	63a5      	str	r5, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8001f1a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001f1c:	3b01      	subs	r3, #1
 8001f1e:	b29b      	uxth	r3, r3
 8001f20:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 8001f22:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001f24:	b29b      	uxth	r3, r3
 8001f26:	b9a3      	cbnz	r3, 8001f52 <HAL_SPI_Transmit+0xce>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001f28:	463a      	mov	r2, r7
 8001f2a:	4631      	mov	r1, r6
 8001f2c:	4620      	mov	r0, r4
 8001f2e:	f7ff fee9 	bl	8001d04 <SPI_EndRxTxTransaction>
 8001f32:	2800      	cmp	r0, #0
 8001f34:	d15d      	bne.n	8001ff2 <HAL_SPI_Transmit+0x16e>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001f36:	68a3      	ldr	r3, [r4, #8]
 8001f38:	b933      	cbnz	r3, 8001f48 <HAL_SPI_Transmit+0xc4>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001f3a:	9301      	str	r3, [sp, #4]
 8001f3c:	6823      	ldr	r3, [r4, #0]
 8001f3e:	68da      	ldr	r2, [r3, #12]
 8001f40:	9201      	str	r2, [sp, #4]
 8001f42:	689b      	ldr	r3, [r3, #8]
 8001f44:	9301      	str	r3, [sp, #4]
 8001f46:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001f48:	6e20      	ldr	r0, [r4, #96]	; 0x60
    errorcode = HAL_BUSY;
 8001f4a:	3000      	adds	r0, #0
 8001f4c:	bf18      	it	ne
 8001f4e:	2001      	movne	r0, #1
 8001f50:	e011      	b.n	8001f76 <HAL_SPI_Transmit+0xf2>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001f52:	6822      	ldr	r2, [r4, #0]
 8001f54:	6893      	ldr	r3, [r2, #8]
 8001f56:	0798      	lsls	r0, r3, #30
 8001f58:	d505      	bpl.n	8001f66 <HAL_SPI_Transmit+0xe2>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001f5a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001f5c:	f833 1b02 	ldrh.w	r1, [r3], #2
 8001f60:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001f62:	63a3      	str	r3, [r4, #56]	; 0x38
 8001f64:	e7d9      	b.n	8001f1a <HAL_SPI_Transmit+0x96>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001f66:	f7fe fb2b 	bl	80005c0 <HAL_GetTick>
 8001f6a:	1bc0      	subs	r0, r0, r7
 8001f6c:	42b0      	cmp	r0, r6
 8001f6e:	d3d8      	bcc.n	8001f22 <HAL_SPI_Transmit+0x9e>
 8001f70:	1c71      	adds	r1, r6, #1
 8001f72:	d0d6      	beq.n	8001f22 <HAL_SPI_Transmit+0x9e>
          errorcode = HAL_TIMEOUT;
 8001f74:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8001f76:	2301      	movs	r3, #1
 8001f78:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 8001f82:	b002      	add	sp, #8
 8001f84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001f88:	b113      	cbz	r3, 8001f90 <HAL_SPI_Transmit+0x10c>
 8001f8a:	f1b8 0f01 	cmp.w	r8, #1
 8001f8e:	d113      	bne.n	8001fb8 <HAL_SPI_Transmit+0x134>
      if (hspi->TxXferCount > 1U)
 8001f90:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001f92:	b29b      	uxth	r3, r3
 8001f94:	2b01      	cmp	r3, #1
 8001f96:	d906      	bls.n	8001fa6 <HAL_SPI_Transmit+0x122>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001f98:	f835 3b02 	ldrh.w	r3, [r5], #2
 8001f9c:	60c3      	str	r3, [r0, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001f9e:	63a5      	str	r5, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8001fa0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001fa2:	3b02      	subs	r3, #2
 8001fa4:	e006      	b.n	8001fb4 <HAL_SPI_Transmit+0x130>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001fa6:	782b      	ldrb	r3, [r5, #0]
 8001fa8:	7303      	strb	r3, [r0, #12]
        hspi->pTxBuffPtr ++;
 8001faa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001fac:	3301      	adds	r3, #1
 8001fae:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8001fb0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001fb2:	3b01      	subs	r3, #1
 8001fb4:	b29b      	uxth	r3, r3
 8001fb6:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 8001fb8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001fba:	b29b      	uxth	r3, r3
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d0b3      	beq.n	8001f28 <HAL_SPI_Transmit+0xa4>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001fc0:	6823      	ldr	r3, [r4, #0]
 8001fc2:	689a      	ldr	r2, [r3, #8]
 8001fc4:	0792      	lsls	r2, r2, #30
 8001fc6:	d50c      	bpl.n	8001fe2 <HAL_SPI_Transmit+0x15e>
        if (hspi->TxXferCount > 1U)
 8001fc8:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8001fca:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001fcc:	b292      	uxth	r2, r2
 8001fce:	2a01      	cmp	r2, #1
 8001fd0:	d904      	bls.n	8001fdc <HAL_SPI_Transmit+0x158>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001fd2:	f830 2b02 	ldrh.w	r2, [r0], #2
 8001fd6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8001fd8:	63a0      	str	r0, [r4, #56]	; 0x38
 8001fda:	e7e1      	b.n	8001fa0 <HAL_SPI_Transmit+0x11c>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001fdc:	7802      	ldrb	r2, [r0, #0]
 8001fde:	731a      	strb	r2, [r3, #12]
 8001fe0:	e7e3      	b.n	8001faa <HAL_SPI_Transmit+0x126>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001fe2:	f7fe faed 	bl	80005c0 <HAL_GetTick>
 8001fe6:	1bc0      	subs	r0, r0, r7
 8001fe8:	4286      	cmp	r6, r0
 8001fea:	d8e5      	bhi.n	8001fb8 <HAL_SPI_Transmit+0x134>
 8001fec:	1c73      	adds	r3, r6, #1
 8001fee:	d0e3      	beq.n	8001fb8 <HAL_SPI_Transmit+0x134>
 8001ff0:	e7c0      	b.n	8001f74 <HAL_SPI_Transmit+0xf0>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001ff2:	2320      	movs	r3, #32
 8001ff4:	6623      	str	r3, [r4, #96]	; 0x60
 8001ff6:	e79e      	b.n	8001f36 <HAL_SPI_Transmit+0xb2>
    errorcode = HAL_BUSY;
 8001ff8:	2002      	movs	r0, #2
 8001ffa:	e7bc      	b.n	8001f76 <HAL_SPI_Transmit+0xf2>
  __HAL_LOCK(hspi);
 8001ffc:	2002      	movs	r0, #2
 8001ffe:	e7c0      	b.n	8001f82 <HAL_SPI_Transmit+0xfe>

08002000 <HAL_SPI_TransmitReceive>:
{
 8002000:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002004:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8002006:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
{
 800200a:	9f08      	ldr	r7, [sp, #32]
  __HAL_LOCK(hspi);
 800200c:	2b01      	cmp	r3, #1
{
 800200e:	4604      	mov	r4, r0
 8002010:	460d      	mov	r5, r1
 8002012:	4691      	mov	r9, r2
  __HAL_LOCK(hspi);
 8002014:	f000 8115 	beq.w	8002242 <HAL_SPI_TransmitReceive+0x242>
 8002018:	2301      	movs	r3, #1
 800201a:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  tickstart = HAL_GetTick();
 800201e:	f7fe facf 	bl	80005c0 <HAL_GetTick>
  tmp_state           = hspi->State;
 8002022:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  tmp_mode            = hspi->Init.Mode;
 8002026:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 8002028:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800202a:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 800202c:	4680      	mov	r8, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800202e:	d00a      	beq.n	8002046 <HAL_SPI_TransmitReceive+0x46>
 8002030:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 8002034:	f040 8103 	bne.w	800223e <HAL_SPI_TransmitReceive+0x23e>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002038:	68a0      	ldr	r0, [r4, #8]
 800203a:	2800      	cmp	r0, #0
 800203c:	f040 80ff 	bne.w	800223e <HAL_SPI_TransmitReceive+0x23e>
 8002040:	2b04      	cmp	r3, #4
 8002042:	f040 80fc 	bne.w	800223e <HAL_SPI_TransmitReceive+0x23e>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002046:	2d00      	cmp	r5, #0
 8002048:	d049      	beq.n	80020de <HAL_SPI_TransmitReceive+0xde>
 800204a:	f1b9 0f00 	cmp.w	r9, #0
 800204e:	d046      	beq.n	80020de <HAL_SPI_TransmitReceive+0xde>
 8002050:	2e00      	cmp	r6, #0
 8002052:	d044      	beq.n	80020de <HAL_SPI_TransmitReceive+0xde>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002054:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002058:	68e2      	ldr	r2, [r4, #12]
 800205a:	6820      	ldr	r0, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800205c:	f8c4 9040 	str.w	r9, [r4, #64]	; 0x40
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002060:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002062:	bf1c      	itt	ne
 8002064:	2305      	movne	r3, #5
 8002066:	f884 305d 	strbne.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800206a:	2300      	movs	r3, #0
 800206c:	6623      	str	r3, [r4, #96]	; 0x60
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800206e:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
  hspi->RxXferCount = Size;
 8002072:	f8a4 6046 	strh.w	r6, [r4, #70]	; 0x46
  hspi->TxXferCount = Size;
 8002076:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8002078:	64e3      	str	r3, [r4, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800207a:	6523      	str	r3, [r4, #80]	; 0x50
  hspi->RxXferSize  = Size;
 800207c:	f8a4 6044 	strh.w	r6, [r4, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002080:	63a5      	str	r5, [r4, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8002082:	87a6      	strh	r6, [r4, #60]	; 0x3c
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002084:	6843      	ldr	r3, [r0, #4]
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002086:	d801      	bhi.n	800208c <HAL_SPI_TransmitReceive+0x8c>
 8002088:	2e01      	cmp	r6, #1
 800208a:	d92a      	bls.n	80020e2 <HAL_SPI_TransmitReceive+0xe2>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800208c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002090:	6043      	str	r3, [r0, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002092:	6803      	ldr	r3, [r0, #0]
 8002094:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 8002096:	bf5e      	ittt	pl
 8002098:	6803      	ldrpl	r3, [r0, #0]
 800209a:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 800209e:	6003      	strpl	r3, [r0, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80020a0:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
 80020a4:	d956      	bls.n	8002154 <HAL_SPI_TransmitReceive+0x154>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80020a6:	b109      	cbz	r1, 80020ac <HAL_SPI_TransmitReceive+0xac>
 80020a8:	2e01      	cmp	r6, #1
 80020aa:	d107      	bne.n	80020bc <HAL_SPI_TransmitReceive+0xbc>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80020ac:	f835 3b02 	ldrh.w	r3, [r5], #2
 80020b0:	60c3      	str	r3, [r0, #12]
      hspi->TxXferCount--;
 80020b2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80020b4:	63a5      	str	r5, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 80020b6:	3b01      	subs	r3, #1
 80020b8:	b29b      	uxth	r3, r3
 80020ba:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 80020bc:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80020be:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80020c0:	b29b      	uxth	r3, r3
 80020c2:	b98b      	cbnz	r3, 80020e8 <HAL_SPI_TransmitReceive+0xe8>
 80020c4:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80020c8:	b29b      	uxth	r3, r3
 80020ca:	b96b      	cbnz	r3, 80020e8 <HAL_SPI_TransmitReceive+0xe8>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80020cc:	4642      	mov	r2, r8
 80020ce:	4639      	mov	r1, r7
 80020d0:	4620      	mov	r0, r4
 80020d2:	f7ff fe17 	bl	8001d04 <SPI_EndRxTxTransaction>
 80020d6:	2800      	cmp	r0, #0
 80020d8:	d034      	beq.n	8002144 <HAL_SPI_TransmitReceive+0x144>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80020da:	2320      	movs	r3, #32
 80020dc:	6623      	str	r3, [r4, #96]	; 0x60
    errorcode = HAL_ERROR;
 80020de:	2001      	movs	r0, #1
 80020e0:	e030      	b.n	8002144 <HAL_SPI_TransmitReceive+0x144>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80020e2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80020e6:	e7d3      	b.n	8002090 <HAL_SPI_TransmitReceive+0x90>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80020e8:	6822      	ldr	r2, [r4, #0]
 80020ea:	6893      	ldr	r3, [r2, #8]
 80020ec:	0799      	lsls	r1, r3, #30
 80020ee:	d50d      	bpl.n	800210c <HAL_SPI_TransmitReceive+0x10c>
 80020f0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80020f2:	b29b      	uxth	r3, r3
 80020f4:	b153      	cbz	r3, 800210c <HAL_SPI_TransmitReceive+0x10c>
 80020f6:	b14d      	cbz	r5, 800210c <HAL_SPI_TransmitReceive+0x10c>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80020f8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80020fa:	f833 1b02 	ldrh.w	r1, [r3], #2
 80020fe:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002100:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8002102:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002104:	3b01      	subs	r3, #1
 8002106:	b29b      	uxth	r3, r3
 8002108:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 800210a:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800210c:	6893      	ldr	r3, [r2, #8]
 800210e:	07db      	lsls	r3, r3, #31
 8002110:	d50f      	bpl.n	8002132 <HAL_SPI_TransmitReceive+0x132>
 8002112:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8002116:	b29b      	uxth	r3, r3
 8002118:	b15b      	cbz	r3, 8002132 <HAL_SPI_TransmitReceive+0x132>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800211a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800211c:	68d2      	ldr	r2, [r2, #12]
 800211e:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002122:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8002124:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8002128:	3b01      	subs	r3, #1
 800212a:	b29b      	uxth	r3, r3
 800212c:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
        txallowed = 1U;
 8002130:	2501      	movs	r5, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002132:	f7fe fa45 	bl	80005c0 <HAL_GetTick>
 8002136:	eba0 0008 	sub.w	r0, r0, r8
 800213a:	4287      	cmp	r7, r0
 800213c:	d8bf      	bhi.n	80020be <HAL_SPI_TransmitReceive+0xbe>
 800213e:	1c7e      	adds	r6, r7, #1
 8002140:	d0bd      	beq.n	80020be <HAL_SPI_TransmitReceive+0xbe>
        errorcode = HAL_TIMEOUT;
 8002142:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8002144:	2301      	movs	r3, #1
 8002146:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800214a:	2300      	movs	r3, #0
 800214c:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
 8002150:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002154:	b109      	cbz	r1, 800215a <HAL_SPI_TransmitReceive+0x15a>
 8002156:	2e01      	cmp	r6, #1
 8002158:	d10b      	bne.n	8002172 <HAL_SPI_TransmitReceive+0x172>
      if (hspi->TxXferCount > 1U)
 800215a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800215c:	b29b      	uxth	r3, r3
 800215e:	2b01      	cmp	r3, #1
 8002160:	d951      	bls.n	8002206 <HAL_SPI_TransmitReceive+0x206>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002162:	f835 3b02 	ldrh.w	r3, [r5], #2
 8002166:	60c3      	str	r3, [r0, #12]
        hspi->TxXferCount -= 2U;
 8002168:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800216a:	63a5      	str	r5, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800216c:	3b02      	subs	r3, #2
        hspi->TxXferCount--;
 800216e:	b29b      	uxth	r3, r3
 8002170:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8002172:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002174:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002176:	b29b      	uxth	r3, r3
 8002178:	b923      	cbnz	r3, 8002184 <HAL_SPI_TransmitReceive+0x184>
 800217a:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800217e:	b29b      	uxth	r3, r3
 8002180:	2b00      	cmp	r3, #0
 8002182:	d0a3      	beq.n	80020cc <HAL_SPI_TransmitReceive+0xcc>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002184:	6822      	ldr	r2, [r4, #0]
 8002186:	6893      	ldr	r3, [r2, #8]
 8002188:	0798      	lsls	r0, r3, #30
 800218a:	d511      	bpl.n	80021b0 <HAL_SPI_TransmitReceive+0x1b0>
 800218c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800218e:	b29b      	uxth	r3, r3
 8002190:	b173      	cbz	r3, 80021b0 <HAL_SPI_TransmitReceive+0x1b0>
 8002192:	b16d      	cbz	r5, 80021b0 <HAL_SPI_TransmitReceive+0x1b0>
        if (hspi->TxXferCount > 1U)
 8002194:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002196:	b29b      	uxth	r3, r3
 8002198:	2b01      	cmp	r3, #1
 800219a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800219c:	d93b      	bls.n	8002216 <HAL_SPI_TransmitReceive+0x216>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800219e:	f833 1b02 	ldrh.w	r1, [r3], #2
 80021a2:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80021a4:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80021a6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80021a8:	3b02      	subs	r3, #2
          hspi->TxXferCount--;
 80021aa:	b29b      	uxth	r3, r3
 80021ac:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 80021ae:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80021b0:	6822      	ldr	r2, [r4, #0]
 80021b2:	6893      	ldr	r3, [r2, #8]
 80021b4:	07d9      	lsls	r1, r3, #31
 80021b6:	d51d      	bpl.n	80021f4 <HAL_SPI_TransmitReceive+0x1f4>
 80021b8:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80021bc:	b29b      	uxth	r3, r3
 80021be:	b1cb      	cbz	r3, 80021f4 <HAL_SPI_TransmitReceive+0x1f4>
        if (hspi->RxXferCount > 1U)
 80021c0:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80021c4:	b29b      	uxth	r3, r3
 80021c6:	2b01      	cmp	r3, #1
 80021c8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80021ca:	d92c      	bls.n	8002226 <HAL_SPI_TransmitReceive+0x226>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80021cc:	68d1      	ldr	r1, [r2, #12]
 80021ce:	f823 1b02 	strh.w	r1, [r3], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80021d2:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80021d4:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80021d8:	3b02      	subs	r3, #2
 80021da:	b29b      	uxth	r3, r3
 80021dc:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80021e0:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80021e4:	b29b      	uxth	r3, r3
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d803      	bhi.n	80021f2 <HAL_SPI_TransmitReceive+0x1f2>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80021ea:	6853      	ldr	r3, [r2, #4]
 80021ec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80021f0:	6053      	str	r3, [r2, #4]
        txallowed = 1U;
 80021f2:	2501      	movs	r5, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80021f4:	f7fe f9e4 	bl	80005c0 <HAL_GetTick>
 80021f8:	eba0 0008 	sub.w	r0, r0, r8
 80021fc:	4287      	cmp	r7, r0
 80021fe:	d8b9      	bhi.n	8002174 <HAL_SPI_TransmitReceive+0x174>
 8002200:	1c7b      	adds	r3, r7, #1
 8002202:	d0b7      	beq.n	8002174 <HAL_SPI_TransmitReceive+0x174>
 8002204:	e79d      	b.n	8002142 <HAL_SPI_TransmitReceive+0x142>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002206:	782b      	ldrb	r3, [r5, #0]
 8002208:	7303      	strb	r3, [r0, #12]
        hspi->pTxBuffPtr++;
 800220a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800220c:	3301      	adds	r3, #1
 800220e:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8002210:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002212:	3b01      	subs	r3, #1
 8002214:	e7ab      	b.n	800216e <HAL_SPI_TransmitReceive+0x16e>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002216:	781b      	ldrb	r3, [r3, #0]
 8002218:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 800221a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800221c:	3301      	adds	r3, #1
 800221e:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 8002220:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002222:	3b01      	subs	r3, #1
 8002224:	e7c1      	b.n	80021aa <HAL_SPI_TransmitReceive+0x1aa>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002226:	7b12      	ldrb	r2, [r2, #12]
 8002228:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800222a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800222c:	3301      	adds	r3, #1
 800222e:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount--;
 8002230:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8002234:	3b01      	subs	r3, #1
 8002236:	b29b      	uxth	r3, r3
 8002238:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 800223c:	e7d9      	b.n	80021f2 <HAL_SPI_TransmitReceive+0x1f2>
    errorcode = HAL_BUSY;
 800223e:	2002      	movs	r0, #2
 8002240:	e780      	b.n	8002144 <HAL_SPI_TransmitReceive+0x144>
  __HAL_LOCK(hspi);
 8002242:	2002      	movs	r0, #2
}
 8002244:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08002248 <HAL_SPI_Receive>:
{
 8002248:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800224c:	461d      	mov	r5, r3
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800224e:	6843      	ldr	r3, [r0, #4]
 8002250:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
{
 8002254:	4604      	mov	r4, r0
 8002256:	4688      	mov	r8, r1
 8002258:	4617      	mov	r7, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800225a:	d10c      	bne.n	8002276 <HAL_SPI_Receive+0x2e>
 800225c:	6883      	ldr	r3, [r0, #8]
 800225e:	b953      	cbnz	r3, 8002276 <HAL_SPI_Receive+0x2e>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002260:	2304      	movs	r3, #4
 8002262:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002266:	4613      	mov	r3, r2
 8002268:	9500      	str	r5, [sp, #0]
 800226a:	460a      	mov	r2, r1
 800226c:	f7ff fec8 	bl	8002000 <HAL_SPI_TransmitReceive>
}
 8002270:	b002      	add	sp, #8
 8002272:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hspi);
 8002276:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
 800227a:	2b01      	cmp	r3, #1
 800227c:	f000 808d 	beq.w	800239a <HAL_SPI_Receive+0x152>
 8002280:	2301      	movs	r3, #1
 8002282:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  tickstart = HAL_GetTick();
 8002286:	f7fe f99b 	bl	80005c0 <HAL_GetTick>
 800228a:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 800228c:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
 8002290:	b2c0      	uxtb	r0, r0
 8002292:	2801      	cmp	r0, #1
 8002294:	d17f      	bne.n	8002396 <HAL_SPI_Receive+0x14e>
  if ((pData == NULL) || (Size == 0U))
 8002296:	f1b8 0f00 	cmp.w	r8, #0
 800229a:	d06a      	beq.n	8002372 <HAL_SPI_Receive+0x12a>
 800229c:	2f00      	cmp	r7, #0
 800229e:	d068      	beq.n	8002372 <HAL_SPI_Receive+0x12a>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80022a0:	2304      	movs	r3, #4
 80022a2:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
 80022a6:	6821      	ldr	r1, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80022a8:	68e2      	ldr	r2, [r4, #12]
  hspi->RxXferSize  = Size;
 80022aa:	f8a4 7044 	strh.w	r7, [r4, #68]	; 0x44
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80022ae:	2300      	movs	r3, #0
 80022b0:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->RxXferCount = Size;
 80022b2:	f8a4 7046 	strh.w	r7, [r4, #70]	; 0x46
  hspi->TxXferCount = 0U;
 80022b6:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80022b8:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80022ba:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxISR       = NULL;
 80022bc:	64e3      	str	r3, [r4, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80022be:	6523      	str	r3, [r4, #80]	; 0x50
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80022c0:	684b      	ldr	r3, [r1, #4]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80022c2:	f8c4 8040 	str.w	r8, [r4, #64]	; 0x40
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80022c6:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80022ca:	bf8c      	ite	hi
 80022cc:	f423 5380 	bichi.w	r3, r3, #4096	; 0x1000
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80022d0:	f443 5380 	orrls.w	r3, r3, #4096	; 0x1000
 80022d4:	604b      	str	r3, [r1, #4]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80022d6:	68a3      	ldr	r3, [r4, #8]
 80022d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    SPI_1LINE_RX(hspi);
 80022dc:	bf02      	ittt	eq
 80022de:	680b      	ldreq	r3, [r1, #0]
 80022e0:	f423 4380 	biceq.w	r3, r3, #16384	; 0x4000
 80022e4:	600b      	streq	r3, [r1, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80022e6:	680b      	ldr	r3, [r1, #0]
 80022e8:	065f      	lsls	r7, r3, #25
    __HAL_SPI_ENABLE(hspi);
 80022ea:	bf5e      	ittt	pl
 80022ec:	680b      	ldrpl	r3, [r1, #0]
 80022ee:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 80022f2:	600b      	strpl	r3, [r1, #0]
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80022f4:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
 80022f8:	d923      	bls.n	8002342 <HAL_SPI_Receive+0xfa>
    while (hspi->RxXferCount > 0U)
 80022fa:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80022fe:	b29b      	uxth	r3, r3
 8002300:	b323      	cbz	r3, 800234c <HAL_SPI_Receive+0x104>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002302:	6823      	ldr	r3, [r4, #0]
 8002304:	689a      	ldr	r2, [r3, #8]
 8002306:	07d2      	lsls	r2, r2, #31
 8002308:	d53a      	bpl.n	8002380 <HAL_SPI_Receive+0x138>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800230a:	68da      	ldr	r2, [r3, #12]
 800230c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800230e:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002312:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8002314:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8002318:	3b01      	subs	r3, #1
 800231a:	b29b      	uxth	r3, r3
 800231c:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 8002320:	e7eb      	b.n	80022fa <HAL_SPI_Receive+0xb2>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002322:	6823      	ldr	r3, [r4, #0]
 8002324:	689a      	ldr	r2, [r3, #8]
 8002326:	07d0      	lsls	r0, r2, #31
 8002328:	d51b      	bpl.n	8002362 <HAL_SPI_Receive+0x11a>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800232a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800232c:	7b1b      	ldrb	r3, [r3, #12]
 800232e:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002330:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002332:	3301      	adds	r3, #1
 8002334:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8002336:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800233a:	3b01      	subs	r3, #1
 800233c:	b29b      	uxth	r3, r3
 800233e:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
    while (hspi->RxXferCount > 0U)
 8002342:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8002346:	b29b      	uxth	r3, r3
 8002348:	2b00      	cmp	r3, #0
 800234a:	d1ea      	bne.n	8002322 <HAL_SPI_Receive+0xda>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800234c:	4632      	mov	r2, r6
 800234e:	4629      	mov	r1, r5
 8002350:	4620      	mov	r0, r4
 8002352:	f7ff fcf9 	bl	8001d48 <SPI_EndRxTransaction>
 8002356:	b9d8      	cbnz	r0, 8002390 <HAL_SPI_Receive+0x148>
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002358:	6e20      	ldr	r0, [r4, #96]	; 0x60
    errorcode = HAL_BUSY;
 800235a:	3000      	adds	r0, #0
 800235c:	bf18      	it	ne
 800235e:	2001      	movne	r0, #1
 8002360:	e007      	b.n	8002372 <HAL_SPI_Receive+0x12a>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002362:	f7fe f92d 	bl	80005c0 <HAL_GetTick>
 8002366:	1b80      	subs	r0, r0, r6
 8002368:	4285      	cmp	r5, r0
 800236a:	d8ea      	bhi.n	8002342 <HAL_SPI_Receive+0xfa>
 800236c:	1c69      	adds	r1, r5, #1
 800236e:	d0e8      	beq.n	8002342 <HAL_SPI_Receive+0xfa>
          errorcode = HAL_TIMEOUT;
 8002370:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8002372:	2301      	movs	r3, #1
 8002374:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8002378:	2300      	movs	r3, #0
 800237a:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  return errorcode;
 800237e:	e777      	b.n	8002270 <HAL_SPI_Receive+0x28>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002380:	f7fe f91e 	bl	80005c0 <HAL_GetTick>
 8002384:	1b80      	subs	r0, r0, r6
 8002386:	4285      	cmp	r5, r0
 8002388:	d8b7      	bhi.n	80022fa <HAL_SPI_Receive+0xb2>
 800238a:	1c6b      	adds	r3, r5, #1
 800238c:	d0b5      	beq.n	80022fa <HAL_SPI_Receive+0xb2>
 800238e:	e7ef      	b.n	8002370 <HAL_SPI_Receive+0x128>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002390:	2320      	movs	r3, #32
 8002392:	6623      	str	r3, [r4, #96]	; 0x60
 8002394:	e7e0      	b.n	8002358 <HAL_SPI_Receive+0x110>
    errorcode = HAL_BUSY;
 8002396:	2002      	movs	r0, #2
 8002398:	e7eb      	b.n	8002372 <HAL_SPI_Receive+0x12a>
  __HAL_LOCK(hspi);
 800239a:	2002      	movs	r0, #2
 800239c:	e768      	b.n	8002270 <HAL_SPI_Receive+0x28>

0800239e <HAL_SPIEx_FlushRxFifo>:
  */
HAL_StatusTypeDef HAL_SPIEx_FlushRxFifo(SPI_HandleTypeDef *hspi)
{
  __IO uint32_t tmpreg;
  uint8_t  count = 0U;
  while ((hspi->Instance->SR & SPI_FLAG_FRLVL) !=  SPI_FRLVL_EMPTY)
 800239e:	6802      	ldr	r2, [r0, #0]
{
 80023a0:	b082      	sub	sp, #8
  while ((hspi->Instance->SR & SPI_FLAG_FRLVL) !=  SPI_FRLVL_EMPTY)
 80023a2:	2304      	movs	r3, #4
 80023a4:	6890      	ldr	r0, [r2, #8]
 80023a6:	f410 60c0 	ands.w	r0, r0, #1536	; 0x600
 80023aa:	d101      	bne.n	80023b0 <HAL_SPIEx_FlushRxFifo+0x12>
    {
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
}
 80023ac:	b002      	add	sp, #8
 80023ae:	4770      	bx	lr
    tmpreg = hspi->Instance->DR;
 80023b0:	68d1      	ldr	r1, [r2, #12]
 80023b2:	9101      	str	r1, [sp, #4]
 80023b4:	3b01      	subs	r3, #1
    if (count == SPI_FIFO_SIZE)
 80023b6:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
    UNUSED(tmpreg); /* To avoid GCC warning */
 80023ba:	9901      	ldr	r1, [sp, #4]
    if (count == SPI_FIFO_SIZE)
 80023bc:	d1f2      	bne.n	80023a4 <HAL_SPIEx_FlushRxFifo+0x6>
      return HAL_TIMEOUT;
 80023be:	2003      	movs	r0, #3
 80023c0:	e7f4      	b.n	80023ac <HAL_SPIEx_FlushRxFifo+0xe>
	...

080023c4 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80023c4:	6a03      	ldr	r3, [r0, #32]
 80023c6:	f023 0301 	bic.w	r3, r3, #1
 80023ca:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80023cc:	6a03      	ldr	r3, [r0, #32]
{
 80023ce:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80023d0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80023d2:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80023d4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80023d6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80023da:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80023de:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80023e0:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80023e2:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 80023e6:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80023e8:	4d1b      	ldr	r5, [pc, #108]	; (8002458 <TIM_OC1_SetConfig+0x94>)
 80023ea:	42a8      	cmp	r0, r5
 80023ec:	d00f      	beq.n	800240e <TIM_OC1_SetConfig+0x4a>
 80023ee:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80023f2:	42a8      	cmp	r0, r5
 80023f4:	d00b      	beq.n	800240e <TIM_OC1_SetConfig+0x4a>
 80023f6:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 80023fa:	42a8      	cmp	r0, r5
 80023fc:	d007      	beq.n	800240e <TIM_OC1_SetConfig+0x4a>
 80023fe:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002402:	42a8      	cmp	r0, r5
 8002404:	d003      	beq.n	800240e <TIM_OC1_SetConfig+0x4a>
 8002406:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800240a:	42a8      	cmp	r0, r5
 800240c:	d11e      	bne.n	800244c <TIM_OC1_SetConfig+0x88>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800240e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8002410:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8002414:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002416:	4d10      	ldr	r5, [pc, #64]	; (8002458 <TIM_OC1_SetConfig+0x94>)
 8002418:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 800241a:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800241e:	d00f      	beq.n	8002440 <TIM_OC1_SetConfig+0x7c>
 8002420:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002424:	42a8      	cmp	r0, r5
 8002426:	d00b      	beq.n	8002440 <TIM_OC1_SetConfig+0x7c>
 8002428:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 800242c:	42a8      	cmp	r0, r5
 800242e:	d007      	beq.n	8002440 <TIM_OC1_SetConfig+0x7c>
 8002430:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002434:	42a8      	cmp	r0, r5
 8002436:	d003      	beq.n	8002440 <TIM_OC1_SetConfig+0x7c>
 8002438:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800243c:	42a8      	cmp	r0, r5
 800243e:	d105      	bne.n	800244c <TIM_OC1_SetConfig+0x88>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002440:	f424 7540 	bic.w	r5, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002444:	698e      	ldr	r6, [r1, #24]
 8002446:	694c      	ldr	r4, [r1, #20]
 8002448:	4334      	orrs	r4, r6
 800244a:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800244c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800244e:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002450:	684a      	ldr	r2, [r1, #4]
 8002452:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002454:	6203      	str	r3, [r0, #32]
 8002456:	bd70      	pop	{r4, r5, r6, pc}
 8002458:	40012c00 	.word	0x40012c00

0800245c <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800245c:	6a03      	ldr	r3, [r0, #32]
 800245e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002462:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002464:	6a03      	ldr	r3, [r0, #32]
{
 8002466:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002468:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800246a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800246c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800246e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002472:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002476:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002478:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800247a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800247e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002482:	4d16      	ldr	r5, [pc, #88]	; (80024dc <TIM_OC3_SetConfig+0x80>)
 8002484:	42a8      	cmp	r0, r5
 8002486:	d003      	beq.n	8002490 <TIM_OC3_SetConfig+0x34>
 8002488:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800248c:	42a8      	cmp	r0, r5
 800248e:	d10d      	bne.n	80024ac <TIM_OC3_SetConfig+0x50>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002490:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8002492:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002496:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800249a:	4d10      	ldr	r5, [pc, #64]	; (80024dc <TIM_OC3_SetConfig+0x80>)
 800249c:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC3NE;
 800249e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80024a2:	d00e      	beq.n	80024c2 <TIM_OC3_SetConfig+0x66>
 80024a4:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80024a8:	42a8      	cmp	r0, r5
 80024aa:	d00a      	beq.n	80024c2 <TIM_OC3_SetConfig+0x66>
 80024ac:	4d0c      	ldr	r5, [pc, #48]	; (80024e0 <TIM_OC3_SetConfig+0x84>)
 80024ae:	42a8      	cmp	r0, r5
 80024b0:	d007      	beq.n	80024c2 <TIM_OC3_SetConfig+0x66>
 80024b2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80024b6:	42a8      	cmp	r0, r5
 80024b8:	d003      	beq.n	80024c2 <TIM_OC3_SetConfig+0x66>
 80024ba:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80024be:	42a8      	cmp	r0, r5
 80024c0:	d106      	bne.n	80024d0 <TIM_OC3_SetConfig+0x74>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80024c2:	f424 5540 	bic.w	r5, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80024c6:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80024c8:	694c      	ldr	r4, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80024ca:	4334      	orrs	r4, r6
 80024cc:	ea45 1404 	orr.w	r4, r5, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80024d0:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80024d2:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80024d4:	684a      	ldr	r2, [r1, #4]
 80024d6:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80024d8:	6203      	str	r3, [r0, #32]
 80024da:	bd70      	pop	{r4, r5, r6, pc}
 80024dc:	40012c00 	.word	0x40012c00
 80024e0:	40014000 	.word	0x40014000

080024e4 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80024e4:	6a03      	ldr	r3, [r0, #32]
 80024e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80024ea:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80024ec:	6a03      	ldr	r3, [r0, #32]
{
 80024ee:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80024f0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80024f2:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80024f4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80024f6:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80024fa:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80024fe:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002502:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8002504:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002508:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800250c:	4d0e      	ldr	r5, [pc, #56]	; (8002548 <TIM_OC4_SetConfig+0x64>)
 800250e:	42a8      	cmp	r0, r5
 8002510:	d00f      	beq.n	8002532 <TIM_OC4_SetConfig+0x4e>
 8002512:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002516:	42a8      	cmp	r0, r5
 8002518:	d00b      	beq.n	8002532 <TIM_OC4_SetConfig+0x4e>
 800251a:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 800251e:	42a8      	cmp	r0, r5
 8002520:	d007      	beq.n	8002532 <TIM_OC4_SetConfig+0x4e>
 8002522:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002526:	42a8      	cmp	r0, r5
 8002528:	d003      	beq.n	8002532 <TIM_OC4_SetConfig+0x4e>
 800252a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800252e:	42a8      	cmp	r0, r5
 8002530:	d104      	bne.n	800253c <TIM_OC4_SetConfig+0x58>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002532:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002534:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002538:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800253c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800253e:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002540:	684a      	ldr	r2, [r1, #4]
 8002542:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002544:	6203      	str	r3, [r0, #32]
 8002546:	bd30      	pop	{r4, r5, pc}
 8002548:	40012c00 	.word	0x40012c00

0800254c <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800254c:	6a03      	ldr	r3, [r0, #32]
 800254e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002552:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002554:	6a03      	ldr	r3, [r0, #32]
{
 8002556:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002558:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800255a:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800255c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800255e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002562:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 8002566:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002568:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 800256a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800256e:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002572:	4d0f      	ldr	r5, [pc, #60]	; (80025b0 <TIM_OC5_SetConfig+0x64>)
 8002574:	42a8      	cmp	r0, r5
 8002576:	d00f      	beq.n	8002598 <TIM_OC5_SetConfig+0x4c>
 8002578:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800257c:	42a8      	cmp	r0, r5
 800257e:	d00b      	beq.n	8002598 <TIM_OC5_SetConfig+0x4c>
 8002580:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8002584:	42a8      	cmp	r0, r5
 8002586:	d007      	beq.n	8002598 <TIM_OC5_SetConfig+0x4c>
 8002588:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800258c:	42a8      	cmp	r0, r5
 800258e:	d003      	beq.n	8002598 <TIM_OC5_SetConfig+0x4c>
 8002590:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002594:	42a8      	cmp	r0, r5
 8002596:	d104      	bne.n	80025a2 <TIM_OC5_SetConfig+0x56>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002598:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 800259a:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800259e:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80025a2:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80025a4:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80025a6:	684a      	ldr	r2, [r1, #4]
 80025a8:	6582      	str	r2, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80025aa:	6203      	str	r3, [r0, #32]
 80025ac:	bd30      	pop	{r4, r5, pc}
 80025ae:	bf00      	nop
 80025b0:	40012c00 	.word	0x40012c00

080025b4 <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80025b4:	6a03      	ldr	r3, [r0, #32]
 80025b6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80025ba:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80025bc:	6a03      	ldr	r3, [r0, #32]
{
 80025be:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80025c0:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80025c2:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80025c4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80025c6:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80025ca:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80025ce:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80025d2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80025d4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80025d8:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80025dc:	4d0e      	ldr	r5, [pc, #56]	; (8002618 <TIM_OC6_SetConfig+0x64>)
 80025de:	42a8      	cmp	r0, r5
 80025e0:	d00f      	beq.n	8002602 <TIM_OC6_SetConfig+0x4e>
 80025e2:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80025e6:	42a8      	cmp	r0, r5
 80025e8:	d00b      	beq.n	8002602 <TIM_OC6_SetConfig+0x4e>
 80025ea:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 80025ee:	42a8      	cmp	r0, r5
 80025f0:	d007      	beq.n	8002602 <TIM_OC6_SetConfig+0x4e>
 80025f2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80025f6:	42a8      	cmp	r0, r5
 80025f8:	d003      	beq.n	8002602 <TIM_OC6_SetConfig+0x4e>
 80025fa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80025fe:	42a8      	cmp	r0, r5
 8002600:	d104      	bne.n	800260c <TIM_OC6_SetConfig+0x58>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002602:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002604:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002608:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800260c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800260e:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002610:	684a      	ldr	r2, [r1, #4]
 8002612:	65c2      	str	r2, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002614:	6203      	str	r3, [r0, #32]
 8002616:	bd30      	pop	{r4, r5, pc}
 8002618:	40012c00 	.word	0x40012c00

0800261c <HAL_TIM_Base_MspInit>:
 800261c:	4770      	bx	lr
	...

08002620 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002620:	6803      	ldr	r3, [r0, #0]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
 8002622:	480a      	ldr	r0, [pc, #40]	; (800264c <HAL_TIM_Base_Start_IT+0x2c>)
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002624:	68da      	ldr	r2, [r3, #12]
 8002626:	f042 0201 	orr.w	r2, r2, #1
 800262a:	60da      	str	r2, [r3, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
 800262c:	6899      	ldr	r1, [r3, #8]
 800262e:	4001      	ands	r1, r0
 8002630:	2906      	cmp	r1, #6
 8002632:	d008      	beq.n	8002646 <HAL_TIM_Base_Start_IT+0x26>
 8002634:	689a      	ldr	r2, [r3, #8]
 8002636:	4002      	ands	r2, r0
 8002638:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
    __HAL_TIM_ENABLE(htim);
 800263c:	bf1e      	ittt	ne
 800263e:	681a      	ldrne	r2, [r3, #0]
 8002640:	f042 0201 	orrne.w	r2, r2, #1
 8002644:	601a      	strne	r2, [r3, #0]
}
 8002646:	2000      	movs	r0, #0
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop
 800264c:	00010007 	.word	0x00010007

08002650 <HAL_TIM_OC_DelayElapsedCallback>:
 8002650:	4770      	bx	lr

08002652 <HAL_TIM_IC_CaptureCallback>:
 8002652:	4770      	bx	lr

08002654 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002654:	4770      	bx	lr

08002656 <HAL_TIM_TriggerCallback>:
 8002656:	4770      	bx	lr

08002658 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002658:	6803      	ldr	r3, [r0, #0]
 800265a:	691a      	ldr	r2, [r3, #16]
 800265c:	0791      	lsls	r1, r2, #30
{
 800265e:	b510      	push	{r4, lr}
 8002660:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002662:	d50f      	bpl.n	8002684 <HAL_TIM_IRQHandler+0x2c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002664:	68da      	ldr	r2, [r3, #12]
 8002666:	0792      	lsls	r2, r2, #30
 8002668:	d50c      	bpl.n	8002684 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800266a:	f06f 0202 	mvn.w	r2, #2
 800266e:	611a      	str	r2, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002670:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002672:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002674:	0799      	lsls	r1, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002676:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002678:	f000 8085 	beq.w	8002786 <HAL_TIM_IRQHandler+0x12e>
          HAL_TIM_IC_CaptureCallback(htim);
 800267c:	f7ff ffe9 	bl	8002652 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002680:	2300      	movs	r3, #0
 8002682:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002684:	6823      	ldr	r3, [r4, #0]
 8002686:	691a      	ldr	r2, [r3, #16]
 8002688:	0752      	lsls	r2, r2, #29
 800268a:	d510      	bpl.n	80026ae <HAL_TIM_IRQHandler+0x56>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800268c:	68da      	ldr	r2, [r3, #12]
 800268e:	0750      	lsls	r0, r2, #29
 8002690:	d50d      	bpl.n	80026ae <HAL_TIM_IRQHandler+0x56>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002692:	f06f 0204 	mvn.w	r2, #4
 8002696:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002698:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800269a:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800269c:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80026a0:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 80026a2:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80026a4:	d075      	beq.n	8002792 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 80026a6:	f7ff ffd4 	bl	8002652 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026aa:	2300      	movs	r3, #0
 80026ac:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80026ae:	6823      	ldr	r3, [r4, #0]
 80026b0:	691a      	ldr	r2, [r3, #16]
 80026b2:	0711      	lsls	r1, r2, #28
 80026b4:	d50f      	bpl.n	80026d6 <HAL_TIM_IRQHandler+0x7e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80026b6:	68da      	ldr	r2, [r3, #12]
 80026b8:	0712      	lsls	r2, r2, #28
 80026ba:	d50c      	bpl.n	80026d6 <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80026bc:	f06f 0208 	mvn.w	r2, #8
 80026c0:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80026c2:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80026c4:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80026c6:	079b      	lsls	r3, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80026c8:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 80026ca:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80026cc:	d067      	beq.n	800279e <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 80026ce:	f7ff ffc0 	bl	8002652 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026d2:	2300      	movs	r3, #0
 80026d4:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80026d6:	6823      	ldr	r3, [r4, #0]
 80026d8:	691a      	ldr	r2, [r3, #16]
 80026da:	06d0      	lsls	r0, r2, #27
 80026dc:	d510      	bpl.n	8002700 <HAL_TIM_IRQHandler+0xa8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80026de:	68da      	ldr	r2, [r3, #12]
 80026e0:	06d1      	lsls	r1, r2, #27
 80026e2:	d50d      	bpl.n	8002700 <HAL_TIM_IRQHandler+0xa8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80026e4:	f06f 0210 	mvn.w	r2, #16
 80026e8:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80026ea:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80026ec:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80026ee:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80026f2:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 80026f4:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80026f6:	d058      	beq.n	80027aa <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 80026f8:	f7ff ffab 	bl	8002652 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026fc:	2300      	movs	r3, #0
 80026fe:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002700:	6823      	ldr	r3, [r4, #0]
 8002702:	691a      	ldr	r2, [r3, #16]
 8002704:	07d2      	lsls	r2, r2, #31
 8002706:	d508      	bpl.n	800271a <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002708:	68da      	ldr	r2, [r3, #12]
 800270a:	07d0      	lsls	r0, r2, #31
 800270c:	d505      	bpl.n	800271a <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800270e:	f06f 0201 	mvn.w	r2, #1
 8002712:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002714:	4620      	mov	r0, r4
 8002716:	f002 fcdb 	bl	80050d0 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800271a:	6823      	ldr	r3, [r4, #0]
 800271c:	691a      	ldr	r2, [r3, #16]
 800271e:	0611      	lsls	r1, r2, #24
 8002720:	d508      	bpl.n	8002734 <HAL_TIM_IRQHandler+0xdc>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002722:	68da      	ldr	r2, [r3, #12]
 8002724:	0612      	lsls	r2, r2, #24
 8002726:	d505      	bpl.n	8002734 <HAL_TIM_IRQHandler+0xdc>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002728:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800272c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800272e:	4620      	mov	r0, r4
 8002730:	f000 fa17 	bl	8002b62 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002734:	6823      	ldr	r3, [r4, #0]
 8002736:	691a      	ldr	r2, [r3, #16]
 8002738:	05d0      	lsls	r0, r2, #23
 800273a:	d508      	bpl.n	800274e <HAL_TIM_IRQHandler+0xf6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800273c:	68da      	ldr	r2, [r3, #12]
 800273e:	0611      	lsls	r1, r2, #24
 8002740:	d505      	bpl.n	800274e <HAL_TIM_IRQHandler+0xf6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002742:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002746:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8002748:	4620      	mov	r0, r4
 800274a:	f000 fa0b 	bl	8002b64 <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800274e:	6823      	ldr	r3, [r4, #0]
 8002750:	691a      	ldr	r2, [r3, #16]
 8002752:	0652      	lsls	r2, r2, #25
 8002754:	d508      	bpl.n	8002768 <HAL_TIM_IRQHandler+0x110>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002756:	68da      	ldr	r2, [r3, #12]
 8002758:	0650      	lsls	r0, r2, #25
 800275a:	d505      	bpl.n	8002768 <HAL_TIM_IRQHandler+0x110>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800275c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002760:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002762:	4620      	mov	r0, r4
 8002764:	f7ff ff77 	bl	8002656 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002768:	6823      	ldr	r3, [r4, #0]
 800276a:	691a      	ldr	r2, [r3, #16]
 800276c:	0691      	lsls	r1, r2, #26
 800276e:	d522      	bpl.n	80027b6 <HAL_TIM_IRQHandler+0x15e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002770:	68da      	ldr	r2, [r3, #12]
 8002772:	0692      	lsls	r2, r2, #26
 8002774:	d51f      	bpl.n	80027b6 <HAL_TIM_IRQHandler+0x15e>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002776:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 800277a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800277c:	611a      	str	r2, [r3, #16]
}
 800277e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8002782:	f000 b9ed 	b.w	8002b60 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002786:	f7ff ff63 	bl	8002650 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800278a:	4620      	mov	r0, r4
 800278c:	f7ff ff62 	bl	8002654 <HAL_TIM_PWM_PulseFinishedCallback>
 8002790:	e776      	b.n	8002680 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002792:	f7ff ff5d 	bl	8002650 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002796:	4620      	mov	r0, r4
 8002798:	f7ff ff5c 	bl	8002654 <HAL_TIM_PWM_PulseFinishedCallback>
 800279c:	e785      	b.n	80026aa <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800279e:	f7ff ff57 	bl	8002650 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027a2:	4620      	mov	r0, r4
 80027a4:	f7ff ff56 	bl	8002654 <HAL_TIM_PWM_PulseFinishedCallback>
 80027a8:	e793      	b.n	80026d2 <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027aa:	f7ff ff51 	bl	8002650 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027ae:	4620      	mov	r0, r4
 80027b0:	f7ff ff50 	bl	8002654 <HAL_TIM_PWM_PulseFinishedCallback>
 80027b4:	e7a2      	b.n	80026fc <HAL_TIM_IRQHandler+0xa4>
 80027b6:	bd10      	pop	{r4, pc}

080027b8 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80027b8:	4a30      	ldr	r2, [pc, #192]	; (800287c <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 80027ba:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80027bc:	4290      	cmp	r0, r2
 80027be:	d012      	beq.n	80027e6 <TIM_Base_SetConfig+0x2e>
 80027c0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80027c4:	d00f      	beq.n	80027e6 <TIM_Base_SetConfig+0x2e>
 80027c6:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80027ca:	4290      	cmp	r0, r2
 80027cc:	d00b      	beq.n	80027e6 <TIM_Base_SetConfig+0x2e>
 80027ce:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80027d2:	4290      	cmp	r0, r2
 80027d4:	d007      	beq.n	80027e6 <TIM_Base_SetConfig+0x2e>
 80027d6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80027da:	4290      	cmp	r0, r2
 80027dc:	d003      	beq.n	80027e6 <TIM_Base_SetConfig+0x2e>
 80027de:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 80027e2:	4290      	cmp	r0, r2
 80027e4:	d119      	bne.n	800281a <TIM_Base_SetConfig+0x62>
    tmpcr1 |= Structure->CounterMode;
 80027e6:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80027e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80027ec:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80027ee:	4a23      	ldr	r2, [pc, #140]	; (800287c <TIM_Base_SetConfig+0xc4>)
 80027f0:	4290      	cmp	r0, r2
 80027f2:	d01d      	beq.n	8002830 <TIM_Base_SetConfig+0x78>
 80027f4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80027f8:	d01a      	beq.n	8002830 <TIM_Base_SetConfig+0x78>
 80027fa:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80027fe:	4290      	cmp	r0, r2
 8002800:	d016      	beq.n	8002830 <TIM_Base_SetConfig+0x78>
 8002802:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002806:	4290      	cmp	r0, r2
 8002808:	d012      	beq.n	8002830 <TIM_Base_SetConfig+0x78>
 800280a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800280e:	4290      	cmp	r0, r2
 8002810:	d00e      	beq.n	8002830 <TIM_Base_SetConfig+0x78>
 8002812:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8002816:	4290      	cmp	r0, r2
 8002818:	d00a      	beq.n	8002830 <TIM_Base_SetConfig+0x78>
 800281a:	4a19      	ldr	r2, [pc, #100]	; (8002880 <TIM_Base_SetConfig+0xc8>)
 800281c:	4290      	cmp	r0, r2
 800281e:	d007      	beq.n	8002830 <TIM_Base_SetConfig+0x78>
 8002820:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002824:	4290      	cmp	r0, r2
 8002826:	d003      	beq.n	8002830 <TIM_Base_SetConfig+0x78>
 8002828:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800282c:	4290      	cmp	r0, r2
 800282e:	d103      	bne.n	8002838 <TIM_Base_SetConfig+0x80>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002830:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002832:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002836:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002838:	694a      	ldr	r2, [r1, #20]
 800283a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800283e:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002840:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002842:	688b      	ldr	r3, [r1, #8]
 8002844:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002846:	680b      	ldr	r3, [r1, #0]
 8002848:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800284a:	4b0c      	ldr	r3, [pc, #48]	; (800287c <TIM_Base_SetConfig+0xc4>)
 800284c:	4298      	cmp	r0, r3
 800284e:	d00f      	beq.n	8002870 <TIM_Base_SetConfig+0xb8>
 8002850:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002854:	4298      	cmp	r0, r3
 8002856:	d00b      	beq.n	8002870 <TIM_Base_SetConfig+0xb8>
 8002858:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 800285c:	4298      	cmp	r0, r3
 800285e:	d007      	beq.n	8002870 <TIM_Base_SetConfig+0xb8>
 8002860:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002864:	4298      	cmp	r0, r3
 8002866:	d003      	beq.n	8002870 <TIM_Base_SetConfig+0xb8>
 8002868:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800286c:	4298      	cmp	r0, r3
 800286e:	d101      	bne.n	8002874 <TIM_Base_SetConfig+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 8002870:	690b      	ldr	r3, [r1, #16]
 8002872:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002874:	2301      	movs	r3, #1
 8002876:	6143      	str	r3, [r0, #20]
 8002878:	4770      	bx	lr
 800287a:	bf00      	nop
 800287c:	40012c00 	.word	0x40012c00
 8002880:	40014000 	.word	0x40014000

08002884 <HAL_TIM_Base_Init>:
{
 8002884:	b510      	push	{r4, lr}
  if (htim == NULL)
 8002886:	4604      	mov	r4, r0
 8002888:	b1a0      	cbz	r0, 80028b4 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 800288a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800288e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002892:	b91b      	cbnz	r3, 800289c <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002894:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002898:	f7ff fec0 	bl	800261c <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800289c:	2302      	movs	r3, #2
 800289e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028a2:	6820      	ldr	r0, [r4, #0]
 80028a4:	1d21      	adds	r1, r4, #4
 80028a6:	f7ff ff87 	bl	80027b8 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80028aa:	2301      	movs	r3, #1
 80028ac:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80028b0:	2000      	movs	r0, #0
 80028b2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80028b4:	2001      	movs	r0, #1
}
 80028b6:	bd10      	pop	{r4, pc}

080028b8 <HAL_TIM_PWM_Init>:
{
 80028b8:	b510      	push	{r4, lr}
  if (htim == NULL)
 80028ba:	4604      	mov	r4, r0
 80028bc:	b1a0      	cbz	r0, 80028e8 <HAL_TIM_PWM_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 80028be:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80028c2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80028c6:	b91b      	cbnz	r3, 80028d0 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80028c8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80028cc:	f002 fd00 	bl	80052d0 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80028d0:	2302      	movs	r3, #2
 80028d2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028d6:	6820      	ldr	r0, [r4, #0]
 80028d8:	1d21      	adds	r1, r4, #4
 80028da:	f7ff ff6d 	bl	80027b8 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80028de:	2301      	movs	r3, #1
 80028e0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80028e4:	2000      	movs	r0, #0
 80028e6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80028e8:	2001      	movs	r0, #1
}
 80028ea:	bd10      	pop	{r4, pc}

080028ec <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80028ec:	6a03      	ldr	r3, [r0, #32]
 80028ee:	f023 0310 	bic.w	r3, r3, #16
 80028f2:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80028f4:	6a03      	ldr	r3, [r0, #32]
{
 80028f6:	b570      	push	{r4, r5, r6, lr}
  tmpcr2 =  TIMx->CR2;
 80028f8:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80028fa:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80028fc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80028fe:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8002902:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002906:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800290a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 800290c:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002910:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002914:	4d16      	ldr	r5, [pc, #88]	; (8002970 <TIM_OC2_SetConfig+0x84>)
 8002916:	42a8      	cmp	r0, r5
 8002918:	d003      	beq.n	8002922 <TIM_OC2_SetConfig+0x36>
 800291a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800291e:	42a8      	cmp	r0, r5
 8002920:	d10d      	bne.n	800293e <TIM_OC2_SetConfig+0x52>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002922:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8002924:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002928:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800292c:	4d10      	ldr	r5, [pc, #64]	; (8002970 <TIM_OC2_SetConfig+0x84>)
 800292e:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 8002930:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002934:	d00e      	beq.n	8002954 <TIM_OC2_SetConfig+0x68>
 8002936:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800293a:	42a8      	cmp	r0, r5
 800293c:	d00a      	beq.n	8002954 <TIM_OC2_SetConfig+0x68>
 800293e:	4d0d      	ldr	r5, [pc, #52]	; (8002974 <TIM_OC2_SetConfig+0x88>)
 8002940:	42a8      	cmp	r0, r5
 8002942:	d007      	beq.n	8002954 <TIM_OC2_SetConfig+0x68>
 8002944:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002948:	42a8      	cmp	r0, r5
 800294a:	d003      	beq.n	8002954 <TIM_OC2_SetConfig+0x68>
 800294c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002950:	42a8      	cmp	r0, r5
 8002952:	d106      	bne.n	8002962 <TIM_OC2_SetConfig+0x76>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002954:	f424 6540 	bic.w	r5, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002958:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800295a:	694c      	ldr	r4, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800295c:	4334      	orrs	r4, r6
 800295e:	ea45 0484 	orr.w	r4, r5, r4, lsl #2
  TIMx->CR2 = tmpcr2;
 8002962:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002964:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002966:	684a      	ldr	r2, [r1, #4]
 8002968:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800296a:	6203      	str	r3, [r0, #32]
 800296c:	bd70      	pop	{r4, r5, r6, pc}
 800296e:	bf00      	nop
 8002970:	40012c00 	.word	0x40012c00
 8002974:	40014000 	.word	0x40014000

08002978 <HAL_TIM_PWM_ConfigChannel>:
{
 8002978:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800297a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800297e:	2b01      	cmp	r3, #1
{
 8002980:	4604      	mov	r4, r0
 8002982:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8002986:	d010      	beq.n	80029aa <HAL_TIM_PWM_ConfigChannel+0x32>
 8002988:	2301      	movs	r3, #1
  switch (Channel)
 800298a:	2a08      	cmp	r2, #8
  __HAL_LOCK(htim);
 800298c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002990:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  switch (Channel)
 8002994:	d043      	beq.n	8002a1e <HAL_TIM_PWM_ConfigChannel+0xa6>
 8002996:	d809      	bhi.n	80029ac <HAL_TIM_PWM_ConfigChannel+0x34>
 8002998:	b1fa      	cbz	r2, 80029da <HAL_TIM_PWM_ConfigChannel+0x62>
 800299a:	2a04      	cmp	r2, #4
 800299c:	d02e      	beq.n	80029fc <HAL_TIM_PWM_ConfigChannel+0x84>
  htim->State = HAL_TIM_STATE_READY;
 800299e:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80029a0:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80029a2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80029a6:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80029aa:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 80029ac:	2a10      	cmp	r2, #16
 80029ae:	d047      	beq.n	8002a40 <HAL_TIM_PWM_ConfigChannel+0xc8>
 80029b0:	2a14      	cmp	r2, #20
 80029b2:	d056      	beq.n	8002a62 <HAL_TIM_PWM_ConfigChannel+0xea>
 80029b4:	2a0c      	cmp	r2, #12
 80029b6:	d1f2      	bne.n	800299e <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80029b8:	6820      	ldr	r0, [r4, #0]
 80029ba:	f7ff fd93 	bl	80024e4 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80029be:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80029c0:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80029c2:	69da      	ldr	r2, [r3, #28]
 80029c4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80029c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80029ca:	69da      	ldr	r2, [r3, #28]
 80029cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80029d2:	69da      	ldr	r2, [r3, #28]
 80029d4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80029d8:	e030      	b.n	8002a3c <HAL_TIM_PWM_ConfigChannel+0xc4>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80029da:	6820      	ldr	r0, [r4, #0]
 80029dc:	f7ff fcf2 	bl	80023c4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80029e0:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80029e2:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80029e4:	699a      	ldr	r2, [r3, #24]
 80029e6:	f042 0208 	orr.w	r2, r2, #8
 80029ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80029ec:	699a      	ldr	r2, [r3, #24]
 80029ee:	f022 0204 	bic.w	r2, r2, #4
 80029f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80029f4:	699a      	ldr	r2, [r3, #24]
 80029f6:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80029f8:	619a      	str	r2, [r3, #24]
      break;
 80029fa:	e7d0      	b.n	800299e <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80029fc:	6820      	ldr	r0, [r4, #0]
 80029fe:	f7ff ff75 	bl	80028ec <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002a02:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002a04:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002a06:	699a      	ldr	r2, [r3, #24]
 8002a08:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a0c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002a0e:	699a      	ldr	r2, [r3, #24]
 8002a10:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a14:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002a16:	699a      	ldr	r2, [r3, #24]
 8002a18:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002a1c:	e7ec      	b.n	80029f8 <HAL_TIM_PWM_ConfigChannel+0x80>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002a1e:	6820      	ldr	r0, [r4, #0]
 8002a20:	f7ff fd1c 	bl	800245c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002a24:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002a26:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002a28:	69da      	ldr	r2, [r3, #28]
 8002a2a:	f042 0208 	orr.w	r2, r2, #8
 8002a2e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002a30:	69da      	ldr	r2, [r3, #28]
 8002a32:	f022 0204 	bic.w	r2, r2, #4
 8002a36:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002a38:	69da      	ldr	r2, [r3, #28]
 8002a3a:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002a3c:	61da      	str	r2, [r3, #28]
      break;
 8002a3e:	e7ae      	b.n	800299e <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002a40:	6820      	ldr	r0, [r4, #0]
 8002a42:	f7ff fd83 	bl	800254c <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002a46:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002a48:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002a4a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002a4c:	f042 0208 	orr.w	r2, r2, #8
 8002a50:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002a52:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002a54:	f022 0204 	bic.w	r2, r2, #4
 8002a58:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002a5a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002a5c:	430a      	orrs	r2, r1
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002a5e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8002a60:	e79d      	b.n	800299e <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002a62:	6820      	ldr	r0, [r4, #0]
 8002a64:	f7ff fda6 	bl	80025b4 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002a68:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002a6a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002a6c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002a6e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a72:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002a74:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002a76:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a7a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002a7c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002a7e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002a82:	e7ec      	b.n	8002a5e <HAL_TIM_PWM_ConfigChannel+0xe6>

08002a84 <TIM_CCxChannelCmd>:
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002a84:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002a86:	f001 011f 	and.w	r1, r1, #31
{
 8002a8a:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002a8c:	2401      	movs	r4, #1
 8002a8e:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8002a90:	ea23 0304 	bic.w	r3, r3, r4
 8002a94:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002a96:	6a03      	ldr	r3, [r0, #32]
 8002a98:	408a      	lsls	r2, r1
 8002a9a:	431a      	orrs	r2, r3
 8002a9c:	6202      	str	r2, [r0, #32]
 8002a9e:	bd10      	pop	{r4, pc}

08002aa0 <HAL_TIM_PWM_Start>:
{
 8002aa0:	b510      	push	{r4, lr}
 8002aa2:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002aa4:	2201      	movs	r2, #1
 8002aa6:	6800      	ldr	r0, [r0, #0]
 8002aa8:	f7ff ffec 	bl	8002a84 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002aac:	6823      	ldr	r3, [r4, #0]
 8002aae:	4a14      	ldr	r2, [pc, #80]	; (8002b00 <HAL_TIM_PWM_Start+0x60>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d01f      	beq.n	8002af4 <HAL_TIM_PWM_Start+0x54>
 8002ab4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d01b      	beq.n	8002af4 <HAL_TIM_PWM_Start+0x54>
 8002abc:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d017      	beq.n	8002af4 <HAL_TIM_PWM_Start+0x54>
 8002ac4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d013      	beq.n	8002af4 <HAL_TIM_PWM_Start+0x54>
 8002acc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d00f      	beq.n	8002af4 <HAL_TIM_PWM_Start+0x54>
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
 8002ad4:	6899      	ldr	r1, [r3, #8]
 8002ad6:	480b      	ldr	r0, [pc, #44]	; (8002b04 <HAL_TIM_PWM_Start+0x64>)
 8002ad8:	4001      	ands	r1, r0
 8002ada:	2906      	cmp	r1, #6
 8002adc:	d008      	beq.n	8002af0 <HAL_TIM_PWM_Start+0x50>
 8002ade:	689a      	ldr	r2, [r3, #8]
 8002ae0:	4002      	ands	r2, r0
 8002ae2:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8002ae6:	d003      	beq.n	8002af0 <HAL_TIM_PWM_Start+0x50>
    __HAL_TIM_ENABLE(htim);
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	f042 0201 	orr.w	r2, r2, #1
 8002aee:	601a      	str	r2, [r3, #0]
}
 8002af0:	2000      	movs	r0, #0
 8002af2:	bd10      	pop	{r4, pc}
    __HAL_TIM_MOE_ENABLE(htim);
 8002af4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002af6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002afa:	645a      	str	r2, [r3, #68]	; 0x44
 8002afc:	e7ea      	b.n	8002ad4 <HAL_TIM_PWM_Start+0x34>
 8002afe:	bf00      	nop
 8002b00:	40012c00 	.word	0x40012c00
 8002b04:	00010007 	.word	0x00010007

08002b08 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002b08:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002b0c:	2b01      	cmp	r3, #1
{
 8002b0e:	b530      	push	{r4, r5, lr}
 8002b10:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8002b14:	d01f      	beq.n	8002b56 <HAL_TIMEx_MasterConfigSynchronization+0x4e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002b16:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002b18:	4d10      	ldr	r5, [pc, #64]	; (8002b5c <HAL_TIMEx_MasterConfigSynchronization+0x54>)
  htim->State = HAL_TIM_STATE_BUSY;
 8002b1a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002b1e:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 8002b20:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8002b22:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002b24:	d003      	beq.n	8002b2e <HAL_TIMEx_MasterConfigSynchronization+0x26>
 8002b26:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002b2a:	42aa      	cmp	r2, r5
 8002b2c:	d103      	bne.n	8002b36 <HAL_TIMEx_MasterConfigSynchronization+0x2e>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002b2e:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002b30:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002b34:	432b      	orrs	r3, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002b36:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002b38:	6889      	ldr	r1, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8002b3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002b3e:	432b      	orrs	r3, r5
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002b40:	f024 0480 	bic.w	r4, r4, #128	; 0x80

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002b44:	6053      	str	r3, [r2, #4]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002b46:	4321      	orrs	r1, r4

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002b48:	2301      	movs	r3, #1
  htim->Instance->SMCR = tmpsmcr;
 8002b4a:	6091      	str	r1, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 8002b4c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002b50:	2300      	movs	r3, #0
 8002b52:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8002b56:	4618      	mov	r0, r3

  return HAL_OK;
}
 8002b58:	bd30      	pop	{r4, r5, pc}
 8002b5a:	bf00      	nop
 8002b5c:	40012c00 	.word	0x40012c00

08002b60 <HAL_TIMEx_CommutationCallback>:
 8002b60:	4770      	bx	lr

08002b62 <HAL_TIMEx_BreakCallback>:
 8002b62:	4770      	bx	lr

08002b64 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002b64:	4770      	bx	lr
	...

08002b68 <UART_SetConfig>:
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8002b68:	6802      	ldr	r2, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002b6a:	69c1      	ldr	r1, [r0, #28]
{
 8002b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b6e:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002b70:	6883      	ldr	r3, [r0, #8]
 8002b72:	6900      	ldr	r0, [r0, #16]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002b74:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002b76:	4303      	orrs	r3, r0
 8002b78:	6960      	ldr	r0, [r4, #20]
 8002b7a:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002b7c:	48ba      	ldr	r0, [pc, #744]	; (8002e68 <UART_SetConfig+0x300>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002b7e:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002b80:	4028      	ands	r0, r5
 8002b82:	4303      	orrs	r3, r0
 8002b84:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b86:	6853      	ldr	r3, [r2, #4]
 8002b88:	68e0      	ldr	r0, [r4, #12]
 8002b8a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002b8e:	4303      	orrs	r3, r0
 8002b90:	6053      	str	r3, [r2, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002b92:	4bb6      	ldr	r3, [pc, #728]	; (8002e6c <UART_SetConfig+0x304>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002b94:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002b96:	429a      	cmp	r2, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002b98:	bf1c      	itt	ne
 8002b9a:	6a23      	ldrne	r3, [r4, #32]
 8002b9c:	4318      	orrne	r0, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002b9e:	6893      	ldr	r3, [r2, #8]
 8002ba0:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8002ba4:	4303      	orrs	r3, r0
 8002ba6:	6093      	str	r3, [r2, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002ba8:	4bb1      	ldr	r3, [pc, #708]	; (8002e70 <UART_SetConfig+0x308>)
 8002baa:	429a      	cmp	r2, r3
 8002bac:	d119      	bne.n	8002be2 <UART_SetConfig+0x7a>
 8002bae:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8002bb2:	4ab0      	ldr	r2, [pc, #704]	; (8002e74 <UART_SetConfig+0x30c>)
 8002bb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bb8:	f003 0303 	and.w	r3, r3, #3
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002bbc:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002bc0:	5cd3      	ldrb	r3, [r2, r3]
 8002bc2:	f040 8138 	bne.w	8002e36 <UART_SetConfig+0x2ce>
  {
    switch (clocksource)
 8002bc6:	2b08      	cmp	r3, #8
 8002bc8:	f200 808f 	bhi.w	8002cea <UART_SetConfig+0x182>
 8002bcc:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002bd0:	00ca011a 	.word	0x00ca011a
 8002bd4:	008d00f9 	.word	0x008d00f9
 8002bd8:	008d0114 	.word	0x008d0114
 8002bdc:	008d008d 	.word	0x008d008d
 8002be0:	0036      	.short	0x0036
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002be2:	4ba5      	ldr	r3, [pc, #660]	; (8002e78 <UART_SetConfig+0x310>)
 8002be4:	429a      	cmp	r2, r3
 8002be6:	d107      	bne.n	8002bf8 <UART_SetConfig+0x90>
 8002be8:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8002bec:	4aa3      	ldr	r2, [pc, #652]	; (8002e7c <UART_SetConfig+0x314>)
 8002bee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bf2:	f003 030c 	and.w	r3, r3, #12
 8002bf6:	e7e1      	b.n	8002bbc <UART_SetConfig+0x54>
 8002bf8:	4ba1      	ldr	r3, [pc, #644]	; (8002e80 <UART_SetConfig+0x318>)
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	d123      	bne.n	8002c46 <UART_SetConfig+0xde>
 8002bfe:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 8002c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c06:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002c0a:	2b10      	cmp	r3, #16
 8002c0c:	f000 80f1 	beq.w	8002df2 <UART_SetConfig+0x28a>
 8002c10:	d80b      	bhi.n	8002c2a <UART_SetConfig+0xc2>
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	f000 80f3 	beq.w	8002dfe <UART_SetConfig+0x296>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c18:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
#endif
        break;
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002c1c:	f04f 0201 	mov.w	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8002c20:	f04f 0300 	mov.w	r3, #0
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c24:	f000 80f8 	beq.w	8002e18 <UART_SetConfig+0x2b0>
 8002c28:	e0a8      	b.n	8002d7c <UART_SetConfig+0x214>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002c2a:	2b20      	cmp	r3, #32
 8002c2c:	f000 80c6 	beq.w	8002dbc <UART_SetConfig+0x254>
 8002c30:	2b30      	cmp	r3, #48	; 0x30
 8002c32:	d1f1      	bne.n	8002c18 <UART_SetConfig+0xb0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c34:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002c38:	f040 80b8 	bne.w	8002dac <UART_SetConfig+0x244>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002c3c:	6860      	ldr	r0, [r4, #4]
 8002c3e:	0843      	lsrs	r3, r0, #1
 8002c40:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8002c44:	e0c3      	b.n	8002dce <UART_SetConfig+0x266>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002c46:	4b8f      	ldr	r3, [pc, #572]	; (8002e84 <UART_SetConfig+0x31c>)
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d11e      	bne.n	8002c8a <UART_SetConfig+0x122>
 8002c4c:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 8002c50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c54:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002c58:	2b40      	cmp	r3, #64	; 0x40
 8002c5a:	f000 80bb 	beq.w	8002dd4 <UART_SetConfig+0x26c>
 8002c5e:	d80a      	bhi.n	8002c76 <UART_SetConfig+0x10e>
 8002c60:	b97b      	cbnz	r3, 8002c82 <UART_SetConfig+0x11a>
  if (UART_INSTANCE_LOWPOWER(huart))
 8002c62:	4b82      	ldr	r3, [pc, #520]	; (8002e6c <UART_SetConfig+0x304>)
 8002c64:	429a      	cmp	r2, r3
 8002c66:	f040 80ca 	bne.w	8002dfe <UART_SetConfig+0x296>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8002c6a:	f7fe fcb5 	bl	80015d8 <HAL_RCC_GetPCLK1Freq>
        break;
 8002c6e:	2300      	movs	r3, #0
    if (lpuart_ker_ck_pres != 0U)
 8002c70:	bbb0      	cbnz	r0, 8002ce0 <UART_SetConfig+0x178>
 8002c72:	4602      	mov	r2, r0
 8002c74:	e03a      	b.n	8002cec <UART_SetConfig+0x184>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002c76:	2b80      	cmp	r3, #128	; 0x80
 8002c78:	f000 809d 	beq.w	8002db6 <UART_SetConfig+0x24e>
 8002c7c:	2bc0      	cmp	r3, #192	; 0xc0
 8002c7e:	f000 80b0 	beq.w	8002de2 <UART_SetConfig+0x27a>
  if (UART_INSTANCE_LOWPOWER(huart))
 8002c82:	4b7a      	ldr	r3, [pc, #488]	; (8002e6c <UART_SetConfig+0x304>)
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d1c7      	bne.n	8002c18 <UART_SetConfig+0xb0>
 8002c88:	e02f      	b.n	8002cea <UART_SetConfig+0x182>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002c8a:	4b7f      	ldr	r3, [pc, #508]	; (8002e88 <UART_SetConfig+0x320>)
 8002c8c:	429a      	cmp	r2, r3
 8002c8e:	d111      	bne.n	8002cb4 <UART_SetConfig+0x14c>
 8002c90:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 8002c94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c98:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ca0:	f000 8098 	beq.w	8002dd4 <UART_SetConfig+0x26c>
 8002ca4:	d9dc      	bls.n	8002c60 <UART_SetConfig+0xf8>
 8002ca6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002caa:	f000 8084 	beq.w	8002db6 <UART_SetConfig+0x24e>
 8002cae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002cb2:	e7e4      	b.n	8002c7e <UART_SetConfig+0x116>
 8002cb4:	4b6d      	ldr	r3, [pc, #436]	; (8002e6c <UART_SetConfig+0x304>)
 8002cb6:	429a      	cmp	r2, r3
 8002cb8:	d1ae      	bne.n	8002c18 <UART_SetConfig+0xb0>
 8002cba:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 8002cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cc2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002cc6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002cca:	f000 8083 	beq.w	8002dd4 <UART_SetConfig+0x26c>
 8002cce:	d9c7      	bls.n	8002c60 <UART_SetConfig+0xf8>
 8002cd0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002cd4:	d06f      	beq.n	8002db6 <UART_SetConfig+0x24e>
 8002cd6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002cda:	e7d0      	b.n	8002c7e <UART_SetConfig+0x116>
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8002cdc:	486b      	ldr	r0, [pc, #428]	; (8002e8c <UART_SetConfig+0x324>)
  if (UART_INSTANCE_LOWPOWER(huart))
 8002cde:	2302      	movs	r3, #2
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 8002ce0:	6862      	ldr	r2, [r4, #4]
 8002ce2:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 8002ce6:	4281      	cmp	r1, r0
 8002ce8:	d905      	bls.n	8002cf6 <UART_SetConfig+0x18e>
        ret = HAL_ERROR;
 8002cea:	2201      	movs	r2, #1
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002cec:	2300      	movs	r3, #0
 8002cee:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8002cf0:	6663      	str	r3, [r4, #100]	; 0x64

  return ret;
}
 8002cf2:	4610      	mov	r0, r2
 8002cf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 8002cf6:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8002cfa:	d8f6      	bhi.n	8002cea <UART_SetConfig+0x182>
        switch (clocksource)
 8002cfc:	2b08      	cmp	r3, #8
 8002cfe:	d82e      	bhi.n	8002d5e <UART_SetConfig+0x1f6>
 8002d00:	e8df f003 	tbb	[pc, r3]
 8002d04:	2d1c2d05 	.word	0x2d1c2d05
 8002d08:	2d2d2d24 	.word	0x2d2d2d24
 8002d0c:	27          	.byte	0x27
 8002d0d:	00          	.byte	0x00
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002d0e:	f7fe fc63 	bl	80015d8 <HAL_RCC_GetPCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002d12:	6862      	ldr	r2, [r4, #4]
 8002d14:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002d18:	0856      	lsrs	r6, r2, #1
 8002d1a:	2700      	movs	r7, #0
 8002d1c:	fbe1 6700 	umlal	r6, r7, r1, r0
 8002d20:	2300      	movs	r3, #0
 8002d22:	4630      	mov	r0, r6
 8002d24:	4639      	mov	r1, r7
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8002d26:	f7fd faab 	bl	8000280 <__aeabi_uldivmod>
            break;
 8002d2a:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002d2c:	4b58      	ldr	r3, [pc, #352]	; (8002e90 <UART_SetConfig+0x328>)
 8002d2e:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8002d32:	4299      	cmp	r1, r3
 8002d34:	d8d9      	bhi.n	8002cea <UART_SetConfig+0x182>
          huart->Instance->BRR = usartdiv;
 8002d36:	6823      	ldr	r3, [r4, #0]
 8002d38:	60d8      	str	r0, [r3, #12]
 8002d3a:	e7d7      	b.n	8002cec <UART_SetConfig+0x184>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8002d3c:	4855      	ldr	r0, [pc, #340]	; (8002e94 <UART_SetConfig+0x32c>)
 8002d3e:	0855      	lsrs	r5, r2, #1
 8002d40:	2300      	movs	r3, #0
 8002d42:	2100      	movs	r1, #0
 8002d44:	1940      	adds	r0, r0, r5
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8002d46:	f141 0100 	adc.w	r1, r1, #0
 8002d4a:	e7ec      	b.n	8002d26 <UART_SetConfig+0x1be>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002d4c:	f7fe f932 	bl	8000fb4 <HAL_RCC_GetSysClockFreq>
 8002d50:	e7df      	b.n	8002d12 <UART_SetConfig+0x1aa>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8002d52:	0850      	lsrs	r0, r2, #1
 8002d54:	2100      	movs	r1, #0
 8002d56:	2300      	movs	r3, #0
 8002d58:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 8002d5c:	e7f3      	b.n	8002d46 <UART_SetConfig+0x1de>
            ret = HAL_ERROR;
 8002d5e:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8002d60:	2000      	movs	r0, #0
 8002d62:	e7e3      	b.n	8002d2c <UART_SetConfig+0x1c4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002d64:	f7fe fc4a 	bl	80015fc <HAL_RCC_GetPCLK2Freq>
 8002d68:	e04e      	b.n	8002e08 <UART_SetConfig+0x2a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002d6a:	f7fe fc35 	bl	80015d8 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002d6e:	6862      	ldr	r2, [r4, #4]
 8002d70:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8002d74:	fbb3 f3f2 	udiv	r3, r3, r2
 8002d78:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8002d7a:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d7c:	f1a3 0010 	sub.w	r0, r3, #16
 8002d80:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8002d84:	4288      	cmp	r0, r1
 8002d86:	d8b0      	bhi.n	8002cea <UART_SetConfig+0x182>
      huart->Instance->BRR = usartdiv;
 8002d88:	6821      	ldr	r1, [r4, #0]
 8002d8a:	60cb      	str	r3, [r1, #12]
 8002d8c:	e7ae      	b.n	8002cec <UART_SetConfig+0x184>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002d8e:	f7fe fc35 	bl	80015fc <HAL_RCC_GetPCLK2Freq>
 8002d92:	e7ec      	b.n	8002d6e <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002d94:	6860      	ldr	r0, [r4, #4]
 8002d96:	0843      	lsrs	r3, r0, #1
 8002d98:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8002d9c:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002da0:	fbb3 f3f0 	udiv	r3, r3, r0
 8002da4:	e7e8      	b.n	8002d78 <UART_SetConfig+0x210>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002da6:	f7fe f905 	bl	8000fb4 <HAL_RCC_GetSysClockFreq>
 8002daa:	e7e0      	b.n	8002d6e <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002dac:	6860      	ldr	r0, [r4, #4]
 8002dae:	0843      	lsrs	r3, r0, #1
 8002db0:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002db4:	e7f4      	b.n	8002da0 <UART_SetConfig+0x238>
  if (UART_INSTANCE_LOWPOWER(huart))
 8002db6:	4b2d      	ldr	r3, [pc, #180]	; (8002e6c <UART_SetConfig+0x304>)
 8002db8:	429a      	cmp	r2, r3
 8002dba:	d08f      	beq.n	8002cdc <UART_SetConfig+0x174>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002dbc:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002dc0:	d1e8      	bne.n	8002d94 <UART_SetConfig+0x22c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002dc2:	6860      	ldr	r0, [r4, #4]
 8002dc4:	0843      	lsrs	r3, r0, #1
 8002dc6:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8002dca:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002dce:	fbb3 f3f0 	udiv	r3, r3, r0
 8002dd2:	e01f      	b.n	8002e14 <UART_SetConfig+0x2ac>
  if (UART_INSTANCE_LOWPOWER(huart))
 8002dd4:	4b25      	ldr	r3, [pc, #148]	; (8002e6c <UART_SetConfig+0x304>)
 8002dd6:	429a      	cmp	r2, r3
 8002dd8:	d10b      	bne.n	8002df2 <UART_SetConfig+0x28a>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8002dda:	f7fe f8eb 	bl	8000fb4 <HAL_RCC_GetSysClockFreq>
        break;
 8002dde:	2304      	movs	r3, #4
 8002de0:	e746      	b.n	8002c70 <UART_SetConfig+0x108>
  if (UART_INSTANCE_LOWPOWER(huart))
 8002de2:	4b22      	ldr	r3, [pc, #136]	; (8002e6c <UART_SetConfig+0x304>)
 8002de4:	429a      	cmp	r2, r3
 8002de6:	f47f af25 	bne.w	8002c34 <UART_SetConfig+0xcc>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8002dea:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  if (UART_INSTANCE_LOWPOWER(huart))
 8002dee:	2308      	movs	r3, #8
 8002df0:	e776      	b.n	8002ce0 <UART_SetConfig+0x178>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002df2:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002df6:	d1d6      	bne.n	8002da6 <UART_SetConfig+0x23e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002df8:	f7fe f8dc 	bl	8000fb4 <HAL_RCC_GetSysClockFreq>
 8002dfc:	e004      	b.n	8002e08 <UART_SetConfig+0x2a0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002dfe:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002e02:	d1b2      	bne.n	8002d6a <UART_SetConfig+0x202>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002e04:	f7fe fbe8 	bl	80015d8 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002e08:	6861      	ldr	r1, [r4, #4]
 8002e0a:	084a      	lsrs	r2, r1, #1
 8002e0c:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8002e10:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e14:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8002e16:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e18:	f1a3 0010 	sub.w	r0, r3, #16
 8002e1c:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8002e20:	4288      	cmp	r0, r1
 8002e22:	f63f af62 	bhi.w	8002cea <UART_SetConfig+0x182>
      brrtemp = usartdiv & 0xFFF0U;
 8002e26:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 8002e2a:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002e2c:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 8002e30:	430b      	orrs	r3, r1
 8002e32:	60c3      	str	r3, [r0, #12]
 8002e34:	e75a      	b.n	8002cec <UART_SetConfig+0x184>
    switch (clocksource)
 8002e36:	2b08      	cmp	r3, #8
 8002e38:	f63f af57 	bhi.w	8002cea <UART_SetConfig+0x182>
 8002e3c:	a201      	add	r2, pc, #4	; (adr r2, 8002e44 <UART_SetConfig+0x2dc>)
 8002e3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e42:	bf00      	nop
 8002e44:	08002d6b 	.word	0x08002d6b
 8002e48:	08002d8f 	.word	0x08002d8f
 8002e4c:	08002d95 	.word	0x08002d95
 8002e50:	08002ceb 	.word	0x08002ceb
 8002e54:	08002da7 	.word	0x08002da7
 8002e58:	08002ceb 	.word	0x08002ceb
 8002e5c:	08002ceb 	.word	0x08002ceb
 8002e60:	08002ceb 	.word	0x08002ceb
 8002e64:	08002dad 	.word	0x08002dad
 8002e68:	efff69f3 	.word	0xefff69f3
 8002e6c:	40008000 	.word	0x40008000
 8002e70:	40013800 	.word	0x40013800
 8002e74:	08006b3c 	.word	0x08006b3c
 8002e78:	40004400 	.word	0x40004400
 8002e7c:	08006b40 	.word	0x08006b40
 8002e80:	40004800 	.word	0x40004800
 8002e84:	40004c00 	.word	0x40004c00
 8002e88:	40005000 	.word	0x40005000
 8002e8c:	00f42400 	.word	0x00f42400
 8002e90:	000ffcff 	.word	0x000ffcff
 8002e94:	f4240000 	.word	0xf4240000

08002e98 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002e98:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002e9a:	07da      	lsls	r2, r3, #31
{
 8002e9c:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002e9e:	d506      	bpl.n	8002eae <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002ea0:	6801      	ldr	r1, [r0, #0]
 8002ea2:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8002ea4:	684a      	ldr	r2, [r1, #4]
 8002ea6:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002eaa:	4322      	orrs	r2, r4
 8002eac:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002eae:	079c      	lsls	r4, r3, #30
 8002eb0:	d506      	bpl.n	8002ec0 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002eb2:	6801      	ldr	r1, [r0, #0]
 8002eb4:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8002eb6:	684a      	ldr	r2, [r1, #4]
 8002eb8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002ebc:	4322      	orrs	r2, r4
 8002ebe:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002ec0:	0759      	lsls	r1, r3, #29
 8002ec2:	d506      	bpl.n	8002ed2 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002ec4:	6801      	ldr	r1, [r0, #0]
 8002ec6:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8002ec8:	684a      	ldr	r2, [r1, #4]
 8002eca:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002ece:	4322      	orrs	r2, r4
 8002ed0:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002ed2:	071a      	lsls	r2, r3, #28
 8002ed4:	d506      	bpl.n	8002ee4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002ed6:	6801      	ldr	r1, [r0, #0]
 8002ed8:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8002eda:	684a      	ldr	r2, [r1, #4]
 8002edc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002ee0:	4322      	orrs	r2, r4
 8002ee2:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002ee4:	06dc      	lsls	r4, r3, #27
 8002ee6:	d506      	bpl.n	8002ef6 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002ee8:	6801      	ldr	r1, [r0, #0]
 8002eea:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8002eec:	688a      	ldr	r2, [r1, #8]
 8002eee:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002ef2:	4322      	orrs	r2, r4
 8002ef4:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002ef6:	0699      	lsls	r1, r3, #26
 8002ef8:	d506      	bpl.n	8002f08 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002efa:	6801      	ldr	r1, [r0, #0]
 8002efc:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8002efe:	688a      	ldr	r2, [r1, #8]
 8002f00:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002f04:	4322      	orrs	r2, r4
 8002f06:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002f08:	065a      	lsls	r2, r3, #25
 8002f0a:	d50f      	bpl.n	8002f2c <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002f0c:	6801      	ldr	r1, [r0, #0]
 8002f0e:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8002f10:	684a      	ldr	r2, [r1, #4]
 8002f12:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8002f16:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002f18:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002f1c:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002f1e:	d105      	bne.n	8002f2c <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002f20:	684a      	ldr	r2, [r1, #4]
 8002f22:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002f24:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8002f28:	4322      	orrs	r2, r4
 8002f2a:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002f2c:	061b      	lsls	r3, r3, #24
 8002f2e:	d506      	bpl.n	8002f3e <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002f30:	6802      	ldr	r2, [r0, #0]
 8002f32:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8002f34:	6853      	ldr	r3, [r2, #4]
 8002f36:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8002f3a:	430b      	orrs	r3, r1
 8002f3c:	6053      	str	r3, [r2, #4]
 8002f3e:	bd10      	pop	{r4, pc}

08002f40 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002f40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f44:	9d06      	ldr	r5, [sp, #24]
 8002f46:	4604      	mov	r4, r0
 8002f48:	460f      	mov	r7, r1
 8002f4a:	4616      	mov	r6, r2
 8002f4c:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f4e:	6821      	ldr	r1, [r4, #0]
 8002f50:	69ca      	ldr	r2, [r1, #28]
 8002f52:	ea37 0302 	bics.w	r3, r7, r2
 8002f56:	bf0c      	ite	eq
 8002f58:	2201      	moveq	r2, #1
 8002f5a:	2200      	movne	r2, #0
 8002f5c:	42b2      	cmp	r2, r6
 8002f5e:	d002      	beq.n	8002f66 <UART_WaitOnFlagUntilTimeout+0x26>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8002f60:	2000      	movs	r0, #0
}
 8002f62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8002f66:	1c6b      	adds	r3, r5, #1
 8002f68:	d0f2      	beq.n	8002f50 <UART_WaitOnFlagUntilTimeout+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002f6a:	b99d      	cbnz	r5, 8002f94 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002f6c:	6823      	ldr	r3, [r4, #0]
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002f74:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f76:	689a      	ldr	r2, [r3, #8]
 8002f78:	f022 0201 	bic.w	r2, r2, #1
 8002f7c:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8002f7e:	2320      	movs	r3, #32
 8002f80:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 8002f84:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
        __HAL_UNLOCK(huart);
 8002f88:	2300      	movs	r3, #0
 8002f8a:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
 8002f8e:	2003      	movs	r0, #3
 8002f90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002f94:	f7fd fb14 	bl	80005c0 <HAL_GetTick>
 8002f98:	eba0 0008 	sub.w	r0, r0, r8
 8002f9c:	4285      	cmp	r5, r0
 8002f9e:	d2d6      	bcs.n	8002f4e <UART_WaitOnFlagUntilTimeout+0xe>
 8002fa0:	e7e4      	b.n	8002f6c <UART_WaitOnFlagUntilTimeout+0x2c>

08002fa2 <HAL_UART_Transmit>:
{
 8002fa2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8002fa6:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8002fa8:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 8002fac:	2b20      	cmp	r3, #32
{
 8002fae:	4604      	mov	r4, r0
 8002fb0:	460d      	mov	r5, r1
 8002fb2:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8002fb4:	d14a      	bne.n	800304c <HAL_UART_Transmit+0xaa>
    if ((pData == NULL) || (Size == 0U))
 8002fb6:	2900      	cmp	r1, #0
 8002fb8:	d046      	beq.n	8003048 <HAL_UART_Transmit+0xa6>
 8002fba:	2a00      	cmp	r2, #0
 8002fbc:	d044      	beq.n	8003048 <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 8002fbe:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8002fc2:	2b01      	cmp	r3, #1
 8002fc4:	d042      	beq.n	800304c <HAL_UART_Transmit+0xaa>
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	6743      	str	r3, [r0, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002fd0:	2321      	movs	r3, #33	; 0x21
 8002fd2:	f880 3071 	strb.w	r3, [r0, #113]	; 0x71
    tickstart = HAL_GetTick();
 8002fd6:	f7fd faf3 	bl	80005c0 <HAL_GetTick>
    huart->TxXferSize  = Size;
 8002fda:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 8002fde:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8002fe0:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002fe4:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002fe8:	9700      	str	r7, [sp, #0]
    while (huart->TxXferCount > 0U)
 8002fea:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002fec:	4633      	mov	r3, r6
    while (huart->TxXferCount > 0U)
 8002fee:	b952      	cbnz	r2, 8003006 <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002ff0:	2140      	movs	r1, #64	; 0x40
 8002ff2:	4620      	mov	r0, r4
 8002ff4:	f7ff ffa4 	bl	8002f40 <UART_WaitOnFlagUntilTimeout>
 8002ff8:	b958      	cbnz	r0, 8003012 <HAL_UART_Transmit+0x70>
    huart->gState = HAL_UART_STATE_READY;
 8002ffa:	2320      	movs	r3, #32
 8002ffc:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
    __HAL_UNLOCK(huart);
 8003000:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
    return HAL_OK;
 8003004:	e006      	b.n	8003014 <HAL_UART_Transmit+0x72>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003006:	2200      	movs	r2, #0
 8003008:	2180      	movs	r1, #128	; 0x80
 800300a:	4620      	mov	r0, r4
 800300c:	f7ff ff98 	bl	8002f40 <UART_WaitOnFlagUntilTimeout>
 8003010:	b118      	cbz	r0, 800301a <HAL_UART_Transmit+0x78>
        return HAL_TIMEOUT;
 8003012:	2003      	movs	r0, #3
}
 8003014:	b002      	add	sp, #8
 8003016:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800301a:	68a3      	ldr	r3, [r4, #8]
 800301c:	6822      	ldr	r2, [r4, #0]
 800301e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003022:	d10d      	bne.n	8003040 <HAL_UART_Transmit+0x9e>
 8003024:	6923      	ldr	r3, [r4, #16]
 8003026:	b95b      	cbnz	r3, 8003040 <HAL_UART_Transmit+0x9e>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8003028:	f835 3b02 	ldrh.w	r3, [r5], #2
 800302c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003030:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8003032:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8003036:	3b01      	subs	r3, #1
 8003038:	b29b      	uxth	r3, r3
 800303a:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
 800303e:	e7d1      	b.n	8002fe4 <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8003040:	782b      	ldrb	r3, [r5, #0]
 8003042:	8513      	strh	r3, [r2, #40]	; 0x28
 8003044:	3501      	adds	r5, #1
 8003046:	e7f4      	b.n	8003032 <HAL_UART_Transmit+0x90>
      return  HAL_ERROR;
 8003048:	2001      	movs	r0, #1
 800304a:	e7e3      	b.n	8003014 <HAL_UART_Transmit+0x72>
    return HAL_BUSY;
 800304c:	2002      	movs	r0, #2
 800304e:	e7e1      	b.n	8003014 <HAL_UART_Transmit+0x72>

08003050 <UART_CheckIdleState>:
{
 8003050:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003052:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003054:	2600      	movs	r6, #0
 8003056:	6746      	str	r6, [r0, #116]	; 0x74
  tickstart = HAL_GetTick();
 8003058:	f7fd fab2 	bl	80005c0 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800305c:	6823      	ldr	r3, [r4, #0]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8003062:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003064:	d417      	bmi.n	8003096 <UART_CheckIdleState+0x46>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003066:	6823      	ldr	r3, [r4, #0]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	075b      	lsls	r3, r3, #29
 800306c:	d50a      	bpl.n	8003084 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800306e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003072:	9300      	str	r3, [sp, #0]
 8003074:	2200      	movs	r2, #0
 8003076:	462b      	mov	r3, r5
 8003078:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800307c:	4620      	mov	r0, r4
 800307e:	f7ff ff5f 	bl	8002f40 <UART_WaitOnFlagUntilTimeout>
 8003082:	b9a0      	cbnz	r0, 80030ae <UART_CheckIdleState+0x5e>
  huart->gState = HAL_UART_STATE_READY;
 8003084:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8003086:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8003088:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UNLOCK(huart);
 800308c:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 8003090:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
  return HAL_OK;
 8003094:	e00c      	b.n	80030b0 <UART_CheckIdleState+0x60>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003096:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800309a:	9300      	str	r3, [sp, #0]
 800309c:	4632      	mov	r2, r6
 800309e:	4603      	mov	r3, r0
 80030a0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80030a4:	4620      	mov	r0, r4
 80030a6:	f7ff ff4b 	bl	8002f40 <UART_WaitOnFlagUntilTimeout>
 80030aa:	2800      	cmp	r0, #0
 80030ac:	d0db      	beq.n	8003066 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 80030ae:	2003      	movs	r0, #3
}
 80030b0:	b002      	add	sp, #8
 80030b2:	bd70      	pop	{r4, r5, r6, pc}

080030b4 <HAL_UART_Init>:
{
 80030b4:	b510      	push	{r4, lr}
  if (huart == NULL)
 80030b6:	4604      	mov	r4, r0
 80030b8:	b360      	cbz	r0, 8003114 <HAL_UART_Init+0x60>
  if (huart->gState == HAL_UART_STATE_RESET)
 80030ba:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 80030be:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80030c2:	b91b      	cbnz	r3, 80030cc <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80030c4:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 80030c8:	f002 f93a 	bl	8005340 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80030cc:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80030ce:	2324      	movs	r3, #36	; 0x24
 80030d0:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UART_DISABLE(huart);
 80030d4:	6813      	ldr	r3, [r2, #0]
 80030d6:	f023 0301 	bic.w	r3, r3, #1
 80030da:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80030dc:	4620      	mov	r0, r4
 80030de:	f7ff fd43 	bl	8002b68 <UART_SetConfig>
 80030e2:	2801      	cmp	r0, #1
 80030e4:	d016      	beq.n	8003114 <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80030e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80030e8:	b113      	cbz	r3, 80030f0 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 80030ea:	4620      	mov	r0, r4
 80030ec:	f7ff fed4 	bl	8002e98 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80030f0:	6823      	ldr	r3, [r4, #0]
 80030f2:	685a      	ldr	r2, [r3, #4]
 80030f4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80030f8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80030fa:	689a      	ldr	r2, [r3, #8]
 80030fc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003100:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8003108:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 800310a:	601a      	str	r2, [r3, #0]
}
 800310c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8003110:	f7ff bf9e 	b.w	8003050 <UART_CheckIdleState>
}
 8003114:	2001      	movs	r0, #1
 8003116:	bd10      	pop	{r4, pc}

08003118 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8003118:	4b0a      	ldr	r3, [pc, #40]	; (8003144 <USB_CoreReset+0x2c>)
  uint32_t count = 0U;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800311a:	3b01      	subs	r3, #1
 800311c:	d101      	bne.n	8003122 <USB_CoreReset+0xa>
    {
      return HAL_TIMEOUT;
 800311e:	2003      	movs	r0, #3
 8003120:	4770      	bx	lr
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003122:	6902      	ldr	r2, [r0, #16]
 8003124:	2a00      	cmp	r2, #0
 8003126:	daf8      	bge.n	800311a <USB_CoreReset+0x2>

  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8003128:	6903      	ldr	r3, [r0, #16]
 800312a:	4a06      	ldr	r2, [pc, #24]	; (8003144 <USB_CoreReset+0x2c>)
 800312c:	f043 0301 	orr.w	r3, r3, #1
 8003130:	6103      	str	r3, [r0, #16]

  do
  {
    if (++count > 200000U)
 8003132:	3a01      	subs	r2, #1
 8003134:	d0f3      	beq.n	800311e <USB_CoreReset+0x6>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8003136:	6903      	ldr	r3, [r0, #16]
 8003138:	f013 0301 	ands.w	r3, r3, #1
 800313c:	d1f9      	bne.n	8003132 <USB_CoreReset+0x1a>

  return HAL_OK;
 800313e:	4618      	mov	r0, r3
}
 8003140:	4770      	bx	lr
 8003142:	bf00      	nop
 8003144:	00030d41 	.word	0x00030d41

08003148 <USB_CoreInit>:
{
 8003148:	b084      	sub	sp, #16
 800314a:	b538      	push	{r3, r4, r5, lr}
 800314c:	ad05      	add	r5, sp, #20
 800314e:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003152:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003154:	2b01      	cmp	r3, #1
{
 8003156:	4604      	mov	r4, r0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003158:	d11b      	bne.n	8003192 <USB_CoreInit+0x4a>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800315a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800315c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003160:	6383      	str	r3, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003162:	68c3      	ldr	r3, [r0, #12]
 8003164:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8003168:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800316c:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800316e:	68c3      	ldr	r3, [r0, #12]
 8003170:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8003174:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 8003176:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003178:	2b01      	cmp	r3, #1
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800317a:	bf02      	ittt	eq
 800317c:	68c3      	ldreq	r3, [r0, #12]
 800317e:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
 8003182:	60c3      	streq	r3, [r0, #12]
    (void)USB_CoreReset(USBx);
 8003184:	f7ff ffc8 	bl	8003118 <USB_CoreReset>
}
 8003188:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800318c:	2000      	movs	r0, #0
 800318e:	b004      	add	sp, #16
 8003190:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003192:	68c3      	ldr	r3, [r0, #12]
 8003194:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003198:	60c3      	str	r3, [r0, #12]
    (void)USB_CoreReset(USBx);
 800319a:	f7ff ffbd 	bl	8003118 <USB_CoreReset>
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 800319e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80031a2:	63a3      	str	r3, [r4, #56]	; 0x38
 80031a4:	e7f0      	b.n	8003188 <USB_CoreInit+0x40>

080031a6 <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80031a6:	6883      	ldr	r3, [r0, #8]
 80031a8:	f023 0301 	bic.w	r3, r3, #1
 80031ac:	6083      	str	r3, [r0, #8]
}
 80031ae:	2000      	movs	r0, #0
 80031b0:	4770      	bx	lr

080031b2 <USB_SetCurrentMode>:
{
 80031b2:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80031b4:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 80031b6:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80031b8:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80031bc:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 80031be:	d108      	bne.n	80031d2 <USB_SetCurrentMode+0x20>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80031c0:	68c3      	ldr	r3, [r0, #12]
 80031c2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80031c6:	60c3      	str	r3, [r0, #12]
  HAL_Delay(50U);
 80031c8:	2032      	movs	r0, #50	; 0x32
 80031ca:	f7fd f9ff 	bl	80005cc <HAL_Delay>
  return HAL_OK;
 80031ce:	2000      	movs	r0, #0
 80031d0:	bd08      	pop	{r3, pc}
  else if (mode == USB_DEVICE_MODE)
 80031d2:	b919      	cbnz	r1, 80031dc <USB_SetCurrentMode+0x2a>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80031d4:	68c3      	ldr	r3, [r0, #12]
 80031d6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80031da:	e7f4      	b.n	80031c6 <USB_SetCurrentMode+0x14>
    return HAL_ERROR;
 80031dc:	2001      	movs	r0, #1
}
 80031de:	bd08      	pop	{r3, pc}

080031e0 <USB_FlushTxFifo>:
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80031e0:	0189      	lsls	r1, r1, #6
 80031e2:	f041 0120 	orr.w	r1, r1, #32
 80031e6:	4a06      	ldr	r2, [pc, #24]	; (8003200 <USB_FlushTxFifo+0x20>)
 80031e8:	6101      	str	r1, [r0, #16]
    if (++count > 200000U)
 80031ea:	3a01      	subs	r2, #1
 80031ec:	d005      	beq.n	80031fa <USB_FlushTxFifo+0x1a>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80031ee:	6903      	ldr	r3, [r0, #16]
 80031f0:	f013 0320 	ands.w	r3, r3, #32
 80031f4:	d1f9      	bne.n	80031ea <USB_FlushTxFifo+0xa>
  return HAL_OK;
 80031f6:	4618      	mov	r0, r3
 80031f8:	4770      	bx	lr
      return HAL_TIMEOUT;
 80031fa:	2003      	movs	r0, #3
}
 80031fc:	4770      	bx	lr
 80031fe:	bf00      	nop
 8003200:	00030d41 	.word	0x00030d41

08003204 <USB_FlushRxFifo>:
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003204:	2310      	movs	r3, #16
 8003206:	4a06      	ldr	r2, [pc, #24]	; (8003220 <USB_FlushRxFifo+0x1c>)
 8003208:	6103      	str	r3, [r0, #16]
    if (++count > 200000U)
 800320a:	3a01      	subs	r2, #1
 800320c:	d005      	beq.n	800321a <USB_FlushRxFifo+0x16>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800320e:	6903      	ldr	r3, [r0, #16]
 8003210:	f013 0310 	ands.w	r3, r3, #16
 8003214:	d1f9      	bne.n	800320a <USB_FlushRxFifo+0x6>
  return HAL_OK;
 8003216:	4618      	mov	r0, r3
 8003218:	4770      	bx	lr
      return HAL_TIMEOUT;
 800321a:	2003      	movs	r0, #3
}
 800321c:	4770      	bx	lr
 800321e:	bf00      	nop
 8003220:	00030d41 	.word	0x00030d41

08003224 <USB_SetDevSpeed>:
  USBx_DEVICE->DCFG |= speed;
 8003224:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8003228:	4319      	orrs	r1, r3
 800322a:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
}
 800322e:	2000      	movs	r0, #0
 8003230:	4770      	bx	lr
	...

08003234 <USB_DevInit>:
{
 8003234:	b084      	sub	sp, #16
 8003236:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800323a:	4604      	mov	r4, r0
 800323c:	a807      	add	r0, sp, #28
 800323e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  for (i = 0U; i < 15U; i++)
 8003242:	2300      	movs	r3, #0
 8003244:	9f11      	ldr	r7, [sp, #68]	; 0x44
 8003246:	4688      	mov	r8, r1
    USBx->DIEPTXF[i] = 0U;
 8003248:	4619      	mov	r1, r3
 800324a:	f103 0240 	add.w	r2, r3, #64	; 0x40
 800324e:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  for (i = 0U; i < 15U; i++)
 8003252:	3301      	adds	r3, #1
 8003254:	2b0f      	cmp	r3, #15
    USBx->DIEPTXF[i] = 0U;
 8003256:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 8003258:	d1f7      	bne.n	800324a <USB_DevInit+0x16>
  USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800325a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800325c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003260:	63a3      	str	r3, [r4, #56]	; 0x38
  if (cfg.vbus_sensing_enable == 0U)
 8003262:	b95f      	cbnz	r7, 800327c <USB_DevInit+0x48>
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8003264:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003266:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800326a:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800326c:	6823      	ldr	r3, [r4, #0]
 800326e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003272:	6023      	str	r3, [r4, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8003274:	6823      	ldr	r3, [r4, #0]
 8003276:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800327a:	6023      	str	r3, [r4, #0]
  USBx_PCGCCTL = 0U;
 800327c:	2500      	movs	r5, #0
 800327e:	f8c4 5e00 	str.w	r5, [r4, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8003282:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 8003286:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800328a:	2103      	movs	r1, #3
 800328c:	4620      	mov	r0, r4
 800328e:	f7ff ffc9 	bl	8003224 <USB_SetDevSpeed>
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8003292:	f504 6600 	add.w	r6, r4, #2048	; 0x800
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8003296:	2110      	movs	r1, #16
 8003298:	4620      	mov	r0, r4
 800329a:	f7ff ffa1 	bl	80031e0 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800329e:	4620      	mov	r0, r4
 80032a0:	f7ff ffb0 	bl	8003204 <USB_FlushRxFifo>
  USBx_DEVICE->DIEPMSK = 0U;
 80032a4:	6135      	str	r5, [r6, #16]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80032a6:	462b      	mov	r3, r5
  USBx_DEVICE->DOEPMSK = 0U;
 80032a8:	6175      	str	r5, [r6, #20]
      USBx_INEP(i)->DIEPCTL = 0U;
 80032aa:	4629      	mov	r1, r5
  USBx_DEVICE->DAINTMSK = 0U;
 80032ac:	61f5      	str	r5, [r6, #28]
 80032ae:	f504 6210 	add.w	r2, r4, #2304	; 0x900
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80032b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80032b6:	f04f 6500 	mov.w	r5, #134217728	; 0x8000000
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80032ba:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80032be:	4543      	cmp	r3, r8
 80032c0:	d12f      	bne.n	8003322 <USB_DevInit+0xee>
 80032c2:	2100      	movs	r1, #0
 80032c4:	f504 6230 	add.w	r2, r4, #2816	; 0xb00
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80032c8:	4608      	mov	r0, r1
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80032ca:	f04f 4590 	mov.w	r5, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80032ce:	f04f 6e00 	mov.w	lr, #134217728	; 0x8000000
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80032d2:	f64f 3c7f 	movw	ip, #64383	; 0xfb7f
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80032d6:	428b      	cmp	r3, r1
 80032d8:	d134      	bne.n	8003344 <USB_DevInit+0x110>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80032da:	6933      	ldr	r3, [r6, #16]
 80032dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80032e0:	6133      	str	r3, [r6, #16]
  USBx->GINTMSK = 0U;
 80032e2:	2300      	movs	r3, #0
 80032e4:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 80032e6:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 80032ea:	6163      	str	r3, [r4, #20]
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80032ec:	69a3      	ldr	r3, [r4, #24]
 80032ee:	f043 0310 	orr.w	r3, r3, #16
 80032f2:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80032f4:	69a2      	ldr	r2, [r4, #24]
 80032f6:	4b1c      	ldr	r3, [pc, #112]	; (8003368 <USB_DevInit+0x134>)
 80032f8:	4313      	orrs	r3, r2
 80032fa:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 80032fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80032fe:	b11b      	cbz	r3, 8003308 <USB_DevInit+0xd4>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003300:	69a3      	ldr	r3, [r4, #24]
 8003302:	f043 0308 	orr.w	r3, r3, #8
 8003306:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 8003308:	2f01      	cmp	r7, #1
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800330a:	bf01      	itttt	eq
 800330c:	69a3      	ldreq	r3, [r4, #24]
 800330e:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 8003312:	f043 0304 	orreq.w	r3, r3, #4
 8003316:	61a3      	streq	r3, [r4, #24]
}
 8003318:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800331c:	2000      	movs	r0, #0
 800331e:	b004      	add	sp, #16
 8003320:	4770      	bx	lr
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003322:	f8d2 c000 	ldr.w	ip, [r2]
 8003326:	f1bc 0f00 	cmp.w	ip, #0
 800332a:	da09      	bge.n	8003340 <USB_DevInit+0x10c>
      if (i == 0U)
 800332c:	b933      	cbnz	r3, 800333c <USB_DevInit+0x108>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800332e:	6015      	str	r5, [r2, #0]
    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003330:	6111      	str	r1, [r2, #16]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003332:	3301      	adds	r3, #1
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003334:	f8c2 e008 	str.w	lr, [r2, #8]
 8003338:	3220      	adds	r2, #32
 800333a:	e7c0      	b.n	80032be <USB_DevInit+0x8a>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800333c:	6010      	str	r0, [r2, #0]
 800333e:	e7f7      	b.n	8003330 <USB_DevInit+0xfc>
      USBx_INEP(i)->DIEPCTL = 0U;
 8003340:	6011      	str	r1, [r2, #0]
 8003342:	e7f5      	b.n	8003330 <USB_DevInit+0xfc>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003344:	f8d2 8000 	ldr.w	r8, [r2]
 8003348:	f1b8 0f00 	cmp.w	r8, #0
 800334c:	da0a      	bge.n	8003364 <USB_DevInit+0x130>
      if (i == 0U)
 800334e:	b939      	cbnz	r1, 8003360 <USB_DevInit+0x12c>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003350:	f8c2 e000 	str.w	lr, [r2]
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003354:	6110      	str	r0, [r2, #16]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003356:	3101      	adds	r1, #1
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003358:	f8c2 c008 	str.w	ip, [r2, #8]
 800335c:	3220      	adds	r2, #32
 800335e:	e7ba      	b.n	80032d6 <USB_DevInit+0xa2>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003360:	6015      	str	r5, [r2, #0]
 8003362:	e7f7      	b.n	8003354 <USB_DevInit+0x120>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003364:	6010      	str	r0, [r2, #0]
 8003366:	e7f5      	b.n	8003354 <USB_DevInit+0x120>
 8003368:	803c3800 	.word	0x803c3800

0800336c <USB_DevDisconnect>:
{
 800336c:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800336e:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 8003372:	f043 0302 	orr.w	r3, r3, #2
 8003376:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 800337a:	2003      	movs	r0, #3
 800337c:	f7fd f926 	bl	80005cc <HAL_Delay>
}
 8003380:	2000      	movs	r0, #0
 8003382:	bd08      	pop	{r3, pc}

08003384 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003384:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8003386:	f000 fc3b 	bl	8003c00 <vTaskStartScheduler>
  
  return osOK;
}
 800338a:	2000      	movs	r0, #0
 800338c:	bd08      	pop	{r3, pc}

0800338e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800338e:	b530      	push	{r4, r5, lr}

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003390:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
 8003394:	8a02      	ldrh	r2, [r0, #16]
{
 8003396:	460b      	mov	r3, r1
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003398:	e890 0022 	ldmia.w	r0, {r1, r5}
{
 800339c:	b085      	sub	sp, #20
  if (priority != osPriorityError) {
 800339e:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 80033a0:	bf14      	ite	ne
 80033a2:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80033a4:	2400      	moveq	r4, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80033a6:	a803      	add	r0, sp, #12
 80033a8:	9001      	str	r0, [sp, #4]
 80033aa:	9400      	str	r4, [sp, #0]
 80033ac:	4628      	mov	r0, r5
 80033ae:	f000 fb57 	bl	8003a60 <xTaskCreate>
 80033b2:	2801      	cmp	r0, #1
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80033b4:	bf0c      	ite	eq
 80033b6:	9803      	ldreq	r0, [sp, #12]
    return NULL;
 80033b8:	2000      	movne	r0, #0
}
 80033ba:	b005      	add	sp, #20
 80033bc:	bd30      	pop	{r4, r5, pc}

080033be <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80033be:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80033c0:	2800      	cmp	r0, #0
 80033c2:	bf08      	it	eq
 80033c4:	2001      	moveq	r0, #1
 80033c6:	f000 fd69 	bl	8003e9c <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80033ca:	2000      	movs	r0, #0
 80033cc:	bd08      	pop	{r3, pc}

080033ce <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 80033ce:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80033d0:	f000 fdc2 	bl	8003f58 <xTaskGetSchedulerState>
 80033d4:	2801      	cmp	r0, #1
 80033d6:	d003      	beq.n	80033e0 <osSystickHandler+0x12>
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 80033d8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 80033dc:	f000 b912 	b.w	8003604 <xPortSysTickHandler>
 80033e0:	bd08      	pop	{r3, pc}

080033e2 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80033e2:	f100 0308 	add.w	r3, r0, #8
 80033e6:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80033e8:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80033ec:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80033ee:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80033f0:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80033f2:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80033f4:	6003      	str	r3, [r0, #0]
 80033f6:	4770      	bx	lr

080033f8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80033f8:	2300      	movs	r3, #0
 80033fa:	6103      	str	r3, [r0, #16]
 80033fc:	4770      	bx	lr

080033fe <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80033fe:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003400:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003402:	689a      	ldr	r2, [r3, #8]
 8003404:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003406:	689a      	ldr	r2, [r3, #8]
 8003408:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800340a:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 800340c:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 800340e:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8003410:	3301      	adds	r3, #1
 8003412:	6003      	str	r3, [r0, #0]
 8003414:	4770      	bx	lr

08003416 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003416:	680a      	ldr	r2, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003418:	1c53      	adds	r3, r2, #1
{
 800341a:	b530      	push	{r4, r5, lr}
	if( xValueOfInsertion == portMAX_DELAY )
 800341c:	d10a      	bne.n	8003434 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800341e:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003420:	685a      	ldr	r2, [r3, #4]
 8003422:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003424:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003426:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8003428:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 800342a:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 800342c:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 800342e:	3301      	adds	r3, #1
 8003430:	6003      	str	r3, [r0, #0]
 8003432:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003434:	f100 0308 	add.w	r3, r0, #8
 8003438:	685c      	ldr	r4, [r3, #4]
 800343a:	6825      	ldr	r5, [r4, #0]
 800343c:	42aa      	cmp	r2, r5
 800343e:	d3ef      	bcc.n	8003420 <vListInsert+0xa>
 8003440:	4623      	mov	r3, r4
 8003442:	e7f9      	b.n	8003438 <vListInsert+0x22>

08003444 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003444:	6841      	ldr	r1, [r0, #4]
 8003446:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003448:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800344a:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800344c:	6882      	ldr	r2, [r0, #8]
 800344e:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003450:	6859      	ldr	r1, [r3, #4]
 8003452:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003454:	bf08      	it	eq
 8003456:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003458:	2200      	movs	r2, #0
 800345a:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	3a01      	subs	r2, #1
 8003460:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003462:	6818      	ldr	r0, [r3, #0]
}
 8003464:	4770      	bx	lr
	...

08003468 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003468:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 800346a:	2300      	movs	r3, #0
 800346c:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800346e:	4b0d      	ldr	r3, [pc, #52]	; (80034a4 <prvTaskExitError+0x3c>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	3301      	adds	r3, #1
 8003474:	d008      	beq.n	8003488 <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003476:	f04f 0350 	mov.w	r3, #80	; 0x50
 800347a:	f383 8811 	msr	BASEPRI, r3
 800347e:	f3bf 8f6f 	isb	sy
 8003482:	f3bf 8f4f 	dsb	sy
 8003486:	e7fe      	b.n	8003486 <prvTaskExitError+0x1e>
 8003488:	f04f 0350 	mov.w	r3, #80	; 0x50
 800348c:	f383 8811 	msr	BASEPRI, r3
 8003490:	f3bf 8f6f 	isb	sy
 8003494:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003498:	9b01      	ldr	r3, [sp, #4]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d0fc      	beq.n	8003498 <prvTaskExitError+0x30>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800349e:	b002      	add	sp, #8
 80034a0:	4770      	bx	lr
 80034a2:	bf00      	nop
 80034a4:	20000000 	.word	0x20000000

080034a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80034a8:	4808      	ldr	r0, [pc, #32]	; (80034cc <prvPortStartFirstTask+0x24>)
 80034aa:	6800      	ldr	r0, [r0, #0]
 80034ac:	6800      	ldr	r0, [r0, #0]
 80034ae:	f380 8808 	msr	MSP, r0
 80034b2:	f04f 0000 	mov.w	r0, #0
 80034b6:	f380 8814 	msr	CONTROL, r0
 80034ba:	b662      	cpsie	i
 80034bc:	b661      	cpsie	f
 80034be:	f3bf 8f4f 	dsb	sy
 80034c2:	f3bf 8f6f 	isb	sy
 80034c6:	df00      	svc	0
 80034c8:	bf00      	nop
 80034ca:	0000      	.short	0x0000
 80034cc:	e000ed08 	.word	0xe000ed08

080034d0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80034d0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80034e0 <vPortEnableVFP+0x10>
 80034d4:	6801      	ldr	r1, [r0, #0]
 80034d6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80034da:	6001      	str	r1, [r0, #0]
 80034dc:	4770      	bx	lr
 80034de:	0000      	.short	0x0000
 80034e0:	e000ed88 	.word	0xe000ed88

080034e4 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80034e4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80034e8:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80034ec:	4b07      	ldr	r3, [pc, #28]	; (800350c <pxPortInitialiseStack+0x28>)
 80034ee:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80034f2:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80034f6:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80034fa:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80034fe:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003502:	f840 3c24 	str.w	r3, [r0, #-36]
}
 8003506:	3844      	subs	r0, #68	; 0x44
 8003508:	4770      	bx	lr
 800350a:	bf00      	nop
 800350c:	08003469 	.word	0x08003469

08003510 <SVC_Handler>:
	__asm volatile (
 8003510:	4b07      	ldr	r3, [pc, #28]	; (8003530 <pxCurrentTCBConst2>)
 8003512:	6819      	ldr	r1, [r3, #0]
 8003514:	6808      	ldr	r0, [r1, #0]
 8003516:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800351a:	f380 8809 	msr	PSP, r0
 800351e:	f3bf 8f6f 	isb	sy
 8003522:	f04f 0000 	mov.w	r0, #0
 8003526:	f380 8811 	msr	BASEPRI, r0
 800352a:	4770      	bx	lr
 800352c:	f3af 8000 	nop.w

08003530 <pxCurrentTCBConst2>:
 8003530:	20000c84 	.word	0x20000c84

08003534 <vPortEnterCritical>:
 8003534:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003538:	f383 8811 	msr	BASEPRI, r3
 800353c:	f3bf 8f6f 	isb	sy
 8003540:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8003544:	4a0a      	ldr	r2, [pc, #40]	; (8003570 <vPortEnterCritical+0x3c>)
 8003546:	6813      	ldr	r3, [r2, #0]
 8003548:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 800354a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 800354c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800354e:	d10d      	bne.n	800356c <vPortEnterCritical+0x38>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003550:	4b08      	ldr	r3, [pc, #32]	; (8003574 <vPortEnterCritical+0x40>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f013 0fff 	tst.w	r3, #255	; 0xff
 8003558:	d008      	beq.n	800356c <vPortEnterCritical+0x38>
 800355a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800355e:	f383 8811 	msr	BASEPRI, r3
 8003562:	f3bf 8f6f 	isb	sy
 8003566:	f3bf 8f4f 	dsb	sy
 800356a:	e7fe      	b.n	800356a <vPortEnterCritical+0x36>
 800356c:	4770      	bx	lr
 800356e:	bf00      	nop
 8003570:	20000000 	.word	0x20000000
 8003574:	e000ed04 	.word	0xe000ed04

08003578 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8003578:	4a08      	ldr	r2, [pc, #32]	; (800359c <vPortExitCritical+0x24>)
 800357a:	6813      	ldr	r3, [r2, #0]
 800357c:	b943      	cbnz	r3, 8003590 <vPortExitCritical+0x18>
 800357e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003582:	f383 8811 	msr	BASEPRI, r3
 8003586:	f3bf 8f6f 	isb	sy
 800358a:	f3bf 8f4f 	dsb	sy
 800358e:	e7fe      	b.n	800358e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8003590:	3b01      	subs	r3, #1
 8003592:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003594:	b90b      	cbnz	r3, 800359a <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003596:	f383 8811 	msr	BASEPRI, r3
 800359a:	4770      	bx	lr
 800359c:	20000000 	.word	0x20000000

080035a0 <PendSV_Handler>:
	__asm volatile
 80035a0:	f3ef 8009 	mrs	r0, PSP
 80035a4:	f3bf 8f6f 	isb	sy
 80035a8:	4b15      	ldr	r3, [pc, #84]	; (8003600 <pxCurrentTCBConst>)
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	f01e 0f10 	tst.w	lr, #16
 80035b0:	bf08      	it	eq
 80035b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80035b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035ba:	6010      	str	r0, [r2, #0]
 80035bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80035c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80035c4:	f380 8811 	msr	BASEPRI, r0
 80035c8:	f3bf 8f4f 	dsb	sy
 80035cc:	f3bf 8f6f 	isb	sy
 80035d0:	f000 fc88 	bl	8003ee4 <vTaskSwitchContext>
 80035d4:	f04f 0000 	mov.w	r0, #0
 80035d8:	f380 8811 	msr	BASEPRI, r0
 80035dc:	bc09      	pop	{r0, r3}
 80035de:	6819      	ldr	r1, [r3, #0]
 80035e0:	6808      	ldr	r0, [r1, #0]
 80035e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035e6:	f01e 0f10 	tst.w	lr, #16
 80035ea:	bf08      	it	eq
 80035ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80035f0:	f380 8809 	msr	PSP, r0
 80035f4:	f3bf 8f6f 	isb	sy
 80035f8:	4770      	bx	lr
 80035fa:	bf00      	nop
 80035fc:	f3af 8000 	nop.w

08003600 <pxCurrentTCBConst>:
 8003600:	20000c84 	.word	0x20000c84

08003604 <xPortSysTickHandler>:
{
 8003604:	b508      	push	{r3, lr}
	__asm volatile
 8003606:	f04f 0350 	mov.w	r3, #80	; 0x50
 800360a:	f383 8811 	msr	BASEPRI, r3
 800360e:	f3bf 8f6f 	isb	sy
 8003612:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8003616:	f000 fb37 	bl	8003c88 <xTaskIncrementTick>
 800361a:	b118      	cbz	r0, 8003624 <xPortSysTickHandler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800361c:	4b03      	ldr	r3, [pc, #12]	; (800362c <xPortSysTickHandler+0x28>)
 800361e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003622:	601a      	str	r2, [r3, #0]
	__asm volatile
 8003624:	2300      	movs	r3, #0
 8003626:	f383 8811 	msr	BASEPRI, r3
 800362a:	bd08      	pop	{r3, pc}
 800362c:	e000ed04 	.word	0xe000ed04

08003630 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003630:	4a08      	ldr	r2, [pc, #32]	; (8003654 <vPortSetupTimerInterrupt+0x24>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003632:	4909      	ldr	r1, [pc, #36]	; (8003658 <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003634:	2300      	movs	r3, #0
 8003636:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003638:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800363a:	4b08      	ldr	r3, [pc, #32]	; (800365c <vPortSetupTimerInterrupt+0x2c>)
 800363c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	fbb3 f3f1 	udiv	r3, r3, r1
 8003646:	4906      	ldr	r1, [pc, #24]	; (8003660 <vPortSetupTimerInterrupt+0x30>)
 8003648:	3b01      	subs	r3, #1
 800364a:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800364c:	2307      	movs	r3, #7
 800364e:	6013      	str	r3, [r2, #0]
 8003650:	4770      	bx	lr
 8003652:	bf00      	nop
 8003654:	e000e010 	.word	0xe000e010
 8003658:	e000e018 	.word	0xe000e018
 800365c:	20000004 	.word	0x20000004
 8003660:	e000e014 	.word	0xe000e014

08003664 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003664:	4b39      	ldr	r3, [pc, #228]	; (800374c <xPortStartScheduler+0xe8>)
 8003666:	4a3a      	ldr	r2, [pc, #232]	; (8003750 <xPortStartScheduler+0xec>)
{
 8003668:	b513      	push	{r0, r1, r4, lr}
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800366a:	6819      	ldr	r1, [r3, #0]
 800366c:	4291      	cmp	r1, r2
 800366e:	d108      	bne.n	8003682 <xPortStartScheduler+0x1e>
	__asm volatile
 8003670:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003674:	f383 8811 	msr	BASEPRI, r3
 8003678:	f3bf 8f6f 	isb	sy
 800367c:	f3bf 8f4f 	dsb	sy
 8003680:	e7fe      	b.n	8003680 <xPortStartScheduler+0x1c>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003682:	681a      	ldr	r2, [r3, #0]
 8003684:	4b33      	ldr	r3, [pc, #204]	; (8003754 <xPortStartScheduler+0xf0>)
 8003686:	429a      	cmp	r2, r3
 8003688:	d108      	bne.n	800369c <xPortStartScheduler+0x38>
 800368a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800368e:	f383 8811 	msr	BASEPRI, r3
 8003692:	f3bf 8f6f 	isb	sy
 8003696:	f3bf 8f4f 	dsb	sy
 800369a:	e7fe      	b.n	800369a <xPortStartScheduler+0x36>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800369c:	4b2e      	ldr	r3, [pc, #184]	; (8003758 <xPortStartScheduler+0xf4>)
 800369e:	781a      	ldrb	r2, [r3, #0]
 80036a0:	b2d2      	uxtb	r2, r2
 80036a2:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80036a4:	22ff      	movs	r2, #255	; 0xff
 80036a6:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80036a8:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80036aa:	4a2c      	ldr	r2, [pc, #176]	; (800375c <xPortStartScheduler+0xf8>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80036b2:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80036b6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80036ba:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80036bc:	4b28      	ldr	r3, [pc, #160]	; (8003760 <xPortStartScheduler+0xfc>)
 80036be:	2207      	movs	r2, #7
 80036c0:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80036c2:	2100      	movs	r1, #0
 80036c4:	f89d 0003 	ldrb.w	r0, [sp, #3]
 80036c8:	0600      	lsls	r0, r0, #24
 80036ca:	f102 34ff 	add.w	r4, r2, #4294967295
 80036ce:	d40d      	bmi.n	80036ec <xPortStartScheduler+0x88>
 80036d0:	b101      	cbz	r1, 80036d4 <xPortStartScheduler+0x70>
 80036d2:	601a      	str	r2, [r3, #0]
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80036d4:	681a      	ldr	r2, [r3, #0]
 80036d6:	2a03      	cmp	r2, #3
 80036d8:	d011      	beq.n	80036fe <xPortStartScheduler+0x9a>
 80036da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036de:	f383 8811 	msr	BASEPRI, r3
 80036e2:	f3bf 8f6f 	isb	sy
 80036e6:	f3bf 8f4f 	dsb	sy
 80036ea:	e7fe      	b.n	80036ea <xPortStartScheduler+0x86>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80036ec:	f89d 2003 	ldrb.w	r2, [sp, #3]
 80036f0:	0052      	lsls	r2, r2, #1
 80036f2:	b2d2      	uxtb	r2, r2
 80036f4:	f88d 2003 	strb.w	r2, [sp, #3]
 80036f8:	2101      	movs	r1, #1
 80036fa:	4622      	mov	r2, r4
 80036fc:	e7e2      	b.n	80036c4 <xPortStartScheduler+0x60>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80036fe:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003700:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8003704:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003706:	9b01      	ldr	r3, [sp, #4]
 8003708:	4a13      	ldr	r2, [pc, #76]	; (8003758 <xPortStartScheduler+0xf4>)
 800370a:	b2db      	uxtb	r3, r3
 800370c:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800370e:	4b15      	ldr	r3, [pc, #84]	; (8003764 <xPortStartScheduler+0x100>)
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8003716:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003718:	681a      	ldr	r2, [r3, #0]
 800371a:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 800371e:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8003720:	f7ff ff86 	bl	8003630 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8003724:	4b10      	ldr	r3, [pc, #64]	; (8003768 <xPortStartScheduler+0x104>)
 8003726:	2400      	movs	r4, #0
 8003728:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
 800372a:	f7ff fed1 	bl	80034d0 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800372e:	4a0f      	ldr	r2, [pc, #60]	; (800376c <xPortStartScheduler+0x108>)
 8003730:	6813      	ldr	r3, [r2, #0]
 8003732:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8003736:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8003738:	f7ff feb6 	bl	80034a8 <prvPortStartFirstTask>
	vTaskSwitchContext();
 800373c:	f000 fbd2 	bl	8003ee4 <vTaskSwitchContext>
	prvTaskExitError();
 8003740:	f7ff fe92 	bl	8003468 <prvTaskExitError>
}
 8003744:	4620      	mov	r0, r4
 8003746:	b002      	add	sp, #8
 8003748:	bd10      	pop	{r4, pc}
 800374a:	bf00      	nop
 800374c:	e000ed00 	.word	0xe000ed00
 8003750:	410fc271 	.word	0x410fc271
 8003754:	410fc270 	.word	0x410fc270
 8003758:	e000e400 	.word	0xe000e400
 800375c:	200000ac 	.word	0x200000ac
 8003760:	200000b0 	.word	0x200000b0
 8003764:	e000ed20 	.word	0xe000ed20
 8003768:	20000000 	.word	0x20000000
 800376c:	e000ef34 	.word	0xe000ef34

08003770 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003770:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003772:	4b0f      	ldr	r3, [pc, #60]	; (80037b0 <prvInsertBlockIntoFreeList+0x40>)
 8003774:	681a      	ldr	r2, [r3, #0]
 8003776:	4282      	cmp	r2, r0
 8003778:	d318      	bcc.n	80037ac <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800377a:	685c      	ldr	r4, [r3, #4]
 800377c:	1919      	adds	r1, r3, r4
 800377e:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003780:	bf01      	itttt	eq
 8003782:	6841      	ldreq	r1, [r0, #4]
 8003784:	4618      	moveq	r0, r3
 8003786:	1909      	addeq	r1, r1, r4
 8003788:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800378a:	6844      	ldr	r4, [r0, #4]
 800378c:	1901      	adds	r1, r0, r4
 800378e:	428a      	cmp	r2, r1
 8003790:	d107      	bne.n	80037a2 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003792:	4908      	ldr	r1, [pc, #32]	; (80037b4 <prvInsertBlockIntoFreeList+0x44>)
 8003794:	6809      	ldr	r1, [r1, #0]
 8003796:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003798:	bf1f      	itttt	ne
 800379a:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800379c:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800379e:	1909      	addne	r1, r1, r4
 80037a0:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80037a2:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80037a4:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80037a6:	bf18      	it	ne
 80037a8:	6018      	strne	r0, [r3, #0]
 80037aa:	bd10      	pop	{r4, pc}
 80037ac:	4613      	mov	r3, r2
 80037ae:	e7e1      	b.n	8003774 <prvInsertBlockIntoFreeList+0x4>
 80037b0:	20000c7c 	.word	0x20000c7c
 80037b4:	200000b4 	.word	0x200000b4

080037b8 <pvPortMalloc>:
{
 80037b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80037bc:	4604      	mov	r4, r0
	vTaskSuspendAll();
 80037be:	f000 fa5b 	bl	8003c78 <vTaskSuspendAll>
		if( pxEnd == NULL )
 80037c2:	493e      	ldr	r1, [pc, #248]	; (80038bc <pvPortMalloc+0x104>)
 80037c4:	4d3e      	ldr	r5, [pc, #248]	; (80038c0 <pvPortMalloc+0x108>)
 80037c6:	680b      	ldr	r3, [r1, #0]
 80037c8:	bb0b      	cbnz	r3, 800380e <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 80037ca:	4a3e      	ldr	r2, [pc, #248]	; (80038c4 <pvPortMalloc+0x10c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80037cc:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80037ce:	bf1f      	itttt	ne
 80037d0:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80037d2:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80037d6:	f602 33b8 	addwne	r3, r2, #3000	; 0xbb8
 80037da:	1a1b      	subne	r3, r3, r0
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80037dc:	bf14      	ite	ne
 80037de:	4602      	movne	r2, r0
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80037e0:	f640 33b8 	movweq	r3, #3000	; 0xbb8
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80037e4:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 80037e6:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80037e8:	f023 0307 	bic.w	r3, r3, #7
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80037ec:	4e36      	ldr	r6, [pc, #216]	; (80038c8 <pvPortMalloc+0x110>)
	pxEnd = ( void * ) uxAddress;
 80037ee:	600b      	str	r3, [r1, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80037f0:	2000      	movs	r0, #0
 80037f2:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80037f4:	6032      	str	r2, [r6, #0]
	pxEnd->xBlockSize = 0;
 80037f6:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80037f8:	6018      	str	r0, [r3, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80037fa:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80037fc:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80037fe:	4b33      	ldr	r3, [pc, #204]	; (80038cc <pvPortMalloc+0x114>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003800:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003802:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003804:	4b32      	ldr	r3, [pc, #200]	; (80038d0 <pvPortMalloc+0x118>)
 8003806:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003808:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800380c:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800380e:	682f      	ldr	r7, [r5, #0]
 8003810:	4227      	tst	r7, r4
 8003812:	d116      	bne.n	8003842 <pvPortMalloc+0x8a>
			if( xWantedSize > 0 )
 8003814:	2c00      	cmp	r4, #0
 8003816:	d041      	beq.n	800389c <pvPortMalloc+0xe4>
				xWantedSize += xHeapStructSize;
 8003818:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800381c:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800381e:	bf1c      	itt	ne
 8003820:	f023 0307 	bicne.w	r3, r3, #7
 8003824:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003826:	b163      	cbz	r3, 8003842 <pvPortMalloc+0x8a>
 8003828:	4a29      	ldr	r2, [pc, #164]	; (80038d0 <pvPortMalloc+0x118>)
 800382a:	6816      	ldr	r6, [r2, #0]
 800382c:	42b3      	cmp	r3, r6
 800382e:	4690      	mov	r8, r2
 8003830:	d807      	bhi.n	8003842 <pvPortMalloc+0x8a>
				pxBlock = xStart.pxNextFreeBlock;
 8003832:	4a25      	ldr	r2, [pc, #148]	; (80038c8 <pvPortMalloc+0x110>)
 8003834:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003836:	6868      	ldr	r0, [r5, #4]
 8003838:	4283      	cmp	r3, r0
 800383a:	d804      	bhi.n	8003846 <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 800383c:	6809      	ldr	r1, [r1, #0]
 800383e:	428d      	cmp	r5, r1
 8003840:	d107      	bne.n	8003852 <pvPortMalloc+0x9a>
void *pvReturn = NULL;
 8003842:	2400      	movs	r4, #0
 8003844:	e02a      	b.n	800389c <pvPortMalloc+0xe4>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003846:	682c      	ldr	r4, [r5, #0]
 8003848:	2c00      	cmp	r4, #0
 800384a:	d0f7      	beq.n	800383c <pvPortMalloc+0x84>
 800384c:	462a      	mov	r2, r5
 800384e:	4625      	mov	r5, r4
 8003850:	e7f1      	b.n	8003836 <pvPortMalloc+0x7e>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003852:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003854:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003856:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003858:	1ac2      	subs	r2, r0, r3
 800385a:	2a10      	cmp	r2, #16
 800385c:	d90f      	bls.n	800387e <pvPortMalloc+0xc6>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800385e:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003860:	0741      	lsls	r1, r0, #29
 8003862:	d008      	beq.n	8003876 <pvPortMalloc+0xbe>
 8003864:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003868:	f383 8811 	msr	BASEPRI, r3
 800386c:	f3bf 8f6f 	isb	sy
 8003870:	f3bf 8f4f 	dsb	sy
 8003874:	e7fe      	b.n	8003874 <pvPortMalloc+0xbc>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003876:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003878:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800387a:	f7ff ff79 	bl	8003770 <prvInsertBlockIntoFreeList>
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800387e:	4913      	ldr	r1, [pc, #76]	; (80038cc <pvPortMalloc+0x114>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003880:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003882:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003884:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003886:	431f      	orrs	r7, r3
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003888:	4286      	cmp	r6, r0
					pxBlock->pxNextFreeBlock = NULL;
 800388a:	f04f 0300 	mov.w	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800388e:	f8c8 6000 	str.w	r6, [r8]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003892:	bf38      	it	cc
 8003894:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003896:	3408      	adds	r4, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003898:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800389a:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 800389c:	f000 fa86 	bl	8003dac <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80038a0:	0763      	lsls	r3, r4, #29
 80038a2:	d008      	beq.n	80038b6 <pvPortMalloc+0xfe>
 80038a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038a8:	f383 8811 	msr	BASEPRI, r3
 80038ac:	f3bf 8f6f 	isb	sy
 80038b0:	f3bf 8f4f 	dsb	sy
 80038b4:	e7fe      	b.n	80038b4 <pvPortMalloc+0xfc>
}
 80038b6:	4620      	mov	r0, r4
 80038b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80038bc:	200000b4 	.word	0x200000b4
 80038c0:	20000c70 	.word	0x20000c70
 80038c4:	200000b8 	.word	0x200000b8
 80038c8:	20000c7c 	.word	0x20000c7c
 80038cc:	20000c78 	.word	0x20000c78
 80038d0:	20000c74 	.word	0x20000c74

080038d4 <vPortFree>:
{
 80038d4:	b510      	push	{r4, lr}
	if( pv != NULL )
 80038d6:	4604      	mov	r4, r0
 80038d8:	b370      	cbz	r0, 8003938 <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80038da:	4a18      	ldr	r2, [pc, #96]	; (800393c <vPortFree+0x68>)
 80038dc:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80038e0:	6812      	ldr	r2, [r2, #0]
 80038e2:	4213      	tst	r3, r2
 80038e4:	d108      	bne.n	80038f8 <vPortFree+0x24>
 80038e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038ea:	f383 8811 	msr	BASEPRI, r3
 80038ee:	f3bf 8f6f 	isb	sy
 80038f2:	f3bf 8f4f 	dsb	sy
 80038f6:	e7fe      	b.n	80038f6 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80038f8:	f850 1c08 	ldr.w	r1, [r0, #-8]
 80038fc:	b141      	cbz	r1, 8003910 <vPortFree+0x3c>
 80038fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003902:	f383 8811 	msr	BASEPRI, r3
 8003906:	f3bf 8f6f 	isb	sy
 800390a:	f3bf 8f4f 	dsb	sy
 800390e:	e7fe      	b.n	800390e <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003910:	ea23 0302 	bic.w	r3, r3, r2
 8003914:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8003918:	f000 f9ae 	bl	8003c78 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 800391c:	4a08      	ldr	r2, [pc, #32]	; (8003940 <vPortFree+0x6c>)
 800391e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8003922:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003924:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003928:	440b      	add	r3, r1
 800392a:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800392c:	f7ff ff20 	bl	8003770 <prvInsertBlockIntoFreeList>
}
 8003930:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8003934:	f000 ba3a 	b.w	8003dac <xTaskResumeAll>
 8003938:	bd10      	pop	{r4, pc}
 800393a:	bf00      	nop
 800393c:	20000c70 	.word	0x20000c70
 8003940:	20000c74 	.word	0x20000c74

08003944 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003944:	4a06      	ldr	r2, [pc, #24]	; (8003960 <prvResetNextTaskUnblockTime+0x1c>)
 8003946:	6813      	ldr	r3, [r2, #0]
 8003948:	6819      	ldr	r1, [r3, #0]
 800394a:	4b06      	ldr	r3, [pc, #24]	; (8003964 <prvResetNextTaskUnblockTime+0x20>)
 800394c:	b919      	cbnz	r1, 8003956 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800394e:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003952:	601a      	str	r2, [r3, #0]
 8003954:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003956:	6812      	ldr	r2, [r2, #0]
 8003958:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800395a:	68d2      	ldr	r2, [r2, #12]
 800395c:	6852      	ldr	r2, [r2, #4]
 800395e:	e7f8      	b.n	8003952 <prvResetNextTaskUnblockTime+0xe>
 8003960:	20000c88 	.word	0x20000c88
 8003964:	20000d60 	.word	0x20000d60

08003968 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800396a:	4b1b      	ldr	r3, [pc, #108]	; (80039d8 <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800396c:	4e1b      	ldr	r6, [pc, #108]	; (80039dc <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 800396e:	681d      	ldr	r5, [r3, #0]
{
 8003970:	4604      	mov	r4, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003972:	6830      	ldr	r0, [r6, #0]
 8003974:	3004      	adds	r0, #4
{
 8003976:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003978:	f7ff fd64 	bl	8003444 <uxListRemove>
 800397c:	4633      	mov	r3, r6
 800397e:	b940      	cbnz	r0, 8003992 <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8003980:	6831      	ldr	r1, [r6, #0]
 8003982:	4e17      	ldr	r6, [pc, #92]	; (80039e0 <prvAddCurrentTaskToDelayedList+0x78>)
 8003984:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8003986:	6832      	ldr	r2, [r6, #0]
 8003988:	2001      	movs	r0, #1
 800398a:	4088      	lsls	r0, r1
 800398c:	ea22 0200 	bic.w	r2, r2, r0
 8003990:	6032      	str	r2, [r6, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003992:	1c62      	adds	r2, r4, #1
 8003994:	d107      	bne.n	80039a6 <prvAddCurrentTaskToDelayedList+0x3e>
 8003996:	b137      	cbz	r7, 80039a6 <prvAddCurrentTaskToDelayedList+0x3e>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003998:	6819      	ldr	r1, [r3, #0]
 800399a:	4812      	ldr	r0, [pc, #72]	; (80039e4 <prvAddCurrentTaskToDelayedList+0x7c>)
 800399c:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800399e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80039a2:	f7ff bd2c 	b.w	80033fe <vListInsertEnd>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80039a6:	442c      	add	r4, r5
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80039a8:	681a      	ldr	r2, [r3, #0]
			if( xTimeToWake < xConstTickCount )
 80039aa:	42a5      	cmp	r5, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80039ac:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 80039ae:	d907      	bls.n	80039c0 <prvAddCurrentTaskToDelayedList+0x58>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80039b0:	4a0d      	ldr	r2, [pc, #52]	; (80039e8 <prvAddCurrentTaskToDelayedList+0x80>)
 80039b2:	6810      	ldr	r0, [r2, #0]
 80039b4:	6819      	ldr	r1, [r3, #0]
}
 80039b6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80039ba:	3104      	adds	r1, #4
 80039bc:	f7ff bd2b 	b.w	8003416 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80039c0:	4a0a      	ldr	r2, [pc, #40]	; (80039ec <prvAddCurrentTaskToDelayedList+0x84>)
 80039c2:	6810      	ldr	r0, [r2, #0]
 80039c4:	6819      	ldr	r1, [r3, #0]
 80039c6:	3104      	adds	r1, #4
 80039c8:	f7ff fd25 	bl	8003416 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80039cc:	4b08      	ldr	r3, [pc, #32]	; (80039f0 <prvAddCurrentTaskToDelayedList+0x88>)
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 80039d2:	bf38      	it	cc
 80039d4:	601c      	strcc	r4, [r3, #0]
 80039d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80039d8:	20000da8 	.word	0x20000da8
 80039dc:	20000c84 	.word	0x20000c84
 80039e0:	20000d30 	.word	0x20000d30
 80039e4:	20000d80 	.word	0x20000d80
 80039e8:	20000c8c 	.word	0x20000c8c
 80039ec:	20000c88 	.word	0x20000c88
 80039f0:	20000d60 	.word	0x20000d60

080039f4 <prvIdleTask>:
{
 80039f4:	b580      	push	{r7, lr}
				taskYIELD();
 80039f6:	f8df 8064 	ldr.w	r8, [pc, #100]	; 8003a5c <prvIdleTask+0x68>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80039fa:	4f14      	ldr	r7, [pc, #80]	; (8003a4c <prvIdleTask+0x58>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80039fc:	4c14      	ldr	r4, [pc, #80]	; (8003a50 <prvIdleTask+0x5c>)
				--uxCurrentNumberOfTasks;
 80039fe:	4e15      	ldr	r6, [pc, #84]	; (8003a54 <prvIdleTask+0x60>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003a00:	6823      	ldr	r3, [r4, #0]
 8003a02:	b963      	cbnz	r3, 8003a1e <prvIdleTask+0x2a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003a04:	4b14      	ldr	r3, [pc, #80]	; (8003a58 <prvIdleTask+0x64>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	d9f8      	bls.n	80039fe <prvIdleTask+0xa>
				taskYIELD();
 8003a0c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8003a10:	f8c8 3000 	str.w	r3, [r8]
 8003a14:	f3bf 8f4f 	dsb	sy
 8003a18:	f3bf 8f6f 	isb	sy
 8003a1c:	e7ee      	b.n	80039fc <prvIdleTask+0x8>
			taskENTER_CRITICAL();
 8003a1e:	f7ff fd89 	bl	8003534 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	68dd      	ldr	r5, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003a26:	1d28      	adds	r0, r5, #4
 8003a28:	f7ff fd0c 	bl	8003444 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003a2c:	6833      	ldr	r3, [r6, #0]
 8003a2e:	3b01      	subs	r3, #1
 8003a30:	6033      	str	r3, [r6, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003a32:	6823      	ldr	r3, [r4, #0]
 8003a34:	3b01      	subs	r3, #1
 8003a36:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 8003a38:	f7ff fd9e 	bl	8003578 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 8003a3c:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8003a3e:	f7ff ff49 	bl	80038d4 <vPortFree>
			vPortFree( pxTCB );
 8003a42:	4628      	mov	r0, r5
 8003a44:	f7ff ff46 	bl	80038d4 <vPortFree>
 8003a48:	e7da      	b.n	8003a00 <prvIdleTask+0xc>
 8003a4a:	bf00      	nop
 8003a4c:	20000d94 	.word	0x20000d94
 8003a50:	20000d20 	.word	0x20000d20
 8003a54:	20000d1c 	.word	0x20000d1c
 8003a58:	20000c90 	.word	0x20000c90
 8003a5c:	e000ed04 	.word	0xe000ed04

08003a60 <xTaskCreate>:
	{
 8003a60:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a64:	ea4f 0a82 	mov.w	sl, r2, lsl #2
	{
 8003a68:	4680      	mov	r8, r0
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a6a:	4650      	mov	r0, sl
	{
 8003a6c:	460f      	mov	r7, r1
 8003a6e:	4699      	mov	r9, r3
 8003a70:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a72:	f7ff fea1 	bl	80037b8 <pvPortMalloc>
			if( pxStack != NULL )
 8003a76:	4605      	mov	r5, r0
 8003a78:	2800      	cmp	r0, #0
 8003a7a:	f000 8096 	beq.w	8003baa <xTaskCreate+0x14a>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8003a7e:	2054      	movs	r0, #84	; 0x54
 8003a80:	f7ff fe9a 	bl	80037b8 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8003a84:	4604      	mov	r4, r0
 8003a86:	2800      	cmp	r0, #0
 8003a88:	f000 808c 	beq.w	8003ba4 <xTaskCreate+0x144>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8003a8c:	f1aa 0a04 	sub.w	sl, sl, #4
					pxNewTCB->pxStack = pxStack;
 8003a90:	6305      	str	r5, [r0, #48]	; 0x30
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8003a92:	4455      	add	r5, sl
 8003a94:	1e7b      	subs	r3, r7, #1
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003a96:	f025 0a07 	bic.w	sl, r5, #7
 8003a9a:	f100 0234 	add.w	r2, r0, #52	; 0x34
 8003a9e:	370f      	adds	r7, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003aa0:	7859      	ldrb	r1, [r3, #1]
 8003aa2:	f802 1b01 	strb.w	r1, [r2], #1
		if( pcName[ x ] == 0x00 )
 8003aa6:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8003aaa:	b109      	cbz	r1, 8003ab0 <xTaskCreate+0x50>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003aac:	42bb      	cmp	r3, r7
 8003aae:	d1f7      	bne.n	8003aa0 <xTaskCreate+0x40>
 8003ab0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8003ab2:	2d06      	cmp	r5, #6
 8003ab4:	bf28      	it	cs
 8003ab6:	2506      	movcs	r5, #6
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003ab8:	f04f 0b00 	mov.w	fp, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003abc:	1d27      	adds	r7, r4, #4
	pxNewTCB->uxPriority = uxPriority;
 8003abe:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8003ac0:	6465      	str	r5, [r4, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003ac2:	4638      	mov	r0, r7
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003ac4:	f884 b043 	strb.w	fp, [r4, #67]	; 0x43
		pxNewTCB->uxMutexesHeld = 0;
 8003ac8:	f8c4 b048 	str.w	fp, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003acc:	f7ff fc94 	bl	80033f8 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ad0:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003ad4:	f104 0018 	add.w	r0, r4, #24
 8003ad8:	f7ff fc8e 	bl	80033f8 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8003adc:	f8c4 b04c 	str.w	fp, [r4, #76]	; 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003ae0:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ae2:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003ae4:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003ae6:	f884 b050 	strb.w	fp, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003aea:	464a      	mov	r2, r9
 8003aec:	4641      	mov	r1, r8
 8003aee:	4650      	mov	r0, sl
 8003af0:	f7ff fcf8 	bl	80034e4 <pxPortInitialiseStack>
 8003af4:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8003af6:	b106      	cbz	r6, 8003afa <xTaskCreate+0x9a>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003af8:	6034      	str	r4, [r6, #0]
	taskENTER_CRITICAL();
 8003afa:	f7ff fd1b 	bl	8003534 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8003afe:	4b32      	ldr	r3, [pc, #200]	; (8003bc8 <xTaskCreate+0x168>)
		if( pxCurrentTCB == NULL )
 8003b00:	4e32      	ldr	r6, [pc, #200]	; (8003bcc <xTaskCreate+0x16c>)
		uxCurrentNumberOfTasks++;
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 8003bf8 <xTaskCreate+0x198>
 8003b08:	3201      	adds	r2, #1
 8003b0a:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8003b0c:	6835      	ldr	r5, [r6, #0]
 8003b0e:	2d00      	cmp	r5, #0
 8003b10:	d14e      	bne.n	8003bb0 <xTaskCreate+0x150>
			pxCurrentTCB = pxNewTCB;
 8003b12:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	2b01      	cmp	r3, #1
 8003b18:	d11d      	bne.n	8003b56 <xTaskCreate+0xf6>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003b1a:	eb08 0005 	add.w	r0, r8, r5
 8003b1e:	3514      	adds	r5, #20
 8003b20:	f7ff fc5f 	bl	80033e2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003b24:	2d8c      	cmp	r5, #140	; 0x8c
 8003b26:	d1f8      	bne.n	8003b1a <xTaskCreate+0xba>
	vListInitialise( &xDelayedTaskList1 );
 8003b28:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 8003bfc <xTaskCreate+0x19c>
	vListInitialise( &xDelayedTaskList2 );
 8003b2c:	4d28      	ldr	r5, [pc, #160]	; (8003bd0 <xTaskCreate+0x170>)
	vListInitialise( &xDelayedTaskList1 );
 8003b2e:	4648      	mov	r0, r9
 8003b30:	f7ff fc57 	bl	80033e2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003b34:	4628      	mov	r0, r5
 8003b36:	f7ff fc54 	bl	80033e2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003b3a:	4826      	ldr	r0, [pc, #152]	; (8003bd4 <xTaskCreate+0x174>)
 8003b3c:	f7ff fc51 	bl	80033e2 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8003b40:	4825      	ldr	r0, [pc, #148]	; (8003bd8 <xTaskCreate+0x178>)
 8003b42:	f7ff fc4e 	bl	80033e2 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8003b46:	4825      	ldr	r0, [pc, #148]	; (8003bdc <xTaskCreate+0x17c>)
 8003b48:	f7ff fc4b 	bl	80033e2 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8003b4c:	4b24      	ldr	r3, [pc, #144]	; (8003be0 <xTaskCreate+0x180>)
 8003b4e:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003b52:	4b24      	ldr	r3, [pc, #144]	; (8003be4 <xTaskCreate+0x184>)
 8003b54:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 8003b56:	4a24      	ldr	r2, [pc, #144]	; (8003be8 <xTaskCreate+0x188>)
		prvAddTaskToReadyList( pxNewTCB );
 8003b58:	4924      	ldr	r1, [pc, #144]	; (8003bec <xTaskCreate+0x18c>)
		uxTaskNumber++;
 8003b5a:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8003b5c:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 8003b5e:	3301      	adds	r3, #1
 8003b60:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8003b62:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003b64:	2501      	movs	r5, #1
 8003b66:	fa05 f302 	lsl.w	r3, r5, r2
 8003b6a:	4303      	orrs	r3, r0
 8003b6c:	2014      	movs	r0, #20
 8003b6e:	600b      	str	r3, [r1, #0]
 8003b70:	fb00 8002 	mla	r0, r0, r2, r8
 8003b74:	4639      	mov	r1, r7
 8003b76:	f7ff fc42 	bl	80033fe <vListInsertEnd>
	taskEXIT_CRITICAL();
 8003b7a:	f7ff fcfd 	bl	8003578 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8003b7e:	4b1c      	ldr	r3, [pc, #112]	; (8003bf0 <xTaskCreate+0x190>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	b163      	cbz	r3, 8003b9e <xTaskCreate+0x13e>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003b84:	6833      	ldr	r3, [r6, #0]
 8003b86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b88:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003b8a:	429a      	cmp	r2, r3
 8003b8c:	d207      	bcs.n	8003b9e <xTaskCreate+0x13e>
			taskYIELD_IF_USING_PREEMPTION();
 8003b8e:	4b19      	ldr	r3, [pc, #100]	; (8003bf4 <xTaskCreate+0x194>)
 8003b90:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b94:	601a      	str	r2, [r3, #0]
 8003b96:	f3bf 8f4f 	dsb	sy
 8003b9a:	f3bf 8f6f 	isb	sy
	}
 8003b9e:	4628      	mov	r0, r5
 8003ba0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					vPortFree( pxStack );
 8003ba4:	4628      	mov	r0, r5
 8003ba6:	f7ff fe95 	bl	80038d4 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003baa:	f04f 35ff 	mov.w	r5, #4294967295
 8003bae:	e7f6      	b.n	8003b9e <xTaskCreate+0x13e>
			if( xSchedulerRunning == pdFALSE )
 8003bb0:	4b0f      	ldr	r3, [pc, #60]	; (8003bf0 <xTaskCreate+0x190>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d1ce      	bne.n	8003b56 <xTaskCreate+0xf6>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003bb8:	6833      	ldr	r3, [r6, #0]
 8003bba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bbc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003bbe:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8003bc0:	bf98      	it	ls
 8003bc2:	6034      	strls	r4, [r6, #0]
 8003bc4:	e7c7      	b.n	8003b56 <xTaskCreate+0xf6>
 8003bc6:	bf00      	nop
 8003bc8:	20000d1c 	.word	0x20000d1c
 8003bcc:	20000c84 	.word	0x20000c84
 8003bd0:	20000d48 	.word	0x20000d48
 8003bd4:	20000d68 	.word	0x20000d68
 8003bd8:	20000d94 	.word	0x20000d94
 8003bdc:	20000d80 	.word	0x20000d80
 8003be0:	20000c88 	.word	0x20000c88
 8003be4:	20000c8c 	.word	0x20000c8c
 8003be8:	20000d2c 	.word	0x20000d2c
 8003bec:	20000d30 	.word	0x20000d30
 8003bf0:	20000d7c 	.word	0x20000d7c
 8003bf4:	e000ed04 	.word	0xe000ed04
 8003bf8:	20000c90 	.word	0x20000c90
 8003bfc:	20000d34 	.word	0x20000d34

08003c00 <vTaskStartScheduler>:
{
 8003c00:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 8003c02:	4b17      	ldr	r3, [pc, #92]	; (8003c60 <vTaskStartScheduler+0x60>)
 8003c04:	9301      	str	r3, [sp, #4]
 8003c06:	2400      	movs	r4, #0
 8003c08:	9400      	str	r4, [sp, #0]
 8003c0a:	4623      	mov	r3, r4
 8003c0c:	2280      	movs	r2, #128	; 0x80
 8003c0e:	4915      	ldr	r1, [pc, #84]	; (8003c64 <vTaskStartScheduler+0x64>)
 8003c10:	4815      	ldr	r0, [pc, #84]	; (8003c68 <vTaskStartScheduler+0x68>)
 8003c12:	f7ff ff25 	bl	8003a60 <xTaskCreate>
	if( xReturn == pdPASS )
 8003c16:	2801      	cmp	r0, #1
 8003c18:	d114      	bne.n	8003c44 <vTaskStartScheduler+0x44>
 8003c1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c1e:	f383 8811 	msr	BASEPRI, r3
 8003c22:	f3bf 8f6f 	isb	sy
 8003c26:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8003c2a:	4b10      	ldr	r3, [pc, #64]	; (8003c6c <vTaskStartScheduler+0x6c>)
 8003c2c:	f04f 32ff 	mov.w	r2, #4294967295
 8003c30:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003c32:	4b0f      	ldr	r3, [pc, #60]	; (8003c70 <vTaskStartScheduler+0x70>)
 8003c34:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8003c36:	4b0f      	ldr	r3, [pc, #60]	; (8003c74 <vTaskStartScheduler+0x74>)
 8003c38:	601c      	str	r4, [r3, #0]
}
 8003c3a:	b002      	add	sp, #8
 8003c3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 8003c40:	f7ff bd10 	b.w	8003664 <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003c44:	3001      	adds	r0, #1
 8003c46:	d108      	bne.n	8003c5a <vTaskStartScheduler+0x5a>
 8003c48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c4c:	f383 8811 	msr	BASEPRI, r3
 8003c50:	f3bf 8f6f 	isb	sy
 8003c54:	f3bf 8f4f 	dsb	sy
 8003c58:	e7fe      	b.n	8003c58 <vTaskStartScheduler+0x58>
}
 8003c5a:	b002      	add	sp, #8
 8003c5c:	bd10      	pop	{r4, pc}
 8003c5e:	bf00      	nop
 8003c60:	20000d5c 	.word	0x20000d5c
 8003c64:	08006b4d 	.word	0x08006b4d
 8003c68:	080039f5 	.word	0x080039f5
 8003c6c:	20000d60 	.word	0x20000d60
 8003c70:	20000d7c 	.word	0x20000d7c
 8003c74:	20000da8 	.word	0x20000da8

08003c78 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8003c78:	4a02      	ldr	r2, [pc, #8]	; (8003c84 <vTaskSuspendAll+0xc>)
 8003c7a:	6813      	ldr	r3, [r2, #0]
 8003c7c:	3301      	adds	r3, #1
 8003c7e:	6013      	str	r3, [r2, #0]
 8003c80:	4770      	bx	lr
 8003c82:	bf00      	nop
 8003c84:	20000d28 	.word	0x20000d28

08003c88 <xTaskIncrementTick>:
{
 8003c88:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003c8c:	4b3c      	ldr	r3, [pc, #240]	; (8003d80 <xTaskIncrementTick+0xf8>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d153      	bne.n	8003d3c <xTaskIncrementTick+0xb4>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003c94:	4b3b      	ldr	r3, [pc, #236]	; (8003d84 <xTaskIncrementTick+0xfc>)
 8003c96:	681c      	ldr	r4, [r3, #0]
 8003c98:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 8003c9a:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003c9c:	b9bc      	cbnz	r4, 8003cce <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 8003c9e:	4b3a      	ldr	r3, [pc, #232]	; (8003d88 <xTaskIncrementTick+0x100>)
 8003ca0:	681a      	ldr	r2, [r3, #0]
 8003ca2:	6812      	ldr	r2, [r2, #0]
 8003ca4:	b142      	cbz	r2, 8003cb8 <xTaskIncrementTick+0x30>
 8003ca6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003caa:	f383 8811 	msr	BASEPRI, r3
 8003cae:	f3bf 8f6f 	isb	sy
 8003cb2:	f3bf 8f4f 	dsb	sy
 8003cb6:	e7fe      	b.n	8003cb6 <xTaskIncrementTick+0x2e>
 8003cb8:	4a34      	ldr	r2, [pc, #208]	; (8003d8c <xTaskIncrementTick+0x104>)
 8003cba:	6819      	ldr	r1, [r3, #0]
 8003cbc:	6810      	ldr	r0, [r2, #0]
 8003cbe:	6018      	str	r0, [r3, #0]
 8003cc0:	6011      	str	r1, [r2, #0]
 8003cc2:	4a33      	ldr	r2, [pc, #204]	; (8003d90 <xTaskIncrementTick+0x108>)
 8003cc4:	6813      	ldr	r3, [r2, #0]
 8003cc6:	3301      	adds	r3, #1
 8003cc8:	6013      	str	r3, [r2, #0]
 8003cca:	f7ff fe3b 	bl	8003944 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003cce:	4d31      	ldr	r5, [pc, #196]	; (8003d94 <xTaskIncrementTick+0x10c>)
 8003cd0:	4f31      	ldr	r7, [pc, #196]	; (8003d98 <xTaskIncrementTick+0x110>)
 8003cd2:	682b      	ldr	r3, [r5, #0]
 8003cd4:	429c      	cmp	r4, r3
 8003cd6:	f04f 0b00 	mov.w	fp, #0
 8003cda:	d33e      	bcc.n	8003d5a <xTaskIncrementTick+0xd2>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003cdc:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 8003d88 <xTaskIncrementTick+0x100>
					prvAddTaskToReadyList( pxTCB );
 8003ce0:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 8003da8 <xTaskIncrementTick+0x120>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003ce4:	f8d8 2000 	ldr.w	r2, [r8]
 8003ce8:	6812      	ldr	r2, [r2, #0]
 8003cea:	bb72      	cbnz	r2, 8003d4a <xTaskIncrementTick+0xc2>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003cec:	f04f 32ff 	mov.w	r2, #4294967295
 8003cf0:	602a      	str	r2, [r5, #0]
					break;
 8003cf2:	e032      	b.n	8003d5a <xTaskIncrementTick+0xd2>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003cf4:	f106 0a04 	add.w	sl, r6, #4
 8003cf8:	4650      	mov	r0, sl
 8003cfa:	f7ff fba3 	bl	8003444 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003cfe:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 8003d00:	b119      	cbz	r1, 8003d0a <xTaskIncrementTick+0x82>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003d02:	f106 0018 	add.w	r0, r6, #24
 8003d06:	f7ff fb9d 	bl	8003444 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003d0a:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8003d0c:	f8d9 3000 	ldr.w	r3, [r9]
 8003d10:	2201      	movs	r2, #1
 8003d12:	fa02 f100 	lsl.w	r1, r2, r0
 8003d16:	4319      	orrs	r1, r3
 8003d18:	4b20      	ldr	r3, [pc, #128]	; (8003d9c <xTaskIncrementTick+0x114>)
 8003d1a:	f8c9 1000 	str.w	r1, [r9]
 8003d1e:	f04f 0e14 	mov.w	lr, #20
 8003d22:	4651      	mov	r1, sl
 8003d24:	fb0e 3000 	mla	r0, lr, r0, r3
 8003d28:	f7ff fb69 	bl	80033fe <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003d2c:	6838      	ldr	r0, [r7, #0]
 8003d2e:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8003d30:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8003d32:	4291      	cmp	r1, r2
 8003d34:	bf28      	it	cs
 8003d36:	f04f 0b01 	movcs.w	fp, #1
 8003d3a:	e7d3      	b.n	8003ce4 <xTaskIncrementTick+0x5c>
		++uxPendedTicks;
 8003d3c:	4a18      	ldr	r2, [pc, #96]	; (8003da0 <xTaskIncrementTick+0x118>)
 8003d3e:	6813      	ldr	r3, [r2, #0]
 8003d40:	3301      	adds	r3, #1
 8003d42:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8003d44:	f04f 0b00 	mov.w	fp, #0
 8003d48:	e011      	b.n	8003d6e <xTaskIncrementTick+0xe6>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003d4a:	f8d8 2000 	ldr.w	r2, [r8]
 8003d4e:	68d2      	ldr	r2, [r2, #12]
 8003d50:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003d52:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 8003d54:	428c      	cmp	r4, r1
 8003d56:	d2cd      	bcs.n	8003cf4 <xTaskIncrementTick+0x6c>
						xNextTaskUnblockTime = xItemValue;
 8003d58:	6029      	str	r1, [r5, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003d5a:	683a      	ldr	r2, [r7, #0]
 8003d5c:	4b0f      	ldr	r3, [pc, #60]	; (8003d9c <xTaskIncrementTick+0x114>)
 8003d5e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003d60:	2214      	movs	r2, #20
 8003d62:	434a      	muls	r2, r1
 8003d64:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 8003d66:	2a02      	cmp	r2, #2
 8003d68:	bf28      	it	cs
 8003d6a:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 8003d6e:	4a0d      	ldr	r2, [pc, #52]	; (8003da4 <xTaskIncrementTick+0x11c>)
 8003d70:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 8003d72:	2a00      	cmp	r2, #0
 8003d74:	bf18      	it	ne
 8003d76:	f04f 0b01 	movne.w	fp, #1
}
 8003d7a:	4658      	mov	r0, fp
 8003d7c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d80:	20000d28 	.word	0x20000d28
 8003d84:	20000da8 	.word	0x20000da8
 8003d88:	20000c88 	.word	0x20000c88
 8003d8c:	20000c8c 	.word	0x20000c8c
 8003d90:	20000d64 	.word	0x20000d64
 8003d94:	20000d60 	.word	0x20000d60
 8003d98:	20000c84 	.word	0x20000c84
 8003d9c:	20000c90 	.word	0x20000c90
 8003da0:	20000d24 	.word	0x20000d24
 8003da4:	20000dac 	.word	0x20000dac
 8003da8:	20000d30 	.word	0x20000d30

08003dac <xTaskResumeAll>:
{
 8003dac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 8003db0:	4c31      	ldr	r4, [pc, #196]	; (8003e78 <xTaskResumeAll+0xcc>)
 8003db2:	6823      	ldr	r3, [r4, #0]
 8003db4:	b943      	cbnz	r3, 8003dc8 <xTaskResumeAll+0x1c>
 8003db6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dba:	f383 8811 	msr	BASEPRI, r3
 8003dbe:	f3bf 8f6f 	isb	sy
 8003dc2:	f3bf 8f4f 	dsb	sy
 8003dc6:	e7fe      	b.n	8003dc6 <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 8003dc8:	f7ff fbb4 	bl	8003534 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8003dcc:	6823      	ldr	r3, [r4, #0]
 8003dce:	3b01      	subs	r3, #1
 8003dd0:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003dd2:	6824      	ldr	r4, [r4, #0]
 8003dd4:	b12c      	cbz	r4, 8003de2 <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 8003dd6:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8003dd8:	f7ff fbce 	bl	8003578 <vPortExitCritical>
}
 8003ddc:	4620      	mov	r0, r4
 8003dde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003de2:	4b26      	ldr	r3, [pc, #152]	; (8003e7c <xTaskResumeAll+0xd0>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d0f5      	beq.n	8003dd6 <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003dea:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 8003e94 <xTaskResumeAll+0xe8>
					prvAddTaskToReadyList( pxTCB );
 8003dee:	4f24      	ldr	r7, [pc, #144]	; (8003e80 <xTaskResumeAll+0xd4>)
 8003df0:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8003e98 <xTaskResumeAll+0xec>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003df4:	f8d9 3000 	ldr.w	r3, [r9]
 8003df8:	b9e3      	cbnz	r3, 8003e34 <xTaskResumeAll+0x88>
				if( pxTCB != NULL )
 8003dfa:	b10c      	cbz	r4, 8003e00 <xTaskResumeAll+0x54>
					prvResetNextTaskUnblockTime();
 8003dfc:	f7ff fda2 	bl	8003944 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003e00:	4d20      	ldr	r5, [pc, #128]	; (8003e84 <xTaskResumeAll+0xd8>)
 8003e02:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8003e04:	b144      	cbz	r4, 8003e18 <xTaskResumeAll+0x6c>
								xYieldPending = pdTRUE;
 8003e06:	4e20      	ldr	r6, [pc, #128]	; (8003e88 <xTaskResumeAll+0xdc>)
 8003e08:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 8003e0a:	f7ff ff3d 	bl	8003c88 <xTaskIncrementTick>
 8003e0e:	b100      	cbz	r0, 8003e12 <xTaskResumeAll+0x66>
								xYieldPending = pdTRUE;
 8003e10:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003e12:	3c01      	subs	r4, #1
 8003e14:	d1f9      	bne.n	8003e0a <xTaskResumeAll+0x5e>
						uxPendedTicks = 0;
 8003e16:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8003e18:	4b1b      	ldr	r3, [pc, #108]	; (8003e88 <xTaskResumeAll+0xdc>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d0da      	beq.n	8003dd6 <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 8003e20:	4b1a      	ldr	r3, [pc, #104]	; (8003e8c <xTaskResumeAll+0xe0>)
 8003e22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e26:	601a      	str	r2, [r3, #0]
 8003e28:	f3bf 8f4f 	dsb	sy
 8003e2c:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8003e30:	2401      	movs	r4, #1
 8003e32:	e7d1      	b.n	8003dd8 <xTaskResumeAll+0x2c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003e34:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8003e38:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003e3a:	1d26      	adds	r6, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003e3c:	f104 0018 	add.w	r0, r4, #24
 8003e40:	f7ff fb00 	bl	8003444 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003e44:	4630      	mov	r0, r6
 8003e46:	f7ff fafd 	bl	8003444 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003e4a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003e4c:	6839      	ldr	r1, [r7, #0]
 8003e4e:	2501      	movs	r5, #1
 8003e50:	fa05 f302 	lsl.w	r3, r5, r2
 8003e54:	2014      	movs	r0, #20
 8003e56:	430b      	orrs	r3, r1
 8003e58:	fb00 8002 	mla	r0, r0, r2, r8
 8003e5c:	4631      	mov	r1, r6
 8003e5e:	603b      	str	r3, [r7, #0]
 8003e60:	f7ff facd 	bl	80033fe <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003e64:	4b0a      	ldr	r3, [pc, #40]	; (8003e90 <xTaskResumeAll+0xe4>)
 8003e66:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e6c:	429a      	cmp	r2, r3
						xYieldPending = pdTRUE;
 8003e6e:	bf24      	itt	cs
 8003e70:	4b05      	ldrcs	r3, [pc, #20]	; (8003e88 <xTaskResumeAll+0xdc>)
 8003e72:	601d      	strcs	r5, [r3, #0]
 8003e74:	e7be      	b.n	8003df4 <xTaskResumeAll+0x48>
 8003e76:	bf00      	nop
 8003e78:	20000d28 	.word	0x20000d28
 8003e7c:	20000d1c 	.word	0x20000d1c
 8003e80:	20000d30 	.word	0x20000d30
 8003e84:	20000d24 	.word	0x20000d24
 8003e88:	20000dac 	.word	0x20000dac
 8003e8c:	e000ed04 	.word	0xe000ed04
 8003e90:	20000c84 	.word	0x20000c84
 8003e94:	20000d68 	.word	0x20000d68
 8003e98:	20000c90 	.word	0x20000c90

08003e9c <vTaskDelay>:
	{
 8003e9c:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003e9e:	b940      	cbnz	r0, 8003eb2 <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
 8003ea0:	4b0e      	ldr	r3, [pc, #56]	; (8003edc <vTaskDelay+0x40>)
 8003ea2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ea6:	601a      	str	r2, [r3, #0]
 8003ea8:	f3bf 8f4f 	dsb	sy
 8003eac:	f3bf 8f6f 	isb	sy
 8003eb0:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8003eb2:	4b0b      	ldr	r3, [pc, #44]	; (8003ee0 <vTaskDelay+0x44>)
 8003eb4:	6819      	ldr	r1, [r3, #0]
 8003eb6:	b141      	cbz	r1, 8003eca <vTaskDelay+0x2e>
 8003eb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ebc:	f383 8811 	msr	BASEPRI, r3
 8003ec0:	f3bf 8f6f 	isb	sy
 8003ec4:	f3bf 8f4f 	dsb	sy
 8003ec8:	e7fe      	b.n	8003ec8 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8003eca:	f7ff fed5 	bl	8003c78 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003ece:	f7ff fd4b 	bl	8003968 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8003ed2:	f7ff ff6b 	bl	8003dac <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8003ed6:	2800      	cmp	r0, #0
 8003ed8:	d0e2      	beq.n	8003ea0 <vTaskDelay+0x4>
 8003eda:	bd08      	pop	{r3, pc}
 8003edc:	e000ed04 	.word	0xe000ed04
 8003ee0:	20000d28 	.word	0x20000d28

08003ee4 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003ee4:	4b17      	ldr	r3, [pc, #92]	; (8003f44 <vTaskSwitchContext+0x60>)
 8003ee6:	681a      	ldr	r2, [r3, #0]
 8003ee8:	4b17      	ldr	r3, [pc, #92]	; (8003f48 <vTaskSwitchContext+0x64>)
{
 8003eea:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003eec:	b112      	cbz	r2, 8003ef4 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8003eee:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003ef0:	601a      	str	r2, [r3, #0]
 8003ef2:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 8003ef4:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003ef6:	4b15      	ldr	r3, [pc, #84]	; (8003f4c <vTaskSwitchContext+0x68>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003efa:	fab3 f383 	clz	r3, r3
 8003efe:	b2db      	uxtb	r3, r3
 8003f00:	f1c3 031f 	rsb	r3, r3, #31
 8003f04:	2214      	movs	r2, #20
 8003f06:	4912      	ldr	r1, [pc, #72]	; (8003f50 <vTaskSwitchContext+0x6c>)
 8003f08:	435a      	muls	r2, r3
 8003f0a:	1888      	adds	r0, r1, r2
 8003f0c:	588c      	ldr	r4, [r1, r2]
 8003f0e:	b944      	cbnz	r4, 8003f22 <vTaskSwitchContext+0x3e>
	__asm volatile
 8003f10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f14:	f383 8811 	msr	BASEPRI, r3
 8003f18:	f3bf 8f6f 	isb	sy
 8003f1c:	f3bf 8f4f 	dsb	sy
 8003f20:	e7fe      	b.n	8003f20 <vTaskSwitchContext+0x3c>
 8003f22:	6844      	ldr	r4, [r0, #4]
 8003f24:	3208      	adds	r2, #8
 8003f26:	6864      	ldr	r4, [r4, #4]
 8003f28:	6044      	str	r4, [r0, #4]
 8003f2a:	440a      	add	r2, r1
 8003f2c:	4294      	cmp	r4, r2
 8003f2e:	bf04      	itt	eq
 8003f30:	6862      	ldreq	r2, [r4, #4]
 8003f32:	6042      	streq	r2, [r0, #4]
 8003f34:	2214      	movs	r2, #20
 8003f36:	fb02 1303 	mla	r3, r2, r3, r1
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	68da      	ldr	r2, [r3, #12]
 8003f3e:	4b05      	ldr	r3, [pc, #20]	; (8003f54 <vTaskSwitchContext+0x70>)
 8003f40:	e7d6      	b.n	8003ef0 <vTaskSwitchContext+0xc>
 8003f42:	bf00      	nop
 8003f44:	20000d28 	.word	0x20000d28
 8003f48:	20000dac 	.word	0x20000dac
 8003f4c:	20000d30 	.word	0x20000d30
 8003f50:	20000c90 	.word	0x20000c90
 8003f54:	20000c84 	.word	0x20000c84

08003f58 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8003f58:	4b05      	ldr	r3, [pc, #20]	; (8003f70 <xTaskGetSchedulerState+0x18>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	b133      	cbz	r3, 8003f6c <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f5e:	4b05      	ldr	r3, [pc, #20]	; (8003f74 <xTaskGetSchedulerState+0x1c>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 8003f64:	bf0c      	ite	eq
 8003f66:	2002      	moveq	r0, #2
 8003f68:	2000      	movne	r0, #0
 8003f6a:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003f6c:	2001      	movs	r0, #1
	}
 8003f6e:	4770      	bx	lr
 8003f70:	20000d7c 	.word	0x20000d7c
 8003f74:	20000d28 	.word	0x20000d28

08003f78 <ParseNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval integer value.
  */
static int32_t ParseNumber(char* ptr, uint8_t* cnt) 
{
 8003f78:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t minus = 0, i = 0;
    int32_t sum = 0;
    
    if (*ptr == '-') {                                		/* Check for minus character */
 8003f7a:	7803      	ldrb	r3, [r0, #0]
 8003f7c:	2b2d      	cmp	r3, #45	; 0x2d
        minus = 1;
        ptr++;
 8003f7e:	bf06      	itte	eq
 8003f80:	3001      	addeq	r0, #1
        minus = 1;
 8003f82:	2501      	moveq	r5, #1
    uint8_t minus = 0, i = 0;
 8003f84:	2500      	movne	r5, #0
 8003f86:	1e43      	subs	r3, r0, #1
 8003f88:	462a      	mov	r2, r5
 8003f8a:	2000      	movs	r0, #0
        i++;
    }
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
        sum = 10 * sum + CHAR2NUM(*ptr);
 8003f8c:	270a      	movs	r7, #10
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 8003f8e:	f813 4f01 	ldrb.w	r4, [r3, #1]!
 8003f92:	3c30      	subs	r4, #48	; 0x30
 8003f94:	b2e6      	uxtb	r6, r4
 8003f96:	2e09      	cmp	r6, #9
 8003f98:	d904      	bls.n	8003fa4 <ParseNumber+0x2c>
        ptr++;
        i++;
    }
    if (cnt != NULL) {                                		/* Save number of characters used for number */
 8003f9a:	b101      	cbz	r1, 8003f9e <ParseNumber+0x26>
        *cnt = i;
 8003f9c:	700a      	strb	r2, [r1, #0]
    }
    if (minus) {                                    		/* Minus detected */
 8003f9e:	b105      	cbz	r5, 8003fa2 <ParseNumber+0x2a>
        return 0 - sum;
 8003fa0:	4240      	negs	r0, r0
    }
    return sum;                                       		/* Return number */
}
 8003fa2:	bdf0      	pop	{r4, r5, r6, r7, pc}
        i++;
 8003fa4:	3201      	adds	r2, #1
        sum = 10 * sum + CHAR2NUM(*ptr);
 8003fa6:	fb07 4000 	mla	r0, r7, r0, r4
        i++;
 8003faa:	b2d2      	uxtb	r2, r2
 8003fac:	e7ef      	b.n	8003f8e <ParseNumber+0x16>

08003fae <ParseIP>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to IP array
  * @retval None.
  */
static  void ParseIP(char* ptr, uint8_t* arr) 
{
 8003fae:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8003fb2:	4604      	mov	r4, r0
 8003fb4:	460f      	mov	r7, r1
  uint8_t hexnum = 0, hexcnt;
 8003fb6:	2500      	movs	r5, #0
  
  while(* ptr) { 
    hexcnt = 1;
 8003fb8:	f04f 0801 	mov.w	r8, #1
  while(* ptr) { 
 8003fbc:	7823      	ldrb	r3, [r4, #0]
 8003fbe:	b913      	cbnz	r3, 8003fc6 <ParseIP+0x18>
    {
      arr[hexnum++] = ParseNumber(ptr, &hexcnt);
    }
    ptr = ptr + hexcnt;
  }
}
 8003fc0:	b002      	add	sp, #8
 8003fc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(*ptr != '.')
 8003fc6:	2b2e      	cmp	r3, #46	; 0x2e
    hexcnt = 1;
 8003fc8:	f88d 8007 	strb.w	r8, [sp, #7]
    if(*ptr != '.')
 8003fcc:	d008      	beq.n	8003fe0 <ParseIP+0x32>
      arr[hexnum++] = ParseNumber(ptr, &hexcnt);
 8003fce:	f10d 0107 	add.w	r1, sp, #7
 8003fd2:	4620      	mov	r0, r4
 8003fd4:	f7ff ffd0 	bl	8003f78 <ParseNumber>
 8003fd8:	1c6e      	adds	r6, r5, #1
 8003fda:	b2f6      	uxtb	r6, r6
 8003fdc:	5578      	strb	r0, [r7, r5]
 8003fde:	4635      	mov	r5, r6
    ptr = ptr + hexcnt;
 8003fe0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003fe4:	441c      	add	r4, r3
 8003fe6:	e7e9      	b.n	8003fbc <ParseIP+0xe>

08003fe8 <AT_ExecuteCommand>:
  * @param  cmd: pointer to command string
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_ExecuteCommand(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pdata)
{
 8003fe8:	b570      	push	{r4, r5, r6, lr}
 8003fea:	4604      	mov	r4, r0
  if(Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout) > 0)
 8003fec:	4608      	mov	r0, r1
{
 8003fee:	460e      	mov	r6, r1
 8003ff0:	4615      	mov	r5, r2
  if(Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout) > 0)
 8003ff2:	f7fc f8ed 	bl	80001d0 <strlen>
 8003ff6:	f8d4 310c 	ldr.w	r3, [r4, #268]	; 0x10c
 8003ffa:	f8d4 2754 	ldr.w	r2, [r4, #1876]	; 0x754
 8003ffe:	b281      	uxth	r1, r0
 8004000:	4630      	mov	r0, r6
 8004002:	4798      	blx	r3
 8004004:	2800      	cmp	r0, #0
 8004006:	dd14      	ble.n	8004032 <AT_ExecuteCommand+0x4a>
  {
    int16_t n=Obj->fops.IO_Receive(pdata, 0, Obj->Timeout);
 8004008:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
 800400c:	f8d4 2754 	ldr.w	r2, [r4, #1876]	; 0x754
 8004010:	2100      	movs	r1, #0
 8004012:	4628      	mov	r0, r5
 8004014:	4798      	blx	r3
    if(n > 0)
 8004016:	2800      	cmp	r0, #0
 8004018:	dd0b      	ble.n	8004032 <AT_ExecuteCommand+0x4a>
    {
      *(pdata+n)=0;
 800401a:	2400      	movs	r4, #0
 800401c:	542c      	strb	r4, [r5, r0]
      if(strstr((char *)pdata, AT_OK_STRING))
 800401e:	4908      	ldr	r1, [pc, #32]	; (8004040 <AT_ExecuteCommand+0x58>)
 8004020:	4628      	mov	r0, r5
 8004022:	f001 fc4c 	bl	80058be <strstr>
 8004026:	b930      	cbnz	r0, 8004036 <AT_ExecuteCommand+0x4e>
      {
        return ES_WIFI_STATUS_OK;
      }
      else if(strstr((char *)pdata, AT_ERROR_STRING))
 8004028:	4906      	ldr	r1, [pc, #24]	; (8004044 <AT_ExecuteCommand+0x5c>)
 800402a:	4628      	mov	r0, r5
 800402c:	f001 fc47 	bl	80058be <strstr>
 8004030:	b918      	cbnz	r0, 800403a <AT_ExecuteCommand+0x52>
      {
        return ES_WIFI_STATUS_ERROR;
      }      
    }
  }
  return ES_WIFI_STATUS_IO_ERROR;
 8004032:	2004      	movs	r0, #4
 8004034:	bd70      	pop	{r4, r5, r6, pc}
        return ES_WIFI_STATUS_OK;
 8004036:	4620      	mov	r0, r4
 8004038:	bd70      	pop	{r4, r5, r6, pc}
        return ES_WIFI_STATUS_ERROR;
 800403a:	2002      	movs	r0, #2
}
 800403c:	bd70      	pop	{r4, r5, r6, pc}
 800403e:	bf00      	nop
 8004040:	08006b52 	.word	0x08006b52
 8004044:	08006b5b 	.word	0x08006b5b

08004048 <ES_WIFI_Init>:
  * @brief  Initialize WIFI module.
  * @param  Obj: pointer to module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t  ES_WIFI_Init(ES_WIFIObject_t *Obj)
{
 8004048:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
  
  Obj->Timeout = ES_WIFI_TIMEOUT;
 800404c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004050:	f8c0 3754 	str.w	r3, [r0, #1876]	; 0x754
  
  if (Obj->fops.IO_Init() == 0)
 8004054:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
{
 8004058:	4604      	mov	r4, r0
  if (Obj->fops.IO_Init() == 0)
 800405a:	4798      	blx	r3
 800405c:	2800      	cmp	r0, #0
 800405e:	d14a      	bne.n	80040f6 <ES_WIFI_Init+0xae>
  {
    ret = AT_ExecuteCommand(Obj,(uint8_t*)"I?\r\n", Obj->CmdData);
 8004060:	f504 728a 	add.w	r2, r4, #276	; 0x114
 8004064:	4925      	ldr	r1, [pc, #148]	; (80040fc <ES_WIFI_Init+0xb4>)
 8004066:	4620      	mov	r0, r4
 8004068:	f7ff ffbe 	bl	8003fe8 <AT_ExecuteCommand>
    
    if(ret == ES_WIFI_STATUS_OK)
 800406c:	4605      	mov	r5, r0
 800406e:	b960      	cbnz	r0, 800408a <ES_WIFI_Init+0x42>
  ptr = strtok((char *)pdata + 2, ",");  
 8004070:	4923      	ldr	r1, [pc, #140]	; (8004100 <ES_WIFI_Init+0xb8>)
      ptr = strtok(ptr, "\r"); 
 8004072:	4f24      	ldr	r7, [pc, #144]	; (8004104 <ES_WIFI_Init+0xbc>)
    ptr = strtok(NULL, ","); 
 8004074:	f8df 9088 	ldr.w	r9, [pc, #136]	; 8004100 <ES_WIFI_Init+0xb8>
  ptr = strtok((char *)pdata + 2, ",");  
 8004078:	f504 708b 	add.w	r0, r4, #278	; 0x116
 800407c:	f001 fc3a 	bl	80058f4 <strtok>
 8004080:	462e      	mov	r6, r5
      strncpy((char *)Obj->Product_Name,  ptr, ES_WIFI_PRODUCT_NAME_SIZE);         
 8004082:	f104 0854 	add.w	r8, r4, #84	; 0x54
 8004086:	b2f3      	uxtb	r3, r6
  while (ptr != NULL){
 8004088:	b910      	cbnz	r0, 8004090 <ES_WIFI_Init+0x48>
    {
      AT_ParseInfo (Obj, Obj->CmdData);
    }
  }
  return ret;
}
 800408a:	4628      	mov	r0, r5
 800408c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch (num++) { 
 8004090:	2b06      	cmp	r3, #6
 8004092:	d823      	bhi.n	80040dc <ES_WIFI_Init+0x94>
 8004094:	e8df f003 	tbb	[pc, r3]
 8004098:	140f0a04 	.word	0x140f0a04
 800409c:	1e19      	.short	0x1e19
 800409e:	28          	.byte	0x28
 800409f:	00          	.byte	0x00
      strncpy((char *)Obj->Product_ID,  ptr, ES_WIFI_PRODUCT_ID_SIZE);
 80040a0:	4601      	mov	r1, r0
 80040a2:	2220      	movs	r2, #32
 80040a4:	4620      	mov	r0, r4
      strncpy((char *)Obj->Product_Name,  ptr, ES_WIFI_PRODUCT_NAME_SIZE);         
 80040a6:	f001 fbf5 	bl	8005894 <strncpy>
 80040aa:	e017      	b.n	80040dc <ES_WIFI_Init+0x94>
      strncpy((char *)Obj->FW_Rev,  ptr, ES_WIFI_FW_REV_SIZE );
 80040ac:	4601      	mov	r1, r0
 80040ae:	2210      	movs	r2, #16
 80040b0:	f104 0020 	add.w	r0, r4, #32
 80040b4:	e7f7      	b.n	80040a6 <ES_WIFI_Init+0x5e>
      strncpy((char *)Obj->API_Rev,  ptr, ES_WIFI_API_REV_SIZE);      
 80040b6:	4601      	mov	r1, r0
 80040b8:	2210      	movs	r2, #16
 80040ba:	f104 0030 	add.w	r0, r4, #48	; 0x30
 80040be:	e7f2      	b.n	80040a6 <ES_WIFI_Init+0x5e>
      strncpy((char *)Obj->Stack_Rev,  ptr, ES_WIFI_STACK_REV_SIZE);   
 80040c0:	4601      	mov	r1, r0
 80040c2:	2210      	movs	r2, #16
 80040c4:	f104 0040 	add.w	r0, r4, #64	; 0x40
 80040c8:	e7ed      	b.n	80040a6 <ES_WIFI_Init+0x5e>
      strncpy((char *)Obj->RTOS_Rev,  ptr, ES_WIFI_RTOS_REV_SIZE);        
 80040ca:	4601      	mov	r1, r0
 80040cc:	2204      	movs	r2, #4
 80040ce:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80040d2:	e7e8      	b.n	80040a6 <ES_WIFI_Init+0x5e>
      Obj->CPU_Clock = ParseNumber(ptr, NULL);
 80040d4:	2100      	movs	r1, #0
 80040d6:	f7ff ff4f 	bl	8003f78 <ParseNumber>
 80040da:	6760      	str	r0, [r4, #116]	; 0x74
    ptr = strtok(NULL, ","); 
 80040dc:	4649      	mov	r1, r9
 80040de:	2000      	movs	r0, #0
 80040e0:	f001 fc08 	bl	80058f4 <strtok>
 80040e4:	3601      	adds	r6, #1
 80040e6:	e7ce      	b.n	8004086 <ES_WIFI_Init+0x3e>
      ptr = strtok(ptr, "\r"); 
 80040e8:	4639      	mov	r1, r7
 80040ea:	f001 fc03 	bl	80058f4 <strtok>
      strncpy((char *)Obj->Product_Name,  ptr, ES_WIFI_PRODUCT_NAME_SIZE);         
 80040ee:	2220      	movs	r2, #32
 80040f0:	4601      	mov	r1, r0
 80040f2:	4640      	mov	r0, r8
 80040f4:	e7d7      	b.n	80040a6 <ES_WIFI_Init+0x5e>
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 80040f6:	2502      	movs	r5, #2
 80040f8:	e7c7      	b.n	800408a <ES_WIFI_Init+0x42>
 80040fa:	bf00      	nop
 80040fc:	08006b80 	.word	0x08006b80
 8004100:	08006b85 	.word	0x08006b85
 8004104:	08006b7a 	.word	0x08006b7a

08004108 <ES_WIFI_RegisterBusIO>:
ES_WIFI_Status_t  ES_WIFI_RegisterBusIO(ES_WIFIObject_t *Obj, IO_Init_Func IO_Init,
                                                              IO_DeInit_Func  IO_DeInit,
                                                              IO_Delay_Func   IO_Delay,  
                                                              IO_Send_Func    IO_Send,
                                                              IO_Receive_Func  IO_Receive)
{
 8004108:	b530      	push	{r4, r5, lr}
 800410a:	9d03      	ldr	r5, [sp, #12]
 800410c:	9c04      	ldr	r4, [sp, #16]
  if(!Obj || !IO_Init || !IO_DeInit || !IO_Send || !IO_Receive)
 800410e:	b168      	cbz	r0, 800412c <ES_WIFI_RegisterBusIO+0x24>
 8004110:	b161      	cbz	r1, 800412c <ES_WIFI_RegisterBusIO+0x24>
 8004112:	b15a      	cbz	r2, 800412c <ES_WIFI_RegisterBusIO+0x24>
 8004114:	b155      	cbz	r5, 800412c <ES_WIFI_RegisterBusIO+0x24>
 8004116:	b14c      	cbz	r4, 800412c <ES_WIFI_RegisterBusIO+0x24>
  {
    return ES_WIFI_STATUS_ERROR;
  }

  Obj->fops.IO_Init = IO_Init;
 8004118:	f8c0 1100 	str.w	r1, [r0, #256]	; 0x100
  Obj->fops.IO_Send = IO_Send;
 800411c:	f8c0 510c 	str.w	r5, [r0, #268]	; 0x10c
  Obj->fops.IO_Receive = IO_Receive;
 8004120:	f8c0 4110 	str.w	r4, [r0, #272]	; 0x110
  Obj->fops.IO_Delay = IO_Delay;  
 8004124:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  
  return ES_WIFI_STATUS_OK;
 8004128:	2000      	movs	r0, #0
 800412a:	bd30      	pop	{r4, r5, pc}
    return ES_WIFI_STATUS_ERROR;
 800412c:	2002      	movs	r0, #2
}
 800412e:	bd30      	pop	{r4, r5, pc}

08004130 <ES_WIFI_Connect>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Connect(ES_WIFIObject_t *Obj, const char* SSID, 
                                         const char* Password,
                                         ES_WIFI_SecurityType_t SecType)
{
 8004130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  ES_WIFI_Status_t ret;
  
  sprintf((char*)Obj->CmdData,"C1=%s\r", SSID);
 8004132:	f500 748a 	add.w	r4, r0, #276	; 0x114
{
 8004136:	4605      	mov	r5, r0
 8004138:	4617      	mov	r7, r2
  sprintf((char*)Obj->CmdData,"C1=%s\r", SSID);
 800413a:	4620      	mov	r0, r4
 800413c:	460a      	mov	r2, r1
 800413e:	4918      	ldr	r1, [pc, #96]	; (80041a0 <ES_WIFI_Connect+0x70>)
{
 8004140:	461e      	mov	r6, r3
  sprintf((char*)Obj->CmdData,"C1=%s\r", SSID);
 8004142:	f001 fb7b 	bl	800583c <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8004146:	4622      	mov	r2, r4
 8004148:	4621      	mov	r1, r4
 800414a:	4628      	mov	r0, r5
 800414c:	f7ff ff4c 	bl	8003fe8 <AT_ExecuteCommand>
  if(ret == ES_WIFI_STATUS_OK)
 8004150:	bb20      	cbnz	r0, 800419c <ES_WIFI_Connect+0x6c>
  {
    sprintf((char*)Obj->CmdData,"C2=%s\r", Password);
 8004152:	463a      	mov	r2, r7
 8004154:	4913      	ldr	r1, [pc, #76]	; (80041a4 <ES_WIFI_Connect+0x74>)
 8004156:	4620      	mov	r0, r4
 8004158:	f001 fb70 	bl	800583c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800415c:	4622      	mov	r2, r4
 800415e:	4621      	mov	r1, r4
 8004160:	4628      	mov	r0, r5
 8004162:	f7ff ff41 	bl	8003fe8 <AT_ExecuteCommand>
    
    if(ret == ES_WIFI_STATUS_OK)
 8004166:	b9c8      	cbnz	r0, 800419c <ES_WIFI_Connect+0x6c>
    {
      Obj->Security = SecType;
      sprintf((char*)Obj->CmdData,"C3=%d\r", (uint8_t)SecType);
 8004168:	4632      	mov	r2, r6
 800416a:	490f      	ldr	r1, [pc, #60]	; (80041a8 <ES_WIFI_Connect+0x78>)
      Obj->Security = SecType;
 800416c:	f885 6078 	strb.w	r6, [r5, #120]	; 0x78
      sprintf((char*)Obj->CmdData,"C3=%d\r", (uint8_t)SecType);
 8004170:	4620      	mov	r0, r4
 8004172:	f001 fb63 	bl	800583c <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8004176:	4622      	mov	r2, r4
 8004178:	4621      	mov	r1, r4
 800417a:	4628      	mov	r0, r5
 800417c:	f7ff ff34 	bl	8003fe8 <AT_ExecuteCommand>
      
      if(ret == ES_WIFI_STATUS_OK)
 8004180:	b960      	cbnz	r0, 800419c <ES_WIFI_Connect+0x6c>
      {
        sprintf((char*)Obj->CmdData,"C0\r");
 8004182:	490a      	ldr	r1, [pc, #40]	; (80041ac <ES_WIFI_Connect+0x7c>)
 8004184:	4620      	mov	r0, r4
 8004186:	f001 fb7d 	bl	8005884 <strcpy>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);  
 800418a:	4622      	mov	r2, r4
 800418c:	4621      	mov	r1, r4
 800418e:	4628      	mov	r0, r5
 8004190:	f7ff ff2a 	bl	8003fe8 <AT_ExecuteCommand>
        if(ret == ES_WIFI_STATUS_OK)
 8004194:	b910      	cbnz	r0, 800419c <ES_WIFI_Connect+0x6c>
        {
           Obj->NetSettings.IsConnected = 1;
 8004196:	2301      	movs	r3, #1
 8004198:	f885 30be 	strb.w	r3, [r5, #190]	; 0xbe
        }
      }    
    }
  }
  return ret;
}
 800419c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800419e:	bf00      	nop
 80041a0:	08006b63 	.word	0x08006b63
 80041a4:	08006b6a 	.word	0x08006b6a
 80041a8:	08006b71 	.word	0x08006b71
 80041ac:	08006b78 	.word	0x08006b78

080041b0 <ES_WIFI_GetNetworkSettings>:
  */
ES_WIFI_Status_t ES_WIFI_GetNetworkSettings(ES_WIFIObject_t *Obj)
{
  ES_WIFI_Status_t ret;
  
  sprintf((char*)Obj->CmdData,"C?\r");
 80041b0:	f500 728a 	add.w	r2, r0, #276	; 0x114
{
 80041b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  sprintf((char*)Obj->CmdData,"C?\r");
 80041b8:	4937      	ldr	r1, [pc, #220]	; (8004298 <ES_WIFI_GetNetworkSettings+0xe8>)
{
 80041ba:	4604      	mov	r4, r0
  sprintf((char*)Obj->CmdData,"C?\r");
 80041bc:	4610      	mov	r0, r2
 80041be:	f001 fb61 	bl	8005884 <strcpy>
 80041c2:	4602      	mov	r2, r0
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80041c4:	4601      	mov	r1, r0
 80041c6:	4620      	mov	r0, r4
 80041c8:	f7ff ff0e 	bl	8003fe8 <AT_ExecuteCommand>
  
  if(ret == ES_WIFI_STATUS_OK)
 80041cc:	4606      	mov	r6, r0
 80041ce:	b960      	cbnz	r0, 80041ea <ES_WIFI_GetNetworkSettings+0x3a>
  ptr = strtok(pdata + 2, ",");   
 80041d0:	4932      	ldr	r1, [pc, #200]	; (800429c <ES_WIFI_GetNetworkSettings+0xec>)
    ptr = strtok(NULL, ",");
 80041d2:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 800429c <ES_WIFI_GetNetworkSettings+0xec>
  ptr = strtok(pdata + 2, ",");   
 80041d6:	f504 708b 	add.w	r0, r4, #278	; 0x116
 80041da:	f001 fb8b 	bl	80058f4 <strtok>
  {
     AT_ParseConnSettings((char *)Obj->CmdData, &Obj->NetSettings);
 80041de:	f104 0779 	add.w	r7, r4, #121	; 0x79
  uint8_t num = 0;
 80041e2:	46b2      	mov	sl, r6
      ParseIP(ptr, NetSettings->DNS2);
 80041e4:	f104 08d1 	add.w	r8, r4, #209	; 0xd1
  while (ptr != NULL) {
 80041e8:	b910      	cbnz	r0, 80041f0 <ES_WIFI_GetNetworkSettings+0x40>
  }  
  return ret;
}
 80041ea:	4630      	mov	r0, r6
 80041ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    switch (num++) {      
 80041f0:	f10a 0501 	add.w	r5, sl, #1
 80041f4:	b2ed      	uxtb	r5, r5
 80041f6:	f1ba 0f0b 	cmp.w	sl, #11
 80041fa:	d80c      	bhi.n	8004216 <ES_WIFI_GetNetworkSettings+0x66>
 80041fc:	e8df f00a 	tbb	[pc, sl]
 8004200:	241e1906 	.word	0x241e1906
 8004204:	3835302a 	.word	0x3835302a
 8004208:	46403e3b 	.word	0x46403e3b
      strncpy((char *)NetSettings->SSID,  ptr, ES_WIFI_MAX_SSID_NAME_SIZE + 1); 
 800420c:	4601      	mov	r1, r0
 800420e:	2221      	movs	r2, #33	; 0x21
 8004210:	4638      	mov	r0, r7
      strncpy((char *)NetSettings->pswd,  ptr, ES_WIFI_MAX_PSWD_NAME_SIZE + 1); 
 8004212:	f001 fb3f 	bl	8005894 <strncpy>
    ptr = strtok(NULL, ",");
 8004216:	4649      	mov	r1, r9
 8004218:	2000      	movs	r0, #0
 800421a:	f001 fb6b 	bl	80058f4 <strtok>
    if ((ptr != NULL) && (ptr[-1] == ','))
 800421e:	b130      	cbz	r0, 800422e <ES_WIFI_GetNetworkSettings+0x7e>
 8004220:	f810 3c01 	ldrb.w	r3, [r0, #-1]
 8004224:	2b2c      	cmp	r3, #44	; 0x2c
      num++;
 8004226:	bf04      	itt	eq
 8004228:	f10a 0502 	addeq.w	r5, sl, #2
 800422c:	b2ed      	uxtbeq	r5, r5
{
 800422e:	46aa      	mov	sl, r5
 8004230:	e7da      	b.n	80041e8 <ES_WIFI_GetNetworkSettings+0x38>
      strncpy((char *)NetSettings->pswd,  ptr, ES_WIFI_MAX_PSWD_NAME_SIZE + 1); 
 8004232:	4601      	mov	r1, r0
 8004234:	2221      	movs	r2, #33	; 0x21
 8004236:	f104 009a 	add.w	r0, r4, #154	; 0x9a
 800423a:	e7ea      	b.n	8004212 <ES_WIFI_GetNetworkSettings+0x62>
        NetSettings->Security = (ES_WIFI_SecurityType_t)ParseNumber(ptr, NULL);
 800423c:	2100      	movs	r1, #0
 800423e:	f7ff fe9b 	bl	8003f78 <ParseNumber>
 8004242:	f884 00bb 	strb.w	r0, [r4, #187]	; 0xbb
 8004246:	e7e6      	b.n	8004216 <ES_WIFI_GetNetworkSettings+0x66>
      NetSettings->DHCP_IsEnabled = ParseNumber(ptr, NULL);
 8004248:	2100      	movs	r1, #0
 800424a:	f7ff fe95 	bl	8003f78 <ParseNumber>
 800424e:	f884 00bc 	strb.w	r0, [r4, #188]	; 0xbc
 8004252:	e7e0      	b.n	8004216 <ES_WIFI_GetNetworkSettings+0x66>
      NetSettings->IP_Ver = (ES_WIFI_IPVer_t)ParseNumber(ptr, NULL);
 8004254:	2100      	movs	r1, #0
 8004256:	f7ff fe8f 	bl	8003f78 <ParseNumber>
 800425a:	f884 00c0 	strb.w	r0, [r4, #192]	; 0xc0
 800425e:	e7da      	b.n	8004216 <ES_WIFI_GetNetworkSettings+0x66>
      ParseIP(ptr, NetSettings->IP_Addr);
 8004260:	f104 01c1 	add.w	r1, r4, #193	; 0xc1
      ParseIP(ptr, NetSettings->IP_Mask);
 8004264:	f7ff fea3 	bl	8003fae <ParseIP>
 8004268:	e7d5      	b.n	8004216 <ES_WIFI_GetNetworkSettings+0x66>
 800426a:	f104 01c5 	add.w	r1, r4, #197	; 0xc5
 800426e:	e7f9      	b.n	8004264 <ES_WIFI_GetNetworkSettings+0xb4>
      ParseIP(ptr, NetSettings->Gateway_Addr);
 8004270:	f104 01c9 	add.w	r1, r4, #201	; 0xc9
 8004274:	e7f6      	b.n	8004264 <ES_WIFI_GetNetworkSettings+0xb4>
      ParseIP(ptr, NetSettings->DNS1);
 8004276:	f104 01cd 	add.w	r1, r4, #205	; 0xcd
 800427a:	e7f3      	b.n	8004264 <ES_WIFI_GetNetworkSettings+0xb4>
      ParseIP(ptr, NetSettings->DNS2);
 800427c:	4641      	mov	r1, r8
 800427e:	e7f1      	b.n	8004264 <ES_WIFI_GetNetworkSettings+0xb4>
      NetSettings->JoinRetries = ParseNumber(ptr, NULL);
 8004280:	2100      	movs	r1, #0
 8004282:	f7ff fe79 	bl	8003f78 <ParseNumber>
 8004286:	f884 00bd 	strb.w	r0, [r4, #189]	; 0xbd
 800428a:	e7c4      	b.n	8004216 <ES_WIFI_GetNetworkSettings+0x66>
      NetSettings->AutoConnect = ParseNumber(ptr, NULL);
 800428c:	2100      	movs	r1, #0
 800428e:	f7ff fe73 	bl	8003f78 <ParseNumber>
 8004292:	f884 00bf 	strb.w	r0, [r4, #191]	; 0xbf
 8004296:	e7be      	b.n	8004216 <ES_WIFI_GetNetworkSettings+0x66>
 8004298:	08006b7c 	.word	0x08006b7c
 800429c:	08006b85 	.word	0x08006b85

080042a0 <ES_WIFI_StartClientConnection>:
  * @param  Obj: pointer to module handle
  * @param  conn: pointer to the connection structure
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StartClientConnection(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 80042a0:	b573      	push	{r0, r1, r4, r5, r6, lr}
  ES_WIFI_Status_t ret;

  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 80042a2:	f500 748a 	add.w	r4, r0, #276	; 0x114
 80042a6:	784a      	ldrb	r2, [r1, #1]
{
 80042a8:	4606      	mov	r6, r0
 80042aa:	460d      	mov	r5, r1
  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 80042ac:	4620      	mov	r0, r4
 80042ae:	4928      	ldr	r1, [pc, #160]	; (8004350 <ES_WIFI_StartClientConnection+0xb0>)
 80042b0:	f001 fac4 	bl	800583c <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80042b4:	4622      	mov	r2, r4
 80042b6:	4621      	mov	r1, r4
 80042b8:	4630      	mov	r0, r6
 80042ba:	f7ff fe95 	bl	8003fe8 <AT_ExecuteCommand>
  
  if(ret == ES_WIFI_STATUS_OK)
 80042be:	2800      	cmp	r0, #0
 80042c0:	d144      	bne.n	800434c <ES_WIFI_StartClientConnection+0xac>
  {
    sprintf((char*)Obj->CmdData,"P1=%d\r", conn->Type);
 80042c2:	782a      	ldrb	r2, [r5, #0]
 80042c4:	4923      	ldr	r1, [pc, #140]	; (8004354 <ES_WIFI_StartClientConnection+0xb4>)
 80042c6:	4620      	mov	r0, r4
 80042c8:	f001 fab8 	bl	800583c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80042cc:	4622      	mov	r2, r4
 80042ce:	4621      	mov	r1, r4
 80042d0:	4630      	mov	r0, r6
 80042d2:	f7ff fe89 	bl	8003fe8 <AT_ExecuteCommand>
    if(ret == ES_WIFI_STATUS_OK)
 80042d6:	2800      	cmp	r0, #0
 80042d8:	d138      	bne.n	800434c <ES_WIFI_StartClientConnection+0xac>
    {
      if ((conn->Type == ES_WIFI_UDP_CONNECTION) && (conn->LocalPort > 0)) 
 80042da:	782b      	ldrb	r3, [r5, #0]
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d026      	beq.n	800432e <ES_WIFI_StartClientConnection+0x8e>
        if(AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData) == ES_WIFI_STATUS_ERROR)
        {
          return ES_WIFI_STATUS_ERROR;
        }
      }
      sprintf((char*)Obj->CmdData,"P4=%d\r", conn->RemotePort);
 80042e0:	886a      	ldrh	r2, [r5, #2]
 80042e2:	491d      	ldr	r1, [pc, #116]	; (8004358 <ES_WIFI_StartClientConnection+0xb8>)
 80042e4:	4620      	mov	r0, r4
 80042e6:	f001 faa9 	bl	800583c <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80042ea:	4622      	mov	r2, r4
 80042ec:	4621      	mov	r1, r4
 80042ee:	4630      	mov	r0, r6
 80042f0:	f7ff fe7a 	bl	8003fe8 <AT_ExecuteCommand>
      
      if(ret == ES_WIFI_STATUS_OK)
 80042f4:	bb50      	cbnz	r0, 800434c <ES_WIFI_StartClientConnection+0xac>
      {
        sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 80042f6:	7a69      	ldrb	r1, [r5, #9]
 80042f8:	9101      	str	r1, [sp, #4]
 80042fa:	7a29      	ldrb	r1, [r5, #8]
 80042fc:	79aa      	ldrb	r2, [r5, #6]
 80042fe:	9100      	str	r1, [sp, #0]
 8004300:	79eb      	ldrb	r3, [r5, #7]
 8004302:	4916      	ldr	r1, [pc, #88]	; (800435c <ES_WIFI_StartClientConnection+0xbc>)
 8004304:	4620      	mov	r0, r4
 8004306:	f001 fa99 	bl	800583c <siprintf>
                conn->RemoteIP[2],conn->RemoteIP[3]);
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData); 
 800430a:	4622      	mov	r2, r4
 800430c:	4621      	mov	r1, r4
 800430e:	4630      	mov	r0, r6
 8004310:	f7ff fe6a 	bl	8003fe8 <AT_ExecuteCommand>
        if(ret == ES_WIFI_STATUS_OK)
 8004314:	b9d0      	cbnz	r0, 800434c <ES_WIFI_StartClientConnection+0xac>
        {
          sprintf((char*)Obj->CmdData,"P6=1\r");
 8004316:	4912      	ldr	r1, [pc, #72]	; (8004360 <ES_WIFI_StartClientConnection+0xc0>)
 8004318:	4620      	mov	r0, r4
 800431a:	f001 fab3 	bl	8005884 <strcpy>
          ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);         
 800431e:	4622      	mov	r2, r4
 8004320:	4621      	mov	r1, r4
 8004322:	4630      	mov	r0, r6
        }          
      }           
    }
  }
  return ret;
}
 8004324:	b002      	add	sp, #8
 8004326:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
          ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);         
 800432a:	f7ff be5d 	b.w	8003fe8 <AT_ExecuteCommand>
      if ((conn->Type == ES_WIFI_UDP_CONNECTION) && (conn->LocalPort > 0)) 
 800432e:	88ab      	ldrh	r3, [r5, #4]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d0d5      	beq.n	80042e0 <ES_WIFI_StartClientConnection+0x40>
        sprintf((char*)Obj->CmdData,"P2=%d\r", conn->RemotePort);
 8004334:	886a      	ldrh	r2, [r5, #2]
 8004336:	490b      	ldr	r1, [pc, #44]	; (8004364 <ES_WIFI_StartClientConnection+0xc4>)
 8004338:	4620      	mov	r0, r4
 800433a:	f001 fa7f 	bl	800583c <siprintf>
        if(AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData) == ES_WIFI_STATUS_ERROR)
 800433e:	4622      	mov	r2, r4
 8004340:	4621      	mov	r1, r4
 8004342:	4630      	mov	r0, r6
 8004344:	f7ff fe50 	bl	8003fe8 <AT_ExecuteCommand>
 8004348:	2802      	cmp	r0, #2
 800434a:	d1c9      	bne.n	80042e0 <ES_WIFI_StartClientConnection+0x40>
}
 800434c:	b002      	add	sp, #8
 800434e:	bd70      	pop	{r4, r5, r6, pc}
 8004350:	08006b9b 	.word	0x08006b9b
 8004354:	08006ba2 	.word	0x08006ba2
 8004358:	08006ba9 	.word	0x08006ba9
 800435c:	08006bb7 	.word	0x08006bb7
 8004360:	08006bc7 	.word	0x08006bc7
 8004364:	08006bb0 	.word	0x08006bb0

08004368 <ES_WIFI_ReceiveData>:
  * @param  pdata: pointer to data
  * @param  len : pointer to the length of the data to be received
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_ReceiveData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *Receivedlen, uint32_t Timeout)
{
 8004368:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;  
  
  if(Reqlen <= ES_WIFI_PAYLOAD_SIZE )
 800436c:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
{
 8004370:	4605      	mov	r5, r0
 8004372:	4617      	mov	r7, r2
 8004374:	4699      	mov	r9, r3
 8004376:	f8dd 8020 	ldr.w	r8, [sp, #32]
  if(Reqlen <= ES_WIFI_PAYLOAD_SIZE )
 800437a:	f200 8090 	bhi.w	800449e <ES_WIFI_ReceiveData+0x136>
  {
    sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 800437e:	f500 748a 	add.w	r4, r0, #276	; 0x114
 8004382:	460a      	mov	r2, r1
 8004384:	4620      	mov	r0, r4
 8004386:	4947      	ldr	r1, [pc, #284]	; (80044a4 <ES_WIFI_ReceiveData+0x13c>)
 8004388:	f001 fa58 	bl	800583c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800438c:	4622      	mov	r2, r4
 800438e:	4621      	mov	r1, r4
 8004390:	4628      	mov	r0, r5
 8004392:	f7ff fe29 	bl	8003fe8 <AT_ExecuteCommand>
 8004396:	4606      	mov	r6, r0
 8004398:	4682      	mov	sl, r0
    
    if(ret == ES_WIFI_STATUS_OK)
 800439a:	bb48      	cbnz	r0, 80043f0 <ES_WIFI_ReceiveData+0x88>
    {
      sprintf((char*)Obj->CmdData,"R1=%d\r", Reqlen);
 800439c:	464a      	mov	r2, r9
 800439e:	4942      	ldr	r1, [pc, #264]	; (80044a8 <ES_WIFI_ReceiveData+0x140>)
 80043a0:	4620      	mov	r0, r4
 80043a2:	f001 fa4b 	bl	800583c <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80043a6:	4622      	mov	r2, r4
 80043a8:	4621      	mov	r1, r4
 80043aa:	4628      	mov	r0, r5
 80043ac:	f7ff fe1c 	bl	8003fe8 <AT_ExecuteCommand>
      if(ret == ES_WIFI_STATUS_OK)
 80043b0:	4606      	mov	r6, r0
 80043b2:	2800      	cmp	r0, #0
 80043b4:	d170      	bne.n	8004498 <ES_WIFI_ReceiveData+0x130>
      { 
        sprintf((char*)Obj->CmdData,"R2=%lu\r", Timeout);
 80043b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80043b8:	493c      	ldr	r1, [pc, #240]	; (80044ac <ES_WIFI_ReceiveData+0x144>)
 80043ba:	4620      	mov	r0, r4
 80043bc:	f001 fa3e 	bl	800583c <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80043c0:	4622      	mov	r2, r4
 80043c2:	4621      	mov	r1, r4
 80043c4:	4628      	mov	r0, r5
 80043c6:	f7ff fe0f 	bl	8003fe8 <AT_ExecuteCommand>
        if(ret == ES_WIFI_STATUS_OK)
 80043ca:	4606      	mov	r6, r0
 80043cc:	b980      	cbnz	r0, 80043f0 <ES_WIFI_ReceiveData+0x88>
        {  
         sprintf((char*)Obj->CmdData,"R0=\r");
 80043ce:	4938      	ldr	r1, [pc, #224]	; (80044b0 <ES_WIFI_ReceiveData+0x148>)
 80043d0:	4620      	mov	r0, r4
 80043d2:	f001 fa57 	bl	8005884 <strcpy>
  if(Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout) > 0)
 80043d6:	4620      	mov	r0, r4
 80043d8:	f7fb fefa 	bl	80001d0 <strlen>
 80043dc:	f8d5 310c 	ldr.w	r3, [r5, #268]	; 0x10c
 80043e0:	f8d5 2754 	ldr.w	r2, [r5, #1876]	; 0x754
 80043e4:	b281      	uxth	r1, r0
 80043e6:	4620      	mov	r0, r4
 80043e8:	4798      	blx	r3
 80043ea:	2800      	cmp	r0, #0
 80043ec:	dc03      	bgt.n	80043f6 <ES_WIFI_ReceiveData+0x8e>
  return ES_WIFI_STATUS_IO_ERROR;
 80043ee:	2604      	movs	r6, #4
        *Receivedlen = 0;
      }
    }
  }
  return ret;
}
 80043f0:	4630      	mov	r0, r6
 80043f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if(Obj->fops.IO_Receive(Obj->CmdData, 2, Obj->Timeout) == 2) /* Read Prompt */
 80043f6:	f8d5 3110 	ldr.w	r3, [r5, #272]	; 0x110
 80043fa:	f8d5 2754 	ldr.w	r2, [r5, #1876]	; 0x754
 80043fe:	2102      	movs	r1, #2
 8004400:	4620      	mov	r0, r4
 8004402:	4798      	blx	r3
 8004404:	2802      	cmp	r0, #2
 8004406:	d1f2      	bne.n	80043ee <ES_WIFI_ReceiveData+0x86>
      if (Reqlen <= AT_OK_STRING_LEN) return ReceiveShortDataLen(Obj,pdata, Reqlen ,ReadData);
 8004408:	f1b9 0f08 	cmp.w	r9, #8
 800440c:	f8d5 3110 	ldr.w	r3, [r5, #272]	; 0x110
 8004410:	d819      	bhi.n	8004446 <ES_WIFI_ReceiveData+0xde>
   len = Obj->fops.IO_Receive(Obj->CmdData, Reqlen + AT_OK_STRING_LEN , Obj->Timeout);
 8004412:	f109 0108 	add.w	r1, r9, #8
 8004416:	f8d5 2754 	ldr.w	r2, [r5, #1876]	; 0x754
 800441a:	b289      	uxth	r1, r1
 800441c:	4620      	mov	r0, r4
 800441e:	4798      	blx	r3
 8004420:	b280      	uxth	r0, r0
   if (len >= AT_OK_STRING_LEN) 
 8004422:	2807      	cmp	r0, #7
 8004424:	d9e3      	bls.n	80043ee <ES_WIFI_ReceiveData+0x86>
     if(strstr((char *)Obj->CmdData + len - AT_OK_STRING_LEN, AT_OK_STRING))
 8004426:	f1a0 0508 	sub.w	r5, r0, #8
 800442a:	4922      	ldr	r1, [pc, #136]	; (80044b4 <ES_WIFI_ReceiveData+0x14c>)
 800442c:	1960      	adds	r0, r4, r5
 800442e:	f001 fa46 	bl	80058be <strstr>
 8004432:	2800      	cmp	r0, #0
 8004434:	d0db      	beq.n	80043ee <ES_WIFI_ReceiveData+0x86>
       *ReadData = len - AT_OK_STRING_LEN;
 8004436:	b2aa      	uxth	r2, r5
 8004438:	f8a8 2000 	strh.w	r2, [r8]
       memcpy(pdata, Obj->CmdData, *ReadData);
 800443c:	4621      	mov	r1, r4
 800443e:	4638      	mov	r0, r7
 8004440:	f001 f96c 	bl	800571c <memcpy>
 8004444:	e7d4      	b.n	80043f0 <ES_WIFI_ReceiveData+0x88>
  len = Obj->fops.IO_Receive((uint8_t *)pdata, Reqlen, Obj->Timeout);
 8004446:	f8d5 2754 	ldr.w	r2, [r5, #1876]	; 0x754
 800444a:	4649      	mov	r1, r9
 800444c:	4638      	mov	r0, r7
 800444e:	4798      	blx	r3
 8004450:	b280      	uxth	r0, r0
  if (len >= AT_OK_STRING_LEN)  
 8004452:	2807      	cmp	r0, #7
 8004454:	d9cb      	bls.n	80043ee <ES_WIFI_ReceiveData+0x86>
    if(strstr((char *)pdata + len - AT_OK_STRING_LEN, AT_OK_STRING))
 8004456:	f1a0 0908 	sub.w	r9, r0, #8
 800445a:	444f      	add	r7, r9
 800445c:	4915      	ldr	r1, [pc, #84]	; (80044b4 <ES_WIFI_ReceiveData+0x14c>)
 800445e:	4638      	mov	r0, r7
 8004460:	f001 fa2d 	bl	80058be <strstr>
 8004464:	b110      	cbz	r0, 800446c <ES_WIFI_ReceiveData+0x104>
        *ReadData = len + rlen - AT_OK_STRING_LEN;
 8004466:	f8a8 9000 	strh.w	r9, [r8]
 800446a:	e7c1      	b.n	80043f0 <ES_WIFI_ReceiveData+0x88>
      memcpy(Obj->CmdData, pdata + len - AT_OK_STRING_LEN, AT_OK_STRING_LEN);
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	f8c5 3114 	str.w	r3, [r5, #276]	; 0x114
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6063      	str	r3, [r4, #4]
      rlen = Obj->fops.IO_Receive(Obj->CmdData + AT_OK_STRING_LEN, AT_OK_STRING_LEN, Obj->Timeout);
 8004476:	f8d5 3110 	ldr.w	r3, [r5, #272]	; 0x110
 800447a:	f8d5 2754 	ldr.w	r2, [r5, #1876]	; 0x754
 800447e:	2108      	movs	r1, #8
 8004480:	f505 708e 	add.w	r0, r5, #284	; 0x11c
 8004484:	4798      	blx	r3
 8004486:	b285      	uxth	r5, r0
      if(strstr((char *) Obj->CmdData + rlen, AT_OK_STRING))
 8004488:	490a      	ldr	r1, [pc, #40]	; (80044b4 <ES_WIFI_ReceiveData+0x14c>)
 800448a:	1960      	adds	r0, r4, r5
 800448c:	f001 fa17 	bl	80058be <strstr>
 8004490:	2800      	cmp	r0, #0
 8004492:	d0ac      	beq.n	80043ee <ES_WIFI_ReceiveData+0x86>
        *ReadData = len + rlen - AT_OK_STRING_LEN;
 8004494:	44a9      	add	r9, r5
 8004496:	e7e6      	b.n	8004466 <ES_WIFI_ReceiveData+0xfe>
        *Receivedlen = 0;
 8004498:	f8a8 a000 	strh.w	sl, [r8]
 800449c:	e7a8      	b.n	80043f0 <ES_WIFI_ReceiveData+0x88>
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;  
 800449e:	2602      	movs	r6, #2
 80044a0:	e7a6      	b.n	80043f0 <ES_WIFI_ReceiveData+0x88>
 80044a2:	bf00      	nop
 80044a4:	08006b9b 	.word	0x08006b9b
 80044a8:	08006b87 	.word	0x08006b87
 80044ac:	08006b8e 	.word	0x08006b8e
 80044b0:	08006b96 	.word	0x08006b96
 80044b4:	08006b52 	.word	0x08006b52

080044b8 <SPI_WIFI_MspInit>:
void SPI_WIFI_MspInit(SPI_HandleTypeDef* hspi)
{
  
  GPIO_InitTypeDef GPIO_Init;
  
  __HAL_RCC_SPI3_CLK_ENABLE();
 80044b8:	4b44      	ldr	r3, [pc, #272]	; (80045cc <SPI_WIFI_MspInit+0x114>)
{
 80044ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_RCC_SPI3_CLK_ENABLE();
 80044be:	6d9a      	ldr	r2, [r3, #88]	; 0x58
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOE_CLK_ENABLE();
  
  /* configure Wake up pin */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET ); 
 80044c0:	4e43      	ldr	r6, [pc, #268]	; (80045d0 <SPI_WIFI_MspInit+0x118>)
  /* configure Data ready pin */
  GPIO_Init.Pin       = GPIO_PIN_1;
  GPIO_Init.Mode      = GPIO_MODE_IT_RISING;
  GPIO_Init.Pull      = GPIO_NOPULL;
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 80044c2:	4f44      	ldr	r7, [pc, #272]	; (80045d4 <SPI_WIFI_MspInit+0x11c>)
  __HAL_RCC_SPI3_CLK_ENABLE();
 80044c4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80044c8:	659a      	str	r2, [r3, #88]	; 0x58
 80044ca:	6d9a      	ldr	r2, [r3, #88]	; 0x58
{
 80044cc:	b08a      	sub	sp, #40	; 0x28
  __HAL_RCC_SPI3_CLK_ENABLE();
 80044ce:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 80044d2:	9201      	str	r2, [sp, #4]
 80044d4:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80044d6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80044d8:	f042 0202 	orr.w	r2, r2, #2
 80044dc:	64da      	str	r2, [r3, #76]	; 0x4c
 80044de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80044e0:	f002 0202 	and.w	r2, r2, #2
 80044e4:	9202      	str	r2, [sp, #8]
 80044e6:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80044e8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80044ea:	f042 0204 	orr.w	r2, r2, #4
 80044ee:	64da      	str	r2, [r3, #76]	; 0x4c
 80044f0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80044f2:	f002 0204 	and.w	r2, r2, #4
 80044f6:	9203      	str	r2, [sp, #12]
 80044f8:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80044fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80044fc:	f042 0210 	orr.w	r2, r2, #16
 8004500:	64da      	str	r2, [r3, #76]	; 0x4c
 8004502:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004504:	f003 0310 	and.w	r3, r3, #16
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET ); 
 8004508:	2200      	movs	r2, #0
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800450a:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET ); 
 800450c:	4630      	mov	r0, r6
 800450e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8004512:	2401      	movs	r4, #1
  GPIO_Init.Pull      = GPIO_NOPULL;
 8004514:	2500      	movs	r5, #0
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004516:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET ); 
 8004518:	f7fc faf6 	bl	8000b08 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       = GPIO_PIN_13;
 800451c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(GPIOB, &GPIO_Init );
 8004520:	a905      	add	r1, sp, #20
 8004522:	4630      	mov	r0, r6
  GPIO_Init.Pin       = GPIO_PIN_13;
 8004524:	9305      	str	r3, [sp, #20]
  GPIO_Init.Pin       = GPIO_PIN_1;
 8004526:	2602      	movs	r6, #2
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8004528:	9406      	str	r4, [sp, #24]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800452a:	9507      	str	r5, [sp, #28]
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 800452c:	9508      	str	r5, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_Init );
 800452e:	f7fc f96f 	bl	8000810 <HAL_GPIO_Init>
  GPIO_Init.Mode      = GPIO_MODE_IT_RISING;
 8004532:	4b29      	ldr	r3, [pc, #164]	; (80045d8 <SPI_WIFI_MspInit+0x120>)
 8004534:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8004536:	a905      	add	r1, sp, #20
 8004538:	4638      	mov	r0, r7
  GPIO_Init.Pin       = GPIO_PIN_1;
 800453a:	9605      	str	r6, [sp, #20]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800453c:	9507      	str	r5, [sp, #28]
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 800453e:	9508      	str	r5, [sp, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8004540:	f7fc f966 	bl	8000810 <HAL_GPIO_Init>

  /* configure Reset pin */
  GPIO_Init.Pin       = GPIO_PIN_8;
 8004544:	f44f 7380 	mov.w	r3, #256	; 0x100
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
  GPIO_Init.Pull      = GPIO_NOPULL;
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
  GPIO_Init.Alternate = 0;
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8004548:	a905      	add	r1, sp, #20
 800454a:	4638      	mov	r0, r7
  GPIO_Init.Pin       = GPIO_PIN_8;
 800454c:	9305      	str	r3, [sp, #20]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 800454e:	9406      	str	r4, [sp, #24]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8004550:	9507      	str	r5, [sp, #28]
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8004552:	9508      	str	r5, [sp, #32]
  GPIO_Init.Alternate = 0;
 8004554:	9509      	str	r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8004556:	f7fc f95b 	bl	8000810 <HAL_GPIO_Init>
  
  /* configure SPI NSS pin pin */
  HAL_GPIO_WritePin( GPIOE, GPIO_PIN_0, GPIO_PIN_SET ); 
 800455a:	4622      	mov	r2, r4
 800455c:	4621      	mov	r1, r4
 800455e:	4638      	mov	r0, r7
 8004560:	f7fc fad2 	bl	8000b08 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       = GPIO_PIN_0;
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
  GPIO_Init.Pull      = GPIO_NOPULL;
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
  HAL_GPIO_Init( GPIOE, &GPIO_Init );
 8004564:	a905      	add	r1, sp, #20
 8004566:	4638      	mov	r0, r7
  GPIO_Init.Pin       = GPIO_PIN_10;
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
  GPIO_Init.Pull      = GPIO_NOPULL;
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 8004568:	f5a7 6700 	sub.w	r7, r7, #2048	; 0x800
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 800456c:	f04f 0806 	mov.w	r8, #6
  GPIO_Init.Pin       = GPIO_PIN_0;
 8004570:	9405      	str	r4, [sp, #20]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8004572:	9406      	str	r4, [sp, #24]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8004574:	9507      	str	r5, [sp, #28]
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8004576:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init( GPIOE, &GPIO_Init );
 8004578:	f7fc f94a 	bl	8000810 <HAL_GPIO_Init>
  GPIO_Init.Pin       = GPIO_PIN_10;
 800457c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 8004580:	a905      	add	r1, sp, #20
 8004582:	4638      	mov	r0, r7
  GPIO_Init.Pin       = GPIO_PIN_10;
 8004584:	9305      	str	r3, [sp, #20]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8004586:	9606      	str	r6, [sp, #24]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8004588:	9507      	str	r5, [sp, #28]
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 800458a:	9408      	str	r4, [sp, #32]
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 800458c:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 8004590:	f7fc f93e 	bl	8000810 <HAL_GPIO_Init>
  
  /* configure SPI MOSI pin */
  GPIO_Init.Pin       = GPIO_PIN_12;
 8004594:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
  GPIO_Init.Pull      = GPIO_NOPULL;
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 8004598:	a905      	add	r1, sp, #20
 800459a:	4638      	mov	r0, r7
  GPIO_Init.Pin       = GPIO_PIN_12;
 800459c:	9305      	str	r3, [sp, #20]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 800459e:	9606      	str	r6, [sp, #24]
  GPIO_Init.Pull      = GPIO_NOPULL;
 80045a0:	9507      	str	r5, [sp, #28]
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 80045a2:	9408      	str	r4, [sp, #32]
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 80045a4:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 80045a8:	f7fc f932 	bl	8000810 <HAL_GPIO_Init>
  
  /* configure SPI MISO pin */
  GPIO_Init.Pin       = GPIO_PIN_11;
 80045ac:	f44f 6300 	mov.w	r3, #2048	; 0x800
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
  GPIO_Init.Pull      = GPIO_PULLUP;
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 80045b0:	a905      	add	r1, sp, #20
 80045b2:	4638      	mov	r0, r7
  GPIO_Init.Pin       = GPIO_PIN_11;
 80045b4:	9305      	str	r3, [sp, #20]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 80045b6:	9606      	str	r6, [sp, #24]
  GPIO_Init.Pull      = GPIO_PULLUP;
 80045b8:	9407      	str	r4, [sp, #28]
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 80045ba:	9408      	str	r4, [sp, #32]
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 80045bc:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 80045c0:	f7fc f926 	bl	8000810 <HAL_GPIO_Init>
}
 80045c4:	b00a      	add	sp, #40	; 0x28
 80045c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80045ca:	bf00      	nop
 80045cc:	40021000 	.word	0x40021000
 80045d0:	48000400 	.word	0x48000400
 80045d4:	48001000 	.word	0x48001000
 80045d8:	10110000 	.word	0x10110000

080045dc <SPI_WIFI_Init>:
  * @brief  Initialize the SPI3
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_Init(void)
{
 80045dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tickstart = HAL_GetTick();
 80045de:	f7fb ffef 	bl	80005c0 <HAL_GetTick>
  uint8_t Prompt[6];
  uint8_t count = 0;
  HAL_StatusTypeDef  Status;
  
  hspi.Instance               = SPI3;
 80045e2:	4c41      	ldr	r4, [pc, #260]	; (80046e8 <SPI_WIFI_Init+0x10c>)
 80045e4:	4b41      	ldr	r3, [pc, #260]	; (80046ec <SPI_WIFI_Init+0x110>)
 80045e6:	6023      	str	r3, [r4, #0]
  uint32_t tickstart = HAL_GetTick();
 80045e8:	4606      	mov	r6, r0
  SPI_WIFI_MspInit(&hspi);
 80045ea:	4620      	mov	r0, r4
 80045ec:	f7ff ff64 	bl	80044b8 <SPI_WIFI_MspInit>
  
  hspi.Init.Mode              = SPI_MODE_MASTER;
  hspi.Init.Direction         = SPI_DIRECTION_2LINES;
  hspi.Init.DataSize          = SPI_DATASIZE_16BIT;
 80045f0:	f44f 6270 	mov.w	r2, #3840	; 0xf00
  hspi.Init.Mode              = SPI_MODE_MASTER;
 80045f4:	f44f 7382 	mov.w	r3, #260	; 0x104
  hspi.Init.DataSize          = SPI_DATASIZE_16BIT;
 80045f8:	60e2      	str	r2, [r4, #12]
  hspi.Init.CLKPolarity       = SPI_POLARITY_LOW;
  hspi.Init.CLKPhase          = SPI_PHASE_1EDGE;
  hspi.Init.NSS               = SPI_NSS_SOFT;
 80045fa:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi.Init.Mode              = SPI_MODE_MASTER;
 80045fe:	6063      	str	r3, [r4, #4]
  hspi.Init.NSS               = SPI_NSS_SOFT;
 8004600:	61a2      	str	r2, [r4, #24]
  hspi.Init.Direction         = SPI_DIRECTION_2LINES;
 8004602:	2300      	movs	r3, #0
  hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;  /* 80/8= 10MHz (Inventek WIFI module supportes up to 20MHz)*/
 8004604:	2210      	movs	r2, #16
  hspi.Init.FirstBit          = SPI_FIRSTBIT_MSB;
  hspi.Init.TIMode            = SPI_TIMODE_DISABLE;
  hspi.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
  hspi.Init.CRCPolynomial     = 0;
  
  if(HAL_SPI_Init( &hspi ) != HAL_OK)
 8004606:	4620      	mov	r0, r4
  hspi.Init.Direction         = SPI_DIRECTION_2LINES;
 8004608:	60a3      	str	r3, [r4, #8]
  hspi.Init.CLKPolarity       = SPI_POLARITY_LOW;
 800460a:	6123      	str	r3, [r4, #16]
  hspi.Init.CLKPhase          = SPI_PHASE_1EDGE;
 800460c:	6163      	str	r3, [r4, #20]
  hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;  /* 80/8= 10MHz (Inventek WIFI module supportes up to 20MHz)*/
 800460e:	61e2      	str	r2, [r4, #28]
  hspi.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 8004610:	6223      	str	r3, [r4, #32]
  hspi.Init.TIMode            = SPI_TIMODE_DISABLE;
 8004612:	6263      	str	r3, [r4, #36]	; 0x24
  hspi.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 8004614:	62a3      	str	r3, [r4, #40]	; 0x28
  hspi.Init.CRCPolynomial     = 0;
 8004616:	62e3      	str	r3, [r4, #44]	; 0x2c
  if(HAL_SPI_Init( &hspi ) != HAL_OK)
 8004618:	f7fd fbcd 	bl	8001db6 <HAL_SPI_Init>
 800461c:	4605      	mov	r5, r0
 800461e:	2800      	cmp	r0, #0
 8004620:	d15c      	bne.n	80046dc <SPI_WIFI_Init+0x100>
  {
    return -1;
  }
  
  WIFI_RESET_MODULE();
 8004622:	4602      	mov	r2, r0
 8004624:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004628:	4831      	ldr	r0, [pc, #196]	; (80046f0 <SPI_WIFI_Init+0x114>)
 800462a:	f7fc fa6d 	bl	8000b08 <HAL_GPIO_WritePin>
 800462e:	200a      	movs	r0, #10
 8004630:	f7fb ffcc 	bl	80005cc <HAL_Delay>
 8004634:	2201      	movs	r2, #1
 8004636:	f44f 7180 	mov.w	r1, #256	; 0x100
 800463a:	482d      	ldr	r0, [pc, #180]	; (80046f0 <SPI_WIFI_Init+0x114>)
 800463c:	f7fc fa64 	bl	8000b08 <HAL_GPIO_WritePin>
 8004640:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004644:	f7fb ffc2 	bl	80005cc <HAL_Delay>
  
  WIFI_ENABLE_NSS(); 
 8004648:	4829      	ldr	r0, [pc, #164]	; (80046f0 <SPI_WIFI_Init+0x114>)
 800464a:	462a      	mov	r2, r5
 800464c:	2101      	movs	r1, #1
 800464e:	f7fc fa5b 	bl	8000b08 <HAL_GPIO_WritePin>
 8004652:	200a      	movs	r0, #10
 8004654:	f7fb ffba 	bl	80005cc <HAL_Delay>
  
  while (WIFI_IS_CMDDATA_READY())
 8004658:	2102      	movs	r1, #2
 800465a:	4825      	ldr	r0, [pc, #148]	; (80046f0 <SPI_WIFI_Init+0x114>)
 800465c:	f7fc fa4e 	bl	8000afc <HAL_GPIO_ReadPin>
 8004660:	2801      	cmp	r0, #1
 8004662:	4602      	mov	r2, r0
 8004664:	d022      	beq.n	80046ac <SPI_WIFI_Init+0xd0>
      WIFI_DISABLE_NSS(); 
      return -1;
    }    
  }
  
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 8004666:	f89d 3000 	ldrb.w	r3, [sp]
 800466a:	2b15      	cmp	r3, #21
 800466c:	d12e      	bne.n	80046cc <SPI_WIFI_Init+0xf0>
 800466e:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8004672:	2b15      	cmp	r3, #21
 8004674:	d12a      	bne.n	80046cc <SPI_WIFI_Init+0xf0>
 8004676:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800467a:	2b0d      	cmp	r3, #13
 800467c:	d126      	bne.n	80046cc <SPI_WIFI_Init+0xf0>
 800467e:	f89d 4003 	ldrb.w	r4, [sp, #3]
 8004682:	2c0a      	cmp	r4, #10
 8004684:	d122      	bne.n	80046cc <SPI_WIFI_Init+0xf0>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 8004686:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800468a:	2b3e      	cmp	r3, #62	; 0x3e
 800468c:	d11e      	bne.n	80046cc <SPI_WIFI_Init+0xf0>
 800468e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8004692:	2b20      	cmp	r3, #32
 8004694:	d11a      	bne.n	80046cc <SPI_WIFI_Init+0xf0>
  {
    WIFI_DISABLE_NSS(); 
    return -1;
  }    
   
  WIFI_DISABLE_NSS(); 
 8004696:	2201      	movs	r2, #1
 8004698:	4611      	mov	r1, r2
 800469a:	4815      	ldr	r0, [pc, #84]	; (80046f0 <SPI_WIFI_Init+0x114>)
 800469c:	f7fc fa34 	bl	8000b08 <HAL_GPIO_WritePin>
 80046a0:	4620      	mov	r0, r4
 80046a2:	f7fb ff93 	bl	80005cc <HAL_Delay>
  return 0;
 80046a6:	2000      	movs	r0, #0
}
 80046a8:	b003      	add	sp, #12
 80046aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    Status = HAL_SPI_Receive(&hspi , &Prompt[count], 1, 0xFFFF);  
 80046ac:	eb0d 0105 	add.w	r1, sp, r5
 80046b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80046b4:	4620      	mov	r0, r4
 80046b6:	f7fd fdc7 	bl	8002248 <HAL_SPI_Receive>
 80046ba:	4607      	mov	r7, r0
    if(((HAL_GetTick() - tickstart ) > 0xFFFF) || (Status != HAL_OK))
 80046bc:	f7fb ff80 	bl	80005c0 <HAL_GetTick>
 80046c0:	1b80      	subs	r0, r0, r6
    count += 2;
 80046c2:	3502      	adds	r5, #2
    if(((HAL_GetTick() - tickstart ) > 0xFFFF) || (Status != HAL_OK))
 80046c4:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
    count += 2;
 80046c8:	b2ed      	uxtb	r5, r5
    if(((HAL_GetTick() - tickstart ) > 0xFFFF) || (Status != HAL_OK))
 80046ca:	d30a      	bcc.n	80046e2 <SPI_WIFI_Init+0x106>
      WIFI_DISABLE_NSS(); 
 80046cc:	2201      	movs	r2, #1
 80046ce:	4808      	ldr	r0, [pc, #32]	; (80046f0 <SPI_WIFI_Init+0x114>)
 80046d0:	4611      	mov	r1, r2
 80046d2:	f7fc fa19 	bl	8000b08 <HAL_GPIO_WritePin>
 80046d6:	200a      	movs	r0, #10
 80046d8:	f7fb ff78 	bl	80005cc <HAL_Delay>
    return -1;
 80046dc:	f04f 30ff 	mov.w	r0, #4294967295
 80046e0:	e7e2      	b.n	80046a8 <SPI_WIFI_Init+0xcc>
    if(((HAL_GetTick() - tickstart ) > 0xFFFF) || (Status != HAL_OK))
 80046e2:	2f00      	cmp	r7, #0
 80046e4:	d0b8      	beq.n	8004658 <SPI_WIFI_Init+0x7c>
 80046e6:	e7f1      	b.n	80046cc <SPI_WIFI_Init+0xf0>
 80046e8:	20000dcc 	.word	0x20000dcc
 80046ec:	40003c00 	.word	0x40003c00
 80046f0:	48001000 	.word	0x48001000

080046f4 <SPI_WIFI_DeInit>:
  * @brief  DeInitialize the SPI
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_DeInit(void)
{
 80046f4:	b508      	push	{r3, lr}
  HAL_SPI_DeInit( &hspi );
 80046f6:	4802      	ldr	r0, [pc, #8]	; (8004700 <SPI_WIFI_DeInit+0xc>)
 80046f8:	f7fd fbae 	bl	8001e58 <HAL_SPI_DeInit>
  return 0;
}
 80046fc:	2000      	movs	r0, #0
 80046fe:	bd08      	pop	{r3, pc}
 8004700:	20000dcc 	.word	0x20000dcc

08004704 <SPI_WIFI_ReceiveData>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of received data (payload)
  */
int16_t SPI_WIFI_ReceiveData(uint8_t *pData, uint16_t len, uint32_t timeout)
{
 8004704:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004708:	468a      	mov	sl, r1
 800470a:	4616      	mov	r6, r2
 800470c:	4680      	mov	r8, r0
  uint32_t tickstart = HAL_GetTick();
 800470e:	f7fb ff57 	bl	80005c0 <HAL_GetTick>
 8004712:	4681      	mov	r9, r0
  int16_t length = 0;
  uint8_t tmp[2];
  
  HAL_SPIEx_FlushRxFifo(&hspi);
 8004714:	4837      	ldr	r0, [pc, #220]	; (80047f4 <SPI_WIFI_ReceiveData+0xf0>)
  
  WIFI_DISABLE_NSS(); 
  
  while (!WIFI_IS_CMDDATA_READY())
 8004716:	4c38      	ldr	r4, [pc, #224]	; (80047f8 <SPI_WIFI_ReceiveData+0xf4>)
  HAL_SPIEx_FlushRxFifo(&hspi);
 8004718:	f7fd fe41 	bl	800239e <HAL_SPIEx_FlushRxFifo>
  WIFI_DISABLE_NSS(); 
 800471c:	2201      	movs	r2, #1
 800471e:	4611      	mov	r1, r2
 8004720:	4835      	ldr	r0, [pc, #212]	; (80047f8 <SPI_WIFI_ReceiveData+0xf4>)
 8004722:	f7fc f9f1 	bl	8000b08 <HAL_GPIO_WritePin>
 8004726:	200a      	movs	r0, #10
 8004728:	f7fb ff50 	bl	80005cc <HAL_Delay>
  while (!WIFI_IS_CMDDATA_READY())
 800472c:	2102      	movs	r1, #2
 800472e:	4620      	mov	r0, r4
 8004730:	f7fc f9e4 	bl	8000afc <HAL_GPIO_ReadPin>
 8004734:	2801      	cmp	r0, #1
 8004736:	4601      	mov	r1, r0
 8004738:	d141      	bne.n	80047be <SPI_WIFI_ReceiveData+0xba>
    {
      return -1;
    }
  }
  
  WIFI_ENABLE_NSS(); 
 800473a:	2200      	movs	r2, #0
 800473c:	482e      	ldr	r0, [pc, #184]	; (80047f8 <SPI_WIFI_ReceiveData+0xf4>)
  
  while (WIFI_IS_CMDDATA_READY())
 800473e:	4f2e      	ldr	r7, [pc, #184]	; (80047f8 <SPI_WIFI_ReceiveData+0xf4>)
  WIFI_ENABLE_NSS(); 
 8004740:	f7fc f9e2 	bl	8000b08 <HAL_GPIO_WritePin>
 8004744:	200a      	movs	r0, #10
 8004746:	f7fb ff41 	bl	80005cc <HAL_Delay>
  while (WIFI_IS_CMDDATA_READY())
 800474a:	4644      	mov	r4, r8
 800474c:	2102      	movs	r1, #2
 800474e:	4638      	mov	r0, r7
 8004750:	f7fc f9d4 	bl	8000afc <HAL_GPIO_ReadPin>
 8004754:	eba4 0508 	sub.w	r5, r4, r8
 8004758:	b2ad      	uxth	r5, r5
 800475a:	2801      	cmp	r0, #1
 800475c:	fa0f fb85 	sxth.w	fp, r5
 8004760:	d121      	bne.n	80047a6 <SPI_WIFI_ReceiveData+0xa2>
  {
    if((length < len) || (!len))
 8004762:	45d3      	cmp	fp, sl
 8004764:	db02      	blt.n	800476c <SPI_WIFI_ReceiveData+0x68>
 8004766:	f1ba 0f00 	cmp.w	sl, #0
 800476a:	d11c      	bne.n	80047a6 <SPI_WIFI_ReceiveData+0xa2>
    {
      HAL_SPI_Receive(&hspi, tmp, 1, timeout) ;	   
 800476c:	4633      	mov	r3, r6
 800476e:	2201      	movs	r2, #1
 8004770:	a901      	add	r1, sp, #4
 8004772:	4820      	ldr	r0, [pc, #128]	; (80047f4 <SPI_WIFI_ReceiveData+0xf0>)
 8004774:	f7fd fd68 	bl	8002248 <HAL_SPI_Receive>
      /* let some time to hardware to change CMDDATA signal */
      if(tmp[1] == 0x15)
 8004778:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800477c:	2b15      	cmp	r3, #21
 800477e:	d102      	bne.n	8004786 <SPI_WIFI_ReceiveData+0x82>
  * @param  Delay in ms
  * @retval None
  */
void SPI_WIFI_Delay(uint32_t Delay)
{
  HAL_Delay(Delay);
 8004780:	2001      	movs	r0, #1
 8004782:	f7fb ff23 	bl	80005cc <HAL_Delay>
      if(!WIFI_IS_CMDDATA_READY())
 8004786:	2102      	movs	r1, #2
 8004788:	4638      	mov	r0, r7
 800478a:	f7fc f9b7 	bl	8000afc <HAL_GPIO_ReadPin>
 800478e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8004792:	f89d 3005 	ldrb.w	r3, [sp, #5]
          pData[0] = tmp[0];
 8004796:	7022      	strb	r2, [r4, #0]
      if(!WIFI_IS_CMDDATA_READY())
 8004798:	2801      	cmp	r0, #1
 800479a:	d019      	beq.n	80047d0 <SPI_WIFI_ReceiveData+0xcc>
        if(tmp[1] == 0x15)
 800479c:	2b15      	cmp	r3, #21
 800479e:	d117      	bne.n	80047d0 <SPI_WIFI_ReceiveData+0xcc>
          length++;
 80047a0:	3501      	adds	r5, #1
 80047a2:	fa0f fb85 	sxth.w	fp, r5
  WIFI_DISABLE_NSS(); 
 80047a6:	2201      	movs	r2, #1
 80047a8:	4813      	ldr	r0, [pc, #76]	; (80047f8 <SPI_WIFI_ReceiveData+0xf4>)
 80047aa:	4611      	mov	r1, r2
 80047ac:	f7fc f9ac 	bl	8000b08 <HAL_GPIO_WritePin>
 80047b0:	200a      	movs	r0, #10
 80047b2:	f7fb ff0b 	bl	80005cc <HAL_Delay>
}
 80047b6:	4658      	mov	r0, fp
 80047b8:	b003      	add	sp, #12
 80047ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if((HAL_GetTick() - tickstart ) > timeout)
 80047be:	f7fb feff 	bl	80005c0 <HAL_GetTick>
 80047c2:	eba0 0009 	sub.w	r0, r0, r9
 80047c6:	42b0      	cmp	r0, r6
 80047c8:	d9b0      	bls.n	800472c <SPI_WIFI_ReceiveData+0x28>
      return -1;
 80047ca:	f04f 3bff 	mov.w	fp, #4294967295
 80047ce:	e7f2      	b.n	80047b6 <SPI_WIFI_ReceiveData+0xb2>
      pData[1] = tmp[1];
 80047d0:	7063      	strb	r3, [r4, #1]
      if((HAL_GetTick() - tickstart ) > timeout)
 80047d2:	f7fb fef5 	bl	80005c0 <HAL_GetTick>
 80047d6:	eba0 0009 	sub.w	r0, r0, r9
 80047da:	4286      	cmp	r6, r0
      pData  += 2;
 80047dc:	f104 0402 	add.w	r4, r4, #2
      if((HAL_GetTick() - tickstart ) > timeout)
 80047e0:	d2b4      	bcs.n	800474c <SPI_WIFI_ReceiveData+0x48>
        WIFI_DISABLE_NSS(); 
 80047e2:	2201      	movs	r2, #1
 80047e4:	4611      	mov	r1, r2
 80047e6:	4804      	ldr	r0, [pc, #16]	; (80047f8 <SPI_WIFI_ReceiveData+0xf4>)
 80047e8:	f7fc f98e 	bl	8000b08 <HAL_GPIO_WritePin>
 80047ec:	200a      	movs	r0, #10
 80047ee:	f7fb feed 	bl	80005cc <HAL_Delay>
 80047f2:	e7ea      	b.n	80047ca <SPI_WIFI_ReceiveData+0xc6>
 80047f4:	20000dcc 	.word	0x20000dcc
 80047f8:	48001000 	.word	0x48001000

080047fc <SPI_WIFI_SendData>:
{
 80047fc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8004800:	4605      	mov	r5, r0
 8004802:	460c      	mov	r4, r1
 8004804:	4616      	mov	r6, r2
  uint32_t tickstart = HAL_GetTick();
 8004806:	f7fb fedb 	bl	80005c0 <HAL_GetTick>
  while (!WIFI_IS_CMDDATA_READY())
 800480a:	4f1f      	ldr	r7, [pc, #124]	; (8004888 <SPI_WIFI_SendData+0x8c>)
  uint32_t tickstart = HAL_GetTick();
 800480c:	4680      	mov	r8, r0
  while (!WIFI_IS_CMDDATA_READY())
 800480e:	2102      	movs	r1, #2
 8004810:	4638      	mov	r0, r7
 8004812:	f7fc f973 	bl	8000afc <HAL_GPIO_ReadPin>
 8004816:	2801      	cmp	r0, #1
 8004818:	4601      	mov	r1, r0
 800481a:	d122      	bne.n	8004862 <SPI_WIFI_SendData+0x66>
  WIFI_ENABLE_NSS(); 
 800481c:	2200      	movs	r2, #0
 800481e:	481a      	ldr	r0, [pc, #104]	; (8004888 <SPI_WIFI_SendData+0x8c>)
 8004820:	f7fc f972 	bl	8000b08 <HAL_GPIO_WritePin>
 8004824:	200a      	movs	r0, #10
 8004826:	f7fb fed1 	bl	80005cc <HAL_Delay>
  if (len > 1)
 800482a:	2c01      	cmp	r4, #1
 800482c:	d906      	bls.n	800483c <SPI_WIFI_SendData+0x40>
   if( HAL_SPI_Transmit(&hspi, (uint8_t *)pdata , len/2, timeout) != HAL_OK)
 800482e:	4633      	mov	r3, r6
 8004830:	0862      	lsrs	r2, r4, #1
 8004832:	4629      	mov	r1, r5
 8004834:	4815      	ldr	r0, [pc, #84]	; (800488c <SPI_WIFI_SendData+0x90>)
 8004836:	f7fd fb25 	bl	8001e84 <HAL_SPI_Transmit>
 800483a:	b9c0      	cbnz	r0, 800486e <SPI_WIFI_SendData+0x72>
  if ( len & 1)
 800483c:	07e3      	lsls	r3, r4, #31
 800483e:	d50e      	bpl.n	800485e <SPI_WIFI_SendData+0x62>
    Padding[0] = pdata[len-1];
 8004840:	4425      	add	r5, r4
    if( HAL_SPI_Transmit(&hspi, Padding, 1, timeout) != HAL_OK)
 8004842:	2201      	movs	r2, #1
    Padding[0] = pdata[len-1];
 8004844:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004848:	f88d 3004 	strb.w	r3, [sp, #4]
    Padding[1] = '\n';
 800484c:	230a      	movs	r3, #10
 800484e:	f88d 3005 	strb.w	r3, [sp, #5]
    if( HAL_SPI_Transmit(&hspi, Padding, 1, timeout) != HAL_OK)
 8004852:	a901      	add	r1, sp, #4
 8004854:	4633      	mov	r3, r6
 8004856:	480d      	ldr	r0, [pc, #52]	; (800488c <SPI_WIFI_SendData+0x90>)
 8004858:	f7fd fb14 	bl	8001e84 <HAL_SPI_Transmit>
 800485c:	b938      	cbnz	r0, 800486e <SPI_WIFI_SendData+0x72>
  return len;
 800485e:	b220      	sxth	r0, r4
 8004860:	e00f      	b.n	8004882 <SPI_WIFI_SendData+0x86>
    if((HAL_GetTick() - tickstart ) > timeout)
 8004862:	f7fb fead 	bl	80005c0 <HAL_GetTick>
 8004866:	eba0 0008 	sub.w	r0, r0, r8
 800486a:	42b0      	cmp	r0, r6
 800486c:	d9cf      	bls.n	800480e <SPI_WIFI_SendData+0x12>
      WIFI_DISABLE_NSS();       
 800486e:	2201      	movs	r2, #1
 8004870:	4611      	mov	r1, r2
 8004872:	4805      	ldr	r0, [pc, #20]	; (8004888 <SPI_WIFI_SendData+0x8c>)
 8004874:	f7fc f948 	bl	8000b08 <HAL_GPIO_WritePin>
 8004878:	200a      	movs	r0, #10
 800487a:	f7fb fea7 	bl	80005cc <HAL_Delay>
      return -1;
 800487e:	f04f 30ff 	mov.w	r0, #4294967295
}
 8004882:	b002      	add	sp, #8
 8004884:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004888:	48001000 	.word	0x48001000
 800488c:	20000dcc 	.word	0x20000dcc

08004890 <SPI_WIFI_Delay>:
  HAL_Delay(Delay);
 8004890:	f7fb be9c 	b.w	80005cc <HAL_Delay>

08004894 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004894:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004896:	b0b9      	sub	sp, #228	; 0xe4
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Configure LSE Drive Capability 
    */
  HAL_PWR_EnableBkUpAccess();
 8004898:	f7fc fa7e 	bl	8000d98 <HAL_PWR_EnableBkUpAccess>

  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800489c:	4a2f      	ldr	r2, [pc, #188]	; (800495c <SystemClock_Config+0xc8>)
 800489e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80048a2:	f023 0318 	bic.w	r3, r3, #24
 80048a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80048aa:	2314      	movs	r3, #20
 80048ac:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80048ae:	2300      	movs	r3, #0
 80048b0:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80048b2:	2360      	movs	r3, #96	; 0x60
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80048b4:	2401      	movs	r4, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80048b6:	2502      	movs	r5, #2
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80048b8:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
  RCC_OscInitStruct.PLL.PLLM = 1;
  RCC_OscInitStruct.PLL.PLLN = 40;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80048ba:	2707      	movs	r7, #7
  RCC_OscInitStruct.PLL.PLLN = 40;
 80048bc:	2328      	movs	r3, #40	; 0x28
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80048be:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80048c0:	9407      	str	r4, [sp, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80048c2:	940b      	str	r4, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80048c4:	950f      	str	r5, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80048c6:	9410      	str	r4, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80048c8:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80048ca:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80048cc:	9713      	str	r7, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80048ce:	9514      	str	r5, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80048d0:	9515      	str	r5, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80048d2:	f7fc fbc3 	bl	800105c <HAL_RCC_OscConfig>
 80048d6:	b100      	cbz	r0, 80048da <SystemClock_Config+0x46>
 80048d8:	e7fe      	b.n	80048d8 <SystemClock_Config+0x44>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80048da:	260f      	movs	r6, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80048dc:	2303      	movs	r3, #3
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80048de:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80048e0:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80048e2:	9004      	str	r0, [sp, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80048e4:	2104      	movs	r1, #4
 80048e6:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80048e8:	9600      	str	r6, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80048ea:	9301      	str	r3, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80048ec:	f7fc fddc 	bl	80014a8 <HAL_RCC_ClockConfig>
 80048f0:	b100      	cbz	r0, 80048f4 <SystemClock_Config+0x60>
 80048f2:	e7fe      	b.n	80048f2 <SystemClock_Config+0x5e>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART3
 80048f4:	4b1a      	ldr	r3, [pc, #104]	; (8004960 <SystemClock_Config+0xcc>)
 80048f6:	9316      	str	r3, [sp, #88]	; 0x58
                              |RCC_PERIPHCLK_USB;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
  PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 80048f8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80048fc:	9331      	str	r3, [sp, #196]	; 0xc4
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 80048fe:	2318      	movs	r3, #24
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004900:	9024      	str	r0, [sp, #144]	; 0x90
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8004902:	9026      	str	r0, [sp, #152]	; 0x98
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8004904:	902b      	str	r0, [sp, #172]	; 0xac
  PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8004906:	9036      	str	r0, [sp, #216]	; 0xd8
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8004908:	9319      	str	r3, [sp, #100]	; 0x64
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800490a:	a816      	add	r0, sp, #88	; 0x58
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 800490c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8004910:	9417      	str	r4, [sp, #92]	; 0x5c
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8004912:	9418      	str	r4, [sp, #96]	; 0x60
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8004914:	971a      	str	r7, [sp, #104]	; 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8004916:	951b      	str	r5, [sp, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8004918:	951c      	str	r5, [sp, #112]	; 0x70
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 800491a:	931d      	str	r3, [sp, #116]	; 0x74
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800491c:	f7fc ffaa 	bl	8001874 <HAL_RCCEx_PeriphCLKConfig>
 8004920:	b100      	cbz	r0, 8004924 <SystemClock_Config+0x90>
 8004922:	e7fe      	b.n	8004922 <SystemClock_Config+0x8e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the main internal regulator output voltage 
    */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8004924:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004928:	f7fc fa46 	bl	8000db8 <HAL_PWREx_ControlVoltageScaling>
 800492c:	4604      	mov	r4, r0
 800492e:	b100      	cbz	r0, 8004932 <SystemClock_Config+0x9e>
 8004930:	e7fe      	b.n	8004930 <SystemClock_Config+0x9c>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8004932:	f7fc fe4b 	bl	80015cc <HAL_RCC_GetHCLKFreq>
 8004936:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800493a:	fbb0 f0f3 	udiv	r0, r0, r3
 800493e:	f7fb fea5 	bl	800068c <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8004942:	2004      	movs	r0, #4
 8004944:	f7fb feb8 	bl	80006b8 <HAL_SYSTICK_CLKSourceConfig>

    /**Enable MSI Auto calibration 
    */
  HAL_RCCEx_EnableMSIPLLMode();
 8004948:	f7fd f97c 	bl	8001c44 <HAL_RCCEx_EnableMSIPLLMode>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 800494c:	4622      	mov	r2, r4
 800494e:	4631      	mov	r1, r6
 8004950:	f04f 30ff 	mov.w	r0, #4294967295
 8004954:	f7fb fe5a 	bl	800060c <HAL_NVIC_SetPriority>
}
 8004958:	b039      	add	sp, #228	; 0xe4
 800495a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800495c:	40021000 	.word	0x40021000
 8004960:	00012085 	.word	0x00012085

08004964 <main>:
{
 8004964:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8004968:	b091      	sub	sp, #68	; 0x44
  HAL_Init();
 800496a:	f7fb fe11 	bl	8000590 <HAL_Init>
  SystemClock_Config();
 800496e:	f7ff ff91 	bl	8004894 <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004972:	4ba9      	ldr	r3, [pc, #676]	; (8004c18 <main+0x2b4>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin, GPIO_PIN_RESET);
 8004974:	48a9      	ldr	r0, [pc, #676]	; (8004c1c <main+0x2b8>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004976:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004978:	f8df 82c4 	ldr.w	r8, [pc, #708]	; 8004c40 <main+0x2dc>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800497c:	f042 0210 	orr.w	r2, r2, #16
 8004980:	64da      	str	r2, [r3, #76]	; 0x4c
 8004982:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004984:	f002 0210 	and.w	r2, r2, #16
 8004988:	9201      	str	r2, [sp, #4]
 800498a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800498c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800498e:	f042 0204 	orr.w	r2, r2, #4
 8004992:	64da      	str	r2, [r3, #76]	; 0x4c
 8004994:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004996:	f002 0204 	and.w	r2, r2, #4
 800499a:	9202      	str	r2, [sp, #8]
 800499c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800499e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80049a0:	f042 0201 	orr.w	r2, r2, #1
 80049a4:	64da      	str	r2, [r3, #76]	; 0x4c
 80049a6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80049a8:	f002 0201 	and.w	r2, r2, #1
 80049ac:	9203      	str	r2, [sp, #12]
 80049ae:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80049b0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80049b2:	f042 0202 	orr.w	r2, r2, #2
 80049b6:	64da      	str	r2, [r3, #76]	; 0x4c
 80049b8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80049ba:	f002 0202 	and.w	r2, r2, #2
 80049be:	9204      	str	r2, [sp, #16]
 80049c0:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80049c2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80049c4:	f042 0208 	orr.w	r2, r2, #8
 80049c8:	64da      	str	r2, [r3, #76]	; 0x4c
 80049ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049cc:	f003 0308 	and.w	r3, r3, #8
 80049d0:	9305      	str	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin, GPIO_PIN_RESET);
 80049d2:	2200      	movs	r2, #0
 80049d4:	f240 1115 	movw	r1, #277	; 0x115
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80049d8:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin, GPIO_PIN_RESET);
 80049da:	f7fc f895 	bl	8000b08 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, DIR_CLK_Pin|DIR_EN_Pin|DIR_LATCH_Pin|SPBTLE_RF_RST_Pin 
 80049de:	2200      	movs	r2, #0
 80049e0:	f248 1158 	movw	r1, #33112	; 0x8158
 80049e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80049e8:	f7fc f88e 	bl	8000b08 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, DIR_SER_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin 
 80049ec:	2200      	movs	r2, #0
 80049ee:	f24f 0134 	movw	r1, #61492	; 0xf034
 80049f2:	488b      	ldr	r0, [pc, #556]	; (8004c20 <main+0x2bc>)
 80049f4:	f7fc f888 	bl	8000b08 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 80049f8:	2200      	movs	r2, #0
 80049fa:	f243 0181 	movw	r1, #12417	; 0x3081
 80049fe:	4889      	ldr	r0, [pc, #548]	; (8004c24 <main+0x2c0>)
 8004a00:	f7fc f882 	bl	8000b08 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8004a04:	2200      	movs	r2, #0
 8004a06:	f44f 7110 	mov.w	r1, #576	; 0x240
 8004a0a:	4887      	ldr	r0, [pc, #540]	; (8004c28 <main+0x2c4>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a0c:	2400      	movs	r4, #0
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8004a0e:	f7fc f87b 	bl	8000b08 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004a12:	f04f 0a01 	mov.w	sl, #1
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8004a16:	f240 1315 	movw	r3, #277	; 0x115
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004a1a:	a909      	add	r1, sp, #36	; 0x24
 8004a1c:	487f      	ldr	r0, [pc, #508]	; (8004c1c <main+0x2b8>)
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8004a1e:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004a20:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a24:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a26:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004a28:	f7fb fef2 	bl	8000810 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8004a2c:	236a      	movs	r3, #106	; 0x6a
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004a2e:	a909      	add	r1, sp, #36	; 0x24
 8004a30:	487a      	ldr	r0, [pc, #488]	; (8004c1c <main+0x2b8>)
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8004a32:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004a34:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a38:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004a3a:	f7fb fee9 	bl	8000810 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 8004a3e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004a42:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8004a44:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004a46:	4b79      	ldr	r3, [pc, #484]	; (8004c2c <main+0x2c8>)
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8004a48:	4877      	ldr	r0, [pc, #476]	; (8004c28 <main+0x2c4>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004a4a:	930a      	str	r3, [sp, #40]	; 0x28

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin 
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin 
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8004a4c:	f04f 090b 	mov.w	r9, #11
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a50:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8004a52:	f7fb fedd 	bl	8000810 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin 
 8004a56:	233f      	movs	r3, #63	; 0x3f
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004a58:	a909      	add	r1, sp, #36	; 0x24
 8004a5a:	4873      	ldr	r0, [pc, #460]	; (8004c28 <main+0x2c4>)
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin 
 8004a5c:	9309      	str	r3, [sp, #36]	; 0x24

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a5e:	2502      	movs	r5, #2
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8004a60:	2703      	movs	r7, #3
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8004a62:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8004a66:	2608      	movs	r6, #8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a68:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004a6a:	f7fb fed1 	bl	8000810 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a6e:	a909      	add	r1, sp, #36	; 0x24
 8004a70:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004a74:	f04f 0b04 	mov.w	fp, #4
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8004a78:	9709      	str	r7, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a7a:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a7c:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a7e:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8004a80:	960d      	str	r6, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a82:	f7fb fec5 	bl	8000810 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a86:	a909      	add	r1, sp, #36	; 0x24
 8004a88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004a8c:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a90:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a92:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a94:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004a96:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a9a:	f7fb feb9 	bl	8000810 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR_CLK_Pin DIR_EN_Pin DIR_LATCH_Pin SPBTLE_RF_RST_Pin 
                           ARD_D9_Pin */
  GPIO_InitStruct.Pin = DIR_CLK_Pin|DIR_EN_Pin|DIR_LATCH_Pin|SPBTLE_RF_RST_Pin 
 8004a9e:	f248 1358 	movw	r3, #33112	; 0x8158
                          |ARD_D9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004aa2:	a909      	add	r1, sp, #36	; 0x24
 8004aa4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = DIR_CLK_Pin|DIR_EN_Pin|DIR_LATCH_Pin|SPBTLE_RF_RST_Pin 
 8004aa8:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004aaa:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004aae:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ab0:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ab2:	f7fb fead 	bl	8000810 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8004ab6:	a909      	add	r1, sp, #36	; 0x24
 8004ab8:	4859      	ldr	r0, [pc, #356]	; (8004c20 <main+0x2bc>)
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8004aba:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8004abe:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ac0:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8004ac2:	f7fb fea5 	bl	8000810 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR_SER_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin 
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = DIR_SER_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin 
 8004ac6:	f24f 0334 	movw	r3, #61492	; 0xf034
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004aca:	a909      	add	r1, sp, #36	; 0x24
 8004acc:	4854      	ldr	r0, [pc, #336]	; (8004c20 <main+0x2bc>)
  GPIO_InitStruct.Pin = DIR_SER_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin 
 8004ace:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004ad0:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ad4:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ad6:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ad8:	f7fb fe9a 	bl	8000810 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin 
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin 
 8004adc:	f64c 4304 	movw	r3, #52228	; 0xcc04
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004ae0:	a909      	add	r1, sp, #36	; 0x24
 8004ae2:	4850      	ldr	r0, [pc, #320]	; (8004c24 <main+0x2c0>)
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin 
 8004ae4:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004ae6:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004aea:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004aec:	f7fb fe90 	bl	8000810 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8004af0:	f243 0381 	movw	r3, #12417	; 0x3081
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004af4:	a909      	add	r1, sp, #36	; 0x24
 8004af6:	484b      	ldr	r0, [pc, #300]	; (8004c24 <main+0x2c0>)
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8004af8:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004afa:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004afe:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b00:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004b02:	f7fb fe85 	bl	8000810 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8004b06:	f44f 7310 	mov.w	r3, #576	; 0x240
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004b0a:	a909      	add	r1, sp, #36	; 0x24
 8004b0c:	4846      	ldr	r0, [pc, #280]	; (8004c28 <main+0x2c4>)
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8004b0e:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b10:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b14:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b16:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004b18:	f7fb fe7a 	bl	8000810 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8004b1c:	f44f 73c0 	mov.w	r3, #384	; 0x180
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004b20:	a909      	add	r1, sp, #36	; 0x24
 8004b22:	4841      	ldr	r0, [pc, #260]	; (8004c28 <main+0x2c4>)
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8004b24:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004b26:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b2a:	940b      	str	r4, [sp, #44]	; 0x2c
  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004b2c:	f04f 0805 	mov.w	r8, #5
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004b30:	f7fb fe6e 	bl	8000810 <HAL_GPIO_Init>
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8004b34:	a909      	add	r1, sp, #36	; 0x24
 8004b36:	483b      	ldr	r0, [pc, #236]	; (8004c24 <main+0x2c0>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b38:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8004b3a:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b3c:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b3e:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004b40:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8004b44:	f7fb fe64 	bl	8000810 <HAL_GPIO_Init>
  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004b48:	2307      	movs	r3, #7
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8004b4a:	2278      	movs	r2, #120	; 0x78
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004b4c:	a909      	add	r1, sp, #36	; 0x24
 8004b4e:	4835      	ldr	r0, [pc, #212]	; (8004c24 <main+0x2c0>)
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004b50:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8004b52:	9209      	str	r2, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b54:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b56:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b58:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004b5a:	f7fb fe59 	bl	8000810 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b5e:	a909      	add	r1, sp, #36	; 0x24
 8004b60:	482f      	ldr	r0, [pc, #188]	; (8004c20 <main+0x2bc>)
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004b62:	9609      	str	r6, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004b64:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b66:	940b      	str	r4, [sp, #44]	; 0x2c

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8004b68:	f44f 7940 	mov.w	r9, #768	; 0x300
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b6c:	f7fb fe50 	bl	8000810 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004b70:	2212      	movs	r2, #18
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b72:	a909      	add	r1, sp, #36	; 0x24
 8004b74:	482a      	ldr	r0, [pc, #168]	; (8004c20 <main+0x2bc>)
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004b76:	920a      	str	r2, [sp, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b78:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8004b7a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004b7e:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004b82:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b86:	f7fb fe43 	bl	8000810 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8004b8a:	4622      	mov	r2, r4
 8004b8c:	4641      	mov	r1, r8
 8004b8e:	2017      	movs	r0, #23
 8004b90:	f7fb fd3c 	bl	800060c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004b94:	2017      	movs	r0, #23
 8004b96:	f7fb fd6d 	bl	8000674 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8004b9a:	4622      	mov	r2, r4
 8004b9c:	4641      	mov	r1, r8
 8004b9e:	2028      	movs	r0, #40	; 0x28
 8004ba0:	f7fb fd34 	bl	800060c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004ba4:	2028      	movs	r0, #40	; 0x28
 8004ba6:	f7fb fd65 	bl	8000674 <HAL_NVIC_EnableIRQ>
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8004baa:	4821      	ldr	r0, [pc, #132]	; (8004c30 <main+0x2cc>)
 8004bac:	4b21      	ldr	r3, [pc, #132]	; (8004c34 <main+0x2d0>)
 8004bae:	6003      	str	r3, [r0, #0]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8004bb0:	f44f 7780 	mov.w	r7, #256	; 0x100
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8004bb4:	f880 a004 	strb.w	sl, [r0, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8004bb8:	6084      	str	r4, [r0, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8004bba:	60c5      	str	r5, [r0, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8004bbc:	6104      	str	r4, [r0, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8004bbe:	6144      	str	r4, [r0, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8004bc0:	6187      	str	r7, [r0, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8004bc2:	61c4      	str	r4, [r0, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8004bc4:	f8c0 b020 	str.w	fp, [r0, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8004bc8:	6244      	str	r4, [r0, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8004bca:	f8c0 a028 	str.w	sl, [r0, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8004bce:	62c4      	str	r4, [r0, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 8004bd0:	6304      	str	r4, [r0, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8004bd2:	f7fb fda9 	bl	8000728 <HAL_DFSDM_ChannelInit>
 8004bd6:	b100      	cbz	r0, 8004bda <main+0x276>
 8004bd8:	e7fe      	b.n	8004bd8 <main+0x274>
  hi2c2.Instance = I2C2;
 8004bda:	4c17      	ldr	r4, [pc, #92]	; (8004c38 <main+0x2d4>)
  hi2c2.Init.Timing = 0x10909CEC;
 8004bdc:	4b17      	ldr	r3, [pc, #92]	; (8004c3c <main+0x2d8>)
 8004bde:	f8df 8064 	ldr.w	r8, [pc, #100]	; 8004c44 <main+0x2e0>
  hi2c2.Init.OwnAddress1 = 0;
 8004be2:	60a0      	str	r0, [r4, #8]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004be4:	6120      	str	r0, [r4, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8004be6:	6160      	str	r0, [r4, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004be8:	61a0      	str	r0, [r4, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004bea:	61e0      	str	r0, [r4, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004bec:	6220      	str	r0, [r4, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8004bee:	4620      	mov	r0, r4
  hi2c2.Init.Timing = 0x10909CEC;
 8004bf0:	e884 0108 	stmia.w	r4, {r3, r8}
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004bf4:	f8c4 a00c 	str.w	sl, [r4, #12]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8004bf8:	f7fb ff98 	bl	8000b2c <HAL_I2C_Init>
 8004bfc:	4601      	mov	r1, r0
 8004bfe:	b100      	cbz	r0, 8004c02 <main+0x29e>
 8004c00:	e7fe      	b.n	8004c00 <main+0x29c>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004c02:	4620      	mov	r0, r4
 8004c04:	f7fb ffe3 	bl	8000bce <HAL_I2CEx_ConfigAnalogFilter>
 8004c08:	4601      	mov	r1, r0
 8004c0a:	b100      	cbz	r0, 8004c0e <main+0x2aa>
 8004c0c:	e7fe      	b.n	8004c0c <main+0x2a8>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8004c0e:	4620      	mov	r0, r4
 8004c10:	f7fc f803 	bl	8000c1a <HAL_I2CEx_ConfigDigitalFilter>
 8004c14:	b1c0      	cbz	r0, 8004c48 <main+0x2e4>
 8004c16:	e7fe      	b.n	8004c16 <main+0x2b2>
 8004c18:	40021000 	.word	0x40021000
 8004c1c:	48001000 	.word	0x48001000
 8004c20:	48000400 	.word	0x48000400
 8004c24:	48000c00 	.word	0x48000c00
 8004c28:	48000800 	.word	0x48000800
 8004c2c:	10210000 	.word	0x10210000
 8004c30:	20000e30 	.word	0x20000e30
 8004c34:	40016020 	.word	0x40016020
 8004c38:	200012ec 	.word	0x200012ec
 8004c3c:	40005800 	.word	0x40005800
 8004c40:	10110000 	.word	0x10110000
 8004c44:	10909cec 	.word	0x10909cec
  hqspi.Instance = QUADSPI;
 8004c48:	4b51      	ldr	r3, [pc, #324]	; (8004d90 <main+0x42c>)
  hqspi.Init.ClockPrescaler = 255;
 8004c4a:	4a52      	ldr	r2, [pc, #328]	; (8004d94 <main+0x430>)
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8004c4c:	60d8      	str	r0, [r3, #12]
  hqspi.Init.ClockPrescaler = 255;
 8004c4e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8004c52:	6158      	str	r0, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8004c54:	6198      	str	r0, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8004c56:	4618      	mov	r0, r3
  hqspi.Init.ClockPrescaler = 255;
 8004c58:	e883 1004 	stmia.w	r3, {r2, ip}
  hqspi.Init.FifoThreshold = 1;
 8004c5c:	f8c3 a008 	str.w	sl, [r3, #8]
  hqspi.Init.FlashSize = 1;
 8004c60:	f8c3 a010 	str.w	sl, [r3, #16]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8004c64:	f7fc f90c 	bl	8000e80 <HAL_QSPI_Init>
 8004c68:	b100      	cbz	r0, 8004c6c <main+0x308>
 8004c6a:	e7fe      	b.n	8004c6a <main+0x306>
  hspi3.Instance = SPI3;
 8004c6c:	4b4a      	ldr	r3, [pc, #296]	; (8004d98 <main+0x434>)
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8004c6e:	4a4b      	ldr	r2, [pc, #300]	; (8004d9c <main+0x438>)
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8004c70:	6098      	str	r0, [r3, #8]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8004c72:	f44f 7e82 	mov.w	lr, #260	; 0x104
 8004c76:	e883 4004 	stmia.w	r3, {r2, lr}
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8004c7a:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004c7e:	6118      	str	r0, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004c80:	6158      	str	r0, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8004c82:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004c84:	61d8      	str	r0, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004c86:	6218      	str	r0, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8004c88:	6258      	str	r0, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c8a:	6298      	str	r0, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8004c8c:	2207      	movs	r2, #7
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004c8e:	6318      	str	r0, [r3, #48]	; 0x30
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8004c90:	4618      	mov	r0, r3
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8004c92:	f8c3 900c 	str.w	r9, [r3, #12]
  hspi3.Init.CRCPolynomial = 7;
 8004c96:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004c98:	635e      	str	r6, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8004c9a:	f7fd f88c 	bl	8001db6 <HAL_SPI_Init>
 8004c9e:	b100      	cbz	r0, 8004ca2 <main+0x33e>
 8004ca0:	e7fe      	b.n	8004ca0 <main+0x33c>
  huart1.Instance = USART1;
 8004ca2:	4b3f      	ldr	r3, [pc, #252]	; (8004da0 <main+0x43c>)
  huart1.Init.BaudRate = 115200;
 8004ca4:	4a3f      	ldr	r2, [pc, #252]	; (8004da4 <main+0x440>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004ca6:	6098      	str	r0, [r3, #8]
  huart1.Init.BaudRate = 115200;
 8004ca8:	f44f 36e1 	mov.w	r6, #115200	; 0x1c200
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004cac:	60d8      	str	r0, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004cae:	6118      	str	r0, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004cb0:	240c      	movs	r4, #12
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004cb2:	6198      	str	r0, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004cb4:	61d8      	str	r0, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004cb6:	6218      	str	r0, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004cb8:	6258      	str	r0, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004cba:	4618      	mov	r0, r3
  huart1.Init.BaudRate = 115200;
 8004cbc:	e883 0044 	stmia.w	r3, {r2, r6}
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004cc0:	615c      	str	r4, [r3, #20]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004cc2:	f7fe f9f7 	bl	80030b4 <HAL_UART_Init>
 8004cc6:	b100      	cbz	r0, 8004cca <main+0x366>
 8004cc8:	e7fe      	b.n	8004cc8 <main+0x364>
  huart3.Instance = USART3;
 8004cca:	4b37      	ldr	r3, [pc, #220]	; (8004da8 <main+0x444>)
 8004ccc:	4a37      	ldr	r2, [pc, #220]	; (8004dac <main+0x448>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004cce:	6098      	str	r0, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004cd0:	60d8      	str	r0, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004cd2:	6118      	str	r0, [r3, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004cd4:	6198      	str	r0, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004cd6:	61d8      	str	r0, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004cd8:	6218      	str	r0, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004cda:	6258      	str	r0, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004cdc:	4618      	mov	r0, r3
  huart3.Init.BaudRate = 115200;
 8004cde:	e883 0044 	stmia.w	r3, {r2, r6}
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004ce2:	615c      	str	r4, [r3, #20]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004ce4:	f7fe f9e6 	bl	80030b4 <HAL_UART_Init>
 8004ce8:	b100      	cbz	r0, 8004cec <main+0x388>
 8004cea:	e7fe      	b.n	8004cea <main+0x386>
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8004cec:	4b30      	ldr	r3, [pc, #192]	; (8004db0 <main+0x44c>)
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8004cee:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8004cf2:	2406      	movs	r4, #6
  hpcd_USB_OTG_FS.Init.ep0_mps = DEP0CTL_MPS_64;
 8004cf4:	6158      	str	r0, [r3, #20]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8004cf6:	61d8      	str	r0, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8004cf8:	6218      	str	r0, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8004cfa:	6258      	str	r0, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8004cfc:	6298      	str	r0, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8004cfe:	6318      	str	r0, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8004d00:	62d8      	str	r0, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8004d02:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8004d04:	e883 0014 	stmia.w	r3, {r2, r4}
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8004d08:	60dd      	str	r5, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8004d0a:	619d      	str	r5, [r3, #24]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8004d0c:	f7fb ffaa 	bl	8000c64 <HAL_PCD_Init>
 8004d10:	b100      	cbz	r0, 8004d14 <main+0x3b0>
 8004d12:	e7fe      	b.n	8004d12 <main+0x3ae>
  htim3.Instance = TIM3;
 8004d14:	4b27      	ldr	r3, [pc, #156]	; (8004db4 <main+0x450>)
  htim3.Init.Prescaler = 20;
 8004d16:	4928      	ldr	r1, [pc, #160]	; (8004db8 <main+0x454>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004d18:	6098      	str	r0, [r3, #8]
  htim3.Init.Prescaler = 20;
 8004d1a:	2214      	movs	r2, #20
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004d1c:	6118      	str	r0, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004d1e:	6198      	str	r0, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004d20:	4618      	mov	r0, r3
  htim3.Init.Prescaler = 20;
 8004d22:	e883 0006 	stmia.w	r3, {r1, r2}
  htim3.Init.Period = 0x100;
 8004d26:	60df      	str	r7, [r3, #12]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004d28:	f7fd fdc6 	bl	80028b8 <HAL_TIM_PWM_Init>
 8004d2c:	b100      	cbz	r0, 8004d30 <main+0x3cc>
 8004d2e:	e7fe      	b.n	8004d2e <main+0x3ca>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004d30:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004d32:	a906      	add	r1, sp, #24
 8004d34:	481f      	ldr	r0, [pc, #124]	; (8004db4 <main+0x450>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004d36:	9306      	str	r3, [sp, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004d38:	9308      	str	r3, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004d3a:	f7fd fee5 	bl	8002b08 <HAL_TIMEx_MasterConfigSynchronization>
 8004d3e:	b100      	cbz	r0, 8004d42 <main+0x3de>
 8004d40:	e7fe      	b.n	8004d40 <main+0x3dc>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004d42:	2360      	movs	r3, #96	; 0x60
  sConfigOC.Pulse = 0x00;
 8004d44:	900a      	str	r0, [sp, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004d46:	900b      	str	r0, [sp, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004d48:	900d      	str	r0, [sp, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004d4a:	2204      	movs	r2, #4
 8004d4c:	a909      	add	r1, sp, #36	; 0x24
 8004d4e:	4819      	ldr	r0, [pc, #100]	; (8004db4 <main+0x450>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004d50:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004d52:	f7fd fe11 	bl	8002978 <HAL_TIM_PWM_ConfigChannel>
 8004d56:	b100      	cbz	r0, 8004d5a <main+0x3f6>
 8004d58:	e7fe      	b.n	8004d58 <main+0x3f4>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004d5a:	2208      	movs	r2, #8
 8004d5c:	a909      	add	r1, sp, #36	; 0x24
 8004d5e:	4815      	ldr	r0, [pc, #84]	; (8004db4 <main+0x450>)
 8004d60:	f7fd fe0a 	bl	8002978 <HAL_TIM_PWM_ConfigChannel>
 8004d64:	4606      	mov	r6, r0
 8004d66:	b100      	cbz	r0, 8004d6a <main+0x406>
 8004d68:	e7fe      	b.n	8004d68 <main+0x404>
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8004d6a:	4d14      	ldr	r5, [pc, #80]	; (8004dbc <main+0x458>)
  HAL_TIM_MspPostInit(&htim3);
 8004d6c:	4811      	ldr	r0, [pc, #68]	; (8004db4 <main+0x450>)
 8004d6e:	f000 fac3 	bl	80052f8 <HAL_TIM_MspPostInit>
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8004d72:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004d74:	ac09      	add	r4, sp, #36	; 0x24
 8004d76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004d78:	682b      	ldr	r3, [r5, #0]
 8004d7a:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8004d7c:	4631      	mov	r1, r6
 8004d7e:	a809      	add	r0, sp, #36	; 0x24
 8004d80:	f7fe fb05 	bl	800338e <osThreadCreate>
 8004d84:	4b0e      	ldr	r3, [pc, #56]	; (8004dc0 <main+0x45c>)
 8004d86:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8004d88:	f7fe fafc 	bl	8003384 <osKernelStart>
 8004d8c:	e7fe      	b.n	8004d8c <main+0x428>
 8004d8e:	bf00      	nop
 8004d90:	20001454 	.word	0x20001454
 8004d94:	a0001000 	.word	0xa0001000
 8004d98:	20001378 	.word	0x20001378
 8004d9c:	40003c00 	.word	0x40003c00
 8004da0:	200013dc 	.word	0x200013dc
 8004da4:	40013800 	.word	0x40013800
 8004da8:	20000e6c 	.word	0x20000e6c
 8004dac:	40004800 	.word	0x40004800
 8004db0:	20000ee4 	.word	0x20000ee4
 8004db4:	20001338 	.word	0x20001338
 8004db8:	40000400 	.word	0x40000400
 8004dbc:	08006b24 	.word	0x08006b24
 8004dc0:	20000e68 	.word	0x20000e68

08004dc4 <shiftOut>:

}

/* USER CODE BEGIN 4 */
void shiftOut(uint8_t value) {
 8004dc4:	b570      	push	{r4, r5, r6, lr}
	//https://arduino.stackexchange.com/questions/12285/how-shiftout-function-works-internally-explanation-on-source-code
	for (int i = 7; i >= 0; i--) {
		HAL_GPIO_WritePin(DIR_SER_GPIO_Port, DIR_SER_Pin, (GPIO_PinState)!!(value & (1 << (7 - i))));
 8004dc6:	4d0d      	ldr	r5, [pc, #52]	; (8004dfc <shiftOut+0x38>)
void shiftOut(uint8_t value) {
 8004dc8:	4606      	mov	r6, r0
 8004dca:	2400      	movs	r4, #0
		HAL_GPIO_WritePin(DIR_SER_GPIO_Port, DIR_SER_Pin, (GPIO_PinState)!!(value & (1 << (7 - i))));
 8004dcc:	fa46 f204 	asr.w	r2, r6, r4
 8004dd0:	f002 0201 	and.w	r2, r2, #1
 8004dd4:	2104      	movs	r1, #4
 8004dd6:	4628      	mov	r0, r5
 8004dd8:	f7fb fe96 	bl	8000b08 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DIR_CLK_GPIO_Port, DIR_CLK_Pin, GPIO_PIN_SET);
 8004ddc:	2201      	movs	r2, #1
 8004dde:	2108      	movs	r1, #8
 8004de0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004de4:	f7fb fe90 	bl	8000b08 <HAL_GPIO_WritePin>
 8004de8:	3401      	adds	r4, #1
		HAL_GPIO_WritePin(DIR_CLK_GPIO_Port, DIR_CLK_Pin, GPIO_PIN_RESET);
 8004dea:	2200      	movs	r2, #0
 8004dec:	2108      	movs	r1, #8
 8004dee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004df2:	f7fb fe89 	bl	8000b08 <HAL_GPIO_WritePin>
	for (int i = 7; i >= 0; i--) {
 8004df6:	2c08      	cmp	r4, #8
 8004df8:	d1e8      	bne.n	8004dcc <shiftOut+0x8>
	}
}
 8004dfa:	bd70      	pop	{r4, r5, r6, pc}
 8004dfc:	48000400 	.word	0x48000400

08004e00 <setIC3>:

//setIC3 - ustawia odpowiednie wartoci na rejestrze, odpowiedzialnym za
//podawaniem odpowiednich napic powodujcych zmiane kierunku.
void setIC3(int new_register_state) {
 8004e00:	b510      	push	{r4, lr}
	//PB2 - DIR_SER - D8
	//PB3 - DIR_CLK - stan wysoki
	//PA4 - DIR_EN - LOW
	HAL_GPIO_WritePin(DIR_CLK_GPIO_Port, DIR_CLK_Pin, GPIO_PIN_RESET);
 8004e02:	2200      	movs	r2, #0
void setIC3(int new_register_state) {
 8004e04:	4604      	mov	r4, r0
	HAL_GPIO_WritePin(DIR_CLK_GPIO_Port, DIR_CLK_Pin, GPIO_PIN_RESET);
 8004e06:	2108      	movs	r1, #8
 8004e08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004e0c:	f7fb fe7c 	bl	8000b08 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DIR_EN_GPIO_Port, DIR_EN_Pin, GPIO_PIN_RESET);
 8004e10:	2200      	movs	r2, #0
 8004e12:	2110      	movs	r1, #16
 8004e14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004e18:	f7fb fe76 	bl	8000b08 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DIR_SER_GPIO_Port, DIR_SER_Pin, GPIO_PIN_SET);
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	2104      	movs	r1, #4
 8004e20:	480f      	ldr	r0, [pc, #60]	; (8004e60 <setIC3+0x60>)
 8004e22:	f7fb fe71 	bl	8000b08 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DIR_LATCH_GPIO_Port, DIR_LATCH_Pin, GPIO_PIN_RESET);
 8004e26:	2200      	movs	r2, #0
 8004e28:	2140      	movs	r1, #64	; 0x40
 8004e2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004e2e:	f7fb fe6b 	bl	8000b08 <HAL_GPIO_WritePin>

//	uint8_t new_register_state = 0;
//	new_register_state = (1 << (7 - output));

	shiftOut(new_register_state);
 8004e32:	b2e0      	uxtb	r0, r4
 8004e34:	f7ff ffc6 	bl	8004dc4 <shiftOut>
	osDelay(5);
 8004e38:	2005      	movs	r0, #5
 8004e3a:	f7fe fac0 	bl	80033be <osDelay>
	HAL_GPIO_WritePin(DIR_LATCH_GPIO_Port, DIR_LATCH_Pin, GPIO_PIN_SET);
 8004e3e:	2201      	movs	r2, #1
 8004e40:	2140      	movs	r1, #64	; 0x40
 8004e42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004e46:	f7fb fe5f 	bl	8000b08 <HAL_GPIO_WritePin>
	osDelay(5);
 8004e4a:	2005      	movs	r0, #5
 8004e4c:	f7fe fab7 	bl	80033be <osDelay>
	HAL_GPIO_WritePin(DIR_LATCH_GPIO_Port, DIR_LATCH_Pin, GPIO_PIN_RESET);
 8004e50:	2200      	movs	r2, #0
 8004e52:	2140      	movs	r1, #64	; 0x40
 8004e54:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
}
 8004e58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_GPIO_WritePin(DIR_LATCH_GPIO_Port, DIR_LATCH_Pin, GPIO_PIN_RESET);
 8004e5c:	f7fb be54 	b.w	8000b08 <HAL_GPIO_WritePin>
 8004e60:	48000400 	.word	0x48000400

08004e64 <createStorageRegisterValue>:

uint8_t createStorageRegisterValue(int t[],  int n) {
    uint8_t value = 0;
    for (int i = 0; i < n; ++i) value = (value | (1 << (7 - t[i])));
 8004e64:	2200      	movs	r2, #0
uint8_t createStorageRegisterValue(int t[],  int n) {
 8004e66:	b530      	push	{r4, r5, lr}
    uint8_t value = 0;
 8004e68:	4613      	mov	r3, r2
    for (int i = 0; i < n; ++i) value = (value | (1 << (7 - t[i])));
 8004e6a:	2501      	movs	r5, #1
 8004e6c:	428a      	cmp	r2, r1
 8004e6e:	db01      	blt.n	8004e74 <createStorageRegisterValue+0x10>
    return value;
}
 8004e70:	4618      	mov	r0, r3
 8004e72:	bd30      	pop	{r4, r5, pc}
    for (int i = 0; i < n; ++i) value = (value | (1 << (7 - t[i])));
 8004e74:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
 8004e78:	f1c4 0407 	rsb	r4, r4, #7
 8004e7c:	fa05 f404 	lsl.w	r4, r5, r4
 8004e80:	4323      	orrs	r3, r4
 8004e82:	b2db      	uxtb	r3, r3
 8004e84:	3201      	adds	r2, #1
 8004e86:	e7f1      	b.n	8004e6c <createStorageRegisterValue+0x8>

08004e88 <MotorCommand>:
	setSpeed(speed, channel);
	setIC3(new_register_state);
}

//Wywouje setMotorParameters z odpowiednimi parametrami w zalenoci od porzdanego kierunku
void MotorCommand(int fwd_bck, int left_right, int brake, int speed) {
 8004e88:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8004e8c:	460f      	mov	r7, r1
 8004e8e:	461c      	mov	r4, r3
 8004e90:	4d24      	ldr	r5, [pc, #144]	; (8004f24 <MotorCommand+0x9c>)
 8004e92:	4e25      	ldr	r6, [pc, #148]	; (8004f28 <MotorCommand+0xa0>)

//  trzymajc przycisk ruchu pojazdu, stopniowo dodajemy mu prdkoci,
//  jeli pucimy wywouje si break(pojazd staje)

//    if (prevCommand == command) setSpeed()
    if (brake) {
 8004e94:	b1ca      	cbz	r2, 8004eca <MotorCommand+0x42>
    	int speed = max(motor1_speed, motor2_speed);
 8004e96:	682c      	ldr	r4, [r5, #0]
 8004e98:	6833      	ldr	r3, [r6, #0]
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, speed);
 8004e9a:	f8df 8090 	ldr.w	r8, [pc, #144]	; 8004f2c <MotorCommand+0xa4>
    	int speed = max(motor1_speed, motor2_speed);
 8004e9e:	429c      	cmp	r4, r3
 8004ea0:	bfb8      	it	lt
 8004ea2:	461c      	movlt	r4, r3
    	for(int i = 0x00; i <= speed; i+=10) {
 8004ea4:	2700      	movs	r7, #0
 8004ea6:	42a7      	cmp	r7, r4
 8004ea8:	dd05      	ble.n	8004eb6 <MotorCommand+0x2e>
    		setSpeed(speed-i, TIM_CHANNEL_MOTOR1);
    		setSpeed(speed-i, TIM_CHANNEL_MOTOR2);
    		osDelay(10);
    	}
    	motor1_speed = 0x00;
 8004eaa:	2300      	movs	r3, #0
 8004eac:	6033      	str	r3, [r6, #0]
			break;
		default:
			setSpeed(speed, TIM_CHANNEL_MOTOR1);
			motor1_speed = 0xF0;
			setSpeed(speed, TIM_CHANNEL_MOTOR2);
			motor2_speed = 0xF0;
 8004eae:	602b      	str	r3, [r5, #0]
			break;
	}
}
 8004eb0:	b002      	add	sp, #8
 8004eb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, speed);
 8004eb6:	f8d8 3000 	ldr.w	r3, [r8]
 8004eba:	1be2      	subs	r2, r4, r7
 8004ebc:	63da      	str	r2, [r3, #60]	; 0x3c
    		osDelay(10);
 8004ebe:	200a      	movs	r0, #10
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, speed);
 8004ec0:	639a      	str	r2, [r3, #56]	; 0x38
    		osDelay(10);
 8004ec2:	f7fe fa7c 	bl	80033be <osDelay>
    	for(int i = 0x00; i <= speed; i+=10) {
 8004ec6:	370a      	adds	r7, #10
 8004ec8:	e7ed      	b.n	8004ea6 <MotorCommand+0x1e>
	switch(fwd_bck) {
 8004eca:	2801      	cmp	r0, #1
 8004ecc:	d015      	beq.n	8004efa <MotorCommand+0x72>
 8004ece:	2802      	cmp	r0, #2
 8004ed0:	d108      	bne.n	8004ee4 <MotorCommand+0x5c>
        	motors[0] = MOTOR1_A;
 8004ed2:	9000      	str	r0, [sp, #0]
        	motors[1] = MOTOR2_A;
 8004ed4:	2301      	movs	r3, #1
        	setIC3(createStorageRegisterValue(motors, 2));
 8004ed6:	2102      	movs	r1, #2
 8004ed8:	4668      	mov	r0, sp
        	motors[1] = MOTOR2_B;
 8004eda:	9301      	str	r3, [sp, #4]
        	setIC3(createStorageRegisterValue(motors, 2));
 8004edc:	f7ff ffc2 	bl	8004e64 <createStorageRegisterValue>
 8004ee0:	f7ff ff8e 	bl	8004e00 <setIC3>
	switch(left_right) {
 8004ee4:	2f03      	cmp	r7, #3
 8004ee6:	4b11      	ldr	r3, [pc, #68]	; (8004f2c <MotorCommand+0xa4>)
 8004ee8:	d00b      	beq.n	8004f02 <MotorCommand+0x7a>
 8004eea:	2f04      	cmp	r7, #4
 8004eec:	d011      	beq.n	8004f12 <MotorCommand+0x8a>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, speed);
 8004eee:	681a      	ldr	r2, [r3, #0]
			motor1_speed = 0xF0;
 8004ef0:	23f0      	movs	r3, #240	; 0xf0
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, speed);
 8004ef2:	63d4      	str	r4, [r2, #60]	; 0x3c
			motor1_speed = 0xF0;
 8004ef4:	6033      	str	r3, [r6, #0]
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, speed);
 8004ef6:	6394      	str	r4, [r2, #56]	; 0x38
 8004ef8:	e7d9      	b.n	8004eae <MotorCommand+0x26>
        	motors[0] = MOTOR1_B;
 8004efa:	2303      	movs	r3, #3
 8004efc:	9300      	str	r3, [sp, #0]
        	motors[1] = MOTOR2_B;
 8004efe:	2304      	movs	r3, #4
 8004f00:	e7e9      	b.n	8004ed6 <MotorCommand+0x4e>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, speed);
 8004f02:	681a      	ldr	r2, [r3, #0]
			motor1_speed = 0xF0;
 8004f04:	23f0      	movs	r3, #240	; 0xf0
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, speed);
 8004f06:	63d4      	str	r4, [r2, #60]	; 0x3c
			setSpeed(speed - 0x20, TIM_CHANNEL_MOTOR2);
 8004f08:	3c20      	subs	r4, #32
			motor1_speed = 0xF0;
 8004f0a:	6033      	str	r3, [r6, #0]
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, speed);
 8004f0c:	6394      	str	r4, [r2, #56]	; 0x38
			motor2_speed = 0xD0;
 8004f0e:	23d0      	movs	r3, #208	; 0xd0
 8004f10:	e7cd      	b.n	8004eae <MotorCommand+0x26>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, speed);
 8004f12:	681b      	ldr	r3, [r3, #0]
			setSpeed(speed - 0x20, TIM_CHANNEL_MOTOR1);
 8004f14:	f1a4 0220 	sub.w	r2, r4, #32
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, speed);
 8004f18:	63da      	str	r2, [r3, #60]	; 0x3c
			motor1_speed = 0xD0;
 8004f1a:	22d0      	movs	r2, #208	; 0xd0
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, speed);
 8004f1c:	639c      	str	r4, [r3, #56]	; 0x38
			motor1_speed = 0xD0;
 8004f1e:	6032      	str	r2, [r6, #0]
			motor2_speed = 0xF0;
 8004f20:	23f0      	movs	r3, #240	; 0xf0
 8004f22:	e7c4      	b.n	8004eae <MotorCommand+0x26>
 8004f24:	20000db4 	.word	0x20000db4
 8004f28:	20000db0 	.word	0x20000db0
 8004f2c:	20001338 	.word	0x20001338

08004f30 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8004f30:	b530      	push	{r4, r5, lr}
	printf("Hello\n");
 8004f32:	484a      	ldr	r0, [pc, #296]	; (800505c <StartDefaultTask+0x12c>)
{
 8004f34:	b089      	sub	sp, #36	; 0x24
	printf("Hello\n");
 8004f36:	f000 fc79 	bl	800582c <puts>
  /* USER CODE BEGIN 5 */
	uint32_t socket = 0;
	uint8_t buff[10];
	uint16_t datalen;

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8004f3a:	2104      	movs	r1, #4
 8004f3c:	4848      	ldr	r0, [pc, #288]	; (8005060 <StartDefaultTask+0x130>)
 8004f3e:	f7fd fdaf 	bl	8002aa0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8004f42:	2108      	movs	r1, #8
 8004f44:	4846      	ldr	r0, [pc, #280]	; (8005060 <StartDefaultTask+0x130>)
 8004f46:	f7fd fdab 	bl	8002aa0 <HAL_TIM_PWM_Start>

	if (WIFI_Init() == WIFI_STATUS_OK) {
 8004f4a:	f000 fb19 	bl	8005580 <WIFI_Init>
 8004f4e:	2800      	cmp	r0, #0
 8004f50:	d174      	bne.n	800503c <StartDefaultTask+0x10c>
		printf("WiFi initialized :)\n");
 8004f52:	4844      	ldr	r0, [pc, #272]	; (8005064 <StartDefaultTask+0x134>)
	} else printf("WiFi not initialized\n");
 8004f54:	f000 fc6a 	bl	800582c <puts>

	const char* MYSSID = "Honor 8X";
	const char* PASSWORD = "12345678";

	if (WIFI_Connect((__uint8_t *)MYSSID, (__uint8_t *)PASSWORD, WIFI_ECN_WPA2_PSK) == WIFI_STATUS_OK) {
 8004f58:	2203      	movs	r2, #3
 8004f5a:	4943      	ldr	r1, [pc, #268]	; (8005068 <StartDefaultTask+0x138>)
 8004f5c:	4843      	ldr	r0, [pc, #268]	; (800506c <StartDefaultTask+0x13c>)
 8004f5e:	f000 fb33 	bl	80055c8 <WIFI_Connect>
 8004f62:	2800      	cmp	r0, #0
 8004f64:	d16c      	bne.n	8005040 <StartDefaultTask+0x110>
		printf("WiFi connection established\n");
 8004f66:	4842      	ldr	r0, [pc, #264]	; (8005070 <StartDefaultTask+0x140>)
	} else printf("Cannot establish WiFi connection\n");
 8004f68:	f000 fc60 	bl	800582c <puts>

	uint8_t IP_Addr[4];
	if(WIFI_GetIP_Address(IP_Addr) == WIFI_STATUS_OK) {
 8004f6c:	a803      	add	r0, sp, #12
 8004f6e:	f000 fb3f 	bl	80055f0 <WIFI_GetIP_Address>
 8004f72:	b958      	cbnz	r0, 8004f8c <StartDefaultTask+0x5c>
		printf("IP Address : %d.%d.%d.%d\n",
 8004f74:	f89d 000f 	ldrb.w	r0, [sp, #15]
 8004f78:	9000      	str	r0, [sp, #0]
 8004f7a:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8004f7e:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8004f82:	f89d 100c 	ldrb.w	r1, [sp, #12]
 8004f86:	483b      	ldr	r0, [pc, #236]	; (8005074 <StartDefaultTask+0x144>)
 8004f88:	f000 fbdc 	bl	8005744 <iprintf>
	               IP_Addr[2],
	               IP_Addr[3]);
	}


	uint8_t ipaddr[4] = {192, 168, 43, 120};
 8004f8c:	4b3a      	ldr	r3, [pc, #232]	; (8005078 <StartDefaultTask+0x148>)
	if (WIFI_OpenClientConnection(socket, WIFI_UDP_PROTOCOL, "ala123", ipaddr, 2137, 0) == WIFI_STATUS_OK) {
 8004f8e:	4a3b      	ldr	r2, [pc, #236]	; (800507c <StartDefaultTask+0x14c>)
	uint8_t ipaddr[4] = {192, 168, 43, 120};
 8004f90:	6818      	ldr	r0, [r3, #0]
 8004f92:	9004      	str	r0, [sp, #16]
	if (WIFI_OpenClientConnection(socket, WIFI_UDP_PROTOCOL, "ala123", ipaddr, 2137, 0) == WIFI_STATUS_OK) {
 8004f94:	f640 0359 	movw	r3, #2137	; 0x859
 8004f98:	2000      	movs	r0, #0
 8004f9a:	9300      	str	r3, [sp, #0]
 8004f9c:	9001      	str	r0, [sp, #4]
 8004f9e:	ab04      	add	r3, sp, #16
 8004fa0:	2101      	movs	r1, #1
 8004fa2:	f000 fb33 	bl	800560c <WIFI_OpenClientConnection>
 8004fa6:	2800      	cmp	r0, #0
 8004fa8:	d14c      	bne.n	8005044 <StartDefaultTask+0x114>
		printf("Opened Client Connection\n");
 8004faa:	4835      	ldr	r0, [pc, #212]	; (8005080 <StartDefaultTask+0x150>)
	} else printf("Client connection cannot be opened\n");

	//zainicjalizowano - miganie diody
	for (int i = 0; i < 3; i++) {
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8004fac:	4d35      	ldr	r5, [pc, #212]	; (8005084 <StartDefaultTask+0x154>)
		printf("Opened Client Connection\n");
 8004fae:	f000 fc3d 	bl	800582c <puts>
{
 8004fb2:	2403      	movs	r4, #3
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8004fb4:	2201      	movs	r2, #1
 8004fb6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004fba:	4628      	mov	r0, r5
 8004fbc:	f7fb fda4 	bl	8000b08 <HAL_GPIO_WritePin>
		HAL_Delay(50);
 8004fc0:	2032      	movs	r0, #50	; 0x32
 8004fc2:	f7fb fb03 	bl	80005cc <HAL_Delay>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004fcc:	4628      	mov	r0, r5
 8004fce:	f7fb fd9b 	bl	8000b08 <HAL_GPIO_WritePin>
		HAL_Delay(50);
 8004fd2:	2032      	movs	r0, #50	; 0x32
 8004fd4:	f7fb fafa 	bl	80005cc <HAL_Delay>
	for (int i = 0; i < 3; i++) {
 8004fd8:	3c01      	subs	r4, #1
 8004fda:	d1eb      	bne.n	8004fb4 <StartDefaultTask+0x84>

  /* Infinite loop */
//C:\Users\Student\STM32Cube\Repository\STM32Cube_FW_L4_V1.13.0\Projects\B-L475E-IOT01A\Templates
  for(;;)
  {
	  if(WIFI_ReceiveData(socket, buff, sizeof(buff), &datalen, WIFI_READ_TIMEOUT) == WIFI_STATUS_OK) {
 8004fdc:	220a      	movs	r2, #10
 8004fde:	9200      	str	r2, [sp, #0]
 8004fe0:	eb0d 0302 	add.w	r3, sp, r2
 8004fe4:	a905      	add	r1, sp, #20
 8004fe6:	2000      	movs	r0, #0
 8004fe8:	f000 fb38 	bl	800565c <WIFI_ReceiveData>
 8004fec:	2800      	cmp	r0, #0
 8004fee:	d1f5      	bne.n	8004fdc <StartDefaultTask+0xac>
		  if (datalen == 6) {
 8004ff0:	f8bd 300a 	ldrh.w	r3, [sp, #10]
 8004ff4:	2b06      	cmp	r3, #6
 8004ff6:	d1f1      	bne.n	8004fdc <StartDefaultTask+0xac>
//			  printf("%c - datalen %d\n", (char)buff[1], datalen);
			  int fwd_bck = MTFORWARD, left_right = 0, brake = 0, speed = NORMALSPEED;
			  if ((char)buff[0] == '1') brake = MTBRAKE;
 8004ff8:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8004ffc:	2b31      	cmp	r3, #49	; 0x31
 8004ffe:	d027      	beq.n	8005050 <StartDefaultTask+0x120>
			  else {
				  if ((char)buff[1] == '1') fwd_bck = MTFORWARD;
 8005000:	f89d 3015 	ldrb.w	r3, [sp, #21]
 8005004:	2b31      	cmp	r3, #49	; 0x31
 8005006:	d01f      	beq.n	8005048 <StartDefaultTask+0x118>
			  	  else if ((char)buff[2] == '1') fwd_bck = MTBACKWARD;
 8005008:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800500c:	2b31      	cmp	r3, #49	; 0x31
 800500e:	bf14      	ite	ne
 8005010:	2001      	movne	r0, #1
 8005012:	2002      	moveq	r0, #2
			  	  if ((char)buff[3] == '1') left_right = MTLEFT;
 8005014:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8005018:	2b31      	cmp	r3, #49	; 0x31
 800501a:	d017      	beq.n	800504c <StartDefaultTask+0x11c>
			  	  else if ((char)buff[4] == '1') left_right = MTRIGHT;
 800501c:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8005020:	2b31      	cmp	r3, #49	; 0x31
 8005022:	bf14      	ite	ne
 8005024:	2100      	movne	r1, #0
 8005026:	2104      	moveq	r1, #4
			  	  if ((char)buff[5] == '1') speed = MAXSPEED;
 8005028:	f89d 3019 	ldrb.w	r3, [sp, #25]
 800502c:	2b31      	cmp	r3, #49	; 0x31
 800502e:	bf14      	ite	ne
 8005030:	23e0      	movne	r3, #224	; 0xe0
 8005032:	23fe      	moveq	r3, #254	; 0xfe
 8005034:	2200      	movs	r2, #0
			  }
			  MotorCommand(fwd_bck, left_right, brake, speed);
 8005036:	f7ff ff27 	bl	8004e88 <MotorCommand>
 800503a:	e7cf      	b.n	8004fdc <StartDefaultTask+0xac>
	} else printf("WiFi not initialized\n");
 800503c:	4812      	ldr	r0, [pc, #72]	; (8005088 <StartDefaultTask+0x158>)
 800503e:	e789      	b.n	8004f54 <StartDefaultTask+0x24>
	} else printf("Cannot establish WiFi connection\n");
 8005040:	4812      	ldr	r0, [pc, #72]	; (800508c <StartDefaultTask+0x15c>)
 8005042:	e791      	b.n	8004f68 <StartDefaultTask+0x38>
	} else printf("Client connection cannot be opened\n");
 8005044:	4812      	ldr	r0, [pc, #72]	; (8005090 <StartDefaultTask+0x160>)
 8005046:	e7b1      	b.n	8004fac <StartDefaultTask+0x7c>
				  if ((char)buff[1] == '1') fwd_bck = MTFORWARD;
 8005048:	2001      	movs	r0, #1
 800504a:	e7e3      	b.n	8005014 <StartDefaultTask+0xe4>
			  	  if ((char)buff[3] == '1') left_right = MTLEFT;
 800504c:	2103      	movs	r1, #3
 800504e:	e7eb      	b.n	8005028 <StartDefaultTask+0xf8>
			  if ((char)buff[0] == '1') brake = MTBRAKE;
 8005050:	2201      	movs	r2, #1
			  int fwd_bck = MTFORWARD, left_right = 0, brake = 0, speed = NORMALSPEED;
 8005052:	4601      	mov	r1, r0
 8005054:	23e0      	movs	r3, #224	; 0xe0
 8005056:	4610      	mov	r0, r2
 8005058:	e7ed      	b.n	8005036 <StartDefaultTask+0x106>
 800505a:	bf00      	nop
 800505c:	08006bcd 	.word	0x08006bcd
 8005060:	20001338 	.word	0x20001338
 8005064:	08006bd3 	.word	0x08006bd3
 8005068:	08006bfc 	.word	0x08006bfc
 800506c:	08006c05 	.word	0x08006c05
 8005070:	08006c0e 	.word	0x08006c0e
 8005074:	08006c4b 	.word	0x08006c4b
 8005078:	08006b38 	.word	0x08006b38
 800507c:	08006c65 	.word	0x08006c65
 8005080:	08006c6c 	.word	0x08006c6c
 8005084:	48000400 	.word	0x48000400
 8005088:	08006be7 	.word	0x08006be7
 800508c:	08006c2a 	.word	0x08006c2a
 8005090:	08006c85 	.word	0x08006c85

08005094 <__io_putchar>:
{
 8005094:	b507      	push	{r0, r1, r2, lr}
	uint8_t data = ch;
 8005096:	a902      	add	r1, sp, #8
		HAL_StatusTypeDef status = HAL_UART_Transmit(&huart1, (uint8_t*)&data, 1, 100);
 8005098:	2364      	movs	r3, #100	; 0x64
	uint8_t data = ch;
 800509a:	f801 0d01 	strb.w	r0, [r1, #-1]!
		HAL_StatusTypeDef status = HAL_UART_Transmit(&huart1, (uint8_t*)&data, 1, 100);
 800509e:	2201      	movs	r2, #1
 80050a0:	4803      	ldr	r0, [pc, #12]	; (80050b0 <__io_putchar+0x1c>)
 80050a2:	f7fd ff7e 	bl	8002fa2 <HAL_UART_Transmit>
}
 80050a6:	2000      	movs	r0, #0
 80050a8:	b003      	add	sp, #12
 80050aa:	f85d fb04 	ldr.w	pc, [sp], #4
 80050ae:	bf00      	nop
 80050b0:	200013dc 	.word	0x200013dc

080050b4 <_write>:
	{
 80050b4:	b570      	push	{r4, r5, r6, lr}
 80050b6:	460e      	mov	r6, r1
 80050b8:	4615      	mov	r5, r2
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050ba:	460c      	mov	r4, r1
 80050bc:	1ba3      	subs	r3, r4, r6
 80050be:	429d      	cmp	r5, r3
 80050c0:	dc01      	bgt.n	80050c6 <_write+0x12>
	}
 80050c2:	4628      	mov	r0, r5
 80050c4:	bd70      	pop	{r4, r5, r6, pc}
			__io_putchar(*ptr++);
 80050c6:	f814 0b01 	ldrb.w	r0, [r4], #1
 80050ca:	f7ff ffe3 	bl	8005094 <__io_putchar>
 80050ce:	e7f5      	b.n	80050bc <_write+0x8>

080050d0 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 80050d0:	6802      	ldr	r2, [r0, #0]
 80050d2:	4b03      	ldr	r3, [pc, #12]	; (80050e0 <HAL_TIM_PeriodElapsedCallback+0x10>)
 80050d4:	429a      	cmp	r2, r3
 80050d6:	d101      	bne.n	80050dc <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 80050d8:	f7fb ba6a 	b.w	80005b0 <HAL_IncTick>
 80050dc:	4770      	bx	lr
 80050de:	bf00      	nop
 80050e0:	40014800 	.word	0x40014800

080050e4 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80050e4:	4b21      	ldr	r3, [pc, #132]	; (800516c <HAL_MspInit+0x88>)
{
 80050e6:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80050e8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80050ea:	f042 0201 	orr.w	r2, r2, #1
 80050ee:	661a      	str	r2, [r3, #96]	; 0x60
 80050f0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80050f2:	f002 0201 	and.w	r2, r2, #1
 80050f6:	9200      	str	r2, [sp, #0]
 80050f8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80050fa:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80050fc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005100:	659a      	str	r2, [r3, #88]	; 0x58
 8005102:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005104:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005108:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800510a:	2003      	movs	r0, #3
  __HAL_RCC_PWR_CLK_ENABLE();
 800510c:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800510e:	f7fb fa6b 	bl	80005e8 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8005112:	2200      	movs	r2, #0
 8005114:	4611      	mov	r1, r2
 8005116:	f06f 000b 	mvn.w	r0, #11
 800511a:	f7fb fa77 	bl	800060c <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800511e:	2200      	movs	r2, #0
 8005120:	4611      	mov	r1, r2
 8005122:	f06f 000a 	mvn.w	r0, #10
 8005126:	f7fb fa71 	bl	800060c <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800512a:	2200      	movs	r2, #0
 800512c:	4611      	mov	r1, r2
 800512e:	f06f 0009 	mvn.w	r0, #9
 8005132:	f7fb fa6b 	bl	800060c <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8005136:	2200      	movs	r2, #0
 8005138:	4611      	mov	r1, r2
 800513a:	f06f 0004 	mvn.w	r0, #4
 800513e:	f7fb fa65 	bl	800060c <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8005142:	2200      	movs	r2, #0
 8005144:	4611      	mov	r1, r2
 8005146:	f06f 0003 	mvn.w	r0, #3
 800514a:	f7fb fa5f 	bl	800060c <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800514e:	2200      	movs	r2, #0
 8005150:	210f      	movs	r1, #15
 8005152:	f06f 0001 	mvn.w	r0, #1
 8005156:	f7fb fa59 	bl	800060c <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 800515a:	2200      	movs	r2, #0
 800515c:	210f      	movs	r1, #15
 800515e:	f04f 30ff 	mov.w	r0, #4294967295
 8005162:	f7fb fa53 	bl	800060c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005166:	b003      	add	sp, #12
 8005168:	f85d fb04 	ldr.w	pc, [sp], #4
 800516c:	40021000 	.word	0x40021000

08005170 <HAL_DFSDM_ChannelMspInit>:

static uint32_t DFSDM1_Init = 0;

void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8005170:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(DFSDM1_Init == 0)
 8005172:	4b0e      	ldr	r3, [pc, #56]	; (80051ac <HAL_DFSDM_ChannelMspInit+0x3c>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	b9b3      	cbnz	r3, 80051a6 <HAL_DFSDM_ChannelMspInit+0x36>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8005178:	4a0d      	ldr	r2, [pc, #52]	; (80051b0 <HAL_DFSDM_ChannelMspInit+0x40>)
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800517a:	480e      	ldr	r0, [pc, #56]	; (80051b4 <HAL_DFSDM_ChannelMspInit+0x44>)
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 800517c:	6e11      	ldr	r1, [r2, #96]	; 0x60
 800517e:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
 8005182:	6611      	str	r1, [r2, #96]	; 0x60
 8005184:	6e12      	ldr	r2, [r2, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005186:	9303      	str	r3, [sp, #12]
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8005188:	f002 7280 	and.w	r2, r2, #16777216	; 0x1000000
 800518c:	9200      	str	r2, [sp, #0]
 800518e:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005190:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8005192:	f44f 7220 	mov.w	r2, #640	; 0x280
 8005196:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8005198:	2306      	movs	r3, #6
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800519a:	2202      	movs	r2, #2
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800519c:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800519e:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80051a0:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80051a2:	f7fb fb35 	bl	8000810 <HAL_GPIO_Init>
  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  }

}
 80051a6:	b007      	add	sp, #28
 80051a8:	f85d fb04 	ldr.w	pc, [sp], #4
 80051ac:	20000db8 	.word	0x20000db8
 80051b0:	40021000 	.word	0x40021000
 80051b4:	48001000 	.word	0x48001000

080051b8 <HAL_I2C_MspInit>:
  }

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80051b8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C2)
 80051ba:	6802      	ldr	r2, [r0, #0]
 80051bc:	4b0f      	ldr	r3, [pc, #60]	; (80051fc <HAL_I2C_MspInit+0x44>)
 80051be:	429a      	cmp	r2, r3
 80051c0:	d119      	bne.n	80051f6 <HAL_I2C_MspInit+0x3e>
  
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 80051c2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80051c6:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80051c8:	2312      	movs	r3, #18
 80051ca:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80051cc:	2301      	movs	r3, #1
 80051ce:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80051d0:	2303      	movs	r3, #3
 80051d2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80051d4:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80051d6:	eb0d 0103 	add.w	r1, sp, r3
 80051da:	4809      	ldr	r0, [pc, #36]	; (8005200 <HAL_I2C_MspInit+0x48>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80051dc:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80051de:	f7fb fb17 	bl	8000810 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80051e2:	4b08      	ldr	r3, [pc, #32]	; (8005204 <HAL_I2C_MspInit+0x4c>)
 80051e4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80051e6:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80051ea:	659a      	str	r2, [r3, #88]	; 0x58
 80051ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051f2:	9300      	str	r3, [sp, #0]
 80051f4:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80051f6:	b007      	add	sp, #28
 80051f8:	f85d fb04 	ldr.w	pc, [sp], #4
 80051fc:	40005800 	.word	0x40005800
 8005200:	48000400 	.word	0x48000400
 8005204:	40021000 	.word	0x40021000

08005208 <HAL_QSPI_MspInit>:
  }

}

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8005208:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hqspi->Instance==QUADSPI)
 800520a:	6802      	ldr	r2, [r0, #0]
 800520c:	4b10      	ldr	r3, [pc, #64]	; (8005250 <HAL_QSPI_MspInit+0x48>)
 800520e:	429a      	cmp	r2, r3
 8005210:	d11b      	bne.n	800524a <HAL_QSPI_MspInit+0x42>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8005212:	f103 4320 	add.w	r3, r3, #2684354560	; 0xa0000000
 8005216:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800521a:	a901      	add	r1, sp, #4
    __HAL_RCC_QSPI_CLK_ENABLE();
 800521c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800521e:	480d      	ldr	r0, [pc, #52]	; (8005254 <HAL_QSPI_MspInit+0x4c>)
    __HAL_RCC_QSPI_CLK_ENABLE();
 8005220:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005224:	651a      	str	r2, [r3, #80]	; 0x50
 8005226:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005228:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800522c:	9300      	str	r3, [sp, #0]
 800522e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin 
 8005230:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8005234:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005236:	2302      	movs	r3, #2
 8005238:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800523a:	2300      	movs	r3, #0
 800523c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800523e:	2303      	movs	r3, #3
 8005240:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8005242:	230a      	movs	r3, #10
 8005244:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005246:	f7fb fae3 	bl	8000810 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 800524a:	b007      	add	sp, #28
 800524c:	f85d fb04 	ldr.w	pc, [sp], #4
 8005250:	a0001000 	.word	0xa0001000
 8005254:	48001000 	.word	0x48001000

08005258 <HAL_SPI_MspInit>:
  }

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005258:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI3)
 800525a:	6802      	ldr	r2, [r0, #0]
 800525c:	4b0f      	ldr	r3, [pc, #60]	; (800529c <HAL_SPI_MspInit+0x44>)
 800525e:	429a      	cmp	r2, r3
 8005260:	d119      	bne.n	8005296 <HAL_SPI_MspInit+0x3e>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005262:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005266:	a901      	add	r1, sp, #4
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005268:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800526a:	480d      	ldr	r0, [pc, #52]	; (80052a0 <HAL_SPI_MspInit+0x48>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 800526c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005270:	659a      	str	r2, [r3, #88]	; 0x58
 8005272:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005274:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005278:	9300      	str	r3, [sp, #0]
 800527a:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 800527c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8005280:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005282:	2302      	movs	r3, #2
 8005284:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005286:	2300      	movs	r3, #0
 8005288:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800528a:	2303      	movs	r3, #3
 800528c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800528e:	2306      	movs	r3, #6
 8005290:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005292:	f7fb fabd 	bl	8000810 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8005296:	b007      	add	sp, #28
 8005298:	f85d fb04 	ldr.w	pc, [sp], #4
 800529c:	40003c00 	.word	0x40003c00
 80052a0:	48000800 	.word	0x48000800

080052a4 <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{

  if(hspi->Instance==SPI3)
 80052a4:	6802      	ldr	r2, [r0, #0]
 80052a6:	4b07      	ldr	r3, [pc, #28]	; (80052c4 <HAL_SPI_MspDeInit+0x20>)
 80052a8:	429a      	cmp	r2, r3
 80052aa:	d109      	bne.n	80052c0 <HAL_SPI_MspDeInit+0x1c>
  {
  /* USER CODE BEGIN SPI3_MspDeInit 0 */

  /* USER CODE END SPI3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI3_CLK_DISABLE();
 80052ac:	4a06      	ldr	r2, [pc, #24]	; (80052c8 <HAL_SPI_MspDeInit+0x24>)
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    HAL_GPIO_DeInit(GPIOC, INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin);
 80052ae:	4807      	ldr	r0, [pc, #28]	; (80052cc <HAL_SPI_MspDeInit+0x28>)
    __HAL_RCC_SPI3_CLK_DISABLE();
 80052b0:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80052b2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80052b6:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_GPIO_DeInit(GPIOC, INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin);
 80052b8:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 80052bc:	f7fb bb84 	b.w	80009c8 <HAL_GPIO_DeInit>
 80052c0:	4770      	bx	lr
 80052c2:	bf00      	nop
 80052c4:	40003c00 	.word	0x40003c00
 80052c8:	40021000 	.word	0x40021000
 80052cc:	48000800 	.word	0x48000800

080052d0 <HAL_TIM_PWM_MspInit>:
}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{

  if(htim_pwm->Instance==TIM3)
 80052d0:	6802      	ldr	r2, [r0, #0]
 80052d2:	4b08      	ldr	r3, [pc, #32]	; (80052f4 <HAL_TIM_PWM_MspInit+0x24>)
 80052d4:	429a      	cmp	r2, r3
{
 80052d6:	b082      	sub	sp, #8
  if(htim_pwm->Instance==TIM3)
 80052d8:	d10a      	bne.n	80052f0 <HAL_TIM_PWM_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80052da:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
 80052de:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80052e0:	f042 0202 	orr.w	r2, r2, #2
 80052e4:	659a      	str	r2, [r3, #88]	; 0x58
 80052e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052e8:	f003 0302 	and.w	r3, r3, #2
 80052ec:	9301      	str	r3, [sp, #4]
 80052ee:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80052f0:	b002      	add	sp, #8
 80052f2:	4770      	bx	lr
 80052f4:	40000400 	.word	0x40000400

080052f8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80052f8:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM3)
 80052fa:	6802      	ldr	r2, [r0, #0]
 80052fc:	4b0e      	ldr	r3, [pc, #56]	; (8005338 <HAL_TIM_MspPostInit+0x40>)
 80052fe:	429a      	cmp	r2, r3
{
 8005300:	b087      	sub	sp, #28
  if(htim->Instance==TIM3)
 8005302:	d116      	bne.n	8005332 <HAL_TIM_MspPostInit+0x3a>
    /**TIM3 GPIO Configuration    
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3 
    */
    GPIO_InitStruct.Pin = MOTOR1_PWM_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005304:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005306:	2500      	movs	r5, #0
    GPIO_InitStruct.Pin = MOTOR1_PWM_Pin;
 8005308:	2380      	movs	r3, #128	; 0x80
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
    HAL_GPIO_Init(MOTOR1_PWM_GPIO_Port, &GPIO_InitStruct);
 800530a:	a901      	add	r1, sp, #4
 800530c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = MOTOR1_PWM_Pin;
 8005310:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005312:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005314:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005316:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005318:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(MOTOR1_PWM_GPIO_Port, &GPIO_InitStruct);
 800531a:	f7fb fa79 	bl	8000810 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOTOR2_PWM_Pin;
 800531e:	2301      	movs	r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
    HAL_GPIO_Init(MOTOR2_PWM_GPIO_Port, &GPIO_InitStruct);
 8005320:	a901      	add	r1, sp, #4
 8005322:	4806      	ldr	r0, [pc, #24]	; (800533c <HAL_TIM_MspPostInit+0x44>)
    GPIO_InitStruct.Pin = MOTOR2_PWM_Pin;
 8005324:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005326:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005328:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800532a:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800532c:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(MOTOR2_PWM_GPIO_Port, &GPIO_InitStruct);
 800532e:	f7fb fa6f 	bl	8000810 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8005332:	b007      	add	sp, #28
 8005334:	bd30      	pop	{r4, r5, pc}
 8005336:	bf00      	nop
 8005338:	40000400 	.word	0x40000400
 800533c:	48000400 	.word	0x48000400

08005340 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005340:	b500      	push	{lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 8005342:	6803      	ldr	r3, [r0, #0]
 8005344:	4a1c      	ldr	r2, [pc, #112]	; (80053b8 <HAL_UART_MspInit+0x78>)
 8005346:	4293      	cmp	r3, r2
{
 8005348:	b089      	sub	sp, #36	; 0x24
  if(huart->Instance==USART1)
 800534a:	d11a      	bne.n	8005382 <HAL_UART_MspInit+0x42>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800534c:	4b1b      	ldr	r3, [pc, #108]	; (80053bc <HAL_UART_MspInit+0x7c>)
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800534e:	481c      	ldr	r0, [pc, #112]	; (80053c0 <HAL_UART_MspInit+0x80>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8005350:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005352:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005356:	661a      	str	r2, [r3, #96]	; 0x60
 8005358:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800535a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800535e:	9301      	str	r3, [sp, #4]
 8005360:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8005362:	23c0      	movs	r3, #192	; 0xc0
 8005364:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005366:	2302      	movs	r3, #2
 8005368:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800536a:	2300      	movs	r3, #0
 800536c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800536e:	2303      	movs	r3, #3
 8005370:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005372:	2307      	movs	r3, #7
 8005374:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005376:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005378:	f7fb fa4a 	bl	8000810 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800537c:	b009      	add	sp, #36	; 0x24
 800537e:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(huart->Instance==USART3)
 8005382:	4a10      	ldr	r2, [pc, #64]	; (80053c4 <HAL_UART_MspInit+0x84>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d1f9      	bne.n	800537c <HAL_UART_MspInit+0x3c>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005388:	4b0c      	ldr	r3, [pc, #48]	; (80053bc <HAL_UART_MspInit+0x7c>)
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800538a:	480f      	ldr	r0, [pc, #60]	; (80053c8 <HAL_UART_MspInit+0x88>)
    __HAL_RCC_USART3_CLK_ENABLE();
 800538c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800538e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8005392:	659a      	str	r2, [r3, #88]	; 0x58
 8005394:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005396:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800539a:	9302      	str	r3, [sp, #8]
 800539c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 800539e:	f44f 7340 	mov.w	r3, #768	; 0x300
 80053a2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053a4:	2302      	movs	r3, #2
 80053a6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053a8:	2300      	movs	r3, #0
 80053aa:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80053ac:	2303      	movs	r3, #3
 80053ae:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80053b0:	2307      	movs	r3, #7
 80053b2:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80053b4:	a903      	add	r1, sp, #12
 80053b6:	e7df      	b.n	8005378 <HAL_UART_MspInit+0x38>
 80053b8:	40013800 	.word	0x40013800
 80053bc:	40021000 	.word	0x40021000
 80053c0:	48000400 	.word	0x48000400
 80053c4:	40004800 	.word	0x40004800
 80053c8:	48000c00 	.word	0x48000c00

080053cc <HAL_PCD_MspInit>:
  }

}

void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80053cc:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hpcd->Instance==USB_OTG_FS)
 80053ce:	6803      	ldr	r3, [r0, #0]
 80053d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 80053d4:	b088      	sub	sp, #32
  if(hpcd->Instance==USB_OTG_FS)
 80053d6:	d138      	bne.n	800544a <HAL_PCD_MspInit+0x7e>
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80053d8:	2400      	movs	r4, #0
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 80053da:	f44f 7300 	mov.w	r3, #512	; 0x200
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80053de:	a903      	add	r1, sp, #12
 80053e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 80053e4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80053e6:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053e8:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80053ea:	f7fb fa11 	bl	8000810 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 80053ee:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80053f2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053f4:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053f6:	2302      	movs	r3, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80053f8:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 80053fc:	f504 3404 	add.w	r4, r4, #135168	; 0x21000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005400:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005402:	2303      	movs	r3, #3
 8005404:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005406:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8005408:	230a      	movs	r3, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800540a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800540e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005410:	f7fb f9fe 	bl	8000810 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8005414:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8005416:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800541a:	64e3      	str	r3, [r4, #76]	; 0x4c
 800541c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800541e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005422:	9301      	str	r3, [sp, #4]
 8005424:	9b01      	ldr	r3, [sp, #4]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005426:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005428:	00db      	lsls	r3, r3, #3
 800542a:	d410      	bmi.n	800544e <HAL_PCD_MspInit+0x82>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800542c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800542e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005432:	65a3      	str	r3, [r4, #88]	; 0x58
 8005434:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005436:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800543a:	9302      	str	r3, [sp, #8]
 800543c:	9b02      	ldr	r3, [sp, #8]
      HAL_PWREx_EnableVddUSB();
 800543e:	f7fb fcf1 	bl	8000e24 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8005442:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005444:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005448:	65a3      	str	r3, [r4, #88]	; 0x58
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 800544a:	b008      	add	sp, #32
 800544c:	bd10      	pop	{r4, pc}
      HAL_PWREx_EnableVddUSB();
 800544e:	f7fb fce9 	bl	8000e24 <HAL_PWREx_EnableVddUSB>
}
 8005452:	e7fa      	b.n	800544a <HAL_PCD_MspInit+0x7e>

08005454 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005454:	b510      	push	{r4, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM17 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority ,0); 
 8005456:	4601      	mov	r1, r0
{
 8005458:	b088      	sub	sp, #32
  HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority ,0); 
 800545a:	2200      	movs	r2, #0
 800545c:	201a      	movs	r0, #26
 800545e:	f7fb f8d5 	bl	800060c <HAL_NVIC_SetPriority>
  
  /* Enable the TIM17 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn); 
 8005462:	201a      	movs	r0, #26
 8005464:	f7fb f906 	bl	8000674 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8005468:	4b14      	ldr	r3, [pc, #80]	; (80054bc <HAL_InitTick+0x68>)
   
  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 800546a:	4c15      	ldr	r4, [pc, #84]	; (80054c0 <HAL_InitTick+0x6c>)
  __HAL_RCC_TIM17_CLK_ENABLE();
 800546c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800546e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8005472:	661a      	str	r2, [r3, #96]	; 0x60
 8005474:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005476:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800547a:	9302      	str	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800547c:	a901      	add	r1, sp, #4
 800547e:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM17_CLK_ENABLE();
 8005480:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005482:	f7fc f8cd 	bl	8001620 <HAL_RCC_GetClockConfig>
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8005486:	f7fc f8b9 	bl	80015fc <HAL_RCC_GetPCLK2Freq>
  htim17.Instance = TIM17;
 800548a:	4b0e      	ldr	r3, [pc, #56]	; (80054c4 <HAL_InitTick+0x70>)
 800548c:	6023      	str	r3, [r4, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000 / 1000) - 1;
 800548e:	f240 33e7 	movw	r3, #999	; 0x3e7
 8005492:	60e3      	str	r3, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8005494:	4b0c      	ldr	r3, [pc, #48]	; (80054c8 <HAL_InitTick+0x74>)
 8005496:	fbb0 f0f3 	udiv	r0, r0, r3
 800549a:	3801      	subs	r0, #1
  htim17.Init.Prescaler = uwPrescalerValue;
  htim17.Init.ClockDivision = 0;
 800549c:	2300      	movs	r3, #0
  htim17.Init.Prescaler = uwPrescalerValue;
 800549e:	6060      	str	r0, [r4, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim17) == HAL_OK)
 80054a0:	4620      	mov	r0, r4
  htim17.Init.ClockDivision = 0;
 80054a2:	6123      	str	r3, [r4, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80054a4:	60a3      	str	r3, [r4, #8]
  if(HAL_TIM_Base_Init(&htim17) == HAL_OK)
 80054a6:	f7fd f9ed 	bl	8002884 <HAL_TIM_Base_Init>
 80054aa:	b920      	cbnz	r0, 80054b6 <HAL_InitTick+0x62>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim17);
 80054ac:	4620      	mov	r0, r4
 80054ae:	f7fd f8b7 	bl	8002620 <HAL_TIM_Base_Start_IT>
  }
  
  /* Return function status */
  return HAL_ERROR;
}
 80054b2:	b008      	add	sp, #32
 80054b4:	bd10      	pop	{r4, pc}
  return HAL_ERROR;
 80054b6:	2001      	movs	r0, #1
 80054b8:	e7fb      	b.n	80054b2 <HAL_InitTick+0x5e>
 80054ba:	bf00      	nop
 80054bc:	40021000 	.word	0x40021000
 80054c0:	20001498 	.word	0x20001498
 80054c4:	40014800 	.word	0x40014800
 80054c8:	000f4240 	.word	0x000f4240

080054cc <NMI_Handler>:
 80054cc:	4770      	bx	lr

080054ce <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80054ce:	e7fe      	b.n	80054ce <HardFault_Handler>

080054d0 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80054d0:	e7fe      	b.n	80054d0 <MemManage_Handler>

080054d2 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80054d2:	e7fe      	b.n	80054d2 <BusFault_Handler>

080054d4 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80054d4:	e7fe      	b.n	80054d4 <UsageFault_Handler>

080054d6 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 80054d6:	4770      	bx	lr

080054d8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  osSystickHandler();
 80054d8:	f7fd bf79 	b.w	80033ce <osSystickHandler>

080054dc <EXTI9_5_IRQHandler>:

/**
* @brief This function handles EXTI line[9:5] interrupts.
*/
void EXTI9_5_IRQHandler(void)
{
 80054dc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80054de:	2020      	movs	r0, #32
 80054e0:	f7fb fb18 	bl	8000b14 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 80054e4:	2040      	movs	r0, #64	; 0x40
 80054e6:	f7fb fb15 	bl	8000b14 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80054ea:	2080      	movs	r0, #128	; 0x80
 80054ec:	f7fb fb12 	bl	8000b14 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80054f0:	f44f 7080 	mov.w	r0, #256	; 0x100
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80054f4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80054f8:	f7fb bb0c 	b.w	8000b14 <HAL_GPIO_EXTI_IRQHandler>

080054fc <TIM1_TRG_COM_TIM17_IRQHandler>:
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80054fc:	4801      	ldr	r0, [pc, #4]	; (8005504 <TIM1_TRG_COM_TIM17_IRQHandler+0x8>)
 80054fe:	f7fd b8ab 	b.w	8002658 <HAL_TIM_IRQHandler>
 8005502:	bf00      	nop
 8005504:	20001498 	.word	0x20001498

08005508 <EXTI15_10_IRQHandler>:

/**
* @brief This function handles EXTI line[15:10] interrupts.
*/
void EXTI15_10_IRQHandler(void)
{
 8005508:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 800550a:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800550e:	f7fb fb01 	bl	8000b14 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8005512:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005516:	f7fb fafd 	bl	8000b14 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800551a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800551e:	f7fb faf9 	bl	8000b14 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8005522:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005526:	f7fb faf5 	bl	8000b14 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 800552a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800552e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8005532:	f7fb baef 	b.w	8000b14 <HAL_GPIO_EXTI_IRQHandler>
	...

08005538 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005538:	490f      	ldr	r1, [pc, #60]	; (8005578 <SystemInit+0x40>)
 800553a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800553e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005542:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8005546:	4b0d      	ldr	r3, [pc, #52]	; (800557c <SystemInit+0x44>)
 8005548:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800554a:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 800554c:	f042 0201 	orr.w	r2, r2, #1
 8005550:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 8005552:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8005554:	681a      	ldr	r2, [r3, #0]
 8005556:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 800555a:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 800555e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8005560:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005564:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005566:	681a      	ldr	r2, [r3, #0]
 8005568:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800556c:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800556e:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005570:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005574:	608b      	str	r3, [r1, #8]
 8005576:	4770      	bx	lr
 8005578:	e000ed00 	.word	0xe000ed00
 800557c:	40021000 	.word	0x40021000

08005580 <WIFI_Init>:
  * @brief  Initialiaze the WIFI core
  * @param  None
  * @retval Operation status
  */
WIFI_Status_t WIFI_Init(void)
{
 8005580:	b507      	push	{r0, r1, r2, lr}
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
  
  if(ES_WIFI_RegisterBusIO(&EsWifiObj, 
 8005582:	4b0b      	ldr	r3, [pc, #44]	; (80055b0 <WIFI_Init+0x30>)
 8005584:	9301      	str	r3, [sp, #4]
 8005586:	4b0b      	ldr	r3, [pc, #44]	; (80055b4 <WIFI_Init+0x34>)
 8005588:	9300      	str	r3, [sp, #0]
 800558a:	4a0b      	ldr	r2, [pc, #44]	; (80055b8 <WIFI_Init+0x38>)
 800558c:	4b0b      	ldr	r3, [pc, #44]	; (80055bc <WIFI_Init+0x3c>)
 800558e:	490c      	ldr	r1, [pc, #48]	; (80055c0 <WIFI_Init+0x40>)
 8005590:	480c      	ldr	r0, [pc, #48]	; (80055c4 <WIFI_Init+0x44>)
 8005592:	f7fe fdb9 	bl	8004108 <ES_WIFI_RegisterBusIO>
 8005596:	b940      	cbnz	r0, 80055aa <WIFI_Init+0x2a>
                           SPI_WIFI_Delay,
                           SPI_WIFI_SendData,
                           SPI_WIFI_ReceiveData) == ES_WIFI_STATUS_OK)
  {
    
    if(ES_WIFI_Init(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8005598:	480a      	ldr	r0, [pc, #40]	; (80055c4 <WIFI_Init+0x44>)
 800559a:	f7fe fd55 	bl	8004048 <ES_WIFI_Init>
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 800559e:	3000      	adds	r0, #0
 80055a0:	bf18      	it	ne
 80055a2:	2001      	movne	r0, #1
    {
      ret = WIFI_STATUS_OK;
    }
  }
  return ret;
}
 80055a4:	b003      	add	sp, #12
 80055a6:	f85d fb04 	ldr.w	pc, [sp], #4
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80055aa:	2001      	movs	r0, #1
 80055ac:	e7fa      	b.n	80055a4 <WIFI_Init+0x24>
 80055ae:	bf00      	nop
 80055b0:	08004705 	.word	0x08004705
 80055b4:	080047fd 	.word	0x080047fd
 80055b8:	080046f5 	.word	0x080046f5
 80055bc:	08004891 	.word	0x08004891
 80055c0:	080045dd 	.word	0x080045dd
 80055c4:	200014d8 	.word	0x200014d8

080055c8 <WIFI_Connect>:
  */
WIFI_Status_t WIFI_Connect(
                             const char* SSID, 
                             const char* Password,
                             WIFI_Ecn_t ecn)
{
 80055c8:	b508      	push	{r3, lr}
  WIFI_Status_t ret = WIFI_STATUS_ERROR;  
 
  if(ES_WIFI_Connect(&EsWifiObj, SSID, Password, (ES_WIFI_SecurityType_t) ecn) == ES_WIFI_STATUS_OK)
 80055ca:	4613      	mov	r3, r2
 80055cc:	460a      	mov	r2, r1
 80055ce:	4601      	mov	r1, r0
 80055d0:	4806      	ldr	r0, [pc, #24]	; (80055ec <WIFI_Connect+0x24>)
 80055d2:	f7fe fdad 	bl	8004130 <ES_WIFI_Connect>
 80055d6:	b930      	cbnz	r0, 80055e6 <WIFI_Connect+0x1e>
  {
    if(ES_WIFI_GetNetworkSettings(&EsWifiObj) == ES_WIFI_STATUS_OK)
 80055d8:	4804      	ldr	r0, [pc, #16]	; (80055ec <WIFI_Connect+0x24>)
 80055da:	f7fe fde9 	bl	80041b0 <ES_WIFI_GetNetworkSettings>
  WIFI_Status_t ret = WIFI_STATUS_ERROR;  
 80055de:	3000      	adds	r0, #0
 80055e0:	bf18      	it	ne
 80055e2:	2001      	movne	r0, #1
 80055e4:	bd08      	pop	{r3, pc}
 80055e6:	2001      	movs	r0, #1
       ret = WIFI_STATUS_OK;
    }
    
  }
  return ret;
}
 80055e8:	bd08      	pop	{r3, pc}
 80055ea:	bf00      	nop
 80055ec:	200014d8 	.word	0x200014d8

080055f0 <WIFI_GetIP_Address>:
  */
WIFI_Status_t WIFI_GetIP_Address (uint8_t  *ipaddr)
{
  WIFI_Status_t ret = WIFI_STATUS_ERROR; 
  
  if(EsWifiObj.NetSettings.IsConnected)
 80055f0:	4b05      	ldr	r3, [pc, #20]	; (8005608 <WIFI_GetIP_Address+0x18>)
 80055f2:	f893 20be 	ldrb.w	r2, [r3, #190]	; 0xbe
 80055f6:	b122      	cbz	r2, 8005602 <WIFI_GetIP_Address+0x12>
  {
    memcpy(ipaddr, EsWifiObj.NetSettings.IP_Addr, 4);
 80055f8:	f8d3 30c1 	ldr.w	r3, [r3, #193]	; 0xc1
 80055fc:	6003      	str	r3, [r0, #0]
    ret = WIFI_STATUS_OK;
 80055fe:	2000      	movs	r0, #0
 8005600:	4770      	bx	lr
  WIFI_Status_t ret = WIFI_STATUS_ERROR; 
 8005602:	2001      	movs	r0, #1
  }
  return ret;
}
 8005604:	4770      	bx	lr
 8005606:	bf00      	nop
 8005608:	200014d8 	.word	0x200014d8

0800560c <WIFI_OpenClientConnection>:
  * @param  port : Remote port
  * @param  local_port : Local port
  * @retval Operation status
  */
WIFI_Status_t WIFI_OpenClientConnection(uint32_t socket, WIFI_Protocol_t type, const char* name, uint8_t* ipaddr, uint16_t port, uint16_t local_port)
{
 800560c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
  ES_WIFI_Conn_t conn;
  
  conn.Number = socket;
  conn.RemotePort = port;
 800560e:	f8bd 2018 	ldrh.w	r2, [sp, #24]
 8005612:	f8ad 2002 	strh.w	r2, [sp, #2]
  conn.LocalPort = local_port;
 8005616:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800561a:	f8ad 2004 	strh.w	r2, [sp, #4]
  conn.Type = (type == WIFI_TCP_PROTOCOL)? ES_WIFI_TCP_CONNECTION : ES_WIFI_UDP_CONNECTION;
 800561e:	3100      	adds	r1, #0
  conn.RemoteIP[0] = ipaddr[0];
 8005620:	781a      	ldrb	r2, [r3, #0]
 8005622:	f88d 2006 	strb.w	r2, [sp, #6]
  conn.Type = (type == WIFI_TCP_PROTOCOL)? ES_WIFI_TCP_CONNECTION : ES_WIFI_UDP_CONNECTION;
 8005626:	bf18      	it	ne
 8005628:	2101      	movne	r1, #1
  conn.RemoteIP[1] = ipaddr[1];
 800562a:	785a      	ldrb	r2, [r3, #1]
  conn.Number = socket;
 800562c:	f88d 0001 	strb.w	r0, [sp, #1]
  conn.Type = (type == WIFI_TCP_PROTOCOL)? ES_WIFI_TCP_CONNECTION : ES_WIFI_UDP_CONNECTION;
 8005630:	f88d 1000 	strb.w	r1, [sp]
  conn.RemoteIP[1] = ipaddr[1];
 8005634:	f88d 2007 	strb.w	r2, [sp, #7]
  conn.RemoteIP[2] = ipaddr[2];
  conn.RemoteIP[3] = ipaddr[3];
  if(ES_WIFI_StartClientConnection(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 8005638:	4669      	mov	r1, sp
  conn.RemoteIP[2] = ipaddr[2];
 800563a:	789a      	ldrb	r2, [r3, #2]
  if(ES_WIFI_StartClientConnection(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 800563c:	4806      	ldr	r0, [pc, #24]	; (8005658 <WIFI_OpenClientConnection+0x4c>)
  conn.RemoteIP[3] = ipaddr[3];
 800563e:	78db      	ldrb	r3, [r3, #3]
  conn.RemoteIP[2] = ipaddr[2];
 8005640:	f88d 2008 	strb.w	r2, [sp, #8]
  conn.RemoteIP[3] = ipaddr[3];
 8005644:	f88d 3009 	strb.w	r3, [sp, #9]
  if(ES_WIFI_StartClientConnection(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 8005648:	f7fe fe2a 	bl	80042a0 <ES_WIFI_StartClientConnection>
  {
    ret = WIFI_STATUS_OK;
  }
  return ret;
}
 800564c:	3000      	adds	r0, #0
 800564e:	bf18      	it	ne
 8005650:	2001      	movne	r0, #1
 8005652:	b005      	add	sp, #20
 8005654:	f85d fb04 	ldr.w	pc, [sp], #4
 8005658:	200014d8 	.word	0x200014d8

0800565c <WIFI_ReceiveData>:
  * @param  pdata : pointer to Rx buffer
  * @param  *len :  pointer to length of data
  * @retval Operation status
  */
WIFI_Status_t WIFI_ReceiveData(uint8_t socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *RcvDatalen, uint32_t Timeout)
{
 800565c:	b513      	push	{r0, r1, r4, lr}
  WIFI_Status_t ret = WIFI_STATUS_ERROR; 

  if(ES_WIFI_ReceiveData(&EsWifiObj, socket, pdata, Reqlen, RcvDatalen, Timeout) == ES_WIFI_STATUS_OK)
 800565e:	9c04      	ldr	r4, [sp, #16]
 8005660:	e88d 0018 	stmia.w	sp, {r3, r4}
 8005664:	4613      	mov	r3, r2
 8005666:	460a      	mov	r2, r1
 8005668:	4601      	mov	r1, r0
 800566a:	4804      	ldr	r0, [pc, #16]	; (800567c <WIFI_ReceiveData+0x20>)
 800566c:	f7fe fe7c 	bl	8004368 <ES_WIFI_ReceiveData>
  {
    ret = WIFI_STATUS_OK; 
  }
  return ret;
}
 8005670:	3000      	adds	r0, #0
 8005672:	bf18      	it	ne
 8005674:	2001      	movne	r0, #1
 8005676:	b002      	add	sp, #8
 8005678:	bd10      	pop	{r4, pc}
 800567a:	bf00      	nop
 800567c:	200014d8 	.word	0x200014d8

08005680 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005680:	f8df d034 	ldr.w	sp, [pc, #52]	; 80056b8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8005684:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8005686:	e003      	b.n	8005690 <LoopCopyDataInit>

08005688 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8005688:	4b0c      	ldr	r3, [pc, #48]	; (80056bc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800568a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800568c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800568e:	3104      	adds	r1, #4

08005690 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8005690:	480b      	ldr	r0, [pc, #44]	; (80056c0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8005692:	4b0c      	ldr	r3, [pc, #48]	; (80056c4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8005694:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8005696:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8005698:	d3f6      	bcc.n	8005688 <CopyDataInit>
	ldr	r2, =_sbss
 800569a:	4a0b      	ldr	r2, [pc, #44]	; (80056c8 <LoopForever+0x12>)
	b	LoopFillZerobss
 800569c:	e002      	b.n	80056a4 <LoopFillZerobss>

0800569e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800569e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80056a0:	f842 3b04 	str.w	r3, [r2], #4

080056a4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80056a4:	4b09      	ldr	r3, [pc, #36]	; (80056cc <LoopForever+0x16>)
	cmp	r2, r3
 80056a6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80056a8:	d3f9      	bcc.n	800569e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80056aa:	f7ff ff45 	bl	8005538 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80056ae:	f000 f811 	bl	80056d4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80056b2:	f7ff f957 	bl	8004964 <main>

080056b6 <LoopForever>:

LoopForever:
    b LoopForever
 80056b6:	e7fe      	b.n	80056b6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80056b8:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80056bc:	08006da4 	.word	0x08006da4
	ldr	r0, =_sdata
 80056c0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80056c4:	2000006c 	.word	0x2000006c
	ldr	r2, =_sbss
 80056c8:	2000006c 	.word	0x2000006c
	ldr	r3, = _ebss
 80056cc:	20001c38 	.word	0x20001c38

080056d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80056d0:	e7fe      	b.n	80056d0 <ADC1_2_IRQHandler>
	...

080056d4 <__libc_init_array>:
 80056d4:	b570      	push	{r4, r5, r6, lr}
 80056d6:	4e0d      	ldr	r6, [pc, #52]	; (800570c <__libc_init_array+0x38>)
 80056d8:	4c0d      	ldr	r4, [pc, #52]	; (8005710 <__libc_init_array+0x3c>)
 80056da:	1ba4      	subs	r4, r4, r6
 80056dc:	10a4      	asrs	r4, r4, #2
 80056de:	2500      	movs	r5, #0
 80056e0:	42a5      	cmp	r5, r4
 80056e2:	d109      	bne.n	80056f8 <__libc_init_array+0x24>
 80056e4:	4e0b      	ldr	r6, [pc, #44]	; (8005714 <__libc_init_array+0x40>)
 80056e6:	4c0c      	ldr	r4, [pc, #48]	; (8005718 <__libc_init_array+0x44>)
 80056e8:	f001 fa10 	bl	8006b0c <_init>
 80056ec:	1ba4      	subs	r4, r4, r6
 80056ee:	10a4      	asrs	r4, r4, #2
 80056f0:	2500      	movs	r5, #0
 80056f2:	42a5      	cmp	r5, r4
 80056f4:	d105      	bne.n	8005702 <__libc_init_array+0x2e>
 80056f6:	bd70      	pop	{r4, r5, r6, pc}
 80056f8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80056fc:	4798      	blx	r3
 80056fe:	3501      	adds	r5, #1
 8005700:	e7ee      	b.n	80056e0 <__libc_init_array+0xc>
 8005702:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005706:	4798      	blx	r3
 8005708:	3501      	adds	r5, #1
 800570a:	e7f2      	b.n	80056f2 <__libc_init_array+0x1e>
 800570c:	08006d9c 	.word	0x08006d9c
 8005710:	08006d9c 	.word	0x08006d9c
 8005714:	08006d9c 	.word	0x08006d9c
 8005718:	08006da0 	.word	0x08006da0

0800571c <memcpy>:
 800571c:	b510      	push	{r4, lr}
 800571e:	1e43      	subs	r3, r0, #1
 8005720:	440a      	add	r2, r1
 8005722:	4291      	cmp	r1, r2
 8005724:	d100      	bne.n	8005728 <memcpy+0xc>
 8005726:	bd10      	pop	{r4, pc}
 8005728:	f811 4b01 	ldrb.w	r4, [r1], #1
 800572c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005730:	e7f7      	b.n	8005722 <memcpy+0x6>

08005732 <memset>:
 8005732:	4402      	add	r2, r0
 8005734:	4603      	mov	r3, r0
 8005736:	4293      	cmp	r3, r2
 8005738:	d100      	bne.n	800573c <memset+0xa>
 800573a:	4770      	bx	lr
 800573c:	f803 1b01 	strb.w	r1, [r3], #1
 8005740:	e7f9      	b.n	8005736 <memset+0x4>
	...

08005744 <iprintf>:
 8005744:	b40f      	push	{r0, r1, r2, r3}
 8005746:	4b0a      	ldr	r3, [pc, #40]	; (8005770 <iprintf+0x2c>)
 8005748:	b513      	push	{r0, r1, r4, lr}
 800574a:	681c      	ldr	r4, [r3, #0]
 800574c:	b124      	cbz	r4, 8005758 <iprintf+0x14>
 800574e:	69a3      	ldr	r3, [r4, #24]
 8005750:	b913      	cbnz	r3, 8005758 <iprintf+0x14>
 8005752:	4620      	mov	r0, r4
 8005754:	f000 fad4 	bl	8005d00 <__sinit>
 8005758:	ab05      	add	r3, sp, #20
 800575a:	9a04      	ldr	r2, [sp, #16]
 800575c:	68a1      	ldr	r1, [r4, #8]
 800575e:	9301      	str	r3, [sp, #4]
 8005760:	4620      	mov	r0, r4
 8005762:	f000 fde9 	bl	8006338 <_vfiprintf_r>
 8005766:	b002      	add	sp, #8
 8005768:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800576c:	b004      	add	sp, #16
 800576e:	4770      	bx	lr
 8005770:	20000008 	.word	0x20000008

08005774 <_puts_r>:
 8005774:	b570      	push	{r4, r5, r6, lr}
 8005776:	460e      	mov	r6, r1
 8005778:	4605      	mov	r5, r0
 800577a:	b118      	cbz	r0, 8005784 <_puts_r+0x10>
 800577c:	6983      	ldr	r3, [r0, #24]
 800577e:	b90b      	cbnz	r3, 8005784 <_puts_r+0x10>
 8005780:	f000 fabe 	bl	8005d00 <__sinit>
 8005784:	69ab      	ldr	r3, [r5, #24]
 8005786:	68ac      	ldr	r4, [r5, #8]
 8005788:	b913      	cbnz	r3, 8005790 <_puts_r+0x1c>
 800578a:	4628      	mov	r0, r5
 800578c:	f000 fab8 	bl	8005d00 <__sinit>
 8005790:	4b23      	ldr	r3, [pc, #140]	; (8005820 <_puts_r+0xac>)
 8005792:	429c      	cmp	r4, r3
 8005794:	d117      	bne.n	80057c6 <_puts_r+0x52>
 8005796:	686c      	ldr	r4, [r5, #4]
 8005798:	89a3      	ldrh	r3, [r4, #12]
 800579a:	071b      	lsls	r3, r3, #28
 800579c:	d51d      	bpl.n	80057da <_puts_r+0x66>
 800579e:	6923      	ldr	r3, [r4, #16]
 80057a0:	b1db      	cbz	r3, 80057da <_puts_r+0x66>
 80057a2:	3e01      	subs	r6, #1
 80057a4:	68a3      	ldr	r3, [r4, #8]
 80057a6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80057aa:	3b01      	subs	r3, #1
 80057ac:	60a3      	str	r3, [r4, #8]
 80057ae:	b9e9      	cbnz	r1, 80057ec <_puts_r+0x78>
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	da2e      	bge.n	8005812 <_puts_r+0x9e>
 80057b4:	4622      	mov	r2, r4
 80057b6:	210a      	movs	r1, #10
 80057b8:	4628      	mov	r0, r5
 80057ba:	f000 f8ef 	bl	800599c <__swbuf_r>
 80057be:	3001      	adds	r0, #1
 80057c0:	d011      	beq.n	80057e6 <_puts_r+0x72>
 80057c2:	200a      	movs	r0, #10
 80057c4:	bd70      	pop	{r4, r5, r6, pc}
 80057c6:	4b17      	ldr	r3, [pc, #92]	; (8005824 <_puts_r+0xb0>)
 80057c8:	429c      	cmp	r4, r3
 80057ca:	d101      	bne.n	80057d0 <_puts_r+0x5c>
 80057cc:	68ac      	ldr	r4, [r5, #8]
 80057ce:	e7e3      	b.n	8005798 <_puts_r+0x24>
 80057d0:	4b15      	ldr	r3, [pc, #84]	; (8005828 <_puts_r+0xb4>)
 80057d2:	429c      	cmp	r4, r3
 80057d4:	bf08      	it	eq
 80057d6:	68ec      	ldreq	r4, [r5, #12]
 80057d8:	e7de      	b.n	8005798 <_puts_r+0x24>
 80057da:	4621      	mov	r1, r4
 80057dc:	4628      	mov	r0, r5
 80057de:	f000 f92f 	bl	8005a40 <__swsetup_r>
 80057e2:	2800      	cmp	r0, #0
 80057e4:	d0dd      	beq.n	80057a2 <_puts_r+0x2e>
 80057e6:	f04f 30ff 	mov.w	r0, #4294967295
 80057ea:	bd70      	pop	{r4, r5, r6, pc}
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	da04      	bge.n	80057fa <_puts_r+0x86>
 80057f0:	69a2      	ldr	r2, [r4, #24]
 80057f2:	4293      	cmp	r3, r2
 80057f4:	db06      	blt.n	8005804 <_puts_r+0x90>
 80057f6:	290a      	cmp	r1, #10
 80057f8:	d004      	beq.n	8005804 <_puts_r+0x90>
 80057fa:	6823      	ldr	r3, [r4, #0]
 80057fc:	1c5a      	adds	r2, r3, #1
 80057fe:	6022      	str	r2, [r4, #0]
 8005800:	7019      	strb	r1, [r3, #0]
 8005802:	e7cf      	b.n	80057a4 <_puts_r+0x30>
 8005804:	4622      	mov	r2, r4
 8005806:	4628      	mov	r0, r5
 8005808:	f000 f8c8 	bl	800599c <__swbuf_r>
 800580c:	3001      	adds	r0, #1
 800580e:	d1c9      	bne.n	80057a4 <_puts_r+0x30>
 8005810:	e7e9      	b.n	80057e6 <_puts_r+0x72>
 8005812:	6823      	ldr	r3, [r4, #0]
 8005814:	200a      	movs	r0, #10
 8005816:	1c5a      	adds	r2, r3, #1
 8005818:	6022      	str	r2, [r4, #0]
 800581a:	7018      	strb	r0, [r3, #0]
 800581c:	bd70      	pop	{r4, r5, r6, pc}
 800581e:	bf00      	nop
 8005820:	08006d1c 	.word	0x08006d1c
 8005824:	08006d3c 	.word	0x08006d3c
 8005828:	08006cfc 	.word	0x08006cfc

0800582c <puts>:
 800582c:	4b02      	ldr	r3, [pc, #8]	; (8005838 <puts+0xc>)
 800582e:	4601      	mov	r1, r0
 8005830:	6818      	ldr	r0, [r3, #0]
 8005832:	f7ff bf9f 	b.w	8005774 <_puts_r>
 8005836:	bf00      	nop
 8005838:	20000008 	.word	0x20000008

0800583c <siprintf>:
 800583c:	b40e      	push	{r1, r2, r3}
 800583e:	b500      	push	{lr}
 8005840:	b09c      	sub	sp, #112	; 0x70
 8005842:	f44f 7102 	mov.w	r1, #520	; 0x208
 8005846:	ab1d      	add	r3, sp, #116	; 0x74
 8005848:	f8ad 1014 	strh.w	r1, [sp, #20]
 800584c:	9002      	str	r0, [sp, #8]
 800584e:	9006      	str	r0, [sp, #24]
 8005850:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005854:	480a      	ldr	r0, [pc, #40]	; (8005880 <siprintf+0x44>)
 8005856:	9104      	str	r1, [sp, #16]
 8005858:	9107      	str	r1, [sp, #28]
 800585a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800585e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005862:	f8ad 1016 	strh.w	r1, [sp, #22]
 8005866:	6800      	ldr	r0, [r0, #0]
 8005868:	9301      	str	r3, [sp, #4]
 800586a:	a902      	add	r1, sp, #8
 800586c:	f000 fc46 	bl	80060fc <_svfiprintf_r>
 8005870:	9b02      	ldr	r3, [sp, #8]
 8005872:	2200      	movs	r2, #0
 8005874:	701a      	strb	r2, [r3, #0]
 8005876:	b01c      	add	sp, #112	; 0x70
 8005878:	f85d eb04 	ldr.w	lr, [sp], #4
 800587c:	b003      	add	sp, #12
 800587e:	4770      	bx	lr
 8005880:	20000008 	.word	0x20000008

08005884 <strcpy>:
 8005884:	4603      	mov	r3, r0
 8005886:	f811 2b01 	ldrb.w	r2, [r1], #1
 800588a:	f803 2b01 	strb.w	r2, [r3], #1
 800588e:	2a00      	cmp	r2, #0
 8005890:	d1f9      	bne.n	8005886 <strcpy+0x2>
 8005892:	4770      	bx	lr

08005894 <strncpy>:
 8005894:	b570      	push	{r4, r5, r6, lr}
 8005896:	4604      	mov	r4, r0
 8005898:	b902      	cbnz	r2, 800589c <strncpy+0x8>
 800589a:	bd70      	pop	{r4, r5, r6, pc}
 800589c:	4623      	mov	r3, r4
 800589e:	f811 5b01 	ldrb.w	r5, [r1], #1
 80058a2:	f803 5b01 	strb.w	r5, [r3], #1
 80058a6:	1e56      	subs	r6, r2, #1
 80058a8:	b91d      	cbnz	r5, 80058b2 <strncpy+0x1e>
 80058aa:	4414      	add	r4, r2
 80058ac:	42a3      	cmp	r3, r4
 80058ae:	d103      	bne.n	80058b8 <strncpy+0x24>
 80058b0:	bd70      	pop	{r4, r5, r6, pc}
 80058b2:	461c      	mov	r4, r3
 80058b4:	4632      	mov	r2, r6
 80058b6:	e7ef      	b.n	8005898 <strncpy+0x4>
 80058b8:	f803 5b01 	strb.w	r5, [r3], #1
 80058bc:	e7f6      	b.n	80058ac <strncpy+0x18>

080058be <strstr>:
 80058be:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058c0:	7803      	ldrb	r3, [r0, #0]
 80058c2:	b133      	cbz	r3, 80058d2 <strstr+0x14>
 80058c4:	4603      	mov	r3, r0
 80058c6:	4618      	mov	r0, r3
 80058c8:	1c5e      	adds	r6, r3, #1
 80058ca:	781b      	ldrb	r3, [r3, #0]
 80058cc:	b933      	cbnz	r3, 80058dc <strstr+0x1e>
 80058ce:	4618      	mov	r0, r3
 80058d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80058d2:	780b      	ldrb	r3, [r1, #0]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	bf18      	it	ne
 80058d8:	2000      	movne	r0, #0
 80058da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80058dc:	1e4d      	subs	r5, r1, #1
 80058de:	1e44      	subs	r4, r0, #1
 80058e0:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 80058e4:	2a00      	cmp	r2, #0
 80058e6:	d0f3      	beq.n	80058d0 <strstr+0x12>
 80058e8:	f814 7f01 	ldrb.w	r7, [r4, #1]!
 80058ec:	4297      	cmp	r7, r2
 80058ee:	4633      	mov	r3, r6
 80058f0:	d0f6      	beq.n	80058e0 <strstr+0x22>
 80058f2:	e7e8      	b.n	80058c6 <strstr+0x8>

080058f4 <strtok>:
 80058f4:	4b13      	ldr	r3, [pc, #76]	; (8005944 <strtok+0x50>)
 80058f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058fa:	681d      	ldr	r5, [r3, #0]
 80058fc:	6dac      	ldr	r4, [r5, #88]	; 0x58
 80058fe:	4606      	mov	r6, r0
 8005900:	460f      	mov	r7, r1
 8005902:	b9b4      	cbnz	r4, 8005932 <strtok+0x3e>
 8005904:	2050      	movs	r0, #80	; 0x50
 8005906:	f000 fae9 	bl	8005edc <malloc>
 800590a:	65a8      	str	r0, [r5, #88]	; 0x58
 800590c:	6004      	str	r4, [r0, #0]
 800590e:	6044      	str	r4, [r0, #4]
 8005910:	6084      	str	r4, [r0, #8]
 8005912:	60c4      	str	r4, [r0, #12]
 8005914:	6104      	str	r4, [r0, #16]
 8005916:	6144      	str	r4, [r0, #20]
 8005918:	6184      	str	r4, [r0, #24]
 800591a:	6284      	str	r4, [r0, #40]	; 0x28
 800591c:	62c4      	str	r4, [r0, #44]	; 0x2c
 800591e:	6304      	str	r4, [r0, #48]	; 0x30
 8005920:	6344      	str	r4, [r0, #52]	; 0x34
 8005922:	6384      	str	r4, [r0, #56]	; 0x38
 8005924:	63c4      	str	r4, [r0, #60]	; 0x3c
 8005926:	6404      	str	r4, [r0, #64]	; 0x40
 8005928:	6444      	str	r4, [r0, #68]	; 0x44
 800592a:	6484      	str	r4, [r0, #72]	; 0x48
 800592c:	64c4      	str	r4, [r0, #76]	; 0x4c
 800592e:	7704      	strb	r4, [r0, #28]
 8005930:	6244      	str	r4, [r0, #36]	; 0x24
 8005932:	6daa      	ldr	r2, [r5, #88]	; 0x58
 8005934:	4639      	mov	r1, r7
 8005936:	4630      	mov	r0, r6
 8005938:	2301      	movs	r3, #1
 800593a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800593e:	f000 b803 	b.w	8005948 <__strtok_r>
 8005942:	bf00      	nop
 8005944:	20000008 	.word	0x20000008

08005948 <__strtok_r>:
 8005948:	b5f0      	push	{r4, r5, r6, r7, lr}
 800594a:	b918      	cbnz	r0, 8005954 <__strtok_r+0xc>
 800594c:	6810      	ldr	r0, [r2, #0]
 800594e:	b908      	cbnz	r0, 8005954 <__strtok_r+0xc>
 8005950:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005952:	4620      	mov	r0, r4
 8005954:	4604      	mov	r4, r0
 8005956:	460f      	mov	r7, r1
 8005958:	f814 5b01 	ldrb.w	r5, [r4], #1
 800595c:	f817 6b01 	ldrb.w	r6, [r7], #1
 8005960:	b91e      	cbnz	r6, 800596a <__strtok_r+0x22>
 8005962:	b965      	cbnz	r5, 800597e <__strtok_r+0x36>
 8005964:	6015      	str	r5, [r2, #0]
 8005966:	4628      	mov	r0, r5
 8005968:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800596a:	42b5      	cmp	r5, r6
 800596c:	d1f6      	bne.n	800595c <__strtok_r+0x14>
 800596e:	2b00      	cmp	r3, #0
 8005970:	d1ef      	bne.n	8005952 <__strtok_r+0xa>
 8005972:	6014      	str	r4, [r2, #0]
 8005974:	7003      	strb	r3, [r0, #0]
 8005976:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005978:	461c      	mov	r4, r3
 800597a:	e00c      	b.n	8005996 <__strtok_r+0x4e>
 800597c:	b915      	cbnz	r5, 8005984 <__strtok_r+0x3c>
 800597e:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005982:	460e      	mov	r6, r1
 8005984:	f816 5b01 	ldrb.w	r5, [r6], #1
 8005988:	42ab      	cmp	r3, r5
 800598a:	d1f7      	bne.n	800597c <__strtok_r+0x34>
 800598c:	2b00      	cmp	r3, #0
 800598e:	d0f3      	beq.n	8005978 <__strtok_r+0x30>
 8005990:	2300      	movs	r3, #0
 8005992:	f804 3c01 	strb.w	r3, [r4, #-1]
 8005996:	6014      	str	r4, [r2, #0]
 8005998:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800599c <__swbuf_r>:
 800599c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800599e:	460e      	mov	r6, r1
 80059a0:	4614      	mov	r4, r2
 80059a2:	4605      	mov	r5, r0
 80059a4:	b118      	cbz	r0, 80059ae <__swbuf_r+0x12>
 80059a6:	6983      	ldr	r3, [r0, #24]
 80059a8:	b90b      	cbnz	r3, 80059ae <__swbuf_r+0x12>
 80059aa:	f000 f9a9 	bl	8005d00 <__sinit>
 80059ae:	4b21      	ldr	r3, [pc, #132]	; (8005a34 <__swbuf_r+0x98>)
 80059b0:	429c      	cmp	r4, r3
 80059b2:	d12a      	bne.n	8005a0a <__swbuf_r+0x6e>
 80059b4:	686c      	ldr	r4, [r5, #4]
 80059b6:	69a3      	ldr	r3, [r4, #24]
 80059b8:	60a3      	str	r3, [r4, #8]
 80059ba:	89a3      	ldrh	r3, [r4, #12]
 80059bc:	071a      	lsls	r2, r3, #28
 80059be:	d52e      	bpl.n	8005a1e <__swbuf_r+0x82>
 80059c0:	6923      	ldr	r3, [r4, #16]
 80059c2:	b363      	cbz	r3, 8005a1e <__swbuf_r+0x82>
 80059c4:	6923      	ldr	r3, [r4, #16]
 80059c6:	6820      	ldr	r0, [r4, #0]
 80059c8:	1ac0      	subs	r0, r0, r3
 80059ca:	6963      	ldr	r3, [r4, #20]
 80059cc:	b2f6      	uxtb	r6, r6
 80059ce:	4298      	cmp	r0, r3
 80059d0:	4637      	mov	r7, r6
 80059d2:	db04      	blt.n	80059de <__swbuf_r+0x42>
 80059d4:	4621      	mov	r1, r4
 80059d6:	4628      	mov	r0, r5
 80059d8:	f000 f928 	bl	8005c2c <_fflush_r>
 80059dc:	bb28      	cbnz	r0, 8005a2a <__swbuf_r+0x8e>
 80059de:	68a3      	ldr	r3, [r4, #8]
 80059e0:	3b01      	subs	r3, #1
 80059e2:	60a3      	str	r3, [r4, #8]
 80059e4:	6823      	ldr	r3, [r4, #0]
 80059e6:	1c5a      	adds	r2, r3, #1
 80059e8:	6022      	str	r2, [r4, #0]
 80059ea:	701e      	strb	r6, [r3, #0]
 80059ec:	6963      	ldr	r3, [r4, #20]
 80059ee:	3001      	adds	r0, #1
 80059f0:	4298      	cmp	r0, r3
 80059f2:	d004      	beq.n	80059fe <__swbuf_r+0x62>
 80059f4:	89a3      	ldrh	r3, [r4, #12]
 80059f6:	07db      	lsls	r3, r3, #31
 80059f8:	d519      	bpl.n	8005a2e <__swbuf_r+0x92>
 80059fa:	2e0a      	cmp	r6, #10
 80059fc:	d117      	bne.n	8005a2e <__swbuf_r+0x92>
 80059fe:	4621      	mov	r1, r4
 8005a00:	4628      	mov	r0, r5
 8005a02:	f000 f913 	bl	8005c2c <_fflush_r>
 8005a06:	b190      	cbz	r0, 8005a2e <__swbuf_r+0x92>
 8005a08:	e00f      	b.n	8005a2a <__swbuf_r+0x8e>
 8005a0a:	4b0b      	ldr	r3, [pc, #44]	; (8005a38 <__swbuf_r+0x9c>)
 8005a0c:	429c      	cmp	r4, r3
 8005a0e:	d101      	bne.n	8005a14 <__swbuf_r+0x78>
 8005a10:	68ac      	ldr	r4, [r5, #8]
 8005a12:	e7d0      	b.n	80059b6 <__swbuf_r+0x1a>
 8005a14:	4b09      	ldr	r3, [pc, #36]	; (8005a3c <__swbuf_r+0xa0>)
 8005a16:	429c      	cmp	r4, r3
 8005a18:	bf08      	it	eq
 8005a1a:	68ec      	ldreq	r4, [r5, #12]
 8005a1c:	e7cb      	b.n	80059b6 <__swbuf_r+0x1a>
 8005a1e:	4621      	mov	r1, r4
 8005a20:	4628      	mov	r0, r5
 8005a22:	f000 f80d 	bl	8005a40 <__swsetup_r>
 8005a26:	2800      	cmp	r0, #0
 8005a28:	d0cc      	beq.n	80059c4 <__swbuf_r+0x28>
 8005a2a:	f04f 37ff 	mov.w	r7, #4294967295
 8005a2e:	4638      	mov	r0, r7
 8005a30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a32:	bf00      	nop
 8005a34:	08006d1c 	.word	0x08006d1c
 8005a38:	08006d3c 	.word	0x08006d3c
 8005a3c:	08006cfc 	.word	0x08006cfc

08005a40 <__swsetup_r>:
 8005a40:	4b32      	ldr	r3, [pc, #200]	; (8005b0c <__swsetup_r+0xcc>)
 8005a42:	b570      	push	{r4, r5, r6, lr}
 8005a44:	681d      	ldr	r5, [r3, #0]
 8005a46:	4606      	mov	r6, r0
 8005a48:	460c      	mov	r4, r1
 8005a4a:	b125      	cbz	r5, 8005a56 <__swsetup_r+0x16>
 8005a4c:	69ab      	ldr	r3, [r5, #24]
 8005a4e:	b913      	cbnz	r3, 8005a56 <__swsetup_r+0x16>
 8005a50:	4628      	mov	r0, r5
 8005a52:	f000 f955 	bl	8005d00 <__sinit>
 8005a56:	4b2e      	ldr	r3, [pc, #184]	; (8005b10 <__swsetup_r+0xd0>)
 8005a58:	429c      	cmp	r4, r3
 8005a5a:	d10f      	bne.n	8005a7c <__swsetup_r+0x3c>
 8005a5c:	686c      	ldr	r4, [r5, #4]
 8005a5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a62:	b29a      	uxth	r2, r3
 8005a64:	0715      	lsls	r5, r2, #28
 8005a66:	d42c      	bmi.n	8005ac2 <__swsetup_r+0x82>
 8005a68:	06d0      	lsls	r0, r2, #27
 8005a6a:	d411      	bmi.n	8005a90 <__swsetup_r+0x50>
 8005a6c:	2209      	movs	r2, #9
 8005a6e:	6032      	str	r2, [r6, #0]
 8005a70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005a74:	81a3      	strh	r3, [r4, #12]
 8005a76:	f04f 30ff 	mov.w	r0, #4294967295
 8005a7a:	bd70      	pop	{r4, r5, r6, pc}
 8005a7c:	4b25      	ldr	r3, [pc, #148]	; (8005b14 <__swsetup_r+0xd4>)
 8005a7e:	429c      	cmp	r4, r3
 8005a80:	d101      	bne.n	8005a86 <__swsetup_r+0x46>
 8005a82:	68ac      	ldr	r4, [r5, #8]
 8005a84:	e7eb      	b.n	8005a5e <__swsetup_r+0x1e>
 8005a86:	4b24      	ldr	r3, [pc, #144]	; (8005b18 <__swsetup_r+0xd8>)
 8005a88:	429c      	cmp	r4, r3
 8005a8a:	bf08      	it	eq
 8005a8c:	68ec      	ldreq	r4, [r5, #12]
 8005a8e:	e7e6      	b.n	8005a5e <__swsetup_r+0x1e>
 8005a90:	0751      	lsls	r1, r2, #29
 8005a92:	d512      	bpl.n	8005aba <__swsetup_r+0x7a>
 8005a94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005a96:	b141      	cbz	r1, 8005aaa <__swsetup_r+0x6a>
 8005a98:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005a9c:	4299      	cmp	r1, r3
 8005a9e:	d002      	beq.n	8005aa6 <__swsetup_r+0x66>
 8005aa0:	4630      	mov	r0, r6
 8005aa2:	f000 fa23 	bl	8005eec <_free_r>
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	6363      	str	r3, [r4, #52]	; 0x34
 8005aaa:	89a3      	ldrh	r3, [r4, #12]
 8005aac:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005ab0:	81a3      	strh	r3, [r4, #12]
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	6063      	str	r3, [r4, #4]
 8005ab6:	6923      	ldr	r3, [r4, #16]
 8005ab8:	6023      	str	r3, [r4, #0]
 8005aba:	89a3      	ldrh	r3, [r4, #12]
 8005abc:	f043 0308 	orr.w	r3, r3, #8
 8005ac0:	81a3      	strh	r3, [r4, #12]
 8005ac2:	6923      	ldr	r3, [r4, #16]
 8005ac4:	b94b      	cbnz	r3, 8005ada <__swsetup_r+0x9a>
 8005ac6:	89a3      	ldrh	r3, [r4, #12]
 8005ac8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005acc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ad0:	d003      	beq.n	8005ada <__swsetup_r+0x9a>
 8005ad2:	4621      	mov	r1, r4
 8005ad4:	4630      	mov	r0, r6
 8005ad6:	f000 f9c1 	bl	8005e5c <__smakebuf_r>
 8005ada:	89a2      	ldrh	r2, [r4, #12]
 8005adc:	f012 0301 	ands.w	r3, r2, #1
 8005ae0:	d00c      	beq.n	8005afc <__swsetup_r+0xbc>
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	60a3      	str	r3, [r4, #8]
 8005ae6:	6963      	ldr	r3, [r4, #20]
 8005ae8:	425b      	negs	r3, r3
 8005aea:	61a3      	str	r3, [r4, #24]
 8005aec:	6923      	ldr	r3, [r4, #16]
 8005aee:	b953      	cbnz	r3, 8005b06 <__swsetup_r+0xc6>
 8005af0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005af4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8005af8:	d1ba      	bne.n	8005a70 <__swsetup_r+0x30>
 8005afa:	bd70      	pop	{r4, r5, r6, pc}
 8005afc:	0792      	lsls	r2, r2, #30
 8005afe:	bf58      	it	pl
 8005b00:	6963      	ldrpl	r3, [r4, #20]
 8005b02:	60a3      	str	r3, [r4, #8]
 8005b04:	e7f2      	b.n	8005aec <__swsetup_r+0xac>
 8005b06:	2000      	movs	r0, #0
 8005b08:	e7f7      	b.n	8005afa <__swsetup_r+0xba>
 8005b0a:	bf00      	nop
 8005b0c:	20000008 	.word	0x20000008
 8005b10:	08006d1c 	.word	0x08006d1c
 8005b14:	08006d3c 	.word	0x08006d3c
 8005b18:	08006cfc 	.word	0x08006cfc

08005b1c <__sflush_r>:
 8005b1c:	898a      	ldrh	r2, [r1, #12]
 8005b1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b22:	4605      	mov	r5, r0
 8005b24:	0710      	lsls	r0, r2, #28
 8005b26:	460c      	mov	r4, r1
 8005b28:	d45a      	bmi.n	8005be0 <__sflush_r+0xc4>
 8005b2a:	684b      	ldr	r3, [r1, #4]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	dc05      	bgt.n	8005b3c <__sflush_r+0x20>
 8005b30:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	dc02      	bgt.n	8005b3c <__sflush_r+0x20>
 8005b36:	2000      	movs	r0, #0
 8005b38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b3c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005b3e:	2e00      	cmp	r6, #0
 8005b40:	d0f9      	beq.n	8005b36 <__sflush_r+0x1a>
 8005b42:	2300      	movs	r3, #0
 8005b44:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005b48:	682f      	ldr	r7, [r5, #0]
 8005b4a:	602b      	str	r3, [r5, #0]
 8005b4c:	d033      	beq.n	8005bb6 <__sflush_r+0x9a>
 8005b4e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005b50:	89a3      	ldrh	r3, [r4, #12]
 8005b52:	075a      	lsls	r2, r3, #29
 8005b54:	d505      	bpl.n	8005b62 <__sflush_r+0x46>
 8005b56:	6863      	ldr	r3, [r4, #4]
 8005b58:	1ac0      	subs	r0, r0, r3
 8005b5a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005b5c:	b10b      	cbz	r3, 8005b62 <__sflush_r+0x46>
 8005b5e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005b60:	1ac0      	subs	r0, r0, r3
 8005b62:	2300      	movs	r3, #0
 8005b64:	4602      	mov	r2, r0
 8005b66:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005b68:	6a21      	ldr	r1, [r4, #32]
 8005b6a:	4628      	mov	r0, r5
 8005b6c:	47b0      	blx	r6
 8005b6e:	1c43      	adds	r3, r0, #1
 8005b70:	89a3      	ldrh	r3, [r4, #12]
 8005b72:	d106      	bne.n	8005b82 <__sflush_r+0x66>
 8005b74:	6829      	ldr	r1, [r5, #0]
 8005b76:	291d      	cmp	r1, #29
 8005b78:	d84b      	bhi.n	8005c12 <__sflush_r+0xf6>
 8005b7a:	4a2b      	ldr	r2, [pc, #172]	; (8005c28 <__sflush_r+0x10c>)
 8005b7c:	40ca      	lsrs	r2, r1
 8005b7e:	07d6      	lsls	r6, r2, #31
 8005b80:	d547      	bpl.n	8005c12 <__sflush_r+0xf6>
 8005b82:	2200      	movs	r2, #0
 8005b84:	6062      	str	r2, [r4, #4]
 8005b86:	04d9      	lsls	r1, r3, #19
 8005b88:	6922      	ldr	r2, [r4, #16]
 8005b8a:	6022      	str	r2, [r4, #0]
 8005b8c:	d504      	bpl.n	8005b98 <__sflush_r+0x7c>
 8005b8e:	1c42      	adds	r2, r0, #1
 8005b90:	d101      	bne.n	8005b96 <__sflush_r+0x7a>
 8005b92:	682b      	ldr	r3, [r5, #0]
 8005b94:	b903      	cbnz	r3, 8005b98 <__sflush_r+0x7c>
 8005b96:	6560      	str	r0, [r4, #84]	; 0x54
 8005b98:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005b9a:	602f      	str	r7, [r5, #0]
 8005b9c:	2900      	cmp	r1, #0
 8005b9e:	d0ca      	beq.n	8005b36 <__sflush_r+0x1a>
 8005ba0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005ba4:	4299      	cmp	r1, r3
 8005ba6:	d002      	beq.n	8005bae <__sflush_r+0x92>
 8005ba8:	4628      	mov	r0, r5
 8005baa:	f000 f99f 	bl	8005eec <_free_r>
 8005bae:	2000      	movs	r0, #0
 8005bb0:	6360      	str	r0, [r4, #52]	; 0x34
 8005bb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005bb6:	6a21      	ldr	r1, [r4, #32]
 8005bb8:	2301      	movs	r3, #1
 8005bba:	4628      	mov	r0, r5
 8005bbc:	47b0      	blx	r6
 8005bbe:	1c41      	adds	r1, r0, #1
 8005bc0:	d1c6      	bne.n	8005b50 <__sflush_r+0x34>
 8005bc2:	682b      	ldr	r3, [r5, #0]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d0c3      	beq.n	8005b50 <__sflush_r+0x34>
 8005bc8:	2b1d      	cmp	r3, #29
 8005bca:	d001      	beq.n	8005bd0 <__sflush_r+0xb4>
 8005bcc:	2b16      	cmp	r3, #22
 8005bce:	d101      	bne.n	8005bd4 <__sflush_r+0xb8>
 8005bd0:	602f      	str	r7, [r5, #0]
 8005bd2:	e7b0      	b.n	8005b36 <__sflush_r+0x1a>
 8005bd4:	89a3      	ldrh	r3, [r4, #12]
 8005bd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005bda:	81a3      	strh	r3, [r4, #12]
 8005bdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005be0:	690f      	ldr	r7, [r1, #16]
 8005be2:	2f00      	cmp	r7, #0
 8005be4:	d0a7      	beq.n	8005b36 <__sflush_r+0x1a>
 8005be6:	0793      	lsls	r3, r2, #30
 8005be8:	680e      	ldr	r6, [r1, #0]
 8005bea:	bf08      	it	eq
 8005bec:	694b      	ldreq	r3, [r1, #20]
 8005bee:	600f      	str	r7, [r1, #0]
 8005bf0:	bf18      	it	ne
 8005bf2:	2300      	movne	r3, #0
 8005bf4:	eba6 0807 	sub.w	r8, r6, r7
 8005bf8:	608b      	str	r3, [r1, #8]
 8005bfa:	f1b8 0f00 	cmp.w	r8, #0
 8005bfe:	dd9a      	ble.n	8005b36 <__sflush_r+0x1a>
 8005c00:	4643      	mov	r3, r8
 8005c02:	463a      	mov	r2, r7
 8005c04:	6a21      	ldr	r1, [r4, #32]
 8005c06:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005c08:	4628      	mov	r0, r5
 8005c0a:	47b0      	blx	r6
 8005c0c:	2800      	cmp	r0, #0
 8005c0e:	dc07      	bgt.n	8005c20 <__sflush_r+0x104>
 8005c10:	89a3      	ldrh	r3, [r4, #12]
 8005c12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c16:	81a3      	strh	r3, [r4, #12]
 8005c18:	f04f 30ff 	mov.w	r0, #4294967295
 8005c1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c20:	4407      	add	r7, r0
 8005c22:	eba8 0800 	sub.w	r8, r8, r0
 8005c26:	e7e8      	b.n	8005bfa <__sflush_r+0xde>
 8005c28:	20400001 	.word	0x20400001

08005c2c <_fflush_r>:
 8005c2c:	b538      	push	{r3, r4, r5, lr}
 8005c2e:	690b      	ldr	r3, [r1, #16]
 8005c30:	4605      	mov	r5, r0
 8005c32:	460c      	mov	r4, r1
 8005c34:	b1db      	cbz	r3, 8005c6e <_fflush_r+0x42>
 8005c36:	b118      	cbz	r0, 8005c40 <_fflush_r+0x14>
 8005c38:	6983      	ldr	r3, [r0, #24]
 8005c3a:	b90b      	cbnz	r3, 8005c40 <_fflush_r+0x14>
 8005c3c:	f000 f860 	bl	8005d00 <__sinit>
 8005c40:	4b0c      	ldr	r3, [pc, #48]	; (8005c74 <_fflush_r+0x48>)
 8005c42:	429c      	cmp	r4, r3
 8005c44:	d109      	bne.n	8005c5a <_fflush_r+0x2e>
 8005c46:	686c      	ldr	r4, [r5, #4]
 8005c48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c4c:	b17b      	cbz	r3, 8005c6e <_fflush_r+0x42>
 8005c4e:	4621      	mov	r1, r4
 8005c50:	4628      	mov	r0, r5
 8005c52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005c56:	f7ff bf61 	b.w	8005b1c <__sflush_r>
 8005c5a:	4b07      	ldr	r3, [pc, #28]	; (8005c78 <_fflush_r+0x4c>)
 8005c5c:	429c      	cmp	r4, r3
 8005c5e:	d101      	bne.n	8005c64 <_fflush_r+0x38>
 8005c60:	68ac      	ldr	r4, [r5, #8]
 8005c62:	e7f1      	b.n	8005c48 <_fflush_r+0x1c>
 8005c64:	4b05      	ldr	r3, [pc, #20]	; (8005c7c <_fflush_r+0x50>)
 8005c66:	429c      	cmp	r4, r3
 8005c68:	bf08      	it	eq
 8005c6a:	68ec      	ldreq	r4, [r5, #12]
 8005c6c:	e7ec      	b.n	8005c48 <_fflush_r+0x1c>
 8005c6e:	2000      	movs	r0, #0
 8005c70:	bd38      	pop	{r3, r4, r5, pc}
 8005c72:	bf00      	nop
 8005c74:	08006d1c 	.word	0x08006d1c
 8005c78:	08006d3c 	.word	0x08006d3c
 8005c7c:	08006cfc 	.word	0x08006cfc

08005c80 <_cleanup_r>:
 8005c80:	4901      	ldr	r1, [pc, #4]	; (8005c88 <_cleanup_r+0x8>)
 8005c82:	f000 b8a9 	b.w	8005dd8 <_fwalk_reent>
 8005c86:	bf00      	nop
 8005c88:	08005c2d 	.word	0x08005c2d

08005c8c <std.isra.0>:
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	b510      	push	{r4, lr}
 8005c90:	4604      	mov	r4, r0
 8005c92:	6003      	str	r3, [r0, #0]
 8005c94:	6043      	str	r3, [r0, #4]
 8005c96:	6083      	str	r3, [r0, #8]
 8005c98:	8181      	strh	r1, [r0, #12]
 8005c9a:	6643      	str	r3, [r0, #100]	; 0x64
 8005c9c:	81c2      	strh	r2, [r0, #14]
 8005c9e:	6103      	str	r3, [r0, #16]
 8005ca0:	6143      	str	r3, [r0, #20]
 8005ca2:	6183      	str	r3, [r0, #24]
 8005ca4:	4619      	mov	r1, r3
 8005ca6:	2208      	movs	r2, #8
 8005ca8:	305c      	adds	r0, #92	; 0x5c
 8005caa:	f7ff fd42 	bl	8005732 <memset>
 8005cae:	4b05      	ldr	r3, [pc, #20]	; (8005cc4 <std.isra.0+0x38>)
 8005cb0:	6263      	str	r3, [r4, #36]	; 0x24
 8005cb2:	4b05      	ldr	r3, [pc, #20]	; (8005cc8 <std.isra.0+0x3c>)
 8005cb4:	62a3      	str	r3, [r4, #40]	; 0x28
 8005cb6:	4b05      	ldr	r3, [pc, #20]	; (8005ccc <std.isra.0+0x40>)
 8005cb8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005cba:	4b05      	ldr	r3, [pc, #20]	; (8005cd0 <std.isra.0+0x44>)
 8005cbc:	6224      	str	r4, [r4, #32]
 8005cbe:	6323      	str	r3, [r4, #48]	; 0x30
 8005cc0:	bd10      	pop	{r4, pc}
 8005cc2:	bf00      	nop
 8005cc4:	080068b1 	.word	0x080068b1
 8005cc8:	080068d3 	.word	0x080068d3
 8005ccc:	0800690b 	.word	0x0800690b
 8005cd0:	0800692f 	.word	0x0800692f

08005cd4 <__sfmoreglue>:
 8005cd4:	b570      	push	{r4, r5, r6, lr}
 8005cd6:	1e4a      	subs	r2, r1, #1
 8005cd8:	2568      	movs	r5, #104	; 0x68
 8005cda:	4355      	muls	r5, r2
 8005cdc:	460e      	mov	r6, r1
 8005cde:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005ce2:	f000 f951 	bl	8005f88 <_malloc_r>
 8005ce6:	4604      	mov	r4, r0
 8005ce8:	b140      	cbz	r0, 8005cfc <__sfmoreglue+0x28>
 8005cea:	2100      	movs	r1, #0
 8005cec:	e880 0042 	stmia.w	r0, {r1, r6}
 8005cf0:	300c      	adds	r0, #12
 8005cf2:	60a0      	str	r0, [r4, #8]
 8005cf4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005cf8:	f7ff fd1b 	bl	8005732 <memset>
 8005cfc:	4620      	mov	r0, r4
 8005cfe:	bd70      	pop	{r4, r5, r6, pc}

08005d00 <__sinit>:
 8005d00:	6983      	ldr	r3, [r0, #24]
 8005d02:	b510      	push	{r4, lr}
 8005d04:	4604      	mov	r4, r0
 8005d06:	bb33      	cbnz	r3, 8005d56 <__sinit+0x56>
 8005d08:	6483      	str	r3, [r0, #72]	; 0x48
 8005d0a:	64c3      	str	r3, [r0, #76]	; 0x4c
 8005d0c:	6503      	str	r3, [r0, #80]	; 0x50
 8005d0e:	4b12      	ldr	r3, [pc, #72]	; (8005d58 <__sinit+0x58>)
 8005d10:	4a12      	ldr	r2, [pc, #72]	; (8005d5c <__sinit+0x5c>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	6282      	str	r2, [r0, #40]	; 0x28
 8005d16:	4298      	cmp	r0, r3
 8005d18:	bf04      	itt	eq
 8005d1a:	2301      	moveq	r3, #1
 8005d1c:	6183      	streq	r3, [r0, #24]
 8005d1e:	f000 f81f 	bl	8005d60 <__sfp>
 8005d22:	6060      	str	r0, [r4, #4]
 8005d24:	4620      	mov	r0, r4
 8005d26:	f000 f81b 	bl	8005d60 <__sfp>
 8005d2a:	60a0      	str	r0, [r4, #8]
 8005d2c:	4620      	mov	r0, r4
 8005d2e:	f000 f817 	bl	8005d60 <__sfp>
 8005d32:	2200      	movs	r2, #0
 8005d34:	60e0      	str	r0, [r4, #12]
 8005d36:	2104      	movs	r1, #4
 8005d38:	6860      	ldr	r0, [r4, #4]
 8005d3a:	f7ff ffa7 	bl	8005c8c <std.isra.0>
 8005d3e:	2201      	movs	r2, #1
 8005d40:	2109      	movs	r1, #9
 8005d42:	68a0      	ldr	r0, [r4, #8]
 8005d44:	f7ff ffa2 	bl	8005c8c <std.isra.0>
 8005d48:	2202      	movs	r2, #2
 8005d4a:	2112      	movs	r1, #18
 8005d4c:	68e0      	ldr	r0, [r4, #12]
 8005d4e:	f7ff ff9d 	bl	8005c8c <std.isra.0>
 8005d52:	2301      	movs	r3, #1
 8005d54:	61a3      	str	r3, [r4, #24]
 8005d56:	bd10      	pop	{r4, pc}
 8005d58:	08006d5c 	.word	0x08006d5c
 8005d5c:	08005c81 	.word	0x08005c81

08005d60 <__sfp>:
 8005d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d62:	4b1c      	ldr	r3, [pc, #112]	; (8005dd4 <__sfp+0x74>)
 8005d64:	681e      	ldr	r6, [r3, #0]
 8005d66:	69b3      	ldr	r3, [r6, #24]
 8005d68:	4607      	mov	r7, r0
 8005d6a:	b913      	cbnz	r3, 8005d72 <__sfp+0x12>
 8005d6c:	4630      	mov	r0, r6
 8005d6e:	f7ff ffc7 	bl	8005d00 <__sinit>
 8005d72:	3648      	adds	r6, #72	; 0x48
 8005d74:	68b4      	ldr	r4, [r6, #8]
 8005d76:	6873      	ldr	r3, [r6, #4]
 8005d78:	3b01      	subs	r3, #1
 8005d7a:	d503      	bpl.n	8005d84 <__sfp+0x24>
 8005d7c:	6833      	ldr	r3, [r6, #0]
 8005d7e:	b133      	cbz	r3, 8005d8e <__sfp+0x2e>
 8005d80:	6836      	ldr	r6, [r6, #0]
 8005d82:	e7f7      	b.n	8005d74 <__sfp+0x14>
 8005d84:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005d88:	b16d      	cbz	r5, 8005da6 <__sfp+0x46>
 8005d8a:	3468      	adds	r4, #104	; 0x68
 8005d8c:	e7f4      	b.n	8005d78 <__sfp+0x18>
 8005d8e:	2104      	movs	r1, #4
 8005d90:	4638      	mov	r0, r7
 8005d92:	f7ff ff9f 	bl	8005cd4 <__sfmoreglue>
 8005d96:	6030      	str	r0, [r6, #0]
 8005d98:	2800      	cmp	r0, #0
 8005d9a:	d1f1      	bne.n	8005d80 <__sfp+0x20>
 8005d9c:	230c      	movs	r3, #12
 8005d9e:	603b      	str	r3, [r7, #0]
 8005da0:	4604      	mov	r4, r0
 8005da2:	4620      	mov	r0, r4
 8005da4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005da6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005daa:	81e3      	strh	r3, [r4, #14]
 8005dac:	2301      	movs	r3, #1
 8005dae:	81a3      	strh	r3, [r4, #12]
 8005db0:	6665      	str	r5, [r4, #100]	; 0x64
 8005db2:	6025      	str	r5, [r4, #0]
 8005db4:	60a5      	str	r5, [r4, #8]
 8005db6:	6065      	str	r5, [r4, #4]
 8005db8:	6125      	str	r5, [r4, #16]
 8005dba:	6165      	str	r5, [r4, #20]
 8005dbc:	61a5      	str	r5, [r4, #24]
 8005dbe:	2208      	movs	r2, #8
 8005dc0:	4629      	mov	r1, r5
 8005dc2:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005dc6:	f7ff fcb4 	bl	8005732 <memset>
 8005dca:	6365      	str	r5, [r4, #52]	; 0x34
 8005dcc:	63a5      	str	r5, [r4, #56]	; 0x38
 8005dce:	64a5      	str	r5, [r4, #72]	; 0x48
 8005dd0:	64e5      	str	r5, [r4, #76]	; 0x4c
 8005dd2:	e7e6      	b.n	8005da2 <__sfp+0x42>
 8005dd4:	08006d5c 	.word	0x08006d5c

08005dd8 <_fwalk_reent>:
 8005dd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ddc:	4680      	mov	r8, r0
 8005dde:	4689      	mov	r9, r1
 8005de0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005de4:	2600      	movs	r6, #0
 8005de6:	b914      	cbnz	r4, 8005dee <_fwalk_reent+0x16>
 8005de8:	4630      	mov	r0, r6
 8005dea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005dee:	68a5      	ldr	r5, [r4, #8]
 8005df0:	6867      	ldr	r7, [r4, #4]
 8005df2:	3f01      	subs	r7, #1
 8005df4:	d501      	bpl.n	8005dfa <_fwalk_reent+0x22>
 8005df6:	6824      	ldr	r4, [r4, #0]
 8005df8:	e7f5      	b.n	8005de6 <_fwalk_reent+0xe>
 8005dfa:	89ab      	ldrh	r3, [r5, #12]
 8005dfc:	2b01      	cmp	r3, #1
 8005dfe:	d907      	bls.n	8005e10 <_fwalk_reent+0x38>
 8005e00:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005e04:	3301      	adds	r3, #1
 8005e06:	d003      	beq.n	8005e10 <_fwalk_reent+0x38>
 8005e08:	4629      	mov	r1, r5
 8005e0a:	4640      	mov	r0, r8
 8005e0c:	47c8      	blx	r9
 8005e0e:	4306      	orrs	r6, r0
 8005e10:	3568      	adds	r5, #104	; 0x68
 8005e12:	e7ee      	b.n	8005df2 <_fwalk_reent+0x1a>

08005e14 <__swhatbuf_r>:
 8005e14:	b570      	push	{r4, r5, r6, lr}
 8005e16:	460e      	mov	r6, r1
 8005e18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e1c:	2900      	cmp	r1, #0
 8005e1e:	b090      	sub	sp, #64	; 0x40
 8005e20:	4614      	mov	r4, r2
 8005e22:	461d      	mov	r5, r3
 8005e24:	da07      	bge.n	8005e36 <__swhatbuf_r+0x22>
 8005e26:	2300      	movs	r3, #0
 8005e28:	602b      	str	r3, [r5, #0]
 8005e2a:	89b3      	ldrh	r3, [r6, #12]
 8005e2c:	061a      	lsls	r2, r3, #24
 8005e2e:	d410      	bmi.n	8005e52 <__swhatbuf_r+0x3e>
 8005e30:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005e34:	e00e      	b.n	8005e54 <__swhatbuf_r+0x40>
 8005e36:	aa01      	add	r2, sp, #4
 8005e38:	f000 fda0 	bl	800697c <_fstat_r>
 8005e3c:	2800      	cmp	r0, #0
 8005e3e:	dbf2      	blt.n	8005e26 <__swhatbuf_r+0x12>
 8005e40:	9a02      	ldr	r2, [sp, #8]
 8005e42:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005e46:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005e4a:	425a      	negs	r2, r3
 8005e4c:	415a      	adcs	r2, r3
 8005e4e:	602a      	str	r2, [r5, #0]
 8005e50:	e7ee      	b.n	8005e30 <__swhatbuf_r+0x1c>
 8005e52:	2340      	movs	r3, #64	; 0x40
 8005e54:	2000      	movs	r0, #0
 8005e56:	6023      	str	r3, [r4, #0]
 8005e58:	b010      	add	sp, #64	; 0x40
 8005e5a:	bd70      	pop	{r4, r5, r6, pc}

08005e5c <__smakebuf_r>:
 8005e5c:	898b      	ldrh	r3, [r1, #12]
 8005e5e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005e60:	079d      	lsls	r5, r3, #30
 8005e62:	4606      	mov	r6, r0
 8005e64:	460c      	mov	r4, r1
 8005e66:	d507      	bpl.n	8005e78 <__smakebuf_r+0x1c>
 8005e68:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005e6c:	6023      	str	r3, [r4, #0]
 8005e6e:	6123      	str	r3, [r4, #16]
 8005e70:	2301      	movs	r3, #1
 8005e72:	6163      	str	r3, [r4, #20]
 8005e74:	b002      	add	sp, #8
 8005e76:	bd70      	pop	{r4, r5, r6, pc}
 8005e78:	ab01      	add	r3, sp, #4
 8005e7a:	466a      	mov	r2, sp
 8005e7c:	f7ff ffca 	bl	8005e14 <__swhatbuf_r>
 8005e80:	9900      	ldr	r1, [sp, #0]
 8005e82:	4605      	mov	r5, r0
 8005e84:	4630      	mov	r0, r6
 8005e86:	f000 f87f 	bl	8005f88 <_malloc_r>
 8005e8a:	b948      	cbnz	r0, 8005ea0 <__smakebuf_r+0x44>
 8005e8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e90:	059a      	lsls	r2, r3, #22
 8005e92:	d4ef      	bmi.n	8005e74 <__smakebuf_r+0x18>
 8005e94:	f023 0303 	bic.w	r3, r3, #3
 8005e98:	f043 0302 	orr.w	r3, r3, #2
 8005e9c:	81a3      	strh	r3, [r4, #12]
 8005e9e:	e7e3      	b.n	8005e68 <__smakebuf_r+0xc>
 8005ea0:	4b0d      	ldr	r3, [pc, #52]	; (8005ed8 <__smakebuf_r+0x7c>)
 8005ea2:	62b3      	str	r3, [r6, #40]	; 0x28
 8005ea4:	89a3      	ldrh	r3, [r4, #12]
 8005ea6:	6020      	str	r0, [r4, #0]
 8005ea8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005eac:	81a3      	strh	r3, [r4, #12]
 8005eae:	9b00      	ldr	r3, [sp, #0]
 8005eb0:	6163      	str	r3, [r4, #20]
 8005eb2:	9b01      	ldr	r3, [sp, #4]
 8005eb4:	6120      	str	r0, [r4, #16]
 8005eb6:	b15b      	cbz	r3, 8005ed0 <__smakebuf_r+0x74>
 8005eb8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005ebc:	4630      	mov	r0, r6
 8005ebe:	f000 fd6f 	bl	80069a0 <_isatty_r>
 8005ec2:	b128      	cbz	r0, 8005ed0 <__smakebuf_r+0x74>
 8005ec4:	89a3      	ldrh	r3, [r4, #12]
 8005ec6:	f023 0303 	bic.w	r3, r3, #3
 8005eca:	f043 0301 	orr.w	r3, r3, #1
 8005ece:	81a3      	strh	r3, [r4, #12]
 8005ed0:	89a3      	ldrh	r3, [r4, #12]
 8005ed2:	431d      	orrs	r5, r3
 8005ed4:	81a5      	strh	r5, [r4, #12]
 8005ed6:	e7cd      	b.n	8005e74 <__smakebuf_r+0x18>
 8005ed8:	08005c81 	.word	0x08005c81

08005edc <malloc>:
 8005edc:	4b02      	ldr	r3, [pc, #8]	; (8005ee8 <malloc+0xc>)
 8005ede:	4601      	mov	r1, r0
 8005ee0:	6818      	ldr	r0, [r3, #0]
 8005ee2:	f000 b851 	b.w	8005f88 <_malloc_r>
 8005ee6:	bf00      	nop
 8005ee8:	20000008 	.word	0x20000008

08005eec <_free_r>:
 8005eec:	b538      	push	{r3, r4, r5, lr}
 8005eee:	4605      	mov	r5, r0
 8005ef0:	2900      	cmp	r1, #0
 8005ef2:	d045      	beq.n	8005f80 <_free_r+0x94>
 8005ef4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ef8:	1f0c      	subs	r4, r1, #4
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	bfb8      	it	lt
 8005efe:	18e4      	addlt	r4, r4, r3
 8005f00:	f000 fd8a 	bl	8006a18 <__malloc_lock>
 8005f04:	4a1f      	ldr	r2, [pc, #124]	; (8005f84 <_free_r+0x98>)
 8005f06:	6813      	ldr	r3, [r2, #0]
 8005f08:	4610      	mov	r0, r2
 8005f0a:	b933      	cbnz	r3, 8005f1a <_free_r+0x2e>
 8005f0c:	6063      	str	r3, [r4, #4]
 8005f0e:	6014      	str	r4, [r2, #0]
 8005f10:	4628      	mov	r0, r5
 8005f12:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f16:	f000 bd80 	b.w	8006a1a <__malloc_unlock>
 8005f1a:	42a3      	cmp	r3, r4
 8005f1c:	d90c      	bls.n	8005f38 <_free_r+0x4c>
 8005f1e:	6821      	ldr	r1, [r4, #0]
 8005f20:	1862      	adds	r2, r4, r1
 8005f22:	4293      	cmp	r3, r2
 8005f24:	bf04      	itt	eq
 8005f26:	681a      	ldreq	r2, [r3, #0]
 8005f28:	685b      	ldreq	r3, [r3, #4]
 8005f2a:	6063      	str	r3, [r4, #4]
 8005f2c:	bf04      	itt	eq
 8005f2e:	1852      	addeq	r2, r2, r1
 8005f30:	6022      	streq	r2, [r4, #0]
 8005f32:	6004      	str	r4, [r0, #0]
 8005f34:	e7ec      	b.n	8005f10 <_free_r+0x24>
 8005f36:	4613      	mov	r3, r2
 8005f38:	685a      	ldr	r2, [r3, #4]
 8005f3a:	b10a      	cbz	r2, 8005f40 <_free_r+0x54>
 8005f3c:	42a2      	cmp	r2, r4
 8005f3e:	d9fa      	bls.n	8005f36 <_free_r+0x4a>
 8005f40:	6819      	ldr	r1, [r3, #0]
 8005f42:	1858      	adds	r0, r3, r1
 8005f44:	42a0      	cmp	r0, r4
 8005f46:	d10b      	bne.n	8005f60 <_free_r+0x74>
 8005f48:	6820      	ldr	r0, [r4, #0]
 8005f4a:	4401      	add	r1, r0
 8005f4c:	1858      	adds	r0, r3, r1
 8005f4e:	4282      	cmp	r2, r0
 8005f50:	6019      	str	r1, [r3, #0]
 8005f52:	d1dd      	bne.n	8005f10 <_free_r+0x24>
 8005f54:	6810      	ldr	r0, [r2, #0]
 8005f56:	6852      	ldr	r2, [r2, #4]
 8005f58:	605a      	str	r2, [r3, #4]
 8005f5a:	4401      	add	r1, r0
 8005f5c:	6019      	str	r1, [r3, #0]
 8005f5e:	e7d7      	b.n	8005f10 <_free_r+0x24>
 8005f60:	d902      	bls.n	8005f68 <_free_r+0x7c>
 8005f62:	230c      	movs	r3, #12
 8005f64:	602b      	str	r3, [r5, #0]
 8005f66:	e7d3      	b.n	8005f10 <_free_r+0x24>
 8005f68:	6820      	ldr	r0, [r4, #0]
 8005f6a:	1821      	adds	r1, r4, r0
 8005f6c:	428a      	cmp	r2, r1
 8005f6e:	bf04      	itt	eq
 8005f70:	6811      	ldreq	r1, [r2, #0]
 8005f72:	6852      	ldreq	r2, [r2, #4]
 8005f74:	6062      	str	r2, [r4, #4]
 8005f76:	bf04      	itt	eq
 8005f78:	1809      	addeq	r1, r1, r0
 8005f7a:	6021      	streq	r1, [r4, #0]
 8005f7c:	605c      	str	r4, [r3, #4]
 8005f7e:	e7c7      	b.n	8005f10 <_free_r+0x24>
 8005f80:	bd38      	pop	{r3, r4, r5, pc}
 8005f82:	bf00      	nop
 8005f84:	20000dbc 	.word	0x20000dbc

08005f88 <_malloc_r>:
 8005f88:	b570      	push	{r4, r5, r6, lr}
 8005f8a:	1ccd      	adds	r5, r1, #3
 8005f8c:	f025 0503 	bic.w	r5, r5, #3
 8005f90:	3508      	adds	r5, #8
 8005f92:	2d0c      	cmp	r5, #12
 8005f94:	bf38      	it	cc
 8005f96:	250c      	movcc	r5, #12
 8005f98:	2d00      	cmp	r5, #0
 8005f9a:	4606      	mov	r6, r0
 8005f9c:	db01      	blt.n	8005fa2 <_malloc_r+0x1a>
 8005f9e:	42a9      	cmp	r1, r5
 8005fa0:	d903      	bls.n	8005faa <_malloc_r+0x22>
 8005fa2:	230c      	movs	r3, #12
 8005fa4:	6033      	str	r3, [r6, #0]
 8005fa6:	2000      	movs	r0, #0
 8005fa8:	bd70      	pop	{r4, r5, r6, pc}
 8005faa:	f000 fd35 	bl	8006a18 <__malloc_lock>
 8005fae:	4a23      	ldr	r2, [pc, #140]	; (800603c <_malloc_r+0xb4>)
 8005fb0:	6814      	ldr	r4, [r2, #0]
 8005fb2:	4621      	mov	r1, r4
 8005fb4:	b991      	cbnz	r1, 8005fdc <_malloc_r+0x54>
 8005fb6:	4c22      	ldr	r4, [pc, #136]	; (8006040 <_malloc_r+0xb8>)
 8005fb8:	6823      	ldr	r3, [r4, #0]
 8005fba:	b91b      	cbnz	r3, 8005fc4 <_malloc_r+0x3c>
 8005fbc:	4630      	mov	r0, r6
 8005fbe:	f000 fc67 	bl	8006890 <_sbrk_r>
 8005fc2:	6020      	str	r0, [r4, #0]
 8005fc4:	4629      	mov	r1, r5
 8005fc6:	4630      	mov	r0, r6
 8005fc8:	f000 fc62 	bl	8006890 <_sbrk_r>
 8005fcc:	1c43      	adds	r3, r0, #1
 8005fce:	d126      	bne.n	800601e <_malloc_r+0x96>
 8005fd0:	230c      	movs	r3, #12
 8005fd2:	6033      	str	r3, [r6, #0]
 8005fd4:	4630      	mov	r0, r6
 8005fd6:	f000 fd20 	bl	8006a1a <__malloc_unlock>
 8005fda:	e7e4      	b.n	8005fa6 <_malloc_r+0x1e>
 8005fdc:	680b      	ldr	r3, [r1, #0]
 8005fde:	1b5b      	subs	r3, r3, r5
 8005fe0:	d41a      	bmi.n	8006018 <_malloc_r+0x90>
 8005fe2:	2b0b      	cmp	r3, #11
 8005fe4:	d90f      	bls.n	8006006 <_malloc_r+0x7e>
 8005fe6:	600b      	str	r3, [r1, #0]
 8005fe8:	50cd      	str	r5, [r1, r3]
 8005fea:	18cc      	adds	r4, r1, r3
 8005fec:	4630      	mov	r0, r6
 8005fee:	f000 fd14 	bl	8006a1a <__malloc_unlock>
 8005ff2:	f104 000b 	add.w	r0, r4, #11
 8005ff6:	1d23      	adds	r3, r4, #4
 8005ff8:	f020 0007 	bic.w	r0, r0, #7
 8005ffc:	1ac3      	subs	r3, r0, r3
 8005ffe:	d01b      	beq.n	8006038 <_malloc_r+0xb0>
 8006000:	425a      	negs	r2, r3
 8006002:	50e2      	str	r2, [r4, r3]
 8006004:	bd70      	pop	{r4, r5, r6, pc}
 8006006:	428c      	cmp	r4, r1
 8006008:	bf0d      	iteet	eq
 800600a:	6863      	ldreq	r3, [r4, #4]
 800600c:	684b      	ldrne	r3, [r1, #4]
 800600e:	6063      	strne	r3, [r4, #4]
 8006010:	6013      	streq	r3, [r2, #0]
 8006012:	bf18      	it	ne
 8006014:	460c      	movne	r4, r1
 8006016:	e7e9      	b.n	8005fec <_malloc_r+0x64>
 8006018:	460c      	mov	r4, r1
 800601a:	6849      	ldr	r1, [r1, #4]
 800601c:	e7ca      	b.n	8005fb4 <_malloc_r+0x2c>
 800601e:	1cc4      	adds	r4, r0, #3
 8006020:	f024 0403 	bic.w	r4, r4, #3
 8006024:	42a0      	cmp	r0, r4
 8006026:	d005      	beq.n	8006034 <_malloc_r+0xac>
 8006028:	1a21      	subs	r1, r4, r0
 800602a:	4630      	mov	r0, r6
 800602c:	f000 fc30 	bl	8006890 <_sbrk_r>
 8006030:	3001      	adds	r0, #1
 8006032:	d0cd      	beq.n	8005fd0 <_malloc_r+0x48>
 8006034:	6025      	str	r5, [r4, #0]
 8006036:	e7d9      	b.n	8005fec <_malloc_r+0x64>
 8006038:	bd70      	pop	{r4, r5, r6, pc}
 800603a:	bf00      	nop
 800603c:	20000dbc 	.word	0x20000dbc
 8006040:	20000dc0 	.word	0x20000dc0

08006044 <__ssputs_r>:
 8006044:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006048:	688e      	ldr	r6, [r1, #8]
 800604a:	429e      	cmp	r6, r3
 800604c:	4682      	mov	sl, r0
 800604e:	460c      	mov	r4, r1
 8006050:	4691      	mov	r9, r2
 8006052:	4698      	mov	r8, r3
 8006054:	d835      	bhi.n	80060c2 <__ssputs_r+0x7e>
 8006056:	898a      	ldrh	r2, [r1, #12]
 8006058:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800605c:	d031      	beq.n	80060c2 <__ssputs_r+0x7e>
 800605e:	6825      	ldr	r5, [r4, #0]
 8006060:	6909      	ldr	r1, [r1, #16]
 8006062:	1a6f      	subs	r7, r5, r1
 8006064:	6965      	ldr	r5, [r4, #20]
 8006066:	2302      	movs	r3, #2
 8006068:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800606c:	fb95 f5f3 	sdiv	r5, r5, r3
 8006070:	f108 0301 	add.w	r3, r8, #1
 8006074:	443b      	add	r3, r7
 8006076:	429d      	cmp	r5, r3
 8006078:	bf38      	it	cc
 800607a:	461d      	movcc	r5, r3
 800607c:	0553      	lsls	r3, r2, #21
 800607e:	d531      	bpl.n	80060e4 <__ssputs_r+0xa0>
 8006080:	4629      	mov	r1, r5
 8006082:	f7ff ff81 	bl	8005f88 <_malloc_r>
 8006086:	4606      	mov	r6, r0
 8006088:	b950      	cbnz	r0, 80060a0 <__ssputs_r+0x5c>
 800608a:	230c      	movs	r3, #12
 800608c:	f8ca 3000 	str.w	r3, [sl]
 8006090:	89a3      	ldrh	r3, [r4, #12]
 8006092:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006096:	81a3      	strh	r3, [r4, #12]
 8006098:	f04f 30ff 	mov.w	r0, #4294967295
 800609c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060a0:	463a      	mov	r2, r7
 80060a2:	6921      	ldr	r1, [r4, #16]
 80060a4:	f7ff fb3a 	bl	800571c <memcpy>
 80060a8:	89a3      	ldrh	r3, [r4, #12]
 80060aa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80060ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80060b2:	81a3      	strh	r3, [r4, #12]
 80060b4:	6126      	str	r6, [r4, #16]
 80060b6:	6165      	str	r5, [r4, #20]
 80060b8:	443e      	add	r6, r7
 80060ba:	1bed      	subs	r5, r5, r7
 80060bc:	6026      	str	r6, [r4, #0]
 80060be:	60a5      	str	r5, [r4, #8]
 80060c0:	4646      	mov	r6, r8
 80060c2:	4546      	cmp	r6, r8
 80060c4:	bf28      	it	cs
 80060c6:	4646      	movcs	r6, r8
 80060c8:	4632      	mov	r2, r6
 80060ca:	4649      	mov	r1, r9
 80060cc:	6820      	ldr	r0, [r4, #0]
 80060ce:	f000 fc89 	bl	80069e4 <memmove>
 80060d2:	68a3      	ldr	r3, [r4, #8]
 80060d4:	1b9b      	subs	r3, r3, r6
 80060d6:	60a3      	str	r3, [r4, #8]
 80060d8:	6823      	ldr	r3, [r4, #0]
 80060da:	441e      	add	r6, r3
 80060dc:	6026      	str	r6, [r4, #0]
 80060de:	2000      	movs	r0, #0
 80060e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060e4:	462a      	mov	r2, r5
 80060e6:	f000 fc99 	bl	8006a1c <_realloc_r>
 80060ea:	4606      	mov	r6, r0
 80060ec:	2800      	cmp	r0, #0
 80060ee:	d1e1      	bne.n	80060b4 <__ssputs_r+0x70>
 80060f0:	6921      	ldr	r1, [r4, #16]
 80060f2:	4650      	mov	r0, sl
 80060f4:	f7ff fefa 	bl	8005eec <_free_r>
 80060f8:	e7c7      	b.n	800608a <__ssputs_r+0x46>
	...

080060fc <_svfiprintf_r>:
 80060fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006100:	b09d      	sub	sp, #116	; 0x74
 8006102:	4680      	mov	r8, r0
 8006104:	9303      	str	r3, [sp, #12]
 8006106:	898b      	ldrh	r3, [r1, #12]
 8006108:	061c      	lsls	r4, r3, #24
 800610a:	460d      	mov	r5, r1
 800610c:	4616      	mov	r6, r2
 800610e:	d50f      	bpl.n	8006130 <_svfiprintf_r+0x34>
 8006110:	690b      	ldr	r3, [r1, #16]
 8006112:	b96b      	cbnz	r3, 8006130 <_svfiprintf_r+0x34>
 8006114:	2140      	movs	r1, #64	; 0x40
 8006116:	f7ff ff37 	bl	8005f88 <_malloc_r>
 800611a:	6028      	str	r0, [r5, #0]
 800611c:	6128      	str	r0, [r5, #16]
 800611e:	b928      	cbnz	r0, 800612c <_svfiprintf_r+0x30>
 8006120:	230c      	movs	r3, #12
 8006122:	f8c8 3000 	str.w	r3, [r8]
 8006126:	f04f 30ff 	mov.w	r0, #4294967295
 800612a:	e0c5      	b.n	80062b8 <_svfiprintf_r+0x1bc>
 800612c:	2340      	movs	r3, #64	; 0x40
 800612e:	616b      	str	r3, [r5, #20]
 8006130:	2300      	movs	r3, #0
 8006132:	9309      	str	r3, [sp, #36]	; 0x24
 8006134:	2320      	movs	r3, #32
 8006136:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800613a:	2330      	movs	r3, #48	; 0x30
 800613c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006140:	f04f 0b01 	mov.w	fp, #1
 8006144:	4637      	mov	r7, r6
 8006146:	463c      	mov	r4, r7
 8006148:	f814 3b01 	ldrb.w	r3, [r4], #1
 800614c:	2b00      	cmp	r3, #0
 800614e:	d13c      	bne.n	80061ca <_svfiprintf_r+0xce>
 8006150:	ebb7 0a06 	subs.w	sl, r7, r6
 8006154:	d00b      	beq.n	800616e <_svfiprintf_r+0x72>
 8006156:	4653      	mov	r3, sl
 8006158:	4632      	mov	r2, r6
 800615a:	4629      	mov	r1, r5
 800615c:	4640      	mov	r0, r8
 800615e:	f7ff ff71 	bl	8006044 <__ssputs_r>
 8006162:	3001      	adds	r0, #1
 8006164:	f000 80a3 	beq.w	80062ae <_svfiprintf_r+0x1b2>
 8006168:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800616a:	4453      	add	r3, sl
 800616c:	9309      	str	r3, [sp, #36]	; 0x24
 800616e:	783b      	ldrb	r3, [r7, #0]
 8006170:	2b00      	cmp	r3, #0
 8006172:	f000 809c 	beq.w	80062ae <_svfiprintf_r+0x1b2>
 8006176:	2300      	movs	r3, #0
 8006178:	f04f 32ff 	mov.w	r2, #4294967295
 800617c:	9304      	str	r3, [sp, #16]
 800617e:	9307      	str	r3, [sp, #28]
 8006180:	9205      	str	r2, [sp, #20]
 8006182:	9306      	str	r3, [sp, #24]
 8006184:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006188:	931a      	str	r3, [sp, #104]	; 0x68
 800618a:	2205      	movs	r2, #5
 800618c:	7821      	ldrb	r1, [r4, #0]
 800618e:	4850      	ldr	r0, [pc, #320]	; (80062d0 <_svfiprintf_r+0x1d4>)
 8006190:	f7fa f826 	bl	80001e0 <memchr>
 8006194:	1c67      	adds	r7, r4, #1
 8006196:	9b04      	ldr	r3, [sp, #16]
 8006198:	b9d8      	cbnz	r0, 80061d2 <_svfiprintf_r+0xd6>
 800619a:	06d9      	lsls	r1, r3, #27
 800619c:	bf44      	itt	mi
 800619e:	2220      	movmi	r2, #32
 80061a0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80061a4:	071a      	lsls	r2, r3, #28
 80061a6:	bf44      	itt	mi
 80061a8:	222b      	movmi	r2, #43	; 0x2b
 80061aa:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80061ae:	7822      	ldrb	r2, [r4, #0]
 80061b0:	2a2a      	cmp	r2, #42	; 0x2a
 80061b2:	d016      	beq.n	80061e2 <_svfiprintf_r+0xe6>
 80061b4:	9a07      	ldr	r2, [sp, #28]
 80061b6:	2100      	movs	r1, #0
 80061b8:	200a      	movs	r0, #10
 80061ba:	4627      	mov	r7, r4
 80061bc:	3401      	adds	r4, #1
 80061be:	783b      	ldrb	r3, [r7, #0]
 80061c0:	3b30      	subs	r3, #48	; 0x30
 80061c2:	2b09      	cmp	r3, #9
 80061c4:	d951      	bls.n	800626a <_svfiprintf_r+0x16e>
 80061c6:	b1c9      	cbz	r1, 80061fc <_svfiprintf_r+0x100>
 80061c8:	e011      	b.n	80061ee <_svfiprintf_r+0xf2>
 80061ca:	2b25      	cmp	r3, #37	; 0x25
 80061cc:	d0c0      	beq.n	8006150 <_svfiprintf_r+0x54>
 80061ce:	4627      	mov	r7, r4
 80061d0:	e7b9      	b.n	8006146 <_svfiprintf_r+0x4a>
 80061d2:	4a3f      	ldr	r2, [pc, #252]	; (80062d0 <_svfiprintf_r+0x1d4>)
 80061d4:	1a80      	subs	r0, r0, r2
 80061d6:	fa0b f000 	lsl.w	r0, fp, r0
 80061da:	4318      	orrs	r0, r3
 80061dc:	9004      	str	r0, [sp, #16]
 80061de:	463c      	mov	r4, r7
 80061e0:	e7d3      	b.n	800618a <_svfiprintf_r+0x8e>
 80061e2:	9a03      	ldr	r2, [sp, #12]
 80061e4:	1d11      	adds	r1, r2, #4
 80061e6:	6812      	ldr	r2, [r2, #0]
 80061e8:	9103      	str	r1, [sp, #12]
 80061ea:	2a00      	cmp	r2, #0
 80061ec:	db01      	blt.n	80061f2 <_svfiprintf_r+0xf6>
 80061ee:	9207      	str	r2, [sp, #28]
 80061f0:	e004      	b.n	80061fc <_svfiprintf_r+0x100>
 80061f2:	4252      	negs	r2, r2
 80061f4:	f043 0302 	orr.w	r3, r3, #2
 80061f8:	9207      	str	r2, [sp, #28]
 80061fa:	9304      	str	r3, [sp, #16]
 80061fc:	783b      	ldrb	r3, [r7, #0]
 80061fe:	2b2e      	cmp	r3, #46	; 0x2e
 8006200:	d10e      	bne.n	8006220 <_svfiprintf_r+0x124>
 8006202:	787b      	ldrb	r3, [r7, #1]
 8006204:	2b2a      	cmp	r3, #42	; 0x2a
 8006206:	f107 0101 	add.w	r1, r7, #1
 800620a:	d132      	bne.n	8006272 <_svfiprintf_r+0x176>
 800620c:	9b03      	ldr	r3, [sp, #12]
 800620e:	1d1a      	adds	r2, r3, #4
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	9203      	str	r2, [sp, #12]
 8006214:	2b00      	cmp	r3, #0
 8006216:	bfb8      	it	lt
 8006218:	f04f 33ff 	movlt.w	r3, #4294967295
 800621c:	3702      	adds	r7, #2
 800621e:	9305      	str	r3, [sp, #20]
 8006220:	4c2c      	ldr	r4, [pc, #176]	; (80062d4 <_svfiprintf_r+0x1d8>)
 8006222:	7839      	ldrb	r1, [r7, #0]
 8006224:	2203      	movs	r2, #3
 8006226:	4620      	mov	r0, r4
 8006228:	f7f9 ffda 	bl	80001e0 <memchr>
 800622c:	b138      	cbz	r0, 800623e <_svfiprintf_r+0x142>
 800622e:	2340      	movs	r3, #64	; 0x40
 8006230:	1b00      	subs	r0, r0, r4
 8006232:	fa03 f000 	lsl.w	r0, r3, r0
 8006236:	9b04      	ldr	r3, [sp, #16]
 8006238:	4303      	orrs	r3, r0
 800623a:	9304      	str	r3, [sp, #16]
 800623c:	3701      	adds	r7, #1
 800623e:	7839      	ldrb	r1, [r7, #0]
 8006240:	4825      	ldr	r0, [pc, #148]	; (80062d8 <_svfiprintf_r+0x1dc>)
 8006242:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006246:	2206      	movs	r2, #6
 8006248:	1c7e      	adds	r6, r7, #1
 800624a:	f7f9 ffc9 	bl	80001e0 <memchr>
 800624e:	2800      	cmp	r0, #0
 8006250:	d035      	beq.n	80062be <_svfiprintf_r+0x1c2>
 8006252:	4b22      	ldr	r3, [pc, #136]	; (80062dc <_svfiprintf_r+0x1e0>)
 8006254:	b9fb      	cbnz	r3, 8006296 <_svfiprintf_r+0x19a>
 8006256:	9b03      	ldr	r3, [sp, #12]
 8006258:	3307      	adds	r3, #7
 800625a:	f023 0307 	bic.w	r3, r3, #7
 800625e:	3308      	adds	r3, #8
 8006260:	9303      	str	r3, [sp, #12]
 8006262:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006264:	444b      	add	r3, r9
 8006266:	9309      	str	r3, [sp, #36]	; 0x24
 8006268:	e76c      	b.n	8006144 <_svfiprintf_r+0x48>
 800626a:	fb00 3202 	mla	r2, r0, r2, r3
 800626e:	2101      	movs	r1, #1
 8006270:	e7a3      	b.n	80061ba <_svfiprintf_r+0xbe>
 8006272:	2300      	movs	r3, #0
 8006274:	9305      	str	r3, [sp, #20]
 8006276:	4618      	mov	r0, r3
 8006278:	240a      	movs	r4, #10
 800627a:	460f      	mov	r7, r1
 800627c:	3101      	adds	r1, #1
 800627e:	783a      	ldrb	r2, [r7, #0]
 8006280:	3a30      	subs	r2, #48	; 0x30
 8006282:	2a09      	cmp	r2, #9
 8006284:	d903      	bls.n	800628e <_svfiprintf_r+0x192>
 8006286:	2b00      	cmp	r3, #0
 8006288:	d0ca      	beq.n	8006220 <_svfiprintf_r+0x124>
 800628a:	9005      	str	r0, [sp, #20]
 800628c:	e7c8      	b.n	8006220 <_svfiprintf_r+0x124>
 800628e:	fb04 2000 	mla	r0, r4, r0, r2
 8006292:	2301      	movs	r3, #1
 8006294:	e7f1      	b.n	800627a <_svfiprintf_r+0x17e>
 8006296:	ab03      	add	r3, sp, #12
 8006298:	9300      	str	r3, [sp, #0]
 800629a:	462a      	mov	r2, r5
 800629c:	4b10      	ldr	r3, [pc, #64]	; (80062e0 <_svfiprintf_r+0x1e4>)
 800629e:	a904      	add	r1, sp, #16
 80062a0:	4640      	mov	r0, r8
 80062a2:	f3af 8000 	nop.w
 80062a6:	f1b0 3fff 	cmp.w	r0, #4294967295
 80062aa:	4681      	mov	r9, r0
 80062ac:	d1d9      	bne.n	8006262 <_svfiprintf_r+0x166>
 80062ae:	89ab      	ldrh	r3, [r5, #12]
 80062b0:	065b      	lsls	r3, r3, #25
 80062b2:	f53f af38 	bmi.w	8006126 <_svfiprintf_r+0x2a>
 80062b6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80062b8:	b01d      	add	sp, #116	; 0x74
 80062ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062be:	ab03      	add	r3, sp, #12
 80062c0:	9300      	str	r3, [sp, #0]
 80062c2:	462a      	mov	r2, r5
 80062c4:	4b06      	ldr	r3, [pc, #24]	; (80062e0 <_svfiprintf_r+0x1e4>)
 80062c6:	a904      	add	r1, sp, #16
 80062c8:	4640      	mov	r0, r8
 80062ca:	f000 f9c1 	bl	8006650 <_printf_i>
 80062ce:	e7ea      	b.n	80062a6 <_svfiprintf_r+0x1aa>
 80062d0:	08006d60 	.word	0x08006d60
 80062d4:	08006d66 	.word	0x08006d66
 80062d8:	08006d6a 	.word	0x08006d6a
 80062dc:	00000000 	.word	0x00000000
 80062e0:	08006045 	.word	0x08006045

080062e4 <__sfputc_r>:
 80062e4:	6893      	ldr	r3, [r2, #8]
 80062e6:	3b01      	subs	r3, #1
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	b410      	push	{r4}
 80062ec:	6093      	str	r3, [r2, #8]
 80062ee:	da09      	bge.n	8006304 <__sfputc_r+0x20>
 80062f0:	6994      	ldr	r4, [r2, #24]
 80062f2:	42a3      	cmp	r3, r4
 80062f4:	db02      	blt.n	80062fc <__sfputc_r+0x18>
 80062f6:	b2cb      	uxtb	r3, r1
 80062f8:	2b0a      	cmp	r3, #10
 80062fa:	d103      	bne.n	8006304 <__sfputc_r+0x20>
 80062fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006300:	f7ff bb4c 	b.w	800599c <__swbuf_r>
 8006304:	6813      	ldr	r3, [r2, #0]
 8006306:	1c58      	adds	r0, r3, #1
 8006308:	6010      	str	r0, [r2, #0]
 800630a:	7019      	strb	r1, [r3, #0]
 800630c:	b2c8      	uxtb	r0, r1
 800630e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006312:	4770      	bx	lr

08006314 <__sfputs_r>:
 8006314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006316:	4606      	mov	r6, r0
 8006318:	460f      	mov	r7, r1
 800631a:	4614      	mov	r4, r2
 800631c:	18d5      	adds	r5, r2, r3
 800631e:	42ac      	cmp	r4, r5
 8006320:	d101      	bne.n	8006326 <__sfputs_r+0x12>
 8006322:	2000      	movs	r0, #0
 8006324:	e007      	b.n	8006336 <__sfputs_r+0x22>
 8006326:	463a      	mov	r2, r7
 8006328:	f814 1b01 	ldrb.w	r1, [r4], #1
 800632c:	4630      	mov	r0, r6
 800632e:	f7ff ffd9 	bl	80062e4 <__sfputc_r>
 8006332:	1c43      	adds	r3, r0, #1
 8006334:	d1f3      	bne.n	800631e <__sfputs_r+0xa>
 8006336:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006338 <_vfiprintf_r>:
 8006338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800633c:	b09d      	sub	sp, #116	; 0x74
 800633e:	460c      	mov	r4, r1
 8006340:	4617      	mov	r7, r2
 8006342:	9303      	str	r3, [sp, #12]
 8006344:	4606      	mov	r6, r0
 8006346:	b118      	cbz	r0, 8006350 <_vfiprintf_r+0x18>
 8006348:	6983      	ldr	r3, [r0, #24]
 800634a:	b90b      	cbnz	r3, 8006350 <_vfiprintf_r+0x18>
 800634c:	f7ff fcd8 	bl	8005d00 <__sinit>
 8006350:	4b7c      	ldr	r3, [pc, #496]	; (8006544 <_vfiprintf_r+0x20c>)
 8006352:	429c      	cmp	r4, r3
 8006354:	d157      	bne.n	8006406 <_vfiprintf_r+0xce>
 8006356:	6874      	ldr	r4, [r6, #4]
 8006358:	89a3      	ldrh	r3, [r4, #12]
 800635a:	0718      	lsls	r0, r3, #28
 800635c:	d55d      	bpl.n	800641a <_vfiprintf_r+0xe2>
 800635e:	6923      	ldr	r3, [r4, #16]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d05a      	beq.n	800641a <_vfiprintf_r+0xe2>
 8006364:	2300      	movs	r3, #0
 8006366:	9309      	str	r3, [sp, #36]	; 0x24
 8006368:	2320      	movs	r3, #32
 800636a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800636e:	2330      	movs	r3, #48	; 0x30
 8006370:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006374:	f04f 0b01 	mov.w	fp, #1
 8006378:	46b8      	mov	r8, r7
 800637a:	4645      	mov	r5, r8
 800637c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006380:	2b00      	cmp	r3, #0
 8006382:	d155      	bne.n	8006430 <_vfiprintf_r+0xf8>
 8006384:	ebb8 0a07 	subs.w	sl, r8, r7
 8006388:	d00b      	beq.n	80063a2 <_vfiprintf_r+0x6a>
 800638a:	4653      	mov	r3, sl
 800638c:	463a      	mov	r2, r7
 800638e:	4621      	mov	r1, r4
 8006390:	4630      	mov	r0, r6
 8006392:	f7ff ffbf 	bl	8006314 <__sfputs_r>
 8006396:	3001      	adds	r0, #1
 8006398:	f000 80c4 	beq.w	8006524 <_vfiprintf_r+0x1ec>
 800639c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800639e:	4453      	add	r3, sl
 80063a0:	9309      	str	r3, [sp, #36]	; 0x24
 80063a2:	f898 3000 	ldrb.w	r3, [r8]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	f000 80bc 	beq.w	8006524 <_vfiprintf_r+0x1ec>
 80063ac:	2300      	movs	r3, #0
 80063ae:	f04f 32ff 	mov.w	r2, #4294967295
 80063b2:	9304      	str	r3, [sp, #16]
 80063b4:	9307      	str	r3, [sp, #28]
 80063b6:	9205      	str	r2, [sp, #20]
 80063b8:	9306      	str	r3, [sp, #24]
 80063ba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80063be:	931a      	str	r3, [sp, #104]	; 0x68
 80063c0:	2205      	movs	r2, #5
 80063c2:	7829      	ldrb	r1, [r5, #0]
 80063c4:	4860      	ldr	r0, [pc, #384]	; (8006548 <_vfiprintf_r+0x210>)
 80063c6:	f7f9 ff0b 	bl	80001e0 <memchr>
 80063ca:	f105 0801 	add.w	r8, r5, #1
 80063ce:	9b04      	ldr	r3, [sp, #16]
 80063d0:	2800      	cmp	r0, #0
 80063d2:	d131      	bne.n	8006438 <_vfiprintf_r+0x100>
 80063d4:	06d9      	lsls	r1, r3, #27
 80063d6:	bf44      	itt	mi
 80063d8:	2220      	movmi	r2, #32
 80063da:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80063de:	071a      	lsls	r2, r3, #28
 80063e0:	bf44      	itt	mi
 80063e2:	222b      	movmi	r2, #43	; 0x2b
 80063e4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80063e8:	782a      	ldrb	r2, [r5, #0]
 80063ea:	2a2a      	cmp	r2, #42	; 0x2a
 80063ec:	d02c      	beq.n	8006448 <_vfiprintf_r+0x110>
 80063ee:	9a07      	ldr	r2, [sp, #28]
 80063f0:	2100      	movs	r1, #0
 80063f2:	200a      	movs	r0, #10
 80063f4:	46a8      	mov	r8, r5
 80063f6:	3501      	adds	r5, #1
 80063f8:	f898 3000 	ldrb.w	r3, [r8]
 80063fc:	3b30      	subs	r3, #48	; 0x30
 80063fe:	2b09      	cmp	r3, #9
 8006400:	d96d      	bls.n	80064de <_vfiprintf_r+0x1a6>
 8006402:	b371      	cbz	r1, 8006462 <_vfiprintf_r+0x12a>
 8006404:	e026      	b.n	8006454 <_vfiprintf_r+0x11c>
 8006406:	4b51      	ldr	r3, [pc, #324]	; (800654c <_vfiprintf_r+0x214>)
 8006408:	429c      	cmp	r4, r3
 800640a:	d101      	bne.n	8006410 <_vfiprintf_r+0xd8>
 800640c:	68b4      	ldr	r4, [r6, #8]
 800640e:	e7a3      	b.n	8006358 <_vfiprintf_r+0x20>
 8006410:	4b4f      	ldr	r3, [pc, #316]	; (8006550 <_vfiprintf_r+0x218>)
 8006412:	429c      	cmp	r4, r3
 8006414:	bf08      	it	eq
 8006416:	68f4      	ldreq	r4, [r6, #12]
 8006418:	e79e      	b.n	8006358 <_vfiprintf_r+0x20>
 800641a:	4621      	mov	r1, r4
 800641c:	4630      	mov	r0, r6
 800641e:	f7ff fb0f 	bl	8005a40 <__swsetup_r>
 8006422:	2800      	cmp	r0, #0
 8006424:	d09e      	beq.n	8006364 <_vfiprintf_r+0x2c>
 8006426:	f04f 30ff 	mov.w	r0, #4294967295
 800642a:	b01d      	add	sp, #116	; 0x74
 800642c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006430:	2b25      	cmp	r3, #37	; 0x25
 8006432:	d0a7      	beq.n	8006384 <_vfiprintf_r+0x4c>
 8006434:	46a8      	mov	r8, r5
 8006436:	e7a0      	b.n	800637a <_vfiprintf_r+0x42>
 8006438:	4a43      	ldr	r2, [pc, #268]	; (8006548 <_vfiprintf_r+0x210>)
 800643a:	1a80      	subs	r0, r0, r2
 800643c:	fa0b f000 	lsl.w	r0, fp, r0
 8006440:	4318      	orrs	r0, r3
 8006442:	9004      	str	r0, [sp, #16]
 8006444:	4645      	mov	r5, r8
 8006446:	e7bb      	b.n	80063c0 <_vfiprintf_r+0x88>
 8006448:	9a03      	ldr	r2, [sp, #12]
 800644a:	1d11      	adds	r1, r2, #4
 800644c:	6812      	ldr	r2, [r2, #0]
 800644e:	9103      	str	r1, [sp, #12]
 8006450:	2a00      	cmp	r2, #0
 8006452:	db01      	blt.n	8006458 <_vfiprintf_r+0x120>
 8006454:	9207      	str	r2, [sp, #28]
 8006456:	e004      	b.n	8006462 <_vfiprintf_r+0x12a>
 8006458:	4252      	negs	r2, r2
 800645a:	f043 0302 	orr.w	r3, r3, #2
 800645e:	9207      	str	r2, [sp, #28]
 8006460:	9304      	str	r3, [sp, #16]
 8006462:	f898 3000 	ldrb.w	r3, [r8]
 8006466:	2b2e      	cmp	r3, #46	; 0x2e
 8006468:	d110      	bne.n	800648c <_vfiprintf_r+0x154>
 800646a:	f898 3001 	ldrb.w	r3, [r8, #1]
 800646e:	2b2a      	cmp	r3, #42	; 0x2a
 8006470:	f108 0101 	add.w	r1, r8, #1
 8006474:	d137      	bne.n	80064e6 <_vfiprintf_r+0x1ae>
 8006476:	9b03      	ldr	r3, [sp, #12]
 8006478:	1d1a      	adds	r2, r3, #4
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	9203      	str	r2, [sp, #12]
 800647e:	2b00      	cmp	r3, #0
 8006480:	bfb8      	it	lt
 8006482:	f04f 33ff 	movlt.w	r3, #4294967295
 8006486:	f108 0802 	add.w	r8, r8, #2
 800648a:	9305      	str	r3, [sp, #20]
 800648c:	4d31      	ldr	r5, [pc, #196]	; (8006554 <_vfiprintf_r+0x21c>)
 800648e:	f898 1000 	ldrb.w	r1, [r8]
 8006492:	2203      	movs	r2, #3
 8006494:	4628      	mov	r0, r5
 8006496:	f7f9 fea3 	bl	80001e0 <memchr>
 800649a:	b140      	cbz	r0, 80064ae <_vfiprintf_r+0x176>
 800649c:	2340      	movs	r3, #64	; 0x40
 800649e:	1b40      	subs	r0, r0, r5
 80064a0:	fa03 f000 	lsl.w	r0, r3, r0
 80064a4:	9b04      	ldr	r3, [sp, #16]
 80064a6:	4303      	orrs	r3, r0
 80064a8:	9304      	str	r3, [sp, #16]
 80064aa:	f108 0801 	add.w	r8, r8, #1
 80064ae:	f898 1000 	ldrb.w	r1, [r8]
 80064b2:	4829      	ldr	r0, [pc, #164]	; (8006558 <_vfiprintf_r+0x220>)
 80064b4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80064b8:	2206      	movs	r2, #6
 80064ba:	f108 0701 	add.w	r7, r8, #1
 80064be:	f7f9 fe8f 	bl	80001e0 <memchr>
 80064c2:	2800      	cmp	r0, #0
 80064c4:	d034      	beq.n	8006530 <_vfiprintf_r+0x1f8>
 80064c6:	4b25      	ldr	r3, [pc, #148]	; (800655c <_vfiprintf_r+0x224>)
 80064c8:	bb03      	cbnz	r3, 800650c <_vfiprintf_r+0x1d4>
 80064ca:	9b03      	ldr	r3, [sp, #12]
 80064cc:	3307      	adds	r3, #7
 80064ce:	f023 0307 	bic.w	r3, r3, #7
 80064d2:	3308      	adds	r3, #8
 80064d4:	9303      	str	r3, [sp, #12]
 80064d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064d8:	444b      	add	r3, r9
 80064da:	9309      	str	r3, [sp, #36]	; 0x24
 80064dc:	e74c      	b.n	8006378 <_vfiprintf_r+0x40>
 80064de:	fb00 3202 	mla	r2, r0, r2, r3
 80064e2:	2101      	movs	r1, #1
 80064e4:	e786      	b.n	80063f4 <_vfiprintf_r+0xbc>
 80064e6:	2300      	movs	r3, #0
 80064e8:	9305      	str	r3, [sp, #20]
 80064ea:	4618      	mov	r0, r3
 80064ec:	250a      	movs	r5, #10
 80064ee:	4688      	mov	r8, r1
 80064f0:	3101      	adds	r1, #1
 80064f2:	f898 2000 	ldrb.w	r2, [r8]
 80064f6:	3a30      	subs	r2, #48	; 0x30
 80064f8:	2a09      	cmp	r2, #9
 80064fa:	d903      	bls.n	8006504 <_vfiprintf_r+0x1cc>
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d0c5      	beq.n	800648c <_vfiprintf_r+0x154>
 8006500:	9005      	str	r0, [sp, #20]
 8006502:	e7c3      	b.n	800648c <_vfiprintf_r+0x154>
 8006504:	fb05 2000 	mla	r0, r5, r0, r2
 8006508:	2301      	movs	r3, #1
 800650a:	e7f0      	b.n	80064ee <_vfiprintf_r+0x1b6>
 800650c:	ab03      	add	r3, sp, #12
 800650e:	9300      	str	r3, [sp, #0]
 8006510:	4622      	mov	r2, r4
 8006512:	4b13      	ldr	r3, [pc, #76]	; (8006560 <_vfiprintf_r+0x228>)
 8006514:	a904      	add	r1, sp, #16
 8006516:	4630      	mov	r0, r6
 8006518:	f3af 8000 	nop.w
 800651c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006520:	4681      	mov	r9, r0
 8006522:	d1d8      	bne.n	80064d6 <_vfiprintf_r+0x19e>
 8006524:	89a3      	ldrh	r3, [r4, #12]
 8006526:	065b      	lsls	r3, r3, #25
 8006528:	f53f af7d 	bmi.w	8006426 <_vfiprintf_r+0xee>
 800652c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800652e:	e77c      	b.n	800642a <_vfiprintf_r+0xf2>
 8006530:	ab03      	add	r3, sp, #12
 8006532:	9300      	str	r3, [sp, #0]
 8006534:	4622      	mov	r2, r4
 8006536:	4b0a      	ldr	r3, [pc, #40]	; (8006560 <_vfiprintf_r+0x228>)
 8006538:	a904      	add	r1, sp, #16
 800653a:	4630      	mov	r0, r6
 800653c:	f000 f888 	bl	8006650 <_printf_i>
 8006540:	e7ec      	b.n	800651c <_vfiprintf_r+0x1e4>
 8006542:	bf00      	nop
 8006544:	08006d1c 	.word	0x08006d1c
 8006548:	08006d60 	.word	0x08006d60
 800654c:	08006d3c 	.word	0x08006d3c
 8006550:	08006cfc 	.word	0x08006cfc
 8006554:	08006d66 	.word	0x08006d66
 8006558:	08006d6a 	.word	0x08006d6a
 800655c:	00000000 	.word	0x00000000
 8006560:	08006315 	.word	0x08006315

08006564 <_printf_common>:
 8006564:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006568:	4691      	mov	r9, r2
 800656a:	461f      	mov	r7, r3
 800656c:	688a      	ldr	r2, [r1, #8]
 800656e:	690b      	ldr	r3, [r1, #16]
 8006570:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006574:	4293      	cmp	r3, r2
 8006576:	bfb8      	it	lt
 8006578:	4613      	movlt	r3, r2
 800657a:	f8c9 3000 	str.w	r3, [r9]
 800657e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006582:	4606      	mov	r6, r0
 8006584:	460c      	mov	r4, r1
 8006586:	b112      	cbz	r2, 800658e <_printf_common+0x2a>
 8006588:	3301      	adds	r3, #1
 800658a:	f8c9 3000 	str.w	r3, [r9]
 800658e:	6823      	ldr	r3, [r4, #0]
 8006590:	0699      	lsls	r1, r3, #26
 8006592:	bf42      	ittt	mi
 8006594:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006598:	3302      	addmi	r3, #2
 800659a:	f8c9 3000 	strmi.w	r3, [r9]
 800659e:	6825      	ldr	r5, [r4, #0]
 80065a0:	f015 0506 	ands.w	r5, r5, #6
 80065a4:	d107      	bne.n	80065b6 <_printf_common+0x52>
 80065a6:	f104 0a19 	add.w	sl, r4, #25
 80065aa:	68e3      	ldr	r3, [r4, #12]
 80065ac:	f8d9 2000 	ldr.w	r2, [r9]
 80065b0:	1a9b      	subs	r3, r3, r2
 80065b2:	429d      	cmp	r5, r3
 80065b4:	db29      	blt.n	800660a <_printf_common+0xa6>
 80065b6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80065ba:	6822      	ldr	r2, [r4, #0]
 80065bc:	3300      	adds	r3, #0
 80065be:	bf18      	it	ne
 80065c0:	2301      	movne	r3, #1
 80065c2:	0692      	lsls	r2, r2, #26
 80065c4:	d42e      	bmi.n	8006624 <_printf_common+0xc0>
 80065c6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80065ca:	4639      	mov	r1, r7
 80065cc:	4630      	mov	r0, r6
 80065ce:	47c0      	blx	r8
 80065d0:	3001      	adds	r0, #1
 80065d2:	d021      	beq.n	8006618 <_printf_common+0xb4>
 80065d4:	6823      	ldr	r3, [r4, #0]
 80065d6:	68e5      	ldr	r5, [r4, #12]
 80065d8:	f8d9 2000 	ldr.w	r2, [r9]
 80065dc:	f003 0306 	and.w	r3, r3, #6
 80065e0:	2b04      	cmp	r3, #4
 80065e2:	bf08      	it	eq
 80065e4:	1aad      	subeq	r5, r5, r2
 80065e6:	68a3      	ldr	r3, [r4, #8]
 80065e8:	6922      	ldr	r2, [r4, #16]
 80065ea:	bf0c      	ite	eq
 80065ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80065f0:	2500      	movne	r5, #0
 80065f2:	4293      	cmp	r3, r2
 80065f4:	bfc4      	itt	gt
 80065f6:	1a9b      	subgt	r3, r3, r2
 80065f8:	18ed      	addgt	r5, r5, r3
 80065fa:	f04f 0900 	mov.w	r9, #0
 80065fe:	341a      	adds	r4, #26
 8006600:	454d      	cmp	r5, r9
 8006602:	d11b      	bne.n	800663c <_printf_common+0xd8>
 8006604:	2000      	movs	r0, #0
 8006606:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800660a:	2301      	movs	r3, #1
 800660c:	4652      	mov	r2, sl
 800660e:	4639      	mov	r1, r7
 8006610:	4630      	mov	r0, r6
 8006612:	47c0      	blx	r8
 8006614:	3001      	adds	r0, #1
 8006616:	d103      	bne.n	8006620 <_printf_common+0xbc>
 8006618:	f04f 30ff 	mov.w	r0, #4294967295
 800661c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006620:	3501      	adds	r5, #1
 8006622:	e7c2      	b.n	80065aa <_printf_common+0x46>
 8006624:	18e1      	adds	r1, r4, r3
 8006626:	1c5a      	adds	r2, r3, #1
 8006628:	2030      	movs	r0, #48	; 0x30
 800662a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800662e:	4422      	add	r2, r4
 8006630:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006634:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006638:	3302      	adds	r3, #2
 800663a:	e7c4      	b.n	80065c6 <_printf_common+0x62>
 800663c:	2301      	movs	r3, #1
 800663e:	4622      	mov	r2, r4
 8006640:	4639      	mov	r1, r7
 8006642:	4630      	mov	r0, r6
 8006644:	47c0      	blx	r8
 8006646:	3001      	adds	r0, #1
 8006648:	d0e6      	beq.n	8006618 <_printf_common+0xb4>
 800664a:	f109 0901 	add.w	r9, r9, #1
 800664e:	e7d7      	b.n	8006600 <_printf_common+0x9c>

08006650 <_printf_i>:
 8006650:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006654:	4617      	mov	r7, r2
 8006656:	7e0a      	ldrb	r2, [r1, #24]
 8006658:	b085      	sub	sp, #20
 800665a:	2a6e      	cmp	r2, #110	; 0x6e
 800665c:	4698      	mov	r8, r3
 800665e:	4606      	mov	r6, r0
 8006660:	460c      	mov	r4, r1
 8006662:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006664:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8006668:	f000 80bc 	beq.w	80067e4 <_printf_i+0x194>
 800666c:	d81a      	bhi.n	80066a4 <_printf_i+0x54>
 800666e:	2a63      	cmp	r2, #99	; 0x63
 8006670:	d02e      	beq.n	80066d0 <_printf_i+0x80>
 8006672:	d80a      	bhi.n	800668a <_printf_i+0x3a>
 8006674:	2a00      	cmp	r2, #0
 8006676:	f000 80c8 	beq.w	800680a <_printf_i+0x1ba>
 800667a:	2a58      	cmp	r2, #88	; 0x58
 800667c:	f000 808a 	beq.w	8006794 <_printf_i+0x144>
 8006680:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006684:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8006688:	e02a      	b.n	80066e0 <_printf_i+0x90>
 800668a:	2a64      	cmp	r2, #100	; 0x64
 800668c:	d001      	beq.n	8006692 <_printf_i+0x42>
 800668e:	2a69      	cmp	r2, #105	; 0x69
 8006690:	d1f6      	bne.n	8006680 <_printf_i+0x30>
 8006692:	6821      	ldr	r1, [r4, #0]
 8006694:	681a      	ldr	r2, [r3, #0]
 8006696:	f011 0f80 	tst.w	r1, #128	; 0x80
 800669a:	d023      	beq.n	80066e4 <_printf_i+0x94>
 800669c:	1d11      	adds	r1, r2, #4
 800669e:	6019      	str	r1, [r3, #0]
 80066a0:	6813      	ldr	r3, [r2, #0]
 80066a2:	e027      	b.n	80066f4 <_printf_i+0xa4>
 80066a4:	2a73      	cmp	r2, #115	; 0x73
 80066a6:	f000 80b4 	beq.w	8006812 <_printf_i+0x1c2>
 80066aa:	d808      	bhi.n	80066be <_printf_i+0x6e>
 80066ac:	2a6f      	cmp	r2, #111	; 0x6f
 80066ae:	d02a      	beq.n	8006706 <_printf_i+0xb6>
 80066b0:	2a70      	cmp	r2, #112	; 0x70
 80066b2:	d1e5      	bne.n	8006680 <_printf_i+0x30>
 80066b4:	680a      	ldr	r2, [r1, #0]
 80066b6:	f042 0220 	orr.w	r2, r2, #32
 80066ba:	600a      	str	r2, [r1, #0]
 80066bc:	e003      	b.n	80066c6 <_printf_i+0x76>
 80066be:	2a75      	cmp	r2, #117	; 0x75
 80066c0:	d021      	beq.n	8006706 <_printf_i+0xb6>
 80066c2:	2a78      	cmp	r2, #120	; 0x78
 80066c4:	d1dc      	bne.n	8006680 <_printf_i+0x30>
 80066c6:	2278      	movs	r2, #120	; 0x78
 80066c8:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80066cc:	496e      	ldr	r1, [pc, #440]	; (8006888 <_printf_i+0x238>)
 80066ce:	e064      	b.n	800679a <_printf_i+0x14a>
 80066d0:	681a      	ldr	r2, [r3, #0]
 80066d2:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80066d6:	1d11      	adds	r1, r2, #4
 80066d8:	6019      	str	r1, [r3, #0]
 80066da:	6813      	ldr	r3, [r2, #0]
 80066dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80066e0:	2301      	movs	r3, #1
 80066e2:	e0a3      	b.n	800682c <_printf_i+0x1dc>
 80066e4:	f011 0f40 	tst.w	r1, #64	; 0x40
 80066e8:	f102 0104 	add.w	r1, r2, #4
 80066ec:	6019      	str	r1, [r3, #0]
 80066ee:	d0d7      	beq.n	80066a0 <_printf_i+0x50>
 80066f0:	f9b2 3000 	ldrsh.w	r3, [r2]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	da03      	bge.n	8006700 <_printf_i+0xb0>
 80066f8:	222d      	movs	r2, #45	; 0x2d
 80066fa:	425b      	negs	r3, r3
 80066fc:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006700:	4962      	ldr	r1, [pc, #392]	; (800688c <_printf_i+0x23c>)
 8006702:	220a      	movs	r2, #10
 8006704:	e017      	b.n	8006736 <_printf_i+0xe6>
 8006706:	6820      	ldr	r0, [r4, #0]
 8006708:	6819      	ldr	r1, [r3, #0]
 800670a:	f010 0f80 	tst.w	r0, #128	; 0x80
 800670e:	d003      	beq.n	8006718 <_printf_i+0xc8>
 8006710:	1d08      	adds	r0, r1, #4
 8006712:	6018      	str	r0, [r3, #0]
 8006714:	680b      	ldr	r3, [r1, #0]
 8006716:	e006      	b.n	8006726 <_printf_i+0xd6>
 8006718:	f010 0f40 	tst.w	r0, #64	; 0x40
 800671c:	f101 0004 	add.w	r0, r1, #4
 8006720:	6018      	str	r0, [r3, #0]
 8006722:	d0f7      	beq.n	8006714 <_printf_i+0xc4>
 8006724:	880b      	ldrh	r3, [r1, #0]
 8006726:	4959      	ldr	r1, [pc, #356]	; (800688c <_printf_i+0x23c>)
 8006728:	2a6f      	cmp	r2, #111	; 0x6f
 800672a:	bf14      	ite	ne
 800672c:	220a      	movne	r2, #10
 800672e:	2208      	moveq	r2, #8
 8006730:	2000      	movs	r0, #0
 8006732:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8006736:	6865      	ldr	r5, [r4, #4]
 8006738:	60a5      	str	r5, [r4, #8]
 800673a:	2d00      	cmp	r5, #0
 800673c:	f2c0 809c 	blt.w	8006878 <_printf_i+0x228>
 8006740:	6820      	ldr	r0, [r4, #0]
 8006742:	f020 0004 	bic.w	r0, r0, #4
 8006746:	6020      	str	r0, [r4, #0]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d13f      	bne.n	80067cc <_printf_i+0x17c>
 800674c:	2d00      	cmp	r5, #0
 800674e:	f040 8095 	bne.w	800687c <_printf_i+0x22c>
 8006752:	4675      	mov	r5, lr
 8006754:	2a08      	cmp	r2, #8
 8006756:	d10b      	bne.n	8006770 <_printf_i+0x120>
 8006758:	6823      	ldr	r3, [r4, #0]
 800675a:	07da      	lsls	r2, r3, #31
 800675c:	d508      	bpl.n	8006770 <_printf_i+0x120>
 800675e:	6923      	ldr	r3, [r4, #16]
 8006760:	6862      	ldr	r2, [r4, #4]
 8006762:	429a      	cmp	r2, r3
 8006764:	bfde      	ittt	le
 8006766:	2330      	movle	r3, #48	; 0x30
 8006768:	f805 3c01 	strble.w	r3, [r5, #-1]
 800676c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006770:	ebae 0305 	sub.w	r3, lr, r5
 8006774:	6123      	str	r3, [r4, #16]
 8006776:	f8cd 8000 	str.w	r8, [sp]
 800677a:	463b      	mov	r3, r7
 800677c:	aa03      	add	r2, sp, #12
 800677e:	4621      	mov	r1, r4
 8006780:	4630      	mov	r0, r6
 8006782:	f7ff feef 	bl	8006564 <_printf_common>
 8006786:	3001      	adds	r0, #1
 8006788:	d155      	bne.n	8006836 <_printf_i+0x1e6>
 800678a:	f04f 30ff 	mov.w	r0, #4294967295
 800678e:	b005      	add	sp, #20
 8006790:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006794:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8006798:	493c      	ldr	r1, [pc, #240]	; (800688c <_printf_i+0x23c>)
 800679a:	6822      	ldr	r2, [r4, #0]
 800679c:	6818      	ldr	r0, [r3, #0]
 800679e:	f012 0f80 	tst.w	r2, #128	; 0x80
 80067a2:	f100 0504 	add.w	r5, r0, #4
 80067a6:	601d      	str	r5, [r3, #0]
 80067a8:	d001      	beq.n	80067ae <_printf_i+0x15e>
 80067aa:	6803      	ldr	r3, [r0, #0]
 80067ac:	e002      	b.n	80067b4 <_printf_i+0x164>
 80067ae:	0655      	lsls	r5, r2, #25
 80067b0:	d5fb      	bpl.n	80067aa <_printf_i+0x15a>
 80067b2:	8803      	ldrh	r3, [r0, #0]
 80067b4:	07d0      	lsls	r0, r2, #31
 80067b6:	bf44      	itt	mi
 80067b8:	f042 0220 	orrmi.w	r2, r2, #32
 80067bc:	6022      	strmi	r2, [r4, #0]
 80067be:	b91b      	cbnz	r3, 80067c8 <_printf_i+0x178>
 80067c0:	6822      	ldr	r2, [r4, #0]
 80067c2:	f022 0220 	bic.w	r2, r2, #32
 80067c6:	6022      	str	r2, [r4, #0]
 80067c8:	2210      	movs	r2, #16
 80067ca:	e7b1      	b.n	8006730 <_printf_i+0xe0>
 80067cc:	4675      	mov	r5, lr
 80067ce:	fbb3 f0f2 	udiv	r0, r3, r2
 80067d2:	fb02 3310 	mls	r3, r2, r0, r3
 80067d6:	5ccb      	ldrb	r3, [r1, r3]
 80067d8:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80067dc:	4603      	mov	r3, r0
 80067de:	2800      	cmp	r0, #0
 80067e0:	d1f5      	bne.n	80067ce <_printf_i+0x17e>
 80067e2:	e7b7      	b.n	8006754 <_printf_i+0x104>
 80067e4:	6808      	ldr	r0, [r1, #0]
 80067e6:	681a      	ldr	r2, [r3, #0]
 80067e8:	6949      	ldr	r1, [r1, #20]
 80067ea:	f010 0f80 	tst.w	r0, #128	; 0x80
 80067ee:	d004      	beq.n	80067fa <_printf_i+0x1aa>
 80067f0:	1d10      	adds	r0, r2, #4
 80067f2:	6018      	str	r0, [r3, #0]
 80067f4:	6813      	ldr	r3, [r2, #0]
 80067f6:	6019      	str	r1, [r3, #0]
 80067f8:	e007      	b.n	800680a <_printf_i+0x1ba>
 80067fa:	f010 0f40 	tst.w	r0, #64	; 0x40
 80067fe:	f102 0004 	add.w	r0, r2, #4
 8006802:	6018      	str	r0, [r3, #0]
 8006804:	6813      	ldr	r3, [r2, #0]
 8006806:	d0f6      	beq.n	80067f6 <_printf_i+0x1a6>
 8006808:	8019      	strh	r1, [r3, #0]
 800680a:	2300      	movs	r3, #0
 800680c:	6123      	str	r3, [r4, #16]
 800680e:	4675      	mov	r5, lr
 8006810:	e7b1      	b.n	8006776 <_printf_i+0x126>
 8006812:	681a      	ldr	r2, [r3, #0]
 8006814:	1d11      	adds	r1, r2, #4
 8006816:	6019      	str	r1, [r3, #0]
 8006818:	6815      	ldr	r5, [r2, #0]
 800681a:	6862      	ldr	r2, [r4, #4]
 800681c:	2100      	movs	r1, #0
 800681e:	4628      	mov	r0, r5
 8006820:	f7f9 fcde 	bl	80001e0 <memchr>
 8006824:	b108      	cbz	r0, 800682a <_printf_i+0x1da>
 8006826:	1b40      	subs	r0, r0, r5
 8006828:	6060      	str	r0, [r4, #4]
 800682a:	6863      	ldr	r3, [r4, #4]
 800682c:	6123      	str	r3, [r4, #16]
 800682e:	2300      	movs	r3, #0
 8006830:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006834:	e79f      	b.n	8006776 <_printf_i+0x126>
 8006836:	6923      	ldr	r3, [r4, #16]
 8006838:	462a      	mov	r2, r5
 800683a:	4639      	mov	r1, r7
 800683c:	4630      	mov	r0, r6
 800683e:	47c0      	blx	r8
 8006840:	3001      	adds	r0, #1
 8006842:	d0a2      	beq.n	800678a <_printf_i+0x13a>
 8006844:	6823      	ldr	r3, [r4, #0]
 8006846:	079b      	lsls	r3, r3, #30
 8006848:	d507      	bpl.n	800685a <_printf_i+0x20a>
 800684a:	2500      	movs	r5, #0
 800684c:	f104 0919 	add.w	r9, r4, #25
 8006850:	68e3      	ldr	r3, [r4, #12]
 8006852:	9a03      	ldr	r2, [sp, #12]
 8006854:	1a9b      	subs	r3, r3, r2
 8006856:	429d      	cmp	r5, r3
 8006858:	db05      	blt.n	8006866 <_printf_i+0x216>
 800685a:	68e0      	ldr	r0, [r4, #12]
 800685c:	9b03      	ldr	r3, [sp, #12]
 800685e:	4298      	cmp	r0, r3
 8006860:	bfb8      	it	lt
 8006862:	4618      	movlt	r0, r3
 8006864:	e793      	b.n	800678e <_printf_i+0x13e>
 8006866:	2301      	movs	r3, #1
 8006868:	464a      	mov	r2, r9
 800686a:	4639      	mov	r1, r7
 800686c:	4630      	mov	r0, r6
 800686e:	47c0      	blx	r8
 8006870:	3001      	adds	r0, #1
 8006872:	d08a      	beq.n	800678a <_printf_i+0x13a>
 8006874:	3501      	adds	r5, #1
 8006876:	e7eb      	b.n	8006850 <_printf_i+0x200>
 8006878:	2b00      	cmp	r3, #0
 800687a:	d1a7      	bne.n	80067cc <_printf_i+0x17c>
 800687c:	780b      	ldrb	r3, [r1, #0]
 800687e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006882:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006886:	e765      	b.n	8006754 <_printf_i+0x104>
 8006888:	08006d82 	.word	0x08006d82
 800688c:	08006d71 	.word	0x08006d71

08006890 <_sbrk_r>:
 8006890:	b538      	push	{r3, r4, r5, lr}
 8006892:	4c06      	ldr	r4, [pc, #24]	; (80068ac <_sbrk_r+0x1c>)
 8006894:	2300      	movs	r3, #0
 8006896:	4605      	mov	r5, r0
 8006898:	4608      	mov	r0, r1
 800689a:	6023      	str	r3, [r4, #0]
 800689c:	f000 f928 	bl	8006af0 <_sbrk>
 80068a0:	1c43      	adds	r3, r0, #1
 80068a2:	d102      	bne.n	80068aa <_sbrk_r+0x1a>
 80068a4:	6823      	ldr	r3, [r4, #0]
 80068a6:	b103      	cbz	r3, 80068aa <_sbrk_r+0x1a>
 80068a8:	602b      	str	r3, [r5, #0]
 80068aa:	bd38      	pop	{r3, r4, r5, pc}
 80068ac:	20001c34 	.word	0x20001c34

080068b0 <__sread>:
 80068b0:	b510      	push	{r4, lr}
 80068b2:	460c      	mov	r4, r1
 80068b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068b8:	f000 f8d6 	bl	8006a68 <_read_r>
 80068bc:	2800      	cmp	r0, #0
 80068be:	bfab      	itete	ge
 80068c0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80068c2:	89a3      	ldrhlt	r3, [r4, #12]
 80068c4:	181b      	addge	r3, r3, r0
 80068c6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80068ca:	bfac      	ite	ge
 80068cc:	6563      	strge	r3, [r4, #84]	; 0x54
 80068ce:	81a3      	strhlt	r3, [r4, #12]
 80068d0:	bd10      	pop	{r4, pc}

080068d2 <__swrite>:
 80068d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068d6:	461f      	mov	r7, r3
 80068d8:	898b      	ldrh	r3, [r1, #12]
 80068da:	05db      	lsls	r3, r3, #23
 80068dc:	4605      	mov	r5, r0
 80068de:	460c      	mov	r4, r1
 80068e0:	4616      	mov	r6, r2
 80068e2:	d505      	bpl.n	80068f0 <__swrite+0x1e>
 80068e4:	2302      	movs	r3, #2
 80068e6:	2200      	movs	r2, #0
 80068e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068ec:	f000 f868 	bl	80069c0 <_lseek_r>
 80068f0:	89a3      	ldrh	r3, [r4, #12]
 80068f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80068f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80068fa:	81a3      	strh	r3, [r4, #12]
 80068fc:	4632      	mov	r2, r6
 80068fe:	463b      	mov	r3, r7
 8006900:	4628      	mov	r0, r5
 8006902:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006906:	f000 b817 	b.w	8006938 <_write_r>

0800690a <__sseek>:
 800690a:	b510      	push	{r4, lr}
 800690c:	460c      	mov	r4, r1
 800690e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006912:	f000 f855 	bl	80069c0 <_lseek_r>
 8006916:	1c43      	adds	r3, r0, #1
 8006918:	89a3      	ldrh	r3, [r4, #12]
 800691a:	bf15      	itete	ne
 800691c:	6560      	strne	r0, [r4, #84]	; 0x54
 800691e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006922:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006926:	81a3      	strheq	r3, [r4, #12]
 8006928:	bf18      	it	ne
 800692a:	81a3      	strhne	r3, [r4, #12]
 800692c:	bd10      	pop	{r4, pc}

0800692e <__sclose>:
 800692e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006932:	f000 b813 	b.w	800695c <_close_r>
	...

08006938 <_write_r>:
 8006938:	b538      	push	{r3, r4, r5, lr}
 800693a:	4c07      	ldr	r4, [pc, #28]	; (8006958 <_write_r+0x20>)
 800693c:	4605      	mov	r5, r0
 800693e:	4608      	mov	r0, r1
 8006940:	4611      	mov	r1, r2
 8006942:	2200      	movs	r2, #0
 8006944:	6022      	str	r2, [r4, #0]
 8006946:	461a      	mov	r2, r3
 8006948:	f7fe fbb4 	bl	80050b4 <_write>
 800694c:	1c43      	adds	r3, r0, #1
 800694e:	d102      	bne.n	8006956 <_write_r+0x1e>
 8006950:	6823      	ldr	r3, [r4, #0]
 8006952:	b103      	cbz	r3, 8006956 <_write_r+0x1e>
 8006954:	602b      	str	r3, [r5, #0]
 8006956:	bd38      	pop	{r3, r4, r5, pc}
 8006958:	20001c34 	.word	0x20001c34

0800695c <_close_r>:
 800695c:	b538      	push	{r3, r4, r5, lr}
 800695e:	4c06      	ldr	r4, [pc, #24]	; (8006978 <_close_r+0x1c>)
 8006960:	2300      	movs	r3, #0
 8006962:	4605      	mov	r5, r0
 8006964:	4608      	mov	r0, r1
 8006966:	6023      	str	r3, [r4, #0]
 8006968:	f000 f89a 	bl	8006aa0 <_close>
 800696c:	1c43      	adds	r3, r0, #1
 800696e:	d102      	bne.n	8006976 <_close_r+0x1a>
 8006970:	6823      	ldr	r3, [r4, #0]
 8006972:	b103      	cbz	r3, 8006976 <_close_r+0x1a>
 8006974:	602b      	str	r3, [r5, #0]
 8006976:	bd38      	pop	{r3, r4, r5, pc}
 8006978:	20001c34 	.word	0x20001c34

0800697c <_fstat_r>:
 800697c:	b538      	push	{r3, r4, r5, lr}
 800697e:	4c07      	ldr	r4, [pc, #28]	; (800699c <_fstat_r+0x20>)
 8006980:	2300      	movs	r3, #0
 8006982:	4605      	mov	r5, r0
 8006984:	4608      	mov	r0, r1
 8006986:	4611      	mov	r1, r2
 8006988:	6023      	str	r3, [r4, #0]
 800698a:	f000 f891 	bl	8006ab0 <_fstat>
 800698e:	1c43      	adds	r3, r0, #1
 8006990:	d102      	bne.n	8006998 <_fstat_r+0x1c>
 8006992:	6823      	ldr	r3, [r4, #0]
 8006994:	b103      	cbz	r3, 8006998 <_fstat_r+0x1c>
 8006996:	602b      	str	r3, [r5, #0]
 8006998:	bd38      	pop	{r3, r4, r5, pc}
 800699a:	bf00      	nop
 800699c:	20001c34 	.word	0x20001c34

080069a0 <_isatty_r>:
 80069a0:	b538      	push	{r3, r4, r5, lr}
 80069a2:	4c06      	ldr	r4, [pc, #24]	; (80069bc <_isatty_r+0x1c>)
 80069a4:	2300      	movs	r3, #0
 80069a6:	4605      	mov	r5, r0
 80069a8:	4608      	mov	r0, r1
 80069aa:	6023      	str	r3, [r4, #0]
 80069ac:	f000 f888 	bl	8006ac0 <_isatty>
 80069b0:	1c43      	adds	r3, r0, #1
 80069b2:	d102      	bne.n	80069ba <_isatty_r+0x1a>
 80069b4:	6823      	ldr	r3, [r4, #0]
 80069b6:	b103      	cbz	r3, 80069ba <_isatty_r+0x1a>
 80069b8:	602b      	str	r3, [r5, #0]
 80069ba:	bd38      	pop	{r3, r4, r5, pc}
 80069bc:	20001c34 	.word	0x20001c34

080069c0 <_lseek_r>:
 80069c0:	b538      	push	{r3, r4, r5, lr}
 80069c2:	4c07      	ldr	r4, [pc, #28]	; (80069e0 <_lseek_r+0x20>)
 80069c4:	4605      	mov	r5, r0
 80069c6:	4608      	mov	r0, r1
 80069c8:	4611      	mov	r1, r2
 80069ca:	2200      	movs	r2, #0
 80069cc:	6022      	str	r2, [r4, #0]
 80069ce:	461a      	mov	r2, r3
 80069d0:	f000 f87e 	bl	8006ad0 <_lseek>
 80069d4:	1c43      	adds	r3, r0, #1
 80069d6:	d102      	bne.n	80069de <_lseek_r+0x1e>
 80069d8:	6823      	ldr	r3, [r4, #0]
 80069da:	b103      	cbz	r3, 80069de <_lseek_r+0x1e>
 80069dc:	602b      	str	r3, [r5, #0]
 80069de:	bd38      	pop	{r3, r4, r5, pc}
 80069e0:	20001c34 	.word	0x20001c34

080069e4 <memmove>:
 80069e4:	4288      	cmp	r0, r1
 80069e6:	b510      	push	{r4, lr}
 80069e8:	eb01 0302 	add.w	r3, r1, r2
 80069ec:	d803      	bhi.n	80069f6 <memmove+0x12>
 80069ee:	1e42      	subs	r2, r0, #1
 80069f0:	4299      	cmp	r1, r3
 80069f2:	d10c      	bne.n	8006a0e <memmove+0x2a>
 80069f4:	bd10      	pop	{r4, pc}
 80069f6:	4298      	cmp	r0, r3
 80069f8:	d2f9      	bcs.n	80069ee <memmove+0xa>
 80069fa:	1881      	adds	r1, r0, r2
 80069fc:	1ad2      	subs	r2, r2, r3
 80069fe:	42d3      	cmn	r3, r2
 8006a00:	d100      	bne.n	8006a04 <memmove+0x20>
 8006a02:	bd10      	pop	{r4, pc}
 8006a04:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006a08:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006a0c:	e7f7      	b.n	80069fe <memmove+0x1a>
 8006a0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a12:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006a16:	e7eb      	b.n	80069f0 <memmove+0xc>

08006a18 <__malloc_lock>:
 8006a18:	4770      	bx	lr

08006a1a <__malloc_unlock>:
 8006a1a:	4770      	bx	lr

08006a1c <_realloc_r>:
 8006a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a1e:	4607      	mov	r7, r0
 8006a20:	4614      	mov	r4, r2
 8006a22:	460e      	mov	r6, r1
 8006a24:	b921      	cbnz	r1, 8006a30 <_realloc_r+0x14>
 8006a26:	4611      	mov	r1, r2
 8006a28:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006a2c:	f7ff baac 	b.w	8005f88 <_malloc_r>
 8006a30:	b922      	cbnz	r2, 8006a3c <_realloc_r+0x20>
 8006a32:	f7ff fa5b 	bl	8005eec <_free_r>
 8006a36:	4625      	mov	r5, r4
 8006a38:	4628      	mov	r0, r5
 8006a3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a3c:	f000 f826 	bl	8006a8c <_malloc_usable_size_r>
 8006a40:	4284      	cmp	r4, r0
 8006a42:	d90f      	bls.n	8006a64 <_realloc_r+0x48>
 8006a44:	4621      	mov	r1, r4
 8006a46:	4638      	mov	r0, r7
 8006a48:	f7ff fa9e 	bl	8005f88 <_malloc_r>
 8006a4c:	4605      	mov	r5, r0
 8006a4e:	2800      	cmp	r0, #0
 8006a50:	d0f2      	beq.n	8006a38 <_realloc_r+0x1c>
 8006a52:	4631      	mov	r1, r6
 8006a54:	4622      	mov	r2, r4
 8006a56:	f7fe fe61 	bl	800571c <memcpy>
 8006a5a:	4631      	mov	r1, r6
 8006a5c:	4638      	mov	r0, r7
 8006a5e:	f7ff fa45 	bl	8005eec <_free_r>
 8006a62:	e7e9      	b.n	8006a38 <_realloc_r+0x1c>
 8006a64:	4635      	mov	r5, r6
 8006a66:	e7e7      	b.n	8006a38 <_realloc_r+0x1c>

08006a68 <_read_r>:
 8006a68:	b538      	push	{r3, r4, r5, lr}
 8006a6a:	4c07      	ldr	r4, [pc, #28]	; (8006a88 <_read_r+0x20>)
 8006a6c:	4605      	mov	r5, r0
 8006a6e:	4608      	mov	r0, r1
 8006a70:	4611      	mov	r1, r2
 8006a72:	2200      	movs	r2, #0
 8006a74:	6022      	str	r2, [r4, #0]
 8006a76:	461a      	mov	r2, r3
 8006a78:	f000 f832 	bl	8006ae0 <_read>
 8006a7c:	1c43      	adds	r3, r0, #1
 8006a7e:	d102      	bne.n	8006a86 <_read_r+0x1e>
 8006a80:	6823      	ldr	r3, [r4, #0]
 8006a82:	b103      	cbz	r3, 8006a86 <_read_r+0x1e>
 8006a84:	602b      	str	r3, [r5, #0]
 8006a86:	bd38      	pop	{r3, r4, r5, pc}
 8006a88:	20001c34 	.word	0x20001c34

08006a8c <_malloc_usable_size_r>:
 8006a8c:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8006a90:	2800      	cmp	r0, #0
 8006a92:	f1a0 0004 	sub.w	r0, r0, #4
 8006a96:	bfbc      	itt	lt
 8006a98:	580b      	ldrlt	r3, [r1, r0]
 8006a9a:	18c0      	addlt	r0, r0, r3
 8006a9c:	4770      	bx	lr
	...

08006aa0 <_close>:
 8006aa0:	4b02      	ldr	r3, [pc, #8]	; (8006aac <_close+0xc>)
 8006aa2:	2258      	movs	r2, #88	; 0x58
 8006aa4:	601a      	str	r2, [r3, #0]
 8006aa6:	f04f 30ff 	mov.w	r0, #4294967295
 8006aaa:	4770      	bx	lr
 8006aac:	20001c34 	.word	0x20001c34

08006ab0 <_fstat>:
 8006ab0:	4b02      	ldr	r3, [pc, #8]	; (8006abc <_fstat+0xc>)
 8006ab2:	2258      	movs	r2, #88	; 0x58
 8006ab4:	601a      	str	r2, [r3, #0]
 8006ab6:	f04f 30ff 	mov.w	r0, #4294967295
 8006aba:	4770      	bx	lr
 8006abc:	20001c34 	.word	0x20001c34

08006ac0 <_isatty>:
 8006ac0:	4b02      	ldr	r3, [pc, #8]	; (8006acc <_isatty+0xc>)
 8006ac2:	2258      	movs	r2, #88	; 0x58
 8006ac4:	601a      	str	r2, [r3, #0]
 8006ac6:	2000      	movs	r0, #0
 8006ac8:	4770      	bx	lr
 8006aca:	bf00      	nop
 8006acc:	20001c34 	.word	0x20001c34

08006ad0 <_lseek>:
 8006ad0:	4b02      	ldr	r3, [pc, #8]	; (8006adc <_lseek+0xc>)
 8006ad2:	2258      	movs	r2, #88	; 0x58
 8006ad4:	601a      	str	r2, [r3, #0]
 8006ad6:	f04f 30ff 	mov.w	r0, #4294967295
 8006ada:	4770      	bx	lr
 8006adc:	20001c34 	.word	0x20001c34

08006ae0 <_read>:
 8006ae0:	4b02      	ldr	r3, [pc, #8]	; (8006aec <_read+0xc>)
 8006ae2:	2258      	movs	r2, #88	; 0x58
 8006ae4:	601a      	str	r2, [r3, #0]
 8006ae6:	f04f 30ff 	mov.w	r0, #4294967295
 8006aea:	4770      	bx	lr
 8006aec:	20001c34 	.word	0x20001c34

08006af0 <_sbrk>:
 8006af0:	4b04      	ldr	r3, [pc, #16]	; (8006b04 <_sbrk+0x14>)
 8006af2:	6819      	ldr	r1, [r3, #0]
 8006af4:	4602      	mov	r2, r0
 8006af6:	b909      	cbnz	r1, 8006afc <_sbrk+0xc>
 8006af8:	4903      	ldr	r1, [pc, #12]	; (8006b08 <_sbrk+0x18>)
 8006afa:	6019      	str	r1, [r3, #0]
 8006afc:	6818      	ldr	r0, [r3, #0]
 8006afe:	4402      	add	r2, r0
 8006b00:	601a      	str	r2, [r3, #0]
 8006b02:	4770      	bx	lr
 8006b04:	20000dc4 	.word	0x20000dc4
 8006b08:	20001c38 	.word	0x20001c38

08006b0c <_init>:
 8006b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b0e:	bf00      	nop
 8006b10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b12:	bc08      	pop	{r3}
 8006b14:	469e      	mov	lr, r3
 8006b16:	4770      	bx	lr

08006b18 <_fini>:
 8006b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b1a:	bf00      	nop
 8006b1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b1e:	bc08      	pop	{r3}
 8006b20:	469e      	mov	lr, r3
 8006b22:	4770      	bx	lr
