Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 21:47:19 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -file ./report/kernel_jacobi_2d_imper_timing_routed.rpt
| Design       : kernel_jacobi_2d_imper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 194 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 196 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.090       -0.294                      9                 6200        0.084        0.000                      0                 6200        0.470        0.000                       0                  5368  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.090       -0.294                      9                 6200        0.084        0.000                      0                 6200        0.470        0.000                       0                  5368  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            9  Failing Endpoints,  Worst Slack       -0.090ns,  Total Violation       -0.294ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.090ns  (required time - arrival time)
  Source:                 kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[28].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 1.583ns (61.554%)  route 0.989ns (38.446%))
  Logic Levels:           14  (CARRY4=14)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5367, unset)         0.672     0.672    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[28].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X62Y133        FDRE                                         r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[28].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y133        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[28].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          0.981     1.961    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/a_xor_b_sub_0[0]
    SLICE_X63Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.366     2.327 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.327    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_4
    SLICE_X63Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.385 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.385    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_4
    SLICE_X63Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.443 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.443    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_4
    SLICE_X63Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.501 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.501    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_4
    SLICE_X63Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.559 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.559    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_4
    SLICE_X63Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.617 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.617    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_4
    SLICE_X63Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.675 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.675    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_4
    SLICE_X63Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.733 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     2.741    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_4
    SLICE_X63Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.799 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.799    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_4
    SLICE_X63Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.857 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.857    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_4
    SLICE_X63Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.915 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.915    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_4
    SLICE_X63Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.973 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.973    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_4
    SLICE_X63Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.031 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.031    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_4
    SLICE_X63Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     3.244 r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     3.244    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[53]
    SLICE_X63Y130        FDRE                                         r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=5367, unset)         0.638     3.138    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X63Y130        FDRE                                         r  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X63Y130        FDRE (Setup_fdre_C_D)        0.051     3.154    kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                 -0.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 kernel_jacobi_2d_bkb_U1/kernel_jacobi_2d_imper_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_jacobi_2d_bkb_U1/kernel_jacobi_2d_imper_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5367, unset)         0.283     0.283    kernel_jacobi_2d_bkb_U1/kernel_jacobi_2d_imper_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DET_SIGN_DELAY/i_pipe/aclk
    SLICE_X41Y161        FDRE                                         r  kernel_jacobi_2d_bkb_U1/kernel_jacobi_2d_imper_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y161        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_jacobi_2d_bkb_U1/kernel_jacobi_2d_imper_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.101     0.484    kernel_jacobi_2d_bkb_U1/kernel_jacobi_2d_imper_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DET_SIGN_DELAY/i_pipe/first_q
    SLICE_X40Y161        SRL16E                                       r  kernel_jacobi_2d_bkb_U1/kernel_jacobi_2d_imper_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5367, unset)         0.298     0.298    kernel_jacobi_2d_bkb_U1/kernel_jacobi_2d_imper_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DET_SIGN_DELAY/i_pipe/aclk
    SLICE_X40Y161        SRL16E                                       r  kernel_jacobi_2d_bkb_U1/kernel_jacobi_2d_imper_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X40Y161        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.400    kernel_jacobi_2d_bkb_U1/kernel_jacobi_2d_imper_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6
  -------------------------------------------------------------------
                         required time                         -0.400    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X1Y51    kernel_jacobi_2d_dEe_U5/kernel_jacobi_2d_dEe_DSP48_0_U/p_reg_reg/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.780         1.250       0.470      SLICE_X58Y126  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[34].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.780         1.250       0.470      SLICE_X58Y126  kernel_jacobi_2d_cud_U2/kernel_jacobi_2d_imper_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[34].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[31]_srl32/CLK



