// Seed: 1728142101
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_8 = id_9;
endmodule
module module_1 (
    input  tri0  id_0,
    output wor   id_1,
    input  uwire id_2
);
  logic id_4, id_5;
  wand  id_6;
  logic id_7;
  ;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_4,
      id_6,
      id_4,
      id_6,
      id_5,
      id_6,
      id_6
  );
  assign id_7 = id_4;
  `define pp_8 0
  assign id_6 = -1'b0;
endmodule
