Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Mar 22 21:57:00 2020
| Host         : patricknaughton01 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   101 |
|    Minimum number of control sets                        |   101 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   136 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   101 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |     5 |
| >= 16              |    66 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             266 |           77 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              98 |           38 |
| Yes          | No                    | No                     |            3147 |          727 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             561 |          233 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/top_0/inst/S_TREADY_reg_i_1_n_0     |                                                                                                                                                                |                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                      |                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/pe_cnt/gen_ce_non_real_time.ce_predicted_reg                        | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/process_state_s                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/tdc1/state_reg[2]_1[0]                                                                                                                   | design_1_i/top_0/inst/tdc1/virusMaskQ[0]                                                                                                              |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/tdc1/E[0]                                                                                                                                | design_1_i/top_0/inst/tdc1/virusMaskQ[0]                                                                                                              |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/processing_state/ce_pedelay                                         |                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/counterQ_reg[12]_5                                                                                                         |                                                                                                                                                       |                8 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/ppQ[30]_i_1_n_0                                                                                                                          | design_1_i/top_0/inst/tdc1/virusMaskQ[0]                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/axis_manager1/dataD                                                                                                                      | design_1_i/top_0/inst/tdc1/virusMaskQ[0]                                                                                                              |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/rdDataQ                                                                                                                    |                                                                                                                                                       |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/rdDataQ                                                                                                                    | design_1_i/top_0/inst/AxiSupporter1/rdDataQ[15]_i_1_n_0                                                                                               |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/bypass_d_reg[0]_0                     |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/processing_state/gen_ce_non_real_time.ce_predicted_reg              | design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg_0                                    |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                       |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[12]_i_1_n_8193                                                                                  |                                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/xfft_0/U0/i_synth/axi_wrapper/xn_index_counter_ce                                                                                                   |                                                                                                                                                       |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/xfft_0/U0/i_synth/axi_wrapper/xk_index_counter_ce                                                                                                   |                                                                                                                                                       |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/rdDataQ                                                                                                                    | design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_1_n_0                                                                                               |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/data_out_10                                                   |                                                                                                                                                       |                3 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/data_out_20                                                   |                                                                                                                                                       |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                     |                                                                                                                                                       |                3 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        |                                                                                                                                                       |                8 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        |                                                                                                                                                       |                9 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/state_reg[2]_1[0]                                                                                                          | design_1_i/top_0/inst/tdc1/virusMaskQ[0]                                                                                                              |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/S_TREADY_reg_i_1_n_0                                                                                                                     | design_1_i/top_0/inst/tdc1/virusMaskQ[0]                                                                                                              |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg[1]_rep_0[0]                                                                                       | design_1_i/top_0/inst/tdc1/virusMaskQ[0]                                                                                                              |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/counterQ_reg[10]_0                                                                                                         |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_1                                                                                                             |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/counterQ_reg[12]                                                                                                           |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/counterQ_reg[12]_2                                                                                                         |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/counterQ_reg[12]_0                                                                                                         |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/counterQ_reg[12]_4                                                                                                         |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_9                                                                                                             |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/counterQ_reg[12]_1                                                                                                         |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_rep[0]                                                                                                        | design_1_i/top_0/inst/tdc1/virusMaskQ[0]                                                                                                              |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/counterQ_reg[9]_2                                                                                                          |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/counterQ_reg[9]_4                                                                                                          |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/counterQ_reg[9]_3                                                                                                          |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/counterQ_reg[11]_9                                                                                                         |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/counterQ_reg[11]_6                                                                                                         |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/counterQ_reg[11]_1                                                                                                         |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/counterQ_reg[11]_3                                                                                                         |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/counterQ_reg[8]_0                                                                                                          |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/counterQ_reg[10]_1                                                                                                         |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_2                                                                                                             |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/counterQ_reg[11]_5                                                                                                         |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_7                                                                                                             |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_4                                                                                                             |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/counterQ_reg[11]_4                                                                                                         |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/state_reg[2]_2                                                                                                             |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/counterQ_reg[12]_8                                                                                                         |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/counterQ_reg[12]_7                                                                                                         |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/counterQ_reg[12]_6                                                                                                         |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/counterQ_reg[12]_3                                                                                                         |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_5                                                                                                             |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/counterQ_reg[11]_8                                                                                                         |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/counterQ_reg[8]_1                                                                                                          |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/S_TVALID_0[0]                                                                                                              | design_1_i/top_0/inst/tdc1/virusMaskQ[0]                                                                                                              |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/E[0]                                                                                                                       | design_1_i/top_0/inst/tdc1/virusMaskQ[0]                                                                                                              |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_3                                                                                                             |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_6                                                                                                             |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/counterQ_reg[11]_7                                                                                                         |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/counterQ_reg[11]_0                                                                                                         |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/counterQ_reg[9]_7                                                                                                          |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_8                                                                                                             |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/counterQ_reg[9]_6                                                                                                          |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/counterQ_reg[9]_5                                                                                                          |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/state_reg[0]_10                                                                                                            |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                       |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                                  |                                                                                                                                                       |                6 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_enable                                                               |                                                                                                                                                       |                7 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                       |                7 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                                       |                9 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |               13 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]       |                                                                                                                                                       |                9 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |               10 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/top_0/inst/tdc1/virusMaskQ[0]                                                                                                              |               29 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0                                                                                                                    | design_1_i/top_0/inst/tdc1/virusMaskQ[0]                                                                                                              |               61 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/state_reg[1]_rep[0]                                                                                                        | design_1_i/top_0/inst/tdc1/virusMaskQ[0]                                                                                                              |               66 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/xfft_0/U0/i_synth/axi_wrapper/i_sw_en                                                                                                               |                                                                                                                                                       |               51 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                                       |               77 |            266 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                |                                                                                                                                                       |              545 |           2741 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


