// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="worker,hls_ip_2016_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.159000,HLS_SYN_LAT=27942,HLS_SYN_TPT=none,HLS_SYN_MEM=127,HLS_SYN_DSP=15,HLS_SYN_FF=2629,HLS_SYN_LUT=4949}" *)

module worker (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        dest_address0,
        dest_ce0,
        dest_we0,
        dest_d0
);

parameter    ap_ST_st1_fsm_0 = 21'b1;
parameter    ap_ST_st2_fsm_1 = 21'b10;
parameter    ap_ST_st3_fsm_2 = 21'b100;
parameter    ap_ST_st4_fsm_3 = 21'b1000;
parameter    ap_ST_st5_fsm_4 = 21'b10000;
parameter    ap_ST_st6_fsm_5 = 21'b100000;
parameter    ap_ST_st7_fsm_6 = 21'b1000000;
parameter    ap_ST_st8_fsm_7 = 21'b10000000;
parameter    ap_ST_st9_fsm_8 = 21'b100000000;
parameter    ap_ST_st10_fsm_9 = 21'b1000000000;
parameter    ap_ST_st11_fsm_10 = 21'b10000000000;
parameter    ap_ST_st12_fsm_11 = 21'b100000000000;
parameter    ap_ST_st13_fsm_12 = 21'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 21'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 21'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 21'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 21'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 21'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 21'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 21'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 21'b100000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_1 = 64'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv64_2 = 64'b10;
parameter    ap_const_lv64_3 = 64'b11;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv64_4 = 64'b100;
parameter    ap_const_lv64_5 = 64'b101;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv64_6 = 64'b110;
parameter    ap_const_lv64_7 = 64'b111;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv64_8 = 64'b1000;
parameter    ap_const_lv64_9 = 64'b1001;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv64_A = 64'b1010;
parameter    ap_const_lv64_B = 64'b1011;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv64_C = 64'b1100;
parameter    ap_const_lv64_D = 64'b1101;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv64_E = 64'b1110;
parameter    ap_const_lv64_F = 64'b1111;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv64_10 = 64'b10000;
parameter    ap_const_lv64_11 = 64'b10001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv64_12 = 64'b10010;
parameter    ap_const_lv64_13 = 64'b10011;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv64_14 = 64'b10100;
parameter    ap_const_lv64_15 = 64'b10101;
parameter    ap_const_lv64_16 = 64'b10110;
parameter    ap_const_lv64_17 = 64'b10111;
parameter    ap_const_lv64_18 = 64'b11000;
parameter    ap_const_lv7_64 = 7'b1100100;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv7_19 = 7'b11001;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv5_19 = 5'b11001;
parameter    ap_const_lv5_1 = 5'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [6:0] dest_address0;
output   dest_ce0;
output   dest_we0;
output  [31:0] dest_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[6:0] dest_address0;
reg dest_ce0;
reg dest_we0;
reg[31:0] dest_d0;

(* fsm_encoding = "none" *) reg   [20:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_36;
wire   [31:0] matrix_1_0_q0;
wire   [31:0] matrix_1_1_q0;
wire   [31:0] matrix_1_2_q0;
wire   [31:0] matrix_1_3_q0;
wire   [31:0] grp_worker_create_COO_fu_1129_ap_return;
reg   [31:0] reg_1157;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_89;
wire    grp_worker_create_COO_fu_1129_ap_done;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_100;
wire    grp_worker_COO_SpMV_fu_1096_ap_done;
wire    grp_worker_create_COO_fu_1139_ap_done;
wire    grp_worker_create_COO_fu_1148_ap_done;
wire   [6:0] i_1_fu_1168_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_121;
wire   [31:0] grp_worker_create_COO_fu_1139_ap_return;
reg   [31:0] tmp_3_reg_1257;
wire   [31:0] grp_worker_create_COO_fu_1148_ap_return;
reg   [31:0] tmp_4_reg_1262;
wire   [6:0] next_mul_fu_1179_p2;
reg   [6:0] next_mul_reg_1267;
reg    ap_sig_cseq_ST_st19_fsm_18;
reg    ap_sig_134;
wire   [2:0] i_2_fu_1191_p2;
reg   [2:0] i_2_reg_1275;
wire   [1:0] tmp_6_fu_1197_p1;
reg   [1:0] tmp_6_reg_1280;
wire   [0:0] exitcond1_fu_1185_p2;
wire   [4:0] j_fu_1211_p2;
reg   [4:0] j_reg_1288;
reg    ap_sig_cseq_ST_st20_fsm_19;
reg    ap_sig_151;
wire   [0:0] exitcond_fu_1205_p2;
wire   [6:0] tmp_9_fu_1225_p2;
reg   [6:0] tmp_9_reg_1313;
reg   [4:0] dest_1_0_address0;
reg    dest_1_0_ce0;
reg    dest_1_0_we0;
wire   [31:0] dest_1_0_q0;
reg   [4:0] dest_1_0_address1;
reg    dest_1_0_ce1;
reg    dest_1_0_we1;
reg   [31:0] dest_1_0_d1;
wire   [31:0] dest_1_0_q1;
reg   [4:0] dest_1_1_address0;
reg    dest_1_1_ce0;
reg    dest_1_1_we0;
wire   [31:0] dest_1_1_q0;
reg   [4:0] dest_1_1_address1;
reg    dest_1_1_ce1;
reg    dest_1_1_we1;
reg   [31:0] dest_1_1_d1;
wire   [31:0] dest_1_1_q1;
reg   [4:0] dest_1_2_address0;
reg    dest_1_2_ce0;
reg    dest_1_2_we0;
wire   [31:0] dest_1_2_q0;
reg   [4:0] dest_1_2_address1;
reg    dest_1_2_ce1;
reg    dest_1_2_we1;
reg   [31:0] dest_1_2_d1;
wire   [31:0] dest_1_2_q1;
reg   [4:0] dest_1_3_address0;
reg    dest_1_3_ce0;
reg    dest_1_3_we0;
wire   [31:0] dest_1_3_q0;
reg   [4:0] dest_1_3_address1;
reg    dest_1_3_ce1;
reg    dest_1_3_we1;
reg   [31:0] dest_1_3_d1;
wire   [31:0] dest_1_3_q1;
reg   [11:0] row_1_0_address0;
reg    row_1_0_ce0;
wire   [4:0] row_1_0_q0;
reg   [11:0] row_1_1_address0;
reg    row_1_1_ce0;
wire   [4:0] row_1_1_q0;
reg   [11:0] row_1_2_address0;
reg    row_1_2_ce0;
wire   [4:0] row_1_2_q0;
reg   [11:0] row_1_3_address0;
reg    row_1_3_ce0;
wire   [4:0] row_1_3_q0;
reg   [11:0] col_1_0_address0;
reg    col_1_0_ce0;
wire   [6:0] col_1_0_q0;
reg   [11:0] col_1_1_address0;
reg    col_1_1_ce0;
wire   [6:0] col_1_1_q0;
reg   [11:0] col_1_2_address0;
reg    col_1_2_ce0;
wire   [6:0] col_1_2_q0;
reg   [11:0] col_1_3_address0;
reg    col_1_3_ce0;
wire   [6:0] col_1_3_q0;
reg   [11:0] val_1_0_address0;
reg    val_1_0_ce0;
wire   [31:0] val_1_0_q0;
reg   [11:0] val_1_1_address0;
reg    val_1_1_ce0;
wire   [31:0] val_1_1_q0;
reg   [11:0] val_1_2_address0;
reg    val_1_2_ce0;
wire   [31:0] val_1_2_q0;
reg   [11:0] val_1_3_address0;
reg    val_1_3_ce0;
wire   [31:0] val_1_3_q0;
wire    grp_worker_COO_SpMV_fu_1096_ap_start;
wire    grp_worker_COO_SpMV_fu_1096_ap_idle;
wire    grp_worker_COO_SpMV_fu_1096_ap_ready;
wire   [11:0] grp_worker_COO_SpMV_fu_1096_row_address0;
wire    grp_worker_COO_SpMV_fu_1096_row_ce0;
reg   [4:0] grp_worker_COO_SpMV_fu_1096_row_q0;
wire   [11:0] grp_worker_COO_SpMV_fu_1096_col_address0;
wire    grp_worker_COO_SpMV_fu_1096_col_ce0;
reg   [6:0] grp_worker_COO_SpMV_fu_1096_col_q0;
wire   [11:0] grp_worker_COO_SpMV_fu_1096_val_r_address0;
wire    grp_worker_COO_SpMV_fu_1096_val_r_ce0;
reg   [31:0] grp_worker_COO_SpMV_fu_1096_val_r_q0;
wire   [4:0] grp_worker_COO_SpMV_fu_1096_output_r_address0;
wire    grp_worker_COO_SpMV_fu_1096_output_r_ce0;
reg   [31:0] grp_worker_COO_SpMV_fu_1096_output_r_q0;
wire   [4:0] grp_worker_COO_SpMV_fu_1096_output_r_address1;
wire    grp_worker_COO_SpMV_fu_1096_output_r_ce1;
wire    grp_worker_COO_SpMV_fu_1096_output_r_we1;
wire   [31:0] grp_worker_COO_SpMV_fu_1096_output_r_d1;
wire    grp_worker_COO_SpMV_fu_1107_ap_start;
wire    grp_worker_COO_SpMV_fu_1107_ap_done;
wire    grp_worker_COO_SpMV_fu_1107_ap_idle;
wire    grp_worker_COO_SpMV_fu_1107_ap_ready;
wire   [11:0] grp_worker_COO_SpMV_fu_1107_row_address0;
wire    grp_worker_COO_SpMV_fu_1107_row_ce0;
wire   [11:0] grp_worker_COO_SpMV_fu_1107_col_address0;
wire    grp_worker_COO_SpMV_fu_1107_col_ce0;
wire   [11:0] grp_worker_COO_SpMV_fu_1107_val_r_address0;
wire    grp_worker_COO_SpMV_fu_1107_val_r_ce0;
wire   [4:0] grp_worker_COO_SpMV_fu_1107_output_r_address0;
wire    grp_worker_COO_SpMV_fu_1107_output_r_ce0;
wire   [4:0] grp_worker_COO_SpMV_fu_1107_output_r_address1;
wire    grp_worker_COO_SpMV_fu_1107_output_r_ce1;
wire    grp_worker_COO_SpMV_fu_1107_output_r_we1;
wire   [31:0] grp_worker_COO_SpMV_fu_1107_output_r_d1;
wire    grp_worker_COO_SpMV_fu_1118_ap_start;
wire    grp_worker_COO_SpMV_fu_1118_ap_done;
wire    grp_worker_COO_SpMV_fu_1118_ap_idle;
wire    grp_worker_COO_SpMV_fu_1118_ap_ready;
wire   [11:0] grp_worker_COO_SpMV_fu_1118_row_address0;
wire    grp_worker_COO_SpMV_fu_1118_row_ce0;
wire   [11:0] grp_worker_COO_SpMV_fu_1118_col_address0;
wire    grp_worker_COO_SpMV_fu_1118_col_ce0;
wire   [11:0] grp_worker_COO_SpMV_fu_1118_val_r_address0;
wire    grp_worker_COO_SpMV_fu_1118_val_r_ce0;
wire   [4:0] grp_worker_COO_SpMV_fu_1118_output_r_address0;
wire    grp_worker_COO_SpMV_fu_1118_output_r_ce0;
wire   [4:0] grp_worker_COO_SpMV_fu_1118_output_r_address1;
wire    grp_worker_COO_SpMV_fu_1118_output_r_ce1;
wire    grp_worker_COO_SpMV_fu_1118_output_r_we1;
wire   [31:0] grp_worker_COO_SpMV_fu_1118_output_r_d1;
wire    grp_worker_create_COO_fu_1129_ap_start;
wire    grp_worker_create_COO_fu_1129_ap_idle;
wire    grp_worker_create_COO_fu_1129_ap_ready;
wire   [11:0] grp_worker_create_COO_fu_1129_input_r_address0;
wire    grp_worker_create_COO_fu_1129_input_r_ce0;
reg   [31:0] grp_worker_create_COO_fu_1129_input_r_q0;
wire   [11:0] grp_worker_create_COO_fu_1129_row_address0;
wire    grp_worker_create_COO_fu_1129_row_ce0;
wire    grp_worker_create_COO_fu_1129_row_we0;
wire   [4:0] grp_worker_create_COO_fu_1129_row_d0;
wire   [11:0] grp_worker_create_COO_fu_1129_col_address0;
wire    grp_worker_create_COO_fu_1129_col_ce0;
wire    grp_worker_create_COO_fu_1129_col_we0;
wire   [6:0] grp_worker_create_COO_fu_1129_col_d0;
wire   [11:0] grp_worker_create_COO_fu_1129_val_r_address0;
wire    grp_worker_create_COO_fu_1129_val_r_ce0;
wire    grp_worker_create_COO_fu_1129_val_r_we0;
wire   [31:0] grp_worker_create_COO_fu_1129_val_r_d0;
wire    grp_worker_create_COO_fu_1139_ap_start;
wire    grp_worker_create_COO_fu_1139_ap_idle;
wire    grp_worker_create_COO_fu_1139_ap_ready;
wire   [11:0] grp_worker_create_COO_fu_1139_input_r_address0;
wire    grp_worker_create_COO_fu_1139_input_r_ce0;
wire   [11:0] grp_worker_create_COO_fu_1139_row_address0;
wire    grp_worker_create_COO_fu_1139_row_ce0;
wire    grp_worker_create_COO_fu_1139_row_we0;
wire   [4:0] grp_worker_create_COO_fu_1139_row_d0;
wire   [11:0] grp_worker_create_COO_fu_1139_col_address0;
wire    grp_worker_create_COO_fu_1139_col_ce0;
wire    grp_worker_create_COO_fu_1139_col_we0;
wire   [6:0] grp_worker_create_COO_fu_1139_col_d0;
wire   [11:0] grp_worker_create_COO_fu_1139_val_r_address0;
wire    grp_worker_create_COO_fu_1139_val_r_ce0;
wire    grp_worker_create_COO_fu_1139_val_r_we0;
wire   [31:0] grp_worker_create_COO_fu_1139_val_r_d0;
wire    grp_worker_create_COO_fu_1148_ap_start;
wire    grp_worker_create_COO_fu_1148_ap_idle;
wire    grp_worker_create_COO_fu_1148_ap_ready;
wire   [11:0] grp_worker_create_COO_fu_1148_input_r_address0;
wire    grp_worker_create_COO_fu_1148_input_r_ce0;
wire   [11:0] grp_worker_create_COO_fu_1148_row_address0;
wire    grp_worker_create_COO_fu_1148_row_ce0;
wire    grp_worker_create_COO_fu_1148_row_we0;
wire   [4:0] grp_worker_create_COO_fu_1148_row_d0;
wire   [11:0] grp_worker_create_COO_fu_1148_col_address0;
wire    grp_worker_create_COO_fu_1148_col_ce0;
wire    grp_worker_create_COO_fu_1148_col_we0;
wire   [6:0] grp_worker_create_COO_fu_1148_col_d0;
wire   [11:0] grp_worker_create_COO_fu_1148_val_r_address0;
wire    grp_worker_create_COO_fu_1148_val_r_ce0;
wire    grp_worker_create_COO_fu_1148_val_r_we0;
wire   [31:0] grp_worker_create_COO_fu_1148_val_r_d0;
reg   [6:0] i_reg_1051;
wire   [0:0] exitcond4_fu_1162_p2;
reg   [2:0] i2_reg_1062;
reg    ap_sig_cseq_ST_st18_fsm_17;
reg    ap_sig_475;
reg   [6:0] phi_mul_reg_1073;
reg   [4:0] j3_reg_1085;
reg    ap_sig_cseq_ST_st21_fsm_20;
reg    ap_sig_495;
reg    ap_reg_grp_worker_COO_SpMV_fu_1096_ap_start;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_504;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_511;
reg    ap_reg_grp_worker_COO_SpMV_fu_1107_ap_start;
reg    ap_reg_grp_worker_COO_SpMV_fu_1118_ap_start;
reg    ap_reg_grp_worker_create_COO_fu_1129_ap_start;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_540;
reg    ap_reg_grp_worker_create_COO_fu_1139_ap_start;
reg    ap_reg_grp_worker_create_COO_fu_1148_ap_start;
wire   [63:0] tmp_fu_1174_p1;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_560;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_571;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_585;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_602;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_619;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_636;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_653;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_670;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_687;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_704;
wire   [63:0] tmp_8_fu_1217_p1;
wire   [63:0] tmp_s_fu_1245_p1;
wire   [31:0] tmp_5_fu_1231_p6;
wire   [6:0] j3_cast2_fu_1201_p1;
reg   [20:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 21'b1;
#0 ap_reg_grp_worker_COO_SpMV_fu_1096_ap_start = 1'b0;
#0 ap_reg_grp_worker_COO_SpMV_fu_1107_ap_start = 1'b0;
#0 ap_reg_grp_worker_COO_SpMV_fu_1118_ap_start = 1'b0;
#0 ap_reg_grp_worker_create_COO_fu_1129_ap_start = 1'b0;
#0 ap_reg_grp_worker_create_COO_fu_1139_ap_start = 1'b0;
#0 ap_reg_grp_worker_create_COO_fu_1148_ap_start = 1'b0;
end

worker_matrix_1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 2500 ),
    .AddressWidth( 12 ))
matrix_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_worker_create_COO_fu_1129_input_r_address0),
    .ce0(grp_worker_create_COO_fu_1129_input_r_ce0),
    .q0(matrix_1_0_q0)
);

worker_matrix_1_1 #(
    .DataWidth( 32 ),
    .AddressRange( 2500 ),
    .AddressWidth( 12 ))
matrix_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_worker_create_COO_fu_1129_input_r_address0),
    .ce0(grp_worker_create_COO_fu_1129_input_r_ce0),
    .q0(matrix_1_1_q0)
);

worker_matrix_1_2 #(
    .DataWidth( 32 ),
    .AddressRange( 2500 ),
    .AddressWidth( 12 ))
matrix_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_worker_create_COO_fu_1139_input_r_address0),
    .ce0(grp_worker_create_COO_fu_1139_input_r_ce0),
    .q0(matrix_1_2_q0)
);

worker_matrix_1_3 #(
    .DataWidth( 32 ),
    .AddressRange( 2500 ),
    .AddressWidth( 12 ))
matrix_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_worker_create_COO_fu_1148_input_r_address0),
    .ce0(grp_worker_create_COO_fu_1148_input_r_ce0),
    .q0(matrix_1_3_q0)
);

worker_dest_1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
dest_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dest_1_0_address0),
    .ce0(dest_1_0_ce0),
    .we0(dest_1_0_we0),
    .d0(ap_const_lv32_0),
    .q0(dest_1_0_q0),
    .address1(dest_1_0_address1),
    .ce1(dest_1_0_ce1),
    .we1(dest_1_0_we1),
    .d1(dest_1_0_d1),
    .q1(dest_1_0_q1)
);

worker_dest_1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
dest_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dest_1_1_address0),
    .ce0(dest_1_1_ce0),
    .we0(dest_1_1_we0),
    .d0(ap_const_lv32_0),
    .q0(dest_1_1_q0),
    .address1(dest_1_1_address1),
    .ce1(dest_1_1_ce1),
    .we1(dest_1_1_we1),
    .d1(dest_1_1_d1),
    .q1(dest_1_1_q1)
);

worker_dest_1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
dest_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dest_1_2_address0),
    .ce0(dest_1_2_ce0),
    .we0(dest_1_2_we0),
    .d0(ap_const_lv32_0),
    .q0(dest_1_2_q0),
    .address1(dest_1_2_address1),
    .ce1(dest_1_2_ce1),
    .we1(dest_1_2_we1),
    .d1(dest_1_2_d1),
    .q1(dest_1_2_q1)
);

worker_dest_1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
dest_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dest_1_3_address0),
    .ce0(dest_1_3_ce0),
    .we0(dest_1_3_we0),
    .d0(ap_const_lv32_0),
    .q0(dest_1_3_q0),
    .address1(dest_1_3_address1),
    .ce1(dest_1_3_ce1),
    .we1(dest_1_3_we1),
    .d1(dest_1_3_d1),
    .q1(dest_1_3_q1)
);

worker_create_COO_temp_row #(
    .DataWidth( 5 ),
    .AddressRange( 2500 ),
    .AddressWidth( 12 ))
row_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(row_1_0_address0),
    .ce0(row_1_0_ce0),
    .we0(grp_worker_create_COO_fu_1129_row_we0),
    .d0(grp_worker_create_COO_fu_1129_row_d0),
    .q0(row_1_0_q0)
);

worker_create_COO_temp_row #(
    .DataWidth( 5 ),
    .AddressRange( 2500 ),
    .AddressWidth( 12 ))
row_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(row_1_1_address0),
    .ce0(row_1_1_ce0),
    .we0(grp_worker_create_COO_fu_1129_row_we0),
    .d0(grp_worker_create_COO_fu_1129_row_d0),
    .q0(row_1_1_q0)
);

worker_create_COO_temp_row #(
    .DataWidth( 5 ),
    .AddressRange( 2500 ),
    .AddressWidth( 12 ))
row_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(row_1_2_address0),
    .ce0(row_1_2_ce0),
    .we0(grp_worker_create_COO_fu_1139_row_we0),
    .d0(grp_worker_create_COO_fu_1139_row_d0),
    .q0(row_1_2_q0)
);

worker_create_COO_temp_row #(
    .DataWidth( 5 ),
    .AddressRange( 2500 ),
    .AddressWidth( 12 ))
row_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(row_1_3_address0),
    .ce0(row_1_3_ce0),
    .we0(grp_worker_create_COO_fu_1148_row_we0),
    .d0(grp_worker_create_COO_fu_1148_row_d0),
    .q0(row_1_3_q0)
);

worker_create_COO_temp_col #(
    .DataWidth( 7 ),
    .AddressRange( 2500 ),
    .AddressWidth( 12 ))
col_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(col_1_0_address0),
    .ce0(col_1_0_ce0),
    .we0(grp_worker_create_COO_fu_1129_col_we0),
    .d0(grp_worker_create_COO_fu_1129_col_d0),
    .q0(col_1_0_q0)
);

worker_create_COO_temp_col #(
    .DataWidth( 7 ),
    .AddressRange( 2500 ),
    .AddressWidth( 12 ))
col_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(col_1_1_address0),
    .ce0(col_1_1_ce0),
    .we0(grp_worker_create_COO_fu_1129_col_we0),
    .d0(grp_worker_create_COO_fu_1129_col_d0),
    .q0(col_1_1_q0)
);

worker_create_COO_temp_col #(
    .DataWidth( 7 ),
    .AddressRange( 2500 ),
    .AddressWidth( 12 ))
col_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(col_1_2_address0),
    .ce0(col_1_2_ce0),
    .we0(grp_worker_create_COO_fu_1139_col_we0),
    .d0(grp_worker_create_COO_fu_1139_col_d0),
    .q0(col_1_2_q0)
);

worker_create_COO_temp_col #(
    .DataWidth( 7 ),
    .AddressRange( 2500 ),
    .AddressWidth( 12 ))
col_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(col_1_3_address0),
    .ce0(col_1_3_ce0),
    .we0(grp_worker_create_COO_fu_1148_col_we0),
    .d0(grp_worker_create_COO_fu_1148_col_d0),
    .q0(col_1_3_q0)
);

worker_create_COO_temp_val #(
    .DataWidth( 32 ),
    .AddressRange( 2500 ),
    .AddressWidth( 12 ))
val_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(val_1_0_address0),
    .ce0(val_1_0_ce0),
    .we0(grp_worker_create_COO_fu_1129_val_r_we0),
    .d0(grp_worker_create_COO_fu_1129_val_r_d0),
    .q0(val_1_0_q0)
);

worker_create_COO_temp_val #(
    .DataWidth( 32 ),
    .AddressRange( 2500 ),
    .AddressWidth( 12 ))
val_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(val_1_1_address0),
    .ce0(val_1_1_ce0),
    .we0(grp_worker_create_COO_fu_1129_val_r_we0),
    .d0(grp_worker_create_COO_fu_1129_val_r_d0),
    .q0(val_1_1_q0)
);

worker_create_COO_temp_val #(
    .DataWidth( 32 ),
    .AddressRange( 2500 ),
    .AddressWidth( 12 ))
val_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(val_1_2_address0),
    .ce0(val_1_2_ce0),
    .we0(grp_worker_create_COO_fu_1139_val_r_we0),
    .d0(grp_worker_create_COO_fu_1139_val_r_d0),
    .q0(val_1_2_q0)
);

worker_create_COO_temp_val #(
    .DataWidth( 32 ),
    .AddressRange( 2500 ),
    .AddressWidth( 12 ))
val_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(val_1_3_address0),
    .ce0(val_1_3_ce0),
    .we0(grp_worker_create_COO_fu_1148_val_r_we0),
    .d0(grp_worker_create_COO_fu_1148_val_r_d0),
    .q0(val_1_3_q0)
);

worker_COO_SpMV grp_worker_COO_SpMV_fu_1096(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_worker_COO_SpMV_fu_1096_ap_start),
    .ap_done(grp_worker_COO_SpMV_fu_1096_ap_done),
    .ap_idle(grp_worker_COO_SpMV_fu_1096_ap_idle),
    .ap_ready(grp_worker_COO_SpMV_fu_1096_ap_ready),
    .row_address0(grp_worker_COO_SpMV_fu_1096_row_address0),
    .row_ce0(grp_worker_COO_SpMV_fu_1096_row_ce0),
    .row_q0(grp_worker_COO_SpMV_fu_1096_row_q0),
    .col_address0(grp_worker_COO_SpMV_fu_1096_col_address0),
    .col_ce0(grp_worker_COO_SpMV_fu_1096_col_ce0),
    .col_q0(grp_worker_COO_SpMV_fu_1096_col_q0),
    .val_r_address0(grp_worker_COO_SpMV_fu_1096_val_r_address0),
    .val_r_ce0(grp_worker_COO_SpMV_fu_1096_val_r_ce0),
    .val_r_q0(grp_worker_COO_SpMV_fu_1096_val_r_q0),
    .output_r_address0(grp_worker_COO_SpMV_fu_1096_output_r_address0),
    .output_r_ce0(grp_worker_COO_SpMV_fu_1096_output_r_ce0),
    .output_r_q0(grp_worker_COO_SpMV_fu_1096_output_r_q0),
    .output_r_address1(grp_worker_COO_SpMV_fu_1096_output_r_address1),
    .output_r_ce1(grp_worker_COO_SpMV_fu_1096_output_r_ce1),
    .output_r_we1(grp_worker_COO_SpMV_fu_1096_output_r_we1),
    .output_r_d1(grp_worker_COO_SpMV_fu_1096_output_r_d1),
    .nnz(reg_1157)
);

worker_COO_SpMV grp_worker_COO_SpMV_fu_1107(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_worker_COO_SpMV_fu_1107_ap_start),
    .ap_done(grp_worker_COO_SpMV_fu_1107_ap_done),
    .ap_idle(grp_worker_COO_SpMV_fu_1107_ap_idle),
    .ap_ready(grp_worker_COO_SpMV_fu_1107_ap_ready),
    .row_address0(grp_worker_COO_SpMV_fu_1107_row_address0),
    .row_ce0(grp_worker_COO_SpMV_fu_1107_row_ce0),
    .row_q0(row_1_2_q0),
    .col_address0(grp_worker_COO_SpMV_fu_1107_col_address0),
    .col_ce0(grp_worker_COO_SpMV_fu_1107_col_ce0),
    .col_q0(col_1_2_q0),
    .val_r_address0(grp_worker_COO_SpMV_fu_1107_val_r_address0),
    .val_r_ce0(grp_worker_COO_SpMV_fu_1107_val_r_ce0),
    .val_r_q0(val_1_2_q0),
    .output_r_address0(grp_worker_COO_SpMV_fu_1107_output_r_address0),
    .output_r_ce0(grp_worker_COO_SpMV_fu_1107_output_r_ce0),
    .output_r_q0(dest_1_2_q0),
    .output_r_address1(grp_worker_COO_SpMV_fu_1107_output_r_address1),
    .output_r_ce1(grp_worker_COO_SpMV_fu_1107_output_r_ce1),
    .output_r_we1(grp_worker_COO_SpMV_fu_1107_output_r_we1),
    .output_r_d1(grp_worker_COO_SpMV_fu_1107_output_r_d1),
    .nnz(tmp_3_reg_1257)
);

worker_COO_SpMV grp_worker_COO_SpMV_fu_1118(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_worker_COO_SpMV_fu_1118_ap_start),
    .ap_done(grp_worker_COO_SpMV_fu_1118_ap_done),
    .ap_idle(grp_worker_COO_SpMV_fu_1118_ap_idle),
    .ap_ready(grp_worker_COO_SpMV_fu_1118_ap_ready),
    .row_address0(grp_worker_COO_SpMV_fu_1118_row_address0),
    .row_ce0(grp_worker_COO_SpMV_fu_1118_row_ce0),
    .row_q0(row_1_3_q0),
    .col_address0(grp_worker_COO_SpMV_fu_1118_col_address0),
    .col_ce0(grp_worker_COO_SpMV_fu_1118_col_ce0),
    .col_q0(col_1_3_q0),
    .val_r_address0(grp_worker_COO_SpMV_fu_1118_val_r_address0),
    .val_r_ce0(grp_worker_COO_SpMV_fu_1118_val_r_ce0),
    .val_r_q0(val_1_3_q0),
    .output_r_address0(grp_worker_COO_SpMV_fu_1118_output_r_address0),
    .output_r_ce0(grp_worker_COO_SpMV_fu_1118_output_r_ce0),
    .output_r_q0(dest_1_3_q0),
    .output_r_address1(grp_worker_COO_SpMV_fu_1118_output_r_address1),
    .output_r_ce1(grp_worker_COO_SpMV_fu_1118_output_r_ce1),
    .output_r_we1(grp_worker_COO_SpMV_fu_1118_output_r_we1),
    .output_r_d1(grp_worker_COO_SpMV_fu_1118_output_r_d1),
    .nnz(tmp_4_reg_1262)
);

worker_create_COO grp_worker_create_COO_fu_1129(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_worker_create_COO_fu_1129_ap_start),
    .ap_done(grp_worker_create_COO_fu_1129_ap_done),
    .ap_idle(grp_worker_create_COO_fu_1129_ap_idle),
    .ap_ready(grp_worker_create_COO_fu_1129_ap_ready),
    .input_r_address0(grp_worker_create_COO_fu_1129_input_r_address0),
    .input_r_ce0(grp_worker_create_COO_fu_1129_input_r_ce0),
    .input_r_q0(grp_worker_create_COO_fu_1129_input_r_q0),
    .row_address0(grp_worker_create_COO_fu_1129_row_address0),
    .row_ce0(grp_worker_create_COO_fu_1129_row_ce0),
    .row_we0(grp_worker_create_COO_fu_1129_row_we0),
    .row_d0(grp_worker_create_COO_fu_1129_row_d0),
    .col_address0(grp_worker_create_COO_fu_1129_col_address0),
    .col_ce0(grp_worker_create_COO_fu_1129_col_ce0),
    .col_we0(grp_worker_create_COO_fu_1129_col_we0),
    .col_d0(grp_worker_create_COO_fu_1129_col_d0),
    .val_r_address0(grp_worker_create_COO_fu_1129_val_r_address0),
    .val_r_ce0(grp_worker_create_COO_fu_1129_val_r_ce0),
    .val_r_we0(grp_worker_create_COO_fu_1129_val_r_we0),
    .val_r_d0(grp_worker_create_COO_fu_1129_val_r_d0),
    .ap_return(grp_worker_create_COO_fu_1129_ap_return)
);

worker_create_COO grp_worker_create_COO_fu_1139(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_worker_create_COO_fu_1139_ap_start),
    .ap_done(grp_worker_create_COO_fu_1139_ap_done),
    .ap_idle(grp_worker_create_COO_fu_1139_ap_idle),
    .ap_ready(grp_worker_create_COO_fu_1139_ap_ready),
    .input_r_address0(grp_worker_create_COO_fu_1139_input_r_address0),
    .input_r_ce0(grp_worker_create_COO_fu_1139_input_r_ce0),
    .input_r_q0(matrix_1_2_q0),
    .row_address0(grp_worker_create_COO_fu_1139_row_address0),
    .row_ce0(grp_worker_create_COO_fu_1139_row_ce0),
    .row_we0(grp_worker_create_COO_fu_1139_row_we0),
    .row_d0(grp_worker_create_COO_fu_1139_row_d0),
    .col_address0(grp_worker_create_COO_fu_1139_col_address0),
    .col_ce0(grp_worker_create_COO_fu_1139_col_ce0),
    .col_we0(grp_worker_create_COO_fu_1139_col_we0),
    .col_d0(grp_worker_create_COO_fu_1139_col_d0),
    .val_r_address0(grp_worker_create_COO_fu_1139_val_r_address0),
    .val_r_ce0(grp_worker_create_COO_fu_1139_val_r_ce0),
    .val_r_we0(grp_worker_create_COO_fu_1139_val_r_we0),
    .val_r_d0(grp_worker_create_COO_fu_1139_val_r_d0),
    .ap_return(grp_worker_create_COO_fu_1139_ap_return)
);

worker_create_COO grp_worker_create_COO_fu_1148(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_worker_create_COO_fu_1148_ap_start),
    .ap_done(grp_worker_create_COO_fu_1148_ap_done),
    .ap_idle(grp_worker_create_COO_fu_1148_ap_idle),
    .ap_ready(grp_worker_create_COO_fu_1148_ap_ready),
    .input_r_address0(grp_worker_create_COO_fu_1148_input_r_address0),
    .input_r_ce0(grp_worker_create_COO_fu_1148_input_r_ce0),
    .input_r_q0(matrix_1_3_q0),
    .row_address0(grp_worker_create_COO_fu_1148_row_address0),
    .row_ce0(grp_worker_create_COO_fu_1148_row_ce0),
    .row_we0(grp_worker_create_COO_fu_1148_row_we0),
    .row_d0(grp_worker_create_COO_fu_1148_row_d0),
    .col_address0(grp_worker_create_COO_fu_1148_col_address0),
    .col_ce0(grp_worker_create_COO_fu_1148_col_ce0),
    .col_we0(grp_worker_create_COO_fu_1148_col_we0),
    .col_d0(grp_worker_create_COO_fu_1148_col_d0),
    .val_r_address0(grp_worker_create_COO_fu_1148_val_r_address0),
    .val_r_ce0(grp_worker_create_COO_fu_1148_val_r_ce0),
    .val_r_we0(grp_worker_create_COO_fu_1148_val_r_we0),
    .val_r_d0(grp_worker_create_COO_fu_1148_val_r_d0),
    .ap_return(grp_worker_create_COO_fu_1148_ap_return)
);

worker_mux_4to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
worker_mux_4to1_sel2_32_1_U17(
    .din1(dest_1_0_q1),
    .din2(dest_1_1_q1),
    .din3(dest_1_2_q1),
    .din4(dest_1_3_q1),
    .din5(tmp_6_reg_1280),
    .dout(tmp_5_fu_1231_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_worker_COO_SpMV_fu_1096_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st17_fsm_16))) begin
            ap_reg_grp_worker_COO_SpMV_fu_1096_ap_start <= 1'b1;
        end else if ((1'b1 == grp_worker_COO_SpMV_fu_1096_ap_ready)) begin
            ap_reg_grp_worker_COO_SpMV_fu_1096_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_worker_COO_SpMV_fu_1107_ap_start <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
            ap_reg_grp_worker_COO_SpMV_fu_1107_ap_start <= 1'b1;
        end else if ((1'b1 == grp_worker_COO_SpMV_fu_1107_ap_ready)) begin
            ap_reg_grp_worker_COO_SpMV_fu_1107_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_worker_COO_SpMV_fu_1118_ap_start <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
            ap_reg_grp_worker_COO_SpMV_fu_1118_ap_start <= 1'b1;
        end else if ((1'b1 == grp_worker_COO_SpMV_fu_1118_ap_ready)) begin
            ap_reg_grp_worker_COO_SpMV_fu_1118_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_worker_create_COO_fu_1129_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12))) begin
            ap_reg_grp_worker_create_COO_fu_1129_ap_start <= 1'b1;
        end else if ((1'b1 == grp_worker_create_COO_fu_1129_ap_ready)) begin
            ap_reg_grp_worker_create_COO_fu_1129_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_worker_create_COO_fu_1139_ap_start <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
            ap_reg_grp_worker_create_COO_fu_1139_ap_start <= 1'b1;
        end else if ((1'b1 == grp_worker_create_COO_fu_1139_ap_ready)) begin
            ap_reg_grp_worker_create_COO_fu_1139_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_worker_create_COO_fu_1148_ap_start <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
            ap_reg_grp_worker_create_COO_fu_1148_ap_start <= 1'b1;
        end else if ((1'b1 == grp_worker_create_COO_fu_1148_ap_ready)) begin
            ap_reg_grp_worker_create_COO_fu_1148_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st20_fsm_19) & ~(1'b0 == exitcond_fu_1205_p2))) begin
        i2_reg_1062 <= i_2_reg_1275;
    end else if (((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & ~((1'b0 == grp_worker_COO_SpMV_fu_1096_ap_done) | (1'b0 == grp_worker_COO_SpMV_fu_1107_ap_done) | (1'b0 == grp_worker_COO_SpMV_fu_1118_ap_done)))) begin
        i2_reg_1062 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond4_fu_1162_p2))) begin
        i_reg_1051 <= i_1_fu_1168_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        i_reg_1051 <= ap_const_lv7_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        j3_reg_1085 <= j_reg_1288;
    end else if (((1'b1 == ap_sig_cseq_ST_st19_fsm_18) & (exitcond1_fu_1185_p2 == 1'b0))) begin
        j3_reg_1085 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st20_fsm_19) & ~(1'b0 == exitcond_fu_1205_p2))) begin
        phi_mul_reg_1073 <= next_mul_reg_1267;
    end else if (((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & ~((1'b0 == grp_worker_COO_SpMV_fu_1096_ap_done) | (1'b0 == grp_worker_COO_SpMV_fu_1107_ap_done) | (1'b0 == grp_worker_COO_SpMV_fu_1118_ap_done)))) begin
        phi_mul_reg_1073 <= ap_const_lv7_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        i_2_reg_1275 <= i_2_fu_1191_p2;
        next_mul_reg_1267 <= next_mul_fu_1179_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        j_reg_1288 <= j_fu_1211_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & ~(1'b0 == grp_worker_create_COO_fu_1129_ap_done)) | ((1'b1 == ap_sig_cseq_ST_st16_fsm_15) & ~((1'b0 == grp_worker_create_COO_fu_1129_ap_done) | (1'b0 == grp_worker_COO_SpMV_fu_1096_ap_done) | (1'b0 == grp_worker_create_COO_fu_1139_ap_done) | (1'b0 == grp_worker_create_COO_fu_1148_ap_done))))) begin
        reg_1157 <= grp_worker_create_COO_fu_1129_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st16_fsm_15) & ~((1'b0 == grp_worker_create_COO_fu_1129_ap_done) | (1'b0 == grp_worker_COO_SpMV_fu_1096_ap_done) | (1'b0 == grp_worker_create_COO_fu_1139_ap_done) | (1'b0 == grp_worker_create_COO_fu_1148_ap_done)))) begin
        tmp_3_reg_1257 <= grp_worker_create_COO_fu_1139_ap_return;
        tmp_4_reg_1262 <= grp_worker_create_COO_fu_1148_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st19_fsm_18) & (exitcond1_fu_1185_p2 == 1'b0))) begin
        tmp_6_reg_1280 <= tmp_6_fu_1197_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st20_fsm_19) & (1'b0 == exitcond_fu_1205_p2))) begin
        tmp_9_reg_1313 <= tmp_9_fu_1225_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st19_fsm_18) & ~(exitcond1_fu_1185_p2 == 1'b0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st19_fsm_18) & ~(exitcond1_fu_1185_p2 == 1'b0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_670) begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_687) begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_704) begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_540) begin
        ap_sig_cseq_ST_st13_fsm_12 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_89) begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_504) begin
        ap_sig_cseq_ST_st15_fsm_14 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_100) begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_511) begin
        ap_sig_cseq_ST_st17_fsm_16 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_475) begin
        ap_sig_cseq_ST_st18_fsm_17 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_17 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_134) begin
        ap_sig_cseq_ST_st19_fsm_18 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_18 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_36) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_151) begin
        ap_sig_cseq_ST_st20_fsm_19 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st20_fsm_19 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_495) begin
        ap_sig_cseq_ST_st21_fsm_20 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st21_fsm_20 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_121) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_560) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_571) begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_585) begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_602) begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_619) begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_636) begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_653) begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        col_1_0_address0 = grp_worker_create_COO_fu_1129_col_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        col_1_0_address0 = grp_worker_COO_SpMV_fu_1096_col_address0;
    end else begin
        col_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        col_1_0_ce0 = grp_worker_create_COO_fu_1129_col_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        col_1_0_ce0 = grp_worker_COO_SpMV_fu_1096_col_ce0;
    end else begin
        col_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        col_1_1_address0 = grp_worker_create_COO_fu_1129_col_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        col_1_1_address0 = grp_worker_COO_SpMV_fu_1096_col_address0;
    end else begin
        col_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        col_1_1_ce0 = grp_worker_create_COO_fu_1129_col_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        col_1_1_ce0 = grp_worker_COO_SpMV_fu_1096_col_ce0;
    end else begin
        col_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        col_1_2_address0 = grp_worker_create_COO_fu_1139_col_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        col_1_2_address0 = grp_worker_COO_SpMV_fu_1107_col_address0;
    end else begin
        col_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        col_1_2_ce0 = grp_worker_create_COO_fu_1139_col_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        col_1_2_ce0 = grp_worker_COO_SpMV_fu_1107_col_ce0;
    end else begin
        col_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        col_1_3_address0 = grp_worker_create_COO_fu_1148_col_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        col_1_3_address0 = grp_worker_COO_SpMV_fu_1118_col_address0;
    end else begin
        col_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        col_1_3_ce0 = grp_worker_create_COO_fu_1148_col_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        col_1_3_ce0 = grp_worker_COO_SpMV_fu_1118_col_ce0;
    end else begin
        col_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        dest_1_0_address0 = ap_const_lv64_18;
    end else if ((1'b1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        dest_1_0_address0 = ap_const_lv64_16;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        dest_1_0_address0 = ap_const_lv64_14;
    end else if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        dest_1_0_address0 = ap_const_lv64_12;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        dest_1_0_address0 = ap_const_lv64_10;
    end else if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        dest_1_0_address0 = ap_const_lv64_E;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        dest_1_0_address0 = ap_const_lv64_C;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        dest_1_0_address0 = ap_const_lv64_A;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        dest_1_0_address0 = ap_const_lv64_8;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        dest_1_0_address0 = ap_const_lv64_6;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        dest_1_0_address0 = ap_const_lv64_4;
    end else if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        dest_1_0_address0 = ap_const_lv64_1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        dest_1_0_address0 = ap_const_lv64_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        dest_1_0_address0 = grp_worker_COO_SpMV_fu_1096_output_r_address0;
    end else begin
        dest_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        dest_1_0_address1 = ap_const_lv64_17;
    end else if ((1'b1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        dest_1_0_address1 = ap_const_lv64_15;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        dest_1_0_address1 = ap_const_lv64_13;
    end else if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        dest_1_0_address1 = ap_const_lv64_11;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        dest_1_0_address1 = ap_const_lv64_F;
    end else if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        dest_1_0_address1 = ap_const_lv64_D;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        dest_1_0_address1 = ap_const_lv64_B;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        dest_1_0_address1 = ap_const_lv64_9;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        dest_1_0_address1 = ap_const_lv64_7;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        dest_1_0_address1 = ap_const_lv64_5;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        dest_1_0_address1 = ap_const_lv64_3;
    end else if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        dest_1_0_address1 = ap_const_lv64_2;
    end else if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        dest_1_0_address1 = tmp_8_fu_1217_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        dest_1_0_address1 = grp_worker_COO_SpMV_fu_1096_output_r_address1;
    end else begin
        dest_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & ~(1'b0 == grp_worker_create_COO_fu_1129_ap_done)) | (1'b1 == ap_sig_cseq_ST_st2_fsm_1) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st4_fsm_3) | (1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        dest_1_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        dest_1_0_ce0 = grp_worker_COO_SpMV_fu_1096_output_r_ce0;
    end else begin
        dest_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & ~(1'b0 == grp_worker_create_COO_fu_1129_ap_done)) | (1'b1 == ap_sig_cseq_ST_st20_fsm_19) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st4_fsm_3) | (1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        dest_1_0_ce1 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        dest_1_0_ce1 = grp_worker_COO_SpMV_fu_1096_output_r_ce1;
    end else begin
        dest_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st14_fsm_13) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st4_fsm_3) | (1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        dest_1_0_d1 = ap_const_lv32_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        dest_1_0_d1 = grp_worker_COO_SpMV_fu_1096_output_r_d1;
    end else begin
        dest_1_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & ~(1'b0 == grp_worker_create_COO_fu_1129_ap_done)) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | ((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond4_fu_1162_p2)) | (1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st4_fsm_3) | (1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        dest_1_0_we0 = 1'b1;
    end else begin
        dest_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & ~(1'b0 == grp_worker_create_COO_fu_1129_ap_done)) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st3_fsm_2) | (1'b1 == ap_sig_cseq_ST_st4_fsm_3) | (1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        dest_1_0_we1 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        dest_1_0_we1 = grp_worker_COO_SpMV_fu_1096_output_r_we1;
    end else begin
        dest_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        dest_1_1_address0 = ap_const_lv64_18;
    end else if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        dest_1_1_address0 = ap_const_lv64_16;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        dest_1_1_address0 = ap_const_lv64_14;
    end else if ((1'b1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        dest_1_1_address0 = ap_const_lv64_12;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        dest_1_1_address0 = ap_const_lv64_10;
    end else if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        dest_1_1_address0 = ap_const_lv64_E;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        dest_1_1_address0 = ap_const_lv64_C;
    end else if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        dest_1_1_address0 = ap_const_lv64_A;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        dest_1_1_address0 = ap_const_lv64_8;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        dest_1_1_address0 = ap_const_lv64_6;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        dest_1_1_address0 = ap_const_lv64_4;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        dest_1_1_address0 = ap_const_lv64_1;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        dest_1_1_address0 = ap_const_lv64_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        dest_1_1_address0 = grp_worker_COO_SpMV_fu_1096_output_r_address0;
    end else begin
        dest_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        dest_1_1_address1 = ap_const_lv64_17;
    end else if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        dest_1_1_address1 = ap_const_lv64_15;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        dest_1_1_address1 = ap_const_lv64_13;
    end else if ((1'b1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        dest_1_1_address1 = ap_const_lv64_11;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        dest_1_1_address1 = ap_const_lv64_F;
    end else if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        dest_1_1_address1 = ap_const_lv64_D;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        dest_1_1_address1 = ap_const_lv64_B;
    end else if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        dest_1_1_address1 = ap_const_lv64_9;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        dest_1_1_address1 = ap_const_lv64_7;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        dest_1_1_address1 = ap_const_lv64_5;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        dest_1_1_address1 = ap_const_lv64_3;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        dest_1_1_address1 = ap_const_lv64_2;
    end else if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        dest_1_1_address1 = tmp_8_fu_1217_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        dest_1_1_address1 = grp_worker_COO_SpMV_fu_1096_output_r_address1;
    end else begin
        dest_1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & ~(1'b0 == grp_worker_create_COO_fu_1129_ap_done)) | ((1'b1 == ap_sig_cseq_ST_st16_fsm_15) & ~((1'b0 == grp_worker_create_COO_fu_1129_ap_done) | (1'b0 == grp_worker_COO_SpMV_fu_1096_ap_done) | (1'b0 == grp_worker_create_COO_fu_1139_ap_done) | (1'b0 == grp_worker_create_COO_fu_1148_ap_done))) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st4_fsm_3) | (1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        dest_1_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        dest_1_1_ce0 = grp_worker_COO_SpMV_fu_1096_output_r_ce0;
    end else begin
        dest_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & ~(1'b0 == grp_worker_create_COO_fu_1129_ap_done)) | ((1'b1 == ap_sig_cseq_ST_st16_fsm_15) & ~((1'b0 == grp_worker_create_COO_fu_1129_ap_done) | (1'b0 == grp_worker_COO_SpMV_fu_1096_ap_done) | (1'b0 == grp_worker_create_COO_fu_1139_ap_done) | (1'b0 == grp_worker_create_COO_fu_1148_ap_done))) | (1'b1 == ap_sig_cseq_ST_st20_fsm_19) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        dest_1_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        dest_1_1_ce1 = grp_worker_COO_SpMV_fu_1096_output_r_ce1;
    end else begin
        dest_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st14_fsm_13) | (1'b1 == ap_sig_cseq_ST_st16_fsm_15) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        dest_1_1_d1 = ap_const_lv32_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        dest_1_1_d1 = grp_worker_COO_SpMV_fu_1096_output_r_d1;
    end else begin
        dest_1_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & ~(1'b0 == grp_worker_create_COO_fu_1129_ap_done)) | ((1'b1 == ap_sig_cseq_ST_st16_fsm_15) & ~((1'b0 == grp_worker_create_COO_fu_1129_ap_done) | (1'b0 == grp_worker_COO_SpMV_fu_1096_ap_done) | (1'b0 == grp_worker_create_COO_fu_1139_ap_done) | (1'b0 == grp_worker_create_COO_fu_1148_ap_done))) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st4_fsm_3) | (1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        dest_1_1_we0 = 1'b1;
    end else begin
        dest_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & ~(1'b0 == grp_worker_create_COO_fu_1129_ap_done)) | ((1'b1 == ap_sig_cseq_ST_st16_fsm_15) & ~((1'b0 == grp_worker_create_COO_fu_1129_ap_done) | (1'b0 == grp_worker_COO_SpMV_fu_1096_ap_done) | (1'b0 == grp_worker_create_COO_fu_1139_ap_done) | (1'b0 == grp_worker_create_COO_fu_1148_ap_done))) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        dest_1_1_we1 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        dest_1_1_we1 = grp_worker_COO_SpMV_fu_1096_output_r_we1;
    end else begin
        dest_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        dest_1_2_address0 = ap_const_lv64_18;
    end else if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        dest_1_2_address0 = ap_const_lv64_16;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        dest_1_2_address0 = ap_const_lv64_14;
    end else if ((1'b1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        dest_1_2_address0 = ap_const_lv64_12;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        dest_1_2_address0 = ap_const_lv64_10;
    end else if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        dest_1_2_address0 = ap_const_lv64_E;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        dest_1_2_address0 = ap_const_lv64_C;
    end else if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        dest_1_2_address0 = ap_const_lv64_A;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        dest_1_2_address0 = ap_const_lv64_8;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        dest_1_2_address0 = ap_const_lv64_6;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        dest_1_2_address0 = ap_const_lv64_4;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        dest_1_2_address0 = ap_const_lv64_1;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        dest_1_2_address0 = ap_const_lv64_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        dest_1_2_address0 = grp_worker_COO_SpMV_fu_1107_output_r_address0;
    end else begin
        dest_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        dest_1_2_address1 = ap_const_lv64_17;
    end else if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        dest_1_2_address1 = ap_const_lv64_15;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        dest_1_2_address1 = ap_const_lv64_13;
    end else if ((1'b1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        dest_1_2_address1 = ap_const_lv64_11;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        dest_1_2_address1 = ap_const_lv64_F;
    end else if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        dest_1_2_address1 = ap_const_lv64_D;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        dest_1_2_address1 = ap_const_lv64_B;
    end else if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        dest_1_2_address1 = ap_const_lv64_9;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        dest_1_2_address1 = ap_const_lv64_7;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        dest_1_2_address1 = ap_const_lv64_5;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        dest_1_2_address1 = ap_const_lv64_3;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        dest_1_2_address1 = ap_const_lv64_2;
    end else if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        dest_1_2_address1 = tmp_8_fu_1217_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        dest_1_2_address1 = grp_worker_COO_SpMV_fu_1107_output_r_address1;
    end else begin
        dest_1_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & ~(1'b0 == grp_worker_create_COO_fu_1129_ap_done)) | ((1'b1 == ap_sig_cseq_ST_st16_fsm_15) & ~((1'b0 == grp_worker_create_COO_fu_1129_ap_done) | (1'b0 == grp_worker_COO_SpMV_fu_1096_ap_done) | (1'b0 == grp_worker_create_COO_fu_1139_ap_done) | (1'b0 == grp_worker_create_COO_fu_1148_ap_done))) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st4_fsm_3) | (1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        dest_1_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        dest_1_2_ce0 = grp_worker_COO_SpMV_fu_1107_output_r_ce0;
    end else begin
        dest_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & ~(1'b0 == grp_worker_create_COO_fu_1129_ap_done)) | ((1'b1 == ap_sig_cseq_ST_st16_fsm_15) & ~((1'b0 == grp_worker_create_COO_fu_1129_ap_done) | (1'b0 == grp_worker_COO_SpMV_fu_1096_ap_done) | (1'b0 == grp_worker_create_COO_fu_1139_ap_done) | (1'b0 == grp_worker_create_COO_fu_1148_ap_done))) | (1'b1 == ap_sig_cseq_ST_st20_fsm_19) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        dest_1_2_ce1 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        dest_1_2_ce1 = grp_worker_COO_SpMV_fu_1107_output_r_ce1;
    end else begin
        dest_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st14_fsm_13) | (1'b1 == ap_sig_cseq_ST_st16_fsm_15) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        dest_1_2_d1 = ap_const_lv32_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        dest_1_2_d1 = grp_worker_COO_SpMV_fu_1107_output_r_d1;
    end else begin
        dest_1_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & ~(1'b0 == grp_worker_create_COO_fu_1129_ap_done)) | ((1'b1 == ap_sig_cseq_ST_st16_fsm_15) & ~((1'b0 == grp_worker_create_COO_fu_1129_ap_done) | (1'b0 == grp_worker_COO_SpMV_fu_1096_ap_done) | (1'b0 == grp_worker_create_COO_fu_1139_ap_done) | (1'b0 == grp_worker_create_COO_fu_1148_ap_done))) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st4_fsm_3) | (1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        dest_1_2_we0 = 1'b1;
    end else begin
        dest_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & ~(1'b0 == grp_worker_create_COO_fu_1129_ap_done)) | ((1'b1 == ap_sig_cseq_ST_st16_fsm_15) & ~((1'b0 == grp_worker_create_COO_fu_1129_ap_done) | (1'b0 == grp_worker_COO_SpMV_fu_1096_ap_done) | (1'b0 == grp_worker_create_COO_fu_1139_ap_done) | (1'b0 == grp_worker_create_COO_fu_1148_ap_done))) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        dest_1_2_we1 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        dest_1_2_we1 = grp_worker_COO_SpMV_fu_1107_output_r_we1;
    end else begin
        dest_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        dest_1_3_address0 = ap_const_lv64_18;
    end else if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        dest_1_3_address0 = ap_const_lv64_16;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        dest_1_3_address0 = ap_const_lv64_14;
    end else if ((1'b1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        dest_1_3_address0 = ap_const_lv64_12;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        dest_1_3_address0 = ap_const_lv64_10;
    end else if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        dest_1_3_address0 = ap_const_lv64_E;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        dest_1_3_address0 = ap_const_lv64_C;
    end else if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        dest_1_3_address0 = ap_const_lv64_A;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        dest_1_3_address0 = ap_const_lv64_8;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        dest_1_3_address0 = ap_const_lv64_6;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        dest_1_3_address0 = ap_const_lv64_4;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        dest_1_3_address0 = ap_const_lv64_1;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        dest_1_3_address0 = ap_const_lv64_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        dest_1_3_address0 = grp_worker_COO_SpMV_fu_1118_output_r_address0;
    end else begin
        dest_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        dest_1_3_address1 = ap_const_lv64_17;
    end else if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        dest_1_3_address1 = ap_const_lv64_15;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        dest_1_3_address1 = ap_const_lv64_13;
    end else if ((1'b1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        dest_1_3_address1 = ap_const_lv64_11;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        dest_1_3_address1 = ap_const_lv64_F;
    end else if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        dest_1_3_address1 = ap_const_lv64_D;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        dest_1_3_address1 = ap_const_lv64_B;
    end else if ((1'b1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        dest_1_3_address1 = ap_const_lv64_9;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        dest_1_3_address1 = ap_const_lv64_7;
    end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        dest_1_3_address1 = ap_const_lv64_5;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        dest_1_3_address1 = ap_const_lv64_3;
    end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        dest_1_3_address1 = ap_const_lv64_2;
    end else if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        dest_1_3_address1 = tmp_8_fu_1217_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        dest_1_3_address1 = grp_worker_COO_SpMV_fu_1118_output_r_address1;
    end else begin
        dest_1_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & ~(1'b0 == grp_worker_create_COO_fu_1129_ap_done)) | ((1'b1 == ap_sig_cseq_ST_st16_fsm_15) & ~((1'b0 == grp_worker_create_COO_fu_1129_ap_done) | (1'b0 == grp_worker_COO_SpMV_fu_1096_ap_done) | (1'b0 == grp_worker_create_COO_fu_1139_ap_done) | (1'b0 == grp_worker_create_COO_fu_1148_ap_done))) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st4_fsm_3) | (1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        dest_1_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        dest_1_3_ce0 = grp_worker_COO_SpMV_fu_1118_output_r_ce0;
    end else begin
        dest_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & ~(1'b0 == grp_worker_create_COO_fu_1129_ap_done)) | ((1'b1 == ap_sig_cseq_ST_st16_fsm_15) & ~((1'b0 == grp_worker_create_COO_fu_1129_ap_done) | (1'b0 == grp_worker_COO_SpMV_fu_1096_ap_done) | (1'b0 == grp_worker_create_COO_fu_1139_ap_done) | (1'b0 == grp_worker_create_COO_fu_1148_ap_done))) | (1'b1 == ap_sig_cseq_ST_st20_fsm_19) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        dest_1_3_ce1 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        dest_1_3_ce1 = grp_worker_COO_SpMV_fu_1118_output_r_ce1;
    end else begin
        dest_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st14_fsm_13) | (1'b1 == ap_sig_cseq_ST_st16_fsm_15) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        dest_1_3_d1 = ap_const_lv32_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        dest_1_3_d1 = grp_worker_COO_SpMV_fu_1118_output_r_d1;
    end else begin
        dest_1_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & ~(1'b0 == grp_worker_create_COO_fu_1129_ap_done)) | ((1'b1 == ap_sig_cseq_ST_st16_fsm_15) & ~((1'b0 == grp_worker_create_COO_fu_1129_ap_done) | (1'b0 == grp_worker_COO_SpMV_fu_1096_ap_done) | (1'b0 == grp_worker_create_COO_fu_1139_ap_done) | (1'b0 == grp_worker_create_COO_fu_1148_ap_done))) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st4_fsm_3) | (1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        dest_1_3_we0 = 1'b1;
    end else begin
        dest_1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & ~(1'b0 == grp_worker_create_COO_fu_1129_ap_done)) | ((1'b1 == ap_sig_cseq_ST_st16_fsm_15) & ~((1'b0 == grp_worker_create_COO_fu_1129_ap_done) | (1'b0 == grp_worker_COO_SpMV_fu_1096_ap_done) | (1'b0 == grp_worker_create_COO_fu_1139_ap_done) | (1'b0 == grp_worker_create_COO_fu_1148_ap_done))) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | (1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        dest_1_3_we1 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        dest_1_3_we1 = grp_worker_COO_SpMV_fu_1118_output_r_we1;
    end else begin
        dest_1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        dest_address0 = tmp_s_fu_1245_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        dest_address0 = tmp_fu_1174_p1;
    end else begin
        dest_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) | (1'b1 == ap_sig_cseq_ST_st21_fsm_20))) begin
        dest_ce0 = 1'b1;
    end else begin
        dest_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        dest_d0 = tmp_5_fu_1231_p6;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        dest_d0 = ap_const_lv32_0;
    end else begin
        dest_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond4_fu_1162_p2)) | (1'b1 == ap_sig_cseq_ST_st21_fsm_20))) begin
        dest_we0 = 1'b1;
    end else begin
        dest_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        grp_worker_COO_SpMV_fu_1096_col_q0 = col_1_1_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        grp_worker_COO_SpMV_fu_1096_col_q0 = col_1_0_q0;
    end else begin
        grp_worker_COO_SpMV_fu_1096_col_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        grp_worker_COO_SpMV_fu_1096_output_r_q0 = dest_1_1_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        grp_worker_COO_SpMV_fu_1096_output_r_q0 = dest_1_0_q0;
    end else begin
        grp_worker_COO_SpMV_fu_1096_output_r_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        grp_worker_COO_SpMV_fu_1096_row_q0 = row_1_1_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        grp_worker_COO_SpMV_fu_1096_row_q0 = row_1_0_q0;
    end else begin
        grp_worker_COO_SpMV_fu_1096_row_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        grp_worker_COO_SpMV_fu_1096_val_r_q0 = val_1_1_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        grp_worker_COO_SpMV_fu_1096_val_r_q0 = val_1_0_q0;
    end else begin
        grp_worker_COO_SpMV_fu_1096_val_r_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        grp_worker_create_COO_fu_1129_input_r_q0 = matrix_1_1_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_worker_create_COO_fu_1129_input_r_q0 = matrix_1_0_q0;
    end else begin
        grp_worker_create_COO_fu_1129_input_r_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        row_1_0_address0 = grp_worker_create_COO_fu_1129_row_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        row_1_0_address0 = grp_worker_COO_SpMV_fu_1096_row_address0;
    end else begin
        row_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        row_1_0_ce0 = grp_worker_create_COO_fu_1129_row_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        row_1_0_ce0 = grp_worker_COO_SpMV_fu_1096_row_ce0;
    end else begin
        row_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        row_1_1_address0 = grp_worker_create_COO_fu_1129_row_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        row_1_1_address0 = grp_worker_COO_SpMV_fu_1096_row_address0;
    end else begin
        row_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        row_1_1_ce0 = grp_worker_create_COO_fu_1129_row_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        row_1_1_ce0 = grp_worker_COO_SpMV_fu_1096_row_ce0;
    end else begin
        row_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        row_1_2_address0 = grp_worker_create_COO_fu_1139_row_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        row_1_2_address0 = grp_worker_COO_SpMV_fu_1107_row_address0;
    end else begin
        row_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        row_1_2_ce0 = grp_worker_create_COO_fu_1139_row_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        row_1_2_ce0 = grp_worker_COO_SpMV_fu_1107_row_ce0;
    end else begin
        row_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        row_1_3_address0 = grp_worker_create_COO_fu_1148_row_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        row_1_3_address0 = grp_worker_COO_SpMV_fu_1118_row_address0;
    end else begin
        row_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        row_1_3_ce0 = grp_worker_create_COO_fu_1148_row_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        row_1_3_ce0 = grp_worker_COO_SpMV_fu_1118_row_ce0;
    end else begin
        row_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        val_1_0_address0 = grp_worker_create_COO_fu_1129_val_r_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        val_1_0_address0 = grp_worker_COO_SpMV_fu_1096_val_r_address0;
    end else begin
        val_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        val_1_0_ce0 = grp_worker_create_COO_fu_1129_val_r_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        val_1_0_ce0 = grp_worker_COO_SpMV_fu_1096_val_r_ce0;
    end else begin
        val_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        val_1_1_address0 = grp_worker_create_COO_fu_1129_val_r_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        val_1_1_address0 = grp_worker_COO_SpMV_fu_1096_val_r_address0;
    end else begin
        val_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        val_1_1_ce0 = grp_worker_create_COO_fu_1129_val_r_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        val_1_1_ce0 = grp_worker_COO_SpMV_fu_1096_val_r_ce0;
    end else begin
        val_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        val_1_2_address0 = grp_worker_create_COO_fu_1139_val_r_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        val_1_2_address0 = grp_worker_COO_SpMV_fu_1107_val_r_address0;
    end else begin
        val_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        val_1_2_ce0 = grp_worker_create_COO_fu_1139_val_r_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        val_1_2_ce0 = grp_worker_COO_SpMV_fu_1107_val_r_ce0;
    end else begin
        val_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        val_1_3_address0 = grp_worker_create_COO_fu_1148_val_r_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        val_1_3_address0 = grp_worker_COO_SpMV_fu_1118_val_r_address0;
    end else begin
        val_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        val_1_3_ce0 = grp_worker_create_COO_fu_1148_val_r_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        val_1_3_ce0 = grp_worker_COO_SpMV_fu_1118_val_r_ce0;
    end else begin
        val_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if ((1'b0 == exitcond4_fu_1162_p2)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : begin
            if (~(1'b0 == grp_worker_create_COO_fu_1129_ap_done)) begin
                ap_NS_fsm = ap_ST_st15_fsm_14;
            end else begin
                ap_NS_fsm = ap_ST_st14_fsm_13;
            end
        end
        ap_ST_st15_fsm_14 : begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : begin
            if (~((1'b0 == grp_worker_create_COO_fu_1129_ap_done) | (1'b0 == grp_worker_COO_SpMV_fu_1096_ap_done) | (1'b0 == grp_worker_create_COO_fu_1139_ap_done) | (1'b0 == grp_worker_create_COO_fu_1148_ap_done))) begin
                ap_NS_fsm = ap_ST_st17_fsm_16;
            end else begin
                ap_NS_fsm = ap_ST_st16_fsm_15;
            end
        end
        ap_ST_st17_fsm_16 : begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st18_fsm_17 : begin
            if (~((1'b0 == grp_worker_COO_SpMV_fu_1096_ap_done) | (1'b0 == grp_worker_COO_SpMV_fu_1107_ap_done) | (1'b0 == grp_worker_COO_SpMV_fu_1118_ap_done))) begin
                ap_NS_fsm = ap_ST_st19_fsm_18;
            end else begin
                ap_NS_fsm = ap_ST_st18_fsm_17;
            end
        end
        ap_ST_st19_fsm_18 : begin
            if (~(exitcond1_fu_1185_p2 == 1'b0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st20_fsm_19;
            end
        end
        ap_ST_st20_fsm_19 : begin
            if ((1'b0 == exitcond_fu_1205_p2)) begin
                ap_NS_fsm = ap_ST_st21_fsm_20;
            end else begin
                ap_NS_fsm = ap_ST_st19_fsm_18;
            end
        end
        ap_ST_st21_fsm_20 : begin
            ap_NS_fsm = ap_ST_st20_fsm_19;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_sig_100 = (1'b1 == ap_CS_fsm[ap_const_lv32_F]);
end

always @ (*) begin
    ap_sig_121 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_134 = (1'b1 == ap_CS_fsm[ap_const_lv32_12]);
end

always @ (*) begin
    ap_sig_151 = (1'b1 == ap_CS_fsm[ap_const_lv32_13]);
end

always @ (*) begin
    ap_sig_36 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_475 = (1'b1 == ap_CS_fsm[ap_const_lv32_11]);
end

always @ (*) begin
    ap_sig_495 = (1'b1 == ap_CS_fsm[ap_const_lv32_14]);
end

always @ (*) begin
    ap_sig_504 = (1'b1 == ap_CS_fsm[ap_const_lv32_E]);
end

always @ (*) begin
    ap_sig_511 = (1'b1 == ap_CS_fsm[ap_const_lv32_10]);
end

always @ (*) begin
    ap_sig_540 = (1'b1 == ap_CS_fsm[ap_const_lv32_C]);
end

always @ (*) begin
    ap_sig_560 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_571 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_585 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_602 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_619 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_636 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_653 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

always @ (*) begin
    ap_sig_670 = (1'b1 == ap_CS_fsm[ap_const_lv32_9]);
end

always @ (*) begin
    ap_sig_687 = (1'b1 == ap_CS_fsm[ap_const_lv32_A]);
end

always @ (*) begin
    ap_sig_704 = (1'b1 == ap_CS_fsm[ap_const_lv32_B]);
end

always @ (*) begin
    ap_sig_89 = (1'b1 == ap_CS_fsm[ap_const_lv32_D]);
end

assign exitcond1_fu_1185_p2 = ((i2_reg_1062 == ap_const_lv3_4) ? 1'b1 : 1'b0);

assign exitcond4_fu_1162_p2 = ((i_reg_1051 == ap_const_lv7_64) ? 1'b1 : 1'b0);

assign exitcond_fu_1205_p2 = ((j3_reg_1085 == ap_const_lv5_19) ? 1'b1 : 1'b0);

assign grp_worker_COO_SpMV_fu_1096_ap_start = ap_reg_grp_worker_COO_SpMV_fu_1096_ap_start;

assign grp_worker_COO_SpMV_fu_1107_ap_start = ap_reg_grp_worker_COO_SpMV_fu_1107_ap_start;

assign grp_worker_COO_SpMV_fu_1118_ap_start = ap_reg_grp_worker_COO_SpMV_fu_1118_ap_start;

assign grp_worker_create_COO_fu_1129_ap_start = ap_reg_grp_worker_create_COO_fu_1129_ap_start;

assign grp_worker_create_COO_fu_1139_ap_start = ap_reg_grp_worker_create_COO_fu_1139_ap_start;

assign grp_worker_create_COO_fu_1148_ap_start = ap_reg_grp_worker_create_COO_fu_1148_ap_start;

assign i_1_fu_1168_p2 = (i_reg_1051 + ap_const_lv7_1);

assign i_2_fu_1191_p2 = (i2_reg_1062 + ap_const_lv3_1);

assign j3_cast2_fu_1201_p1 = j3_reg_1085;

assign j_fu_1211_p2 = (j3_reg_1085 + ap_const_lv5_1);

assign next_mul_fu_1179_p2 = (phi_mul_reg_1073 + ap_const_lv7_19);

assign tmp_6_fu_1197_p1 = i2_reg_1062[1:0];

assign tmp_8_fu_1217_p1 = j3_reg_1085;

assign tmp_9_fu_1225_p2 = (phi_mul_reg_1073 + j3_cast2_fu_1201_p1);

assign tmp_fu_1174_p1 = i_reg_1051;

assign tmp_s_fu_1245_p1 = tmp_9_reg_1313;

endmodule //worker
