#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri May  3 18:36:13 2024
# Process ID: 8708
# Current directory: D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab01/Lab01_21
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1976 D:\BRUFACE\MA2\S02\advancedDigitalArchi\Ex\lab01\Lab01_21\Lab01_21.xpr
# Log file: D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab01/Lab01_21/vivado.log
# Journal file: D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab01/Lab01_21\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab01/Lab01_21/Lab01_21.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2018/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 714.668 ; gain = 128.508
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 993.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1123.160 ; gain = 354.473
report_utilization -name utilization_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri May  3 18:49:43 2024...
