m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/user/Projects/max10/sdram/avalon/hw_test/simulation/modelsim
valtera_avalon_mm_bridge
Z1 !s110 1699269739
!i10b 1
!s100 E=>P=Az;e?ZAN7`D2Y_I91
I188CQcQ6A_J>A[zNkJ`]f2
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 altera_avalon_mm_bridge_v_unit
S1
R0
Z3 w1699269316
8/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules/altera_avalon_mm_bridge.v
F/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules/altera_avalon_mm_bridge.v
L0 25
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1699269739.000000
!s107 /home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules/altera_avalon_mm_bridge.v|
!s90 -##implicit##push_minusfile_path##|/home/user/Projects/TB_IP/sopc_builder/tutorial_master_bfm/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-vlog01compat|-work|sdram_qsys|+incdir+/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules|/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules/altera_avalon_mm_bridge.v|
!i113 1
Z6 o-vlog01compat -work sdram_qsys
Z7 !s92 -vlog01compat -work sdram_qsys +incdir+/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules
Z8 tSvlog 1 CvgOpt 0
valtera_merlin_master_translator
Z9 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
R1
!i10b 1
!s100 NdRk@]3fC2C@V7Rm;dQM31
I5fIZY:9n_F>kbVA_P?5bk1
R2
!s105 altera_merlin_master_translator_sv_unit
S1
R0
R3
8/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules/altera_merlin_master_translator.sv
F/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules/altera_merlin_master_translator.sv
L0 32
R4
r1
!s85 0
31
R5
!s107 /home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules/altera_merlin_master_translator.sv|
!s90 -##implicit##push_minusfile_path##|/home/user/Projects/TB_IP/sopc_builder/tutorial_master_bfm/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-sv|-work|sdram_qsys|+incdir+/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules|/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules/altera_merlin_master_translator.sv|
!i113 1
Z10 o-sv -work sdram_qsys
Z11 !s92 -sv -work sdram_qsys +incdir+/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules
R8
valtera_merlin_slave_translator
R9
R1
!i10b 1
!s100 k`9[YAn_dLTkg;GE`mOb61
I7Ok1C=jJd88T3oh1:3d722
R2
!s105 altera_merlin_slave_translator_sv_unit
S1
R0
R3
8/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
F/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
L0 35
R4
r1
!s85 0
31
R5
!s107 /home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules/altera_merlin_slave_translator.sv|
!s90 -##implicit##push_minusfile_path##|/home/user/Projects/TB_IP/sopc_builder/tutorial_master_bfm/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-sv|-work|sdram_qsys|+incdir+/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules|/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules/altera_merlin_slave_translator.sv|
!i113 1
R10
R11
R8
valtera_reset_controller
R1
!i10b 1
!s100 BY0`7TD<QPSCOO[`H0GM11
IQAnNQQ1RVVTGbNmN[HiB`0
R2
!s105 altera_reset_controller_v_unit
S1
R0
R3
8/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules/altera_reset_controller.v
F/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules/altera_reset_controller.v
L0 42
R4
r1
!s85 0
31
R5
!s107 /home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules/altera_reset_controller.v|
!s90 -##implicit##push_minusfile_path##|/home/user/Projects/TB_IP/sopc_builder/tutorial_master_bfm/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-vlog01compat|-work|sdram_qsys|+incdir+/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules|/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules/altera_reset_controller.v|
!i113 1
R6
R7
R8
valtera_reset_synchronizer
R1
!i10b 1
!s100 jGF0G[N3WmCeE44bVz8Kc3
I=gjf<H[1g[ZEHglC;Cm_<0
R2
!s105 altera_reset_synchronizer_v_unit
S1
R0
R3
8/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules/altera_reset_synchronizer.v
F/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules/altera_reset_synchronizer.v
L0 24
R4
r1
!s85 0
31
R5
!s107 /home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules/altera_reset_synchronizer.v|
!s90 -##implicit##push_minusfile_path##|/home/user/Projects/TB_IP/sopc_builder/tutorial_master_bfm/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-vlog01compat|-work|sdram_qsys|+incdir+/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules|/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules/altera_reset_synchronizer.v|
!i113 1
R6
R7
R8
vsdram
R9
R1
!i10b 1
!s100 QoU7[FH9D4KQRf:AhhEjN3
I8FaaXCKjUW<KJlcC<PTz83
R2
!s105 sdram_sv_unit
S1
R0
R3
8/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules/sdram.sv
F/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules/sdram.sv
L0 4
R4
r1
!s85 0
31
R5
!s107 /home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules/sdram.sv|
!s90 -##implicit##push_minusfile_path##|/home/user/Projects/TB_IP/sopc_builder/tutorial_master_bfm/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-sv|-work|sdram_qsys|+incdir+/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules|/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules/sdram.sv|
!i113 1
R10
R11
R8
vsdram_qsys
R1
!i10b 1
!s100 @?Y@XB:88DQ@U8QD6zX3n2
IojhiSU:zNf<POARO@C0IM2
R2
!s105 sdram_qsys_v_unit
S1
R0
R3
8/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/sdram_qsys.v
F/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/sdram_qsys.v
L0 6
R4
r1
!s85 0
31
R5
!s107 /home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/sdram_qsys.v|
!s90 -##implicit##push_minusfile_path##|/home/user/Projects/TB_IP/sopc_builder/tutorial_master_bfm/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-vlog01compat|-work|sdram_qsys|+incdir+/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis|/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/sdram_qsys.v|
!i113 1
R6
!s92 -vlog01compat -work sdram_qsys +incdir+/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis
R8
vsdram_qsys_mm_interconnect_0
R1
!i10b 1
!s100 WEEcNhi`Kg46:gVlo7A6]0
IL[UKV167k`C3Too=^119?2
R2
!s105 sdram_qsys_mm_interconnect_0_v_unit
S1
R0
R3
8/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0.v
F/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0.v
L0 9
R4
r1
!s85 0
31
R5
!s107 /home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0.v|
!s90 -##implicit##push_minusfile_path##|/home/user/Projects/TB_IP/sopc_builder/tutorial_master_bfm/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-vlog01compat|-work|sdram_qsys|+incdir+/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules|/home/user/Projects/max10/sdram/avalon/hw_test/sdram_qsys/synthesis/submodules/sdram_qsys_mm_interconnect_0.v|
!i113 1
R6
R7
R8
