/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 272 224)
	(text "RegisterFile" (rect 5 0 74 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 139 24 156)(font "Intel Clear" ))
	(port
		(pt 0 24)
		(input)
		(text "DataIn[4..0]" (rect 0 0 69 19)(font "Intel Clear" (font_size 8)))
		(text "DataIn[4..0]" (rect 21 19 90 38)(font "Intel Clear" (font_size 8)))
		(line (pt 0 24)(pt 16 24)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "WA[1..0]" (rect 0 0 50 19)(font "Intel Clear" (font_size 8)))
		(text "WA[1..0]" (rect 21 43 71 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 88)
		(input)
		(text "WR" (rect 0 0 20 19)(font "Intel Clear" (font_size 8)))
		(text "WR" (rect 21 83 41 102)(font "Intel Clear" (font_size 8)))
		(line (pt 0 88)(pt 16 88))
	)
	(port
		(pt 0 72)
		(input)
		(text "RA[1..0]" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
		(text "RA[1..0]" (rect 21 67 68 86)(font "Intel Clear" (font_size 8)))
		(line (pt 0 72)(pt 16 72)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "Clear" (rect 0 0 30 19)(font "Intel Clear" (font_size 8)))
		(text "Clear" (rect 21 107 51 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 0 128)
		(input)
		(text "Clock" (rect 0 0 31 19)(font "Intel Clear" (font_size 8)))
		(text "Clock" (rect 21 123 52 142)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 208 72)
		(output)
		(text "Reg0Out[4..0]" (rect 0 0 82 19)(font "Intel Clear" (font_size 8)))
		(text "Reg0Out[4..0]" (rect 105 67 187 86)(font "Intel Clear" (font_size 8)))
		(line (pt 208 72)(pt 192 72)(line_width 3))
	)
	(port
		(pt 208 88)
		(output)
		(text "Reg1Out[4..0]" (rect 0 0 82 19)(font "Intel Clear" (font_size 8)))
		(text "Reg1Out[4..0]" (rect 105 83 187 102)(font "Intel Clear" (font_size 8)))
		(line (pt 208 88)(pt 192 88)(line_width 3))
	)
	(port
		(pt 208 24)
		(output)
		(text "DataOut[4..0]" (rect 0 0 80 19)(font "Intel Clear" (font_size 8)))
		(text "DataOut[4..0]" (rect 107 19 187 38)(font "Intel Clear" (font_size 8)))
		(line (pt 208 24)(pt 192 24)(line_width 3))
	)
	(port
		(pt 208 104)
		(output)
		(text "Reg2Out[4..0]" (rect 0 0 82 19)(font "Intel Clear" (font_size 8)))
		(text "Reg2Out[4..0]" (rect 105 99 187 118)(font "Intel Clear" (font_size 8)))
		(line (pt 208 104)(pt 192 104)(line_width 3))
	)
	(port
		(pt 208 120)
		(output)
		(text "Reg3Out[4..0]" (rect 0 0 82 19)(font "Intel Clear" (font_size 8)))
		(text "Reg3Out[4..0]" (rect 105 115 187 134)(font "Intel Clear" (font_size 8)))
		(line (pt 208 120)(pt 192 120)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 192 144))
	)
)
