$date
	Sun Oct 23 03:46:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#909336
b1110 !
1"
#909338
b1110 &
b1110 %
1$
#909339
0"
#909342
b111 &
b111 %
#909346
b10110 &
b10110 %
#909350
b1011 &
b1011 %
#909354
b100010 &
b100010 %
#909358
b10001 &
b10001 %
#909362
b110100 &
b110100 %
#909366
b11010 &
b11010 %
#909370
b1101 &
b1101 %
#909374
b101000 &
b101000 %
#909378
b10100 &
b10100 %
#909382
b1010 &
b1010 %
#909386
b101 &
b101 %
#909390
b10000 &
b10000 %
#909394
b1000 &
b1000 %
#909398
b100 &
b100 %
#909402
b10 &
b10 %
#909406
b1 &
1#
b1 %
#909410
b0 &
b0 %
0#
0$
#1845071
b10100 !
1"
#1845074
b10100 &
b10100 %
1$
#1845075
0"
#1845078
b1010 &
b1010 %
#1845082
b101 &
b101 %
#1845086
b10000 &
b10000 %
#1845090
b1000 &
b1000 %
#1845094
b100 &
b100 %
#1845098
b10 &
b10 %
#1845102
b1 &
1#
b1 %
#1845106
b0 &
b0 %
0#
0$
#2841881
1"
#2841882
b10100 &
b10100 %
1$
#2841883
0"
#2841886
b1010 &
b1010 %
#2841890
b101 &
b101 %
#2841894
b10000 &
b10000 %
#2841898
b1000 &
b1000 %
#2841902
b100 &
b100 %
#2841906
b10 &
b10 %
#2841910
b1 &
1#
b1 %
#2841914
b0 &
b0 %
0#
0$
#4500012
