
---------- Begin Simulation Statistics ----------
final_tick                               15691438526661                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 146695                       # Simulator instruction rate (inst/s)
host_mem_usage                               17332148                       # Number of bytes of host memory used
host_op_rate                                   272282                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4897.54                       # Real time elapsed on the host
host_tick_rate                                8204422                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718443244                       # Number of instructions simulated
sim_ops                                    1333510329                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.040181                       # Number of seconds simulated
sim_ticks                                 40181449329                       # Number of ticks simulated
system.cpu0.Branches                                2                       # Number of branches fetched
system.cpu0.committedInsts                         14                       # Number of instructions committed
system.cpu0.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests           75                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests       484890                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops          477                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests       970646                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops          477                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   9                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 11                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          1                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu0.num_int_insts                          24                       # number of integer instructions
system.cpu0.num_int_register_reads                 49                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                23                       # number of times the integer registers were written
system.cpu0.num_load_insts                          6                       # Number of load instructions
system.cpu0.num_mem_refs                            6                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       17     70.83%     70.83% # Class of executed instruction
system.cpu0.op_class::IntMult                       1      4.17%     75.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       6     25.00%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        24                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                3                       # Number of branches fetched
system.cpu1.committedInsts                         12                       # Number of instructions committed
system.cpu1.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests         6238                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests        13288                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  11                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 10                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   26                       # Number of integer alu accesses
system.cpu1.num_int_insts                          26                       # number of integer instructions
system.cpu1.num_int_register_reads                 44                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                22                       # number of times the integer registers were written
system.cpu1.num_load_insts                          3                       # Number of load instructions
system.cpu1.num_mem_refs                            4                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       23     85.19%     85.19% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::MemRead                       3     11.11%     96.30% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1      3.70%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        27                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                2                       # Number of branches fetched
system.cpu2.committedInsts                         16                       # Number of instructions committed
system.cpu2.committedOps                           28                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests        40837                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          555                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests        82461                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          555                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  10                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 18                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   28                       # Number of integer alu accesses
system.cpu2.num_int_insts                          28                       # number of integer instructions
system.cpu2.num_int_register_reads                 54                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                28                       # number of times the integer registers were written
system.cpu2.num_load_insts                          6                       # Number of load instructions
system.cpu2.num_mem_refs                            6                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       20     71.43%     71.43% # Class of executed instruction
system.cpu2.op_class::IntMult                       2      7.14%     78.57% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::MemRead                       6     21.43%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        28                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         14                       # Number of instructions committed
system.cpu3.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1664751                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         2919                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      3248265                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         2919                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu3.num_fp_insts                           12                       # number of float instructions
system.cpu3.num_fp_register_reads                  21                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 11                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   16                       # Number of integer alu accesses
system.cpu3.num_int_insts                          16                       # number of integer instructions
system.cpu3.num_int_register_reads                 33                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu3.num_load_insts                          6                       # Number of load instructions
system.cpu3.num_mem_refs                            7                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       10     43.48%     43.48% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  4     17.39%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 2      8.70%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      8.70%     78.26% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     78.26% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  4     17.39%     95.65% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 1      4.35%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        23                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1246619                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        2507879                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       591308                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1261017                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        168506972                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       114447260                       # number of cc regfile writes
system.switch_cpus0.committedInsts          127360436                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            237860430                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.947429                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.947429                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads           858464                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes          654529                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  99159                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      2919579                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        30651779                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.756067                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            66438260                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          16390210                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       20586096                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     61908345                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        77189                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     20164164                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    404410605                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     50048050                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      5508459                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    332560797                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents          6417                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents        19388                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       2588267                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles        27253                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        19565                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      1614049                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      1305530                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        459784213                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            330188934                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.559806                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        257389931                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.736411                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             331938039                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       515241579                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      294976993                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.055488                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.055488                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      1797943      0.53%      0.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    260868764     77.16%     77.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1647410      0.49%     78.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv      4747546      1.40%     79.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd        28491      0.01%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        27048      0.01%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc        59337      0.02%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd        56418      0.02%     79.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt       126194      0.04%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv         1478      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     51381594     15.20%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     16589901      4.91%     99.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead       434447      0.13%     99.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite       302685      0.09%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     338069256                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses        1057684                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads      2105918                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses      1015549                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes      1219482                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            5757119                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.017029                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        4859317     84.41%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     84.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        707735     12.29%     96.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       178488      3.10%     99.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead         4733      0.08%     99.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite         6846      0.12%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     340970748                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    801974776                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    329173385                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    569760064                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         404410596                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        338069256                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    166550170                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued      1619240                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    243730492                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    120565823                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.804022                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.591763                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     37205882     30.86%     30.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     12705464     10.54%     41.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11930254      9.90%     51.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     11702790      9.71%     61.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     11704007      9.71%     70.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     11292446      9.37%     80.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     10572598      8.77%     88.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      7937988      6.58%     95.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      5514394      4.57%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    120565823                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.801718                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      3508091                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1986917                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     61908345                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     20164164                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      129709313                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               120664982                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    366                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        207712971                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       212854491                       # number of cc regfile writes
system.switch_cpus1.committedInsts          217752950                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            426621737                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.554137                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.554137                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads             6894                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes            6986                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 266675                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      2473054                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        40714471                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            4.207698                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           147820118                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          40199936                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       14729824                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    117130549                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        10815                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     46826542                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    551777799                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    107620182                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      6840793                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    507721826                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents            34                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents         3570                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       2018018                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles         3614                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        35072                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1231666                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      1241388                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        570135583                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            504559454                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.668561                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        381170264                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              4.181490                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             506668862                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       733564181                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      425856393                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.804608                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.804608                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      1122437      0.22%      0.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    359264427     69.82%     70.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      3043186      0.59%     70.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv        32116      0.01%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    110067970     21.39%     92.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     41018560      7.97%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead         7008      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite         6922      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     514562626                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses          19597                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads        33542                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses        13788                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes        14850                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           15980361                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.031056                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu       10241744     64.09%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       4733387     29.62%     93.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       999563      6.25%     99.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead         2502      0.02%     99.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite         3165      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     529400953                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1166776515                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    504545666                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    676953167                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         551777799                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        514562626                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    125155975                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued      1306144                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined    160425046                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    120398307                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     4.273836                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.840717                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26058350     21.64%     21.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      3929817      3.26%     24.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      5030760      4.18%     29.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8087915      6.72%     35.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     11696344      9.71%     45.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     13109549     10.89%     56.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     19291194     16.02%     72.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     17327765     14.39%     86.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     15866613     13.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    120398307                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  4.264391                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads     23691201                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     14408244                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    117130549                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     46826542                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      242137848                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               120664982                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                   1127                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        189713940                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       287550556                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000004                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            466668470                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.482660                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.482660                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads         15254377                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes         8166707                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  57479                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      2104440                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        39269254                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.069347                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            80526365                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          11497254                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        5456738                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     70937341                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        12685                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     12758065                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    516975126                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     69029111                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      5967467                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    491027625                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents           474                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      3826991                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       1996774                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      3827538                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        21392                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       679136                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      1425304                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        607964743                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            489535020                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.664191                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        403804734                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.056977                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             490892923                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       695925505                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      450708535                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.071852                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.071852                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      2164861      0.44%      0.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    387293905     77.93%     78.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult     21867535      4.40%     82.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv        36823      0.01%     82.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd       537955      0.11%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt           14      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu       510118      0.10%     82.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     82.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     82.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc       741851      0.15%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd       825765      0.17%     83.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt       472112      0.09%     83.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv       204902      0.04%     83.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult       895991      0.18%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt          559      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     66483504     13.38%     96.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7351500      1.48%     98.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead      3346498      0.67%     99.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      4261200      0.86%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     496995093                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses       13770915                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads     26733981                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     12762836                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes     14519291                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            7389290                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.014868                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        6341892     85.83%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd          167      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu          3604      0.05%     85.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     85.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     85.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc          701      0.01%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd         2654      0.04%     85.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     85.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     85.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     85.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv        40285      0.55%     86.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     86.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult        41256      0.56%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        175997      2.38%     89.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        27083      0.37%     89.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       309961      4.19%     93.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       445690      6.03%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     488448607                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1096570602                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    476772184                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    552783834                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         516975126                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        496995093                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     50306632                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued      1317605                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined     71465555                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    120607503                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.120764                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.691001                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     20458195     16.96%     16.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      7016615      5.82%     22.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      8950012      7.42%     30.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     13174886     10.92%     41.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     10044045      8.33%     49.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     14423731     11.96%     61.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     20522494     17.02%     78.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     11016203      9.13%     87.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     15001322     12.44%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    120607503                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.118801                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      1239085                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2452008                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     70937341                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     12758065                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      160776240                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               120664982                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    207                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads         65690202                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        51773140                       # number of cc regfile writes
system.switch_cpus3.committedInsts          123329798                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            202359590                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.978393                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.978393                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        145813750                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        74242226                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  40021                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts        10894                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        14980267                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            1.678380                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            45555349                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          13389694                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       22857186                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     32188257                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          618                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     13414098                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    202677848                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     32165655                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        26019                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    202521646                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         91893                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents     12317483                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles         11527                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles     12481347                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents          786                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect         1798                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect         9096                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        249878584                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            202493443                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.611150                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        152713175                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              1.678146                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             202505889                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       199102405                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       96807046                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.022084                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.022084                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass         8918      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    113016196     55.80%     55.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         3612      0.00%     55.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     55.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd      4178328      2.06%     57.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     57.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     57.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     57.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     57.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     57.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     57.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     57.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     57.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     57.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      4611607      2.28%     60.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     60.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     60.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      2509236      1.24%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     13358884      6.60%     67.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp       376832      0.19%     68.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      3080194      1.52%     69.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      2571255      1.27%     70.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     12854229      6.35%     77.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt       409602      0.20%     77.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     77.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     77.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     77.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12361371      6.10%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      5931678      2.93%     86.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     19815863      9.78%     96.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      7459860      3.68%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     202547665                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       87894796                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    175202058                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     87284313                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     87506924                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            1995957                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.009854                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1138479     57.04%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu         58673      2.94%     59.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     59.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd        88984      4.46%     64.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     64.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     64.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     64.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv        18106      0.91%     65.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     65.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult       100002      5.01%     70.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     70.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     70.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     70.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     70.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     70.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     70.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     70.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     70.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     70.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     70.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     70.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     70.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     70.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     70.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     70.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        270236     13.54%     83.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         8822      0.44%     84.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       311403     15.60%     99.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite         1252      0.06%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     116639908                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    352517939                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    115209130                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    115489960                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         202677839                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        202547665                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined       318258                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued         3749                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined       528062                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    120624961                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.679152                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.724827                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     81034374     67.18%     67.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      3352032      2.78%     69.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      3349215      2.78%     72.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      3497900      2.90%     75.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      4981069      4.13%     79.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      5470543      4.54%     84.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      5376164      4.46%     88.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      6039784      5.01%     93.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      7523880      6.24%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    120624961                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  1.678595                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads       734606                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       701937                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     32188257                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     13414098                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads       83058656                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               120664982                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    239                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            3                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     55036014                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        55036017                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            3                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     55036014                       # number of overall hits
system.cpu0.dcache.overall_hits::total       55036017                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data       984762                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        984765                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data       984762                       # number of overall misses
system.cpu0.dcache.overall_misses::total       984765                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data   5758733169                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5758733169                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data   5758733169                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5758733169                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     56020776                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     56020782                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     56020776                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     56020782                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.500000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.017579                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017579                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.500000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.017579                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017579                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  5847.842594                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  5847.824780                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  5847.842594                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  5847.824780                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          189                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    94.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       476422                       # number of writebacks
system.cpu0.dcache.writebacks::total           476422                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       507715                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       507715                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       507715                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       507715                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       477047                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       477047                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       477047                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       477047                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   3057343263                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3057343263                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   3057343263                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3057343263                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.008516                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.008516                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.008516                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.008516                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  6408.893176                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  6408.893176                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  6408.893176                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  6408.893176                       # average overall mshr miss latency
system.cpu0.dcache.replacements                476422                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            3                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     42534772                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       42534775                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data       894990                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       894993                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data   5124132072                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5124132072                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     43429762                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     43429768                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.500000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.020608                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.020608                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  5725.351202                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  5725.332010                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       507560                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       507560                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       387430                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       387430                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   2454076134                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2454076134                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.008921                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008921                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  6334.243951                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  6334.243951                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     12501242                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      12501242                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        89772                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        89772                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data    634601097                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    634601097                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     12591014                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     12591014                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.007130                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.007130                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  7069.031513                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  7069.031513                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          155                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          155                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        89617                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        89617                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    603267129                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    603267129                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.007118                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.007118                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  6731.614861                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  6731.614861                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.003597                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           55513068                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           476934                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           116.395703                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     1.006084                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   509.997513                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001965                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.996089                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998054                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          367                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        448643190                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       448643190                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           17                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     41046685                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        41046702                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           17                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     41046685                       # number of overall hits
system.cpu0.icache.overall_hits::total       41046702                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         9453                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          9456                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         9453                       # number of overall misses
system.cpu0.icache.overall_misses::total         9456                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    116621595                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    116621595                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    116621595                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    116621595                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           20                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     41056138                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     41056158                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           20                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     41056138                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     41056158                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.150000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000230                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000230                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.150000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000230                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000230                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 12336.993018                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12333.078997                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 12336.993018                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12333.078997                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8352                       # number of writebacks
system.cpu0.icache.writebacks::total             8352                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          634                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          634                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          634                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          634                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         8819                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8819                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         8819                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8819                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     96620949                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     96620949                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     96620949                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     96620949                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000215                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000215                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000215                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000215                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 10955.998299                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 10955.998299                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 10955.998299                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 10955.998299                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8352                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           17                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     41046685                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       41046702                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         9453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         9456                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    116621595                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    116621595                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     41056138                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     41056158                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.150000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000230                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 12336.993018                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12333.078997                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          634                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          634                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         8819                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8819                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     96620949                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     96620949                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000215                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000215                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 10955.998299                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 10955.998299                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          461.178329                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           41055524                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8822                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4653.766039                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   458.178329                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.894880                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.900739                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          470                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        328458086                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       328458086                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         396242                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       254213                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       237805                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq          116                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp          116                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         89514                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        89514                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       396242                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        25996                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      1430522                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            1456518                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      1099136                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     61014784                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total            62113920                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                         7244                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                 463616                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples        493116                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001119                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.033439                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0              492564     99.89%     99.89% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                 552      0.11%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total          493116                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy       646082604                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           1.6                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy        8825121                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      476492697                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          1.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst         8271                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       466325                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         474596                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst         8271                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       466325                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        474596                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          548                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data        10606                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        11160                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          548                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data        10606                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        11160                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     60086520                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data    977870817                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   1037957337                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     60086520                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data    977870817                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   1037957337                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst         8819                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       476931                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       485756                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst         8819                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       476931                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       485756                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.062139                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.022238                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.022974                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.062139                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.022238                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.022974                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 109646.934307                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 92199.775316                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 93006.929839                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 109646.934307                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 92199.775316                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 93006.929839                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks         7244                       # number of writebacks
system.cpu0.l2cache.writebacks::total            7244                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          548                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data        10606                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        11154                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          548                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data        10606                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        11154                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     59904036                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data    974339019                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   1034243055                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     59904036                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data    974339019                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   1034243055                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.062139                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.022238                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.022962                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.062139                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.022238                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.022962                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 109313.934307                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 91866.775316                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 92723.960463                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 109313.934307                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 91866.775316                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 92723.960463                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                 7244                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       252285                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       252285                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       252285                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       252285                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       232414                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       232414                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       232414                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       232414                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data          116                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total          116                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data          116                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total          116                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        87952                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        87952                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data         1562                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         1562                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data    191818989                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total    191818989                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        89514                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        89514                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.017450                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.017450                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 122803.450064                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 122803.450064                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data         1562                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         1562                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    191298843                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total    191298843                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.017450                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.017450                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 122470.450064                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 122470.450064                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst         8271                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       378373                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       386644                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          548                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data         9044                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total         9598                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     60086520                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data    786051828                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total    846138348                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst         8819                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       387417                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       396242                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.062139                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.023344                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.024223                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 109646.934307                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 86914.178240                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 88157.777454                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          548                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         9044                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total         9592                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     59904036                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    783040176                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total    842944212                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.062139                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.023344                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.024207                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 109313.934307                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 86581.178240                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 87879.922018                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        3752.610929                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs            970571                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           11302                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           85.876040                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    23.100479                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     2.115448                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     2.098693                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   240.443839                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3484.852470                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.005640                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000516                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000512                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.058702                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.850794                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.916165                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4058                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          763                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         3169                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.990723                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        15540438                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       15540438                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 15651257087655                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  40181439006                       # Cumulative time (in ticks) in various power states
system.cpu0.thread28726.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread28726.numOps                      0                       # Number of Ops committed
system.cpu0.thread28726.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            2                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    116314017                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       116314019                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            2                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    132615274                       # number of overall hits
system.cpu1.dcache.overall_hits::total      132615276                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data          540                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           542                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data          602                       # number of overall misses
system.cpu1.dcache.overall_misses::total          604                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data     59920353                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     59920353                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data     59920353                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     59920353                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    116314557                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    116314561                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    132615876                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    132615880                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.000005                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.000005                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 110963.616667                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 110554.156827                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 99535.470100                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99205.882450                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data          290                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          290                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data          290                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          290                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data          250                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          250                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data          298                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          298                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data     29461842                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     29461842                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data     36123174                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     36123174                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 117847.368000                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 117847.368000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 121218.704698                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 121218.704698                       # average overall mshr miss latency
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     79142609                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       79142610                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            2                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data          439                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          441                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data     50071545                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     50071545                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     79143048                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     79143051                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.666667                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.000006                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 114058.189066                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 113540.918367                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data          289                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          289                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data          150                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          150                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data     19660986                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     19660986                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 131073.240000                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 131073.240000                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            1                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     37171408                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      37171409                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data          101                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          101                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data      9848808                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9848808                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     37171509                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     37171510                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000003                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000003                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 97512.950495                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 97512.950495                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data            1                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data          100                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          100                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data      9800856                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      9800856                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 98008.560000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98008.560000                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data     16301257                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total     16301257                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data           62                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           62                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data     16301319                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total     16301319                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.000004                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.000004                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data           48                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           48                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data      6661332                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      6661332                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 138777.750000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 138777.750000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          283.005112                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          132615576                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              300                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs         442051.920000                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     15651257077998                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     2.000000                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   281.005112                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.003906                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.548838                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.552744                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          300                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          300                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.585938                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1060927340                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1060927340                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           12                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     45517607                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        45517619                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           12                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     45517607                       # number of overall hits
system.cpu1.icache.overall_hits::total       45517619                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst         7734                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7737                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst         7734                       # number of overall misses
system.cpu1.icache.overall_misses::total         7737                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    216303813                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    216303813                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    216303813                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    216303813                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           15                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     45525341                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     45525356                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           15                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     45525341                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     45525356                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.200000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000170                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000170                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.200000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000170                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000170                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 27967.909620                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27957.065142                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 27967.909620                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27957.065142                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         6238                       # number of writebacks
system.cpu1.icache.writebacks::total             6238                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst          987                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          987                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst          987                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          987                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst         6747                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         6747                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst         6747                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         6747                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    163284219                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    163284219                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    163284219                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    163284219                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000148                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000148                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000148                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000148                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 24201.010671                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24201.010671                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 24201.010671                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24201.010671                       # average overall mshr miss latency
system.cpu1.icache.replacements                  6238                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           12                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     45517607                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       45517619                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst         7734                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7737                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    216303813                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    216303813                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     45525341                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     45525356                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000170                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000170                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 27967.909620                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27957.065142                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst          987                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          987                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst         6747                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         6747                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    163284219                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    163284219                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000148                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000148                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 24201.010671                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24201.010671                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          467.130872                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           45524369                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6750                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          6744.350963                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.406761                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   466.724111                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000794                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.911571                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.912365                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          508                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        364209598                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       364209598                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         15                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp           6950                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean         6238                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq           100                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp          100                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq         6950                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        19738                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port          600                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total              20338                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port       831232                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port        19200                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total              850432                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                            0                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                      0                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples          7050                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000426                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.020625                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0                7047     99.96%     99.96% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                   3      0.04%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total            7050                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy         8577747                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy        6740253                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy         297702                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst         5368                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data            2                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total           5370                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst         5368                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data            2                       # number of overall hits
system.cpu1.l2cache.overall_hits::total          5370                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst         1379                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data          296                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         1680                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst         1379                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data          296                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         1680                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst    138506022                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data     35908722                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total    174414744                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst    138506022                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data     35908722                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total    174414744                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst         6747                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data          298                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total         7050                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst         6747                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data          298                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total         7050                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.204387                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.993289                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.238298                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.204387                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.993289                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.238298                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 100439.464830                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 121313.250000                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 103818.300000                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 100439.464830                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 121313.250000                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 103818.300000                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst         1379                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data          296                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         1675                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst         1379                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data          296                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         1675                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst    138046815                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data     35810154                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total    173856969                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst    138046815                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data     35810154                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total    173856969                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.204387                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.993289                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.237589                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.204387                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.993289                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.237589                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 100106.464830                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 120980.250000                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 103795.205373                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 100106.464830                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 120980.250000                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 103795.205373                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                    0                       # number of replacements
system.cpu1.l2cache.WritebackClean_hits::.writebacks         6235                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total         6235                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks         6235                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total         6235                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data          100                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total          100                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data      9734256                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total      9734256                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data          100                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total          100                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 97342.560000                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 97342.560000                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data          100                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total          100                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      9700956                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total      9700956                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 97009.560000                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 97009.560000                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst         5368                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data            2                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total         5370                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst         1379                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data          196                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total         1580                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    138506022                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data     26174466                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total    164680488                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst         6747                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data          198                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total         6950                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.204387                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.989899                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.227338                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 100439.464830                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 133543.193878                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 104228.156962                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1379                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data          196                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total         1575                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    138046815                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     26109198                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total    164156013                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.204387                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.989899                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.226619                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 100106.464830                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 133210.193878                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 104226.040000                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        1447.311462                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs             13285                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs            1680                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            7.907738                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     2.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst  1163.167369                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data   279.144094                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000732                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000488                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.283976                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.068150                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.353348                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         1680                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         1680                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.410156                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses          214240                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses         214240                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 15651257087655                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  40181439006                       # Cumulative time (in ticks) in various power states
system.cpu1.thread28726.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread28726.numOps                      0                       # Number of Ops committed
system.cpu1.thread28726.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            2                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     79040666                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        79040668                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            2                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     79040672                       # number of overall hits
system.cpu2.dcache.overall_hits::total       79040674                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data        57757                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         57761                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data        57757                       # number of overall misses
system.cpu2.dcache.overall_misses::total        57761                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data   6691743891                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6691743891                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data   6691743891                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6691743891                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     79098423                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     79098429                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     79098429                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     79098435                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.666667                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.000730                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000730                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.666667                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.000730                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000730                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 115860.309417                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 115852.285989                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 115860.309417                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 115852.285989                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          345                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          345                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks        40835                       # number of writebacks
system.cpu2.dcache.writebacks::total            40835                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data        16412                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        16412                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data        16412                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        16412                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data        41345                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        41345                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data        41345                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        41345                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   4757002902                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4757002902                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data   4757002902                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4757002902                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.000523                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000523                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.000523                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000523                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 115056.304317                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 115056.304317                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 115056.304317                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 115056.304317                       # average overall mshr miss latency
system.cpu2.dcache.replacements                 40835                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     68049765                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       68049767                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            4                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data        24540                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        24544                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data   2867571891                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2867571891                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     68074305                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     68074311                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.666667                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.000360                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000361                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 116852.970293                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 116833.926459                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data        16411                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        16411                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data         8129                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         8129                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data    943943445                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    943943445                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 116120.487760                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 116120.487760                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     10990901                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      10990901                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        33217                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        33217                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   3824172000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3824172000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     11024118                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     11024118                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.003013                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.003013                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 115126.953066                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 115126.953066                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        33216                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        33216                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   3813059457                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3813059457                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.003013                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.003013                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 114795.865155                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 114795.865155                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data            6                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            6                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          509.336468                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           79082023                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            41347                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          1912.642344                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     15651257080329                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.536516                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   508.799953                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.001048                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.993750                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.994798                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          371                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        632828827                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       632828827                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           18                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     47779644                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        47779662                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           18                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     47779644                       # number of overall hits
system.cpu2.icache.overall_hits::total       47779662                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            1                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          372                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           373                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            1                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          372                       # number of overall misses
system.cpu2.icache.overall_misses::total          373                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     44615007                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     44615007                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     44615007                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     44615007                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           19                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     47780016                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     47780035                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           19                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     47780016                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     47780035                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.052632                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.052632                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 119932.814516                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 119611.278820                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 119932.814516                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 119611.278820                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           96                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           96                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           96                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           96                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          276                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          276                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          276                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          276                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     32461173                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     32461173                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     32461173                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     32461173                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 117612.945652                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 117612.945652                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 117612.945652                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 117612.945652                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           18                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     47779644                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       47779662                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            1                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          372                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          373                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     44615007                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     44615007                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     47780016                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     47780035                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.052632                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 119932.814516                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 119611.278820                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           96                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           96                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          276                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          276                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     32461173                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     32461173                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 117612.945652                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 117612.945652                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          275.963466                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           47779939                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              277                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         172490.754513                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     1.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   274.963466                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.001953                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.537038                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.538991                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        382240557                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       382240557                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp           8410                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty        62090                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean        14508                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq            2                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp            2                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         33214                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        33214                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq         8410                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          554                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port       123533                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total             124087                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        17728                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      5259648                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total             5277376                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        35763                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                2288832                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples         77389                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.007197                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.084532                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0               76832     99.28%     99.28% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 557      0.72%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total           77389                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy        54653958                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           0.1                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         275724                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy       41302323                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          0.1                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data         1976                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total           1976                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data         1976                       # number of overall hits
system.cpu2.l2cache.overall_hits::total          1976                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          276                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        39367                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        39648                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          276                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        39367                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        39648                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     32277357                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   4718913363                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   4751190720                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     32277357                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   4718913363                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   4751190720                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          276                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data        41343                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total        41624                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          276                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data        41343                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total        41624                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.952205                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.952527                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.952205                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.952527                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 116946.945652                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 119869.773236                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 119834.309927                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 116946.945652                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 119869.773236                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 119834.309927                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        35763                       # number of writebacks
system.cpu2.l2cache.writebacks::total           35763                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          276                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        39367                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        39643                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          276                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        39367                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        39643                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     32185449                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   4705804152                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   4737989601                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     32185449                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   4705804152                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   4737989601                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.952205                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.952407                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.952205                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.952407                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 116613.945652                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 119536.773236                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 119516.424110                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 116613.945652                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 119536.773236                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 119516.424110                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                35763                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks        32956                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total        32956                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks        32956                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total        32956                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks         7877                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total         7877                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks         7877                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total         7877                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data            2                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total            2                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data          709                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total          709                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        32505                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        32505                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   3785087457                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   3785087457                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        33214                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        33214                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.978654                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.978654                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 116446.314629                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 116446.314629                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        32505                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        32505                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   3774263292                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   3774263292                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.978654                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.978654                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 116113.314629                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 116113.314629                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data         1267                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total         1267                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          276                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data         6862                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total         7143                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     32277357                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data    933825906                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total    966103263                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          276                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data         8129                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total         8410                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.844138                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.849346                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 116946.945652                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 136086.549985                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 135251.751785                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          276                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data         6862                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total         7138                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     32185449                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data    931540860                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total    963726309                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.844138                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.848751                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 116613.945652                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 135753.549985                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 135013.492435                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        3917.761674                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs             82459                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           39859                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.068767                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    21.650843                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.090308                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.415370                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    26.340700                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  3869.264454                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.005286                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000022                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000101                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.006431                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.944645                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.956485                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          422                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         3639                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses         1359203                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses        1359203                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 15651257087655                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  40181439006                       # Cumulative time (in ticks) in various power states
system.cpu2.thread28726.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread28726.numOps                      0                       # Number of Ops committed
system.cpu2.thread28726.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     38235201                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        38235202                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     38995829                       # number of overall hits
system.cpu3.dcache.overall_hits::total       38995830                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      2992923                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2992929                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      4270248                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4270254                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 130750103015                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 130750103015                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 130750103015                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 130750103015                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            7                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     41228124                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     41228131                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            7                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     43266077                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     43266084                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.857143                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.072594                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.072594                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.857143                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.098697                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.098697                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 43686.423946                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 43686.336366                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 30618.854693                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 30618.811671                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          981                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   245.250000                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1582652                       # number of writebacks
system.cpu3.dcache.writebacks::total          1582652                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      1709269                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1709269                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      1709269                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1709269                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1283654                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1283654                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1657263                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1657263                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  51364961288                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  51364961288                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  88061441408                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  88061441408                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.031135                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.031135                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.038304                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.038304                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 40014.646695                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 40014.646695                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 53136.672579                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 53136.672579                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1582652                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     25295251                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       25295252                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            5                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      2551017                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2551022                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 112924538757                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 112924538757                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     27846268                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     27846274                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.833333                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.091611                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.091611                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 44266.478333                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 44266.391571                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      1634606                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1634606                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       916411                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       916411                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  36648318996                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  36648318996                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.032910                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032910                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 39991.138251                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 39991.138251                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     12939950                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      12939950                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       441906                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       441907                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  17825564258                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  17825564258                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     13381856                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     13381857                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data            1                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.033023                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.033023                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 40337.909551                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 40337.818269                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data        74663                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        74663                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       367243                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       367243                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  14716642292                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  14716642292                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.027443                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.027443                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 40073.309204                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 40073.309204                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       760628                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       760628                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data      1277325                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total      1277325                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      2037953                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      2037953                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.626769                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.626769                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data       373609                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total       373609                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data  36696480120                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total  36696480120                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.183326                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.183326                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 98221.617038                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 98221.617038                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.881469                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           40686596                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1583164                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            25.699546                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     15651257078664                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.008046                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.873423                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000016                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999753                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999768                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          325                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          182                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        347711836                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       347711836                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           18                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     15461354                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15461372                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           18                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     15461354                       # number of overall hits
system.cpu3.icache.overall_hits::total       15461372                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          406                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           409                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          406                       # number of overall misses
system.cpu3.icache.overall_misses::total          409                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     39521772                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     39521772                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     39521772                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     39521772                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           21                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     15461760                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15461781                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           21                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     15461760                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15461781                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.142857                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000026                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.142857                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000026                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 97344.266010                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 96630.249389                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 97344.266010                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 96630.249389                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu3.icache.writebacks::total                1                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           60                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           60                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           60                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           60                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          346                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          346                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     34076889                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     34076889                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     34076889                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     34076889                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 98488.118497                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 98488.118497                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 98488.118497                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 98488.118497                       # average overall mshr miss latency
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           18                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     15461354                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15461372                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          406                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          409                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     39521772                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     39521772                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     15461760                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15461781                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000026                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 97344.266010                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 96630.249389                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           60                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           60                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          346                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          346                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     34076889                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     34076889                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 98488.118497                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 98488.118497                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          206.905263                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           15461721                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              349                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         44302.925501                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   203.905263                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.398252                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.404112                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          348                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          347                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        123694597                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       123694597                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1290374                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      1470936                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1318939                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq        82098                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp        82098                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        293140                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       293139                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1290374                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          699                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      4913177                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            4913876                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        22400                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    202612224                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           202634624                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      1207222                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               77262208                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       2872834                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001017                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.031876                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             2869912     99.90%     99.90% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                2922      0.10%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         2872834                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      2135716146                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           5.3                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         345654                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1608913476                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          4.0                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       374758                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         374758                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       374758                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        374758                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          346                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      1208401                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1208756                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          346                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      1208401                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1208756                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     33840792                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  84863428956                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  84897269748                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     33840792                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  84863428956                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  84897269748                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          346                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1583159                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1583514                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          346                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1583159                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1583514                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.763285                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.763338                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.763285                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.763338                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 97805.757225                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 70227.870513                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 70235.241643                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 97805.757225                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 70227.870513                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 70235.241643                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1207222                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1207222                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          346                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      1208401                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1208747                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          346                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      1208401                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1208747                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     33725574                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  84461031756                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  84494757330                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     33725574                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  84461031756                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  84494757330                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.763285                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.763332                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.763285                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.763332                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 97472.757225                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 69894.870789                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 69902.764871                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 97472.757225                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 69894.870789                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 69902.764871                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1207222                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       782249                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       782249                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       782249                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       782249                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       800401                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       800401                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       800401                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       800401                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data        81963                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total        81963                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data          135                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total          135                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data        82098                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total        82098                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.001644                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.001644                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data          135                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total          135                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data      2431899                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total      2431899                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.001644                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.001644                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 18014.066667                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18014.066667                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        22537                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        22537                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       270602                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       270603                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  13886780319                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  13886780319                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       293139                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       293140                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.923118                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.923119                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 51318.099345                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 51317.909702                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       270602                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       270602                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  13796670186                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  13796670186                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.923118                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.923115                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 50985.100576                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 50985.100576                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       352221                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       352221                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          346                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       937799                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       938153                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     33840792                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  70976648637                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  71010489429                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          346                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1290020                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1290374                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.726965                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.727040                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 97805.757225                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 75684.286971                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 75691.800196                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          346                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       937799                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       938145                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     33725574                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  70664361570                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  70698087144                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.726965                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.727033                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 97472.757225                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 75351.286971                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 75359.445655                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4084.495604                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3248126                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1211318                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.681481                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     7.543231                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.022061                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.023326                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst     1.632442                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4075.274545                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.001842                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000005                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000006                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.000399                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.994940                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.997191                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          327                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         2566                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1203                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        53183510                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       53183510                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 15651257087655                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  40181439006                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              956474                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       1003349                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        526715                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            307704                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq               135                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp              135                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             304770                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            304769                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         956474                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port        29087                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port         3360                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       114504                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      3622270                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 3769221                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      1147328                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       107520                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      4790784                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    154447616                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                160493248                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            591304                       # Total snoops (count)
system.l3bus.snoopTraffic                    18150400                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            1852703                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  1852703    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              1852703                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1250197190                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                3.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             7438856                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy             1118538                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            26459674                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           805075435                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               2.0                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst           13                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data         3162                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data          177                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data       588179                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              591531                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst           13                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data         3162                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data          177                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data       588179                       # number of overall hits
system.l3cache.overall_hits::total             591531                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          535                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data         7444                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst         1379                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data          296                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          276                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        39190                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          346                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       620222                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            669713                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          535                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data         7444                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst         1379                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data          296                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          276                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        39190                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          346                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       620222                       # number of overall misses
system.l3cache.overall_misses::total           669713                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     57529413                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data    887565546                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst    132509691                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data     34624341                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     31079556                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   4545503944                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     32341959                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  71369731150                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  77090885600                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     57529413                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data    887565546                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst    132509691                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data     34624341                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     31079556                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   4545503944                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     32341959                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  71369731150                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  77090885600                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          548                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data        10606                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst         1379                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data          296                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          276                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        39367                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          346                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      1208401                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1261244                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          548                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data        10606                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst         1379                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data          296                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          276                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        39367                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          346                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      1208401                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1261244                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.976277                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.701867                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.995504                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.513258                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.530994                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.976277                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.701867                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.995504                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.513258                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.530994                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 107531.613084                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 119232.340946                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 96091.146483                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 116974.125000                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 112607.086957                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 115986.321613                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 93473.869942                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 115071.266659                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 115110.331739                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 107531.613084                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 119232.340946                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 96091.146483                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 116974.125000                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 112607.086957                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 115986.321613                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 93473.869942                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 115071.266659                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 115110.331739                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         283600                       # number of writebacks
system.l3cache.writebacks::total               283600                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          535                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data         7444                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst         1379                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data          296                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          276                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        39190                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          346                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       620222                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       669688                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          535                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data         7444                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst         1379                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data          296                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          276                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        39190                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          346                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       620222                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       669688                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     53966313                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data    837988506                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst    123325551                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data     32652981                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     29241396                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   4284498544                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     30037599                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  67239059290                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  72630770180                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     53966313                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data    837988506                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst    123325551                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data     32652981                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     29241396                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   4284498544                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     30037599                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  67239059290                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  72630770180                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.976277                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.701867                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.995504                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.513258                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.530974                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.976277                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.701867                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.995504                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.513258                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.530974                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 100871.613084                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 112572.340946                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 89431.146483                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 110314.125000                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 105947.086957                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 109326.321613                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 86813.869942                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 108411.277397                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 108454.638847                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 100871.613084                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 112572.340946                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 89431.146483                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 110314.125000                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 105947.086957                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 109326.321613                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 86813.869942                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 108411.277397                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 108454.638847                       # average overall mshr miss latency
system.l3cache.replacements                    591304                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       719749                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       719749                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       719749                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       719749                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       526715                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       526715                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       526715                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       526715                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus3.data          135                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total             135                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data          135                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total          135                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data           12                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data           87                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       150208                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           150307                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data         1550                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          100                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        32418                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data       120394                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         154463                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data    184855626                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data      9300690                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   3642755929                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data  10612663379                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  14449575624                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data         1562                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data          100                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        32505                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       270602                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       304770                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.992318                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.997323                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.444912                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.506818                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 119261.694194                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 93006.900000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 112368.311710                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 88149.437505                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 93547.164201                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data         1550                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          100                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        32418                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data       120394                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       154462                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    174532626                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      8634690                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   3426852049                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   9810845999                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  13420865364                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.992318                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.997323                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.444912                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.506815                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 112601.694194                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 86346.900000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 105708.311710                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 81489.492824                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 86887.812951                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst           13                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data         3150                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data           90                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data       437971                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       441224                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          535                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data         5894                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst         1379                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data          196                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          276                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data         6772                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          346                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       499828                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       515250                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     57529413                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data    702709920                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    132509691                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data     25323651                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     31079556                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data    902748015                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     32341959                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  60757067771                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  62641309976                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          548                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data         9044                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst         1379                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data          196                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          276                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data         6862                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          346                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       937799                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       956474                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.976277                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.651703                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.986884                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.532980                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.538697                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 107531.613084                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 119224.621649                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 96091.146483                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 129202.301020                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 112607.086957                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 133305.967956                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 93473.869942                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 121555.950789                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 121574.594810                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          535                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         5894                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1379                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data          196                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          276                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data         6772                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          346                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       499828                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       515226                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     53966313                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    663455880                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    123325551                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     24018291                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     29241396                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data    857646495                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     30037599                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  57428213291                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  59209904816                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.976277                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.651703                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.986884                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.532980                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.538672                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 100871.613084                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 112564.621649                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 89431.146483                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 122542.301020                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 105947.086957                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 126645.967956                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 86813.869942                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 114895.950789                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 114920.257937                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            61196.090261                       # Cycle average of tags in use
system.l3cache.tags.total_refs                1838130                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1246415                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.474734                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         15651324335340                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 61196.090261                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.933778                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.933778                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        63445                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          329                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         3069                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        18374                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        41592                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4           81                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.968094                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             41371903                       # Number of tag accesses
system.l3cache.tags.data_accesses            41371903                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    283600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       535.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples      7444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      1379.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       296.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     39190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    620212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000627536852                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17512                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17512                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1432521                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             268013                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      669688                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     283600                       # Number of write requests accepted
system.mem_ctrls.readBursts                    669688                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   283600                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      54.79                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                669688                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               283600                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  289962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  146805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  108204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   64382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   45296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   10553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  13070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  15485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  16863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  17701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  18250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  18698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  19109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  19640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  20334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  20956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  21098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  21168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  21002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  19681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                   1788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        17512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.240692                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    453.218559                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        17508     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-60415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17512                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17512                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.191526                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.169675                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.973336                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16455     93.96%     93.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               76      0.43%     94.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              430      2.46%     96.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              286      1.63%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              109      0.62%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               70      0.40%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               33      0.19%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               15      0.09%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               13      0.07%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.03%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17512                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                42860032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18150400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1066.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    451.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   40181337774                       # Total gap between requests
system.mem_ctrls.avgGap                      42150.26                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        34240                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data       476416                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        88256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data        18944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        17664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      2508160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        22144                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data     39693568                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     18146944                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 852134.519082369166                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 11856615.626260103658                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 2196436.451989882160                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 471461.341398843448                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 439605.845358381106                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 62420844.491286069155                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 551100.081499999505                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 987858045.512363195419                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 451624924.014447569847                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          535                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data         7444                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst         1379                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data          296                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          276                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        39190                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          346                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       620222                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       283600                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     33912823                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data    558674310                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     71650477                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data     21558015                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     18897311                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   2815270295                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     17068340                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data  43984181036                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2148463092596                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     63388.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     75050.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     51958.29                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     72831.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     68468.52                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     71836.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     49330.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     70916.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   7575680.86                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           376400                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               8694                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                    19539                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  46576                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           24                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            4                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            1                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            1                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        34240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data       476416                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        88256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data        18944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        17664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      2508160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        22144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data     39694208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      42861632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        34240                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        88256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        17664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        22144                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       162944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     18150400                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     18150400                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          535                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data         7444                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst         1379                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data          296                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          276                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        39190                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          346                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       620222                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         669713                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       283600                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        283600                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         4778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         4778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         4778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         3186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         1593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         6371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         4778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         9557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       852135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     11856616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst      2196436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data       471461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       439606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     62420844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       551100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    987873973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1066701991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         4778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         4778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         1593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         4778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       852135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst      2196436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       439606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       551100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4055205                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    451710934                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       451710934                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    451710934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         4778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         4778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         4778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         3186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         1593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         6371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         4778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         9557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       852135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     11856616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst      2196436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data       471461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       439606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     62420844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       551100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    987873973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1518412925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               669678                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              283546                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        20902                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        21006                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        20746                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        21959                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        21475                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        21740                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        21413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        21211                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        21939                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        20593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        21359                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        21171                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        21269                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        21543                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        20612                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        20726                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        21019                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        20777                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        20970                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        20903                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        20820                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        20681                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        21104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        19849                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        20491                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        20606                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        20111                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        21443                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        20625                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        19413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        20280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        20922                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         8703                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8391                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         8764                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8957                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9561                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         9437                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9463                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9166                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         9434                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8839                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         9462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8968                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9161                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9168                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         8702                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8806                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         8912                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         8920                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         8538                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         9122                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         8781                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         8710                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         9120                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         8360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         8751                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         8660                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         8356                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         8868                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         8820                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         7862                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         8494                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         8290                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             35807205031                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2231367096                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        47521212607                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                53469.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           70961.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              491614                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              85167                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.41                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           30.04                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       376435                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   162.058640                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   101.673737                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   225.973716                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       255567     67.89%     67.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        63377     16.84%     84.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        16599      4.41%     89.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         8014      2.13%     91.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         5949      1.58%     92.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         5131      1.36%     94.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4908      1.30%     95.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         5244      1.39%     96.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        11646      3.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       376435                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              42859392                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           18146944                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1066.646244                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              451.624924                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.90                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1174032359.135997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1560827799.047998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   2816877821.990432                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  1065706506.815948                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 14324804665.245085                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 29912985305.886848                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 3246409748.467226                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  54101644206.590324                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1346.433369                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4636239146                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3619000000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  31926199860                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             515250                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       283600                       # Transaction distribution
system.membus.trans_dist::CleanEvict           307704                       # Transaction distribution
system.membus.trans_dist::ReadExReq            154463                       # Transaction distribution
system.membus.trans_dist::ReadExResp           154462                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         515250                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      1930729                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      1930729                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1930729                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     61011968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     61011968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                61011968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            669713                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  669713    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              669713                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           797665545                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1217901620                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       49689475                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     34865948                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      2734447                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     22637178                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       22253585                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    98.305473                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        6560815                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect          231                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups        30879                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits        24338                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses         6541                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          122                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    166550156                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts      2571496                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     97900598                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.429612                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.736718                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     25915257     26.47%     26.47% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     29880007     30.52%     56.99% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      8452554      8.63%     65.63% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      9831487     10.04%     75.67% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      4313775      4.41%     80.07% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2338661      2.39%     82.46% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      1727879      1.76%     84.23% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      1262649      1.29%     85.52% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     14178329     14.48%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     97900598                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    127360436                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     237860430                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           47435172                       # Number of memory references committed
system.switch_cpus0.commit.loads             34846652                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          22870864                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating            959092                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          235884848                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      3398293                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass      1675189      0.70%      0.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    182208270     76.60%     77.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      1620244      0.68%     77.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv      4661353      1.96%     79.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd        20052      0.01%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        21368      0.01%     79.97% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     79.97% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     79.97% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc        53801      0.02%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd        50965      0.02%     80.01% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.01% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.01% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt       113384      0.05%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv          632      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     34448032     14.48%     94.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     12294778      5.17%     99.71% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead       398620      0.17%     99.88% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       293742      0.12%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    237860430                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     14178329                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        11304723                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     44828918                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         48006206                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     13837706                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       2588267                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     20233896                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred       170816                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     447774177                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       967704                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           50048768                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           16392729                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                66872                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 3480                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      2418722                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             269179230                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           49689475                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     28838738                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            115395866                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        5502438                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles           13                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         41056138                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes         4929                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    120565823                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     4.094055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.402412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        37125614     30.79%     30.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         6266073      5.20%     35.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         4764917      3.95%     39.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         7588556      6.29%     46.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         5558712      4.61%     50.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         8130128      6.74%     57.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         5891628      4.89%     62.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         5115288      4.24%     66.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        40124907     33.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    120565823                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.411797                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.230798                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           41056143                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   42                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            6598042                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       27061692                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses        33387                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        19565                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       7575644                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads        19858                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  40181449329                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       2588267                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        17199776                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       22847303                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         55462123                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     22468344                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     432046916                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       188928                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      17518172                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       1253157                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       1484449                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.fullRegistersEvents           13                       # Number of times there has been no free registers
system.switch_cpus0.rename.renamedOperands    546899591                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1122542572                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       701969881                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups           982010                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    305250942                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       241648643                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         51924683                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               488132855                       # The number of ROB reads
system.switch_cpus0.rob.writes              831681924                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        127360436                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          237860430                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       53482080                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     47179322                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      2001026                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     30700664                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       30638072                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.796122                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed          92415                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups        20961                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits        17582                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses         3379                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           74                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    125155987                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      1988312                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    103654287                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     4.115814                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.239280                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     19740625     19.04%     19.04% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     16008330     15.44%     34.49% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5788369      5.58%     40.07% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     10677214     10.30%     50.37% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3235098      3.12%     53.49% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      5929622      5.72%     59.22% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      4713934      4.55%     63.76% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      4355839      4.20%     67.97% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     33205256     32.03%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    103654287                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    217752950                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     426621737                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          123853238                       # Number of memory references committed
system.switch_cpus1.commit.loads             86681749                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          37371321                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating             13382                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          424143171                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        65670                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       937520      0.22%      0.22% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    298781982     70.03%     70.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      3016965      0.71%     70.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv        32032      0.01%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     86675073     20.32%     91.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     37164783      8.71%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead         6676      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite         6706      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    426621737                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     33205256                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         8801232                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     23173590                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         78440976                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      7964487                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       2018018                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     29266285                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred        13002                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     585680478                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts        54932                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses          107620316                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           40199956                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                   28                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1896319                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             313090710                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           53482080                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     30748069                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            116471256                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        4061464                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         45525341                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes         2920                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    120398307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     5.097737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.124758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        18042556     14.99%     14.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         8880372      7.38%     22.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         3952642      3.28%     25.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3        10621689      8.82%     34.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         5643429      4.69%     39.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         7607749      6.32%     45.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         6272942      5.21%     50.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         8157352      6.78%     57.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        51219576     42.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    120398307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.443228                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.594711                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           45525341                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   31                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           12175930                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       30448789                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         2625                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        35072                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       9655043                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  40181449329                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       2018018                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        12608960                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       14717900                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         82390533                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles      8662892                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     573406610                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        12996                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1242017                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       6002634                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         26744                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    725513254                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1389027028                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       851949136                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups             7198                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    536645945                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       188867173                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         27143640                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               622226755                       # The number of ROB reads
system.switch_cpus1.rob.writes             1120334787                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        217752950                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          426621737                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       47689898                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     41795036                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      2079754                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     33088312                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       33052821                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.892739                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         560183                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect           42                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       206817                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       164238                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        42579                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted          141                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts     50306820                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts      1976000                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    113181124                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.123201                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.196666                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     21318771     18.84%     18.84% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     10780467      9.52%     28.36% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2     15312331     13.53%     41.89% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      6997273      6.18%     48.07% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4     11802718     10.43%     58.50% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      4467070      3.95%     62.45% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2231788      1.97%     64.42% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       831076      0.73%     65.15% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     39439630     34.85%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    113181124                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000004                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     466668470                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           75419104                       # Number of memory references committed
system.switch_cpus2.commit.loads             64394986                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          37970975                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating          12092551                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          459053312                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls       383862                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass      2017207      0.43%      0.43% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    363334701     77.86%     78.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult     21856627      4.68%     82.97% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv        36820      0.01%     82.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd       479919      0.10%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu       461866      0.10%     83.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     83.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     83.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc       707760      0.15%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd       818104      0.18%     83.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt       445703      0.10%     83.61% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       204789      0.04%     83.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult       885311      0.19%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt          559      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     61351524     13.15%     96.99% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      7077428      1.52%     98.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead      3043462      0.65%     99.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      3946690      0.85%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    466668470                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     39439630                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         7207379                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     21854991                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         82486287                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      7062069                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       1996774                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     31683465                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred       107121                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     553363473                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts       675894                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           69029112                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           11497254                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                  151                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                  509                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      1464618                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             310777155                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           47689898                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     33777242                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            117042331                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        4201062                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         47780016                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          161                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    120607503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     4.779297                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.087046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        19401625     16.09%     16.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         1983727      1.64%     17.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2        19014353     15.77%     33.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         2143406      1.78%     35.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4        14934945     12.38%     47.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         7641004      6.34%     53.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         1905757      1.58%     55.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         8064350      6.69%     62.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        45518336     37.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    120607503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.395226                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.575537                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           47780019                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   17                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             954780                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        6542350                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         1288                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        21392                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       1733947                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  40181449329                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       1996774                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        10622157                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles        9485487                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         85463048                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     13040034                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     539466195                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       222492                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       2428168                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents        704925                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       7817154                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    818833335                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1182633703                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       774452884                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups         16244074                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    712079722                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       106753547                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         19333706                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               590716784                       # The number of ROB reads
system.switch_cpus2.rob.writes             1041396277                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000004                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          466668470                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       15012148                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     10541171                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect        10970                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      5882229                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        5881857                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.993676                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        1114727                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      1398086                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      1397518                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          568                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           49                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts       318487                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts        10865                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    120579026                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     1.678232                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.038300                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     85098881     70.58%     70.58% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      6114677      5.07%     75.65% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      2186083      1.81%     77.46% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      2651190      2.20%     79.66% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      1900638      1.58%     81.23% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5       860426      0.71%     81.95% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6       402569      0.33%     82.28% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1317415      1.09%     83.37% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     20047147     16.63%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    120579026                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    123329798                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     202359590                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           45492046                       # Number of memory references committed
system.switch_cpus3.commit.loads             32110158                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          14972976                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          87254736                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          144842028                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      1114616                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass         8575      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    112916305     55.80%     55.80% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult         3603      0.00%     55.81% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     55.81% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd      4178219      2.06%     57.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     57.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     57.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     57.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     57.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     57.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     57.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     57.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      4606662      2.28%     60.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     60.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     60.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      2508831      1.24%     61.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     61.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     61.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     61.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     61.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     13356888      6.60%     67.99% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.99% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp       376832      0.19%     68.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      3080192      1.52%     69.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      2571255      1.27%     70.97% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     12850580      6.35%     77.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       409602      0.20%     77.52% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.52% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.52% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.52% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.52% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.52% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     77.52% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     77.52% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.52% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.52% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.52% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.52% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.52% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.52% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.52% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     12327315      6.09%     83.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      5924891      2.93%     86.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     19782843      9.78%     96.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      7456997      3.69%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    202359590                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     20047147                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         2081565                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     88255183                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         27722193                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      2554482                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles         11527                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      5871511                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          107                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     202841908                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          535                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           32165647                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           13389694                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                36091                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 6865                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles        40517                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             123859726                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           15012148                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      8394102                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            120572812                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles          23264                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         15461760                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          177                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    120624961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     1.683684                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.047381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        87065412     72.18%     72.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         3753344      3.11%     75.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         1115145      0.92%     76.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         3986842      3.31%     79.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         1004347      0.83%     80.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         1655865      1.37%     81.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         1117364      0.93%     82.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         1263842      1.05%     83.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        19662800     16.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    120624961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.124412                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.026476                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           15461760                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691438526661                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            2281392                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads          78099                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation          786                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores         32210                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  40181449329                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles         11527                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         3198015                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       38106732                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         29104854                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     50203822                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     202761249                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      1199737                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       3029659                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      19292684                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      28205224                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    223098846                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          494345486                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       199382431                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        146048129                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    222648925                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps          449916                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         13716841                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               303209956                       # The number of ROB reads
system.switch_cpus3.rob.writes              405402179                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        123329798                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          202359590                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
