// Generated by CIRCT unknown git version
module pcie_7x_0_pcie_pipe_lane(	// file.cleaned.mlir:2:3
  input         pipe_rx_polarity_i,	// file.cleaned.mlir:2:42
                pipe_tx_compliance_i,	// file.cleaned.mlir:2:71
  input  [1:0]  pipe_tx_char_is_k_i,	// file.cleaned.mlir:2:102
  input  [15:0] pipe_tx_data_i,	// file.cleaned.mlir:2:132
  input         pipe_tx_elec_idle_i,	// file.cleaned.mlir:2:158
  input  [1:0]  pipe_tx_powerdown_i,	// file.cleaned.mlir:2:188
                pipe_rx_char_is_k_i,	// file.cleaned.mlir:2:218
  input  [15:0] pipe_rx_data_i,	// file.cleaned.mlir:2:248
  input         pipe_rx_valid_i,	// file.cleaned.mlir:2:274
                pipe_rx_chanisaligned_i,	// file.cleaned.mlir:2:300
  input  [2:0]  pipe_rx_status_i,	// file.cleaned.mlir:2:334
  input         pipe_rx_phy_status_i,	// file.cleaned.mlir:2:361
                pipe_rx_elec_idle_i,	// file.cleaned.mlir:2:392
                pipe_clk,	// file.cleaned.mlir:2:422
                rst_n,	// file.cleaned.mlir:2:441
  output [1:0]  pipe_rx_char_is_k_o,	// file.cleaned.mlir:2:458
  output [15:0] pipe_rx_data_o,	// file.cleaned.mlir:2:488
  output        pipe_rx_valid_o,	// file.cleaned.mlir:2:514
                pipe_rx_chanisaligned_o,	// file.cleaned.mlir:2:540
  output [2:0]  pipe_rx_status_o,	// file.cleaned.mlir:2:574
  output        pipe_rx_phy_status_o,	// file.cleaned.mlir:2:601
                pipe_rx_elec_idle_o,	// file.cleaned.mlir:2:632
                pipe_rx_polarity_o,	// file.cleaned.mlir:2:662
                pipe_tx_compliance_o,	// file.cleaned.mlir:2:691
  output [1:0]  pipe_tx_char_is_k_o,	// file.cleaned.mlir:2:722
  output [15:0] pipe_tx_data_o,	// file.cleaned.mlir:2:752
  output        pipe_tx_elec_idle_o,	// file.cleaned.mlir:2:778
  output [1:0]  pipe_tx_powerdown_o	// file.cleaned.mlir:2:808
);

  assign pipe_rx_char_is_k_o = pipe_rx_char_is_k_i;	// file.cleaned.mlir:3:5
  assign pipe_rx_data_o = pipe_rx_data_i;	// file.cleaned.mlir:3:5
  assign pipe_rx_valid_o = pipe_rx_valid_i;	// file.cleaned.mlir:3:5
  assign pipe_rx_chanisaligned_o = pipe_rx_chanisaligned_i;	// file.cleaned.mlir:3:5
  assign pipe_rx_status_o = pipe_rx_status_i;	// file.cleaned.mlir:3:5
  assign pipe_rx_phy_status_o = pipe_rx_phy_status_i;	// file.cleaned.mlir:3:5
  assign pipe_rx_elec_idle_o = pipe_rx_elec_idle_i;	// file.cleaned.mlir:3:5
  assign pipe_rx_polarity_o = pipe_rx_polarity_i;	// file.cleaned.mlir:3:5
  assign pipe_tx_compliance_o = pipe_tx_compliance_i;	// file.cleaned.mlir:3:5
  assign pipe_tx_char_is_k_o = pipe_tx_char_is_k_i;	// file.cleaned.mlir:3:5
  assign pipe_tx_data_o = pipe_tx_data_i;	// file.cleaned.mlir:3:5
  assign pipe_tx_elec_idle_o = pipe_tx_elec_idle_i;	// file.cleaned.mlir:3:5
  assign pipe_tx_powerdown_o = pipe_tx_powerdown_i;	// file.cleaned.mlir:3:5
endmodule

