
EGUHA_MAIN_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08010000  08010000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000098f0  080100bc  080100bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d5c  080199ac  080199ac  000199ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801a708  0801a708  0002091c  2**0
                  CONTENTS
  4 .ARM          00000000  0801a708  0801a708  0002091c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0801a708  0801a708  0002091c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801a708  0801a708  0001a708  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801a70c  0801a70c  0001a70c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000085c  200000c0  0801a710  000200c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ac8  20000920  0801af6c  00020920  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200013e8  0801af6c  000213e8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002091c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003594e  00000000  00000000  00020944  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000724e  00000000  00000000  00056292  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00013e46  00000000  00000000  0005d4e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001468  00000000  00000000  00071328  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002370  00000000  00000000  00072790  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019348  00000000  00000000  00074b00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002be15  00000000  00000000  0008de48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00077e8e  00000000  00000000  000b9c5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00131aeb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004a80  00000000  00000000  00131b40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stab         00000084  00000000  00000000  001365c0  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      00000183  00000000  00000000  00136644  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080100bc <__do_global_dtors_aux>:
 80100bc:	b510      	push	{r4, lr}
 80100be:	4c06      	ldr	r4, [pc, #24]	; (80100d8 <__do_global_dtors_aux+0x1c>)
 80100c0:	7823      	ldrb	r3, [r4, #0]
 80100c2:	2b00      	cmp	r3, #0
 80100c4:	d107      	bne.n	80100d6 <__do_global_dtors_aux+0x1a>
 80100c6:	4b05      	ldr	r3, [pc, #20]	; (80100dc <__do_global_dtors_aux+0x20>)
 80100c8:	2b00      	cmp	r3, #0
 80100ca:	d002      	beq.n	80100d2 <__do_global_dtors_aux+0x16>
 80100cc:	4804      	ldr	r0, [pc, #16]	; (80100e0 <__do_global_dtors_aux+0x24>)
 80100ce:	e000      	b.n	80100d2 <__do_global_dtors_aux+0x16>
 80100d0:	bf00      	nop
 80100d2:	2301      	movs	r3, #1
 80100d4:	7023      	strb	r3, [r4, #0]
 80100d6:	bd10      	pop	{r4, pc}
 80100d8:	20000920 	.word	0x20000920
 80100dc:	00000000 	.word	0x00000000
 80100e0:	08019994 	.word	0x08019994

080100e4 <frame_dummy>:
 80100e4:	4b04      	ldr	r3, [pc, #16]	; (80100f8 <frame_dummy+0x14>)
 80100e6:	b510      	push	{r4, lr}
 80100e8:	2b00      	cmp	r3, #0
 80100ea:	d003      	beq.n	80100f4 <frame_dummy+0x10>
 80100ec:	4903      	ldr	r1, [pc, #12]	; (80100fc <frame_dummy+0x18>)
 80100ee:	4804      	ldr	r0, [pc, #16]	; (8010100 <frame_dummy+0x1c>)
 80100f0:	e000      	b.n	80100f4 <frame_dummy+0x10>
 80100f2:	bf00      	nop
 80100f4:	bd10      	pop	{r4, pc}
 80100f6:	46c0      	nop			; (mov r8, r8)
 80100f8:	00000000 	.word	0x00000000
 80100fc:	20000924 	.word	0x20000924
 8010100:	08019994 	.word	0x08019994

08010104 <strlen>:
 8010104:	2300      	movs	r3, #0
 8010106:	5cc2      	ldrb	r2, [r0, r3]
 8010108:	3301      	adds	r3, #1
 801010a:	2a00      	cmp	r2, #0
 801010c:	d1fb      	bne.n	8010106 <strlen+0x2>
 801010e:	1e58      	subs	r0, r3, #1
 8010110:	4770      	bx	lr
	...

08010114 <__gnu_thumb1_case_shi>:
 8010114:	b403      	push	{r0, r1}
 8010116:	4671      	mov	r1, lr
 8010118:	0849      	lsrs	r1, r1, #1
 801011a:	0040      	lsls	r0, r0, #1
 801011c:	0049      	lsls	r1, r1, #1
 801011e:	5e09      	ldrsh	r1, [r1, r0]
 8010120:	0049      	lsls	r1, r1, #1
 8010122:	448e      	add	lr, r1
 8010124:	bc03      	pop	{r0, r1}
 8010126:	4770      	bx	lr

08010128 <__udivsi3>:
 8010128:	2200      	movs	r2, #0
 801012a:	0843      	lsrs	r3, r0, #1
 801012c:	428b      	cmp	r3, r1
 801012e:	d374      	bcc.n	801021a <__udivsi3+0xf2>
 8010130:	0903      	lsrs	r3, r0, #4
 8010132:	428b      	cmp	r3, r1
 8010134:	d35f      	bcc.n	80101f6 <__udivsi3+0xce>
 8010136:	0a03      	lsrs	r3, r0, #8
 8010138:	428b      	cmp	r3, r1
 801013a:	d344      	bcc.n	80101c6 <__udivsi3+0x9e>
 801013c:	0b03      	lsrs	r3, r0, #12
 801013e:	428b      	cmp	r3, r1
 8010140:	d328      	bcc.n	8010194 <__udivsi3+0x6c>
 8010142:	0c03      	lsrs	r3, r0, #16
 8010144:	428b      	cmp	r3, r1
 8010146:	d30d      	bcc.n	8010164 <__udivsi3+0x3c>
 8010148:	22ff      	movs	r2, #255	; 0xff
 801014a:	0209      	lsls	r1, r1, #8
 801014c:	ba12      	rev	r2, r2
 801014e:	0c03      	lsrs	r3, r0, #16
 8010150:	428b      	cmp	r3, r1
 8010152:	d302      	bcc.n	801015a <__udivsi3+0x32>
 8010154:	1212      	asrs	r2, r2, #8
 8010156:	0209      	lsls	r1, r1, #8
 8010158:	d065      	beq.n	8010226 <__udivsi3+0xfe>
 801015a:	0b03      	lsrs	r3, r0, #12
 801015c:	428b      	cmp	r3, r1
 801015e:	d319      	bcc.n	8010194 <__udivsi3+0x6c>
 8010160:	e000      	b.n	8010164 <__udivsi3+0x3c>
 8010162:	0a09      	lsrs	r1, r1, #8
 8010164:	0bc3      	lsrs	r3, r0, #15
 8010166:	428b      	cmp	r3, r1
 8010168:	d301      	bcc.n	801016e <__udivsi3+0x46>
 801016a:	03cb      	lsls	r3, r1, #15
 801016c:	1ac0      	subs	r0, r0, r3
 801016e:	4152      	adcs	r2, r2
 8010170:	0b83      	lsrs	r3, r0, #14
 8010172:	428b      	cmp	r3, r1
 8010174:	d301      	bcc.n	801017a <__udivsi3+0x52>
 8010176:	038b      	lsls	r3, r1, #14
 8010178:	1ac0      	subs	r0, r0, r3
 801017a:	4152      	adcs	r2, r2
 801017c:	0b43      	lsrs	r3, r0, #13
 801017e:	428b      	cmp	r3, r1
 8010180:	d301      	bcc.n	8010186 <__udivsi3+0x5e>
 8010182:	034b      	lsls	r3, r1, #13
 8010184:	1ac0      	subs	r0, r0, r3
 8010186:	4152      	adcs	r2, r2
 8010188:	0b03      	lsrs	r3, r0, #12
 801018a:	428b      	cmp	r3, r1
 801018c:	d301      	bcc.n	8010192 <__udivsi3+0x6a>
 801018e:	030b      	lsls	r3, r1, #12
 8010190:	1ac0      	subs	r0, r0, r3
 8010192:	4152      	adcs	r2, r2
 8010194:	0ac3      	lsrs	r3, r0, #11
 8010196:	428b      	cmp	r3, r1
 8010198:	d301      	bcc.n	801019e <__udivsi3+0x76>
 801019a:	02cb      	lsls	r3, r1, #11
 801019c:	1ac0      	subs	r0, r0, r3
 801019e:	4152      	adcs	r2, r2
 80101a0:	0a83      	lsrs	r3, r0, #10
 80101a2:	428b      	cmp	r3, r1
 80101a4:	d301      	bcc.n	80101aa <__udivsi3+0x82>
 80101a6:	028b      	lsls	r3, r1, #10
 80101a8:	1ac0      	subs	r0, r0, r3
 80101aa:	4152      	adcs	r2, r2
 80101ac:	0a43      	lsrs	r3, r0, #9
 80101ae:	428b      	cmp	r3, r1
 80101b0:	d301      	bcc.n	80101b6 <__udivsi3+0x8e>
 80101b2:	024b      	lsls	r3, r1, #9
 80101b4:	1ac0      	subs	r0, r0, r3
 80101b6:	4152      	adcs	r2, r2
 80101b8:	0a03      	lsrs	r3, r0, #8
 80101ba:	428b      	cmp	r3, r1
 80101bc:	d301      	bcc.n	80101c2 <__udivsi3+0x9a>
 80101be:	020b      	lsls	r3, r1, #8
 80101c0:	1ac0      	subs	r0, r0, r3
 80101c2:	4152      	adcs	r2, r2
 80101c4:	d2cd      	bcs.n	8010162 <__udivsi3+0x3a>
 80101c6:	09c3      	lsrs	r3, r0, #7
 80101c8:	428b      	cmp	r3, r1
 80101ca:	d301      	bcc.n	80101d0 <__udivsi3+0xa8>
 80101cc:	01cb      	lsls	r3, r1, #7
 80101ce:	1ac0      	subs	r0, r0, r3
 80101d0:	4152      	adcs	r2, r2
 80101d2:	0983      	lsrs	r3, r0, #6
 80101d4:	428b      	cmp	r3, r1
 80101d6:	d301      	bcc.n	80101dc <__udivsi3+0xb4>
 80101d8:	018b      	lsls	r3, r1, #6
 80101da:	1ac0      	subs	r0, r0, r3
 80101dc:	4152      	adcs	r2, r2
 80101de:	0943      	lsrs	r3, r0, #5
 80101e0:	428b      	cmp	r3, r1
 80101e2:	d301      	bcc.n	80101e8 <__udivsi3+0xc0>
 80101e4:	014b      	lsls	r3, r1, #5
 80101e6:	1ac0      	subs	r0, r0, r3
 80101e8:	4152      	adcs	r2, r2
 80101ea:	0903      	lsrs	r3, r0, #4
 80101ec:	428b      	cmp	r3, r1
 80101ee:	d301      	bcc.n	80101f4 <__udivsi3+0xcc>
 80101f0:	010b      	lsls	r3, r1, #4
 80101f2:	1ac0      	subs	r0, r0, r3
 80101f4:	4152      	adcs	r2, r2
 80101f6:	08c3      	lsrs	r3, r0, #3
 80101f8:	428b      	cmp	r3, r1
 80101fa:	d301      	bcc.n	8010200 <__udivsi3+0xd8>
 80101fc:	00cb      	lsls	r3, r1, #3
 80101fe:	1ac0      	subs	r0, r0, r3
 8010200:	4152      	adcs	r2, r2
 8010202:	0883      	lsrs	r3, r0, #2
 8010204:	428b      	cmp	r3, r1
 8010206:	d301      	bcc.n	801020c <__udivsi3+0xe4>
 8010208:	008b      	lsls	r3, r1, #2
 801020a:	1ac0      	subs	r0, r0, r3
 801020c:	4152      	adcs	r2, r2
 801020e:	0843      	lsrs	r3, r0, #1
 8010210:	428b      	cmp	r3, r1
 8010212:	d301      	bcc.n	8010218 <__udivsi3+0xf0>
 8010214:	004b      	lsls	r3, r1, #1
 8010216:	1ac0      	subs	r0, r0, r3
 8010218:	4152      	adcs	r2, r2
 801021a:	1a41      	subs	r1, r0, r1
 801021c:	d200      	bcs.n	8010220 <__udivsi3+0xf8>
 801021e:	4601      	mov	r1, r0
 8010220:	4152      	adcs	r2, r2
 8010222:	4610      	mov	r0, r2
 8010224:	4770      	bx	lr
 8010226:	e7ff      	b.n	8010228 <__udivsi3+0x100>
 8010228:	b501      	push	{r0, lr}
 801022a:	2000      	movs	r0, #0
 801022c:	f000 f806 	bl	801023c <__aeabi_idiv0>
 8010230:	bd02      	pop	{r1, pc}
 8010232:	46c0      	nop			; (mov r8, r8)

08010234 <__aeabi_uidivmod>:
 8010234:	2900      	cmp	r1, #0
 8010236:	d0f7      	beq.n	8010228 <__udivsi3+0x100>
 8010238:	e776      	b.n	8010128 <__udivsi3>
 801023a:	4770      	bx	lr

0801023c <__aeabi_idiv0>:
 801023c:	4770      	bx	lr
 801023e:	46c0      	nop			; (mov r8, r8)

08010240 <__aeabi_cdrcmple>:
 8010240:	4684      	mov	ip, r0
 8010242:	1c10      	adds	r0, r2, #0
 8010244:	4662      	mov	r2, ip
 8010246:	468c      	mov	ip, r1
 8010248:	1c19      	adds	r1, r3, #0
 801024a:	4663      	mov	r3, ip
 801024c:	e000      	b.n	8010250 <__aeabi_cdcmpeq>
 801024e:	46c0      	nop			; (mov r8, r8)

08010250 <__aeabi_cdcmpeq>:
 8010250:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010252:	f001 fd8d 	bl	8011d70 <__ledf2>
 8010256:	2800      	cmp	r0, #0
 8010258:	d401      	bmi.n	801025e <__aeabi_cdcmpeq+0xe>
 801025a:	2100      	movs	r1, #0
 801025c:	42c8      	cmn	r0, r1
 801025e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08010260 <__aeabi_dcmpeq>:
 8010260:	b510      	push	{r4, lr}
 8010262:	f001 fcd7 	bl	8011c14 <__eqdf2>
 8010266:	4240      	negs	r0, r0
 8010268:	3001      	adds	r0, #1
 801026a:	bd10      	pop	{r4, pc}

0801026c <__aeabi_dcmplt>:
 801026c:	b510      	push	{r4, lr}
 801026e:	f001 fd7f 	bl	8011d70 <__ledf2>
 8010272:	2800      	cmp	r0, #0
 8010274:	db01      	blt.n	801027a <__aeabi_dcmplt+0xe>
 8010276:	2000      	movs	r0, #0
 8010278:	bd10      	pop	{r4, pc}
 801027a:	2001      	movs	r0, #1
 801027c:	bd10      	pop	{r4, pc}
 801027e:	46c0      	nop			; (mov r8, r8)

08010280 <__aeabi_dcmple>:
 8010280:	b510      	push	{r4, lr}
 8010282:	f001 fd75 	bl	8011d70 <__ledf2>
 8010286:	2800      	cmp	r0, #0
 8010288:	dd01      	ble.n	801028e <__aeabi_dcmple+0xe>
 801028a:	2000      	movs	r0, #0
 801028c:	bd10      	pop	{r4, pc}
 801028e:	2001      	movs	r0, #1
 8010290:	bd10      	pop	{r4, pc}
 8010292:	46c0      	nop			; (mov r8, r8)

08010294 <__aeabi_dcmpgt>:
 8010294:	b510      	push	{r4, lr}
 8010296:	f001 fcf9 	bl	8011c8c <__gedf2>
 801029a:	2800      	cmp	r0, #0
 801029c:	dc01      	bgt.n	80102a2 <__aeabi_dcmpgt+0xe>
 801029e:	2000      	movs	r0, #0
 80102a0:	bd10      	pop	{r4, pc}
 80102a2:	2001      	movs	r0, #1
 80102a4:	bd10      	pop	{r4, pc}
 80102a6:	46c0      	nop			; (mov r8, r8)

080102a8 <__aeabi_dcmpge>:
 80102a8:	b510      	push	{r4, lr}
 80102aa:	f001 fcef 	bl	8011c8c <__gedf2>
 80102ae:	2800      	cmp	r0, #0
 80102b0:	da01      	bge.n	80102b6 <__aeabi_dcmpge+0xe>
 80102b2:	2000      	movs	r0, #0
 80102b4:	bd10      	pop	{r4, pc}
 80102b6:	2001      	movs	r0, #1
 80102b8:	bd10      	pop	{r4, pc}
 80102ba:	46c0      	nop			; (mov r8, r8)

080102bc <__clzsi2>:
 80102bc:	211c      	movs	r1, #28
 80102be:	2301      	movs	r3, #1
 80102c0:	041b      	lsls	r3, r3, #16
 80102c2:	4298      	cmp	r0, r3
 80102c4:	d301      	bcc.n	80102ca <__clzsi2+0xe>
 80102c6:	0c00      	lsrs	r0, r0, #16
 80102c8:	3910      	subs	r1, #16
 80102ca:	0a1b      	lsrs	r3, r3, #8
 80102cc:	4298      	cmp	r0, r3
 80102ce:	d301      	bcc.n	80102d4 <__clzsi2+0x18>
 80102d0:	0a00      	lsrs	r0, r0, #8
 80102d2:	3908      	subs	r1, #8
 80102d4:	091b      	lsrs	r3, r3, #4
 80102d6:	4298      	cmp	r0, r3
 80102d8:	d301      	bcc.n	80102de <__clzsi2+0x22>
 80102da:	0900      	lsrs	r0, r0, #4
 80102dc:	3904      	subs	r1, #4
 80102de:	a202      	add	r2, pc, #8	; (adr r2, 80102e8 <__clzsi2+0x2c>)
 80102e0:	5c10      	ldrb	r0, [r2, r0]
 80102e2:	1840      	adds	r0, r0, r1
 80102e4:	4770      	bx	lr
 80102e6:	46c0      	nop			; (mov r8, r8)
 80102e8:	02020304 	.word	0x02020304
 80102ec:	01010101 	.word	0x01010101
	...

080102f8 <__aeabi_f2uiz>:
 80102f8:	219e      	movs	r1, #158	; 0x9e
 80102fa:	b510      	push	{r4, lr}
 80102fc:	05c9      	lsls	r1, r1, #23
 80102fe:	1c04      	adds	r4, r0, #0
 8010300:	f002 fc7e 	bl	8012c00 <__aeabi_fcmpge>
 8010304:	2800      	cmp	r0, #0
 8010306:	d103      	bne.n	8010310 <__aeabi_f2uiz+0x18>
 8010308:	1c20      	adds	r0, r4, #0
 801030a:	f000 fdcb 	bl	8010ea4 <__aeabi_f2iz>
 801030e:	bd10      	pop	{r4, pc}
 8010310:	219e      	movs	r1, #158	; 0x9e
 8010312:	1c20      	adds	r0, r4, #0
 8010314:	05c9      	lsls	r1, r1, #23
 8010316:	f000 fbfd 	bl	8010b14 <__aeabi_fsub>
 801031a:	f000 fdc3 	bl	8010ea4 <__aeabi_f2iz>
 801031e:	2380      	movs	r3, #128	; 0x80
 8010320:	061b      	lsls	r3, r3, #24
 8010322:	469c      	mov	ip, r3
 8010324:	4460      	add	r0, ip
 8010326:	e7f2      	b.n	801030e <__aeabi_f2uiz+0x16>

08010328 <__aeabi_d2uiz>:
 8010328:	b570      	push	{r4, r5, r6, lr}
 801032a:	2200      	movs	r2, #0
 801032c:	4b0c      	ldr	r3, [pc, #48]	; (8010360 <__aeabi_d2uiz+0x38>)
 801032e:	0004      	movs	r4, r0
 8010330:	000d      	movs	r5, r1
 8010332:	f7ff ffb9 	bl	80102a8 <__aeabi_dcmpge>
 8010336:	2800      	cmp	r0, #0
 8010338:	d104      	bne.n	8010344 <__aeabi_d2uiz+0x1c>
 801033a:	0020      	movs	r0, r4
 801033c:	0029      	movs	r1, r5
 801033e:	f002 fba3 	bl	8012a88 <__aeabi_d2iz>
 8010342:	bd70      	pop	{r4, r5, r6, pc}
 8010344:	4b06      	ldr	r3, [pc, #24]	; (8010360 <__aeabi_d2uiz+0x38>)
 8010346:	2200      	movs	r2, #0
 8010348:	0020      	movs	r0, r4
 801034a:	0029      	movs	r1, r5
 801034c:	f001 ffec 	bl	8012328 <__aeabi_dsub>
 8010350:	f002 fb9a 	bl	8012a88 <__aeabi_d2iz>
 8010354:	2380      	movs	r3, #128	; 0x80
 8010356:	061b      	lsls	r3, r3, #24
 8010358:	469c      	mov	ip, r3
 801035a:	4460      	add	r0, ip
 801035c:	e7f1      	b.n	8010342 <__aeabi_d2uiz+0x1a>
 801035e:	46c0      	nop			; (mov r8, r8)
 8010360:	41e00000 	.word	0x41e00000

08010364 <__aeabi_l2d>:
 8010364:	b570      	push	{r4, r5, r6, lr}
 8010366:	0006      	movs	r6, r0
 8010368:	0008      	movs	r0, r1
 801036a:	f002 fbc3 	bl	8012af4 <__aeabi_i2d>
 801036e:	2200      	movs	r2, #0
 8010370:	4b06      	ldr	r3, [pc, #24]	; (801038c <__aeabi_l2d+0x28>)
 8010372:	f001 fd6d 	bl	8011e50 <__aeabi_dmul>
 8010376:	000d      	movs	r5, r1
 8010378:	0004      	movs	r4, r0
 801037a:	0030      	movs	r0, r6
 801037c:	f002 fbea 	bl	8012b54 <__aeabi_ui2d>
 8010380:	002b      	movs	r3, r5
 8010382:	0022      	movs	r2, r4
 8010384:	f000 fdf4 	bl	8010f70 <__aeabi_dadd>
 8010388:	bd70      	pop	{r4, r5, r6, pc}
 801038a:	46c0      	nop			; (mov r8, r8)
 801038c:	41f00000 	.word	0x41f00000

08010390 <__aeabi_fadd>:
 8010390:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010392:	4646      	mov	r6, r8
 8010394:	46d6      	mov	lr, sl
 8010396:	464f      	mov	r7, r9
 8010398:	024d      	lsls	r5, r1, #9
 801039a:	0242      	lsls	r2, r0, #9
 801039c:	b5c0      	push	{r6, r7, lr}
 801039e:	0a52      	lsrs	r2, r2, #9
 80103a0:	0a6e      	lsrs	r6, r5, #9
 80103a2:	0047      	lsls	r7, r0, #1
 80103a4:	46b0      	mov	r8, r6
 80103a6:	0e3f      	lsrs	r7, r7, #24
 80103a8:	004e      	lsls	r6, r1, #1
 80103aa:	0fc4      	lsrs	r4, r0, #31
 80103ac:	00d0      	lsls	r0, r2, #3
 80103ae:	4694      	mov	ip, r2
 80103b0:	003b      	movs	r3, r7
 80103b2:	4682      	mov	sl, r0
 80103b4:	0e36      	lsrs	r6, r6, #24
 80103b6:	0fc9      	lsrs	r1, r1, #31
 80103b8:	09ad      	lsrs	r5, r5, #6
 80103ba:	428c      	cmp	r4, r1
 80103bc:	d06d      	beq.n	801049a <__aeabi_fadd+0x10a>
 80103be:	1bb8      	subs	r0, r7, r6
 80103c0:	4681      	mov	r9, r0
 80103c2:	2800      	cmp	r0, #0
 80103c4:	dd4d      	ble.n	8010462 <__aeabi_fadd+0xd2>
 80103c6:	2e00      	cmp	r6, #0
 80103c8:	d100      	bne.n	80103cc <__aeabi_fadd+0x3c>
 80103ca:	e088      	b.n	80104de <__aeabi_fadd+0x14e>
 80103cc:	2fff      	cmp	r7, #255	; 0xff
 80103ce:	d05a      	beq.n	8010486 <__aeabi_fadd+0xf6>
 80103d0:	2380      	movs	r3, #128	; 0x80
 80103d2:	04db      	lsls	r3, r3, #19
 80103d4:	431d      	orrs	r5, r3
 80103d6:	464b      	mov	r3, r9
 80103d8:	2201      	movs	r2, #1
 80103da:	2b1b      	cmp	r3, #27
 80103dc:	dc0a      	bgt.n	80103f4 <__aeabi_fadd+0x64>
 80103de:	002b      	movs	r3, r5
 80103e0:	464a      	mov	r2, r9
 80103e2:	4649      	mov	r1, r9
 80103e4:	40d3      	lsrs	r3, r2
 80103e6:	2220      	movs	r2, #32
 80103e8:	1a52      	subs	r2, r2, r1
 80103ea:	4095      	lsls	r5, r2
 80103ec:	002a      	movs	r2, r5
 80103ee:	1e55      	subs	r5, r2, #1
 80103f0:	41aa      	sbcs	r2, r5
 80103f2:	431a      	orrs	r2, r3
 80103f4:	4653      	mov	r3, sl
 80103f6:	1a9a      	subs	r2, r3, r2
 80103f8:	0153      	lsls	r3, r2, #5
 80103fa:	d400      	bmi.n	80103fe <__aeabi_fadd+0x6e>
 80103fc:	e0b9      	b.n	8010572 <__aeabi_fadd+0x1e2>
 80103fe:	0192      	lsls	r2, r2, #6
 8010400:	0996      	lsrs	r6, r2, #6
 8010402:	0030      	movs	r0, r6
 8010404:	f7ff ff5a 	bl	80102bc <__clzsi2>
 8010408:	3805      	subs	r0, #5
 801040a:	4086      	lsls	r6, r0
 801040c:	4287      	cmp	r7, r0
 801040e:	dd00      	ble.n	8010412 <__aeabi_fadd+0x82>
 8010410:	e0d4      	b.n	80105bc <__aeabi_fadd+0x22c>
 8010412:	0033      	movs	r3, r6
 8010414:	1bc7      	subs	r7, r0, r7
 8010416:	2020      	movs	r0, #32
 8010418:	3701      	adds	r7, #1
 801041a:	40fb      	lsrs	r3, r7
 801041c:	1bc7      	subs	r7, r0, r7
 801041e:	40be      	lsls	r6, r7
 8010420:	0032      	movs	r2, r6
 8010422:	1e56      	subs	r6, r2, #1
 8010424:	41b2      	sbcs	r2, r6
 8010426:	2700      	movs	r7, #0
 8010428:	431a      	orrs	r2, r3
 801042a:	0753      	lsls	r3, r2, #29
 801042c:	d004      	beq.n	8010438 <__aeabi_fadd+0xa8>
 801042e:	230f      	movs	r3, #15
 8010430:	4013      	ands	r3, r2
 8010432:	2b04      	cmp	r3, #4
 8010434:	d000      	beq.n	8010438 <__aeabi_fadd+0xa8>
 8010436:	3204      	adds	r2, #4
 8010438:	0153      	lsls	r3, r2, #5
 801043a:	d400      	bmi.n	801043e <__aeabi_fadd+0xae>
 801043c:	e09c      	b.n	8010578 <__aeabi_fadd+0x1e8>
 801043e:	1c7b      	adds	r3, r7, #1
 8010440:	2ffe      	cmp	r7, #254	; 0xfe
 8010442:	d100      	bne.n	8010446 <__aeabi_fadd+0xb6>
 8010444:	e09a      	b.n	801057c <__aeabi_fadd+0x1ec>
 8010446:	0192      	lsls	r2, r2, #6
 8010448:	0a52      	lsrs	r2, r2, #9
 801044a:	4694      	mov	ip, r2
 801044c:	b2db      	uxtb	r3, r3
 801044e:	05d8      	lsls	r0, r3, #23
 8010450:	4663      	mov	r3, ip
 8010452:	07e4      	lsls	r4, r4, #31
 8010454:	4318      	orrs	r0, r3
 8010456:	4320      	orrs	r0, r4
 8010458:	bce0      	pop	{r5, r6, r7}
 801045a:	46ba      	mov	sl, r7
 801045c:	46b1      	mov	r9, r6
 801045e:	46a8      	mov	r8, r5
 8010460:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010462:	2800      	cmp	r0, #0
 8010464:	d049      	beq.n	80104fa <__aeabi_fadd+0x16a>
 8010466:	1bf3      	subs	r3, r6, r7
 8010468:	2f00      	cmp	r7, #0
 801046a:	d000      	beq.n	801046e <__aeabi_fadd+0xde>
 801046c:	e0b6      	b.n	80105dc <__aeabi_fadd+0x24c>
 801046e:	4652      	mov	r2, sl
 8010470:	2a00      	cmp	r2, #0
 8010472:	d060      	beq.n	8010536 <__aeabi_fadd+0x1a6>
 8010474:	3b01      	subs	r3, #1
 8010476:	2b00      	cmp	r3, #0
 8010478:	d100      	bne.n	801047c <__aeabi_fadd+0xec>
 801047a:	e0fc      	b.n	8010676 <__aeabi_fadd+0x2e6>
 801047c:	2eff      	cmp	r6, #255	; 0xff
 801047e:	d000      	beq.n	8010482 <__aeabi_fadd+0xf2>
 8010480:	e0b4      	b.n	80105ec <__aeabi_fadd+0x25c>
 8010482:	000c      	movs	r4, r1
 8010484:	4642      	mov	r2, r8
 8010486:	2a00      	cmp	r2, #0
 8010488:	d078      	beq.n	801057c <__aeabi_fadd+0x1ec>
 801048a:	2080      	movs	r0, #128	; 0x80
 801048c:	03c0      	lsls	r0, r0, #15
 801048e:	4310      	orrs	r0, r2
 8010490:	0242      	lsls	r2, r0, #9
 8010492:	0a53      	lsrs	r3, r2, #9
 8010494:	469c      	mov	ip, r3
 8010496:	23ff      	movs	r3, #255	; 0xff
 8010498:	e7d9      	b.n	801044e <__aeabi_fadd+0xbe>
 801049a:	1bb9      	subs	r1, r7, r6
 801049c:	2900      	cmp	r1, #0
 801049e:	dd71      	ble.n	8010584 <__aeabi_fadd+0x1f4>
 80104a0:	2e00      	cmp	r6, #0
 80104a2:	d03f      	beq.n	8010524 <__aeabi_fadd+0x194>
 80104a4:	2fff      	cmp	r7, #255	; 0xff
 80104a6:	d0ee      	beq.n	8010486 <__aeabi_fadd+0xf6>
 80104a8:	2380      	movs	r3, #128	; 0x80
 80104aa:	04db      	lsls	r3, r3, #19
 80104ac:	431d      	orrs	r5, r3
 80104ae:	2201      	movs	r2, #1
 80104b0:	291b      	cmp	r1, #27
 80104b2:	dc07      	bgt.n	80104c4 <__aeabi_fadd+0x134>
 80104b4:	002a      	movs	r2, r5
 80104b6:	2320      	movs	r3, #32
 80104b8:	40ca      	lsrs	r2, r1
 80104ba:	1a59      	subs	r1, r3, r1
 80104bc:	408d      	lsls	r5, r1
 80104be:	1e6b      	subs	r3, r5, #1
 80104c0:	419d      	sbcs	r5, r3
 80104c2:	432a      	orrs	r2, r5
 80104c4:	4452      	add	r2, sl
 80104c6:	0153      	lsls	r3, r2, #5
 80104c8:	d553      	bpl.n	8010572 <__aeabi_fadd+0x1e2>
 80104ca:	3701      	adds	r7, #1
 80104cc:	2fff      	cmp	r7, #255	; 0xff
 80104ce:	d055      	beq.n	801057c <__aeabi_fadd+0x1ec>
 80104d0:	2301      	movs	r3, #1
 80104d2:	497b      	ldr	r1, [pc, #492]	; (80106c0 <__aeabi_fadd+0x330>)
 80104d4:	4013      	ands	r3, r2
 80104d6:	0852      	lsrs	r2, r2, #1
 80104d8:	400a      	ands	r2, r1
 80104da:	431a      	orrs	r2, r3
 80104dc:	e7a5      	b.n	801042a <__aeabi_fadd+0x9a>
 80104de:	2d00      	cmp	r5, #0
 80104e0:	d02c      	beq.n	801053c <__aeabi_fadd+0x1ac>
 80104e2:	2301      	movs	r3, #1
 80104e4:	425b      	negs	r3, r3
 80104e6:	469c      	mov	ip, r3
 80104e8:	44e1      	add	r9, ip
 80104ea:	464b      	mov	r3, r9
 80104ec:	2b00      	cmp	r3, #0
 80104ee:	d100      	bne.n	80104f2 <__aeabi_fadd+0x162>
 80104f0:	e0ad      	b.n	801064e <__aeabi_fadd+0x2be>
 80104f2:	2fff      	cmp	r7, #255	; 0xff
 80104f4:	d000      	beq.n	80104f8 <__aeabi_fadd+0x168>
 80104f6:	e76e      	b.n	80103d6 <__aeabi_fadd+0x46>
 80104f8:	e7c5      	b.n	8010486 <__aeabi_fadd+0xf6>
 80104fa:	20fe      	movs	r0, #254	; 0xfe
 80104fc:	1c7e      	adds	r6, r7, #1
 80104fe:	4230      	tst	r0, r6
 8010500:	d160      	bne.n	80105c4 <__aeabi_fadd+0x234>
 8010502:	2f00      	cmp	r7, #0
 8010504:	d000      	beq.n	8010508 <__aeabi_fadd+0x178>
 8010506:	e093      	b.n	8010630 <__aeabi_fadd+0x2a0>
 8010508:	4652      	mov	r2, sl
 801050a:	2a00      	cmp	r2, #0
 801050c:	d100      	bne.n	8010510 <__aeabi_fadd+0x180>
 801050e:	e0b6      	b.n	801067e <__aeabi_fadd+0x2ee>
 8010510:	2d00      	cmp	r5, #0
 8010512:	d09c      	beq.n	801044e <__aeabi_fadd+0xbe>
 8010514:	1b52      	subs	r2, r2, r5
 8010516:	0150      	lsls	r0, r2, #5
 8010518:	d400      	bmi.n	801051c <__aeabi_fadd+0x18c>
 801051a:	e0c3      	b.n	80106a4 <__aeabi_fadd+0x314>
 801051c:	4653      	mov	r3, sl
 801051e:	000c      	movs	r4, r1
 8010520:	1aea      	subs	r2, r5, r3
 8010522:	e782      	b.n	801042a <__aeabi_fadd+0x9a>
 8010524:	2d00      	cmp	r5, #0
 8010526:	d009      	beq.n	801053c <__aeabi_fadd+0x1ac>
 8010528:	3901      	subs	r1, #1
 801052a:	2900      	cmp	r1, #0
 801052c:	d100      	bne.n	8010530 <__aeabi_fadd+0x1a0>
 801052e:	e08b      	b.n	8010648 <__aeabi_fadd+0x2b8>
 8010530:	2fff      	cmp	r7, #255	; 0xff
 8010532:	d1bc      	bne.n	80104ae <__aeabi_fadd+0x11e>
 8010534:	e7a7      	b.n	8010486 <__aeabi_fadd+0xf6>
 8010536:	000c      	movs	r4, r1
 8010538:	4642      	mov	r2, r8
 801053a:	0037      	movs	r7, r6
 801053c:	2fff      	cmp	r7, #255	; 0xff
 801053e:	d0a2      	beq.n	8010486 <__aeabi_fadd+0xf6>
 8010540:	0252      	lsls	r2, r2, #9
 8010542:	0a53      	lsrs	r3, r2, #9
 8010544:	469c      	mov	ip, r3
 8010546:	b2fb      	uxtb	r3, r7
 8010548:	e781      	b.n	801044e <__aeabi_fadd+0xbe>
 801054a:	21fe      	movs	r1, #254	; 0xfe
 801054c:	3701      	adds	r7, #1
 801054e:	4239      	tst	r1, r7
 8010550:	d165      	bne.n	801061e <__aeabi_fadd+0x28e>
 8010552:	2b00      	cmp	r3, #0
 8010554:	d17e      	bne.n	8010654 <__aeabi_fadd+0x2c4>
 8010556:	2800      	cmp	r0, #0
 8010558:	d100      	bne.n	801055c <__aeabi_fadd+0x1cc>
 801055a:	e0aa      	b.n	80106b2 <__aeabi_fadd+0x322>
 801055c:	2d00      	cmp	r5, #0
 801055e:	d100      	bne.n	8010562 <__aeabi_fadd+0x1d2>
 8010560:	e775      	b.n	801044e <__aeabi_fadd+0xbe>
 8010562:	002a      	movs	r2, r5
 8010564:	4452      	add	r2, sl
 8010566:	2700      	movs	r7, #0
 8010568:	0153      	lsls	r3, r2, #5
 801056a:	d502      	bpl.n	8010572 <__aeabi_fadd+0x1e2>
 801056c:	4b55      	ldr	r3, [pc, #340]	; (80106c4 <__aeabi_fadd+0x334>)
 801056e:	3701      	adds	r7, #1
 8010570:	401a      	ands	r2, r3
 8010572:	0753      	lsls	r3, r2, #29
 8010574:	d000      	beq.n	8010578 <__aeabi_fadd+0x1e8>
 8010576:	e75a      	b.n	801042e <__aeabi_fadd+0x9e>
 8010578:	08d2      	lsrs	r2, r2, #3
 801057a:	e7df      	b.n	801053c <__aeabi_fadd+0x1ac>
 801057c:	2200      	movs	r2, #0
 801057e:	23ff      	movs	r3, #255	; 0xff
 8010580:	4694      	mov	ip, r2
 8010582:	e764      	b.n	801044e <__aeabi_fadd+0xbe>
 8010584:	2900      	cmp	r1, #0
 8010586:	d0e0      	beq.n	801054a <__aeabi_fadd+0x1ba>
 8010588:	1bf3      	subs	r3, r6, r7
 801058a:	2f00      	cmp	r7, #0
 801058c:	d03e      	beq.n	801060c <__aeabi_fadd+0x27c>
 801058e:	2eff      	cmp	r6, #255	; 0xff
 8010590:	d100      	bne.n	8010594 <__aeabi_fadd+0x204>
 8010592:	e777      	b.n	8010484 <__aeabi_fadd+0xf4>
 8010594:	2280      	movs	r2, #128	; 0x80
 8010596:	0001      	movs	r1, r0
 8010598:	04d2      	lsls	r2, r2, #19
 801059a:	4311      	orrs	r1, r2
 801059c:	468a      	mov	sl, r1
 801059e:	2201      	movs	r2, #1
 80105a0:	2b1b      	cmp	r3, #27
 80105a2:	dc08      	bgt.n	80105b6 <__aeabi_fadd+0x226>
 80105a4:	4652      	mov	r2, sl
 80105a6:	2120      	movs	r1, #32
 80105a8:	4650      	mov	r0, sl
 80105aa:	40da      	lsrs	r2, r3
 80105ac:	1acb      	subs	r3, r1, r3
 80105ae:	4098      	lsls	r0, r3
 80105b0:	1e43      	subs	r3, r0, #1
 80105b2:	4198      	sbcs	r0, r3
 80105b4:	4302      	orrs	r2, r0
 80105b6:	0037      	movs	r7, r6
 80105b8:	1952      	adds	r2, r2, r5
 80105ba:	e784      	b.n	80104c6 <__aeabi_fadd+0x136>
 80105bc:	4a41      	ldr	r2, [pc, #260]	; (80106c4 <__aeabi_fadd+0x334>)
 80105be:	1a3f      	subs	r7, r7, r0
 80105c0:	4032      	ands	r2, r6
 80105c2:	e732      	b.n	801042a <__aeabi_fadd+0x9a>
 80105c4:	4653      	mov	r3, sl
 80105c6:	1b5e      	subs	r6, r3, r5
 80105c8:	0173      	lsls	r3, r6, #5
 80105ca:	d42d      	bmi.n	8010628 <__aeabi_fadd+0x298>
 80105cc:	2e00      	cmp	r6, #0
 80105ce:	d000      	beq.n	80105d2 <__aeabi_fadd+0x242>
 80105d0:	e717      	b.n	8010402 <__aeabi_fadd+0x72>
 80105d2:	2200      	movs	r2, #0
 80105d4:	2400      	movs	r4, #0
 80105d6:	2300      	movs	r3, #0
 80105d8:	4694      	mov	ip, r2
 80105da:	e738      	b.n	801044e <__aeabi_fadd+0xbe>
 80105dc:	2eff      	cmp	r6, #255	; 0xff
 80105de:	d100      	bne.n	80105e2 <__aeabi_fadd+0x252>
 80105e0:	e74f      	b.n	8010482 <__aeabi_fadd+0xf2>
 80105e2:	2280      	movs	r2, #128	; 0x80
 80105e4:	4650      	mov	r0, sl
 80105e6:	04d2      	lsls	r2, r2, #19
 80105e8:	4310      	orrs	r0, r2
 80105ea:	4682      	mov	sl, r0
 80105ec:	2201      	movs	r2, #1
 80105ee:	2b1b      	cmp	r3, #27
 80105f0:	dc08      	bgt.n	8010604 <__aeabi_fadd+0x274>
 80105f2:	4652      	mov	r2, sl
 80105f4:	2420      	movs	r4, #32
 80105f6:	4650      	mov	r0, sl
 80105f8:	40da      	lsrs	r2, r3
 80105fa:	1ae3      	subs	r3, r4, r3
 80105fc:	4098      	lsls	r0, r3
 80105fe:	1e43      	subs	r3, r0, #1
 8010600:	4198      	sbcs	r0, r3
 8010602:	4302      	orrs	r2, r0
 8010604:	000c      	movs	r4, r1
 8010606:	0037      	movs	r7, r6
 8010608:	1aaa      	subs	r2, r5, r2
 801060a:	e6f5      	b.n	80103f8 <__aeabi_fadd+0x68>
 801060c:	2800      	cmp	r0, #0
 801060e:	d093      	beq.n	8010538 <__aeabi_fadd+0x1a8>
 8010610:	3b01      	subs	r3, #1
 8010612:	2b00      	cmp	r3, #0
 8010614:	d04f      	beq.n	80106b6 <__aeabi_fadd+0x326>
 8010616:	2eff      	cmp	r6, #255	; 0xff
 8010618:	d1c1      	bne.n	801059e <__aeabi_fadd+0x20e>
 801061a:	4642      	mov	r2, r8
 801061c:	e733      	b.n	8010486 <__aeabi_fadd+0xf6>
 801061e:	2fff      	cmp	r7, #255	; 0xff
 8010620:	d0ac      	beq.n	801057c <__aeabi_fadd+0x1ec>
 8010622:	4455      	add	r5, sl
 8010624:	086a      	lsrs	r2, r5, #1
 8010626:	e7a4      	b.n	8010572 <__aeabi_fadd+0x1e2>
 8010628:	4653      	mov	r3, sl
 801062a:	000c      	movs	r4, r1
 801062c:	1aee      	subs	r6, r5, r3
 801062e:	e6e8      	b.n	8010402 <__aeabi_fadd+0x72>
 8010630:	4653      	mov	r3, sl
 8010632:	2b00      	cmp	r3, #0
 8010634:	d128      	bne.n	8010688 <__aeabi_fadd+0x2f8>
 8010636:	2d00      	cmp	r5, #0
 8010638:	d000      	beq.n	801063c <__aeabi_fadd+0x2ac>
 801063a:	e722      	b.n	8010482 <__aeabi_fadd+0xf2>
 801063c:	2380      	movs	r3, #128	; 0x80
 801063e:	03db      	lsls	r3, r3, #15
 8010640:	469c      	mov	ip, r3
 8010642:	2400      	movs	r4, #0
 8010644:	23ff      	movs	r3, #255	; 0xff
 8010646:	e702      	b.n	801044e <__aeabi_fadd+0xbe>
 8010648:	002a      	movs	r2, r5
 801064a:	4452      	add	r2, sl
 801064c:	e73b      	b.n	80104c6 <__aeabi_fadd+0x136>
 801064e:	4653      	mov	r3, sl
 8010650:	1b5a      	subs	r2, r3, r5
 8010652:	e6d1      	b.n	80103f8 <__aeabi_fadd+0x68>
 8010654:	2800      	cmp	r0, #0
 8010656:	d100      	bne.n	801065a <__aeabi_fadd+0x2ca>
 8010658:	e714      	b.n	8010484 <__aeabi_fadd+0xf4>
 801065a:	2d00      	cmp	r5, #0
 801065c:	d100      	bne.n	8010660 <__aeabi_fadd+0x2d0>
 801065e:	e712      	b.n	8010486 <__aeabi_fadd+0xf6>
 8010660:	2380      	movs	r3, #128	; 0x80
 8010662:	03db      	lsls	r3, r3, #15
 8010664:	421a      	tst	r2, r3
 8010666:	d100      	bne.n	801066a <__aeabi_fadd+0x2da>
 8010668:	e70d      	b.n	8010486 <__aeabi_fadd+0xf6>
 801066a:	4641      	mov	r1, r8
 801066c:	4219      	tst	r1, r3
 801066e:	d000      	beq.n	8010672 <__aeabi_fadd+0x2e2>
 8010670:	e709      	b.n	8010486 <__aeabi_fadd+0xf6>
 8010672:	4642      	mov	r2, r8
 8010674:	e707      	b.n	8010486 <__aeabi_fadd+0xf6>
 8010676:	000c      	movs	r4, r1
 8010678:	0037      	movs	r7, r6
 801067a:	1aaa      	subs	r2, r5, r2
 801067c:	e6bc      	b.n	80103f8 <__aeabi_fadd+0x68>
 801067e:	2d00      	cmp	r5, #0
 8010680:	d013      	beq.n	80106aa <__aeabi_fadd+0x31a>
 8010682:	000c      	movs	r4, r1
 8010684:	46c4      	mov	ip, r8
 8010686:	e6e2      	b.n	801044e <__aeabi_fadd+0xbe>
 8010688:	2d00      	cmp	r5, #0
 801068a:	d100      	bne.n	801068e <__aeabi_fadd+0x2fe>
 801068c:	e6fb      	b.n	8010486 <__aeabi_fadd+0xf6>
 801068e:	2380      	movs	r3, #128	; 0x80
 8010690:	03db      	lsls	r3, r3, #15
 8010692:	421a      	tst	r2, r3
 8010694:	d100      	bne.n	8010698 <__aeabi_fadd+0x308>
 8010696:	e6f6      	b.n	8010486 <__aeabi_fadd+0xf6>
 8010698:	4640      	mov	r0, r8
 801069a:	4218      	tst	r0, r3
 801069c:	d000      	beq.n	80106a0 <__aeabi_fadd+0x310>
 801069e:	e6f2      	b.n	8010486 <__aeabi_fadd+0xf6>
 80106a0:	000c      	movs	r4, r1
 80106a2:	e6ef      	b.n	8010484 <__aeabi_fadd+0xf4>
 80106a4:	2a00      	cmp	r2, #0
 80106a6:	d000      	beq.n	80106aa <__aeabi_fadd+0x31a>
 80106a8:	e763      	b.n	8010572 <__aeabi_fadd+0x1e2>
 80106aa:	2200      	movs	r2, #0
 80106ac:	2400      	movs	r4, #0
 80106ae:	4694      	mov	ip, r2
 80106b0:	e6cd      	b.n	801044e <__aeabi_fadd+0xbe>
 80106b2:	46c4      	mov	ip, r8
 80106b4:	e6cb      	b.n	801044e <__aeabi_fadd+0xbe>
 80106b6:	002a      	movs	r2, r5
 80106b8:	0037      	movs	r7, r6
 80106ba:	4452      	add	r2, sl
 80106bc:	e703      	b.n	80104c6 <__aeabi_fadd+0x136>
 80106be:	46c0      	nop			; (mov r8, r8)
 80106c0:	7dffffff 	.word	0x7dffffff
 80106c4:	fbffffff 	.word	0xfbffffff

080106c8 <__aeabi_fdiv>:
 80106c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80106ca:	464f      	mov	r7, r9
 80106cc:	4646      	mov	r6, r8
 80106ce:	46d6      	mov	lr, sl
 80106d0:	0245      	lsls	r5, r0, #9
 80106d2:	b5c0      	push	{r6, r7, lr}
 80106d4:	0047      	lsls	r7, r0, #1
 80106d6:	1c0c      	adds	r4, r1, #0
 80106d8:	0a6d      	lsrs	r5, r5, #9
 80106da:	0e3f      	lsrs	r7, r7, #24
 80106dc:	0fc6      	lsrs	r6, r0, #31
 80106de:	2f00      	cmp	r7, #0
 80106e0:	d066      	beq.n	80107b0 <__aeabi_fdiv+0xe8>
 80106e2:	2fff      	cmp	r7, #255	; 0xff
 80106e4:	d06c      	beq.n	80107c0 <__aeabi_fdiv+0xf8>
 80106e6:	2300      	movs	r3, #0
 80106e8:	00ea      	lsls	r2, r5, #3
 80106ea:	2580      	movs	r5, #128	; 0x80
 80106ec:	4699      	mov	r9, r3
 80106ee:	469a      	mov	sl, r3
 80106f0:	04ed      	lsls	r5, r5, #19
 80106f2:	4315      	orrs	r5, r2
 80106f4:	3f7f      	subs	r7, #127	; 0x7f
 80106f6:	0260      	lsls	r0, r4, #9
 80106f8:	0061      	lsls	r1, r4, #1
 80106fa:	0a43      	lsrs	r3, r0, #9
 80106fc:	4698      	mov	r8, r3
 80106fe:	0e09      	lsrs	r1, r1, #24
 8010700:	0fe4      	lsrs	r4, r4, #31
 8010702:	2900      	cmp	r1, #0
 8010704:	d048      	beq.n	8010798 <__aeabi_fdiv+0xd0>
 8010706:	29ff      	cmp	r1, #255	; 0xff
 8010708:	d010      	beq.n	801072c <__aeabi_fdiv+0x64>
 801070a:	2280      	movs	r2, #128	; 0x80
 801070c:	00d8      	lsls	r0, r3, #3
 801070e:	04d2      	lsls	r2, r2, #19
 8010710:	4302      	orrs	r2, r0
 8010712:	4690      	mov	r8, r2
 8010714:	2000      	movs	r0, #0
 8010716:	397f      	subs	r1, #127	; 0x7f
 8010718:	464a      	mov	r2, r9
 801071a:	0033      	movs	r3, r6
 801071c:	1a7f      	subs	r7, r7, r1
 801071e:	4302      	orrs	r2, r0
 8010720:	496c      	ldr	r1, [pc, #432]	; (80108d4 <__aeabi_fdiv+0x20c>)
 8010722:	0092      	lsls	r2, r2, #2
 8010724:	588a      	ldr	r2, [r1, r2]
 8010726:	4063      	eors	r3, r4
 8010728:	b2db      	uxtb	r3, r3
 801072a:	4697      	mov	pc, r2
 801072c:	2b00      	cmp	r3, #0
 801072e:	d16d      	bne.n	801080c <__aeabi_fdiv+0x144>
 8010730:	2002      	movs	r0, #2
 8010732:	3fff      	subs	r7, #255	; 0xff
 8010734:	e033      	b.n	801079e <__aeabi_fdiv+0xd6>
 8010736:	2300      	movs	r3, #0
 8010738:	4698      	mov	r8, r3
 801073a:	0026      	movs	r6, r4
 801073c:	4645      	mov	r5, r8
 801073e:	4682      	mov	sl, r0
 8010740:	4653      	mov	r3, sl
 8010742:	2b02      	cmp	r3, #2
 8010744:	d100      	bne.n	8010748 <__aeabi_fdiv+0x80>
 8010746:	e07f      	b.n	8010848 <__aeabi_fdiv+0x180>
 8010748:	2b03      	cmp	r3, #3
 801074a:	d100      	bne.n	801074e <__aeabi_fdiv+0x86>
 801074c:	e094      	b.n	8010878 <__aeabi_fdiv+0x1b0>
 801074e:	2b01      	cmp	r3, #1
 8010750:	d017      	beq.n	8010782 <__aeabi_fdiv+0xba>
 8010752:	0038      	movs	r0, r7
 8010754:	307f      	adds	r0, #127	; 0x7f
 8010756:	2800      	cmp	r0, #0
 8010758:	dd5f      	ble.n	801081a <__aeabi_fdiv+0x152>
 801075a:	076b      	lsls	r3, r5, #29
 801075c:	d004      	beq.n	8010768 <__aeabi_fdiv+0xa0>
 801075e:	230f      	movs	r3, #15
 8010760:	402b      	ands	r3, r5
 8010762:	2b04      	cmp	r3, #4
 8010764:	d000      	beq.n	8010768 <__aeabi_fdiv+0xa0>
 8010766:	3504      	adds	r5, #4
 8010768:	012b      	lsls	r3, r5, #4
 801076a:	d503      	bpl.n	8010774 <__aeabi_fdiv+0xac>
 801076c:	0038      	movs	r0, r7
 801076e:	4b5a      	ldr	r3, [pc, #360]	; (80108d8 <__aeabi_fdiv+0x210>)
 8010770:	3080      	adds	r0, #128	; 0x80
 8010772:	401d      	ands	r5, r3
 8010774:	28fe      	cmp	r0, #254	; 0xfe
 8010776:	dc67      	bgt.n	8010848 <__aeabi_fdiv+0x180>
 8010778:	01ad      	lsls	r5, r5, #6
 801077a:	0a6d      	lsrs	r5, r5, #9
 801077c:	b2c0      	uxtb	r0, r0
 801077e:	e002      	b.n	8010786 <__aeabi_fdiv+0xbe>
 8010780:	001e      	movs	r6, r3
 8010782:	2000      	movs	r0, #0
 8010784:	2500      	movs	r5, #0
 8010786:	05c0      	lsls	r0, r0, #23
 8010788:	4328      	orrs	r0, r5
 801078a:	07f6      	lsls	r6, r6, #31
 801078c:	4330      	orrs	r0, r6
 801078e:	bce0      	pop	{r5, r6, r7}
 8010790:	46ba      	mov	sl, r7
 8010792:	46b1      	mov	r9, r6
 8010794:	46a8      	mov	r8, r5
 8010796:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010798:	2b00      	cmp	r3, #0
 801079a:	d12b      	bne.n	80107f4 <__aeabi_fdiv+0x12c>
 801079c:	2001      	movs	r0, #1
 801079e:	464a      	mov	r2, r9
 80107a0:	0033      	movs	r3, r6
 80107a2:	494e      	ldr	r1, [pc, #312]	; (80108dc <__aeabi_fdiv+0x214>)
 80107a4:	4302      	orrs	r2, r0
 80107a6:	0092      	lsls	r2, r2, #2
 80107a8:	588a      	ldr	r2, [r1, r2]
 80107aa:	4063      	eors	r3, r4
 80107ac:	b2db      	uxtb	r3, r3
 80107ae:	4697      	mov	pc, r2
 80107b0:	2d00      	cmp	r5, #0
 80107b2:	d113      	bne.n	80107dc <__aeabi_fdiv+0x114>
 80107b4:	2304      	movs	r3, #4
 80107b6:	4699      	mov	r9, r3
 80107b8:	3b03      	subs	r3, #3
 80107ba:	2700      	movs	r7, #0
 80107bc:	469a      	mov	sl, r3
 80107be:	e79a      	b.n	80106f6 <__aeabi_fdiv+0x2e>
 80107c0:	2d00      	cmp	r5, #0
 80107c2:	d105      	bne.n	80107d0 <__aeabi_fdiv+0x108>
 80107c4:	2308      	movs	r3, #8
 80107c6:	4699      	mov	r9, r3
 80107c8:	3b06      	subs	r3, #6
 80107ca:	27ff      	movs	r7, #255	; 0xff
 80107cc:	469a      	mov	sl, r3
 80107ce:	e792      	b.n	80106f6 <__aeabi_fdiv+0x2e>
 80107d0:	230c      	movs	r3, #12
 80107d2:	4699      	mov	r9, r3
 80107d4:	3b09      	subs	r3, #9
 80107d6:	27ff      	movs	r7, #255	; 0xff
 80107d8:	469a      	mov	sl, r3
 80107da:	e78c      	b.n	80106f6 <__aeabi_fdiv+0x2e>
 80107dc:	0028      	movs	r0, r5
 80107de:	f7ff fd6d 	bl	80102bc <__clzsi2>
 80107e2:	2776      	movs	r7, #118	; 0x76
 80107e4:	1f43      	subs	r3, r0, #5
 80107e6:	409d      	lsls	r5, r3
 80107e8:	2300      	movs	r3, #0
 80107ea:	427f      	negs	r7, r7
 80107ec:	4699      	mov	r9, r3
 80107ee:	469a      	mov	sl, r3
 80107f0:	1a3f      	subs	r7, r7, r0
 80107f2:	e780      	b.n	80106f6 <__aeabi_fdiv+0x2e>
 80107f4:	0018      	movs	r0, r3
 80107f6:	f7ff fd61 	bl	80102bc <__clzsi2>
 80107fa:	4642      	mov	r2, r8
 80107fc:	1f43      	subs	r3, r0, #5
 80107fe:	2176      	movs	r1, #118	; 0x76
 8010800:	409a      	lsls	r2, r3
 8010802:	4249      	negs	r1, r1
 8010804:	1a09      	subs	r1, r1, r0
 8010806:	4690      	mov	r8, r2
 8010808:	2000      	movs	r0, #0
 801080a:	e785      	b.n	8010718 <__aeabi_fdiv+0x50>
 801080c:	21ff      	movs	r1, #255	; 0xff
 801080e:	2003      	movs	r0, #3
 8010810:	e782      	b.n	8010718 <__aeabi_fdiv+0x50>
 8010812:	001e      	movs	r6, r3
 8010814:	20ff      	movs	r0, #255	; 0xff
 8010816:	2500      	movs	r5, #0
 8010818:	e7b5      	b.n	8010786 <__aeabi_fdiv+0xbe>
 801081a:	2301      	movs	r3, #1
 801081c:	1a1b      	subs	r3, r3, r0
 801081e:	2b1b      	cmp	r3, #27
 8010820:	dcaf      	bgt.n	8010782 <__aeabi_fdiv+0xba>
 8010822:	379e      	adds	r7, #158	; 0x9e
 8010824:	0029      	movs	r1, r5
 8010826:	40bd      	lsls	r5, r7
 8010828:	40d9      	lsrs	r1, r3
 801082a:	1e6a      	subs	r2, r5, #1
 801082c:	4195      	sbcs	r5, r2
 801082e:	430d      	orrs	r5, r1
 8010830:	076b      	lsls	r3, r5, #29
 8010832:	d004      	beq.n	801083e <__aeabi_fdiv+0x176>
 8010834:	230f      	movs	r3, #15
 8010836:	402b      	ands	r3, r5
 8010838:	2b04      	cmp	r3, #4
 801083a:	d000      	beq.n	801083e <__aeabi_fdiv+0x176>
 801083c:	3504      	adds	r5, #4
 801083e:	016b      	lsls	r3, r5, #5
 8010840:	d544      	bpl.n	80108cc <__aeabi_fdiv+0x204>
 8010842:	2001      	movs	r0, #1
 8010844:	2500      	movs	r5, #0
 8010846:	e79e      	b.n	8010786 <__aeabi_fdiv+0xbe>
 8010848:	20ff      	movs	r0, #255	; 0xff
 801084a:	2500      	movs	r5, #0
 801084c:	e79b      	b.n	8010786 <__aeabi_fdiv+0xbe>
 801084e:	2580      	movs	r5, #128	; 0x80
 8010850:	2600      	movs	r6, #0
 8010852:	20ff      	movs	r0, #255	; 0xff
 8010854:	03ed      	lsls	r5, r5, #15
 8010856:	e796      	b.n	8010786 <__aeabi_fdiv+0xbe>
 8010858:	2300      	movs	r3, #0
 801085a:	4698      	mov	r8, r3
 801085c:	2080      	movs	r0, #128	; 0x80
 801085e:	03c0      	lsls	r0, r0, #15
 8010860:	4205      	tst	r5, r0
 8010862:	d009      	beq.n	8010878 <__aeabi_fdiv+0x1b0>
 8010864:	4643      	mov	r3, r8
 8010866:	4203      	tst	r3, r0
 8010868:	d106      	bne.n	8010878 <__aeabi_fdiv+0x1b0>
 801086a:	4645      	mov	r5, r8
 801086c:	4305      	orrs	r5, r0
 801086e:	026d      	lsls	r5, r5, #9
 8010870:	0026      	movs	r6, r4
 8010872:	20ff      	movs	r0, #255	; 0xff
 8010874:	0a6d      	lsrs	r5, r5, #9
 8010876:	e786      	b.n	8010786 <__aeabi_fdiv+0xbe>
 8010878:	2080      	movs	r0, #128	; 0x80
 801087a:	03c0      	lsls	r0, r0, #15
 801087c:	4305      	orrs	r5, r0
 801087e:	026d      	lsls	r5, r5, #9
 8010880:	20ff      	movs	r0, #255	; 0xff
 8010882:	0a6d      	lsrs	r5, r5, #9
 8010884:	e77f      	b.n	8010786 <__aeabi_fdiv+0xbe>
 8010886:	4641      	mov	r1, r8
 8010888:	016a      	lsls	r2, r5, #5
 801088a:	0148      	lsls	r0, r1, #5
 801088c:	4282      	cmp	r2, r0
 801088e:	d219      	bcs.n	80108c4 <__aeabi_fdiv+0x1fc>
 8010890:	211b      	movs	r1, #27
 8010892:	2500      	movs	r5, #0
 8010894:	3f01      	subs	r7, #1
 8010896:	2601      	movs	r6, #1
 8010898:	0014      	movs	r4, r2
 801089a:	006d      	lsls	r5, r5, #1
 801089c:	0052      	lsls	r2, r2, #1
 801089e:	2c00      	cmp	r4, #0
 80108a0:	db01      	blt.n	80108a6 <__aeabi_fdiv+0x1de>
 80108a2:	4290      	cmp	r0, r2
 80108a4:	d801      	bhi.n	80108aa <__aeabi_fdiv+0x1e2>
 80108a6:	1a12      	subs	r2, r2, r0
 80108a8:	4335      	orrs	r5, r6
 80108aa:	3901      	subs	r1, #1
 80108ac:	2900      	cmp	r1, #0
 80108ae:	d1f3      	bne.n	8010898 <__aeabi_fdiv+0x1d0>
 80108b0:	1e50      	subs	r0, r2, #1
 80108b2:	4182      	sbcs	r2, r0
 80108b4:	0038      	movs	r0, r7
 80108b6:	307f      	adds	r0, #127	; 0x7f
 80108b8:	001e      	movs	r6, r3
 80108ba:	4315      	orrs	r5, r2
 80108bc:	2800      	cmp	r0, #0
 80108be:	dd00      	ble.n	80108c2 <__aeabi_fdiv+0x1fa>
 80108c0:	e74b      	b.n	801075a <__aeabi_fdiv+0x92>
 80108c2:	e7aa      	b.n	801081a <__aeabi_fdiv+0x152>
 80108c4:	211a      	movs	r1, #26
 80108c6:	2501      	movs	r5, #1
 80108c8:	1a12      	subs	r2, r2, r0
 80108ca:	e7e4      	b.n	8010896 <__aeabi_fdiv+0x1ce>
 80108cc:	01ad      	lsls	r5, r5, #6
 80108ce:	2000      	movs	r0, #0
 80108d0:	0a6d      	lsrs	r5, r5, #9
 80108d2:	e758      	b.n	8010786 <__aeabi_fdiv+0xbe>
 80108d4:	080199ac 	.word	0x080199ac
 80108d8:	f7ffffff 	.word	0xf7ffffff
 80108dc:	080199ec 	.word	0x080199ec

080108e0 <__aeabi_fmul>:
 80108e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80108e2:	4657      	mov	r7, sl
 80108e4:	464e      	mov	r6, r9
 80108e6:	4645      	mov	r5, r8
 80108e8:	46de      	mov	lr, fp
 80108ea:	0244      	lsls	r4, r0, #9
 80108ec:	b5e0      	push	{r5, r6, r7, lr}
 80108ee:	0045      	lsls	r5, r0, #1
 80108f0:	1c0f      	adds	r7, r1, #0
 80108f2:	0a64      	lsrs	r4, r4, #9
 80108f4:	0e2d      	lsrs	r5, r5, #24
 80108f6:	0fc6      	lsrs	r6, r0, #31
 80108f8:	2d00      	cmp	r5, #0
 80108fa:	d047      	beq.n	801098c <__aeabi_fmul+0xac>
 80108fc:	2dff      	cmp	r5, #255	; 0xff
 80108fe:	d04d      	beq.n	801099c <__aeabi_fmul+0xbc>
 8010900:	2300      	movs	r3, #0
 8010902:	2080      	movs	r0, #128	; 0x80
 8010904:	469a      	mov	sl, r3
 8010906:	469b      	mov	fp, r3
 8010908:	00e4      	lsls	r4, r4, #3
 801090a:	04c0      	lsls	r0, r0, #19
 801090c:	4304      	orrs	r4, r0
 801090e:	3d7f      	subs	r5, #127	; 0x7f
 8010910:	0278      	lsls	r0, r7, #9
 8010912:	0a43      	lsrs	r3, r0, #9
 8010914:	4699      	mov	r9, r3
 8010916:	007a      	lsls	r2, r7, #1
 8010918:	0ffb      	lsrs	r3, r7, #31
 801091a:	4698      	mov	r8, r3
 801091c:	0e12      	lsrs	r2, r2, #24
 801091e:	464b      	mov	r3, r9
 8010920:	d044      	beq.n	80109ac <__aeabi_fmul+0xcc>
 8010922:	2aff      	cmp	r2, #255	; 0xff
 8010924:	d011      	beq.n	801094a <__aeabi_fmul+0x6a>
 8010926:	00d8      	lsls	r0, r3, #3
 8010928:	2380      	movs	r3, #128	; 0x80
 801092a:	04db      	lsls	r3, r3, #19
 801092c:	4303      	orrs	r3, r0
 801092e:	4699      	mov	r9, r3
 8010930:	2000      	movs	r0, #0
 8010932:	3a7f      	subs	r2, #127	; 0x7f
 8010934:	18ad      	adds	r5, r5, r2
 8010936:	4647      	mov	r7, r8
 8010938:	4653      	mov	r3, sl
 801093a:	4077      	eors	r7, r6
 801093c:	1c69      	adds	r1, r5, #1
 801093e:	2b0f      	cmp	r3, #15
 8010940:	d83f      	bhi.n	80109c2 <__aeabi_fmul+0xe2>
 8010942:	4a72      	ldr	r2, [pc, #456]	; (8010b0c <__aeabi_fmul+0x22c>)
 8010944:	009b      	lsls	r3, r3, #2
 8010946:	58d3      	ldr	r3, [r2, r3]
 8010948:	469f      	mov	pc, r3
 801094a:	35ff      	adds	r5, #255	; 0xff
 801094c:	2b00      	cmp	r3, #0
 801094e:	d000      	beq.n	8010952 <__aeabi_fmul+0x72>
 8010950:	e079      	b.n	8010a46 <__aeabi_fmul+0x166>
 8010952:	4652      	mov	r2, sl
 8010954:	2302      	movs	r3, #2
 8010956:	431a      	orrs	r2, r3
 8010958:	4692      	mov	sl, r2
 801095a:	2002      	movs	r0, #2
 801095c:	e7eb      	b.n	8010936 <__aeabi_fmul+0x56>
 801095e:	4647      	mov	r7, r8
 8010960:	464c      	mov	r4, r9
 8010962:	4683      	mov	fp, r0
 8010964:	465b      	mov	r3, fp
 8010966:	2b02      	cmp	r3, #2
 8010968:	d028      	beq.n	80109bc <__aeabi_fmul+0xdc>
 801096a:	2b03      	cmp	r3, #3
 801096c:	d100      	bne.n	8010970 <__aeabi_fmul+0x90>
 801096e:	e0c6      	b.n	8010afe <__aeabi_fmul+0x21e>
 8010970:	2b01      	cmp	r3, #1
 8010972:	d14f      	bne.n	8010a14 <__aeabi_fmul+0x134>
 8010974:	2000      	movs	r0, #0
 8010976:	2400      	movs	r4, #0
 8010978:	05c0      	lsls	r0, r0, #23
 801097a:	07ff      	lsls	r7, r7, #31
 801097c:	4320      	orrs	r0, r4
 801097e:	4338      	orrs	r0, r7
 8010980:	bcf0      	pop	{r4, r5, r6, r7}
 8010982:	46bb      	mov	fp, r7
 8010984:	46b2      	mov	sl, r6
 8010986:	46a9      	mov	r9, r5
 8010988:	46a0      	mov	r8, r4
 801098a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801098c:	2c00      	cmp	r4, #0
 801098e:	d171      	bne.n	8010a74 <__aeabi_fmul+0x194>
 8010990:	2304      	movs	r3, #4
 8010992:	469a      	mov	sl, r3
 8010994:	3b03      	subs	r3, #3
 8010996:	2500      	movs	r5, #0
 8010998:	469b      	mov	fp, r3
 801099a:	e7b9      	b.n	8010910 <__aeabi_fmul+0x30>
 801099c:	2c00      	cmp	r4, #0
 801099e:	d163      	bne.n	8010a68 <__aeabi_fmul+0x188>
 80109a0:	2308      	movs	r3, #8
 80109a2:	469a      	mov	sl, r3
 80109a4:	3b06      	subs	r3, #6
 80109a6:	25ff      	movs	r5, #255	; 0xff
 80109a8:	469b      	mov	fp, r3
 80109aa:	e7b1      	b.n	8010910 <__aeabi_fmul+0x30>
 80109ac:	2b00      	cmp	r3, #0
 80109ae:	d150      	bne.n	8010a52 <__aeabi_fmul+0x172>
 80109b0:	4652      	mov	r2, sl
 80109b2:	3301      	adds	r3, #1
 80109b4:	431a      	orrs	r2, r3
 80109b6:	4692      	mov	sl, r2
 80109b8:	2001      	movs	r0, #1
 80109ba:	e7bc      	b.n	8010936 <__aeabi_fmul+0x56>
 80109bc:	20ff      	movs	r0, #255	; 0xff
 80109be:	2400      	movs	r4, #0
 80109c0:	e7da      	b.n	8010978 <__aeabi_fmul+0x98>
 80109c2:	4648      	mov	r0, r9
 80109c4:	0c26      	lsrs	r6, r4, #16
 80109c6:	0424      	lsls	r4, r4, #16
 80109c8:	0c22      	lsrs	r2, r4, #16
 80109ca:	0404      	lsls	r4, r0, #16
 80109cc:	0c24      	lsrs	r4, r4, #16
 80109ce:	464b      	mov	r3, r9
 80109d0:	0020      	movs	r0, r4
 80109d2:	0c1b      	lsrs	r3, r3, #16
 80109d4:	4350      	muls	r0, r2
 80109d6:	4374      	muls	r4, r6
 80109d8:	435a      	muls	r2, r3
 80109da:	435e      	muls	r6, r3
 80109dc:	1912      	adds	r2, r2, r4
 80109de:	0c03      	lsrs	r3, r0, #16
 80109e0:	189b      	adds	r3, r3, r2
 80109e2:	429c      	cmp	r4, r3
 80109e4:	d903      	bls.n	80109ee <__aeabi_fmul+0x10e>
 80109e6:	2280      	movs	r2, #128	; 0x80
 80109e8:	0252      	lsls	r2, r2, #9
 80109ea:	4694      	mov	ip, r2
 80109ec:	4466      	add	r6, ip
 80109ee:	0400      	lsls	r0, r0, #16
 80109f0:	041a      	lsls	r2, r3, #16
 80109f2:	0c00      	lsrs	r0, r0, #16
 80109f4:	1812      	adds	r2, r2, r0
 80109f6:	0194      	lsls	r4, r2, #6
 80109f8:	1e60      	subs	r0, r4, #1
 80109fa:	4184      	sbcs	r4, r0
 80109fc:	0c1b      	lsrs	r3, r3, #16
 80109fe:	0e92      	lsrs	r2, r2, #26
 8010a00:	199b      	adds	r3, r3, r6
 8010a02:	4314      	orrs	r4, r2
 8010a04:	019b      	lsls	r3, r3, #6
 8010a06:	431c      	orrs	r4, r3
 8010a08:	011b      	lsls	r3, r3, #4
 8010a0a:	d572      	bpl.n	8010af2 <__aeabi_fmul+0x212>
 8010a0c:	2001      	movs	r0, #1
 8010a0e:	0863      	lsrs	r3, r4, #1
 8010a10:	4004      	ands	r4, r0
 8010a12:	431c      	orrs	r4, r3
 8010a14:	0008      	movs	r0, r1
 8010a16:	307f      	adds	r0, #127	; 0x7f
 8010a18:	2800      	cmp	r0, #0
 8010a1a:	dd3c      	ble.n	8010a96 <__aeabi_fmul+0x1b6>
 8010a1c:	0763      	lsls	r3, r4, #29
 8010a1e:	d004      	beq.n	8010a2a <__aeabi_fmul+0x14a>
 8010a20:	230f      	movs	r3, #15
 8010a22:	4023      	ands	r3, r4
 8010a24:	2b04      	cmp	r3, #4
 8010a26:	d000      	beq.n	8010a2a <__aeabi_fmul+0x14a>
 8010a28:	3404      	adds	r4, #4
 8010a2a:	0123      	lsls	r3, r4, #4
 8010a2c:	d503      	bpl.n	8010a36 <__aeabi_fmul+0x156>
 8010a2e:	3180      	adds	r1, #128	; 0x80
 8010a30:	0008      	movs	r0, r1
 8010a32:	4b37      	ldr	r3, [pc, #220]	; (8010b10 <__aeabi_fmul+0x230>)
 8010a34:	401c      	ands	r4, r3
 8010a36:	28fe      	cmp	r0, #254	; 0xfe
 8010a38:	dcc0      	bgt.n	80109bc <__aeabi_fmul+0xdc>
 8010a3a:	01a4      	lsls	r4, r4, #6
 8010a3c:	0a64      	lsrs	r4, r4, #9
 8010a3e:	b2c0      	uxtb	r0, r0
 8010a40:	e79a      	b.n	8010978 <__aeabi_fmul+0x98>
 8010a42:	0037      	movs	r7, r6
 8010a44:	e78e      	b.n	8010964 <__aeabi_fmul+0x84>
 8010a46:	4652      	mov	r2, sl
 8010a48:	2303      	movs	r3, #3
 8010a4a:	431a      	orrs	r2, r3
 8010a4c:	4692      	mov	sl, r2
 8010a4e:	2003      	movs	r0, #3
 8010a50:	e771      	b.n	8010936 <__aeabi_fmul+0x56>
 8010a52:	4648      	mov	r0, r9
 8010a54:	f7ff fc32 	bl	80102bc <__clzsi2>
 8010a58:	464a      	mov	r2, r9
 8010a5a:	1f43      	subs	r3, r0, #5
 8010a5c:	409a      	lsls	r2, r3
 8010a5e:	1a2d      	subs	r5, r5, r0
 8010a60:	4691      	mov	r9, r2
 8010a62:	2000      	movs	r0, #0
 8010a64:	3d76      	subs	r5, #118	; 0x76
 8010a66:	e766      	b.n	8010936 <__aeabi_fmul+0x56>
 8010a68:	230c      	movs	r3, #12
 8010a6a:	469a      	mov	sl, r3
 8010a6c:	3b09      	subs	r3, #9
 8010a6e:	25ff      	movs	r5, #255	; 0xff
 8010a70:	469b      	mov	fp, r3
 8010a72:	e74d      	b.n	8010910 <__aeabi_fmul+0x30>
 8010a74:	0020      	movs	r0, r4
 8010a76:	f7ff fc21 	bl	80102bc <__clzsi2>
 8010a7a:	2576      	movs	r5, #118	; 0x76
 8010a7c:	1f43      	subs	r3, r0, #5
 8010a7e:	409c      	lsls	r4, r3
 8010a80:	2300      	movs	r3, #0
 8010a82:	426d      	negs	r5, r5
 8010a84:	469a      	mov	sl, r3
 8010a86:	469b      	mov	fp, r3
 8010a88:	1a2d      	subs	r5, r5, r0
 8010a8a:	e741      	b.n	8010910 <__aeabi_fmul+0x30>
 8010a8c:	2480      	movs	r4, #128	; 0x80
 8010a8e:	2700      	movs	r7, #0
 8010a90:	20ff      	movs	r0, #255	; 0xff
 8010a92:	03e4      	lsls	r4, r4, #15
 8010a94:	e770      	b.n	8010978 <__aeabi_fmul+0x98>
 8010a96:	2301      	movs	r3, #1
 8010a98:	1a1b      	subs	r3, r3, r0
 8010a9a:	2b1b      	cmp	r3, #27
 8010a9c:	dd00      	ble.n	8010aa0 <__aeabi_fmul+0x1c0>
 8010a9e:	e769      	b.n	8010974 <__aeabi_fmul+0x94>
 8010aa0:	319e      	adds	r1, #158	; 0x9e
 8010aa2:	0020      	movs	r0, r4
 8010aa4:	408c      	lsls	r4, r1
 8010aa6:	40d8      	lsrs	r0, r3
 8010aa8:	1e63      	subs	r3, r4, #1
 8010aaa:	419c      	sbcs	r4, r3
 8010aac:	4304      	orrs	r4, r0
 8010aae:	0763      	lsls	r3, r4, #29
 8010ab0:	d004      	beq.n	8010abc <__aeabi_fmul+0x1dc>
 8010ab2:	230f      	movs	r3, #15
 8010ab4:	4023      	ands	r3, r4
 8010ab6:	2b04      	cmp	r3, #4
 8010ab8:	d000      	beq.n	8010abc <__aeabi_fmul+0x1dc>
 8010aba:	3404      	adds	r4, #4
 8010abc:	0163      	lsls	r3, r4, #5
 8010abe:	d51a      	bpl.n	8010af6 <__aeabi_fmul+0x216>
 8010ac0:	2001      	movs	r0, #1
 8010ac2:	2400      	movs	r4, #0
 8010ac4:	e758      	b.n	8010978 <__aeabi_fmul+0x98>
 8010ac6:	2080      	movs	r0, #128	; 0x80
 8010ac8:	03c0      	lsls	r0, r0, #15
 8010aca:	4204      	tst	r4, r0
 8010acc:	d009      	beq.n	8010ae2 <__aeabi_fmul+0x202>
 8010ace:	464b      	mov	r3, r9
 8010ad0:	4203      	tst	r3, r0
 8010ad2:	d106      	bne.n	8010ae2 <__aeabi_fmul+0x202>
 8010ad4:	464c      	mov	r4, r9
 8010ad6:	4304      	orrs	r4, r0
 8010ad8:	0264      	lsls	r4, r4, #9
 8010ada:	4647      	mov	r7, r8
 8010adc:	20ff      	movs	r0, #255	; 0xff
 8010ade:	0a64      	lsrs	r4, r4, #9
 8010ae0:	e74a      	b.n	8010978 <__aeabi_fmul+0x98>
 8010ae2:	2080      	movs	r0, #128	; 0x80
 8010ae4:	03c0      	lsls	r0, r0, #15
 8010ae6:	4304      	orrs	r4, r0
 8010ae8:	0264      	lsls	r4, r4, #9
 8010aea:	0037      	movs	r7, r6
 8010aec:	20ff      	movs	r0, #255	; 0xff
 8010aee:	0a64      	lsrs	r4, r4, #9
 8010af0:	e742      	b.n	8010978 <__aeabi_fmul+0x98>
 8010af2:	0029      	movs	r1, r5
 8010af4:	e78e      	b.n	8010a14 <__aeabi_fmul+0x134>
 8010af6:	01a4      	lsls	r4, r4, #6
 8010af8:	2000      	movs	r0, #0
 8010afa:	0a64      	lsrs	r4, r4, #9
 8010afc:	e73c      	b.n	8010978 <__aeabi_fmul+0x98>
 8010afe:	2080      	movs	r0, #128	; 0x80
 8010b00:	03c0      	lsls	r0, r0, #15
 8010b02:	4304      	orrs	r4, r0
 8010b04:	0264      	lsls	r4, r4, #9
 8010b06:	20ff      	movs	r0, #255	; 0xff
 8010b08:	0a64      	lsrs	r4, r4, #9
 8010b0a:	e735      	b.n	8010978 <__aeabi_fmul+0x98>
 8010b0c:	08019a2c 	.word	0x08019a2c
 8010b10:	f7ffffff 	.word	0xf7ffffff

08010b14 <__aeabi_fsub>:
 8010b14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010b16:	4646      	mov	r6, r8
 8010b18:	46d6      	mov	lr, sl
 8010b1a:	464f      	mov	r7, r9
 8010b1c:	0243      	lsls	r3, r0, #9
 8010b1e:	0a5b      	lsrs	r3, r3, #9
 8010b20:	00da      	lsls	r2, r3, #3
 8010b22:	4694      	mov	ip, r2
 8010b24:	024a      	lsls	r2, r1, #9
 8010b26:	b5c0      	push	{r6, r7, lr}
 8010b28:	0044      	lsls	r4, r0, #1
 8010b2a:	0a56      	lsrs	r6, r2, #9
 8010b2c:	1c05      	adds	r5, r0, #0
 8010b2e:	46b0      	mov	r8, r6
 8010b30:	0e24      	lsrs	r4, r4, #24
 8010b32:	004e      	lsls	r6, r1, #1
 8010b34:	0992      	lsrs	r2, r2, #6
 8010b36:	001f      	movs	r7, r3
 8010b38:	0020      	movs	r0, r4
 8010b3a:	4692      	mov	sl, r2
 8010b3c:	0fed      	lsrs	r5, r5, #31
 8010b3e:	0e36      	lsrs	r6, r6, #24
 8010b40:	0fc9      	lsrs	r1, r1, #31
 8010b42:	2eff      	cmp	r6, #255	; 0xff
 8010b44:	d100      	bne.n	8010b48 <__aeabi_fsub+0x34>
 8010b46:	e07f      	b.n	8010c48 <__aeabi_fsub+0x134>
 8010b48:	2201      	movs	r2, #1
 8010b4a:	4051      	eors	r1, r2
 8010b4c:	428d      	cmp	r5, r1
 8010b4e:	d051      	beq.n	8010bf4 <__aeabi_fsub+0xe0>
 8010b50:	1ba2      	subs	r2, r4, r6
 8010b52:	4691      	mov	r9, r2
 8010b54:	2a00      	cmp	r2, #0
 8010b56:	dc00      	bgt.n	8010b5a <__aeabi_fsub+0x46>
 8010b58:	e07e      	b.n	8010c58 <__aeabi_fsub+0x144>
 8010b5a:	2e00      	cmp	r6, #0
 8010b5c:	d100      	bne.n	8010b60 <__aeabi_fsub+0x4c>
 8010b5e:	e099      	b.n	8010c94 <__aeabi_fsub+0x180>
 8010b60:	2cff      	cmp	r4, #255	; 0xff
 8010b62:	d100      	bne.n	8010b66 <__aeabi_fsub+0x52>
 8010b64:	e08c      	b.n	8010c80 <__aeabi_fsub+0x16c>
 8010b66:	2380      	movs	r3, #128	; 0x80
 8010b68:	4652      	mov	r2, sl
 8010b6a:	04db      	lsls	r3, r3, #19
 8010b6c:	431a      	orrs	r2, r3
 8010b6e:	4692      	mov	sl, r2
 8010b70:	464a      	mov	r2, r9
 8010b72:	2301      	movs	r3, #1
 8010b74:	2a1b      	cmp	r2, #27
 8010b76:	dc08      	bgt.n	8010b8a <__aeabi_fsub+0x76>
 8010b78:	4653      	mov	r3, sl
 8010b7a:	2120      	movs	r1, #32
 8010b7c:	40d3      	lsrs	r3, r2
 8010b7e:	1a89      	subs	r1, r1, r2
 8010b80:	4652      	mov	r2, sl
 8010b82:	408a      	lsls	r2, r1
 8010b84:	1e51      	subs	r1, r2, #1
 8010b86:	418a      	sbcs	r2, r1
 8010b88:	4313      	orrs	r3, r2
 8010b8a:	4662      	mov	r2, ip
 8010b8c:	1ad3      	subs	r3, r2, r3
 8010b8e:	015a      	lsls	r2, r3, #5
 8010b90:	d400      	bmi.n	8010b94 <__aeabi_fsub+0x80>
 8010b92:	e0f3      	b.n	8010d7c <__aeabi_fsub+0x268>
 8010b94:	019b      	lsls	r3, r3, #6
 8010b96:	099e      	lsrs	r6, r3, #6
 8010b98:	0030      	movs	r0, r6
 8010b9a:	f7ff fb8f 	bl	80102bc <__clzsi2>
 8010b9e:	3805      	subs	r0, #5
 8010ba0:	4086      	lsls	r6, r0
 8010ba2:	4284      	cmp	r4, r0
 8010ba4:	dd00      	ble.n	8010ba8 <__aeabi_fsub+0x94>
 8010ba6:	e0f7      	b.n	8010d98 <__aeabi_fsub+0x284>
 8010ba8:	0032      	movs	r2, r6
 8010baa:	1b04      	subs	r4, r0, r4
 8010bac:	2020      	movs	r0, #32
 8010bae:	3401      	adds	r4, #1
 8010bb0:	40e2      	lsrs	r2, r4
 8010bb2:	1b04      	subs	r4, r0, r4
 8010bb4:	40a6      	lsls	r6, r4
 8010bb6:	0033      	movs	r3, r6
 8010bb8:	1e5e      	subs	r6, r3, #1
 8010bba:	41b3      	sbcs	r3, r6
 8010bbc:	2400      	movs	r4, #0
 8010bbe:	4313      	orrs	r3, r2
 8010bc0:	075a      	lsls	r2, r3, #29
 8010bc2:	d004      	beq.n	8010bce <__aeabi_fsub+0xba>
 8010bc4:	220f      	movs	r2, #15
 8010bc6:	401a      	ands	r2, r3
 8010bc8:	2a04      	cmp	r2, #4
 8010bca:	d000      	beq.n	8010bce <__aeabi_fsub+0xba>
 8010bcc:	3304      	adds	r3, #4
 8010bce:	015a      	lsls	r2, r3, #5
 8010bd0:	d400      	bmi.n	8010bd4 <__aeabi_fsub+0xc0>
 8010bd2:	e0d6      	b.n	8010d82 <__aeabi_fsub+0x26e>
 8010bd4:	1c62      	adds	r2, r4, #1
 8010bd6:	2cfe      	cmp	r4, #254	; 0xfe
 8010bd8:	d100      	bne.n	8010bdc <__aeabi_fsub+0xc8>
 8010bda:	e0da      	b.n	8010d92 <__aeabi_fsub+0x27e>
 8010bdc:	019b      	lsls	r3, r3, #6
 8010bde:	0a5f      	lsrs	r7, r3, #9
 8010be0:	b2d0      	uxtb	r0, r2
 8010be2:	05c0      	lsls	r0, r0, #23
 8010be4:	4338      	orrs	r0, r7
 8010be6:	07ed      	lsls	r5, r5, #31
 8010be8:	4328      	orrs	r0, r5
 8010bea:	bce0      	pop	{r5, r6, r7}
 8010bec:	46ba      	mov	sl, r7
 8010bee:	46b1      	mov	r9, r6
 8010bf0:	46a8      	mov	r8, r5
 8010bf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010bf4:	1ba2      	subs	r2, r4, r6
 8010bf6:	4691      	mov	r9, r2
 8010bf8:	2a00      	cmp	r2, #0
 8010bfa:	dd63      	ble.n	8010cc4 <__aeabi_fsub+0x1b0>
 8010bfc:	2e00      	cmp	r6, #0
 8010bfe:	d100      	bne.n	8010c02 <__aeabi_fsub+0xee>
 8010c00:	e099      	b.n	8010d36 <__aeabi_fsub+0x222>
 8010c02:	2cff      	cmp	r4, #255	; 0xff
 8010c04:	d03c      	beq.n	8010c80 <__aeabi_fsub+0x16c>
 8010c06:	2380      	movs	r3, #128	; 0x80
 8010c08:	4652      	mov	r2, sl
 8010c0a:	04db      	lsls	r3, r3, #19
 8010c0c:	431a      	orrs	r2, r3
 8010c0e:	4692      	mov	sl, r2
 8010c10:	464a      	mov	r2, r9
 8010c12:	2301      	movs	r3, #1
 8010c14:	2a1b      	cmp	r2, #27
 8010c16:	dc08      	bgt.n	8010c2a <__aeabi_fsub+0x116>
 8010c18:	4653      	mov	r3, sl
 8010c1a:	2120      	movs	r1, #32
 8010c1c:	40d3      	lsrs	r3, r2
 8010c1e:	1a89      	subs	r1, r1, r2
 8010c20:	4652      	mov	r2, sl
 8010c22:	408a      	lsls	r2, r1
 8010c24:	1e51      	subs	r1, r2, #1
 8010c26:	418a      	sbcs	r2, r1
 8010c28:	4313      	orrs	r3, r2
 8010c2a:	4463      	add	r3, ip
 8010c2c:	015a      	lsls	r2, r3, #5
 8010c2e:	d400      	bmi.n	8010c32 <__aeabi_fsub+0x11e>
 8010c30:	e0a4      	b.n	8010d7c <__aeabi_fsub+0x268>
 8010c32:	3401      	adds	r4, #1
 8010c34:	2cff      	cmp	r4, #255	; 0xff
 8010c36:	d100      	bne.n	8010c3a <__aeabi_fsub+0x126>
 8010c38:	e0ab      	b.n	8010d92 <__aeabi_fsub+0x27e>
 8010c3a:	2201      	movs	r2, #1
 8010c3c:	4997      	ldr	r1, [pc, #604]	; (8010e9c <__aeabi_fsub+0x388>)
 8010c3e:	401a      	ands	r2, r3
 8010c40:	085b      	lsrs	r3, r3, #1
 8010c42:	400b      	ands	r3, r1
 8010c44:	4313      	orrs	r3, r2
 8010c46:	e7bb      	b.n	8010bc0 <__aeabi_fsub+0xac>
 8010c48:	2a00      	cmp	r2, #0
 8010c4a:	d032      	beq.n	8010cb2 <__aeabi_fsub+0x19e>
 8010c4c:	428d      	cmp	r5, r1
 8010c4e:	d035      	beq.n	8010cbc <__aeabi_fsub+0x1a8>
 8010c50:	22ff      	movs	r2, #255	; 0xff
 8010c52:	4252      	negs	r2, r2
 8010c54:	4691      	mov	r9, r2
 8010c56:	44a1      	add	r9, r4
 8010c58:	464a      	mov	r2, r9
 8010c5a:	2a00      	cmp	r2, #0
 8010c5c:	d051      	beq.n	8010d02 <__aeabi_fsub+0x1ee>
 8010c5e:	1b30      	subs	r0, r6, r4
 8010c60:	2c00      	cmp	r4, #0
 8010c62:	d000      	beq.n	8010c66 <__aeabi_fsub+0x152>
 8010c64:	e09c      	b.n	8010da0 <__aeabi_fsub+0x28c>
 8010c66:	4663      	mov	r3, ip
 8010c68:	2b00      	cmp	r3, #0
 8010c6a:	d100      	bne.n	8010c6e <__aeabi_fsub+0x15a>
 8010c6c:	e0df      	b.n	8010e2e <__aeabi_fsub+0x31a>
 8010c6e:	3801      	subs	r0, #1
 8010c70:	2800      	cmp	r0, #0
 8010c72:	d100      	bne.n	8010c76 <__aeabi_fsub+0x162>
 8010c74:	e0f7      	b.n	8010e66 <__aeabi_fsub+0x352>
 8010c76:	2eff      	cmp	r6, #255	; 0xff
 8010c78:	d000      	beq.n	8010c7c <__aeabi_fsub+0x168>
 8010c7a:	e099      	b.n	8010db0 <__aeabi_fsub+0x29c>
 8010c7c:	000d      	movs	r5, r1
 8010c7e:	4643      	mov	r3, r8
 8010c80:	2b00      	cmp	r3, #0
 8010c82:	d100      	bne.n	8010c86 <__aeabi_fsub+0x172>
 8010c84:	e085      	b.n	8010d92 <__aeabi_fsub+0x27e>
 8010c86:	2780      	movs	r7, #128	; 0x80
 8010c88:	03ff      	lsls	r7, r7, #15
 8010c8a:	431f      	orrs	r7, r3
 8010c8c:	027f      	lsls	r7, r7, #9
 8010c8e:	20ff      	movs	r0, #255	; 0xff
 8010c90:	0a7f      	lsrs	r7, r7, #9
 8010c92:	e7a6      	b.n	8010be2 <__aeabi_fsub+0xce>
 8010c94:	4652      	mov	r2, sl
 8010c96:	2a00      	cmp	r2, #0
 8010c98:	d074      	beq.n	8010d84 <__aeabi_fsub+0x270>
 8010c9a:	2201      	movs	r2, #1
 8010c9c:	4252      	negs	r2, r2
 8010c9e:	4690      	mov	r8, r2
 8010ca0:	44c1      	add	r9, r8
 8010ca2:	464a      	mov	r2, r9
 8010ca4:	2a00      	cmp	r2, #0
 8010ca6:	d100      	bne.n	8010caa <__aeabi_fsub+0x196>
 8010ca8:	e0c8      	b.n	8010e3c <__aeabi_fsub+0x328>
 8010caa:	2cff      	cmp	r4, #255	; 0xff
 8010cac:	d000      	beq.n	8010cb0 <__aeabi_fsub+0x19c>
 8010cae:	e75f      	b.n	8010b70 <__aeabi_fsub+0x5c>
 8010cb0:	e7e6      	b.n	8010c80 <__aeabi_fsub+0x16c>
 8010cb2:	2201      	movs	r2, #1
 8010cb4:	4051      	eors	r1, r2
 8010cb6:	42a9      	cmp	r1, r5
 8010cb8:	d000      	beq.n	8010cbc <__aeabi_fsub+0x1a8>
 8010cba:	e749      	b.n	8010b50 <__aeabi_fsub+0x3c>
 8010cbc:	22ff      	movs	r2, #255	; 0xff
 8010cbe:	4252      	negs	r2, r2
 8010cc0:	4691      	mov	r9, r2
 8010cc2:	44a1      	add	r9, r4
 8010cc4:	464a      	mov	r2, r9
 8010cc6:	2a00      	cmp	r2, #0
 8010cc8:	d043      	beq.n	8010d52 <__aeabi_fsub+0x23e>
 8010cca:	1b31      	subs	r1, r6, r4
 8010ccc:	2c00      	cmp	r4, #0
 8010cce:	d100      	bne.n	8010cd2 <__aeabi_fsub+0x1be>
 8010cd0:	e08c      	b.n	8010dec <__aeabi_fsub+0x2d8>
 8010cd2:	2eff      	cmp	r6, #255	; 0xff
 8010cd4:	d100      	bne.n	8010cd8 <__aeabi_fsub+0x1c4>
 8010cd6:	e092      	b.n	8010dfe <__aeabi_fsub+0x2ea>
 8010cd8:	2380      	movs	r3, #128	; 0x80
 8010cda:	4662      	mov	r2, ip
 8010cdc:	04db      	lsls	r3, r3, #19
 8010cde:	431a      	orrs	r2, r3
 8010ce0:	4694      	mov	ip, r2
 8010ce2:	2301      	movs	r3, #1
 8010ce4:	291b      	cmp	r1, #27
 8010ce6:	dc09      	bgt.n	8010cfc <__aeabi_fsub+0x1e8>
 8010ce8:	2020      	movs	r0, #32
 8010cea:	4663      	mov	r3, ip
 8010cec:	4662      	mov	r2, ip
 8010cee:	40cb      	lsrs	r3, r1
 8010cf0:	1a41      	subs	r1, r0, r1
 8010cf2:	408a      	lsls	r2, r1
 8010cf4:	0011      	movs	r1, r2
 8010cf6:	1e48      	subs	r0, r1, #1
 8010cf8:	4181      	sbcs	r1, r0
 8010cfa:	430b      	orrs	r3, r1
 8010cfc:	0034      	movs	r4, r6
 8010cfe:	4453      	add	r3, sl
 8010d00:	e794      	b.n	8010c2c <__aeabi_fsub+0x118>
 8010d02:	22fe      	movs	r2, #254	; 0xfe
 8010d04:	1c66      	adds	r6, r4, #1
 8010d06:	4232      	tst	r2, r6
 8010d08:	d164      	bne.n	8010dd4 <__aeabi_fsub+0x2c0>
 8010d0a:	2c00      	cmp	r4, #0
 8010d0c:	d000      	beq.n	8010d10 <__aeabi_fsub+0x1fc>
 8010d0e:	e082      	b.n	8010e16 <__aeabi_fsub+0x302>
 8010d10:	4663      	mov	r3, ip
 8010d12:	2b00      	cmp	r3, #0
 8010d14:	d100      	bne.n	8010d18 <__aeabi_fsub+0x204>
 8010d16:	e0ab      	b.n	8010e70 <__aeabi_fsub+0x35c>
 8010d18:	4653      	mov	r3, sl
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	d100      	bne.n	8010d20 <__aeabi_fsub+0x20c>
 8010d1e:	e760      	b.n	8010be2 <__aeabi_fsub+0xce>
 8010d20:	4663      	mov	r3, ip
 8010d22:	4652      	mov	r2, sl
 8010d24:	1a9b      	subs	r3, r3, r2
 8010d26:	015a      	lsls	r2, r3, #5
 8010d28:	d400      	bmi.n	8010d2c <__aeabi_fsub+0x218>
 8010d2a:	e0aa      	b.n	8010e82 <__aeabi_fsub+0x36e>
 8010d2c:	4663      	mov	r3, ip
 8010d2e:	4652      	mov	r2, sl
 8010d30:	000d      	movs	r5, r1
 8010d32:	1ad3      	subs	r3, r2, r3
 8010d34:	e744      	b.n	8010bc0 <__aeabi_fsub+0xac>
 8010d36:	4652      	mov	r2, sl
 8010d38:	2a00      	cmp	r2, #0
 8010d3a:	d023      	beq.n	8010d84 <__aeabi_fsub+0x270>
 8010d3c:	2201      	movs	r2, #1
 8010d3e:	4252      	negs	r2, r2
 8010d40:	4690      	mov	r8, r2
 8010d42:	44c1      	add	r9, r8
 8010d44:	464a      	mov	r2, r9
 8010d46:	2a00      	cmp	r2, #0
 8010d48:	d075      	beq.n	8010e36 <__aeabi_fsub+0x322>
 8010d4a:	2cff      	cmp	r4, #255	; 0xff
 8010d4c:	d000      	beq.n	8010d50 <__aeabi_fsub+0x23c>
 8010d4e:	e75f      	b.n	8010c10 <__aeabi_fsub+0xfc>
 8010d50:	e796      	b.n	8010c80 <__aeabi_fsub+0x16c>
 8010d52:	26fe      	movs	r6, #254	; 0xfe
 8010d54:	3401      	adds	r4, #1
 8010d56:	4226      	tst	r6, r4
 8010d58:	d153      	bne.n	8010e02 <__aeabi_fsub+0x2ee>
 8010d5a:	2800      	cmp	r0, #0
 8010d5c:	d172      	bne.n	8010e44 <__aeabi_fsub+0x330>
 8010d5e:	4663      	mov	r3, ip
 8010d60:	2b00      	cmp	r3, #0
 8010d62:	d100      	bne.n	8010d66 <__aeabi_fsub+0x252>
 8010d64:	e093      	b.n	8010e8e <__aeabi_fsub+0x37a>
 8010d66:	4653      	mov	r3, sl
 8010d68:	2b00      	cmp	r3, #0
 8010d6a:	d100      	bne.n	8010d6e <__aeabi_fsub+0x25a>
 8010d6c:	e739      	b.n	8010be2 <__aeabi_fsub+0xce>
 8010d6e:	4463      	add	r3, ip
 8010d70:	2400      	movs	r4, #0
 8010d72:	015a      	lsls	r2, r3, #5
 8010d74:	d502      	bpl.n	8010d7c <__aeabi_fsub+0x268>
 8010d76:	4a4a      	ldr	r2, [pc, #296]	; (8010ea0 <__aeabi_fsub+0x38c>)
 8010d78:	3401      	adds	r4, #1
 8010d7a:	4013      	ands	r3, r2
 8010d7c:	075a      	lsls	r2, r3, #29
 8010d7e:	d000      	beq.n	8010d82 <__aeabi_fsub+0x26e>
 8010d80:	e720      	b.n	8010bc4 <__aeabi_fsub+0xb0>
 8010d82:	08db      	lsrs	r3, r3, #3
 8010d84:	2cff      	cmp	r4, #255	; 0xff
 8010d86:	d100      	bne.n	8010d8a <__aeabi_fsub+0x276>
 8010d88:	e77a      	b.n	8010c80 <__aeabi_fsub+0x16c>
 8010d8a:	025b      	lsls	r3, r3, #9
 8010d8c:	0a5f      	lsrs	r7, r3, #9
 8010d8e:	b2e0      	uxtb	r0, r4
 8010d90:	e727      	b.n	8010be2 <__aeabi_fsub+0xce>
 8010d92:	20ff      	movs	r0, #255	; 0xff
 8010d94:	2700      	movs	r7, #0
 8010d96:	e724      	b.n	8010be2 <__aeabi_fsub+0xce>
 8010d98:	4b41      	ldr	r3, [pc, #260]	; (8010ea0 <__aeabi_fsub+0x38c>)
 8010d9a:	1a24      	subs	r4, r4, r0
 8010d9c:	4033      	ands	r3, r6
 8010d9e:	e70f      	b.n	8010bc0 <__aeabi_fsub+0xac>
 8010da0:	2eff      	cmp	r6, #255	; 0xff
 8010da2:	d100      	bne.n	8010da6 <__aeabi_fsub+0x292>
 8010da4:	e76a      	b.n	8010c7c <__aeabi_fsub+0x168>
 8010da6:	2380      	movs	r3, #128	; 0x80
 8010da8:	4662      	mov	r2, ip
 8010daa:	04db      	lsls	r3, r3, #19
 8010dac:	431a      	orrs	r2, r3
 8010dae:	4694      	mov	ip, r2
 8010db0:	2301      	movs	r3, #1
 8010db2:	281b      	cmp	r0, #27
 8010db4:	dc09      	bgt.n	8010dca <__aeabi_fsub+0x2b6>
 8010db6:	2420      	movs	r4, #32
 8010db8:	4663      	mov	r3, ip
 8010dba:	4662      	mov	r2, ip
 8010dbc:	40c3      	lsrs	r3, r0
 8010dbe:	1a20      	subs	r0, r4, r0
 8010dc0:	4082      	lsls	r2, r0
 8010dc2:	0010      	movs	r0, r2
 8010dc4:	1e44      	subs	r4, r0, #1
 8010dc6:	41a0      	sbcs	r0, r4
 8010dc8:	4303      	orrs	r3, r0
 8010dca:	4652      	mov	r2, sl
 8010dcc:	000d      	movs	r5, r1
 8010dce:	0034      	movs	r4, r6
 8010dd0:	1ad3      	subs	r3, r2, r3
 8010dd2:	e6dc      	b.n	8010b8e <__aeabi_fsub+0x7a>
 8010dd4:	4663      	mov	r3, ip
 8010dd6:	4652      	mov	r2, sl
 8010dd8:	1a9e      	subs	r6, r3, r2
 8010dda:	0173      	lsls	r3, r6, #5
 8010ddc:	d417      	bmi.n	8010e0e <__aeabi_fsub+0x2fa>
 8010dde:	2e00      	cmp	r6, #0
 8010de0:	d000      	beq.n	8010de4 <__aeabi_fsub+0x2d0>
 8010de2:	e6d9      	b.n	8010b98 <__aeabi_fsub+0x84>
 8010de4:	2500      	movs	r5, #0
 8010de6:	2000      	movs	r0, #0
 8010de8:	2700      	movs	r7, #0
 8010dea:	e6fa      	b.n	8010be2 <__aeabi_fsub+0xce>
 8010dec:	4663      	mov	r3, ip
 8010dee:	2b00      	cmp	r3, #0
 8010df0:	d044      	beq.n	8010e7c <__aeabi_fsub+0x368>
 8010df2:	3901      	subs	r1, #1
 8010df4:	2900      	cmp	r1, #0
 8010df6:	d04c      	beq.n	8010e92 <__aeabi_fsub+0x37e>
 8010df8:	2eff      	cmp	r6, #255	; 0xff
 8010dfa:	d000      	beq.n	8010dfe <__aeabi_fsub+0x2ea>
 8010dfc:	e771      	b.n	8010ce2 <__aeabi_fsub+0x1ce>
 8010dfe:	4643      	mov	r3, r8
 8010e00:	e73e      	b.n	8010c80 <__aeabi_fsub+0x16c>
 8010e02:	2cff      	cmp	r4, #255	; 0xff
 8010e04:	d0c5      	beq.n	8010d92 <__aeabi_fsub+0x27e>
 8010e06:	4652      	mov	r2, sl
 8010e08:	4462      	add	r2, ip
 8010e0a:	0853      	lsrs	r3, r2, #1
 8010e0c:	e7b6      	b.n	8010d7c <__aeabi_fsub+0x268>
 8010e0e:	4663      	mov	r3, ip
 8010e10:	000d      	movs	r5, r1
 8010e12:	1ad6      	subs	r6, r2, r3
 8010e14:	e6c0      	b.n	8010b98 <__aeabi_fsub+0x84>
 8010e16:	4662      	mov	r2, ip
 8010e18:	2a00      	cmp	r2, #0
 8010e1a:	d116      	bne.n	8010e4a <__aeabi_fsub+0x336>
 8010e1c:	4653      	mov	r3, sl
 8010e1e:	2b00      	cmp	r3, #0
 8010e20:	d000      	beq.n	8010e24 <__aeabi_fsub+0x310>
 8010e22:	e72b      	b.n	8010c7c <__aeabi_fsub+0x168>
 8010e24:	2780      	movs	r7, #128	; 0x80
 8010e26:	2500      	movs	r5, #0
 8010e28:	20ff      	movs	r0, #255	; 0xff
 8010e2a:	03ff      	lsls	r7, r7, #15
 8010e2c:	e6d9      	b.n	8010be2 <__aeabi_fsub+0xce>
 8010e2e:	000d      	movs	r5, r1
 8010e30:	4643      	mov	r3, r8
 8010e32:	0034      	movs	r4, r6
 8010e34:	e7a6      	b.n	8010d84 <__aeabi_fsub+0x270>
 8010e36:	4653      	mov	r3, sl
 8010e38:	4463      	add	r3, ip
 8010e3a:	e6f7      	b.n	8010c2c <__aeabi_fsub+0x118>
 8010e3c:	4663      	mov	r3, ip
 8010e3e:	4652      	mov	r2, sl
 8010e40:	1a9b      	subs	r3, r3, r2
 8010e42:	e6a4      	b.n	8010b8e <__aeabi_fsub+0x7a>
 8010e44:	4662      	mov	r2, ip
 8010e46:	2a00      	cmp	r2, #0
 8010e48:	d0d9      	beq.n	8010dfe <__aeabi_fsub+0x2ea>
 8010e4a:	4652      	mov	r2, sl
 8010e4c:	2a00      	cmp	r2, #0
 8010e4e:	d100      	bne.n	8010e52 <__aeabi_fsub+0x33e>
 8010e50:	e716      	b.n	8010c80 <__aeabi_fsub+0x16c>
 8010e52:	2280      	movs	r2, #128	; 0x80
 8010e54:	03d2      	lsls	r2, r2, #15
 8010e56:	4213      	tst	r3, r2
 8010e58:	d100      	bne.n	8010e5c <__aeabi_fsub+0x348>
 8010e5a:	e711      	b.n	8010c80 <__aeabi_fsub+0x16c>
 8010e5c:	4640      	mov	r0, r8
 8010e5e:	4210      	tst	r0, r2
 8010e60:	d000      	beq.n	8010e64 <__aeabi_fsub+0x350>
 8010e62:	e70d      	b.n	8010c80 <__aeabi_fsub+0x16c>
 8010e64:	e70a      	b.n	8010c7c <__aeabi_fsub+0x168>
 8010e66:	4652      	mov	r2, sl
 8010e68:	000d      	movs	r5, r1
 8010e6a:	0034      	movs	r4, r6
 8010e6c:	1ad3      	subs	r3, r2, r3
 8010e6e:	e68e      	b.n	8010b8e <__aeabi_fsub+0x7a>
 8010e70:	4653      	mov	r3, sl
 8010e72:	2b00      	cmp	r3, #0
 8010e74:	d008      	beq.n	8010e88 <__aeabi_fsub+0x374>
 8010e76:	000d      	movs	r5, r1
 8010e78:	4647      	mov	r7, r8
 8010e7a:	e6b2      	b.n	8010be2 <__aeabi_fsub+0xce>
 8010e7c:	4643      	mov	r3, r8
 8010e7e:	0034      	movs	r4, r6
 8010e80:	e780      	b.n	8010d84 <__aeabi_fsub+0x270>
 8010e82:	2b00      	cmp	r3, #0
 8010e84:	d000      	beq.n	8010e88 <__aeabi_fsub+0x374>
 8010e86:	e779      	b.n	8010d7c <__aeabi_fsub+0x268>
 8010e88:	2500      	movs	r5, #0
 8010e8a:	2700      	movs	r7, #0
 8010e8c:	e6a9      	b.n	8010be2 <__aeabi_fsub+0xce>
 8010e8e:	4647      	mov	r7, r8
 8010e90:	e6a7      	b.n	8010be2 <__aeabi_fsub+0xce>
 8010e92:	4653      	mov	r3, sl
 8010e94:	0034      	movs	r4, r6
 8010e96:	4463      	add	r3, ip
 8010e98:	e6c8      	b.n	8010c2c <__aeabi_fsub+0x118>
 8010e9a:	46c0      	nop			; (mov r8, r8)
 8010e9c:	7dffffff 	.word	0x7dffffff
 8010ea0:	fbffffff 	.word	0xfbffffff

08010ea4 <__aeabi_f2iz>:
 8010ea4:	0241      	lsls	r1, r0, #9
 8010ea6:	0042      	lsls	r2, r0, #1
 8010ea8:	0fc3      	lsrs	r3, r0, #31
 8010eaa:	0a49      	lsrs	r1, r1, #9
 8010eac:	2000      	movs	r0, #0
 8010eae:	0e12      	lsrs	r2, r2, #24
 8010eb0:	2a7e      	cmp	r2, #126	; 0x7e
 8010eb2:	d903      	bls.n	8010ebc <__aeabi_f2iz+0x18>
 8010eb4:	2a9d      	cmp	r2, #157	; 0x9d
 8010eb6:	d902      	bls.n	8010ebe <__aeabi_f2iz+0x1a>
 8010eb8:	4a09      	ldr	r2, [pc, #36]	; (8010ee0 <__aeabi_f2iz+0x3c>)
 8010eba:	1898      	adds	r0, r3, r2
 8010ebc:	4770      	bx	lr
 8010ebe:	2080      	movs	r0, #128	; 0x80
 8010ec0:	0400      	lsls	r0, r0, #16
 8010ec2:	4301      	orrs	r1, r0
 8010ec4:	2a95      	cmp	r2, #149	; 0x95
 8010ec6:	dc07      	bgt.n	8010ed8 <__aeabi_f2iz+0x34>
 8010ec8:	2096      	movs	r0, #150	; 0x96
 8010eca:	1a82      	subs	r2, r0, r2
 8010ecc:	40d1      	lsrs	r1, r2
 8010ece:	4248      	negs	r0, r1
 8010ed0:	2b00      	cmp	r3, #0
 8010ed2:	d1f3      	bne.n	8010ebc <__aeabi_f2iz+0x18>
 8010ed4:	0008      	movs	r0, r1
 8010ed6:	e7f1      	b.n	8010ebc <__aeabi_f2iz+0x18>
 8010ed8:	3a96      	subs	r2, #150	; 0x96
 8010eda:	4091      	lsls	r1, r2
 8010edc:	e7f7      	b.n	8010ece <__aeabi_f2iz+0x2a>
 8010ede:	46c0      	nop			; (mov r8, r8)
 8010ee0:	7fffffff 	.word	0x7fffffff

08010ee4 <__aeabi_i2f>:
 8010ee4:	b570      	push	{r4, r5, r6, lr}
 8010ee6:	2800      	cmp	r0, #0
 8010ee8:	d013      	beq.n	8010f12 <__aeabi_i2f+0x2e>
 8010eea:	17c3      	asrs	r3, r0, #31
 8010eec:	18c5      	adds	r5, r0, r3
 8010eee:	405d      	eors	r5, r3
 8010ef0:	0fc4      	lsrs	r4, r0, #31
 8010ef2:	0028      	movs	r0, r5
 8010ef4:	f7ff f9e2 	bl	80102bc <__clzsi2>
 8010ef8:	239e      	movs	r3, #158	; 0x9e
 8010efa:	0001      	movs	r1, r0
 8010efc:	1a1b      	subs	r3, r3, r0
 8010efe:	2b96      	cmp	r3, #150	; 0x96
 8010f00:	dc0f      	bgt.n	8010f22 <__aeabi_i2f+0x3e>
 8010f02:	2808      	cmp	r0, #8
 8010f04:	dd01      	ble.n	8010f0a <__aeabi_i2f+0x26>
 8010f06:	3908      	subs	r1, #8
 8010f08:	408d      	lsls	r5, r1
 8010f0a:	026d      	lsls	r5, r5, #9
 8010f0c:	0a6d      	lsrs	r5, r5, #9
 8010f0e:	b2d8      	uxtb	r0, r3
 8010f10:	e002      	b.n	8010f18 <__aeabi_i2f+0x34>
 8010f12:	2400      	movs	r4, #0
 8010f14:	2000      	movs	r0, #0
 8010f16:	2500      	movs	r5, #0
 8010f18:	05c0      	lsls	r0, r0, #23
 8010f1a:	4328      	orrs	r0, r5
 8010f1c:	07e4      	lsls	r4, r4, #31
 8010f1e:	4320      	orrs	r0, r4
 8010f20:	bd70      	pop	{r4, r5, r6, pc}
 8010f22:	2b99      	cmp	r3, #153	; 0x99
 8010f24:	dd0b      	ble.n	8010f3e <__aeabi_i2f+0x5a>
 8010f26:	2205      	movs	r2, #5
 8010f28:	002e      	movs	r6, r5
 8010f2a:	1a12      	subs	r2, r2, r0
 8010f2c:	40d6      	lsrs	r6, r2
 8010f2e:	0002      	movs	r2, r0
 8010f30:	321b      	adds	r2, #27
 8010f32:	4095      	lsls	r5, r2
 8010f34:	0028      	movs	r0, r5
 8010f36:	1e45      	subs	r5, r0, #1
 8010f38:	41a8      	sbcs	r0, r5
 8010f3a:	0035      	movs	r5, r6
 8010f3c:	4305      	orrs	r5, r0
 8010f3e:	2905      	cmp	r1, #5
 8010f40:	dd01      	ble.n	8010f46 <__aeabi_i2f+0x62>
 8010f42:	1f4a      	subs	r2, r1, #5
 8010f44:	4095      	lsls	r5, r2
 8010f46:	002a      	movs	r2, r5
 8010f48:	4e08      	ldr	r6, [pc, #32]	; (8010f6c <__aeabi_i2f+0x88>)
 8010f4a:	4032      	ands	r2, r6
 8010f4c:	0768      	lsls	r0, r5, #29
 8010f4e:	d009      	beq.n	8010f64 <__aeabi_i2f+0x80>
 8010f50:	200f      	movs	r0, #15
 8010f52:	4028      	ands	r0, r5
 8010f54:	2804      	cmp	r0, #4
 8010f56:	d005      	beq.n	8010f64 <__aeabi_i2f+0x80>
 8010f58:	3204      	adds	r2, #4
 8010f5a:	0150      	lsls	r0, r2, #5
 8010f5c:	d502      	bpl.n	8010f64 <__aeabi_i2f+0x80>
 8010f5e:	239f      	movs	r3, #159	; 0x9f
 8010f60:	4032      	ands	r2, r6
 8010f62:	1a5b      	subs	r3, r3, r1
 8010f64:	0192      	lsls	r2, r2, #6
 8010f66:	0a55      	lsrs	r5, r2, #9
 8010f68:	b2d8      	uxtb	r0, r3
 8010f6a:	e7d5      	b.n	8010f18 <__aeabi_i2f+0x34>
 8010f6c:	fbffffff 	.word	0xfbffffff

08010f70 <__aeabi_dadd>:
 8010f70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010f72:	464f      	mov	r7, r9
 8010f74:	46d6      	mov	lr, sl
 8010f76:	4646      	mov	r6, r8
 8010f78:	000d      	movs	r5, r1
 8010f7a:	0001      	movs	r1, r0
 8010f7c:	0018      	movs	r0, r3
 8010f7e:	b5c0      	push	{r6, r7, lr}
 8010f80:	0017      	movs	r7, r2
 8010f82:	032b      	lsls	r3, r5, #12
 8010f84:	0a5a      	lsrs	r2, r3, #9
 8010f86:	0f4b      	lsrs	r3, r1, #29
 8010f88:	4313      	orrs	r3, r2
 8010f8a:	00ca      	lsls	r2, r1, #3
 8010f8c:	4691      	mov	r9, r2
 8010f8e:	0302      	lsls	r2, r0, #12
 8010f90:	006e      	lsls	r6, r5, #1
 8010f92:	0041      	lsls	r1, r0, #1
 8010f94:	0a52      	lsrs	r2, r2, #9
 8010f96:	0fec      	lsrs	r4, r5, #31
 8010f98:	0f7d      	lsrs	r5, r7, #29
 8010f9a:	4315      	orrs	r5, r2
 8010f9c:	0d76      	lsrs	r6, r6, #21
 8010f9e:	0d49      	lsrs	r1, r1, #21
 8010fa0:	0fc0      	lsrs	r0, r0, #31
 8010fa2:	4682      	mov	sl, r0
 8010fa4:	46ac      	mov	ip, r5
 8010fa6:	00ff      	lsls	r7, r7, #3
 8010fa8:	1a72      	subs	r2, r6, r1
 8010faa:	4284      	cmp	r4, r0
 8010fac:	d100      	bne.n	8010fb0 <__aeabi_dadd+0x40>
 8010fae:	e098      	b.n	80110e2 <__aeabi_dadd+0x172>
 8010fb0:	2a00      	cmp	r2, #0
 8010fb2:	dc00      	bgt.n	8010fb6 <__aeabi_dadd+0x46>
 8010fb4:	e081      	b.n	80110ba <__aeabi_dadd+0x14a>
 8010fb6:	2900      	cmp	r1, #0
 8010fb8:	d100      	bne.n	8010fbc <__aeabi_dadd+0x4c>
 8010fba:	e0b6      	b.n	801112a <__aeabi_dadd+0x1ba>
 8010fbc:	49c9      	ldr	r1, [pc, #804]	; (80112e4 <__aeabi_dadd+0x374>)
 8010fbe:	428e      	cmp	r6, r1
 8010fc0:	d100      	bne.n	8010fc4 <__aeabi_dadd+0x54>
 8010fc2:	e172      	b.n	80112aa <__aeabi_dadd+0x33a>
 8010fc4:	2180      	movs	r1, #128	; 0x80
 8010fc6:	0028      	movs	r0, r5
 8010fc8:	0409      	lsls	r1, r1, #16
 8010fca:	4308      	orrs	r0, r1
 8010fcc:	4684      	mov	ip, r0
 8010fce:	2a38      	cmp	r2, #56	; 0x38
 8010fd0:	dd00      	ble.n	8010fd4 <__aeabi_dadd+0x64>
 8010fd2:	e15e      	b.n	8011292 <__aeabi_dadd+0x322>
 8010fd4:	2a1f      	cmp	r2, #31
 8010fd6:	dd00      	ble.n	8010fda <__aeabi_dadd+0x6a>
 8010fd8:	e1ee      	b.n	80113b8 <__aeabi_dadd+0x448>
 8010fda:	2020      	movs	r0, #32
 8010fdc:	0039      	movs	r1, r7
 8010fde:	4665      	mov	r5, ip
 8010fe0:	1a80      	subs	r0, r0, r2
 8010fe2:	4087      	lsls	r7, r0
 8010fe4:	40d1      	lsrs	r1, r2
 8010fe6:	4085      	lsls	r5, r0
 8010fe8:	430d      	orrs	r5, r1
 8010fea:	0039      	movs	r1, r7
 8010fec:	1e4f      	subs	r7, r1, #1
 8010fee:	41b9      	sbcs	r1, r7
 8010ff0:	4667      	mov	r7, ip
 8010ff2:	40d7      	lsrs	r7, r2
 8010ff4:	4329      	orrs	r1, r5
 8010ff6:	1bdb      	subs	r3, r3, r7
 8010ff8:	464a      	mov	r2, r9
 8010ffa:	1a55      	subs	r5, r2, r1
 8010ffc:	45a9      	cmp	r9, r5
 8010ffe:	4189      	sbcs	r1, r1
 8011000:	4249      	negs	r1, r1
 8011002:	1a5b      	subs	r3, r3, r1
 8011004:	4698      	mov	r8, r3
 8011006:	4643      	mov	r3, r8
 8011008:	021b      	lsls	r3, r3, #8
 801100a:	d400      	bmi.n	801100e <__aeabi_dadd+0x9e>
 801100c:	e0cc      	b.n	80111a8 <__aeabi_dadd+0x238>
 801100e:	4643      	mov	r3, r8
 8011010:	025b      	lsls	r3, r3, #9
 8011012:	0a5b      	lsrs	r3, r3, #9
 8011014:	4698      	mov	r8, r3
 8011016:	4643      	mov	r3, r8
 8011018:	2b00      	cmp	r3, #0
 801101a:	d100      	bne.n	801101e <__aeabi_dadd+0xae>
 801101c:	e12c      	b.n	8011278 <__aeabi_dadd+0x308>
 801101e:	4640      	mov	r0, r8
 8011020:	f7ff f94c 	bl	80102bc <__clzsi2>
 8011024:	0001      	movs	r1, r0
 8011026:	3908      	subs	r1, #8
 8011028:	2220      	movs	r2, #32
 801102a:	0028      	movs	r0, r5
 801102c:	4643      	mov	r3, r8
 801102e:	1a52      	subs	r2, r2, r1
 8011030:	408b      	lsls	r3, r1
 8011032:	40d0      	lsrs	r0, r2
 8011034:	408d      	lsls	r5, r1
 8011036:	4303      	orrs	r3, r0
 8011038:	428e      	cmp	r6, r1
 801103a:	dd00      	ble.n	801103e <__aeabi_dadd+0xce>
 801103c:	e117      	b.n	801126e <__aeabi_dadd+0x2fe>
 801103e:	1b8e      	subs	r6, r1, r6
 8011040:	1c72      	adds	r2, r6, #1
 8011042:	2a1f      	cmp	r2, #31
 8011044:	dd00      	ble.n	8011048 <__aeabi_dadd+0xd8>
 8011046:	e1a7      	b.n	8011398 <__aeabi_dadd+0x428>
 8011048:	2120      	movs	r1, #32
 801104a:	0018      	movs	r0, r3
 801104c:	002e      	movs	r6, r5
 801104e:	1a89      	subs	r1, r1, r2
 8011050:	408d      	lsls	r5, r1
 8011052:	4088      	lsls	r0, r1
 8011054:	40d6      	lsrs	r6, r2
 8011056:	40d3      	lsrs	r3, r2
 8011058:	1e69      	subs	r1, r5, #1
 801105a:	418d      	sbcs	r5, r1
 801105c:	4330      	orrs	r0, r6
 801105e:	4698      	mov	r8, r3
 8011060:	2600      	movs	r6, #0
 8011062:	4305      	orrs	r5, r0
 8011064:	076b      	lsls	r3, r5, #29
 8011066:	d009      	beq.n	801107c <__aeabi_dadd+0x10c>
 8011068:	230f      	movs	r3, #15
 801106a:	402b      	ands	r3, r5
 801106c:	2b04      	cmp	r3, #4
 801106e:	d005      	beq.n	801107c <__aeabi_dadd+0x10c>
 8011070:	1d2b      	adds	r3, r5, #4
 8011072:	42ab      	cmp	r3, r5
 8011074:	41ad      	sbcs	r5, r5
 8011076:	426d      	negs	r5, r5
 8011078:	44a8      	add	r8, r5
 801107a:	001d      	movs	r5, r3
 801107c:	4643      	mov	r3, r8
 801107e:	021b      	lsls	r3, r3, #8
 8011080:	d400      	bmi.n	8011084 <__aeabi_dadd+0x114>
 8011082:	e094      	b.n	80111ae <__aeabi_dadd+0x23e>
 8011084:	4b97      	ldr	r3, [pc, #604]	; (80112e4 <__aeabi_dadd+0x374>)
 8011086:	1c72      	adds	r2, r6, #1
 8011088:	429a      	cmp	r2, r3
 801108a:	d100      	bne.n	801108e <__aeabi_dadd+0x11e>
 801108c:	e09d      	b.n	80111ca <__aeabi_dadd+0x25a>
 801108e:	4641      	mov	r1, r8
 8011090:	4b95      	ldr	r3, [pc, #596]	; (80112e8 <__aeabi_dadd+0x378>)
 8011092:	08ed      	lsrs	r5, r5, #3
 8011094:	4019      	ands	r1, r3
 8011096:	000b      	movs	r3, r1
 8011098:	0552      	lsls	r2, r2, #21
 801109a:	0749      	lsls	r1, r1, #29
 801109c:	025b      	lsls	r3, r3, #9
 801109e:	4329      	orrs	r1, r5
 80110a0:	0b1b      	lsrs	r3, r3, #12
 80110a2:	0d52      	lsrs	r2, r2, #21
 80110a4:	0512      	lsls	r2, r2, #20
 80110a6:	4313      	orrs	r3, r2
 80110a8:	07e4      	lsls	r4, r4, #31
 80110aa:	4323      	orrs	r3, r4
 80110ac:	0008      	movs	r0, r1
 80110ae:	0019      	movs	r1, r3
 80110b0:	bce0      	pop	{r5, r6, r7}
 80110b2:	46ba      	mov	sl, r7
 80110b4:	46b1      	mov	r9, r6
 80110b6:	46a8      	mov	r8, r5
 80110b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80110ba:	2a00      	cmp	r2, #0
 80110bc:	d043      	beq.n	8011146 <__aeabi_dadd+0x1d6>
 80110be:	1b8a      	subs	r2, r1, r6
 80110c0:	2e00      	cmp	r6, #0
 80110c2:	d000      	beq.n	80110c6 <__aeabi_dadd+0x156>
 80110c4:	e12a      	b.n	801131c <__aeabi_dadd+0x3ac>
 80110c6:	464c      	mov	r4, r9
 80110c8:	431c      	orrs	r4, r3
 80110ca:	d100      	bne.n	80110ce <__aeabi_dadd+0x15e>
 80110cc:	e1d1      	b.n	8011472 <__aeabi_dadd+0x502>
 80110ce:	1e54      	subs	r4, r2, #1
 80110d0:	2a01      	cmp	r2, #1
 80110d2:	d100      	bne.n	80110d6 <__aeabi_dadd+0x166>
 80110d4:	e21f      	b.n	8011516 <__aeabi_dadd+0x5a6>
 80110d6:	4d83      	ldr	r5, [pc, #524]	; (80112e4 <__aeabi_dadd+0x374>)
 80110d8:	42aa      	cmp	r2, r5
 80110da:	d100      	bne.n	80110de <__aeabi_dadd+0x16e>
 80110dc:	e272      	b.n	80115c4 <__aeabi_dadd+0x654>
 80110de:	0022      	movs	r2, r4
 80110e0:	e123      	b.n	801132a <__aeabi_dadd+0x3ba>
 80110e2:	2a00      	cmp	r2, #0
 80110e4:	dc00      	bgt.n	80110e8 <__aeabi_dadd+0x178>
 80110e6:	e098      	b.n	801121a <__aeabi_dadd+0x2aa>
 80110e8:	2900      	cmp	r1, #0
 80110ea:	d042      	beq.n	8011172 <__aeabi_dadd+0x202>
 80110ec:	497d      	ldr	r1, [pc, #500]	; (80112e4 <__aeabi_dadd+0x374>)
 80110ee:	428e      	cmp	r6, r1
 80110f0:	d100      	bne.n	80110f4 <__aeabi_dadd+0x184>
 80110f2:	e0da      	b.n	80112aa <__aeabi_dadd+0x33a>
 80110f4:	2180      	movs	r1, #128	; 0x80
 80110f6:	0028      	movs	r0, r5
 80110f8:	0409      	lsls	r1, r1, #16
 80110fa:	4308      	orrs	r0, r1
 80110fc:	4684      	mov	ip, r0
 80110fe:	2a38      	cmp	r2, #56	; 0x38
 8011100:	dd00      	ble.n	8011104 <__aeabi_dadd+0x194>
 8011102:	e129      	b.n	8011358 <__aeabi_dadd+0x3e8>
 8011104:	2a1f      	cmp	r2, #31
 8011106:	dc00      	bgt.n	801110a <__aeabi_dadd+0x19a>
 8011108:	e187      	b.n	801141a <__aeabi_dadd+0x4aa>
 801110a:	0011      	movs	r1, r2
 801110c:	4665      	mov	r5, ip
 801110e:	3920      	subs	r1, #32
 8011110:	40cd      	lsrs	r5, r1
 8011112:	2a20      	cmp	r2, #32
 8011114:	d004      	beq.n	8011120 <__aeabi_dadd+0x1b0>
 8011116:	2040      	movs	r0, #64	; 0x40
 8011118:	4661      	mov	r1, ip
 801111a:	1a82      	subs	r2, r0, r2
 801111c:	4091      	lsls	r1, r2
 801111e:	430f      	orrs	r7, r1
 8011120:	0039      	movs	r1, r7
 8011122:	1e4f      	subs	r7, r1, #1
 8011124:	41b9      	sbcs	r1, r7
 8011126:	430d      	orrs	r5, r1
 8011128:	e11b      	b.n	8011362 <__aeabi_dadd+0x3f2>
 801112a:	0029      	movs	r1, r5
 801112c:	4339      	orrs	r1, r7
 801112e:	d100      	bne.n	8011132 <__aeabi_dadd+0x1c2>
 8011130:	e0b5      	b.n	801129e <__aeabi_dadd+0x32e>
 8011132:	1e51      	subs	r1, r2, #1
 8011134:	2a01      	cmp	r2, #1
 8011136:	d100      	bne.n	801113a <__aeabi_dadd+0x1ca>
 8011138:	e1ab      	b.n	8011492 <__aeabi_dadd+0x522>
 801113a:	486a      	ldr	r0, [pc, #424]	; (80112e4 <__aeabi_dadd+0x374>)
 801113c:	4282      	cmp	r2, r0
 801113e:	d100      	bne.n	8011142 <__aeabi_dadd+0x1d2>
 8011140:	e1b2      	b.n	80114a8 <__aeabi_dadd+0x538>
 8011142:	000a      	movs	r2, r1
 8011144:	e743      	b.n	8010fce <__aeabi_dadd+0x5e>
 8011146:	4969      	ldr	r1, [pc, #420]	; (80112ec <__aeabi_dadd+0x37c>)
 8011148:	1c75      	adds	r5, r6, #1
 801114a:	420d      	tst	r5, r1
 801114c:	d000      	beq.n	8011150 <__aeabi_dadd+0x1e0>
 801114e:	e0cf      	b.n	80112f0 <__aeabi_dadd+0x380>
 8011150:	2e00      	cmp	r6, #0
 8011152:	d000      	beq.n	8011156 <__aeabi_dadd+0x1e6>
 8011154:	e193      	b.n	801147e <__aeabi_dadd+0x50e>
 8011156:	4649      	mov	r1, r9
 8011158:	4319      	orrs	r1, r3
 801115a:	d100      	bne.n	801115e <__aeabi_dadd+0x1ee>
 801115c:	e1d1      	b.n	8011502 <__aeabi_dadd+0x592>
 801115e:	4661      	mov	r1, ip
 8011160:	4339      	orrs	r1, r7
 8011162:	d000      	beq.n	8011166 <__aeabi_dadd+0x1f6>
 8011164:	e1e3      	b.n	801152e <__aeabi_dadd+0x5be>
 8011166:	4649      	mov	r1, r9
 8011168:	0758      	lsls	r0, r3, #29
 801116a:	08c9      	lsrs	r1, r1, #3
 801116c:	4301      	orrs	r1, r0
 801116e:	08db      	lsrs	r3, r3, #3
 8011170:	e026      	b.n	80111c0 <__aeabi_dadd+0x250>
 8011172:	0029      	movs	r1, r5
 8011174:	4339      	orrs	r1, r7
 8011176:	d100      	bne.n	801117a <__aeabi_dadd+0x20a>
 8011178:	e091      	b.n	801129e <__aeabi_dadd+0x32e>
 801117a:	1e51      	subs	r1, r2, #1
 801117c:	2a01      	cmp	r2, #1
 801117e:	d005      	beq.n	801118c <__aeabi_dadd+0x21c>
 8011180:	4858      	ldr	r0, [pc, #352]	; (80112e4 <__aeabi_dadd+0x374>)
 8011182:	4282      	cmp	r2, r0
 8011184:	d100      	bne.n	8011188 <__aeabi_dadd+0x218>
 8011186:	e18f      	b.n	80114a8 <__aeabi_dadd+0x538>
 8011188:	000a      	movs	r2, r1
 801118a:	e7b8      	b.n	80110fe <__aeabi_dadd+0x18e>
 801118c:	003d      	movs	r5, r7
 801118e:	444d      	add	r5, r9
 8011190:	454d      	cmp	r5, r9
 8011192:	4189      	sbcs	r1, r1
 8011194:	4463      	add	r3, ip
 8011196:	4698      	mov	r8, r3
 8011198:	4249      	negs	r1, r1
 801119a:	4488      	add	r8, r1
 801119c:	4643      	mov	r3, r8
 801119e:	2602      	movs	r6, #2
 80111a0:	021b      	lsls	r3, r3, #8
 80111a2:	d500      	bpl.n	80111a6 <__aeabi_dadd+0x236>
 80111a4:	e0eb      	b.n	801137e <__aeabi_dadd+0x40e>
 80111a6:	3e01      	subs	r6, #1
 80111a8:	076b      	lsls	r3, r5, #29
 80111aa:	d000      	beq.n	80111ae <__aeabi_dadd+0x23e>
 80111ac:	e75c      	b.n	8011068 <__aeabi_dadd+0xf8>
 80111ae:	4643      	mov	r3, r8
 80111b0:	08e9      	lsrs	r1, r5, #3
 80111b2:	075a      	lsls	r2, r3, #29
 80111b4:	4311      	orrs	r1, r2
 80111b6:	0032      	movs	r2, r6
 80111b8:	08db      	lsrs	r3, r3, #3
 80111ba:	484a      	ldr	r0, [pc, #296]	; (80112e4 <__aeabi_dadd+0x374>)
 80111bc:	4282      	cmp	r2, r0
 80111be:	d021      	beq.n	8011204 <__aeabi_dadd+0x294>
 80111c0:	031b      	lsls	r3, r3, #12
 80111c2:	0552      	lsls	r2, r2, #21
 80111c4:	0b1b      	lsrs	r3, r3, #12
 80111c6:	0d52      	lsrs	r2, r2, #21
 80111c8:	e76c      	b.n	80110a4 <__aeabi_dadd+0x134>
 80111ca:	2300      	movs	r3, #0
 80111cc:	2100      	movs	r1, #0
 80111ce:	e769      	b.n	80110a4 <__aeabi_dadd+0x134>
 80111d0:	002a      	movs	r2, r5
 80111d2:	433a      	orrs	r2, r7
 80111d4:	d069      	beq.n	80112aa <__aeabi_dadd+0x33a>
 80111d6:	464a      	mov	r2, r9
 80111d8:	0758      	lsls	r0, r3, #29
 80111da:	08d1      	lsrs	r1, r2, #3
 80111dc:	08da      	lsrs	r2, r3, #3
 80111de:	2380      	movs	r3, #128	; 0x80
 80111e0:	031b      	lsls	r3, r3, #12
 80111e2:	4308      	orrs	r0, r1
 80111e4:	421a      	tst	r2, r3
 80111e6:	d007      	beq.n	80111f8 <__aeabi_dadd+0x288>
 80111e8:	0029      	movs	r1, r5
 80111ea:	08ed      	lsrs	r5, r5, #3
 80111ec:	421d      	tst	r5, r3
 80111ee:	d103      	bne.n	80111f8 <__aeabi_dadd+0x288>
 80111f0:	002a      	movs	r2, r5
 80111f2:	08ff      	lsrs	r7, r7, #3
 80111f4:	0748      	lsls	r0, r1, #29
 80111f6:	4338      	orrs	r0, r7
 80111f8:	0f43      	lsrs	r3, r0, #29
 80111fa:	00c1      	lsls	r1, r0, #3
 80111fc:	075b      	lsls	r3, r3, #29
 80111fe:	08c9      	lsrs	r1, r1, #3
 8011200:	4319      	orrs	r1, r3
 8011202:	0013      	movs	r3, r2
 8011204:	000a      	movs	r2, r1
 8011206:	431a      	orrs	r2, r3
 8011208:	d100      	bne.n	801120c <__aeabi_dadd+0x29c>
 801120a:	e213      	b.n	8011634 <__aeabi_dadd+0x6c4>
 801120c:	2280      	movs	r2, #128	; 0x80
 801120e:	0312      	lsls	r2, r2, #12
 8011210:	4313      	orrs	r3, r2
 8011212:	031b      	lsls	r3, r3, #12
 8011214:	4a33      	ldr	r2, [pc, #204]	; (80112e4 <__aeabi_dadd+0x374>)
 8011216:	0b1b      	lsrs	r3, r3, #12
 8011218:	e744      	b.n	80110a4 <__aeabi_dadd+0x134>
 801121a:	2a00      	cmp	r2, #0
 801121c:	d04b      	beq.n	80112b6 <__aeabi_dadd+0x346>
 801121e:	1b8a      	subs	r2, r1, r6
 8011220:	2e00      	cmp	r6, #0
 8011222:	d100      	bne.n	8011226 <__aeabi_dadd+0x2b6>
 8011224:	e0e7      	b.n	80113f6 <__aeabi_dadd+0x486>
 8011226:	482f      	ldr	r0, [pc, #188]	; (80112e4 <__aeabi_dadd+0x374>)
 8011228:	4281      	cmp	r1, r0
 801122a:	d100      	bne.n	801122e <__aeabi_dadd+0x2be>
 801122c:	e195      	b.n	801155a <__aeabi_dadd+0x5ea>
 801122e:	2080      	movs	r0, #128	; 0x80
 8011230:	0400      	lsls	r0, r0, #16
 8011232:	4303      	orrs	r3, r0
 8011234:	2a38      	cmp	r2, #56	; 0x38
 8011236:	dd00      	ble.n	801123a <__aeabi_dadd+0x2ca>
 8011238:	e143      	b.n	80114c2 <__aeabi_dadd+0x552>
 801123a:	2a1f      	cmp	r2, #31
 801123c:	dd00      	ble.n	8011240 <__aeabi_dadd+0x2d0>
 801123e:	e1db      	b.n	80115f8 <__aeabi_dadd+0x688>
 8011240:	2020      	movs	r0, #32
 8011242:	001d      	movs	r5, r3
 8011244:	464e      	mov	r6, r9
 8011246:	1a80      	subs	r0, r0, r2
 8011248:	4085      	lsls	r5, r0
 801124a:	40d6      	lsrs	r6, r2
 801124c:	4335      	orrs	r5, r6
 801124e:	464e      	mov	r6, r9
 8011250:	4086      	lsls	r6, r0
 8011252:	0030      	movs	r0, r6
 8011254:	40d3      	lsrs	r3, r2
 8011256:	1e46      	subs	r6, r0, #1
 8011258:	41b0      	sbcs	r0, r6
 801125a:	449c      	add	ip, r3
 801125c:	4305      	orrs	r5, r0
 801125e:	19ed      	adds	r5, r5, r7
 8011260:	42bd      	cmp	r5, r7
 8011262:	419b      	sbcs	r3, r3
 8011264:	425b      	negs	r3, r3
 8011266:	4463      	add	r3, ip
 8011268:	4698      	mov	r8, r3
 801126a:	000e      	movs	r6, r1
 801126c:	e07f      	b.n	801136e <__aeabi_dadd+0x3fe>
 801126e:	4a1e      	ldr	r2, [pc, #120]	; (80112e8 <__aeabi_dadd+0x378>)
 8011270:	1a76      	subs	r6, r6, r1
 8011272:	4013      	ands	r3, r2
 8011274:	4698      	mov	r8, r3
 8011276:	e6f5      	b.n	8011064 <__aeabi_dadd+0xf4>
 8011278:	0028      	movs	r0, r5
 801127a:	f7ff f81f 	bl	80102bc <__clzsi2>
 801127e:	0001      	movs	r1, r0
 8011280:	3118      	adds	r1, #24
 8011282:	291f      	cmp	r1, #31
 8011284:	dc00      	bgt.n	8011288 <__aeabi_dadd+0x318>
 8011286:	e6cf      	b.n	8011028 <__aeabi_dadd+0xb8>
 8011288:	002b      	movs	r3, r5
 801128a:	3808      	subs	r0, #8
 801128c:	4083      	lsls	r3, r0
 801128e:	2500      	movs	r5, #0
 8011290:	e6d2      	b.n	8011038 <__aeabi_dadd+0xc8>
 8011292:	4662      	mov	r2, ip
 8011294:	433a      	orrs	r2, r7
 8011296:	0011      	movs	r1, r2
 8011298:	1e4f      	subs	r7, r1, #1
 801129a:	41b9      	sbcs	r1, r7
 801129c:	e6ac      	b.n	8010ff8 <__aeabi_dadd+0x88>
 801129e:	4649      	mov	r1, r9
 80112a0:	0758      	lsls	r0, r3, #29
 80112a2:	08c9      	lsrs	r1, r1, #3
 80112a4:	4301      	orrs	r1, r0
 80112a6:	08db      	lsrs	r3, r3, #3
 80112a8:	e787      	b.n	80111ba <__aeabi_dadd+0x24a>
 80112aa:	4649      	mov	r1, r9
 80112ac:	075a      	lsls	r2, r3, #29
 80112ae:	08c9      	lsrs	r1, r1, #3
 80112b0:	4311      	orrs	r1, r2
 80112b2:	08db      	lsrs	r3, r3, #3
 80112b4:	e7a6      	b.n	8011204 <__aeabi_dadd+0x294>
 80112b6:	490d      	ldr	r1, [pc, #52]	; (80112ec <__aeabi_dadd+0x37c>)
 80112b8:	1c70      	adds	r0, r6, #1
 80112ba:	4208      	tst	r0, r1
 80112bc:	d000      	beq.n	80112c0 <__aeabi_dadd+0x350>
 80112be:	e0bb      	b.n	8011438 <__aeabi_dadd+0x4c8>
 80112c0:	2e00      	cmp	r6, #0
 80112c2:	d000      	beq.n	80112c6 <__aeabi_dadd+0x356>
 80112c4:	e114      	b.n	80114f0 <__aeabi_dadd+0x580>
 80112c6:	4649      	mov	r1, r9
 80112c8:	4319      	orrs	r1, r3
 80112ca:	d100      	bne.n	80112ce <__aeabi_dadd+0x35e>
 80112cc:	e175      	b.n	80115ba <__aeabi_dadd+0x64a>
 80112ce:	0029      	movs	r1, r5
 80112d0:	4339      	orrs	r1, r7
 80112d2:	d000      	beq.n	80112d6 <__aeabi_dadd+0x366>
 80112d4:	e17e      	b.n	80115d4 <__aeabi_dadd+0x664>
 80112d6:	4649      	mov	r1, r9
 80112d8:	0758      	lsls	r0, r3, #29
 80112da:	08c9      	lsrs	r1, r1, #3
 80112dc:	4301      	orrs	r1, r0
 80112de:	08db      	lsrs	r3, r3, #3
 80112e0:	e76e      	b.n	80111c0 <__aeabi_dadd+0x250>
 80112e2:	46c0      	nop			; (mov r8, r8)
 80112e4:	000007ff 	.word	0x000007ff
 80112e8:	ff7fffff 	.word	0xff7fffff
 80112ec:	000007fe 	.word	0x000007fe
 80112f0:	4649      	mov	r1, r9
 80112f2:	1bcd      	subs	r5, r1, r7
 80112f4:	4661      	mov	r1, ip
 80112f6:	1a58      	subs	r0, r3, r1
 80112f8:	45a9      	cmp	r9, r5
 80112fa:	4189      	sbcs	r1, r1
 80112fc:	4249      	negs	r1, r1
 80112fe:	4688      	mov	r8, r1
 8011300:	0001      	movs	r1, r0
 8011302:	4640      	mov	r0, r8
 8011304:	1a09      	subs	r1, r1, r0
 8011306:	4688      	mov	r8, r1
 8011308:	0209      	lsls	r1, r1, #8
 801130a:	d500      	bpl.n	801130e <__aeabi_dadd+0x39e>
 801130c:	e0a6      	b.n	801145c <__aeabi_dadd+0x4ec>
 801130e:	4641      	mov	r1, r8
 8011310:	4329      	orrs	r1, r5
 8011312:	d000      	beq.n	8011316 <__aeabi_dadd+0x3a6>
 8011314:	e67f      	b.n	8011016 <__aeabi_dadd+0xa6>
 8011316:	2300      	movs	r3, #0
 8011318:	2400      	movs	r4, #0
 801131a:	e751      	b.n	80111c0 <__aeabi_dadd+0x250>
 801131c:	4cc7      	ldr	r4, [pc, #796]	; (801163c <__aeabi_dadd+0x6cc>)
 801131e:	42a1      	cmp	r1, r4
 8011320:	d100      	bne.n	8011324 <__aeabi_dadd+0x3b4>
 8011322:	e0c7      	b.n	80114b4 <__aeabi_dadd+0x544>
 8011324:	2480      	movs	r4, #128	; 0x80
 8011326:	0424      	lsls	r4, r4, #16
 8011328:	4323      	orrs	r3, r4
 801132a:	2a38      	cmp	r2, #56	; 0x38
 801132c:	dc54      	bgt.n	80113d8 <__aeabi_dadd+0x468>
 801132e:	2a1f      	cmp	r2, #31
 8011330:	dd00      	ble.n	8011334 <__aeabi_dadd+0x3c4>
 8011332:	e0cc      	b.n	80114ce <__aeabi_dadd+0x55e>
 8011334:	2420      	movs	r4, #32
 8011336:	4648      	mov	r0, r9
 8011338:	1aa4      	subs	r4, r4, r2
 801133a:	001d      	movs	r5, r3
 801133c:	464e      	mov	r6, r9
 801133e:	40a0      	lsls	r0, r4
 8011340:	40d6      	lsrs	r6, r2
 8011342:	40a5      	lsls	r5, r4
 8011344:	0004      	movs	r4, r0
 8011346:	40d3      	lsrs	r3, r2
 8011348:	4662      	mov	r2, ip
 801134a:	4335      	orrs	r5, r6
 801134c:	1e66      	subs	r6, r4, #1
 801134e:	41b4      	sbcs	r4, r6
 8011350:	1ad3      	subs	r3, r2, r3
 8011352:	469c      	mov	ip, r3
 8011354:	4325      	orrs	r5, r4
 8011356:	e044      	b.n	80113e2 <__aeabi_dadd+0x472>
 8011358:	4662      	mov	r2, ip
 801135a:	433a      	orrs	r2, r7
 801135c:	0015      	movs	r5, r2
 801135e:	1e6f      	subs	r7, r5, #1
 8011360:	41bd      	sbcs	r5, r7
 8011362:	444d      	add	r5, r9
 8011364:	454d      	cmp	r5, r9
 8011366:	4189      	sbcs	r1, r1
 8011368:	4249      	negs	r1, r1
 801136a:	4688      	mov	r8, r1
 801136c:	4498      	add	r8, r3
 801136e:	4643      	mov	r3, r8
 8011370:	021b      	lsls	r3, r3, #8
 8011372:	d400      	bmi.n	8011376 <__aeabi_dadd+0x406>
 8011374:	e718      	b.n	80111a8 <__aeabi_dadd+0x238>
 8011376:	4bb1      	ldr	r3, [pc, #708]	; (801163c <__aeabi_dadd+0x6cc>)
 8011378:	3601      	adds	r6, #1
 801137a:	429e      	cmp	r6, r3
 801137c:	d049      	beq.n	8011412 <__aeabi_dadd+0x4a2>
 801137e:	4642      	mov	r2, r8
 8011380:	4baf      	ldr	r3, [pc, #700]	; (8011640 <__aeabi_dadd+0x6d0>)
 8011382:	2101      	movs	r1, #1
 8011384:	401a      	ands	r2, r3
 8011386:	0013      	movs	r3, r2
 8011388:	086a      	lsrs	r2, r5, #1
 801138a:	400d      	ands	r5, r1
 801138c:	4315      	orrs	r5, r2
 801138e:	07d9      	lsls	r1, r3, #31
 8011390:	085b      	lsrs	r3, r3, #1
 8011392:	4698      	mov	r8, r3
 8011394:	430d      	orrs	r5, r1
 8011396:	e665      	b.n	8011064 <__aeabi_dadd+0xf4>
 8011398:	0018      	movs	r0, r3
 801139a:	3e1f      	subs	r6, #31
 801139c:	40f0      	lsrs	r0, r6
 801139e:	2a20      	cmp	r2, #32
 80113a0:	d003      	beq.n	80113aa <__aeabi_dadd+0x43a>
 80113a2:	2140      	movs	r1, #64	; 0x40
 80113a4:	1a8a      	subs	r2, r1, r2
 80113a6:	4093      	lsls	r3, r2
 80113a8:	431d      	orrs	r5, r3
 80113aa:	1e69      	subs	r1, r5, #1
 80113ac:	418d      	sbcs	r5, r1
 80113ae:	2300      	movs	r3, #0
 80113b0:	2600      	movs	r6, #0
 80113b2:	4698      	mov	r8, r3
 80113b4:	4305      	orrs	r5, r0
 80113b6:	e6f7      	b.n	80111a8 <__aeabi_dadd+0x238>
 80113b8:	0011      	movs	r1, r2
 80113ba:	4665      	mov	r5, ip
 80113bc:	3920      	subs	r1, #32
 80113be:	40cd      	lsrs	r5, r1
 80113c0:	2a20      	cmp	r2, #32
 80113c2:	d004      	beq.n	80113ce <__aeabi_dadd+0x45e>
 80113c4:	2040      	movs	r0, #64	; 0x40
 80113c6:	4661      	mov	r1, ip
 80113c8:	1a82      	subs	r2, r0, r2
 80113ca:	4091      	lsls	r1, r2
 80113cc:	430f      	orrs	r7, r1
 80113ce:	0039      	movs	r1, r7
 80113d0:	1e4f      	subs	r7, r1, #1
 80113d2:	41b9      	sbcs	r1, r7
 80113d4:	4329      	orrs	r1, r5
 80113d6:	e60f      	b.n	8010ff8 <__aeabi_dadd+0x88>
 80113d8:	464a      	mov	r2, r9
 80113da:	4313      	orrs	r3, r2
 80113dc:	001d      	movs	r5, r3
 80113de:	1e6b      	subs	r3, r5, #1
 80113e0:	419d      	sbcs	r5, r3
 80113e2:	1b7d      	subs	r5, r7, r5
 80113e4:	42af      	cmp	r7, r5
 80113e6:	419b      	sbcs	r3, r3
 80113e8:	4662      	mov	r2, ip
 80113ea:	425b      	negs	r3, r3
 80113ec:	1ad3      	subs	r3, r2, r3
 80113ee:	4698      	mov	r8, r3
 80113f0:	4654      	mov	r4, sl
 80113f2:	000e      	movs	r6, r1
 80113f4:	e607      	b.n	8011006 <__aeabi_dadd+0x96>
 80113f6:	4648      	mov	r0, r9
 80113f8:	4318      	orrs	r0, r3
 80113fa:	d100      	bne.n	80113fe <__aeabi_dadd+0x48e>
 80113fc:	e0b3      	b.n	8011566 <__aeabi_dadd+0x5f6>
 80113fe:	1e50      	subs	r0, r2, #1
 8011400:	2a01      	cmp	r2, #1
 8011402:	d100      	bne.n	8011406 <__aeabi_dadd+0x496>
 8011404:	e10d      	b.n	8011622 <__aeabi_dadd+0x6b2>
 8011406:	4d8d      	ldr	r5, [pc, #564]	; (801163c <__aeabi_dadd+0x6cc>)
 8011408:	42aa      	cmp	r2, r5
 801140a:	d100      	bne.n	801140e <__aeabi_dadd+0x49e>
 801140c:	e0a5      	b.n	801155a <__aeabi_dadd+0x5ea>
 801140e:	0002      	movs	r2, r0
 8011410:	e710      	b.n	8011234 <__aeabi_dadd+0x2c4>
 8011412:	0032      	movs	r2, r6
 8011414:	2300      	movs	r3, #0
 8011416:	2100      	movs	r1, #0
 8011418:	e644      	b.n	80110a4 <__aeabi_dadd+0x134>
 801141a:	2120      	movs	r1, #32
 801141c:	0038      	movs	r0, r7
 801141e:	1a89      	subs	r1, r1, r2
 8011420:	4665      	mov	r5, ip
 8011422:	408f      	lsls	r7, r1
 8011424:	408d      	lsls	r5, r1
 8011426:	40d0      	lsrs	r0, r2
 8011428:	1e79      	subs	r1, r7, #1
 801142a:	418f      	sbcs	r7, r1
 801142c:	4305      	orrs	r5, r0
 801142e:	433d      	orrs	r5, r7
 8011430:	4667      	mov	r7, ip
 8011432:	40d7      	lsrs	r7, r2
 8011434:	19db      	adds	r3, r3, r7
 8011436:	e794      	b.n	8011362 <__aeabi_dadd+0x3f2>
 8011438:	4a80      	ldr	r2, [pc, #512]	; (801163c <__aeabi_dadd+0x6cc>)
 801143a:	4290      	cmp	r0, r2
 801143c:	d100      	bne.n	8011440 <__aeabi_dadd+0x4d0>
 801143e:	e0ec      	b.n	801161a <__aeabi_dadd+0x6aa>
 8011440:	0039      	movs	r1, r7
 8011442:	4449      	add	r1, r9
 8011444:	4549      	cmp	r1, r9
 8011446:	4192      	sbcs	r2, r2
 8011448:	4463      	add	r3, ip
 801144a:	4252      	negs	r2, r2
 801144c:	189b      	adds	r3, r3, r2
 801144e:	07dd      	lsls	r5, r3, #31
 8011450:	0849      	lsrs	r1, r1, #1
 8011452:	085b      	lsrs	r3, r3, #1
 8011454:	4698      	mov	r8, r3
 8011456:	0006      	movs	r6, r0
 8011458:	430d      	orrs	r5, r1
 801145a:	e6a5      	b.n	80111a8 <__aeabi_dadd+0x238>
 801145c:	464a      	mov	r2, r9
 801145e:	1abd      	subs	r5, r7, r2
 8011460:	42af      	cmp	r7, r5
 8011462:	4189      	sbcs	r1, r1
 8011464:	4662      	mov	r2, ip
 8011466:	4249      	negs	r1, r1
 8011468:	1ad3      	subs	r3, r2, r3
 801146a:	1a5b      	subs	r3, r3, r1
 801146c:	4698      	mov	r8, r3
 801146e:	4654      	mov	r4, sl
 8011470:	e5d1      	b.n	8011016 <__aeabi_dadd+0xa6>
 8011472:	076c      	lsls	r4, r5, #29
 8011474:	08f9      	lsrs	r1, r7, #3
 8011476:	4321      	orrs	r1, r4
 8011478:	08eb      	lsrs	r3, r5, #3
 801147a:	0004      	movs	r4, r0
 801147c:	e69d      	b.n	80111ba <__aeabi_dadd+0x24a>
 801147e:	464a      	mov	r2, r9
 8011480:	431a      	orrs	r2, r3
 8011482:	d175      	bne.n	8011570 <__aeabi_dadd+0x600>
 8011484:	4661      	mov	r1, ip
 8011486:	4339      	orrs	r1, r7
 8011488:	d114      	bne.n	80114b4 <__aeabi_dadd+0x544>
 801148a:	2380      	movs	r3, #128	; 0x80
 801148c:	2400      	movs	r4, #0
 801148e:	031b      	lsls	r3, r3, #12
 8011490:	e6bc      	b.n	801120c <__aeabi_dadd+0x29c>
 8011492:	464a      	mov	r2, r9
 8011494:	1bd5      	subs	r5, r2, r7
 8011496:	45a9      	cmp	r9, r5
 8011498:	4189      	sbcs	r1, r1
 801149a:	4662      	mov	r2, ip
 801149c:	4249      	negs	r1, r1
 801149e:	1a9b      	subs	r3, r3, r2
 80114a0:	1a5b      	subs	r3, r3, r1
 80114a2:	4698      	mov	r8, r3
 80114a4:	2601      	movs	r6, #1
 80114a6:	e5ae      	b.n	8011006 <__aeabi_dadd+0x96>
 80114a8:	464a      	mov	r2, r9
 80114aa:	08d1      	lsrs	r1, r2, #3
 80114ac:	075a      	lsls	r2, r3, #29
 80114ae:	4311      	orrs	r1, r2
 80114b0:	08db      	lsrs	r3, r3, #3
 80114b2:	e6a7      	b.n	8011204 <__aeabi_dadd+0x294>
 80114b4:	4663      	mov	r3, ip
 80114b6:	08f9      	lsrs	r1, r7, #3
 80114b8:	075a      	lsls	r2, r3, #29
 80114ba:	4654      	mov	r4, sl
 80114bc:	4311      	orrs	r1, r2
 80114be:	08db      	lsrs	r3, r3, #3
 80114c0:	e6a0      	b.n	8011204 <__aeabi_dadd+0x294>
 80114c2:	464a      	mov	r2, r9
 80114c4:	4313      	orrs	r3, r2
 80114c6:	001d      	movs	r5, r3
 80114c8:	1e6b      	subs	r3, r5, #1
 80114ca:	419d      	sbcs	r5, r3
 80114cc:	e6c7      	b.n	801125e <__aeabi_dadd+0x2ee>
 80114ce:	0014      	movs	r4, r2
 80114d0:	001e      	movs	r6, r3
 80114d2:	3c20      	subs	r4, #32
 80114d4:	40e6      	lsrs	r6, r4
 80114d6:	2a20      	cmp	r2, #32
 80114d8:	d005      	beq.n	80114e6 <__aeabi_dadd+0x576>
 80114da:	2440      	movs	r4, #64	; 0x40
 80114dc:	1aa2      	subs	r2, r4, r2
 80114de:	4093      	lsls	r3, r2
 80114e0:	464a      	mov	r2, r9
 80114e2:	431a      	orrs	r2, r3
 80114e4:	4691      	mov	r9, r2
 80114e6:	464d      	mov	r5, r9
 80114e8:	1e6b      	subs	r3, r5, #1
 80114ea:	419d      	sbcs	r5, r3
 80114ec:	4335      	orrs	r5, r6
 80114ee:	e778      	b.n	80113e2 <__aeabi_dadd+0x472>
 80114f0:	464a      	mov	r2, r9
 80114f2:	431a      	orrs	r2, r3
 80114f4:	d000      	beq.n	80114f8 <__aeabi_dadd+0x588>
 80114f6:	e66b      	b.n	80111d0 <__aeabi_dadd+0x260>
 80114f8:	076b      	lsls	r3, r5, #29
 80114fa:	08f9      	lsrs	r1, r7, #3
 80114fc:	4319      	orrs	r1, r3
 80114fe:	08eb      	lsrs	r3, r5, #3
 8011500:	e680      	b.n	8011204 <__aeabi_dadd+0x294>
 8011502:	4661      	mov	r1, ip
 8011504:	4339      	orrs	r1, r7
 8011506:	d054      	beq.n	80115b2 <__aeabi_dadd+0x642>
 8011508:	4663      	mov	r3, ip
 801150a:	08f9      	lsrs	r1, r7, #3
 801150c:	075c      	lsls	r4, r3, #29
 801150e:	4321      	orrs	r1, r4
 8011510:	08db      	lsrs	r3, r3, #3
 8011512:	0004      	movs	r4, r0
 8011514:	e654      	b.n	80111c0 <__aeabi_dadd+0x250>
 8011516:	464a      	mov	r2, r9
 8011518:	1abd      	subs	r5, r7, r2
 801151a:	42af      	cmp	r7, r5
 801151c:	4189      	sbcs	r1, r1
 801151e:	4662      	mov	r2, ip
 8011520:	4249      	negs	r1, r1
 8011522:	1ad3      	subs	r3, r2, r3
 8011524:	1a5b      	subs	r3, r3, r1
 8011526:	4698      	mov	r8, r3
 8011528:	0004      	movs	r4, r0
 801152a:	2601      	movs	r6, #1
 801152c:	e56b      	b.n	8011006 <__aeabi_dadd+0x96>
 801152e:	464a      	mov	r2, r9
 8011530:	1bd5      	subs	r5, r2, r7
 8011532:	45a9      	cmp	r9, r5
 8011534:	4189      	sbcs	r1, r1
 8011536:	4662      	mov	r2, ip
 8011538:	4249      	negs	r1, r1
 801153a:	1a9a      	subs	r2, r3, r2
 801153c:	1a52      	subs	r2, r2, r1
 801153e:	4690      	mov	r8, r2
 8011540:	0212      	lsls	r2, r2, #8
 8011542:	d532      	bpl.n	80115aa <__aeabi_dadd+0x63a>
 8011544:	464a      	mov	r2, r9
 8011546:	1abd      	subs	r5, r7, r2
 8011548:	42af      	cmp	r7, r5
 801154a:	4189      	sbcs	r1, r1
 801154c:	4662      	mov	r2, ip
 801154e:	4249      	negs	r1, r1
 8011550:	1ad3      	subs	r3, r2, r3
 8011552:	1a5b      	subs	r3, r3, r1
 8011554:	4698      	mov	r8, r3
 8011556:	0004      	movs	r4, r0
 8011558:	e584      	b.n	8011064 <__aeabi_dadd+0xf4>
 801155a:	4663      	mov	r3, ip
 801155c:	08f9      	lsrs	r1, r7, #3
 801155e:	075a      	lsls	r2, r3, #29
 8011560:	4311      	orrs	r1, r2
 8011562:	08db      	lsrs	r3, r3, #3
 8011564:	e64e      	b.n	8011204 <__aeabi_dadd+0x294>
 8011566:	08f9      	lsrs	r1, r7, #3
 8011568:	0768      	lsls	r0, r5, #29
 801156a:	4301      	orrs	r1, r0
 801156c:	08eb      	lsrs	r3, r5, #3
 801156e:	e624      	b.n	80111ba <__aeabi_dadd+0x24a>
 8011570:	4662      	mov	r2, ip
 8011572:	433a      	orrs	r2, r7
 8011574:	d100      	bne.n	8011578 <__aeabi_dadd+0x608>
 8011576:	e698      	b.n	80112aa <__aeabi_dadd+0x33a>
 8011578:	464a      	mov	r2, r9
 801157a:	08d1      	lsrs	r1, r2, #3
 801157c:	075a      	lsls	r2, r3, #29
 801157e:	4311      	orrs	r1, r2
 8011580:	08da      	lsrs	r2, r3, #3
 8011582:	2380      	movs	r3, #128	; 0x80
 8011584:	031b      	lsls	r3, r3, #12
 8011586:	421a      	tst	r2, r3
 8011588:	d008      	beq.n	801159c <__aeabi_dadd+0x62c>
 801158a:	4660      	mov	r0, ip
 801158c:	08c5      	lsrs	r5, r0, #3
 801158e:	421d      	tst	r5, r3
 8011590:	d104      	bne.n	801159c <__aeabi_dadd+0x62c>
 8011592:	4654      	mov	r4, sl
 8011594:	002a      	movs	r2, r5
 8011596:	08f9      	lsrs	r1, r7, #3
 8011598:	0743      	lsls	r3, r0, #29
 801159a:	4319      	orrs	r1, r3
 801159c:	0f4b      	lsrs	r3, r1, #29
 801159e:	00c9      	lsls	r1, r1, #3
 80115a0:	075b      	lsls	r3, r3, #29
 80115a2:	08c9      	lsrs	r1, r1, #3
 80115a4:	4319      	orrs	r1, r3
 80115a6:	0013      	movs	r3, r2
 80115a8:	e62c      	b.n	8011204 <__aeabi_dadd+0x294>
 80115aa:	4641      	mov	r1, r8
 80115ac:	4329      	orrs	r1, r5
 80115ae:	d000      	beq.n	80115b2 <__aeabi_dadd+0x642>
 80115b0:	e5fa      	b.n	80111a8 <__aeabi_dadd+0x238>
 80115b2:	2300      	movs	r3, #0
 80115b4:	000a      	movs	r2, r1
 80115b6:	2400      	movs	r4, #0
 80115b8:	e602      	b.n	80111c0 <__aeabi_dadd+0x250>
 80115ba:	076b      	lsls	r3, r5, #29
 80115bc:	08f9      	lsrs	r1, r7, #3
 80115be:	4319      	orrs	r1, r3
 80115c0:	08eb      	lsrs	r3, r5, #3
 80115c2:	e5fd      	b.n	80111c0 <__aeabi_dadd+0x250>
 80115c4:	4663      	mov	r3, ip
 80115c6:	08f9      	lsrs	r1, r7, #3
 80115c8:	075b      	lsls	r3, r3, #29
 80115ca:	4319      	orrs	r1, r3
 80115cc:	4663      	mov	r3, ip
 80115ce:	0004      	movs	r4, r0
 80115d0:	08db      	lsrs	r3, r3, #3
 80115d2:	e617      	b.n	8011204 <__aeabi_dadd+0x294>
 80115d4:	003d      	movs	r5, r7
 80115d6:	444d      	add	r5, r9
 80115d8:	4463      	add	r3, ip
 80115da:	454d      	cmp	r5, r9
 80115dc:	4189      	sbcs	r1, r1
 80115de:	4698      	mov	r8, r3
 80115e0:	4249      	negs	r1, r1
 80115e2:	4488      	add	r8, r1
 80115e4:	4643      	mov	r3, r8
 80115e6:	021b      	lsls	r3, r3, #8
 80115e8:	d400      	bmi.n	80115ec <__aeabi_dadd+0x67c>
 80115ea:	e5dd      	b.n	80111a8 <__aeabi_dadd+0x238>
 80115ec:	4642      	mov	r2, r8
 80115ee:	4b14      	ldr	r3, [pc, #80]	; (8011640 <__aeabi_dadd+0x6d0>)
 80115f0:	2601      	movs	r6, #1
 80115f2:	401a      	ands	r2, r3
 80115f4:	4690      	mov	r8, r2
 80115f6:	e5d7      	b.n	80111a8 <__aeabi_dadd+0x238>
 80115f8:	0010      	movs	r0, r2
 80115fa:	001e      	movs	r6, r3
 80115fc:	3820      	subs	r0, #32
 80115fe:	40c6      	lsrs	r6, r0
 8011600:	2a20      	cmp	r2, #32
 8011602:	d005      	beq.n	8011610 <__aeabi_dadd+0x6a0>
 8011604:	2040      	movs	r0, #64	; 0x40
 8011606:	1a82      	subs	r2, r0, r2
 8011608:	4093      	lsls	r3, r2
 801160a:	464a      	mov	r2, r9
 801160c:	431a      	orrs	r2, r3
 801160e:	4691      	mov	r9, r2
 8011610:	464d      	mov	r5, r9
 8011612:	1e6b      	subs	r3, r5, #1
 8011614:	419d      	sbcs	r5, r3
 8011616:	4335      	orrs	r5, r6
 8011618:	e621      	b.n	801125e <__aeabi_dadd+0x2ee>
 801161a:	0002      	movs	r2, r0
 801161c:	2300      	movs	r3, #0
 801161e:	2100      	movs	r1, #0
 8011620:	e540      	b.n	80110a4 <__aeabi_dadd+0x134>
 8011622:	464a      	mov	r2, r9
 8011624:	19d5      	adds	r5, r2, r7
 8011626:	42bd      	cmp	r5, r7
 8011628:	4189      	sbcs	r1, r1
 801162a:	4463      	add	r3, ip
 801162c:	4698      	mov	r8, r3
 801162e:	4249      	negs	r1, r1
 8011630:	4488      	add	r8, r1
 8011632:	e5b3      	b.n	801119c <__aeabi_dadd+0x22c>
 8011634:	2100      	movs	r1, #0
 8011636:	4a01      	ldr	r2, [pc, #4]	; (801163c <__aeabi_dadd+0x6cc>)
 8011638:	000b      	movs	r3, r1
 801163a:	e533      	b.n	80110a4 <__aeabi_dadd+0x134>
 801163c:	000007ff 	.word	0x000007ff
 8011640:	ff7fffff 	.word	0xff7fffff

08011644 <__aeabi_ddiv>:
 8011644:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011646:	4657      	mov	r7, sl
 8011648:	464e      	mov	r6, r9
 801164a:	4645      	mov	r5, r8
 801164c:	46de      	mov	lr, fp
 801164e:	b5e0      	push	{r5, r6, r7, lr}
 8011650:	4681      	mov	r9, r0
 8011652:	0005      	movs	r5, r0
 8011654:	030c      	lsls	r4, r1, #12
 8011656:	0048      	lsls	r0, r1, #1
 8011658:	4692      	mov	sl, r2
 801165a:	001f      	movs	r7, r3
 801165c:	b085      	sub	sp, #20
 801165e:	0b24      	lsrs	r4, r4, #12
 8011660:	0d40      	lsrs	r0, r0, #21
 8011662:	0fce      	lsrs	r6, r1, #31
 8011664:	2800      	cmp	r0, #0
 8011666:	d059      	beq.n	801171c <__aeabi_ddiv+0xd8>
 8011668:	4b87      	ldr	r3, [pc, #540]	; (8011888 <__aeabi_ddiv+0x244>)
 801166a:	4298      	cmp	r0, r3
 801166c:	d100      	bne.n	8011670 <__aeabi_ddiv+0x2c>
 801166e:	e098      	b.n	80117a2 <__aeabi_ddiv+0x15e>
 8011670:	0f6b      	lsrs	r3, r5, #29
 8011672:	00e4      	lsls	r4, r4, #3
 8011674:	431c      	orrs	r4, r3
 8011676:	2380      	movs	r3, #128	; 0x80
 8011678:	041b      	lsls	r3, r3, #16
 801167a:	4323      	orrs	r3, r4
 801167c:	4698      	mov	r8, r3
 801167e:	4b83      	ldr	r3, [pc, #524]	; (801188c <__aeabi_ddiv+0x248>)
 8011680:	00ed      	lsls	r5, r5, #3
 8011682:	469b      	mov	fp, r3
 8011684:	2300      	movs	r3, #0
 8011686:	4699      	mov	r9, r3
 8011688:	4483      	add	fp, r0
 801168a:	9300      	str	r3, [sp, #0]
 801168c:	033c      	lsls	r4, r7, #12
 801168e:	007b      	lsls	r3, r7, #1
 8011690:	4650      	mov	r0, sl
 8011692:	0b24      	lsrs	r4, r4, #12
 8011694:	0d5b      	lsrs	r3, r3, #21
 8011696:	0fff      	lsrs	r7, r7, #31
 8011698:	2b00      	cmp	r3, #0
 801169a:	d067      	beq.n	801176c <__aeabi_ddiv+0x128>
 801169c:	4a7a      	ldr	r2, [pc, #488]	; (8011888 <__aeabi_ddiv+0x244>)
 801169e:	4293      	cmp	r3, r2
 80116a0:	d018      	beq.n	80116d4 <__aeabi_ddiv+0x90>
 80116a2:	497a      	ldr	r1, [pc, #488]	; (801188c <__aeabi_ddiv+0x248>)
 80116a4:	0f42      	lsrs	r2, r0, #29
 80116a6:	468c      	mov	ip, r1
 80116a8:	00e4      	lsls	r4, r4, #3
 80116aa:	4659      	mov	r1, fp
 80116ac:	4314      	orrs	r4, r2
 80116ae:	2280      	movs	r2, #128	; 0x80
 80116b0:	4463      	add	r3, ip
 80116b2:	0412      	lsls	r2, r2, #16
 80116b4:	1acb      	subs	r3, r1, r3
 80116b6:	4314      	orrs	r4, r2
 80116b8:	469b      	mov	fp, r3
 80116ba:	00c2      	lsls	r2, r0, #3
 80116bc:	2000      	movs	r0, #0
 80116be:	0033      	movs	r3, r6
 80116c0:	407b      	eors	r3, r7
 80116c2:	469a      	mov	sl, r3
 80116c4:	464b      	mov	r3, r9
 80116c6:	2b0f      	cmp	r3, #15
 80116c8:	d900      	bls.n	80116cc <__aeabi_ddiv+0x88>
 80116ca:	e0ef      	b.n	80118ac <__aeabi_ddiv+0x268>
 80116cc:	4970      	ldr	r1, [pc, #448]	; (8011890 <__aeabi_ddiv+0x24c>)
 80116ce:	009b      	lsls	r3, r3, #2
 80116d0:	58cb      	ldr	r3, [r1, r3]
 80116d2:	469f      	mov	pc, r3
 80116d4:	4b6f      	ldr	r3, [pc, #444]	; (8011894 <__aeabi_ddiv+0x250>)
 80116d6:	4652      	mov	r2, sl
 80116d8:	469c      	mov	ip, r3
 80116da:	4322      	orrs	r2, r4
 80116dc:	44e3      	add	fp, ip
 80116de:	2a00      	cmp	r2, #0
 80116e0:	d000      	beq.n	80116e4 <__aeabi_ddiv+0xa0>
 80116e2:	e095      	b.n	8011810 <__aeabi_ddiv+0x1cc>
 80116e4:	4649      	mov	r1, r9
 80116e6:	2302      	movs	r3, #2
 80116e8:	4319      	orrs	r1, r3
 80116ea:	4689      	mov	r9, r1
 80116ec:	2400      	movs	r4, #0
 80116ee:	2002      	movs	r0, #2
 80116f0:	e7e5      	b.n	80116be <__aeabi_ddiv+0x7a>
 80116f2:	2300      	movs	r3, #0
 80116f4:	2400      	movs	r4, #0
 80116f6:	2500      	movs	r5, #0
 80116f8:	4652      	mov	r2, sl
 80116fa:	051b      	lsls	r3, r3, #20
 80116fc:	4323      	orrs	r3, r4
 80116fe:	07d2      	lsls	r2, r2, #31
 8011700:	4313      	orrs	r3, r2
 8011702:	0028      	movs	r0, r5
 8011704:	0019      	movs	r1, r3
 8011706:	b005      	add	sp, #20
 8011708:	bcf0      	pop	{r4, r5, r6, r7}
 801170a:	46bb      	mov	fp, r7
 801170c:	46b2      	mov	sl, r6
 801170e:	46a9      	mov	r9, r5
 8011710:	46a0      	mov	r8, r4
 8011712:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011714:	2400      	movs	r4, #0
 8011716:	2500      	movs	r5, #0
 8011718:	4b5b      	ldr	r3, [pc, #364]	; (8011888 <__aeabi_ddiv+0x244>)
 801171a:	e7ed      	b.n	80116f8 <__aeabi_ddiv+0xb4>
 801171c:	464b      	mov	r3, r9
 801171e:	4323      	orrs	r3, r4
 8011720:	4698      	mov	r8, r3
 8011722:	d100      	bne.n	8011726 <__aeabi_ddiv+0xe2>
 8011724:	e089      	b.n	801183a <__aeabi_ddiv+0x1f6>
 8011726:	2c00      	cmp	r4, #0
 8011728:	d100      	bne.n	801172c <__aeabi_ddiv+0xe8>
 801172a:	e1e0      	b.n	8011aee <__aeabi_ddiv+0x4aa>
 801172c:	0020      	movs	r0, r4
 801172e:	f7fe fdc5 	bl	80102bc <__clzsi2>
 8011732:	0001      	movs	r1, r0
 8011734:	0002      	movs	r2, r0
 8011736:	390b      	subs	r1, #11
 8011738:	231d      	movs	r3, #29
 801173a:	1a5b      	subs	r3, r3, r1
 801173c:	4649      	mov	r1, r9
 801173e:	0010      	movs	r0, r2
 8011740:	40d9      	lsrs	r1, r3
 8011742:	3808      	subs	r0, #8
 8011744:	4084      	lsls	r4, r0
 8011746:	000b      	movs	r3, r1
 8011748:	464d      	mov	r5, r9
 801174a:	4323      	orrs	r3, r4
 801174c:	4698      	mov	r8, r3
 801174e:	4085      	lsls	r5, r0
 8011750:	4851      	ldr	r0, [pc, #324]	; (8011898 <__aeabi_ddiv+0x254>)
 8011752:	033c      	lsls	r4, r7, #12
 8011754:	1a83      	subs	r3, r0, r2
 8011756:	469b      	mov	fp, r3
 8011758:	2300      	movs	r3, #0
 801175a:	4699      	mov	r9, r3
 801175c:	9300      	str	r3, [sp, #0]
 801175e:	007b      	lsls	r3, r7, #1
 8011760:	4650      	mov	r0, sl
 8011762:	0b24      	lsrs	r4, r4, #12
 8011764:	0d5b      	lsrs	r3, r3, #21
 8011766:	0fff      	lsrs	r7, r7, #31
 8011768:	2b00      	cmp	r3, #0
 801176a:	d197      	bne.n	801169c <__aeabi_ddiv+0x58>
 801176c:	4652      	mov	r2, sl
 801176e:	4322      	orrs	r2, r4
 8011770:	d055      	beq.n	801181e <__aeabi_ddiv+0x1da>
 8011772:	2c00      	cmp	r4, #0
 8011774:	d100      	bne.n	8011778 <__aeabi_ddiv+0x134>
 8011776:	e1ca      	b.n	8011b0e <__aeabi_ddiv+0x4ca>
 8011778:	0020      	movs	r0, r4
 801177a:	f7fe fd9f 	bl	80102bc <__clzsi2>
 801177e:	0002      	movs	r2, r0
 8011780:	3a0b      	subs	r2, #11
 8011782:	231d      	movs	r3, #29
 8011784:	0001      	movs	r1, r0
 8011786:	1a9b      	subs	r3, r3, r2
 8011788:	4652      	mov	r2, sl
 801178a:	3908      	subs	r1, #8
 801178c:	40da      	lsrs	r2, r3
 801178e:	408c      	lsls	r4, r1
 8011790:	4314      	orrs	r4, r2
 8011792:	4652      	mov	r2, sl
 8011794:	408a      	lsls	r2, r1
 8011796:	4b41      	ldr	r3, [pc, #260]	; (801189c <__aeabi_ddiv+0x258>)
 8011798:	4458      	add	r0, fp
 801179a:	469b      	mov	fp, r3
 801179c:	4483      	add	fp, r0
 801179e:	2000      	movs	r0, #0
 80117a0:	e78d      	b.n	80116be <__aeabi_ddiv+0x7a>
 80117a2:	464b      	mov	r3, r9
 80117a4:	4323      	orrs	r3, r4
 80117a6:	4698      	mov	r8, r3
 80117a8:	d140      	bne.n	801182c <__aeabi_ddiv+0x1e8>
 80117aa:	2308      	movs	r3, #8
 80117ac:	4699      	mov	r9, r3
 80117ae:	3b06      	subs	r3, #6
 80117b0:	2500      	movs	r5, #0
 80117b2:	4683      	mov	fp, r0
 80117b4:	9300      	str	r3, [sp, #0]
 80117b6:	e769      	b.n	801168c <__aeabi_ddiv+0x48>
 80117b8:	46b2      	mov	sl, r6
 80117ba:	9b00      	ldr	r3, [sp, #0]
 80117bc:	2b02      	cmp	r3, #2
 80117be:	d0a9      	beq.n	8011714 <__aeabi_ddiv+0xd0>
 80117c0:	2b03      	cmp	r3, #3
 80117c2:	d100      	bne.n	80117c6 <__aeabi_ddiv+0x182>
 80117c4:	e211      	b.n	8011bea <__aeabi_ddiv+0x5a6>
 80117c6:	2b01      	cmp	r3, #1
 80117c8:	d093      	beq.n	80116f2 <__aeabi_ddiv+0xae>
 80117ca:	4a35      	ldr	r2, [pc, #212]	; (80118a0 <__aeabi_ddiv+0x25c>)
 80117cc:	445a      	add	r2, fp
 80117ce:	2a00      	cmp	r2, #0
 80117d0:	dc00      	bgt.n	80117d4 <__aeabi_ddiv+0x190>
 80117d2:	e13c      	b.n	8011a4e <__aeabi_ddiv+0x40a>
 80117d4:	076b      	lsls	r3, r5, #29
 80117d6:	d000      	beq.n	80117da <__aeabi_ddiv+0x196>
 80117d8:	e1a7      	b.n	8011b2a <__aeabi_ddiv+0x4e6>
 80117da:	08ed      	lsrs	r5, r5, #3
 80117dc:	4643      	mov	r3, r8
 80117de:	01db      	lsls	r3, r3, #7
 80117e0:	d506      	bpl.n	80117f0 <__aeabi_ddiv+0x1ac>
 80117e2:	4642      	mov	r2, r8
 80117e4:	4b2f      	ldr	r3, [pc, #188]	; (80118a4 <__aeabi_ddiv+0x260>)
 80117e6:	401a      	ands	r2, r3
 80117e8:	4690      	mov	r8, r2
 80117ea:	2280      	movs	r2, #128	; 0x80
 80117ec:	00d2      	lsls	r2, r2, #3
 80117ee:	445a      	add	r2, fp
 80117f0:	4b2d      	ldr	r3, [pc, #180]	; (80118a8 <__aeabi_ddiv+0x264>)
 80117f2:	429a      	cmp	r2, r3
 80117f4:	dc8e      	bgt.n	8011714 <__aeabi_ddiv+0xd0>
 80117f6:	4643      	mov	r3, r8
 80117f8:	0552      	lsls	r2, r2, #21
 80117fa:	0758      	lsls	r0, r3, #29
 80117fc:	025c      	lsls	r4, r3, #9
 80117fe:	4305      	orrs	r5, r0
 8011800:	0b24      	lsrs	r4, r4, #12
 8011802:	0d53      	lsrs	r3, r2, #21
 8011804:	e778      	b.n	80116f8 <__aeabi_ddiv+0xb4>
 8011806:	46ba      	mov	sl, r7
 8011808:	46a0      	mov	r8, r4
 801180a:	0015      	movs	r5, r2
 801180c:	9000      	str	r0, [sp, #0]
 801180e:	e7d4      	b.n	80117ba <__aeabi_ddiv+0x176>
 8011810:	464a      	mov	r2, r9
 8011812:	2303      	movs	r3, #3
 8011814:	431a      	orrs	r2, r3
 8011816:	4691      	mov	r9, r2
 8011818:	2003      	movs	r0, #3
 801181a:	4652      	mov	r2, sl
 801181c:	e74f      	b.n	80116be <__aeabi_ddiv+0x7a>
 801181e:	4649      	mov	r1, r9
 8011820:	2301      	movs	r3, #1
 8011822:	4319      	orrs	r1, r3
 8011824:	4689      	mov	r9, r1
 8011826:	2400      	movs	r4, #0
 8011828:	2001      	movs	r0, #1
 801182a:	e748      	b.n	80116be <__aeabi_ddiv+0x7a>
 801182c:	230c      	movs	r3, #12
 801182e:	4699      	mov	r9, r3
 8011830:	3b09      	subs	r3, #9
 8011832:	46a0      	mov	r8, r4
 8011834:	4683      	mov	fp, r0
 8011836:	9300      	str	r3, [sp, #0]
 8011838:	e728      	b.n	801168c <__aeabi_ddiv+0x48>
 801183a:	2304      	movs	r3, #4
 801183c:	4699      	mov	r9, r3
 801183e:	2300      	movs	r3, #0
 8011840:	469b      	mov	fp, r3
 8011842:	3301      	adds	r3, #1
 8011844:	2500      	movs	r5, #0
 8011846:	9300      	str	r3, [sp, #0]
 8011848:	e720      	b.n	801168c <__aeabi_ddiv+0x48>
 801184a:	2300      	movs	r3, #0
 801184c:	2480      	movs	r4, #128	; 0x80
 801184e:	469a      	mov	sl, r3
 8011850:	2500      	movs	r5, #0
 8011852:	4b0d      	ldr	r3, [pc, #52]	; (8011888 <__aeabi_ddiv+0x244>)
 8011854:	0324      	lsls	r4, r4, #12
 8011856:	e74f      	b.n	80116f8 <__aeabi_ddiv+0xb4>
 8011858:	2380      	movs	r3, #128	; 0x80
 801185a:	4641      	mov	r1, r8
 801185c:	031b      	lsls	r3, r3, #12
 801185e:	4219      	tst	r1, r3
 8011860:	d008      	beq.n	8011874 <__aeabi_ddiv+0x230>
 8011862:	421c      	tst	r4, r3
 8011864:	d106      	bne.n	8011874 <__aeabi_ddiv+0x230>
 8011866:	431c      	orrs	r4, r3
 8011868:	0324      	lsls	r4, r4, #12
 801186a:	46ba      	mov	sl, r7
 801186c:	0015      	movs	r5, r2
 801186e:	4b06      	ldr	r3, [pc, #24]	; (8011888 <__aeabi_ddiv+0x244>)
 8011870:	0b24      	lsrs	r4, r4, #12
 8011872:	e741      	b.n	80116f8 <__aeabi_ddiv+0xb4>
 8011874:	2480      	movs	r4, #128	; 0x80
 8011876:	4643      	mov	r3, r8
 8011878:	0324      	lsls	r4, r4, #12
 801187a:	431c      	orrs	r4, r3
 801187c:	0324      	lsls	r4, r4, #12
 801187e:	46b2      	mov	sl, r6
 8011880:	4b01      	ldr	r3, [pc, #4]	; (8011888 <__aeabi_ddiv+0x244>)
 8011882:	0b24      	lsrs	r4, r4, #12
 8011884:	e738      	b.n	80116f8 <__aeabi_ddiv+0xb4>
 8011886:	46c0      	nop			; (mov r8, r8)
 8011888:	000007ff 	.word	0x000007ff
 801188c:	fffffc01 	.word	0xfffffc01
 8011890:	08019a6c 	.word	0x08019a6c
 8011894:	fffff801 	.word	0xfffff801
 8011898:	fffffc0d 	.word	0xfffffc0d
 801189c:	000003f3 	.word	0x000003f3
 80118a0:	000003ff 	.word	0x000003ff
 80118a4:	feffffff 	.word	0xfeffffff
 80118a8:	000007fe 	.word	0x000007fe
 80118ac:	4544      	cmp	r4, r8
 80118ae:	d200      	bcs.n	80118b2 <__aeabi_ddiv+0x26e>
 80118b0:	e116      	b.n	8011ae0 <__aeabi_ddiv+0x49c>
 80118b2:	d100      	bne.n	80118b6 <__aeabi_ddiv+0x272>
 80118b4:	e111      	b.n	8011ada <__aeabi_ddiv+0x496>
 80118b6:	2301      	movs	r3, #1
 80118b8:	425b      	negs	r3, r3
 80118ba:	469c      	mov	ip, r3
 80118bc:	002e      	movs	r6, r5
 80118be:	4640      	mov	r0, r8
 80118c0:	2500      	movs	r5, #0
 80118c2:	44e3      	add	fp, ip
 80118c4:	0223      	lsls	r3, r4, #8
 80118c6:	0e14      	lsrs	r4, r2, #24
 80118c8:	431c      	orrs	r4, r3
 80118ca:	0c1b      	lsrs	r3, r3, #16
 80118cc:	4699      	mov	r9, r3
 80118ce:	0423      	lsls	r3, r4, #16
 80118d0:	0c1f      	lsrs	r7, r3, #16
 80118d2:	0212      	lsls	r2, r2, #8
 80118d4:	4649      	mov	r1, r9
 80118d6:	9200      	str	r2, [sp, #0]
 80118d8:	9701      	str	r7, [sp, #4]
 80118da:	f7fe fcab 	bl	8010234 <__aeabi_uidivmod>
 80118de:	0002      	movs	r2, r0
 80118e0:	437a      	muls	r2, r7
 80118e2:	040b      	lsls	r3, r1, #16
 80118e4:	0c31      	lsrs	r1, r6, #16
 80118e6:	4680      	mov	r8, r0
 80118e8:	4319      	orrs	r1, r3
 80118ea:	428a      	cmp	r2, r1
 80118ec:	d90b      	bls.n	8011906 <__aeabi_ddiv+0x2c2>
 80118ee:	2301      	movs	r3, #1
 80118f0:	425b      	negs	r3, r3
 80118f2:	469c      	mov	ip, r3
 80118f4:	1909      	adds	r1, r1, r4
 80118f6:	44e0      	add	r8, ip
 80118f8:	428c      	cmp	r4, r1
 80118fa:	d804      	bhi.n	8011906 <__aeabi_ddiv+0x2c2>
 80118fc:	428a      	cmp	r2, r1
 80118fe:	d902      	bls.n	8011906 <__aeabi_ddiv+0x2c2>
 8011900:	1e83      	subs	r3, r0, #2
 8011902:	4698      	mov	r8, r3
 8011904:	1909      	adds	r1, r1, r4
 8011906:	1a88      	subs	r0, r1, r2
 8011908:	4649      	mov	r1, r9
 801190a:	f7fe fc93 	bl	8010234 <__aeabi_uidivmod>
 801190e:	0409      	lsls	r1, r1, #16
 8011910:	468c      	mov	ip, r1
 8011912:	0431      	lsls	r1, r6, #16
 8011914:	4666      	mov	r6, ip
 8011916:	9a01      	ldr	r2, [sp, #4]
 8011918:	0c09      	lsrs	r1, r1, #16
 801191a:	4342      	muls	r2, r0
 801191c:	0003      	movs	r3, r0
 801191e:	4331      	orrs	r1, r6
 8011920:	428a      	cmp	r2, r1
 8011922:	d904      	bls.n	801192e <__aeabi_ddiv+0x2ea>
 8011924:	1909      	adds	r1, r1, r4
 8011926:	3b01      	subs	r3, #1
 8011928:	428c      	cmp	r4, r1
 801192a:	d800      	bhi.n	801192e <__aeabi_ddiv+0x2ea>
 801192c:	e111      	b.n	8011b52 <__aeabi_ddiv+0x50e>
 801192e:	1a89      	subs	r1, r1, r2
 8011930:	4642      	mov	r2, r8
 8011932:	9e00      	ldr	r6, [sp, #0]
 8011934:	0412      	lsls	r2, r2, #16
 8011936:	431a      	orrs	r2, r3
 8011938:	0c33      	lsrs	r3, r6, #16
 801193a:	001f      	movs	r7, r3
 801193c:	0c10      	lsrs	r0, r2, #16
 801193e:	4690      	mov	r8, r2
 8011940:	9302      	str	r3, [sp, #8]
 8011942:	0413      	lsls	r3, r2, #16
 8011944:	0432      	lsls	r2, r6, #16
 8011946:	0c16      	lsrs	r6, r2, #16
 8011948:	0032      	movs	r2, r6
 801194a:	0c1b      	lsrs	r3, r3, #16
 801194c:	435a      	muls	r2, r3
 801194e:	9603      	str	r6, [sp, #12]
 8011950:	437b      	muls	r3, r7
 8011952:	4346      	muls	r6, r0
 8011954:	4378      	muls	r0, r7
 8011956:	0c17      	lsrs	r7, r2, #16
 8011958:	46bc      	mov	ip, r7
 801195a:	199b      	adds	r3, r3, r6
 801195c:	4463      	add	r3, ip
 801195e:	429e      	cmp	r6, r3
 8011960:	d903      	bls.n	801196a <__aeabi_ddiv+0x326>
 8011962:	2680      	movs	r6, #128	; 0x80
 8011964:	0276      	lsls	r6, r6, #9
 8011966:	46b4      	mov	ip, r6
 8011968:	4460      	add	r0, ip
 801196a:	0c1e      	lsrs	r6, r3, #16
 801196c:	1830      	adds	r0, r6, r0
 801196e:	0416      	lsls	r6, r2, #16
 8011970:	041b      	lsls	r3, r3, #16
 8011972:	0c36      	lsrs	r6, r6, #16
 8011974:	199e      	adds	r6, r3, r6
 8011976:	4281      	cmp	r1, r0
 8011978:	d200      	bcs.n	801197c <__aeabi_ddiv+0x338>
 801197a:	e09c      	b.n	8011ab6 <__aeabi_ddiv+0x472>
 801197c:	d100      	bne.n	8011980 <__aeabi_ddiv+0x33c>
 801197e:	e097      	b.n	8011ab0 <__aeabi_ddiv+0x46c>
 8011980:	1bae      	subs	r6, r5, r6
 8011982:	1a09      	subs	r1, r1, r0
 8011984:	42b5      	cmp	r5, r6
 8011986:	4180      	sbcs	r0, r0
 8011988:	4240      	negs	r0, r0
 801198a:	1a08      	subs	r0, r1, r0
 801198c:	4284      	cmp	r4, r0
 801198e:	d100      	bne.n	8011992 <__aeabi_ddiv+0x34e>
 8011990:	e111      	b.n	8011bb6 <__aeabi_ddiv+0x572>
 8011992:	4649      	mov	r1, r9
 8011994:	f7fe fc4e 	bl	8010234 <__aeabi_uidivmod>
 8011998:	9a01      	ldr	r2, [sp, #4]
 801199a:	040b      	lsls	r3, r1, #16
 801199c:	4342      	muls	r2, r0
 801199e:	0c31      	lsrs	r1, r6, #16
 80119a0:	0005      	movs	r5, r0
 80119a2:	4319      	orrs	r1, r3
 80119a4:	428a      	cmp	r2, r1
 80119a6:	d907      	bls.n	80119b8 <__aeabi_ddiv+0x374>
 80119a8:	1909      	adds	r1, r1, r4
 80119aa:	3d01      	subs	r5, #1
 80119ac:	428c      	cmp	r4, r1
 80119ae:	d803      	bhi.n	80119b8 <__aeabi_ddiv+0x374>
 80119b0:	428a      	cmp	r2, r1
 80119b2:	d901      	bls.n	80119b8 <__aeabi_ddiv+0x374>
 80119b4:	1e85      	subs	r5, r0, #2
 80119b6:	1909      	adds	r1, r1, r4
 80119b8:	1a88      	subs	r0, r1, r2
 80119ba:	4649      	mov	r1, r9
 80119bc:	f7fe fc3a 	bl	8010234 <__aeabi_uidivmod>
 80119c0:	0409      	lsls	r1, r1, #16
 80119c2:	468c      	mov	ip, r1
 80119c4:	0431      	lsls	r1, r6, #16
 80119c6:	4666      	mov	r6, ip
 80119c8:	9a01      	ldr	r2, [sp, #4]
 80119ca:	0c09      	lsrs	r1, r1, #16
 80119cc:	4342      	muls	r2, r0
 80119ce:	0003      	movs	r3, r0
 80119d0:	4331      	orrs	r1, r6
 80119d2:	428a      	cmp	r2, r1
 80119d4:	d907      	bls.n	80119e6 <__aeabi_ddiv+0x3a2>
 80119d6:	1909      	adds	r1, r1, r4
 80119d8:	3b01      	subs	r3, #1
 80119da:	428c      	cmp	r4, r1
 80119dc:	d803      	bhi.n	80119e6 <__aeabi_ddiv+0x3a2>
 80119de:	428a      	cmp	r2, r1
 80119e0:	d901      	bls.n	80119e6 <__aeabi_ddiv+0x3a2>
 80119e2:	1e83      	subs	r3, r0, #2
 80119e4:	1909      	adds	r1, r1, r4
 80119e6:	9e03      	ldr	r6, [sp, #12]
 80119e8:	1a89      	subs	r1, r1, r2
 80119ea:	0032      	movs	r2, r6
 80119ec:	042d      	lsls	r5, r5, #16
 80119ee:	431d      	orrs	r5, r3
 80119f0:	9f02      	ldr	r7, [sp, #8]
 80119f2:	042b      	lsls	r3, r5, #16
 80119f4:	0c1b      	lsrs	r3, r3, #16
 80119f6:	435a      	muls	r2, r3
 80119f8:	437b      	muls	r3, r7
 80119fa:	469c      	mov	ip, r3
 80119fc:	0c28      	lsrs	r0, r5, #16
 80119fe:	4346      	muls	r6, r0
 8011a00:	0c13      	lsrs	r3, r2, #16
 8011a02:	44b4      	add	ip, r6
 8011a04:	4463      	add	r3, ip
 8011a06:	4378      	muls	r0, r7
 8011a08:	429e      	cmp	r6, r3
 8011a0a:	d903      	bls.n	8011a14 <__aeabi_ddiv+0x3d0>
 8011a0c:	2680      	movs	r6, #128	; 0x80
 8011a0e:	0276      	lsls	r6, r6, #9
 8011a10:	46b4      	mov	ip, r6
 8011a12:	4460      	add	r0, ip
 8011a14:	0c1e      	lsrs	r6, r3, #16
 8011a16:	0412      	lsls	r2, r2, #16
 8011a18:	041b      	lsls	r3, r3, #16
 8011a1a:	0c12      	lsrs	r2, r2, #16
 8011a1c:	1830      	adds	r0, r6, r0
 8011a1e:	189b      	adds	r3, r3, r2
 8011a20:	4281      	cmp	r1, r0
 8011a22:	d306      	bcc.n	8011a32 <__aeabi_ddiv+0x3ee>
 8011a24:	d002      	beq.n	8011a2c <__aeabi_ddiv+0x3e8>
 8011a26:	2301      	movs	r3, #1
 8011a28:	431d      	orrs	r5, r3
 8011a2a:	e6ce      	b.n	80117ca <__aeabi_ddiv+0x186>
 8011a2c:	2b00      	cmp	r3, #0
 8011a2e:	d100      	bne.n	8011a32 <__aeabi_ddiv+0x3ee>
 8011a30:	e6cb      	b.n	80117ca <__aeabi_ddiv+0x186>
 8011a32:	1861      	adds	r1, r4, r1
 8011a34:	1e6e      	subs	r6, r5, #1
 8011a36:	42a1      	cmp	r1, r4
 8011a38:	d200      	bcs.n	8011a3c <__aeabi_ddiv+0x3f8>
 8011a3a:	e0a4      	b.n	8011b86 <__aeabi_ddiv+0x542>
 8011a3c:	4281      	cmp	r1, r0
 8011a3e:	d200      	bcs.n	8011a42 <__aeabi_ddiv+0x3fe>
 8011a40:	e0c9      	b.n	8011bd6 <__aeabi_ddiv+0x592>
 8011a42:	d100      	bne.n	8011a46 <__aeabi_ddiv+0x402>
 8011a44:	e0d9      	b.n	8011bfa <__aeabi_ddiv+0x5b6>
 8011a46:	0035      	movs	r5, r6
 8011a48:	e7ed      	b.n	8011a26 <__aeabi_ddiv+0x3e2>
 8011a4a:	2501      	movs	r5, #1
 8011a4c:	426d      	negs	r5, r5
 8011a4e:	2101      	movs	r1, #1
 8011a50:	1a89      	subs	r1, r1, r2
 8011a52:	2938      	cmp	r1, #56	; 0x38
 8011a54:	dd00      	ble.n	8011a58 <__aeabi_ddiv+0x414>
 8011a56:	e64c      	b.n	80116f2 <__aeabi_ddiv+0xae>
 8011a58:	291f      	cmp	r1, #31
 8011a5a:	dc00      	bgt.n	8011a5e <__aeabi_ddiv+0x41a>
 8011a5c:	e07f      	b.n	8011b5e <__aeabi_ddiv+0x51a>
 8011a5e:	231f      	movs	r3, #31
 8011a60:	425b      	negs	r3, r3
 8011a62:	1a9a      	subs	r2, r3, r2
 8011a64:	4643      	mov	r3, r8
 8011a66:	40d3      	lsrs	r3, r2
 8011a68:	2920      	cmp	r1, #32
 8011a6a:	d004      	beq.n	8011a76 <__aeabi_ddiv+0x432>
 8011a6c:	4644      	mov	r4, r8
 8011a6e:	4a65      	ldr	r2, [pc, #404]	; (8011c04 <__aeabi_ddiv+0x5c0>)
 8011a70:	445a      	add	r2, fp
 8011a72:	4094      	lsls	r4, r2
 8011a74:	4325      	orrs	r5, r4
 8011a76:	1e6a      	subs	r2, r5, #1
 8011a78:	4195      	sbcs	r5, r2
 8011a7a:	2207      	movs	r2, #7
 8011a7c:	432b      	orrs	r3, r5
 8011a7e:	0015      	movs	r5, r2
 8011a80:	2400      	movs	r4, #0
 8011a82:	401d      	ands	r5, r3
 8011a84:	421a      	tst	r2, r3
 8011a86:	d100      	bne.n	8011a8a <__aeabi_ddiv+0x446>
 8011a88:	e0a1      	b.n	8011bce <__aeabi_ddiv+0x58a>
 8011a8a:	220f      	movs	r2, #15
 8011a8c:	2400      	movs	r4, #0
 8011a8e:	401a      	ands	r2, r3
 8011a90:	2a04      	cmp	r2, #4
 8011a92:	d100      	bne.n	8011a96 <__aeabi_ddiv+0x452>
 8011a94:	e098      	b.n	8011bc8 <__aeabi_ddiv+0x584>
 8011a96:	1d1a      	adds	r2, r3, #4
 8011a98:	429a      	cmp	r2, r3
 8011a9a:	419b      	sbcs	r3, r3
 8011a9c:	425b      	negs	r3, r3
 8011a9e:	18e4      	adds	r4, r4, r3
 8011aa0:	0013      	movs	r3, r2
 8011aa2:	0222      	lsls	r2, r4, #8
 8011aa4:	d400      	bmi.n	8011aa8 <__aeabi_ddiv+0x464>
 8011aa6:	e08f      	b.n	8011bc8 <__aeabi_ddiv+0x584>
 8011aa8:	2301      	movs	r3, #1
 8011aaa:	2400      	movs	r4, #0
 8011aac:	2500      	movs	r5, #0
 8011aae:	e623      	b.n	80116f8 <__aeabi_ddiv+0xb4>
 8011ab0:	42b5      	cmp	r5, r6
 8011ab2:	d300      	bcc.n	8011ab6 <__aeabi_ddiv+0x472>
 8011ab4:	e764      	b.n	8011980 <__aeabi_ddiv+0x33c>
 8011ab6:	4643      	mov	r3, r8
 8011ab8:	1e5a      	subs	r2, r3, #1
 8011aba:	9b00      	ldr	r3, [sp, #0]
 8011abc:	469c      	mov	ip, r3
 8011abe:	4465      	add	r5, ip
 8011ac0:	001f      	movs	r7, r3
 8011ac2:	429d      	cmp	r5, r3
 8011ac4:	419b      	sbcs	r3, r3
 8011ac6:	425b      	negs	r3, r3
 8011ac8:	191b      	adds	r3, r3, r4
 8011aca:	18c9      	adds	r1, r1, r3
 8011acc:	428c      	cmp	r4, r1
 8011ace:	d23a      	bcs.n	8011b46 <__aeabi_ddiv+0x502>
 8011ad0:	4288      	cmp	r0, r1
 8011ad2:	d863      	bhi.n	8011b9c <__aeabi_ddiv+0x558>
 8011ad4:	d060      	beq.n	8011b98 <__aeabi_ddiv+0x554>
 8011ad6:	4690      	mov	r8, r2
 8011ad8:	e752      	b.n	8011980 <__aeabi_ddiv+0x33c>
 8011ada:	42aa      	cmp	r2, r5
 8011adc:	d900      	bls.n	8011ae0 <__aeabi_ddiv+0x49c>
 8011ade:	e6ea      	b.n	80118b6 <__aeabi_ddiv+0x272>
 8011ae0:	4643      	mov	r3, r8
 8011ae2:	07de      	lsls	r6, r3, #31
 8011ae4:	0858      	lsrs	r0, r3, #1
 8011ae6:	086b      	lsrs	r3, r5, #1
 8011ae8:	431e      	orrs	r6, r3
 8011aea:	07ed      	lsls	r5, r5, #31
 8011aec:	e6ea      	b.n	80118c4 <__aeabi_ddiv+0x280>
 8011aee:	4648      	mov	r0, r9
 8011af0:	f7fe fbe4 	bl	80102bc <__clzsi2>
 8011af4:	0001      	movs	r1, r0
 8011af6:	0002      	movs	r2, r0
 8011af8:	3115      	adds	r1, #21
 8011afa:	3220      	adds	r2, #32
 8011afc:	291c      	cmp	r1, #28
 8011afe:	dc00      	bgt.n	8011b02 <__aeabi_ddiv+0x4be>
 8011b00:	e61a      	b.n	8011738 <__aeabi_ddiv+0xf4>
 8011b02:	464b      	mov	r3, r9
 8011b04:	3808      	subs	r0, #8
 8011b06:	4083      	lsls	r3, r0
 8011b08:	2500      	movs	r5, #0
 8011b0a:	4698      	mov	r8, r3
 8011b0c:	e620      	b.n	8011750 <__aeabi_ddiv+0x10c>
 8011b0e:	f7fe fbd5 	bl	80102bc <__clzsi2>
 8011b12:	0003      	movs	r3, r0
 8011b14:	001a      	movs	r2, r3
 8011b16:	3215      	adds	r2, #21
 8011b18:	3020      	adds	r0, #32
 8011b1a:	2a1c      	cmp	r2, #28
 8011b1c:	dc00      	bgt.n	8011b20 <__aeabi_ddiv+0x4dc>
 8011b1e:	e630      	b.n	8011782 <__aeabi_ddiv+0x13e>
 8011b20:	4654      	mov	r4, sl
 8011b22:	3b08      	subs	r3, #8
 8011b24:	2200      	movs	r2, #0
 8011b26:	409c      	lsls	r4, r3
 8011b28:	e635      	b.n	8011796 <__aeabi_ddiv+0x152>
 8011b2a:	230f      	movs	r3, #15
 8011b2c:	402b      	ands	r3, r5
 8011b2e:	2b04      	cmp	r3, #4
 8011b30:	d100      	bne.n	8011b34 <__aeabi_ddiv+0x4f0>
 8011b32:	e652      	b.n	80117da <__aeabi_ddiv+0x196>
 8011b34:	2305      	movs	r3, #5
 8011b36:	425b      	negs	r3, r3
 8011b38:	42ab      	cmp	r3, r5
 8011b3a:	419b      	sbcs	r3, r3
 8011b3c:	3504      	adds	r5, #4
 8011b3e:	425b      	negs	r3, r3
 8011b40:	08ed      	lsrs	r5, r5, #3
 8011b42:	4498      	add	r8, r3
 8011b44:	e64a      	b.n	80117dc <__aeabi_ddiv+0x198>
 8011b46:	428c      	cmp	r4, r1
 8011b48:	d1c5      	bne.n	8011ad6 <__aeabi_ddiv+0x492>
 8011b4a:	42af      	cmp	r7, r5
 8011b4c:	d9c0      	bls.n	8011ad0 <__aeabi_ddiv+0x48c>
 8011b4e:	4690      	mov	r8, r2
 8011b50:	e716      	b.n	8011980 <__aeabi_ddiv+0x33c>
 8011b52:	428a      	cmp	r2, r1
 8011b54:	d800      	bhi.n	8011b58 <__aeabi_ddiv+0x514>
 8011b56:	e6ea      	b.n	801192e <__aeabi_ddiv+0x2ea>
 8011b58:	1e83      	subs	r3, r0, #2
 8011b5a:	1909      	adds	r1, r1, r4
 8011b5c:	e6e7      	b.n	801192e <__aeabi_ddiv+0x2ea>
 8011b5e:	4a2a      	ldr	r2, [pc, #168]	; (8011c08 <__aeabi_ddiv+0x5c4>)
 8011b60:	0028      	movs	r0, r5
 8011b62:	445a      	add	r2, fp
 8011b64:	4643      	mov	r3, r8
 8011b66:	4095      	lsls	r5, r2
 8011b68:	4093      	lsls	r3, r2
 8011b6a:	40c8      	lsrs	r0, r1
 8011b6c:	1e6a      	subs	r2, r5, #1
 8011b6e:	4195      	sbcs	r5, r2
 8011b70:	4644      	mov	r4, r8
 8011b72:	4303      	orrs	r3, r0
 8011b74:	432b      	orrs	r3, r5
 8011b76:	40cc      	lsrs	r4, r1
 8011b78:	075a      	lsls	r2, r3, #29
 8011b7a:	d092      	beq.n	8011aa2 <__aeabi_ddiv+0x45e>
 8011b7c:	220f      	movs	r2, #15
 8011b7e:	401a      	ands	r2, r3
 8011b80:	2a04      	cmp	r2, #4
 8011b82:	d188      	bne.n	8011a96 <__aeabi_ddiv+0x452>
 8011b84:	e78d      	b.n	8011aa2 <__aeabi_ddiv+0x45e>
 8011b86:	0035      	movs	r5, r6
 8011b88:	4281      	cmp	r1, r0
 8011b8a:	d000      	beq.n	8011b8e <__aeabi_ddiv+0x54a>
 8011b8c:	e74b      	b.n	8011a26 <__aeabi_ddiv+0x3e2>
 8011b8e:	9a00      	ldr	r2, [sp, #0]
 8011b90:	4293      	cmp	r3, r2
 8011b92:	d000      	beq.n	8011b96 <__aeabi_ddiv+0x552>
 8011b94:	e747      	b.n	8011a26 <__aeabi_ddiv+0x3e2>
 8011b96:	e618      	b.n	80117ca <__aeabi_ddiv+0x186>
 8011b98:	42ae      	cmp	r6, r5
 8011b9a:	d99c      	bls.n	8011ad6 <__aeabi_ddiv+0x492>
 8011b9c:	2302      	movs	r3, #2
 8011b9e:	425b      	negs	r3, r3
 8011ba0:	469c      	mov	ip, r3
 8011ba2:	9b00      	ldr	r3, [sp, #0]
 8011ba4:	44e0      	add	r8, ip
 8011ba6:	469c      	mov	ip, r3
 8011ba8:	4465      	add	r5, ip
 8011baa:	429d      	cmp	r5, r3
 8011bac:	419b      	sbcs	r3, r3
 8011bae:	425b      	negs	r3, r3
 8011bb0:	191b      	adds	r3, r3, r4
 8011bb2:	18c9      	adds	r1, r1, r3
 8011bb4:	e6e4      	b.n	8011980 <__aeabi_ddiv+0x33c>
 8011bb6:	4a15      	ldr	r2, [pc, #84]	; (8011c0c <__aeabi_ddiv+0x5c8>)
 8011bb8:	445a      	add	r2, fp
 8011bba:	2a00      	cmp	r2, #0
 8011bbc:	dc00      	bgt.n	8011bc0 <__aeabi_ddiv+0x57c>
 8011bbe:	e744      	b.n	8011a4a <__aeabi_ddiv+0x406>
 8011bc0:	2301      	movs	r3, #1
 8011bc2:	2500      	movs	r5, #0
 8011bc4:	4498      	add	r8, r3
 8011bc6:	e609      	b.n	80117dc <__aeabi_ddiv+0x198>
 8011bc8:	0765      	lsls	r5, r4, #29
 8011bca:	0264      	lsls	r4, r4, #9
 8011bcc:	0b24      	lsrs	r4, r4, #12
 8011bce:	08db      	lsrs	r3, r3, #3
 8011bd0:	431d      	orrs	r5, r3
 8011bd2:	2300      	movs	r3, #0
 8011bd4:	e590      	b.n	80116f8 <__aeabi_ddiv+0xb4>
 8011bd6:	9e00      	ldr	r6, [sp, #0]
 8011bd8:	3d02      	subs	r5, #2
 8011bda:	0072      	lsls	r2, r6, #1
 8011bdc:	42b2      	cmp	r2, r6
 8011bde:	41bf      	sbcs	r7, r7
 8011be0:	427f      	negs	r7, r7
 8011be2:	193c      	adds	r4, r7, r4
 8011be4:	1909      	adds	r1, r1, r4
 8011be6:	9200      	str	r2, [sp, #0]
 8011be8:	e7ce      	b.n	8011b88 <__aeabi_ddiv+0x544>
 8011bea:	2480      	movs	r4, #128	; 0x80
 8011bec:	4643      	mov	r3, r8
 8011bee:	0324      	lsls	r4, r4, #12
 8011bf0:	431c      	orrs	r4, r3
 8011bf2:	0324      	lsls	r4, r4, #12
 8011bf4:	4b06      	ldr	r3, [pc, #24]	; (8011c10 <__aeabi_ddiv+0x5cc>)
 8011bf6:	0b24      	lsrs	r4, r4, #12
 8011bf8:	e57e      	b.n	80116f8 <__aeabi_ddiv+0xb4>
 8011bfa:	9a00      	ldr	r2, [sp, #0]
 8011bfc:	429a      	cmp	r2, r3
 8011bfe:	d3ea      	bcc.n	8011bd6 <__aeabi_ddiv+0x592>
 8011c00:	0035      	movs	r5, r6
 8011c02:	e7c4      	b.n	8011b8e <__aeabi_ddiv+0x54a>
 8011c04:	0000043e 	.word	0x0000043e
 8011c08:	0000041e 	.word	0x0000041e
 8011c0c:	000003ff 	.word	0x000003ff
 8011c10:	000007ff 	.word	0x000007ff

08011c14 <__eqdf2>:
 8011c14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011c16:	464f      	mov	r7, r9
 8011c18:	4646      	mov	r6, r8
 8011c1a:	46d6      	mov	lr, sl
 8011c1c:	4694      	mov	ip, r2
 8011c1e:	4691      	mov	r9, r2
 8011c20:	031a      	lsls	r2, r3, #12
 8011c22:	0b12      	lsrs	r2, r2, #12
 8011c24:	4d18      	ldr	r5, [pc, #96]	; (8011c88 <__eqdf2+0x74>)
 8011c26:	b5c0      	push	{r6, r7, lr}
 8011c28:	004c      	lsls	r4, r1, #1
 8011c2a:	030f      	lsls	r7, r1, #12
 8011c2c:	4692      	mov	sl, r2
 8011c2e:	005a      	lsls	r2, r3, #1
 8011c30:	0006      	movs	r6, r0
 8011c32:	4680      	mov	r8, r0
 8011c34:	0b3f      	lsrs	r7, r7, #12
 8011c36:	2001      	movs	r0, #1
 8011c38:	0d64      	lsrs	r4, r4, #21
 8011c3a:	0fc9      	lsrs	r1, r1, #31
 8011c3c:	0d52      	lsrs	r2, r2, #21
 8011c3e:	0fdb      	lsrs	r3, r3, #31
 8011c40:	42ac      	cmp	r4, r5
 8011c42:	d00a      	beq.n	8011c5a <__eqdf2+0x46>
 8011c44:	42aa      	cmp	r2, r5
 8011c46:	d003      	beq.n	8011c50 <__eqdf2+0x3c>
 8011c48:	4294      	cmp	r4, r2
 8011c4a:	d101      	bne.n	8011c50 <__eqdf2+0x3c>
 8011c4c:	4557      	cmp	r7, sl
 8011c4e:	d00d      	beq.n	8011c6c <__eqdf2+0x58>
 8011c50:	bce0      	pop	{r5, r6, r7}
 8011c52:	46ba      	mov	sl, r7
 8011c54:	46b1      	mov	r9, r6
 8011c56:	46a8      	mov	r8, r5
 8011c58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011c5a:	003d      	movs	r5, r7
 8011c5c:	4335      	orrs	r5, r6
 8011c5e:	d1f7      	bne.n	8011c50 <__eqdf2+0x3c>
 8011c60:	42a2      	cmp	r2, r4
 8011c62:	d1f5      	bne.n	8011c50 <__eqdf2+0x3c>
 8011c64:	4652      	mov	r2, sl
 8011c66:	4665      	mov	r5, ip
 8011c68:	432a      	orrs	r2, r5
 8011c6a:	d1f1      	bne.n	8011c50 <__eqdf2+0x3c>
 8011c6c:	2001      	movs	r0, #1
 8011c6e:	45c8      	cmp	r8, r9
 8011c70:	d1ee      	bne.n	8011c50 <__eqdf2+0x3c>
 8011c72:	4299      	cmp	r1, r3
 8011c74:	d006      	beq.n	8011c84 <__eqdf2+0x70>
 8011c76:	2c00      	cmp	r4, #0
 8011c78:	d1ea      	bne.n	8011c50 <__eqdf2+0x3c>
 8011c7a:	433e      	orrs	r6, r7
 8011c7c:	0030      	movs	r0, r6
 8011c7e:	1e46      	subs	r6, r0, #1
 8011c80:	41b0      	sbcs	r0, r6
 8011c82:	e7e5      	b.n	8011c50 <__eqdf2+0x3c>
 8011c84:	2000      	movs	r0, #0
 8011c86:	e7e3      	b.n	8011c50 <__eqdf2+0x3c>
 8011c88:	000007ff 	.word	0x000007ff

08011c8c <__gedf2>:
 8011c8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011c8e:	464e      	mov	r6, r9
 8011c90:	4645      	mov	r5, r8
 8011c92:	4657      	mov	r7, sl
 8011c94:	46de      	mov	lr, fp
 8011c96:	0004      	movs	r4, r0
 8011c98:	0018      	movs	r0, r3
 8011c9a:	b5e0      	push	{r5, r6, r7, lr}
 8011c9c:	0016      	movs	r6, r2
 8011c9e:	031b      	lsls	r3, r3, #12
 8011ca0:	0b1b      	lsrs	r3, r3, #12
 8011ca2:	4d32      	ldr	r5, [pc, #200]	; (8011d6c <__gedf2+0xe0>)
 8011ca4:	030f      	lsls	r7, r1, #12
 8011ca6:	004a      	lsls	r2, r1, #1
 8011ca8:	4699      	mov	r9, r3
 8011caa:	0043      	lsls	r3, r0, #1
 8011cac:	46a4      	mov	ip, r4
 8011cae:	46b0      	mov	r8, r6
 8011cb0:	0b3f      	lsrs	r7, r7, #12
 8011cb2:	0d52      	lsrs	r2, r2, #21
 8011cb4:	0fc9      	lsrs	r1, r1, #31
 8011cb6:	0d5b      	lsrs	r3, r3, #21
 8011cb8:	0fc0      	lsrs	r0, r0, #31
 8011cba:	42aa      	cmp	r2, r5
 8011cbc:	d029      	beq.n	8011d12 <__gedf2+0x86>
 8011cbe:	42ab      	cmp	r3, r5
 8011cc0:	d018      	beq.n	8011cf4 <__gedf2+0x68>
 8011cc2:	2a00      	cmp	r2, #0
 8011cc4:	d12a      	bne.n	8011d1c <__gedf2+0x90>
 8011cc6:	433c      	orrs	r4, r7
 8011cc8:	46a3      	mov	fp, r4
 8011cca:	4265      	negs	r5, r4
 8011ccc:	4165      	adcs	r5, r4
 8011cce:	2b00      	cmp	r3, #0
 8011cd0:	d102      	bne.n	8011cd8 <__gedf2+0x4c>
 8011cd2:	464c      	mov	r4, r9
 8011cd4:	4326      	orrs	r6, r4
 8011cd6:	d027      	beq.n	8011d28 <__gedf2+0x9c>
 8011cd8:	2d00      	cmp	r5, #0
 8011cda:	d115      	bne.n	8011d08 <__gedf2+0x7c>
 8011cdc:	4281      	cmp	r1, r0
 8011cde:	d028      	beq.n	8011d32 <__gedf2+0xa6>
 8011ce0:	2002      	movs	r0, #2
 8011ce2:	3901      	subs	r1, #1
 8011ce4:	4008      	ands	r0, r1
 8011ce6:	3801      	subs	r0, #1
 8011ce8:	bcf0      	pop	{r4, r5, r6, r7}
 8011cea:	46bb      	mov	fp, r7
 8011cec:	46b2      	mov	sl, r6
 8011cee:	46a9      	mov	r9, r5
 8011cf0:	46a0      	mov	r8, r4
 8011cf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011cf4:	464d      	mov	r5, r9
 8011cf6:	432e      	orrs	r6, r5
 8011cf8:	d12f      	bne.n	8011d5a <__gedf2+0xce>
 8011cfa:	2a00      	cmp	r2, #0
 8011cfc:	d1ee      	bne.n	8011cdc <__gedf2+0x50>
 8011cfe:	433c      	orrs	r4, r7
 8011d00:	4265      	negs	r5, r4
 8011d02:	4165      	adcs	r5, r4
 8011d04:	2d00      	cmp	r5, #0
 8011d06:	d0e9      	beq.n	8011cdc <__gedf2+0x50>
 8011d08:	2800      	cmp	r0, #0
 8011d0a:	d1ed      	bne.n	8011ce8 <__gedf2+0x5c>
 8011d0c:	2001      	movs	r0, #1
 8011d0e:	4240      	negs	r0, r0
 8011d10:	e7ea      	b.n	8011ce8 <__gedf2+0x5c>
 8011d12:	003d      	movs	r5, r7
 8011d14:	4325      	orrs	r5, r4
 8011d16:	d120      	bne.n	8011d5a <__gedf2+0xce>
 8011d18:	4293      	cmp	r3, r2
 8011d1a:	d0eb      	beq.n	8011cf4 <__gedf2+0x68>
 8011d1c:	2b00      	cmp	r3, #0
 8011d1e:	d1dd      	bne.n	8011cdc <__gedf2+0x50>
 8011d20:	464c      	mov	r4, r9
 8011d22:	4326      	orrs	r6, r4
 8011d24:	d1da      	bne.n	8011cdc <__gedf2+0x50>
 8011d26:	e7db      	b.n	8011ce0 <__gedf2+0x54>
 8011d28:	465b      	mov	r3, fp
 8011d2a:	2000      	movs	r0, #0
 8011d2c:	2b00      	cmp	r3, #0
 8011d2e:	d0db      	beq.n	8011ce8 <__gedf2+0x5c>
 8011d30:	e7d6      	b.n	8011ce0 <__gedf2+0x54>
 8011d32:	429a      	cmp	r2, r3
 8011d34:	dc0a      	bgt.n	8011d4c <__gedf2+0xc0>
 8011d36:	dbe7      	blt.n	8011d08 <__gedf2+0x7c>
 8011d38:	454f      	cmp	r7, r9
 8011d3a:	d8d1      	bhi.n	8011ce0 <__gedf2+0x54>
 8011d3c:	d010      	beq.n	8011d60 <__gedf2+0xd4>
 8011d3e:	2000      	movs	r0, #0
 8011d40:	454f      	cmp	r7, r9
 8011d42:	d2d1      	bcs.n	8011ce8 <__gedf2+0x5c>
 8011d44:	2900      	cmp	r1, #0
 8011d46:	d0e1      	beq.n	8011d0c <__gedf2+0x80>
 8011d48:	0008      	movs	r0, r1
 8011d4a:	e7cd      	b.n	8011ce8 <__gedf2+0x5c>
 8011d4c:	4243      	negs	r3, r0
 8011d4e:	4158      	adcs	r0, r3
 8011d50:	2302      	movs	r3, #2
 8011d52:	4240      	negs	r0, r0
 8011d54:	4018      	ands	r0, r3
 8011d56:	3801      	subs	r0, #1
 8011d58:	e7c6      	b.n	8011ce8 <__gedf2+0x5c>
 8011d5a:	2002      	movs	r0, #2
 8011d5c:	4240      	negs	r0, r0
 8011d5e:	e7c3      	b.n	8011ce8 <__gedf2+0x5c>
 8011d60:	45c4      	cmp	ip, r8
 8011d62:	d8bd      	bhi.n	8011ce0 <__gedf2+0x54>
 8011d64:	2000      	movs	r0, #0
 8011d66:	45c4      	cmp	ip, r8
 8011d68:	d2be      	bcs.n	8011ce8 <__gedf2+0x5c>
 8011d6a:	e7eb      	b.n	8011d44 <__gedf2+0xb8>
 8011d6c:	000007ff 	.word	0x000007ff

08011d70 <__ledf2>:
 8011d70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011d72:	464e      	mov	r6, r9
 8011d74:	4645      	mov	r5, r8
 8011d76:	4657      	mov	r7, sl
 8011d78:	46de      	mov	lr, fp
 8011d7a:	0004      	movs	r4, r0
 8011d7c:	0018      	movs	r0, r3
 8011d7e:	b5e0      	push	{r5, r6, r7, lr}
 8011d80:	0016      	movs	r6, r2
 8011d82:	031b      	lsls	r3, r3, #12
 8011d84:	0b1b      	lsrs	r3, r3, #12
 8011d86:	4d31      	ldr	r5, [pc, #196]	; (8011e4c <__ledf2+0xdc>)
 8011d88:	030f      	lsls	r7, r1, #12
 8011d8a:	004a      	lsls	r2, r1, #1
 8011d8c:	4699      	mov	r9, r3
 8011d8e:	0043      	lsls	r3, r0, #1
 8011d90:	46a4      	mov	ip, r4
 8011d92:	46b0      	mov	r8, r6
 8011d94:	0b3f      	lsrs	r7, r7, #12
 8011d96:	0d52      	lsrs	r2, r2, #21
 8011d98:	0fc9      	lsrs	r1, r1, #31
 8011d9a:	0d5b      	lsrs	r3, r3, #21
 8011d9c:	0fc0      	lsrs	r0, r0, #31
 8011d9e:	42aa      	cmp	r2, r5
 8011da0:	d011      	beq.n	8011dc6 <__ledf2+0x56>
 8011da2:	42ab      	cmp	r3, r5
 8011da4:	d014      	beq.n	8011dd0 <__ledf2+0x60>
 8011da6:	2a00      	cmp	r2, #0
 8011da8:	d12f      	bne.n	8011e0a <__ledf2+0x9a>
 8011daa:	433c      	orrs	r4, r7
 8011dac:	46a3      	mov	fp, r4
 8011dae:	4265      	negs	r5, r4
 8011db0:	4165      	adcs	r5, r4
 8011db2:	2b00      	cmp	r3, #0
 8011db4:	d114      	bne.n	8011de0 <__ledf2+0x70>
 8011db6:	464c      	mov	r4, r9
 8011db8:	4326      	orrs	r6, r4
 8011dba:	d111      	bne.n	8011de0 <__ledf2+0x70>
 8011dbc:	465b      	mov	r3, fp
 8011dbe:	2000      	movs	r0, #0
 8011dc0:	2b00      	cmp	r3, #0
 8011dc2:	d017      	beq.n	8011df4 <__ledf2+0x84>
 8011dc4:	e010      	b.n	8011de8 <__ledf2+0x78>
 8011dc6:	003d      	movs	r5, r7
 8011dc8:	4325      	orrs	r5, r4
 8011dca:	d112      	bne.n	8011df2 <__ledf2+0x82>
 8011dcc:	4293      	cmp	r3, r2
 8011dce:	d11c      	bne.n	8011e0a <__ledf2+0x9a>
 8011dd0:	464d      	mov	r5, r9
 8011dd2:	432e      	orrs	r6, r5
 8011dd4:	d10d      	bne.n	8011df2 <__ledf2+0x82>
 8011dd6:	2a00      	cmp	r2, #0
 8011dd8:	d104      	bne.n	8011de4 <__ledf2+0x74>
 8011dda:	433c      	orrs	r4, r7
 8011ddc:	4265      	negs	r5, r4
 8011dde:	4165      	adcs	r5, r4
 8011de0:	2d00      	cmp	r5, #0
 8011de2:	d10d      	bne.n	8011e00 <__ledf2+0x90>
 8011de4:	4281      	cmp	r1, r0
 8011de6:	d016      	beq.n	8011e16 <__ledf2+0xa6>
 8011de8:	2002      	movs	r0, #2
 8011dea:	3901      	subs	r1, #1
 8011dec:	4008      	ands	r0, r1
 8011dee:	3801      	subs	r0, #1
 8011df0:	e000      	b.n	8011df4 <__ledf2+0x84>
 8011df2:	2002      	movs	r0, #2
 8011df4:	bcf0      	pop	{r4, r5, r6, r7}
 8011df6:	46bb      	mov	fp, r7
 8011df8:	46b2      	mov	sl, r6
 8011dfa:	46a9      	mov	r9, r5
 8011dfc:	46a0      	mov	r8, r4
 8011dfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011e00:	2800      	cmp	r0, #0
 8011e02:	d1f7      	bne.n	8011df4 <__ledf2+0x84>
 8011e04:	2001      	movs	r0, #1
 8011e06:	4240      	negs	r0, r0
 8011e08:	e7f4      	b.n	8011df4 <__ledf2+0x84>
 8011e0a:	2b00      	cmp	r3, #0
 8011e0c:	d1ea      	bne.n	8011de4 <__ledf2+0x74>
 8011e0e:	464c      	mov	r4, r9
 8011e10:	4326      	orrs	r6, r4
 8011e12:	d1e7      	bne.n	8011de4 <__ledf2+0x74>
 8011e14:	e7e8      	b.n	8011de8 <__ledf2+0x78>
 8011e16:	429a      	cmp	r2, r3
 8011e18:	dd06      	ble.n	8011e28 <__ledf2+0xb8>
 8011e1a:	4243      	negs	r3, r0
 8011e1c:	4158      	adcs	r0, r3
 8011e1e:	2302      	movs	r3, #2
 8011e20:	4240      	negs	r0, r0
 8011e22:	4018      	ands	r0, r3
 8011e24:	3801      	subs	r0, #1
 8011e26:	e7e5      	b.n	8011df4 <__ledf2+0x84>
 8011e28:	429a      	cmp	r2, r3
 8011e2a:	dbe9      	blt.n	8011e00 <__ledf2+0x90>
 8011e2c:	454f      	cmp	r7, r9
 8011e2e:	d8db      	bhi.n	8011de8 <__ledf2+0x78>
 8011e30:	d006      	beq.n	8011e40 <__ledf2+0xd0>
 8011e32:	2000      	movs	r0, #0
 8011e34:	454f      	cmp	r7, r9
 8011e36:	d2dd      	bcs.n	8011df4 <__ledf2+0x84>
 8011e38:	2900      	cmp	r1, #0
 8011e3a:	d0e3      	beq.n	8011e04 <__ledf2+0x94>
 8011e3c:	0008      	movs	r0, r1
 8011e3e:	e7d9      	b.n	8011df4 <__ledf2+0x84>
 8011e40:	45c4      	cmp	ip, r8
 8011e42:	d8d1      	bhi.n	8011de8 <__ledf2+0x78>
 8011e44:	2000      	movs	r0, #0
 8011e46:	45c4      	cmp	ip, r8
 8011e48:	d2d4      	bcs.n	8011df4 <__ledf2+0x84>
 8011e4a:	e7f5      	b.n	8011e38 <__ledf2+0xc8>
 8011e4c:	000007ff 	.word	0x000007ff

08011e50 <__aeabi_dmul>:
 8011e50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011e52:	4657      	mov	r7, sl
 8011e54:	464e      	mov	r6, r9
 8011e56:	4645      	mov	r5, r8
 8011e58:	46de      	mov	lr, fp
 8011e5a:	b5e0      	push	{r5, r6, r7, lr}
 8011e5c:	4698      	mov	r8, r3
 8011e5e:	030c      	lsls	r4, r1, #12
 8011e60:	004b      	lsls	r3, r1, #1
 8011e62:	0006      	movs	r6, r0
 8011e64:	4692      	mov	sl, r2
 8011e66:	b087      	sub	sp, #28
 8011e68:	0b24      	lsrs	r4, r4, #12
 8011e6a:	0d5b      	lsrs	r3, r3, #21
 8011e6c:	0fcf      	lsrs	r7, r1, #31
 8011e6e:	2b00      	cmp	r3, #0
 8011e70:	d06c      	beq.n	8011f4c <__aeabi_dmul+0xfc>
 8011e72:	4add      	ldr	r2, [pc, #884]	; (80121e8 <__aeabi_dmul+0x398>)
 8011e74:	4293      	cmp	r3, r2
 8011e76:	d100      	bne.n	8011e7a <__aeabi_dmul+0x2a>
 8011e78:	e086      	b.n	8011f88 <__aeabi_dmul+0x138>
 8011e7a:	0f42      	lsrs	r2, r0, #29
 8011e7c:	00e4      	lsls	r4, r4, #3
 8011e7e:	4314      	orrs	r4, r2
 8011e80:	2280      	movs	r2, #128	; 0x80
 8011e82:	0412      	lsls	r2, r2, #16
 8011e84:	4314      	orrs	r4, r2
 8011e86:	4ad9      	ldr	r2, [pc, #868]	; (80121ec <__aeabi_dmul+0x39c>)
 8011e88:	00c5      	lsls	r5, r0, #3
 8011e8a:	4694      	mov	ip, r2
 8011e8c:	4463      	add	r3, ip
 8011e8e:	9300      	str	r3, [sp, #0]
 8011e90:	2300      	movs	r3, #0
 8011e92:	4699      	mov	r9, r3
 8011e94:	469b      	mov	fp, r3
 8011e96:	4643      	mov	r3, r8
 8011e98:	4642      	mov	r2, r8
 8011e9a:	031e      	lsls	r6, r3, #12
 8011e9c:	0fd2      	lsrs	r2, r2, #31
 8011e9e:	005b      	lsls	r3, r3, #1
 8011ea0:	4650      	mov	r0, sl
 8011ea2:	4690      	mov	r8, r2
 8011ea4:	0b36      	lsrs	r6, r6, #12
 8011ea6:	0d5b      	lsrs	r3, r3, #21
 8011ea8:	d100      	bne.n	8011eac <__aeabi_dmul+0x5c>
 8011eaa:	e078      	b.n	8011f9e <__aeabi_dmul+0x14e>
 8011eac:	4ace      	ldr	r2, [pc, #824]	; (80121e8 <__aeabi_dmul+0x398>)
 8011eae:	4293      	cmp	r3, r2
 8011eb0:	d01d      	beq.n	8011eee <__aeabi_dmul+0x9e>
 8011eb2:	49ce      	ldr	r1, [pc, #824]	; (80121ec <__aeabi_dmul+0x39c>)
 8011eb4:	0f42      	lsrs	r2, r0, #29
 8011eb6:	468c      	mov	ip, r1
 8011eb8:	9900      	ldr	r1, [sp, #0]
 8011eba:	4463      	add	r3, ip
 8011ebc:	00f6      	lsls	r6, r6, #3
 8011ebe:	468c      	mov	ip, r1
 8011ec0:	4316      	orrs	r6, r2
 8011ec2:	2280      	movs	r2, #128	; 0x80
 8011ec4:	449c      	add	ip, r3
 8011ec6:	0412      	lsls	r2, r2, #16
 8011ec8:	4663      	mov	r3, ip
 8011eca:	4316      	orrs	r6, r2
 8011ecc:	00c2      	lsls	r2, r0, #3
 8011ece:	2000      	movs	r0, #0
 8011ed0:	9300      	str	r3, [sp, #0]
 8011ed2:	9900      	ldr	r1, [sp, #0]
 8011ed4:	4643      	mov	r3, r8
 8011ed6:	3101      	adds	r1, #1
 8011ed8:	468c      	mov	ip, r1
 8011eda:	4649      	mov	r1, r9
 8011edc:	407b      	eors	r3, r7
 8011ede:	9301      	str	r3, [sp, #4]
 8011ee0:	290f      	cmp	r1, #15
 8011ee2:	d900      	bls.n	8011ee6 <__aeabi_dmul+0x96>
 8011ee4:	e07e      	b.n	8011fe4 <__aeabi_dmul+0x194>
 8011ee6:	4bc2      	ldr	r3, [pc, #776]	; (80121f0 <__aeabi_dmul+0x3a0>)
 8011ee8:	0089      	lsls	r1, r1, #2
 8011eea:	5859      	ldr	r1, [r3, r1]
 8011eec:	468f      	mov	pc, r1
 8011eee:	4652      	mov	r2, sl
 8011ef0:	9b00      	ldr	r3, [sp, #0]
 8011ef2:	4332      	orrs	r2, r6
 8011ef4:	d000      	beq.n	8011ef8 <__aeabi_dmul+0xa8>
 8011ef6:	e156      	b.n	80121a6 <__aeabi_dmul+0x356>
 8011ef8:	49bb      	ldr	r1, [pc, #748]	; (80121e8 <__aeabi_dmul+0x398>)
 8011efa:	2600      	movs	r6, #0
 8011efc:	468c      	mov	ip, r1
 8011efe:	4463      	add	r3, ip
 8011f00:	4649      	mov	r1, r9
 8011f02:	9300      	str	r3, [sp, #0]
 8011f04:	2302      	movs	r3, #2
 8011f06:	4319      	orrs	r1, r3
 8011f08:	4689      	mov	r9, r1
 8011f0a:	2002      	movs	r0, #2
 8011f0c:	e7e1      	b.n	8011ed2 <__aeabi_dmul+0x82>
 8011f0e:	4643      	mov	r3, r8
 8011f10:	9301      	str	r3, [sp, #4]
 8011f12:	0034      	movs	r4, r6
 8011f14:	0015      	movs	r5, r2
 8011f16:	4683      	mov	fp, r0
 8011f18:	465b      	mov	r3, fp
 8011f1a:	2b02      	cmp	r3, #2
 8011f1c:	d05e      	beq.n	8011fdc <__aeabi_dmul+0x18c>
 8011f1e:	2b03      	cmp	r3, #3
 8011f20:	d100      	bne.n	8011f24 <__aeabi_dmul+0xd4>
 8011f22:	e1f3      	b.n	801230c <__aeabi_dmul+0x4bc>
 8011f24:	2b01      	cmp	r3, #1
 8011f26:	d000      	beq.n	8011f2a <__aeabi_dmul+0xda>
 8011f28:	e118      	b.n	801215c <__aeabi_dmul+0x30c>
 8011f2a:	2200      	movs	r2, #0
 8011f2c:	2400      	movs	r4, #0
 8011f2e:	2500      	movs	r5, #0
 8011f30:	9b01      	ldr	r3, [sp, #4]
 8011f32:	0512      	lsls	r2, r2, #20
 8011f34:	4322      	orrs	r2, r4
 8011f36:	07db      	lsls	r3, r3, #31
 8011f38:	431a      	orrs	r2, r3
 8011f3a:	0028      	movs	r0, r5
 8011f3c:	0011      	movs	r1, r2
 8011f3e:	b007      	add	sp, #28
 8011f40:	bcf0      	pop	{r4, r5, r6, r7}
 8011f42:	46bb      	mov	fp, r7
 8011f44:	46b2      	mov	sl, r6
 8011f46:	46a9      	mov	r9, r5
 8011f48:	46a0      	mov	r8, r4
 8011f4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011f4c:	0025      	movs	r5, r4
 8011f4e:	4305      	orrs	r5, r0
 8011f50:	d100      	bne.n	8011f54 <__aeabi_dmul+0x104>
 8011f52:	e141      	b.n	80121d8 <__aeabi_dmul+0x388>
 8011f54:	2c00      	cmp	r4, #0
 8011f56:	d100      	bne.n	8011f5a <__aeabi_dmul+0x10a>
 8011f58:	e1ad      	b.n	80122b6 <__aeabi_dmul+0x466>
 8011f5a:	0020      	movs	r0, r4
 8011f5c:	f7fe f9ae 	bl	80102bc <__clzsi2>
 8011f60:	0001      	movs	r1, r0
 8011f62:	0002      	movs	r2, r0
 8011f64:	390b      	subs	r1, #11
 8011f66:	231d      	movs	r3, #29
 8011f68:	0010      	movs	r0, r2
 8011f6a:	1a5b      	subs	r3, r3, r1
 8011f6c:	0031      	movs	r1, r6
 8011f6e:	0035      	movs	r5, r6
 8011f70:	3808      	subs	r0, #8
 8011f72:	4084      	lsls	r4, r0
 8011f74:	40d9      	lsrs	r1, r3
 8011f76:	4085      	lsls	r5, r0
 8011f78:	430c      	orrs	r4, r1
 8011f7a:	489e      	ldr	r0, [pc, #632]	; (80121f4 <__aeabi_dmul+0x3a4>)
 8011f7c:	1a83      	subs	r3, r0, r2
 8011f7e:	9300      	str	r3, [sp, #0]
 8011f80:	2300      	movs	r3, #0
 8011f82:	4699      	mov	r9, r3
 8011f84:	469b      	mov	fp, r3
 8011f86:	e786      	b.n	8011e96 <__aeabi_dmul+0x46>
 8011f88:	0005      	movs	r5, r0
 8011f8a:	4325      	orrs	r5, r4
 8011f8c:	d000      	beq.n	8011f90 <__aeabi_dmul+0x140>
 8011f8e:	e11c      	b.n	80121ca <__aeabi_dmul+0x37a>
 8011f90:	2208      	movs	r2, #8
 8011f92:	9300      	str	r3, [sp, #0]
 8011f94:	2302      	movs	r3, #2
 8011f96:	2400      	movs	r4, #0
 8011f98:	4691      	mov	r9, r2
 8011f9a:	469b      	mov	fp, r3
 8011f9c:	e77b      	b.n	8011e96 <__aeabi_dmul+0x46>
 8011f9e:	4652      	mov	r2, sl
 8011fa0:	4332      	orrs	r2, r6
 8011fa2:	d100      	bne.n	8011fa6 <__aeabi_dmul+0x156>
 8011fa4:	e10a      	b.n	80121bc <__aeabi_dmul+0x36c>
 8011fa6:	2e00      	cmp	r6, #0
 8011fa8:	d100      	bne.n	8011fac <__aeabi_dmul+0x15c>
 8011faa:	e176      	b.n	801229a <__aeabi_dmul+0x44a>
 8011fac:	0030      	movs	r0, r6
 8011fae:	f7fe f985 	bl	80102bc <__clzsi2>
 8011fb2:	0002      	movs	r2, r0
 8011fb4:	3a0b      	subs	r2, #11
 8011fb6:	231d      	movs	r3, #29
 8011fb8:	0001      	movs	r1, r0
 8011fba:	1a9b      	subs	r3, r3, r2
 8011fbc:	4652      	mov	r2, sl
 8011fbe:	3908      	subs	r1, #8
 8011fc0:	40da      	lsrs	r2, r3
 8011fc2:	408e      	lsls	r6, r1
 8011fc4:	4316      	orrs	r6, r2
 8011fc6:	4652      	mov	r2, sl
 8011fc8:	408a      	lsls	r2, r1
 8011fca:	9b00      	ldr	r3, [sp, #0]
 8011fcc:	4989      	ldr	r1, [pc, #548]	; (80121f4 <__aeabi_dmul+0x3a4>)
 8011fce:	1a18      	subs	r0, r3, r0
 8011fd0:	0003      	movs	r3, r0
 8011fd2:	468c      	mov	ip, r1
 8011fd4:	4463      	add	r3, ip
 8011fd6:	2000      	movs	r0, #0
 8011fd8:	9300      	str	r3, [sp, #0]
 8011fda:	e77a      	b.n	8011ed2 <__aeabi_dmul+0x82>
 8011fdc:	2400      	movs	r4, #0
 8011fde:	2500      	movs	r5, #0
 8011fe0:	4a81      	ldr	r2, [pc, #516]	; (80121e8 <__aeabi_dmul+0x398>)
 8011fe2:	e7a5      	b.n	8011f30 <__aeabi_dmul+0xe0>
 8011fe4:	0c2f      	lsrs	r7, r5, #16
 8011fe6:	042d      	lsls	r5, r5, #16
 8011fe8:	0c2d      	lsrs	r5, r5, #16
 8011fea:	002b      	movs	r3, r5
 8011fec:	0c11      	lsrs	r1, r2, #16
 8011fee:	0412      	lsls	r2, r2, #16
 8011ff0:	0c12      	lsrs	r2, r2, #16
 8011ff2:	4353      	muls	r3, r2
 8011ff4:	4698      	mov	r8, r3
 8011ff6:	0013      	movs	r3, r2
 8011ff8:	0028      	movs	r0, r5
 8011ffa:	437b      	muls	r3, r7
 8011ffc:	4699      	mov	r9, r3
 8011ffe:	4348      	muls	r0, r1
 8012000:	4448      	add	r0, r9
 8012002:	4683      	mov	fp, r0
 8012004:	4640      	mov	r0, r8
 8012006:	000b      	movs	r3, r1
 8012008:	0c00      	lsrs	r0, r0, #16
 801200a:	4682      	mov	sl, r0
 801200c:	4658      	mov	r0, fp
 801200e:	437b      	muls	r3, r7
 8012010:	4450      	add	r0, sl
 8012012:	9302      	str	r3, [sp, #8]
 8012014:	4581      	cmp	r9, r0
 8012016:	d906      	bls.n	8012026 <__aeabi_dmul+0x1d6>
 8012018:	469a      	mov	sl, r3
 801201a:	2380      	movs	r3, #128	; 0x80
 801201c:	025b      	lsls	r3, r3, #9
 801201e:	4699      	mov	r9, r3
 8012020:	44ca      	add	sl, r9
 8012022:	4653      	mov	r3, sl
 8012024:	9302      	str	r3, [sp, #8]
 8012026:	0c03      	lsrs	r3, r0, #16
 8012028:	469b      	mov	fp, r3
 801202a:	4643      	mov	r3, r8
 801202c:	041b      	lsls	r3, r3, #16
 801202e:	0400      	lsls	r0, r0, #16
 8012030:	0c1b      	lsrs	r3, r3, #16
 8012032:	4698      	mov	r8, r3
 8012034:	0003      	movs	r3, r0
 8012036:	4443      	add	r3, r8
 8012038:	9304      	str	r3, [sp, #16]
 801203a:	0c33      	lsrs	r3, r6, #16
 801203c:	4699      	mov	r9, r3
 801203e:	002b      	movs	r3, r5
 8012040:	0436      	lsls	r6, r6, #16
 8012042:	0c36      	lsrs	r6, r6, #16
 8012044:	4373      	muls	r3, r6
 8012046:	4698      	mov	r8, r3
 8012048:	0033      	movs	r3, r6
 801204a:	437b      	muls	r3, r7
 801204c:	469a      	mov	sl, r3
 801204e:	464b      	mov	r3, r9
 8012050:	435d      	muls	r5, r3
 8012052:	435f      	muls	r7, r3
 8012054:	4643      	mov	r3, r8
 8012056:	4455      	add	r5, sl
 8012058:	0c18      	lsrs	r0, r3, #16
 801205a:	1940      	adds	r0, r0, r5
 801205c:	4582      	cmp	sl, r0
 801205e:	d903      	bls.n	8012068 <__aeabi_dmul+0x218>
 8012060:	2380      	movs	r3, #128	; 0x80
 8012062:	025b      	lsls	r3, r3, #9
 8012064:	469a      	mov	sl, r3
 8012066:	4457      	add	r7, sl
 8012068:	0c05      	lsrs	r5, r0, #16
 801206a:	19eb      	adds	r3, r5, r7
 801206c:	9305      	str	r3, [sp, #20]
 801206e:	4643      	mov	r3, r8
 8012070:	041d      	lsls	r5, r3, #16
 8012072:	0c2d      	lsrs	r5, r5, #16
 8012074:	0400      	lsls	r0, r0, #16
 8012076:	1940      	adds	r0, r0, r5
 8012078:	0c25      	lsrs	r5, r4, #16
 801207a:	0424      	lsls	r4, r4, #16
 801207c:	0c24      	lsrs	r4, r4, #16
 801207e:	0027      	movs	r7, r4
 8012080:	4357      	muls	r7, r2
 8012082:	436a      	muls	r2, r5
 8012084:	4690      	mov	r8, r2
 8012086:	002a      	movs	r2, r5
 8012088:	0c3b      	lsrs	r3, r7, #16
 801208a:	469a      	mov	sl, r3
 801208c:	434a      	muls	r2, r1
 801208e:	4361      	muls	r1, r4
 8012090:	4441      	add	r1, r8
 8012092:	4451      	add	r1, sl
 8012094:	4483      	add	fp, r0
 8012096:	4588      	cmp	r8, r1
 8012098:	d903      	bls.n	80120a2 <__aeabi_dmul+0x252>
 801209a:	2380      	movs	r3, #128	; 0x80
 801209c:	025b      	lsls	r3, r3, #9
 801209e:	4698      	mov	r8, r3
 80120a0:	4442      	add	r2, r8
 80120a2:	043f      	lsls	r7, r7, #16
 80120a4:	0c0b      	lsrs	r3, r1, #16
 80120a6:	0c3f      	lsrs	r7, r7, #16
 80120a8:	0409      	lsls	r1, r1, #16
 80120aa:	19c9      	adds	r1, r1, r7
 80120ac:	0027      	movs	r7, r4
 80120ae:	4698      	mov	r8, r3
 80120b0:	464b      	mov	r3, r9
 80120b2:	4377      	muls	r7, r6
 80120b4:	435c      	muls	r4, r3
 80120b6:	436e      	muls	r6, r5
 80120b8:	435d      	muls	r5, r3
 80120ba:	0c3b      	lsrs	r3, r7, #16
 80120bc:	4699      	mov	r9, r3
 80120be:	19a4      	adds	r4, r4, r6
 80120c0:	444c      	add	r4, r9
 80120c2:	4442      	add	r2, r8
 80120c4:	9503      	str	r5, [sp, #12]
 80120c6:	42a6      	cmp	r6, r4
 80120c8:	d904      	bls.n	80120d4 <__aeabi_dmul+0x284>
 80120ca:	2380      	movs	r3, #128	; 0x80
 80120cc:	025b      	lsls	r3, r3, #9
 80120ce:	4698      	mov	r8, r3
 80120d0:	4445      	add	r5, r8
 80120d2:	9503      	str	r5, [sp, #12]
 80120d4:	9b02      	ldr	r3, [sp, #8]
 80120d6:	043f      	lsls	r7, r7, #16
 80120d8:	445b      	add	r3, fp
 80120da:	001e      	movs	r6, r3
 80120dc:	4283      	cmp	r3, r0
 80120de:	4180      	sbcs	r0, r0
 80120e0:	0423      	lsls	r3, r4, #16
 80120e2:	4698      	mov	r8, r3
 80120e4:	9b05      	ldr	r3, [sp, #20]
 80120e6:	0c3f      	lsrs	r7, r7, #16
 80120e8:	4447      	add	r7, r8
 80120ea:	4698      	mov	r8, r3
 80120ec:	1876      	adds	r6, r6, r1
 80120ee:	428e      	cmp	r6, r1
 80120f0:	4189      	sbcs	r1, r1
 80120f2:	4447      	add	r7, r8
 80120f4:	4240      	negs	r0, r0
 80120f6:	183d      	adds	r5, r7, r0
 80120f8:	46a8      	mov	r8, r5
 80120fa:	4693      	mov	fp, r2
 80120fc:	4249      	negs	r1, r1
 80120fe:	468a      	mov	sl, r1
 8012100:	44c3      	add	fp, r8
 8012102:	429f      	cmp	r7, r3
 8012104:	41bf      	sbcs	r7, r7
 8012106:	4580      	cmp	r8, r0
 8012108:	4180      	sbcs	r0, r0
 801210a:	9b03      	ldr	r3, [sp, #12]
 801210c:	44da      	add	sl, fp
 801210e:	4698      	mov	r8, r3
 8012110:	4653      	mov	r3, sl
 8012112:	4240      	negs	r0, r0
 8012114:	427f      	negs	r7, r7
 8012116:	4307      	orrs	r7, r0
 8012118:	0c24      	lsrs	r4, r4, #16
 801211a:	4593      	cmp	fp, r2
 801211c:	4192      	sbcs	r2, r2
 801211e:	458a      	cmp	sl, r1
 8012120:	4189      	sbcs	r1, r1
 8012122:	193f      	adds	r7, r7, r4
 8012124:	0ddc      	lsrs	r4, r3, #23
 8012126:	9b04      	ldr	r3, [sp, #16]
 8012128:	0275      	lsls	r5, r6, #9
 801212a:	431d      	orrs	r5, r3
 801212c:	1e68      	subs	r0, r5, #1
 801212e:	4185      	sbcs	r5, r0
 8012130:	4653      	mov	r3, sl
 8012132:	4252      	negs	r2, r2
 8012134:	4249      	negs	r1, r1
 8012136:	430a      	orrs	r2, r1
 8012138:	18bf      	adds	r7, r7, r2
 801213a:	4447      	add	r7, r8
 801213c:	0df6      	lsrs	r6, r6, #23
 801213e:	027f      	lsls	r7, r7, #9
 8012140:	4335      	orrs	r5, r6
 8012142:	025a      	lsls	r2, r3, #9
 8012144:	433c      	orrs	r4, r7
 8012146:	4315      	orrs	r5, r2
 8012148:	01fb      	lsls	r3, r7, #7
 801214a:	d400      	bmi.n	801214e <__aeabi_dmul+0x2fe>
 801214c:	e0c1      	b.n	80122d2 <__aeabi_dmul+0x482>
 801214e:	2101      	movs	r1, #1
 8012150:	086a      	lsrs	r2, r5, #1
 8012152:	400d      	ands	r5, r1
 8012154:	4315      	orrs	r5, r2
 8012156:	07e2      	lsls	r2, r4, #31
 8012158:	4315      	orrs	r5, r2
 801215a:	0864      	lsrs	r4, r4, #1
 801215c:	4926      	ldr	r1, [pc, #152]	; (80121f8 <__aeabi_dmul+0x3a8>)
 801215e:	4461      	add	r1, ip
 8012160:	2900      	cmp	r1, #0
 8012162:	dd56      	ble.n	8012212 <__aeabi_dmul+0x3c2>
 8012164:	076b      	lsls	r3, r5, #29
 8012166:	d009      	beq.n	801217c <__aeabi_dmul+0x32c>
 8012168:	220f      	movs	r2, #15
 801216a:	402a      	ands	r2, r5
 801216c:	2a04      	cmp	r2, #4
 801216e:	d005      	beq.n	801217c <__aeabi_dmul+0x32c>
 8012170:	1d2a      	adds	r2, r5, #4
 8012172:	42aa      	cmp	r2, r5
 8012174:	41ad      	sbcs	r5, r5
 8012176:	426d      	negs	r5, r5
 8012178:	1964      	adds	r4, r4, r5
 801217a:	0015      	movs	r5, r2
 801217c:	01e3      	lsls	r3, r4, #7
 801217e:	d504      	bpl.n	801218a <__aeabi_dmul+0x33a>
 8012180:	2180      	movs	r1, #128	; 0x80
 8012182:	4a1e      	ldr	r2, [pc, #120]	; (80121fc <__aeabi_dmul+0x3ac>)
 8012184:	00c9      	lsls	r1, r1, #3
 8012186:	4014      	ands	r4, r2
 8012188:	4461      	add	r1, ip
 801218a:	4a1d      	ldr	r2, [pc, #116]	; (8012200 <__aeabi_dmul+0x3b0>)
 801218c:	4291      	cmp	r1, r2
 801218e:	dd00      	ble.n	8012192 <__aeabi_dmul+0x342>
 8012190:	e724      	b.n	8011fdc <__aeabi_dmul+0x18c>
 8012192:	0762      	lsls	r2, r4, #29
 8012194:	08ed      	lsrs	r5, r5, #3
 8012196:	0264      	lsls	r4, r4, #9
 8012198:	0549      	lsls	r1, r1, #21
 801219a:	4315      	orrs	r5, r2
 801219c:	0b24      	lsrs	r4, r4, #12
 801219e:	0d4a      	lsrs	r2, r1, #21
 80121a0:	e6c6      	b.n	8011f30 <__aeabi_dmul+0xe0>
 80121a2:	9701      	str	r7, [sp, #4]
 80121a4:	e6b8      	b.n	8011f18 <__aeabi_dmul+0xc8>
 80121a6:	4a10      	ldr	r2, [pc, #64]	; (80121e8 <__aeabi_dmul+0x398>)
 80121a8:	2003      	movs	r0, #3
 80121aa:	4694      	mov	ip, r2
 80121ac:	4463      	add	r3, ip
 80121ae:	464a      	mov	r2, r9
 80121b0:	9300      	str	r3, [sp, #0]
 80121b2:	2303      	movs	r3, #3
 80121b4:	431a      	orrs	r2, r3
 80121b6:	4691      	mov	r9, r2
 80121b8:	4652      	mov	r2, sl
 80121ba:	e68a      	b.n	8011ed2 <__aeabi_dmul+0x82>
 80121bc:	4649      	mov	r1, r9
 80121be:	2301      	movs	r3, #1
 80121c0:	4319      	orrs	r1, r3
 80121c2:	4689      	mov	r9, r1
 80121c4:	2600      	movs	r6, #0
 80121c6:	2001      	movs	r0, #1
 80121c8:	e683      	b.n	8011ed2 <__aeabi_dmul+0x82>
 80121ca:	220c      	movs	r2, #12
 80121cc:	9300      	str	r3, [sp, #0]
 80121ce:	2303      	movs	r3, #3
 80121d0:	0005      	movs	r5, r0
 80121d2:	4691      	mov	r9, r2
 80121d4:	469b      	mov	fp, r3
 80121d6:	e65e      	b.n	8011e96 <__aeabi_dmul+0x46>
 80121d8:	2304      	movs	r3, #4
 80121da:	4699      	mov	r9, r3
 80121dc:	2300      	movs	r3, #0
 80121de:	9300      	str	r3, [sp, #0]
 80121e0:	3301      	adds	r3, #1
 80121e2:	2400      	movs	r4, #0
 80121e4:	469b      	mov	fp, r3
 80121e6:	e656      	b.n	8011e96 <__aeabi_dmul+0x46>
 80121e8:	000007ff 	.word	0x000007ff
 80121ec:	fffffc01 	.word	0xfffffc01
 80121f0:	08019aac 	.word	0x08019aac
 80121f4:	fffffc0d 	.word	0xfffffc0d
 80121f8:	000003ff 	.word	0x000003ff
 80121fc:	feffffff 	.word	0xfeffffff
 8012200:	000007fe 	.word	0x000007fe
 8012204:	2300      	movs	r3, #0
 8012206:	2480      	movs	r4, #128	; 0x80
 8012208:	2500      	movs	r5, #0
 801220a:	4a44      	ldr	r2, [pc, #272]	; (801231c <__aeabi_dmul+0x4cc>)
 801220c:	9301      	str	r3, [sp, #4]
 801220e:	0324      	lsls	r4, r4, #12
 8012210:	e68e      	b.n	8011f30 <__aeabi_dmul+0xe0>
 8012212:	2001      	movs	r0, #1
 8012214:	1a40      	subs	r0, r0, r1
 8012216:	2838      	cmp	r0, #56	; 0x38
 8012218:	dd00      	ble.n	801221c <__aeabi_dmul+0x3cc>
 801221a:	e686      	b.n	8011f2a <__aeabi_dmul+0xda>
 801221c:	281f      	cmp	r0, #31
 801221e:	dd5b      	ble.n	80122d8 <__aeabi_dmul+0x488>
 8012220:	221f      	movs	r2, #31
 8012222:	0023      	movs	r3, r4
 8012224:	4252      	negs	r2, r2
 8012226:	1a51      	subs	r1, r2, r1
 8012228:	40cb      	lsrs	r3, r1
 801222a:	0019      	movs	r1, r3
 801222c:	2820      	cmp	r0, #32
 801222e:	d003      	beq.n	8012238 <__aeabi_dmul+0x3e8>
 8012230:	4a3b      	ldr	r2, [pc, #236]	; (8012320 <__aeabi_dmul+0x4d0>)
 8012232:	4462      	add	r2, ip
 8012234:	4094      	lsls	r4, r2
 8012236:	4325      	orrs	r5, r4
 8012238:	1e6a      	subs	r2, r5, #1
 801223a:	4195      	sbcs	r5, r2
 801223c:	002a      	movs	r2, r5
 801223e:	430a      	orrs	r2, r1
 8012240:	2107      	movs	r1, #7
 8012242:	000d      	movs	r5, r1
 8012244:	2400      	movs	r4, #0
 8012246:	4015      	ands	r5, r2
 8012248:	4211      	tst	r1, r2
 801224a:	d05b      	beq.n	8012304 <__aeabi_dmul+0x4b4>
 801224c:	210f      	movs	r1, #15
 801224e:	2400      	movs	r4, #0
 8012250:	4011      	ands	r1, r2
 8012252:	2904      	cmp	r1, #4
 8012254:	d053      	beq.n	80122fe <__aeabi_dmul+0x4ae>
 8012256:	1d11      	adds	r1, r2, #4
 8012258:	4291      	cmp	r1, r2
 801225a:	4192      	sbcs	r2, r2
 801225c:	4252      	negs	r2, r2
 801225e:	18a4      	adds	r4, r4, r2
 8012260:	000a      	movs	r2, r1
 8012262:	0223      	lsls	r3, r4, #8
 8012264:	d54b      	bpl.n	80122fe <__aeabi_dmul+0x4ae>
 8012266:	2201      	movs	r2, #1
 8012268:	2400      	movs	r4, #0
 801226a:	2500      	movs	r5, #0
 801226c:	e660      	b.n	8011f30 <__aeabi_dmul+0xe0>
 801226e:	2380      	movs	r3, #128	; 0x80
 8012270:	031b      	lsls	r3, r3, #12
 8012272:	421c      	tst	r4, r3
 8012274:	d009      	beq.n	801228a <__aeabi_dmul+0x43a>
 8012276:	421e      	tst	r6, r3
 8012278:	d107      	bne.n	801228a <__aeabi_dmul+0x43a>
 801227a:	4333      	orrs	r3, r6
 801227c:	031c      	lsls	r4, r3, #12
 801227e:	4643      	mov	r3, r8
 8012280:	0015      	movs	r5, r2
 8012282:	0b24      	lsrs	r4, r4, #12
 8012284:	4a25      	ldr	r2, [pc, #148]	; (801231c <__aeabi_dmul+0x4cc>)
 8012286:	9301      	str	r3, [sp, #4]
 8012288:	e652      	b.n	8011f30 <__aeabi_dmul+0xe0>
 801228a:	2280      	movs	r2, #128	; 0x80
 801228c:	0312      	lsls	r2, r2, #12
 801228e:	4314      	orrs	r4, r2
 8012290:	0324      	lsls	r4, r4, #12
 8012292:	4a22      	ldr	r2, [pc, #136]	; (801231c <__aeabi_dmul+0x4cc>)
 8012294:	0b24      	lsrs	r4, r4, #12
 8012296:	9701      	str	r7, [sp, #4]
 8012298:	e64a      	b.n	8011f30 <__aeabi_dmul+0xe0>
 801229a:	f7fe f80f 	bl	80102bc <__clzsi2>
 801229e:	0003      	movs	r3, r0
 80122a0:	001a      	movs	r2, r3
 80122a2:	3215      	adds	r2, #21
 80122a4:	3020      	adds	r0, #32
 80122a6:	2a1c      	cmp	r2, #28
 80122a8:	dc00      	bgt.n	80122ac <__aeabi_dmul+0x45c>
 80122aa:	e684      	b.n	8011fb6 <__aeabi_dmul+0x166>
 80122ac:	4656      	mov	r6, sl
 80122ae:	3b08      	subs	r3, #8
 80122b0:	2200      	movs	r2, #0
 80122b2:	409e      	lsls	r6, r3
 80122b4:	e689      	b.n	8011fca <__aeabi_dmul+0x17a>
 80122b6:	f7fe f801 	bl	80102bc <__clzsi2>
 80122ba:	0001      	movs	r1, r0
 80122bc:	0002      	movs	r2, r0
 80122be:	3115      	adds	r1, #21
 80122c0:	3220      	adds	r2, #32
 80122c2:	291c      	cmp	r1, #28
 80122c4:	dc00      	bgt.n	80122c8 <__aeabi_dmul+0x478>
 80122c6:	e64e      	b.n	8011f66 <__aeabi_dmul+0x116>
 80122c8:	0034      	movs	r4, r6
 80122ca:	3808      	subs	r0, #8
 80122cc:	2500      	movs	r5, #0
 80122ce:	4084      	lsls	r4, r0
 80122d0:	e653      	b.n	8011f7a <__aeabi_dmul+0x12a>
 80122d2:	9b00      	ldr	r3, [sp, #0]
 80122d4:	469c      	mov	ip, r3
 80122d6:	e741      	b.n	801215c <__aeabi_dmul+0x30c>
 80122d8:	4912      	ldr	r1, [pc, #72]	; (8012324 <__aeabi_dmul+0x4d4>)
 80122da:	0022      	movs	r2, r4
 80122dc:	4461      	add	r1, ip
 80122de:	002e      	movs	r6, r5
 80122e0:	408d      	lsls	r5, r1
 80122e2:	408a      	lsls	r2, r1
 80122e4:	40c6      	lsrs	r6, r0
 80122e6:	1e69      	subs	r1, r5, #1
 80122e8:	418d      	sbcs	r5, r1
 80122ea:	4332      	orrs	r2, r6
 80122ec:	432a      	orrs	r2, r5
 80122ee:	40c4      	lsrs	r4, r0
 80122f0:	0753      	lsls	r3, r2, #29
 80122f2:	d0b6      	beq.n	8012262 <__aeabi_dmul+0x412>
 80122f4:	210f      	movs	r1, #15
 80122f6:	4011      	ands	r1, r2
 80122f8:	2904      	cmp	r1, #4
 80122fa:	d1ac      	bne.n	8012256 <__aeabi_dmul+0x406>
 80122fc:	e7b1      	b.n	8012262 <__aeabi_dmul+0x412>
 80122fe:	0765      	lsls	r5, r4, #29
 8012300:	0264      	lsls	r4, r4, #9
 8012302:	0b24      	lsrs	r4, r4, #12
 8012304:	08d2      	lsrs	r2, r2, #3
 8012306:	4315      	orrs	r5, r2
 8012308:	2200      	movs	r2, #0
 801230a:	e611      	b.n	8011f30 <__aeabi_dmul+0xe0>
 801230c:	2280      	movs	r2, #128	; 0x80
 801230e:	0312      	lsls	r2, r2, #12
 8012310:	4314      	orrs	r4, r2
 8012312:	0324      	lsls	r4, r4, #12
 8012314:	4a01      	ldr	r2, [pc, #4]	; (801231c <__aeabi_dmul+0x4cc>)
 8012316:	0b24      	lsrs	r4, r4, #12
 8012318:	e60a      	b.n	8011f30 <__aeabi_dmul+0xe0>
 801231a:	46c0      	nop			; (mov r8, r8)
 801231c:	000007ff 	.word	0x000007ff
 8012320:	0000043e 	.word	0x0000043e
 8012324:	0000041e 	.word	0x0000041e

08012328 <__aeabi_dsub>:
 8012328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801232a:	4657      	mov	r7, sl
 801232c:	464e      	mov	r6, r9
 801232e:	4645      	mov	r5, r8
 8012330:	46de      	mov	lr, fp
 8012332:	0004      	movs	r4, r0
 8012334:	b5e0      	push	{r5, r6, r7, lr}
 8012336:	001f      	movs	r7, r3
 8012338:	0010      	movs	r0, r2
 801233a:	030b      	lsls	r3, r1, #12
 801233c:	0f62      	lsrs	r2, r4, #29
 801233e:	004e      	lsls	r6, r1, #1
 8012340:	0fcd      	lsrs	r5, r1, #31
 8012342:	0a5b      	lsrs	r3, r3, #9
 8012344:	0339      	lsls	r1, r7, #12
 8012346:	4313      	orrs	r3, r2
 8012348:	0a49      	lsrs	r1, r1, #9
 801234a:	00e2      	lsls	r2, r4, #3
 801234c:	0f44      	lsrs	r4, r0, #29
 801234e:	4321      	orrs	r1, r4
 8012350:	4cc2      	ldr	r4, [pc, #776]	; (801265c <__aeabi_dsub+0x334>)
 8012352:	4691      	mov	r9, r2
 8012354:	4692      	mov	sl, r2
 8012356:	00c0      	lsls	r0, r0, #3
 8012358:	007a      	lsls	r2, r7, #1
 801235a:	4680      	mov	r8, r0
 801235c:	0d76      	lsrs	r6, r6, #21
 801235e:	0d52      	lsrs	r2, r2, #21
 8012360:	0fff      	lsrs	r7, r7, #31
 8012362:	42a2      	cmp	r2, r4
 8012364:	d100      	bne.n	8012368 <__aeabi_dsub+0x40>
 8012366:	e0b4      	b.n	80124d2 <__aeabi_dsub+0x1aa>
 8012368:	2401      	movs	r4, #1
 801236a:	4067      	eors	r7, r4
 801236c:	46bb      	mov	fp, r7
 801236e:	42bd      	cmp	r5, r7
 8012370:	d100      	bne.n	8012374 <__aeabi_dsub+0x4c>
 8012372:	e088      	b.n	8012486 <__aeabi_dsub+0x15e>
 8012374:	1ab4      	subs	r4, r6, r2
 8012376:	46a4      	mov	ip, r4
 8012378:	2c00      	cmp	r4, #0
 801237a:	dc00      	bgt.n	801237e <__aeabi_dsub+0x56>
 801237c:	e0b2      	b.n	80124e4 <__aeabi_dsub+0x1bc>
 801237e:	2a00      	cmp	r2, #0
 8012380:	d100      	bne.n	8012384 <__aeabi_dsub+0x5c>
 8012382:	e0c5      	b.n	8012510 <__aeabi_dsub+0x1e8>
 8012384:	4ab5      	ldr	r2, [pc, #724]	; (801265c <__aeabi_dsub+0x334>)
 8012386:	4296      	cmp	r6, r2
 8012388:	d100      	bne.n	801238c <__aeabi_dsub+0x64>
 801238a:	e28b      	b.n	80128a4 <__aeabi_dsub+0x57c>
 801238c:	2280      	movs	r2, #128	; 0x80
 801238e:	0412      	lsls	r2, r2, #16
 8012390:	4311      	orrs	r1, r2
 8012392:	4662      	mov	r2, ip
 8012394:	2a38      	cmp	r2, #56	; 0x38
 8012396:	dd00      	ble.n	801239a <__aeabi_dsub+0x72>
 8012398:	e1a1      	b.n	80126de <__aeabi_dsub+0x3b6>
 801239a:	2a1f      	cmp	r2, #31
 801239c:	dd00      	ble.n	80123a0 <__aeabi_dsub+0x78>
 801239e:	e216      	b.n	80127ce <__aeabi_dsub+0x4a6>
 80123a0:	2720      	movs	r7, #32
 80123a2:	000c      	movs	r4, r1
 80123a4:	1abf      	subs	r7, r7, r2
 80123a6:	40bc      	lsls	r4, r7
 80123a8:	0002      	movs	r2, r0
 80123aa:	46a0      	mov	r8, r4
 80123ac:	4664      	mov	r4, ip
 80123ae:	40b8      	lsls	r0, r7
 80123b0:	40e2      	lsrs	r2, r4
 80123b2:	4644      	mov	r4, r8
 80123b4:	4314      	orrs	r4, r2
 80123b6:	0002      	movs	r2, r0
 80123b8:	1e50      	subs	r0, r2, #1
 80123ba:	4182      	sbcs	r2, r0
 80123bc:	4660      	mov	r0, ip
 80123be:	40c1      	lsrs	r1, r0
 80123c0:	4322      	orrs	r2, r4
 80123c2:	1a5b      	subs	r3, r3, r1
 80123c4:	4649      	mov	r1, r9
 80123c6:	1a8c      	subs	r4, r1, r2
 80123c8:	45a1      	cmp	r9, r4
 80123ca:	4192      	sbcs	r2, r2
 80123cc:	4252      	negs	r2, r2
 80123ce:	1a9b      	subs	r3, r3, r2
 80123d0:	4698      	mov	r8, r3
 80123d2:	4643      	mov	r3, r8
 80123d4:	021b      	lsls	r3, r3, #8
 80123d6:	d400      	bmi.n	80123da <__aeabi_dsub+0xb2>
 80123d8:	e117      	b.n	801260a <__aeabi_dsub+0x2e2>
 80123da:	4643      	mov	r3, r8
 80123dc:	025b      	lsls	r3, r3, #9
 80123de:	0a5b      	lsrs	r3, r3, #9
 80123e0:	4698      	mov	r8, r3
 80123e2:	4643      	mov	r3, r8
 80123e4:	2b00      	cmp	r3, #0
 80123e6:	d100      	bne.n	80123ea <__aeabi_dsub+0xc2>
 80123e8:	e16c      	b.n	80126c4 <__aeabi_dsub+0x39c>
 80123ea:	4640      	mov	r0, r8
 80123ec:	f7fd ff66 	bl	80102bc <__clzsi2>
 80123f0:	0002      	movs	r2, r0
 80123f2:	3a08      	subs	r2, #8
 80123f4:	2120      	movs	r1, #32
 80123f6:	0020      	movs	r0, r4
 80123f8:	4643      	mov	r3, r8
 80123fa:	1a89      	subs	r1, r1, r2
 80123fc:	4093      	lsls	r3, r2
 80123fe:	40c8      	lsrs	r0, r1
 8012400:	4094      	lsls	r4, r2
 8012402:	4303      	orrs	r3, r0
 8012404:	4296      	cmp	r6, r2
 8012406:	dd00      	ble.n	801240a <__aeabi_dsub+0xe2>
 8012408:	e157      	b.n	80126ba <__aeabi_dsub+0x392>
 801240a:	1b96      	subs	r6, r2, r6
 801240c:	1c71      	adds	r1, r6, #1
 801240e:	291f      	cmp	r1, #31
 8012410:	dd00      	ble.n	8012414 <__aeabi_dsub+0xec>
 8012412:	e1cb      	b.n	80127ac <__aeabi_dsub+0x484>
 8012414:	2220      	movs	r2, #32
 8012416:	0018      	movs	r0, r3
 8012418:	0026      	movs	r6, r4
 801241a:	1a52      	subs	r2, r2, r1
 801241c:	4094      	lsls	r4, r2
 801241e:	4090      	lsls	r0, r2
 8012420:	40ce      	lsrs	r6, r1
 8012422:	40cb      	lsrs	r3, r1
 8012424:	1e62      	subs	r2, r4, #1
 8012426:	4194      	sbcs	r4, r2
 8012428:	4330      	orrs	r0, r6
 801242a:	4698      	mov	r8, r3
 801242c:	2600      	movs	r6, #0
 801242e:	4304      	orrs	r4, r0
 8012430:	0763      	lsls	r3, r4, #29
 8012432:	d009      	beq.n	8012448 <__aeabi_dsub+0x120>
 8012434:	230f      	movs	r3, #15
 8012436:	4023      	ands	r3, r4
 8012438:	2b04      	cmp	r3, #4
 801243a:	d005      	beq.n	8012448 <__aeabi_dsub+0x120>
 801243c:	1d23      	adds	r3, r4, #4
 801243e:	42a3      	cmp	r3, r4
 8012440:	41a4      	sbcs	r4, r4
 8012442:	4264      	negs	r4, r4
 8012444:	44a0      	add	r8, r4
 8012446:	001c      	movs	r4, r3
 8012448:	4643      	mov	r3, r8
 801244a:	021b      	lsls	r3, r3, #8
 801244c:	d400      	bmi.n	8012450 <__aeabi_dsub+0x128>
 801244e:	e0df      	b.n	8012610 <__aeabi_dsub+0x2e8>
 8012450:	4b82      	ldr	r3, [pc, #520]	; (801265c <__aeabi_dsub+0x334>)
 8012452:	3601      	adds	r6, #1
 8012454:	429e      	cmp	r6, r3
 8012456:	d100      	bne.n	801245a <__aeabi_dsub+0x132>
 8012458:	e0fb      	b.n	8012652 <__aeabi_dsub+0x32a>
 801245a:	4642      	mov	r2, r8
 801245c:	4b80      	ldr	r3, [pc, #512]	; (8012660 <__aeabi_dsub+0x338>)
 801245e:	08e4      	lsrs	r4, r4, #3
 8012460:	401a      	ands	r2, r3
 8012462:	0013      	movs	r3, r2
 8012464:	0571      	lsls	r1, r6, #21
 8012466:	0752      	lsls	r2, r2, #29
 8012468:	025b      	lsls	r3, r3, #9
 801246a:	4322      	orrs	r2, r4
 801246c:	0b1b      	lsrs	r3, r3, #12
 801246e:	0d49      	lsrs	r1, r1, #21
 8012470:	0509      	lsls	r1, r1, #20
 8012472:	07ed      	lsls	r5, r5, #31
 8012474:	4319      	orrs	r1, r3
 8012476:	4329      	orrs	r1, r5
 8012478:	0010      	movs	r0, r2
 801247a:	bcf0      	pop	{r4, r5, r6, r7}
 801247c:	46bb      	mov	fp, r7
 801247e:	46b2      	mov	sl, r6
 8012480:	46a9      	mov	r9, r5
 8012482:	46a0      	mov	r8, r4
 8012484:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012486:	1ab4      	subs	r4, r6, r2
 8012488:	46a4      	mov	ip, r4
 801248a:	2c00      	cmp	r4, #0
 801248c:	dd58      	ble.n	8012540 <__aeabi_dsub+0x218>
 801248e:	2a00      	cmp	r2, #0
 8012490:	d100      	bne.n	8012494 <__aeabi_dsub+0x16c>
 8012492:	e09e      	b.n	80125d2 <__aeabi_dsub+0x2aa>
 8012494:	4a71      	ldr	r2, [pc, #452]	; (801265c <__aeabi_dsub+0x334>)
 8012496:	4296      	cmp	r6, r2
 8012498:	d100      	bne.n	801249c <__aeabi_dsub+0x174>
 801249a:	e13b      	b.n	8012714 <__aeabi_dsub+0x3ec>
 801249c:	2280      	movs	r2, #128	; 0x80
 801249e:	0412      	lsls	r2, r2, #16
 80124a0:	4311      	orrs	r1, r2
 80124a2:	4662      	mov	r2, ip
 80124a4:	2a38      	cmp	r2, #56	; 0x38
 80124a6:	dd00      	ble.n	80124aa <__aeabi_dsub+0x182>
 80124a8:	e0c1      	b.n	801262e <__aeabi_dsub+0x306>
 80124aa:	2a1f      	cmp	r2, #31
 80124ac:	dc00      	bgt.n	80124b0 <__aeabi_dsub+0x188>
 80124ae:	e1bb      	b.n	8012828 <__aeabi_dsub+0x500>
 80124b0:	000c      	movs	r4, r1
 80124b2:	3a20      	subs	r2, #32
 80124b4:	40d4      	lsrs	r4, r2
 80124b6:	0022      	movs	r2, r4
 80124b8:	4664      	mov	r4, ip
 80124ba:	2c20      	cmp	r4, #32
 80124bc:	d004      	beq.n	80124c8 <__aeabi_dsub+0x1a0>
 80124be:	2740      	movs	r7, #64	; 0x40
 80124c0:	1b3f      	subs	r7, r7, r4
 80124c2:	40b9      	lsls	r1, r7
 80124c4:	4308      	orrs	r0, r1
 80124c6:	4680      	mov	r8, r0
 80124c8:	4644      	mov	r4, r8
 80124ca:	1e61      	subs	r1, r4, #1
 80124cc:	418c      	sbcs	r4, r1
 80124ce:	4314      	orrs	r4, r2
 80124d0:	e0b1      	b.n	8012636 <__aeabi_dsub+0x30e>
 80124d2:	000c      	movs	r4, r1
 80124d4:	4304      	orrs	r4, r0
 80124d6:	d02a      	beq.n	801252e <__aeabi_dsub+0x206>
 80124d8:	46bb      	mov	fp, r7
 80124da:	42bd      	cmp	r5, r7
 80124dc:	d02d      	beq.n	801253a <__aeabi_dsub+0x212>
 80124de:	4c61      	ldr	r4, [pc, #388]	; (8012664 <__aeabi_dsub+0x33c>)
 80124e0:	46a4      	mov	ip, r4
 80124e2:	44b4      	add	ip, r6
 80124e4:	4664      	mov	r4, ip
 80124e6:	2c00      	cmp	r4, #0
 80124e8:	d05c      	beq.n	80125a4 <__aeabi_dsub+0x27c>
 80124ea:	1b94      	subs	r4, r2, r6
 80124ec:	46a4      	mov	ip, r4
 80124ee:	2e00      	cmp	r6, #0
 80124f0:	d000      	beq.n	80124f4 <__aeabi_dsub+0x1cc>
 80124f2:	e115      	b.n	8012720 <__aeabi_dsub+0x3f8>
 80124f4:	464d      	mov	r5, r9
 80124f6:	431d      	orrs	r5, r3
 80124f8:	d100      	bne.n	80124fc <__aeabi_dsub+0x1d4>
 80124fa:	e1c3      	b.n	8012884 <__aeabi_dsub+0x55c>
 80124fc:	1e65      	subs	r5, r4, #1
 80124fe:	2c01      	cmp	r4, #1
 8012500:	d100      	bne.n	8012504 <__aeabi_dsub+0x1dc>
 8012502:	e20c      	b.n	801291e <__aeabi_dsub+0x5f6>
 8012504:	4e55      	ldr	r6, [pc, #340]	; (801265c <__aeabi_dsub+0x334>)
 8012506:	42b4      	cmp	r4, r6
 8012508:	d100      	bne.n	801250c <__aeabi_dsub+0x1e4>
 801250a:	e1f8      	b.n	80128fe <__aeabi_dsub+0x5d6>
 801250c:	46ac      	mov	ip, r5
 801250e:	e10e      	b.n	801272e <__aeabi_dsub+0x406>
 8012510:	000a      	movs	r2, r1
 8012512:	4302      	orrs	r2, r0
 8012514:	d100      	bne.n	8012518 <__aeabi_dsub+0x1f0>
 8012516:	e136      	b.n	8012786 <__aeabi_dsub+0x45e>
 8012518:	0022      	movs	r2, r4
 801251a:	3a01      	subs	r2, #1
 801251c:	2c01      	cmp	r4, #1
 801251e:	d100      	bne.n	8012522 <__aeabi_dsub+0x1fa>
 8012520:	e1c6      	b.n	80128b0 <__aeabi_dsub+0x588>
 8012522:	4c4e      	ldr	r4, [pc, #312]	; (801265c <__aeabi_dsub+0x334>)
 8012524:	45a4      	cmp	ip, r4
 8012526:	d100      	bne.n	801252a <__aeabi_dsub+0x202>
 8012528:	e0f4      	b.n	8012714 <__aeabi_dsub+0x3ec>
 801252a:	4694      	mov	ip, r2
 801252c:	e731      	b.n	8012392 <__aeabi_dsub+0x6a>
 801252e:	2401      	movs	r4, #1
 8012530:	4067      	eors	r7, r4
 8012532:	46bb      	mov	fp, r7
 8012534:	42bd      	cmp	r5, r7
 8012536:	d000      	beq.n	801253a <__aeabi_dsub+0x212>
 8012538:	e71c      	b.n	8012374 <__aeabi_dsub+0x4c>
 801253a:	4c4a      	ldr	r4, [pc, #296]	; (8012664 <__aeabi_dsub+0x33c>)
 801253c:	46a4      	mov	ip, r4
 801253e:	44b4      	add	ip, r6
 8012540:	4664      	mov	r4, ip
 8012542:	2c00      	cmp	r4, #0
 8012544:	d100      	bne.n	8012548 <__aeabi_dsub+0x220>
 8012546:	e0cf      	b.n	80126e8 <__aeabi_dsub+0x3c0>
 8012548:	1b94      	subs	r4, r2, r6
 801254a:	46a4      	mov	ip, r4
 801254c:	2e00      	cmp	r6, #0
 801254e:	d100      	bne.n	8012552 <__aeabi_dsub+0x22a>
 8012550:	e15c      	b.n	801280c <__aeabi_dsub+0x4e4>
 8012552:	4e42      	ldr	r6, [pc, #264]	; (801265c <__aeabi_dsub+0x334>)
 8012554:	42b2      	cmp	r2, r6
 8012556:	d100      	bne.n	801255a <__aeabi_dsub+0x232>
 8012558:	e1ec      	b.n	8012934 <__aeabi_dsub+0x60c>
 801255a:	2680      	movs	r6, #128	; 0x80
 801255c:	0436      	lsls	r6, r6, #16
 801255e:	4333      	orrs	r3, r6
 8012560:	4664      	mov	r4, ip
 8012562:	2c38      	cmp	r4, #56	; 0x38
 8012564:	dd00      	ble.n	8012568 <__aeabi_dsub+0x240>
 8012566:	e1b3      	b.n	80128d0 <__aeabi_dsub+0x5a8>
 8012568:	2c1f      	cmp	r4, #31
 801256a:	dd00      	ble.n	801256e <__aeabi_dsub+0x246>
 801256c:	e238      	b.n	80129e0 <__aeabi_dsub+0x6b8>
 801256e:	2620      	movs	r6, #32
 8012570:	1b36      	subs	r6, r6, r4
 8012572:	001c      	movs	r4, r3
 8012574:	40b4      	lsls	r4, r6
 8012576:	464f      	mov	r7, r9
 8012578:	46a0      	mov	r8, r4
 801257a:	4664      	mov	r4, ip
 801257c:	40e7      	lsrs	r7, r4
 801257e:	4644      	mov	r4, r8
 8012580:	433c      	orrs	r4, r7
 8012582:	464f      	mov	r7, r9
 8012584:	40b7      	lsls	r7, r6
 8012586:	003e      	movs	r6, r7
 8012588:	1e77      	subs	r7, r6, #1
 801258a:	41be      	sbcs	r6, r7
 801258c:	4334      	orrs	r4, r6
 801258e:	4666      	mov	r6, ip
 8012590:	40f3      	lsrs	r3, r6
 8012592:	18c9      	adds	r1, r1, r3
 8012594:	1824      	adds	r4, r4, r0
 8012596:	4284      	cmp	r4, r0
 8012598:	419b      	sbcs	r3, r3
 801259a:	425b      	negs	r3, r3
 801259c:	4698      	mov	r8, r3
 801259e:	0016      	movs	r6, r2
 80125a0:	4488      	add	r8, r1
 80125a2:	e04e      	b.n	8012642 <__aeabi_dsub+0x31a>
 80125a4:	4a30      	ldr	r2, [pc, #192]	; (8012668 <__aeabi_dsub+0x340>)
 80125a6:	1c74      	adds	r4, r6, #1
 80125a8:	4214      	tst	r4, r2
 80125aa:	d000      	beq.n	80125ae <__aeabi_dsub+0x286>
 80125ac:	e0d6      	b.n	801275c <__aeabi_dsub+0x434>
 80125ae:	464a      	mov	r2, r9
 80125b0:	431a      	orrs	r2, r3
 80125b2:	2e00      	cmp	r6, #0
 80125b4:	d000      	beq.n	80125b8 <__aeabi_dsub+0x290>
 80125b6:	e15b      	b.n	8012870 <__aeabi_dsub+0x548>
 80125b8:	2a00      	cmp	r2, #0
 80125ba:	d100      	bne.n	80125be <__aeabi_dsub+0x296>
 80125bc:	e1a5      	b.n	801290a <__aeabi_dsub+0x5e2>
 80125be:	000a      	movs	r2, r1
 80125c0:	4302      	orrs	r2, r0
 80125c2:	d000      	beq.n	80125c6 <__aeabi_dsub+0x29e>
 80125c4:	e1bb      	b.n	801293e <__aeabi_dsub+0x616>
 80125c6:	464a      	mov	r2, r9
 80125c8:	0759      	lsls	r1, r3, #29
 80125ca:	08d2      	lsrs	r2, r2, #3
 80125cc:	430a      	orrs	r2, r1
 80125ce:	08db      	lsrs	r3, r3, #3
 80125d0:	e027      	b.n	8012622 <__aeabi_dsub+0x2fa>
 80125d2:	000a      	movs	r2, r1
 80125d4:	4302      	orrs	r2, r0
 80125d6:	d100      	bne.n	80125da <__aeabi_dsub+0x2b2>
 80125d8:	e174      	b.n	80128c4 <__aeabi_dsub+0x59c>
 80125da:	0022      	movs	r2, r4
 80125dc:	3a01      	subs	r2, #1
 80125de:	2c01      	cmp	r4, #1
 80125e0:	d005      	beq.n	80125ee <__aeabi_dsub+0x2c6>
 80125e2:	4c1e      	ldr	r4, [pc, #120]	; (801265c <__aeabi_dsub+0x334>)
 80125e4:	45a4      	cmp	ip, r4
 80125e6:	d100      	bne.n	80125ea <__aeabi_dsub+0x2c2>
 80125e8:	e094      	b.n	8012714 <__aeabi_dsub+0x3ec>
 80125ea:	4694      	mov	ip, r2
 80125ec:	e759      	b.n	80124a2 <__aeabi_dsub+0x17a>
 80125ee:	4448      	add	r0, r9
 80125f0:	4548      	cmp	r0, r9
 80125f2:	4192      	sbcs	r2, r2
 80125f4:	185b      	adds	r3, r3, r1
 80125f6:	4698      	mov	r8, r3
 80125f8:	0004      	movs	r4, r0
 80125fa:	4252      	negs	r2, r2
 80125fc:	4490      	add	r8, r2
 80125fe:	4643      	mov	r3, r8
 8012600:	2602      	movs	r6, #2
 8012602:	021b      	lsls	r3, r3, #8
 8012604:	d500      	bpl.n	8012608 <__aeabi_dsub+0x2e0>
 8012606:	e0c4      	b.n	8012792 <__aeabi_dsub+0x46a>
 8012608:	3e01      	subs	r6, #1
 801260a:	0763      	lsls	r3, r4, #29
 801260c:	d000      	beq.n	8012610 <__aeabi_dsub+0x2e8>
 801260e:	e711      	b.n	8012434 <__aeabi_dsub+0x10c>
 8012610:	4643      	mov	r3, r8
 8012612:	46b4      	mov	ip, r6
 8012614:	0759      	lsls	r1, r3, #29
 8012616:	08e2      	lsrs	r2, r4, #3
 8012618:	430a      	orrs	r2, r1
 801261a:	08db      	lsrs	r3, r3, #3
 801261c:	490f      	ldr	r1, [pc, #60]	; (801265c <__aeabi_dsub+0x334>)
 801261e:	458c      	cmp	ip, r1
 8012620:	d040      	beq.n	80126a4 <__aeabi_dsub+0x37c>
 8012622:	4661      	mov	r1, ip
 8012624:	031b      	lsls	r3, r3, #12
 8012626:	0549      	lsls	r1, r1, #21
 8012628:	0b1b      	lsrs	r3, r3, #12
 801262a:	0d49      	lsrs	r1, r1, #21
 801262c:	e720      	b.n	8012470 <__aeabi_dsub+0x148>
 801262e:	4301      	orrs	r1, r0
 8012630:	000c      	movs	r4, r1
 8012632:	1e61      	subs	r1, r4, #1
 8012634:	418c      	sbcs	r4, r1
 8012636:	444c      	add	r4, r9
 8012638:	454c      	cmp	r4, r9
 801263a:	4192      	sbcs	r2, r2
 801263c:	4252      	negs	r2, r2
 801263e:	4690      	mov	r8, r2
 8012640:	4498      	add	r8, r3
 8012642:	4643      	mov	r3, r8
 8012644:	021b      	lsls	r3, r3, #8
 8012646:	d5e0      	bpl.n	801260a <__aeabi_dsub+0x2e2>
 8012648:	4b04      	ldr	r3, [pc, #16]	; (801265c <__aeabi_dsub+0x334>)
 801264a:	3601      	adds	r6, #1
 801264c:	429e      	cmp	r6, r3
 801264e:	d000      	beq.n	8012652 <__aeabi_dsub+0x32a>
 8012650:	e09f      	b.n	8012792 <__aeabi_dsub+0x46a>
 8012652:	0031      	movs	r1, r6
 8012654:	2300      	movs	r3, #0
 8012656:	2200      	movs	r2, #0
 8012658:	e70a      	b.n	8012470 <__aeabi_dsub+0x148>
 801265a:	46c0      	nop			; (mov r8, r8)
 801265c:	000007ff 	.word	0x000007ff
 8012660:	ff7fffff 	.word	0xff7fffff
 8012664:	fffff801 	.word	0xfffff801
 8012668:	000007fe 	.word	0x000007fe
 801266c:	2a00      	cmp	r2, #0
 801266e:	d100      	bne.n	8012672 <__aeabi_dsub+0x34a>
 8012670:	e160      	b.n	8012934 <__aeabi_dsub+0x60c>
 8012672:	000a      	movs	r2, r1
 8012674:	4302      	orrs	r2, r0
 8012676:	d04d      	beq.n	8012714 <__aeabi_dsub+0x3ec>
 8012678:	464a      	mov	r2, r9
 801267a:	075c      	lsls	r4, r3, #29
 801267c:	08d2      	lsrs	r2, r2, #3
 801267e:	4322      	orrs	r2, r4
 8012680:	2480      	movs	r4, #128	; 0x80
 8012682:	08db      	lsrs	r3, r3, #3
 8012684:	0324      	lsls	r4, r4, #12
 8012686:	4223      	tst	r3, r4
 8012688:	d007      	beq.n	801269a <__aeabi_dsub+0x372>
 801268a:	08ce      	lsrs	r6, r1, #3
 801268c:	4226      	tst	r6, r4
 801268e:	d104      	bne.n	801269a <__aeabi_dsub+0x372>
 8012690:	465d      	mov	r5, fp
 8012692:	0033      	movs	r3, r6
 8012694:	08c2      	lsrs	r2, r0, #3
 8012696:	0749      	lsls	r1, r1, #29
 8012698:	430a      	orrs	r2, r1
 801269a:	0f51      	lsrs	r1, r2, #29
 801269c:	00d2      	lsls	r2, r2, #3
 801269e:	08d2      	lsrs	r2, r2, #3
 80126a0:	0749      	lsls	r1, r1, #29
 80126a2:	430a      	orrs	r2, r1
 80126a4:	0011      	movs	r1, r2
 80126a6:	4319      	orrs	r1, r3
 80126a8:	d100      	bne.n	80126ac <__aeabi_dsub+0x384>
 80126aa:	e1c8      	b.n	8012a3e <__aeabi_dsub+0x716>
 80126ac:	2180      	movs	r1, #128	; 0x80
 80126ae:	0309      	lsls	r1, r1, #12
 80126b0:	430b      	orrs	r3, r1
 80126b2:	031b      	lsls	r3, r3, #12
 80126b4:	49d5      	ldr	r1, [pc, #852]	; (8012a0c <__aeabi_dsub+0x6e4>)
 80126b6:	0b1b      	lsrs	r3, r3, #12
 80126b8:	e6da      	b.n	8012470 <__aeabi_dsub+0x148>
 80126ba:	49d5      	ldr	r1, [pc, #852]	; (8012a10 <__aeabi_dsub+0x6e8>)
 80126bc:	1ab6      	subs	r6, r6, r2
 80126be:	400b      	ands	r3, r1
 80126c0:	4698      	mov	r8, r3
 80126c2:	e6b5      	b.n	8012430 <__aeabi_dsub+0x108>
 80126c4:	0020      	movs	r0, r4
 80126c6:	f7fd fdf9 	bl	80102bc <__clzsi2>
 80126ca:	0002      	movs	r2, r0
 80126cc:	3218      	adds	r2, #24
 80126ce:	2a1f      	cmp	r2, #31
 80126d0:	dc00      	bgt.n	80126d4 <__aeabi_dsub+0x3ac>
 80126d2:	e68f      	b.n	80123f4 <__aeabi_dsub+0xcc>
 80126d4:	0023      	movs	r3, r4
 80126d6:	3808      	subs	r0, #8
 80126d8:	4083      	lsls	r3, r0
 80126da:	2400      	movs	r4, #0
 80126dc:	e692      	b.n	8012404 <__aeabi_dsub+0xdc>
 80126de:	4308      	orrs	r0, r1
 80126e0:	0002      	movs	r2, r0
 80126e2:	1e50      	subs	r0, r2, #1
 80126e4:	4182      	sbcs	r2, r0
 80126e6:	e66d      	b.n	80123c4 <__aeabi_dsub+0x9c>
 80126e8:	4cca      	ldr	r4, [pc, #808]	; (8012a14 <__aeabi_dsub+0x6ec>)
 80126ea:	1c72      	adds	r2, r6, #1
 80126ec:	4222      	tst	r2, r4
 80126ee:	d000      	beq.n	80126f2 <__aeabi_dsub+0x3ca>
 80126f0:	e0ad      	b.n	801284e <__aeabi_dsub+0x526>
 80126f2:	464a      	mov	r2, r9
 80126f4:	431a      	orrs	r2, r3
 80126f6:	2e00      	cmp	r6, #0
 80126f8:	d1b8      	bne.n	801266c <__aeabi_dsub+0x344>
 80126fa:	2a00      	cmp	r2, #0
 80126fc:	d100      	bne.n	8012700 <__aeabi_dsub+0x3d8>
 80126fe:	e158      	b.n	80129b2 <__aeabi_dsub+0x68a>
 8012700:	000a      	movs	r2, r1
 8012702:	4302      	orrs	r2, r0
 8012704:	d000      	beq.n	8012708 <__aeabi_dsub+0x3e0>
 8012706:	e159      	b.n	80129bc <__aeabi_dsub+0x694>
 8012708:	464a      	mov	r2, r9
 801270a:	0759      	lsls	r1, r3, #29
 801270c:	08d2      	lsrs	r2, r2, #3
 801270e:	430a      	orrs	r2, r1
 8012710:	08db      	lsrs	r3, r3, #3
 8012712:	e786      	b.n	8012622 <__aeabi_dsub+0x2fa>
 8012714:	464a      	mov	r2, r9
 8012716:	0759      	lsls	r1, r3, #29
 8012718:	08d2      	lsrs	r2, r2, #3
 801271a:	430a      	orrs	r2, r1
 801271c:	08db      	lsrs	r3, r3, #3
 801271e:	e7c1      	b.n	80126a4 <__aeabi_dsub+0x37c>
 8012720:	4dba      	ldr	r5, [pc, #744]	; (8012a0c <__aeabi_dsub+0x6e4>)
 8012722:	42aa      	cmp	r2, r5
 8012724:	d100      	bne.n	8012728 <__aeabi_dsub+0x400>
 8012726:	e11e      	b.n	8012966 <__aeabi_dsub+0x63e>
 8012728:	2580      	movs	r5, #128	; 0x80
 801272a:	042d      	lsls	r5, r5, #16
 801272c:	432b      	orrs	r3, r5
 801272e:	4664      	mov	r4, ip
 8012730:	2c38      	cmp	r4, #56	; 0x38
 8012732:	dc5d      	bgt.n	80127f0 <__aeabi_dsub+0x4c8>
 8012734:	2c1f      	cmp	r4, #31
 8012736:	dd00      	ble.n	801273a <__aeabi_dsub+0x412>
 8012738:	e0d0      	b.n	80128dc <__aeabi_dsub+0x5b4>
 801273a:	2520      	movs	r5, #32
 801273c:	4667      	mov	r7, ip
 801273e:	1b2d      	subs	r5, r5, r4
 8012740:	464e      	mov	r6, r9
 8012742:	001c      	movs	r4, r3
 8012744:	40fe      	lsrs	r6, r7
 8012746:	40ac      	lsls	r4, r5
 8012748:	4334      	orrs	r4, r6
 801274a:	464e      	mov	r6, r9
 801274c:	40ae      	lsls	r6, r5
 801274e:	0035      	movs	r5, r6
 8012750:	40fb      	lsrs	r3, r7
 8012752:	1e6e      	subs	r6, r5, #1
 8012754:	41b5      	sbcs	r5, r6
 8012756:	1ac9      	subs	r1, r1, r3
 8012758:	432c      	orrs	r4, r5
 801275a:	e04e      	b.n	80127fa <__aeabi_dsub+0x4d2>
 801275c:	464a      	mov	r2, r9
 801275e:	1a14      	subs	r4, r2, r0
 8012760:	45a1      	cmp	r9, r4
 8012762:	4192      	sbcs	r2, r2
 8012764:	4252      	negs	r2, r2
 8012766:	4690      	mov	r8, r2
 8012768:	1a5f      	subs	r7, r3, r1
 801276a:	003a      	movs	r2, r7
 801276c:	4647      	mov	r7, r8
 801276e:	1bd2      	subs	r2, r2, r7
 8012770:	4690      	mov	r8, r2
 8012772:	0212      	lsls	r2, r2, #8
 8012774:	d500      	bpl.n	8012778 <__aeabi_dsub+0x450>
 8012776:	e08b      	b.n	8012890 <__aeabi_dsub+0x568>
 8012778:	4642      	mov	r2, r8
 801277a:	4322      	orrs	r2, r4
 801277c:	d000      	beq.n	8012780 <__aeabi_dsub+0x458>
 801277e:	e630      	b.n	80123e2 <__aeabi_dsub+0xba>
 8012780:	2300      	movs	r3, #0
 8012782:	2500      	movs	r5, #0
 8012784:	e74d      	b.n	8012622 <__aeabi_dsub+0x2fa>
 8012786:	464a      	mov	r2, r9
 8012788:	0759      	lsls	r1, r3, #29
 801278a:	08d2      	lsrs	r2, r2, #3
 801278c:	430a      	orrs	r2, r1
 801278e:	08db      	lsrs	r3, r3, #3
 8012790:	e744      	b.n	801261c <__aeabi_dsub+0x2f4>
 8012792:	4642      	mov	r2, r8
 8012794:	4b9e      	ldr	r3, [pc, #632]	; (8012a10 <__aeabi_dsub+0x6e8>)
 8012796:	0861      	lsrs	r1, r4, #1
 8012798:	401a      	ands	r2, r3
 801279a:	0013      	movs	r3, r2
 801279c:	2201      	movs	r2, #1
 801279e:	4014      	ands	r4, r2
 80127a0:	430c      	orrs	r4, r1
 80127a2:	07da      	lsls	r2, r3, #31
 80127a4:	085b      	lsrs	r3, r3, #1
 80127a6:	4698      	mov	r8, r3
 80127a8:	4314      	orrs	r4, r2
 80127aa:	e641      	b.n	8012430 <__aeabi_dsub+0x108>
 80127ac:	001a      	movs	r2, r3
 80127ae:	3e1f      	subs	r6, #31
 80127b0:	40f2      	lsrs	r2, r6
 80127b2:	0016      	movs	r6, r2
 80127b4:	2920      	cmp	r1, #32
 80127b6:	d003      	beq.n	80127c0 <__aeabi_dsub+0x498>
 80127b8:	2240      	movs	r2, #64	; 0x40
 80127ba:	1a51      	subs	r1, r2, r1
 80127bc:	408b      	lsls	r3, r1
 80127be:	431c      	orrs	r4, r3
 80127c0:	1e62      	subs	r2, r4, #1
 80127c2:	4194      	sbcs	r4, r2
 80127c4:	2300      	movs	r3, #0
 80127c6:	4334      	orrs	r4, r6
 80127c8:	4698      	mov	r8, r3
 80127ca:	2600      	movs	r6, #0
 80127cc:	e71d      	b.n	801260a <__aeabi_dsub+0x2e2>
 80127ce:	000c      	movs	r4, r1
 80127d0:	3a20      	subs	r2, #32
 80127d2:	40d4      	lsrs	r4, r2
 80127d4:	0022      	movs	r2, r4
 80127d6:	4664      	mov	r4, ip
 80127d8:	2c20      	cmp	r4, #32
 80127da:	d004      	beq.n	80127e6 <__aeabi_dsub+0x4be>
 80127dc:	2740      	movs	r7, #64	; 0x40
 80127de:	1b3f      	subs	r7, r7, r4
 80127e0:	40b9      	lsls	r1, r7
 80127e2:	4308      	orrs	r0, r1
 80127e4:	4680      	mov	r8, r0
 80127e6:	4644      	mov	r4, r8
 80127e8:	1e61      	subs	r1, r4, #1
 80127ea:	418c      	sbcs	r4, r1
 80127ec:	4322      	orrs	r2, r4
 80127ee:	e5e9      	b.n	80123c4 <__aeabi_dsub+0x9c>
 80127f0:	464c      	mov	r4, r9
 80127f2:	4323      	orrs	r3, r4
 80127f4:	001c      	movs	r4, r3
 80127f6:	1e63      	subs	r3, r4, #1
 80127f8:	419c      	sbcs	r4, r3
 80127fa:	1b04      	subs	r4, r0, r4
 80127fc:	42a0      	cmp	r0, r4
 80127fe:	419b      	sbcs	r3, r3
 8012800:	425b      	negs	r3, r3
 8012802:	1acb      	subs	r3, r1, r3
 8012804:	4698      	mov	r8, r3
 8012806:	465d      	mov	r5, fp
 8012808:	0016      	movs	r6, r2
 801280a:	e5e2      	b.n	80123d2 <__aeabi_dsub+0xaa>
 801280c:	464e      	mov	r6, r9
 801280e:	431e      	orrs	r6, r3
 8012810:	d100      	bne.n	8012814 <__aeabi_dsub+0x4ec>
 8012812:	e0ae      	b.n	8012972 <__aeabi_dsub+0x64a>
 8012814:	1e66      	subs	r6, r4, #1
 8012816:	2c01      	cmp	r4, #1
 8012818:	d100      	bne.n	801281c <__aeabi_dsub+0x4f4>
 801281a:	e0fd      	b.n	8012a18 <__aeabi_dsub+0x6f0>
 801281c:	4f7b      	ldr	r7, [pc, #492]	; (8012a0c <__aeabi_dsub+0x6e4>)
 801281e:	42bc      	cmp	r4, r7
 8012820:	d100      	bne.n	8012824 <__aeabi_dsub+0x4fc>
 8012822:	e107      	b.n	8012a34 <__aeabi_dsub+0x70c>
 8012824:	46b4      	mov	ip, r6
 8012826:	e69b      	b.n	8012560 <__aeabi_dsub+0x238>
 8012828:	4664      	mov	r4, ip
 801282a:	2220      	movs	r2, #32
 801282c:	1b12      	subs	r2, r2, r4
 801282e:	000c      	movs	r4, r1
 8012830:	4094      	lsls	r4, r2
 8012832:	0007      	movs	r7, r0
 8012834:	4090      	lsls	r0, r2
 8012836:	46a0      	mov	r8, r4
 8012838:	4664      	mov	r4, ip
 801283a:	1e42      	subs	r2, r0, #1
 801283c:	4190      	sbcs	r0, r2
 801283e:	4662      	mov	r2, ip
 8012840:	40e7      	lsrs	r7, r4
 8012842:	4644      	mov	r4, r8
 8012844:	40d1      	lsrs	r1, r2
 8012846:	433c      	orrs	r4, r7
 8012848:	4304      	orrs	r4, r0
 801284a:	185b      	adds	r3, r3, r1
 801284c:	e6f3      	b.n	8012636 <__aeabi_dsub+0x30e>
 801284e:	4c6f      	ldr	r4, [pc, #444]	; (8012a0c <__aeabi_dsub+0x6e4>)
 8012850:	42a2      	cmp	r2, r4
 8012852:	d100      	bne.n	8012856 <__aeabi_dsub+0x52e>
 8012854:	e0d5      	b.n	8012a02 <__aeabi_dsub+0x6da>
 8012856:	4448      	add	r0, r9
 8012858:	185b      	adds	r3, r3, r1
 801285a:	4548      	cmp	r0, r9
 801285c:	4189      	sbcs	r1, r1
 801285e:	4249      	negs	r1, r1
 8012860:	185b      	adds	r3, r3, r1
 8012862:	07dc      	lsls	r4, r3, #31
 8012864:	0840      	lsrs	r0, r0, #1
 8012866:	085b      	lsrs	r3, r3, #1
 8012868:	4698      	mov	r8, r3
 801286a:	0016      	movs	r6, r2
 801286c:	4304      	orrs	r4, r0
 801286e:	e6cc      	b.n	801260a <__aeabi_dsub+0x2e2>
 8012870:	2a00      	cmp	r2, #0
 8012872:	d000      	beq.n	8012876 <__aeabi_dsub+0x54e>
 8012874:	e082      	b.n	801297c <__aeabi_dsub+0x654>
 8012876:	000a      	movs	r2, r1
 8012878:	4302      	orrs	r2, r0
 801287a:	d140      	bne.n	80128fe <__aeabi_dsub+0x5d6>
 801287c:	2380      	movs	r3, #128	; 0x80
 801287e:	2500      	movs	r5, #0
 8012880:	031b      	lsls	r3, r3, #12
 8012882:	e713      	b.n	80126ac <__aeabi_dsub+0x384>
 8012884:	074b      	lsls	r3, r1, #29
 8012886:	08c2      	lsrs	r2, r0, #3
 8012888:	431a      	orrs	r2, r3
 801288a:	465d      	mov	r5, fp
 801288c:	08cb      	lsrs	r3, r1, #3
 801288e:	e6c5      	b.n	801261c <__aeabi_dsub+0x2f4>
 8012890:	464a      	mov	r2, r9
 8012892:	1a84      	subs	r4, r0, r2
 8012894:	42a0      	cmp	r0, r4
 8012896:	4192      	sbcs	r2, r2
 8012898:	1acb      	subs	r3, r1, r3
 801289a:	4252      	negs	r2, r2
 801289c:	1a9b      	subs	r3, r3, r2
 801289e:	4698      	mov	r8, r3
 80128a0:	465d      	mov	r5, fp
 80128a2:	e59e      	b.n	80123e2 <__aeabi_dsub+0xba>
 80128a4:	464a      	mov	r2, r9
 80128a6:	0759      	lsls	r1, r3, #29
 80128a8:	08d2      	lsrs	r2, r2, #3
 80128aa:	430a      	orrs	r2, r1
 80128ac:	08db      	lsrs	r3, r3, #3
 80128ae:	e6f9      	b.n	80126a4 <__aeabi_dsub+0x37c>
 80128b0:	464a      	mov	r2, r9
 80128b2:	1a14      	subs	r4, r2, r0
 80128b4:	45a1      	cmp	r9, r4
 80128b6:	4192      	sbcs	r2, r2
 80128b8:	1a5b      	subs	r3, r3, r1
 80128ba:	4252      	negs	r2, r2
 80128bc:	1a9b      	subs	r3, r3, r2
 80128be:	4698      	mov	r8, r3
 80128c0:	2601      	movs	r6, #1
 80128c2:	e586      	b.n	80123d2 <__aeabi_dsub+0xaa>
 80128c4:	464a      	mov	r2, r9
 80128c6:	0759      	lsls	r1, r3, #29
 80128c8:	08d2      	lsrs	r2, r2, #3
 80128ca:	430a      	orrs	r2, r1
 80128cc:	08db      	lsrs	r3, r3, #3
 80128ce:	e6a5      	b.n	801261c <__aeabi_dsub+0x2f4>
 80128d0:	464c      	mov	r4, r9
 80128d2:	4323      	orrs	r3, r4
 80128d4:	001c      	movs	r4, r3
 80128d6:	1e63      	subs	r3, r4, #1
 80128d8:	419c      	sbcs	r4, r3
 80128da:	e65b      	b.n	8012594 <__aeabi_dsub+0x26c>
 80128dc:	4665      	mov	r5, ip
 80128de:	001e      	movs	r6, r3
 80128e0:	3d20      	subs	r5, #32
 80128e2:	40ee      	lsrs	r6, r5
 80128e4:	2c20      	cmp	r4, #32
 80128e6:	d005      	beq.n	80128f4 <__aeabi_dsub+0x5cc>
 80128e8:	2540      	movs	r5, #64	; 0x40
 80128ea:	1b2d      	subs	r5, r5, r4
 80128ec:	40ab      	lsls	r3, r5
 80128ee:	464c      	mov	r4, r9
 80128f0:	431c      	orrs	r4, r3
 80128f2:	46a2      	mov	sl, r4
 80128f4:	4654      	mov	r4, sl
 80128f6:	1e63      	subs	r3, r4, #1
 80128f8:	419c      	sbcs	r4, r3
 80128fa:	4334      	orrs	r4, r6
 80128fc:	e77d      	b.n	80127fa <__aeabi_dsub+0x4d2>
 80128fe:	074b      	lsls	r3, r1, #29
 8012900:	08c2      	lsrs	r2, r0, #3
 8012902:	431a      	orrs	r2, r3
 8012904:	465d      	mov	r5, fp
 8012906:	08cb      	lsrs	r3, r1, #3
 8012908:	e6cc      	b.n	80126a4 <__aeabi_dsub+0x37c>
 801290a:	000a      	movs	r2, r1
 801290c:	4302      	orrs	r2, r0
 801290e:	d100      	bne.n	8012912 <__aeabi_dsub+0x5ea>
 8012910:	e736      	b.n	8012780 <__aeabi_dsub+0x458>
 8012912:	074b      	lsls	r3, r1, #29
 8012914:	08c2      	lsrs	r2, r0, #3
 8012916:	431a      	orrs	r2, r3
 8012918:	465d      	mov	r5, fp
 801291a:	08cb      	lsrs	r3, r1, #3
 801291c:	e681      	b.n	8012622 <__aeabi_dsub+0x2fa>
 801291e:	464a      	mov	r2, r9
 8012920:	1a84      	subs	r4, r0, r2
 8012922:	42a0      	cmp	r0, r4
 8012924:	4192      	sbcs	r2, r2
 8012926:	1acb      	subs	r3, r1, r3
 8012928:	4252      	negs	r2, r2
 801292a:	1a9b      	subs	r3, r3, r2
 801292c:	4698      	mov	r8, r3
 801292e:	465d      	mov	r5, fp
 8012930:	2601      	movs	r6, #1
 8012932:	e54e      	b.n	80123d2 <__aeabi_dsub+0xaa>
 8012934:	074b      	lsls	r3, r1, #29
 8012936:	08c2      	lsrs	r2, r0, #3
 8012938:	431a      	orrs	r2, r3
 801293a:	08cb      	lsrs	r3, r1, #3
 801293c:	e6b2      	b.n	80126a4 <__aeabi_dsub+0x37c>
 801293e:	464a      	mov	r2, r9
 8012940:	1a14      	subs	r4, r2, r0
 8012942:	45a1      	cmp	r9, r4
 8012944:	4192      	sbcs	r2, r2
 8012946:	1a5f      	subs	r7, r3, r1
 8012948:	4252      	negs	r2, r2
 801294a:	1aba      	subs	r2, r7, r2
 801294c:	4690      	mov	r8, r2
 801294e:	0212      	lsls	r2, r2, #8
 8012950:	d56b      	bpl.n	8012a2a <__aeabi_dsub+0x702>
 8012952:	464a      	mov	r2, r9
 8012954:	1a84      	subs	r4, r0, r2
 8012956:	42a0      	cmp	r0, r4
 8012958:	4192      	sbcs	r2, r2
 801295a:	1acb      	subs	r3, r1, r3
 801295c:	4252      	negs	r2, r2
 801295e:	1a9b      	subs	r3, r3, r2
 8012960:	4698      	mov	r8, r3
 8012962:	465d      	mov	r5, fp
 8012964:	e564      	b.n	8012430 <__aeabi_dsub+0x108>
 8012966:	074b      	lsls	r3, r1, #29
 8012968:	08c2      	lsrs	r2, r0, #3
 801296a:	431a      	orrs	r2, r3
 801296c:	465d      	mov	r5, fp
 801296e:	08cb      	lsrs	r3, r1, #3
 8012970:	e698      	b.n	80126a4 <__aeabi_dsub+0x37c>
 8012972:	074b      	lsls	r3, r1, #29
 8012974:	08c2      	lsrs	r2, r0, #3
 8012976:	431a      	orrs	r2, r3
 8012978:	08cb      	lsrs	r3, r1, #3
 801297a:	e64f      	b.n	801261c <__aeabi_dsub+0x2f4>
 801297c:	000a      	movs	r2, r1
 801297e:	4302      	orrs	r2, r0
 8012980:	d090      	beq.n	80128a4 <__aeabi_dsub+0x57c>
 8012982:	464a      	mov	r2, r9
 8012984:	075c      	lsls	r4, r3, #29
 8012986:	08d2      	lsrs	r2, r2, #3
 8012988:	4314      	orrs	r4, r2
 801298a:	2280      	movs	r2, #128	; 0x80
 801298c:	08db      	lsrs	r3, r3, #3
 801298e:	0312      	lsls	r2, r2, #12
 8012990:	4213      	tst	r3, r2
 8012992:	d008      	beq.n	80129a6 <__aeabi_dsub+0x67e>
 8012994:	08ce      	lsrs	r6, r1, #3
 8012996:	4216      	tst	r6, r2
 8012998:	d105      	bne.n	80129a6 <__aeabi_dsub+0x67e>
 801299a:	08c0      	lsrs	r0, r0, #3
 801299c:	0749      	lsls	r1, r1, #29
 801299e:	4308      	orrs	r0, r1
 80129a0:	0004      	movs	r4, r0
 80129a2:	465d      	mov	r5, fp
 80129a4:	0033      	movs	r3, r6
 80129a6:	0f61      	lsrs	r1, r4, #29
 80129a8:	00e2      	lsls	r2, r4, #3
 80129aa:	0749      	lsls	r1, r1, #29
 80129ac:	08d2      	lsrs	r2, r2, #3
 80129ae:	430a      	orrs	r2, r1
 80129b0:	e678      	b.n	80126a4 <__aeabi_dsub+0x37c>
 80129b2:	074b      	lsls	r3, r1, #29
 80129b4:	08c2      	lsrs	r2, r0, #3
 80129b6:	431a      	orrs	r2, r3
 80129b8:	08cb      	lsrs	r3, r1, #3
 80129ba:	e632      	b.n	8012622 <__aeabi_dsub+0x2fa>
 80129bc:	4448      	add	r0, r9
 80129be:	185b      	adds	r3, r3, r1
 80129c0:	4548      	cmp	r0, r9
 80129c2:	4192      	sbcs	r2, r2
 80129c4:	4698      	mov	r8, r3
 80129c6:	4252      	negs	r2, r2
 80129c8:	4490      	add	r8, r2
 80129ca:	4643      	mov	r3, r8
 80129cc:	0004      	movs	r4, r0
 80129ce:	021b      	lsls	r3, r3, #8
 80129d0:	d400      	bmi.n	80129d4 <__aeabi_dsub+0x6ac>
 80129d2:	e61a      	b.n	801260a <__aeabi_dsub+0x2e2>
 80129d4:	4642      	mov	r2, r8
 80129d6:	4b0e      	ldr	r3, [pc, #56]	; (8012a10 <__aeabi_dsub+0x6e8>)
 80129d8:	2601      	movs	r6, #1
 80129da:	401a      	ands	r2, r3
 80129dc:	4690      	mov	r8, r2
 80129de:	e614      	b.n	801260a <__aeabi_dsub+0x2e2>
 80129e0:	4666      	mov	r6, ip
 80129e2:	001f      	movs	r7, r3
 80129e4:	3e20      	subs	r6, #32
 80129e6:	40f7      	lsrs	r7, r6
 80129e8:	2c20      	cmp	r4, #32
 80129ea:	d005      	beq.n	80129f8 <__aeabi_dsub+0x6d0>
 80129ec:	2640      	movs	r6, #64	; 0x40
 80129ee:	1b36      	subs	r6, r6, r4
 80129f0:	40b3      	lsls	r3, r6
 80129f2:	464c      	mov	r4, r9
 80129f4:	431c      	orrs	r4, r3
 80129f6:	46a2      	mov	sl, r4
 80129f8:	4654      	mov	r4, sl
 80129fa:	1e63      	subs	r3, r4, #1
 80129fc:	419c      	sbcs	r4, r3
 80129fe:	433c      	orrs	r4, r7
 8012a00:	e5c8      	b.n	8012594 <__aeabi_dsub+0x26c>
 8012a02:	0011      	movs	r1, r2
 8012a04:	2300      	movs	r3, #0
 8012a06:	2200      	movs	r2, #0
 8012a08:	e532      	b.n	8012470 <__aeabi_dsub+0x148>
 8012a0a:	46c0      	nop			; (mov r8, r8)
 8012a0c:	000007ff 	.word	0x000007ff
 8012a10:	ff7fffff 	.word	0xff7fffff
 8012a14:	000007fe 	.word	0x000007fe
 8012a18:	464a      	mov	r2, r9
 8012a1a:	1814      	adds	r4, r2, r0
 8012a1c:	4284      	cmp	r4, r0
 8012a1e:	4192      	sbcs	r2, r2
 8012a20:	185b      	adds	r3, r3, r1
 8012a22:	4698      	mov	r8, r3
 8012a24:	4252      	negs	r2, r2
 8012a26:	4490      	add	r8, r2
 8012a28:	e5e9      	b.n	80125fe <__aeabi_dsub+0x2d6>
 8012a2a:	4642      	mov	r2, r8
 8012a2c:	4322      	orrs	r2, r4
 8012a2e:	d100      	bne.n	8012a32 <__aeabi_dsub+0x70a>
 8012a30:	e6a6      	b.n	8012780 <__aeabi_dsub+0x458>
 8012a32:	e5ea      	b.n	801260a <__aeabi_dsub+0x2e2>
 8012a34:	074b      	lsls	r3, r1, #29
 8012a36:	08c2      	lsrs	r2, r0, #3
 8012a38:	431a      	orrs	r2, r3
 8012a3a:	08cb      	lsrs	r3, r1, #3
 8012a3c:	e632      	b.n	80126a4 <__aeabi_dsub+0x37c>
 8012a3e:	2200      	movs	r2, #0
 8012a40:	4901      	ldr	r1, [pc, #4]	; (8012a48 <__aeabi_dsub+0x720>)
 8012a42:	0013      	movs	r3, r2
 8012a44:	e514      	b.n	8012470 <__aeabi_dsub+0x148>
 8012a46:	46c0      	nop			; (mov r8, r8)
 8012a48:	000007ff 	.word	0x000007ff

08012a4c <__aeabi_dcmpun>:
 8012a4c:	b570      	push	{r4, r5, r6, lr}
 8012a4e:	0005      	movs	r5, r0
 8012a50:	480c      	ldr	r0, [pc, #48]	; (8012a84 <__aeabi_dcmpun+0x38>)
 8012a52:	030c      	lsls	r4, r1, #12
 8012a54:	0016      	movs	r6, r2
 8012a56:	0049      	lsls	r1, r1, #1
 8012a58:	031a      	lsls	r2, r3, #12
 8012a5a:	005b      	lsls	r3, r3, #1
 8012a5c:	0b24      	lsrs	r4, r4, #12
 8012a5e:	0d49      	lsrs	r1, r1, #21
 8012a60:	0b12      	lsrs	r2, r2, #12
 8012a62:	0d5b      	lsrs	r3, r3, #21
 8012a64:	4281      	cmp	r1, r0
 8012a66:	d008      	beq.n	8012a7a <__aeabi_dcmpun+0x2e>
 8012a68:	4906      	ldr	r1, [pc, #24]	; (8012a84 <__aeabi_dcmpun+0x38>)
 8012a6a:	2000      	movs	r0, #0
 8012a6c:	428b      	cmp	r3, r1
 8012a6e:	d103      	bne.n	8012a78 <__aeabi_dcmpun+0x2c>
 8012a70:	4332      	orrs	r2, r6
 8012a72:	0010      	movs	r0, r2
 8012a74:	1e42      	subs	r2, r0, #1
 8012a76:	4190      	sbcs	r0, r2
 8012a78:	bd70      	pop	{r4, r5, r6, pc}
 8012a7a:	2001      	movs	r0, #1
 8012a7c:	432c      	orrs	r4, r5
 8012a7e:	d1fb      	bne.n	8012a78 <__aeabi_dcmpun+0x2c>
 8012a80:	e7f2      	b.n	8012a68 <__aeabi_dcmpun+0x1c>
 8012a82:	46c0      	nop			; (mov r8, r8)
 8012a84:	000007ff 	.word	0x000007ff

08012a88 <__aeabi_d2iz>:
 8012a88:	000a      	movs	r2, r1
 8012a8a:	b530      	push	{r4, r5, lr}
 8012a8c:	4c13      	ldr	r4, [pc, #76]	; (8012adc <__aeabi_d2iz+0x54>)
 8012a8e:	0053      	lsls	r3, r2, #1
 8012a90:	0309      	lsls	r1, r1, #12
 8012a92:	0005      	movs	r5, r0
 8012a94:	0b09      	lsrs	r1, r1, #12
 8012a96:	2000      	movs	r0, #0
 8012a98:	0d5b      	lsrs	r3, r3, #21
 8012a9a:	0fd2      	lsrs	r2, r2, #31
 8012a9c:	42a3      	cmp	r3, r4
 8012a9e:	dd04      	ble.n	8012aaa <__aeabi_d2iz+0x22>
 8012aa0:	480f      	ldr	r0, [pc, #60]	; (8012ae0 <__aeabi_d2iz+0x58>)
 8012aa2:	4283      	cmp	r3, r0
 8012aa4:	dd02      	ble.n	8012aac <__aeabi_d2iz+0x24>
 8012aa6:	4b0f      	ldr	r3, [pc, #60]	; (8012ae4 <__aeabi_d2iz+0x5c>)
 8012aa8:	18d0      	adds	r0, r2, r3
 8012aaa:	bd30      	pop	{r4, r5, pc}
 8012aac:	2080      	movs	r0, #128	; 0x80
 8012aae:	0340      	lsls	r0, r0, #13
 8012ab0:	4301      	orrs	r1, r0
 8012ab2:	480d      	ldr	r0, [pc, #52]	; (8012ae8 <__aeabi_d2iz+0x60>)
 8012ab4:	1ac0      	subs	r0, r0, r3
 8012ab6:	281f      	cmp	r0, #31
 8012ab8:	dd08      	ble.n	8012acc <__aeabi_d2iz+0x44>
 8012aba:	480c      	ldr	r0, [pc, #48]	; (8012aec <__aeabi_d2iz+0x64>)
 8012abc:	1ac3      	subs	r3, r0, r3
 8012abe:	40d9      	lsrs	r1, r3
 8012ac0:	000b      	movs	r3, r1
 8012ac2:	4258      	negs	r0, r3
 8012ac4:	2a00      	cmp	r2, #0
 8012ac6:	d1f0      	bne.n	8012aaa <__aeabi_d2iz+0x22>
 8012ac8:	0018      	movs	r0, r3
 8012aca:	e7ee      	b.n	8012aaa <__aeabi_d2iz+0x22>
 8012acc:	4c08      	ldr	r4, [pc, #32]	; (8012af0 <__aeabi_d2iz+0x68>)
 8012ace:	40c5      	lsrs	r5, r0
 8012ad0:	46a4      	mov	ip, r4
 8012ad2:	4463      	add	r3, ip
 8012ad4:	4099      	lsls	r1, r3
 8012ad6:	000b      	movs	r3, r1
 8012ad8:	432b      	orrs	r3, r5
 8012ada:	e7f2      	b.n	8012ac2 <__aeabi_d2iz+0x3a>
 8012adc:	000003fe 	.word	0x000003fe
 8012ae0:	0000041d 	.word	0x0000041d
 8012ae4:	7fffffff 	.word	0x7fffffff
 8012ae8:	00000433 	.word	0x00000433
 8012aec:	00000413 	.word	0x00000413
 8012af0:	fffffbed 	.word	0xfffffbed

08012af4 <__aeabi_i2d>:
 8012af4:	b570      	push	{r4, r5, r6, lr}
 8012af6:	2800      	cmp	r0, #0
 8012af8:	d016      	beq.n	8012b28 <__aeabi_i2d+0x34>
 8012afa:	17c3      	asrs	r3, r0, #31
 8012afc:	18c5      	adds	r5, r0, r3
 8012afe:	405d      	eors	r5, r3
 8012b00:	0fc4      	lsrs	r4, r0, #31
 8012b02:	0028      	movs	r0, r5
 8012b04:	f7fd fbda 	bl	80102bc <__clzsi2>
 8012b08:	4a11      	ldr	r2, [pc, #68]	; (8012b50 <__aeabi_i2d+0x5c>)
 8012b0a:	1a12      	subs	r2, r2, r0
 8012b0c:	280a      	cmp	r0, #10
 8012b0e:	dc16      	bgt.n	8012b3e <__aeabi_i2d+0x4a>
 8012b10:	0003      	movs	r3, r0
 8012b12:	002e      	movs	r6, r5
 8012b14:	3315      	adds	r3, #21
 8012b16:	409e      	lsls	r6, r3
 8012b18:	230b      	movs	r3, #11
 8012b1a:	1a18      	subs	r0, r3, r0
 8012b1c:	40c5      	lsrs	r5, r0
 8012b1e:	0553      	lsls	r3, r2, #21
 8012b20:	032d      	lsls	r5, r5, #12
 8012b22:	0b2d      	lsrs	r5, r5, #12
 8012b24:	0d5b      	lsrs	r3, r3, #21
 8012b26:	e003      	b.n	8012b30 <__aeabi_i2d+0x3c>
 8012b28:	2400      	movs	r4, #0
 8012b2a:	2300      	movs	r3, #0
 8012b2c:	2500      	movs	r5, #0
 8012b2e:	2600      	movs	r6, #0
 8012b30:	051b      	lsls	r3, r3, #20
 8012b32:	432b      	orrs	r3, r5
 8012b34:	07e4      	lsls	r4, r4, #31
 8012b36:	4323      	orrs	r3, r4
 8012b38:	0030      	movs	r0, r6
 8012b3a:	0019      	movs	r1, r3
 8012b3c:	bd70      	pop	{r4, r5, r6, pc}
 8012b3e:	380b      	subs	r0, #11
 8012b40:	4085      	lsls	r5, r0
 8012b42:	0553      	lsls	r3, r2, #21
 8012b44:	032d      	lsls	r5, r5, #12
 8012b46:	2600      	movs	r6, #0
 8012b48:	0b2d      	lsrs	r5, r5, #12
 8012b4a:	0d5b      	lsrs	r3, r3, #21
 8012b4c:	e7f0      	b.n	8012b30 <__aeabi_i2d+0x3c>
 8012b4e:	46c0      	nop			; (mov r8, r8)
 8012b50:	0000041e 	.word	0x0000041e

08012b54 <__aeabi_ui2d>:
 8012b54:	b510      	push	{r4, lr}
 8012b56:	1e04      	subs	r4, r0, #0
 8012b58:	d010      	beq.n	8012b7c <__aeabi_ui2d+0x28>
 8012b5a:	f7fd fbaf 	bl	80102bc <__clzsi2>
 8012b5e:	4b0f      	ldr	r3, [pc, #60]	; (8012b9c <__aeabi_ui2d+0x48>)
 8012b60:	1a1b      	subs	r3, r3, r0
 8012b62:	280a      	cmp	r0, #10
 8012b64:	dc11      	bgt.n	8012b8a <__aeabi_ui2d+0x36>
 8012b66:	220b      	movs	r2, #11
 8012b68:	0021      	movs	r1, r4
 8012b6a:	1a12      	subs	r2, r2, r0
 8012b6c:	40d1      	lsrs	r1, r2
 8012b6e:	3015      	adds	r0, #21
 8012b70:	030a      	lsls	r2, r1, #12
 8012b72:	055b      	lsls	r3, r3, #21
 8012b74:	4084      	lsls	r4, r0
 8012b76:	0b12      	lsrs	r2, r2, #12
 8012b78:	0d5b      	lsrs	r3, r3, #21
 8012b7a:	e001      	b.n	8012b80 <__aeabi_ui2d+0x2c>
 8012b7c:	2300      	movs	r3, #0
 8012b7e:	2200      	movs	r2, #0
 8012b80:	051b      	lsls	r3, r3, #20
 8012b82:	4313      	orrs	r3, r2
 8012b84:	0020      	movs	r0, r4
 8012b86:	0019      	movs	r1, r3
 8012b88:	bd10      	pop	{r4, pc}
 8012b8a:	0022      	movs	r2, r4
 8012b8c:	380b      	subs	r0, #11
 8012b8e:	4082      	lsls	r2, r0
 8012b90:	055b      	lsls	r3, r3, #21
 8012b92:	0312      	lsls	r2, r2, #12
 8012b94:	2400      	movs	r4, #0
 8012b96:	0b12      	lsrs	r2, r2, #12
 8012b98:	0d5b      	lsrs	r3, r3, #21
 8012b9a:	e7f1      	b.n	8012b80 <__aeabi_ui2d+0x2c>
 8012b9c:	0000041e 	.word	0x0000041e

08012ba0 <__aeabi_cfrcmple>:
 8012ba0:	4684      	mov	ip, r0
 8012ba2:	1c08      	adds	r0, r1, #0
 8012ba4:	4661      	mov	r1, ip
 8012ba6:	e7ff      	b.n	8012ba8 <__aeabi_cfcmpeq>

08012ba8 <__aeabi_cfcmpeq>:
 8012ba8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012baa:	f000 f8a7 	bl	8012cfc <__lesf2>
 8012bae:	2800      	cmp	r0, #0
 8012bb0:	d401      	bmi.n	8012bb6 <__aeabi_cfcmpeq+0xe>
 8012bb2:	2100      	movs	r1, #0
 8012bb4:	42c8      	cmn	r0, r1
 8012bb6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08012bb8 <__aeabi_fcmpeq>:
 8012bb8:	b510      	push	{r4, lr}
 8012bba:	f000 f82b 	bl	8012c14 <__eqsf2>
 8012bbe:	4240      	negs	r0, r0
 8012bc0:	3001      	adds	r0, #1
 8012bc2:	bd10      	pop	{r4, pc}

08012bc4 <__aeabi_fcmplt>:
 8012bc4:	b510      	push	{r4, lr}
 8012bc6:	f000 f899 	bl	8012cfc <__lesf2>
 8012bca:	2800      	cmp	r0, #0
 8012bcc:	db01      	blt.n	8012bd2 <__aeabi_fcmplt+0xe>
 8012bce:	2000      	movs	r0, #0
 8012bd0:	bd10      	pop	{r4, pc}
 8012bd2:	2001      	movs	r0, #1
 8012bd4:	bd10      	pop	{r4, pc}
 8012bd6:	46c0      	nop			; (mov r8, r8)

08012bd8 <__aeabi_fcmple>:
 8012bd8:	b510      	push	{r4, lr}
 8012bda:	f000 f88f 	bl	8012cfc <__lesf2>
 8012bde:	2800      	cmp	r0, #0
 8012be0:	dd01      	ble.n	8012be6 <__aeabi_fcmple+0xe>
 8012be2:	2000      	movs	r0, #0
 8012be4:	bd10      	pop	{r4, pc}
 8012be6:	2001      	movs	r0, #1
 8012be8:	bd10      	pop	{r4, pc}
 8012bea:	46c0      	nop			; (mov r8, r8)

08012bec <__aeabi_fcmpgt>:
 8012bec:	b510      	push	{r4, lr}
 8012bee:	f000 f839 	bl	8012c64 <__gesf2>
 8012bf2:	2800      	cmp	r0, #0
 8012bf4:	dc01      	bgt.n	8012bfa <__aeabi_fcmpgt+0xe>
 8012bf6:	2000      	movs	r0, #0
 8012bf8:	bd10      	pop	{r4, pc}
 8012bfa:	2001      	movs	r0, #1
 8012bfc:	bd10      	pop	{r4, pc}
 8012bfe:	46c0      	nop			; (mov r8, r8)

08012c00 <__aeabi_fcmpge>:
 8012c00:	b510      	push	{r4, lr}
 8012c02:	f000 f82f 	bl	8012c64 <__gesf2>
 8012c06:	2800      	cmp	r0, #0
 8012c08:	da01      	bge.n	8012c0e <__aeabi_fcmpge+0xe>
 8012c0a:	2000      	movs	r0, #0
 8012c0c:	bd10      	pop	{r4, pc}
 8012c0e:	2001      	movs	r0, #1
 8012c10:	bd10      	pop	{r4, pc}
 8012c12:	46c0      	nop			; (mov r8, r8)

08012c14 <__eqsf2>:
 8012c14:	b570      	push	{r4, r5, r6, lr}
 8012c16:	0042      	lsls	r2, r0, #1
 8012c18:	024e      	lsls	r6, r1, #9
 8012c1a:	004c      	lsls	r4, r1, #1
 8012c1c:	0245      	lsls	r5, r0, #9
 8012c1e:	0a6d      	lsrs	r5, r5, #9
 8012c20:	0e12      	lsrs	r2, r2, #24
 8012c22:	0fc3      	lsrs	r3, r0, #31
 8012c24:	0a76      	lsrs	r6, r6, #9
 8012c26:	0e24      	lsrs	r4, r4, #24
 8012c28:	0fc9      	lsrs	r1, r1, #31
 8012c2a:	2aff      	cmp	r2, #255	; 0xff
 8012c2c:	d00f      	beq.n	8012c4e <__eqsf2+0x3a>
 8012c2e:	2cff      	cmp	r4, #255	; 0xff
 8012c30:	d011      	beq.n	8012c56 <__eqsf2+0x42>
 8012c32:	2001      	movs	r0, #1
 8012c34:	42a2      	cmp	r2, r4
 8012c36:	d000      	beq.n	8012c3a <__eqsf2+0x26>
 8012c38:	bd70      	pop	{r4, r5, r6, pc}
 8012c3a:	42b5      	cmp	r5, r6
 8012c3c:	d1fc      	bne.n	8012c38 <__eqsf2+0x24>
 8012c3e:	428b      	cmp	r3, r1
 8012c40:	d00d      	beq.n	8012c5e <__eqsf2+0x4a>
 8012c42:	2a00      	cmp	r2, #0
 8012c44:	d1f8      	bne.n	8012c38 <__eqsf2+0x24>
 8012c46:	0028      	movs	r0, r5
 8012c48:	1e45      	subs	r5, r0, #1
 8012c4a:	41a8      	sbcs	r0, r5
 8012c4c:	e7f4      	b.n	8012c38 <__eqsf2+0x24>
 8012c4e:	2001      	movs	r0, #1
 8012c50:	2d00      	cmp	r5, #0
 8012c52:	d1f1      	bne.n	8012c38 <__eqsf2+0x24>
 8012c54:	e7eb      	b.n	8012c2e <__eqsf2+0x1a>
 8012c56:	2001      	movs	r0, #1
 8012c58:	2e00      	cmp	r6, #0
 8012c5a:	d1ed      	bne.n	8012c38 <__eqsf2+0x24>
 8012c5c:	e7e9      	b.n	8012c32 <__eqsf2+0x1e>
 8012c5e:	2000      	movs	r0, #0
 8012c60:	e7ea      	b.n	8012c38 <__eqsf2+0x24>
 8012c62:	46c0      	nop			; (mov r8, r8)

08012c64 <__gesf2>:
 8012c64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012c66:	0042      	lsls	r2, r0, #1
 8012c68:	0246      	lsls	r6, r0, #9
 8012c6a:	024d      	lsls	r5, r1, #9
 8012c6c:	004c      	lsls	r4, r1, #1
 8012c6e:	0fc3      	lsrs	r3, r0, #31
 8012c70:	0a76      	lsrs	r6, r6, #9
 8012c72:	0e12      	lsrs	r2, r2, #24
 8012c74:	0a6d      	lsrs	r5, r5, #9
 8012c76:	0e24      	lsrs	r4, r4, #24
 8012c78:	0fc8      	lsrs	r0, r1, #31
 8012c7a:	2aff      	cmp	r2, #255	; 0xff
 8012c7c:	d01f      	beq.n	8012cbe <__gesf2+0x5a>
 8012c7e:	2cff      	cmp	r4, #255	; 0xff
 8012c80:	d010      	beq.n	8012ca4 <__gesf2+0x40>
 8012c82:	2a00      	cmp	r2, #0
 8012c84:	d11f      	bne.n	8012cc6 <__gesf2+0x62>
 8012c86:	4271      	negs	r1, r6
 8012c88:	4171      	adcs	r1, r6
 8012c8a:	2c00      	cmp	r4, #0
 8012c8c:	d101      	bne.n	8012c92 <__gesf2+0x2e>
 8012c8e:	2d00      	cmp	r5, #0
 8012c90:	d01e      	beq.n	8012cd0 <__gesf2+0x6c>
 8012c92:	2900      	cmp	r1, #0
 8012c94:	d10e      	bne.n	8012cb4 <__gesf2+0x50>
 8012c96:	4283      	cmp	r3, r0
 8012c98:	d01e      	beq.n	8012cd8 <__gesf2+0x74>
 8012c9a:	2102      	movs	r1, #2
 8012c9c:	1e58      	subs	r0, r3, #1
 8012c9e:	4008      	ands	r0, r1
 8012ca0:	3801      	subs	r0, #1
 8012ca2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012ca4:	2d00      	cmp	r5, #0
 8012ca6:	d126      	bne.n	8012cf6 <__gesf2+0x92>
 8012ca8:	2a00      	cmp	r2, #0
 8012caa:	d1f4      	bne.n	8012c96 <__gesf2+0x32>
 8012cac:	4271      	negs	r1, r6
 8012cae:	4171      	adcs	r1, r6
 8012cb0:	2900      	cmp	r1, #0
 8012cb2:	d0f0      	beq.n	8012c96 <__gesf2+0x32>
 8012cb4:	2800      	cmp	r0, #0
 8012cb6:	d1f4      	bne.n	8012ca2 <__gesf2+0x3e>
 8012cb8:	2001      	movs	r0, #1
 8012cba:	4240      	negs	r0, r0
 8012cbc:	e7f1      	b.n	8012ca2 <__gesf2+0x3e>
 8012cbe:	2e00      	cmp	r6, #0
 8012cc0:	d119      	bne.n	8012cf6 <__gesf2+0x92>
 8012cc2:	2cff      	cmp	r4, #255	; 0xff
 8012cc4:	d0ee      	beq.n	8012ca4 <__gesf2+0x40>
 8012cc6:	2c00      	cmp	r4, #0
 8012cc8:	d1e5      	bne.n	8012c96 <__gesf2+0x32>
 8012cca:	2d00      	cmp	r5, #0
 8012ccc:	d1e3      	bne.n	8012c96 <__gesf2+0x32>
 8012cce:	e7e4      	b.n	8012c9a <__gesf2+0x36>
 8012cd0:	2000      	movs	r0, #0
 8012cd2:	2e00      	cmp	r6, #0
 8012cd4:	d0e5      	beq.n	8012ca2 <__gesf2+0x3e>
 8012cd6:	e7e0      	b.n	8012c9a <__gesf2+0x36>
 8012cd8:	42a2      	cmp	r2, r4
 8012cda:	dc05      	bgt.n	8012ce8 <__gesf2+0x84>
 8012cdc:	dbea      	blt.n	8012cb4 <__gesf2+0x50>
 8012cde:	42ae      	cmp	r6, r5
 8012ce0:	d802      	bhi.n	8012ce8 <__gesf2+0x84>
 8012ce2:	d3e7      	bcc.n	8012cb4 <__gesf2+0x50>
 8012ce4:	2000      	movs	r0, #0
 8012ce6:	e7dc      	b.n	8012ca2 <__gesf2+0x3e>
 8012ce8:	4241      	negs	r1, r0
 8012cea:	4141      	adcs	r1, r0
 8012cec:	4248      	negs	r0, r1
 8012cee:	2102      	movs	r1, #2
 8012cf0:	4008      	ands	r0, r1
 8012cf2:	3801      	subs	r0, #1
 8012cf4:	e7d5      	b.n	8012ca2 <__gesf2+0x3e>
 8012cf6:	2002      	movs	r0, #2
 8012cf8:	4240      	negs	r0, r0
 8012cfa:	e7d2      	b.n	8012ca2 <__gesf2+0x3e>

08012cfc <__lesf2>:
 8012cfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012cfe:	0042      	lsls	r2, r0, #1
 8012d00:	0246      	lsls	r6, r0, #9
 8012d02:	024d      	lsls	r5, r1, #9
 8012d04:	004c      	lsls	r4, r1, #1
 8012d06:	0fc3      	lsrs	r3, r0, #31
 8012d08:	0a76      	lsrs	r6, r6, #9
 8012d0a:	0e12      	lsrs	r2, r2, #24
 8012d0c:	0a6d      	lsrs	r5, r5, #9
 8012d0e:	0e24      	lsrs	r4, r4, #24
 8012d10:	0fc8      	lsrs	r0, r1, #31
 8012d12:	2aff      	cmp	r2, #255	; 0xff
 8012d14:	d00d      	beq.n	8012d32 <__lesf2+0x36>
 8012d16:	2cff      	cmp	r4, #255	; 0xff
 8012d18:	d00f      	beq.n	8012d3a <__lesf2+0x3e>
 8012d1a:	2a00      	cmp	r2, #0
 8012d1c:	d123      	bne.n	8012d66 <__lesf2+0x6a>
 8012d1e:	4271      	negs	r1, r6
 8012d20:	4171      	adcs	r1, r6
 8012d22:	2c00      	cmp	r4, #0
 8012d24:	d10f      	bne.n	8012d46 <__lesf2+0x4a>
 8012d26:	2d00      	cmp	r5, #0
 8012d28:	d10d      	bne.n	8012d46 <__lesf2+0x4a>
 8012d2a:	2000      	movs	r0, #0
 8012d2c:	2e00      	cmp	r6, #0
 8012d2e:	d014      	beq.n	8012d5a <__lesf2+0x5e>
 8012d30:	e00d      	b.n	8012d4e <__lesf2+0x52>
 8012d32:	2e00      	cmp	r6, #0
 8012d34:	d110      	bne.n	8012d58 <__lesf2+0x5c>
 8012d36:	2cff      	cmp	r4, #255	; 0xff
 8012d38:	d115      	bne.n	8012d66 <__lesf2+0x6a>
 8012d3a:	2d00      	cmp	r5, #0
 8012d3c:	d10c      	bne.n	8012d58 <__lesf2+0x5c>
 8012d3e:	2a00      	cmp	r2, #0
 8012d40:	d103      	bne.n	8012d4a <__lesf2+0x4e>
 8012d42:	4271      	negs	r1, r6
 8012d44:	4171      	adcs	r1, r6
 8012d46:	2900      	cmp	r1, #0
 8012d48:	d108      	bne.n	8012d5c <__lesf2+0x60>
 8012d4a:	4283      	cmp	r3, r0
 8012d4c:	d010      	beq.n	8012d70 <__lesf2+0x74>
 8012d4e:	2102      	movs	r1, #2
 8012d50:	1e58      	subs	r0, r3, #1
 8012d52:	4008      	ands	r0, r1
 8012d54:	3801      	subs	r0, #1
 8012d56:	e000      	b.n	8012d5a <__lesf2+0x5e>
 8012d58:	2002      	movs	r0, #2
 8012d5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012d5c:	2800      	cmp	r0, #0
 8012d5e:	d1fc      	bne.n	8012d5a <__lesf2+0x5e>
 8012d60:	2001      	movs	r0, #1
 8012d62:	4240      	negs	r0, r0
 8012d64:	e7f9      	b.n	8012d5a <__lesf2+0x5e>
 8012d66:	2c00      	cmp	r4, #0
 8012d68:	d1ef      	bne.n	8012d4a <__lesf2+0x4e>
 8012d6a:	2d00      	cmp	r5, #0
 8012d6c:	d1ed      	bne.n	8012d4a <__lesf2+0x4e>
 8012d6e:	e7ee      	b.n	8012d4e <__lesf2+0x52>
 8012d70:	42a2      	cmp	r2, r4
 8012d72:	dc05      	bgt.n	8012d80 <__lesf2+0x84>
 8012d74:	dbf2      	blt.n	8012d5c <__lesf2+0x60>
 8012d76:	42ae      	cmp	r6, r5
 8012d78:	d802      	bhi.n	8012d80 <__lesf2+0x84>
 8012d7a:	d3ef      	bcc.n	8012d5c <__lesf2+0x60>
 8012d7c:	2000      	movs	r0, #0
 8012d7e:	e7ec      	b.n	8012d5a <__lesf2+0x5e>
 8012d80:	4241      	negs	r1, r0
 8012d82:	4141      	adcs	r1, r0
 8012d84:	4248      	negs	r0, r1
 8012d86:	2102      	movs	r1, #2
 8012d88:	4008      	ands	r0, r1
 8012d8a:	3801      	subs	r0, #1
 8012d8c:	e7e5      	b.n	8012d5a <__lesf2+0x5e>
 8012d8e:	46c0      	nop			; (mov r8, r8)

08012d90 <MX_ADC_Init>:
ADC_HandleTypeDef hadc;
DMA_HandleTypeDef hdma_adc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8012d90:	b510      	push	{r4, lr}
 8012d92:	b084      	sub	sp, #16

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8012d94:	220c      	movs	r2, #12
 8012d96:	2100      	movs	r1, #0
 8012d98:	a801      	add	r0, sp, #4
 8012d9a:	f005 fae3 	bl	8018364 <memset>
  hadc.Instance = ADC1;
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8012d9e:	2104      	movs	r1, #4
  hadc.Instance = ADC1;
 8012da0:	4c3d      	ldr	r4, [pc, #244]	; (8012e98 <MX_ADC_Init+0x108>)
 8012da2:	4b3e      	ldr	r3, [pc, #248]	; (8012e9c <MX_ADC_Init+0x10c>)
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8012da4:	6161      	str	r1, [r4, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8012da6:	2180      	movs	r1, #128	; 0x80
 8012da8:	0249      	lsls	r1, r1, #9
  hadc.Instance = ADC1;
 8012daa:	6023      	str	r3, [r4, #0]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8012dac:	61a1      	str	r1, [r4, #24]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8012dae:	2300      	movs	r3, #0
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
  hadc.Init.ContinuousConvMode = ENABLE;
  hadc.Init.DiscontinuousConvMode = DISABLE;
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8012db0:	21c2      	movs	r1, #194	; 0xc2
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8012db2:	2201      	movs	r2, #1
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8012db4:	6063      	str	r3, [r4, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8012db6:	60a3      	str	r3, [r4, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8012db8:	60e3      	str	r3, [r4, #12]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8012dba:	31ff      	adds	r1, #255	; 0xff
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8012dbc:	6223      	str	r3, [r4, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8012dbe:	0020      	movs	r0, r4
  hadc.Init.DMAContinuousRequests = ENABLE;
 8012dc0:	3324      	adds	r3, #36	; 0x24
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8012dc2:	6122      	str	r2, [r4, #16]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8012dc4:	61e1      	str	r1, [r4, #28]
  hadc.Init.DMAContinuousRequests = ENABLE;
 8012dc6:	54e2      	strb	r2, [r4, r3]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8012dc8:	62a2      	str	r2, [r4, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8012dca:	f002 ff65 	bl	8015c98 <HAL_ADC_Init>
 8012dce:	2800      	cmp	r0, #0
 8012dd0:	d146      	bne.n	8012e60 <MX_ADC_Init+0xd0>
  {
    Error_Handler();
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8012dd2:	2300      	movs	r3, #0
 8012dd4:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8012dd6:	2380      	movs	r3, #128	; 0x80
 8012dd8:	015b      	lsls	r3, r3, #5
 8012dda:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8012ddc:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8012dde:	0020      	movs	r0, r4
 8012de0:	a901      	add	r1, sp, #4
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8012de2:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8012de4:	f003 f90c 	bl	8016000 <HAL_ADC_ConfigChannel>
 8012de8:	2800      	cmp	r0, #0
 8012dea:	d151      	bne.n	8012e90 <MX_ADC_Init+0x100>
  {
    Error_Handler();
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8012dec:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8012dee:	0020      	movs	r0, r4
 8012df0:	a901      	add	r1, sp, #4
  sConfig.Channel = ADC_CHANNEL_2;
 8012df2:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8012df4:	f003 f904 	bl	8016000 <HAL_ADC_ConfigChannel>
 8012df8:	2800      	cmp	r0, #0
 8012dfa:	d146      	bne.n	8012e8a <MX_ADC_Init+0xfa>
  {
    Error_Handler();
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8012dfc:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8012dfe:	0020      	movs	r0, r4
 8012e00:	a901      	add	r1, sp, #4
  sConfig.Channel = ADC_CHANNEL_3;
 8012e02:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8012e04:	f003 f8fc 	bl	8016000 <HAL_ADC_ConfigChannel>
 8012e08:	2800      	cmp	r0, #0
 8012e0a:	d13b      	bne.n	8012e84 <MX_ADC_Init+0xf4>
  {
    Error_Handler();
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8012e0c:	2304      	movs	r3, #4
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8012e0e:	0020      	movs	r0, r4
 8012e10:	a901      	add	r1, sp, #4
  sConfig.Channel = ADC_CHANNEL_4;
 8012e12:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8012e14:	f003 f8f4 	bl	8016000 <HAL_ADC_ConfigChannel>
 8012e18:	2800      	cmp	r0, #0
 8012e1a:	d130      	bne.n	8012e7e <MX_ADC_Init+0xee>
  {
    Error_Handler();
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8012e1c:	2305      	movs	r3, #5
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8012e1e:	0020      	movs	r0, r4
 8012e20:	a901      	add	r1, sp, #4
  sConfig.Channel = ADC_CHANNEL_5;
 8012e22:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8012e24:	f003 f8ec 	bl	8016000 <HAL_ADC_ConfigChannel>
 8012e28:	2800      	cmp	r0, #0
 8012e2a:	d125      	bne.n	8012e78 <MX_ADC_Init+0xe8>
  {
    Error_Handler();
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8012e2c:	2307      	movs	r3, #7
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8012e2e:	0020      	movs	r0, r4
 8012e30:	a901      	add	r1, sp, #4
  sConfig.Channel = ADC_CHANNEL_7;
 8012e32:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8012e34:	f003 f8e4 	bl	8016000 <HAL_ADC_ConfigChannel>
 8012e38:	2800      	cmp	r0, #0
 8012e3a:	d11a      	bne.n	8012e72 <MX_ADC_Init+0xe2>
  {
    Error_Handler();
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8012e3c:	230e      	movs	r3, #14
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8012e3e:	0020      	movs	r0, r4
 8012e40:	a901      	add	r1, sp, #4
  sConfig.Channel = ADC_CHANNEL_14;
 8012e42:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8012e44:	f003 f8dc 	bl	8016000 <HAL_ADC_ConfigChannel>
 8012e48:	2800      	cmp	r0, #0
 8012e4a:	d10f      	bne.n	8012e6c <MX_ADC_Init+0xdc>
  {
    Error_Handler();
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8012e4c:	230f      	movs	r3, #15
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8012e4e:	0020      	movs	r0, r4
 8012e50:	a901      	add	r1, sp, #4
  sConfig.Channel = ADC_CHANNEL_15;
 8012e52:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8012e54:	f003 f8d4 	bl	8016000 <HAL_ADC_ConfigChannel>
 8012e58:	2800      	cmp	r0, #0
 8012e5a:	d104      	bne.n	8012e66 <MX_ADC_Init+0xd6>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8012e5c:	b004      	add	sp, #16
 8012e5e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8012e60:	f000 f9a6 	bl	80131b0 <Error_Handler>
 8012e64:	e7b5      	b.n	8012dd2 <MX_ADC_Init+0x42>
    Error_Handler();
 8012e66:	f000 f9a3 	bl	80131b0 <Error_Handler>
}
 8012e6a:	e7f7      	b.n	8012e5c <MX_ADC_Init+0xcc>
    Error_Handler();
 8012e6c:	f000 f9a0 	bl	80131b0 <Error_Handler>
 8012e70:	e7ec      	b.n	8012e4c <MX_ADC_Init+0xbc>
    Error_Handler();
 8012e72:	f000 f99d 	bl	80131b0 <Error_Handler>
 8012e76:	e7e1      	b.n	8012e3c <MX_ADC_Init+0xac>
    Error_Handler();
 8012e78:	f000 f99a 	bl	80131b0 <Error_Handler>
 8012e7c:	e7d6      	b.n	8012e2c <MX_ADC_Init+0x9c>
    Error_Handler();
 8012e7e:	f000 f997 	bl	80131b0 <Error_Handler>
 8012e82:	e7cb      	b.n	8012e1c <MX_ADC_Init+0x8c>
    Error_Handler();
 8012e84:	f000 f994 	bl	80131b0 <Error_Handler>
 8012e88:	e7c0      	b.n	8012e0c <MX_ADC_Init+0x7c>
    Error_Handler();
 8012e8a:	f000 f991 	bl	80131b0 <Error_Handler>
 8012e8e:	e7b5      	b.n	8012dfc <MX_ADC_Init+0x6c>
    Error_Handler();
 8012e90:	f000 f98e 	bl	80131b0 <Error_Handler>
 8012e94:	e7aa      	b.n	8012dec <MX_ADC_Init+0x5c>
 8012e96:	46c0      	nop			; (mov r8, r8)
 8012e98:	20001060 	.word	0x20001060
 8012e9c:	40012400 	.word	0x40012400

08012ea0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8012ea0:	b570      	push	{r4, r5, r6, lr}
 8012ea2:	0004      	movs	r4, r0
 8012ea4:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8012ea6:	2214      	movs	r2, #20
 8012ea8:	2100      	movs	r1, #0
 8012eaa:	a803      	add	r0, sp, #12
 8012eac:	f005 fa5a 	bl	8018364 <memset>
  if(adcHandle->Instance==ADC1)
 8012eb0:	4b31      	ldr	r3, [pc, #196]	; (8012f78 <HAL_ADC_MspInit+0xd8>)
 8012eb2:	6822      	ldr	r2, [r4, #0]
 8012eb4:	429a      	cmp	r2, r3
 8012eb6:	d001      	beq.n	8012ebc <HAL_ADC_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8012eb8:	b008      	add	sp, #32
 8012eba:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 8012ebc:	2080      	movs	r0, #128	; 0x80
 8012ebe:	4b2f      	ldr	r3, [pc, #188]	; (8012f7c <HAL_ADC_MspInit+0xdc>)
 8012ec0:	0080      	lsls	r0, r0, #2
 8012ec2:	6999      	ldr	r1, [r3, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012ec4:	2600      	movs	r6, #0
    __HAL_RCC_ADC1_CLK_ENABLE();
 8012ec6:	4301      	orrs	r1, r0
 8012ec8:	6199      	str	r1, [r3, #24]
 8012eca:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8012ecc:	2503      	movs	r5, #3
    __HAL_RCC_ADC1_CLK_ENABLE();
 8012ece:	4002      	ands	r2, r0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8012ed0:	2080      	movs	r0, #128	; 0x80
    __HAL_RCC_ADC1_CLK_ENABLE();
 8012ed2:	9200      	str	r2, [sp, #0]
 8012ed4:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8012ed6:	6959      	ldr	r1, [r3, #20]
 8012ed8:	0280      	lsls	r0, r0, #10
 8012eda:	4301      	orrs	r1, r0
 8012edc:	6159      	str	r1, [r3, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8012ede:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8012ee0:	695a      	ldr	r2, [r3, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8012ee2:	0309      	lsls	r1, r1, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8012ee4:	4002      	ands	r2, r0
 8012ee6:	9201      	str	r2, [sp, #4]
 8012ee8:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8012eea:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8012eec:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8012eee:	430a      	orrs	r2, r1
 8012ef0:	615a      	str	r2, [r3, #20]
 8012ef2:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8012ef4:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8012ef6:	400b      	ands	r3, r1
 8012ef8:	9302      	str	r3, [sp, #8]
 8012efa:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8012efc:	23bd      	movs	r3, #189	; 0xbd
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8012efe:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8012f00:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8012f02:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012f04:	9605      	str	r6, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8012f06:	f003 fa39 	bl	801637c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8012f0a:	2330      	movs	r3, #48	; 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8012f0c:	481c      	ldr	r0, [pc, #112]	; (8012f80 <HAL_ADC_MspInit+0xe0>)
 8012f0e:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8012f10:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8012f12:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012f14:	9605      	str	r6, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8012f16:	f003 fa31 	bl	801637c <HAL_GPIO_Init>
    hdma_adc.Instance = DMA1_Channel1;
 8012f1a:	4d1a      	ldr	r5, [pc, #104]	; (8012f84 <HAL_ADC_MspInit+0xe4>)
 8012f1c:	4b1a      	ldr	r3, [pc, #104]	; (8012f88 <HAL_ADC_MspInit+0xe8>)
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8012f1e:	0028      	movs	r0, r5
    hdma_adc.Instance = DMA1_Channel1;
 8012f20:	602b      	str	r3, [r5, #0]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8012f22:	2380      	movs	r3, #128	; 0x80
 8012f24:	60eb      	str	r3, [r5, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8012f26:	3380      	adds	r3, #128	; 0x80
 8012f28:	612b      	str	r3, [r5, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8012f2a:	2380      	movs	r3, #128	; 0x80
 8012f2c:	00db      	lsls	r3, r3, #3
 8012f2e:	616b      	str	r3, [r5, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8012f30:	2320      	movs	r3, #32
 8012f32:	61ab      	str	r3, [r5, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_HIGH;
 8012f34:	2380      	movs	r3, #128	; 0x80
 8012f36:	019b      	lsls	r3, r3, #6
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8012f38:	606e      	str	r6, [r5, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8012f3a:	60ae      	str	r6, [r5, #8]
    hdma_adc.Init.Priority = DMA_PRIORITY_HIGH;
 8012f3c:	61eb      	str	r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8012f3e:	f003 f937 	bl	80161b0 <HAL_DMA_Init>
 8012f42:	2800      	cmp	r0, #0
 8012f44:	d114      	bne.n	8012f70 <HAL_ADC_MspInit+0xd0>
    __HAL_DMA1_REMAP(HAL_DMA1_CH1_ADC);
 8012f46:	23a8      	movs	r3, #168	; 0xa8
 8012f48:	200f      	movs	r0, #15
 8012f4a:	4a10      	ldr	r2, [pc, #64]	; (8012f8c <HAL_ADC_MspInit+0xec>)
 8012f4c:	58d1      	ldr	r1, [r2, r3]
 8012f4e:	4381      	bics	r1, r0
 8012f50:	50d1      	str	r1, [r2, r3]
 8012f52:	58d1      	ldr	r1, [r2, r3]
 8012f54:	380e      	subs	r0, #14
 8012f56:	4301      	orrs	r1, r0
 8012f58:	50d1      	str	r1, [r2, r3]
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8012f5a:	300b      	adds	r0, #11
 8012f5c:	2200      	movs	r2, #0
 8012f5e:	2100      	movs	r1, #0
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc);
 8012f60:	6325      	str	r5, [r4, #48]	; 0x30
 8012f62:	626c      	str	r4, [r5, #36]	; 0x24
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8012f64:	f003 f8cc 	bl	8016100 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8012f68:	200c      	movs	r0, #12
 8012f6a:	f003 f8fb 	bl	8016164 <HAL_NVIC_EnableIRQ>
}
 8012f6e:	e7a3      	b.n	8012eb8 <HAL_ADC_MspInit+0x18>
      Error_Handler();
 8012f70:	f000 f91e 	bl	80131b0 <Error_Handler>
 8012f74:	e7e7      	b.n	8012f46 <HAL_ADC_MspInit+0xa6>
 8012f76:	46c0      	nop			; (mov r8, r8)
 8012f78:	40012400 	.word	0x40012400
 8012f7c:	40021000 	.word	0x40021000
 8012f80:	48000800 	.word	0x48000800
 8012f84:	2000101c 	.word	0x2000101c
 8012f88:	40020008 	.word	0x40020008
 8012f8c:	40020000 	.word	0x40020000

08012f90 <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8012f90:	2301      	movs	r3, #1
 8012f92:	4a05      	ldr	r2, [pc, #20]	; (8012fa8 <MX_DMA_Init+0x18>)
{
 8012f94:	b082      	sub	sp, #8
  __HAL_RCC_DMA1_CLK_ENABLE();
 8012f96:	6951      	ldr	r1, [r2, #20]
 8012f98:	4319      	orrs	r1, r3
 8012f9a:	6151      	str	r1, [r2, #20]
 8012f9c:	6952      	ldr	r2, [r2, #20]
 8012f9e:	4013      	ands	r3, r2
 8012fa0:	9301      	str	r3, [sp, #4]
 8012fa2:	9b01      	ldr	r3, [sp, #4]

}
 8012fa4:	b002      	add	sp, #8
 8012fa6:	4770      	bx	lr
 8012fa8:	40021000 	.word	0x40021000

08012fac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8012fac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012fae:	46d6      	mov	lr, sl
 8012fb0:	464f      	mov	r7, r9
 8012fb2:	4646      	mov	r6, r8
 8012fb4:	b5c0      	push	{r6, r7, lr}
 8012fb6:	b08a      	sub	sp, #40	; 0x28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8012fb8:	2214      	movs	r2, #20
 8012fba:	2100      	movs	r1, #0
 8012fbc:	a805      	add	r0, sp, #20
 8012fbe:	f005 f9d1 	bl	8018364 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8012fc2:	2080      	movs	r0, #128	; 0x80
 8012fc4:	4b38      	ldr	r3, [pc, #224]	; (80130a8 <MX_GPIO_Init+0xfc>)
 8012fc6:	0300      	lsls	r0, r0, #12
 8012fc8:	6959      	ldr	r1, [r3, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BLED_Pin|GLED_Pin|RLED_Pin, GPIO_PIN_RESET);
 8012fca:	24e0      	movs	r4, #224	; 0xe0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8012fcc:	4301      	orrs	r1, r0
 8012fce:	6159      	str	r1, [r3, #20]
 8012fd0:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(GPIOC, BLED_Pin|GLED_Pin|RLED_Pin, GPIO_PIN_RESET);
 8012fd2:	0224      	lsls	r4, r4, #8
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8012fd4:	4002      	ands	r2, r0
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8012fd6:	2080      	movs	r0, #128	; 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8012fd8:	9200      	str	r2, [sp, #0]
 8012fda:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8012fdc:	6959      	ldr	r1, [r3, #20]
 8012fde:	03c0      	lsls	r0, r0, #15
 8012fe0:	4301      	orrs	r1, r0
 8012fe2:	6159      	str	r1, [r3, #20]
 8012fe4:	695a      	ldr	r2, [r3, #20]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GMI_ENABLE_Pin|CCID_SELF_ENABLE_Pin|STE_LED1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CP_RY_Pin|MC1_Pin|SPI2_NSS_Pin|BLE_WAKEUP_IN_Pin
 8012fe6:	27e9      	movs	r7, #233	; 0xe9
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8012fe8:	4002      	ands	r2, r0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8012fea:	2080      	movs	r0, #128	; 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8012fec:	9201      	str	r2, [sp, #4]
 8012fee:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8012ff0:	6959      	ldr	r1, [r3, #20]
 8012ff2:	0280      	lsls	r0, r0, #10
 8012ff4:	4301      	orrs	r1, r0
 8012ff6:	6159      	str	r1, [r3, #20]
 8012ff8:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(GPIOB, CP_RY_Pin|MC1_Pin|SPI2_NSS_Pin|BLE_WAKEUP_IN_Pin
 8012ffa:	4d2c      	ldr	r5, [pc, #176]	; (80130ac <MX_GPIO_Init+0x100>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8012ffc:	4002      	ands	r2, r0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8012ffe:	2080      	movs	r0, #128	; 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8013000:	9202      	str	r2, [sp, #8]
 8013002:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8013004:	6959      	ldr	r1, [r3, #20]
 8013006:	02c0      	lsls	r0, r0, #11
 8013008:	4301      	orrs	r1, r0
 801300a:	6159      	str	r1, [r3, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 801300c:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOB_CLK_ENABLE();
 801300e:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8013010:	0349      	lsls	r1, r1, #13
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8013012:	4002      	ands	r2, r0
 8013014:	9203      	str	r2, [sp, #12]
 8013016:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8013018:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(GPIOB, CP_RY_Pin|MC1_Pin|SPI2_NSS_Pin|BLE_WAKEUP_IN_Pin
 801301a:	017f      	lsls	r7, r7, #5
  __HAL_RCC_GPIOD_CLK_ENABLE();
 801301c:	430a      	orrs	r2, r1
 801301e:	615a      	str	r2, [r3, #20]
 8013020:	695b      	ldr	r3, [r3, #20]
  HAL_GPIO_WritePin(GPIOC, BLED_Pin|GLED_Pin|RLED_Pin, GPIO_PIN_RESET);
 8013022:	2200      	movs	r2, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8013024:	400b      	ands	r3, r1
 8013026:	9304      	str	r3, [sp, #16]
 8013028:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, BLED_Pin|GLED_Pin|RLED_Pin, GPIO_PIN_RESET);
 801302a:	4b21      	ldr	r3, [pc, #132]	; (80130b0 <MX_GPIO_Init+0x104>)
 801302c:	0021      	movs	r1, r4
 801302e:	0018      	movs	r0, r3
 8013030:	469a      	mov	sl, r3
 8013032:	f003 fa9d 	bl	8016570 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GMI_ENABLE_Pin|CCID_SELF_ENABLE_Pin|STE_LED1_Pin, GPIO_PIN_RESET);
 8013036:	4b1f      	ldr	r3, [pc, #124]	; (80130b4 <MX_GPIO_Init+0x108>)
 8013038:	2200      	movs	r2, #0
 801303a:	4699      	mov	r9, r3
 801303c:	2390      	movs	r3, #144	; 0x90
 801303e:	05db      	lsls	r3, r3, #23
 8013040:	0018      	movs	r0, r3
 8013042:	4649      	mov	r1, r9
 8013044:	4698      	mov	r8, r3
 8013046:	f003 fa93 	bl	8016570 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, CP_RY_Pin|MC1_Pin|SPI2_NSS_Pin|BLE_WAKEUP_IN_Pin
 801304a:	2200      	movs	r2, #0
 801304c:	0039      	movs	r1, r7
 801304e:	0028      	movs	r0, r5
 8013050:	f003 fa8e 	bl	8016570 <HAL_GPIO_WritePin>
                          |BLE_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = BLED_Pin|GLED_Pin|RLED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8013054:	2601      	movs	r6, #1
  GPIO_InitStruct.Pin = BLED_Pin|GLED_Pin|RLED_Pin;
 8013056:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013058:	2400      	movs	r4, #0
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 801305a:	4650      	mov	r0, sl
 801305c:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 801305e:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013060:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8013062:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8013064:	f003 f98a 	bl	801637c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = GMI_ENABLE_Pin|CCID_SELF_ENABLE_Pin|STE_LED1_Pin;
 8013068:	464b      	mov	r3, r9
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801306a:	4640      	mov	r0, r8
 801306c:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = GMI_ENABLE_Pin|CCID_SELF_ENABLE_Pin|STE_LED1_Pin;
 801306e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8013070:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013072:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8013074:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8013076:	f003 f981 	bl	801637c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = CP_RY_Pin|MC1_Pin|SPI2_NSS_Pin|BLE_WAKEUP_IN_Pin
                          |BLE_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801307a:	0028      	movs	r0, r5
 801307c:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = CP_RY_Pin|MC1_Pin|SPI2_NSS_Pin|BLE_WAKEUP_IN_Pin
 801307e:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8013080:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013082:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8013084:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8013086:	f003 f979 	bl	801637c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = BLE_NET_STATUS_Pin|BLE_WAKEUP_OUT_Pin|I_EMG_Pin;
 801308a:	2386      	movs	r3, #134	; 0x86
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801308c:	0028      	movs	r0, r5
  GPIO_InitStruct.Pin = BLE_NET_STATUS_Pin|BLE_WAKEUP_OUT_Pin|I_EMG_Pin;
 801308e:	009b      	lsls	r3, r3, #2
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8013090:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = BLE_NET_STATUS_Pin|BLE_WAKEUP_OUT_Pin|I_EMG_Pin;
 8013092:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8013094:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013096:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8013098:	f003 f970 	bl	801637c <HAL_GPIO_Init>

}
 801309c:	b00a      	add	sp, #40	; 0x28
 801309e:	bce0      	pop	{r5, r6, r7}
 80130a0:	46ba      	mov	sl, r7
 80130a2:	46b1      	mov	r9, r6
 80130a4:	46a8      	mov	r8, r5
 80130a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80130a8:	40021000 	.word	0x40021000
 80130ac:	48000400 	.word	0x48000400
 80130b0:	48000800 	.word	0x48000800
 80130b4:	00008042 	.word	0x00008042

080130b8 <MX_IWDG_Init>:
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80130b8:	4808      	ldr	r0, [pc, #32]	; (80130dc <MX_IWDG_Init+0x24>)
 80130ba:	4b09      	ldr	r3, [pc, #36]	; (80130e0 <MX_IWDG_Init+0x28>)
{
 80130bc:	b510      	push	{r4, lr}
  hiwdg.Instance = IWDG;
 80130be:	6003      	str	r3, [r0, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 80130c0:	2306      	movs	r3, #6
 80130c2:	6043      	str	r3, [r0, #4]
  hiwdg.Init.Window = 4095;
 80130c4:	4b07      	ldr	r3, [pc, #28]	; (80130e4 <MX_IWDG_Init+0x2c>)
 80130c6:	60c3      	str	r3, [r0, #12]
  hiwdg.Init.Reload = 4095;
 80130c8:	6083      	str	r3, [r0, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80130ca:	f003 fa57 	bl	801657c <HAL_IWDG_Init>
 80130ce:	2800      	cmp	r0, #0
 80130d0:	d100      	bne.n	80130d4 <MX_IWDG_Init+0x1c>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80130d2:	bd10      	pop	{r4, pc}
    Error_Handler();
 80130d4:	f000 f86c 	bl	80131b0 <Error_Handler>
}
 80130d8:	e7fb      	b.n	80130d2 <MX_IWDG_Init+0x1a>
 80130da:	46c0      	nop			; (mov r8, r8)
 80130dc:	200010a0 	.word	0x200010a0
 80130e0:	40003000 	.word	0x40003000
 80130e4:	00000fff 	.word	0x00000fff

080130e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80130e8:	b530      	push	{r4, r5, lr}
 80130ea:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80130ec:	220c      	movs	r2, #12
 80130ee:	2100      	movs	r1, #0
 80130f0:	a80a      	add	r0, sp, #40	; 0x28
 80130f2:	f005 f937 	bl	8018364 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80130f6:	2210      	movs	r2, #16
 80130f8:	2100      	movs	r1, #0
 80130fa:	4668      	mov	r0, sp
 80130fc:	f005 f932 	bl	8018364 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8013100:	2210      	movs	r2, #16
 8013102:	2100      	movs	r1, #0
 8013104:	a804      	add	r0, sp, #16
 8013106:	f005 f92d 	bl	8018364 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI14|RCC_OSCILLATORTYPE_LSI
 801310a:	2319      	movs	r3, #25
 801310c:	9308      	str	r3, [sp, #32]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 801310e:	3b09      	subs	r3, #9
 8013110:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8013112:	2380      	movs	r3, #128	; 0x80
 8013114:	025b      	lsls	r3, r3, #9
 8013116:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8013118:	23a0      	movs	r3, #160	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 801311a:	2401      	movs	r4, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 801311c:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 801311e:	039b      	lsls	r3, r3, #14
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8013120:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8013122:	9409      	str	r4, [sp, #36]	; 0x24
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8013124:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8013126:	940f      	str	r4, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8013128:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 801312a:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 801312c:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 801312e:	f003 fa63 	bl	80165f8 <HAL_RCC_OscConfig>
 8013132:	2800      	cmp	r0, #0
 8013134:	d001      	beq.n	801313a <SystemClock_Config+0x52>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8013136:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8013138:	e7fe      	b.n	8013138 <SystemClock_Config+0x50>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 801313a:	2307      	movs	r3, #7
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 801313c:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 801313e:	9003      	str	r0, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8013140:	2101      	movs	r1, #1
 8013142:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8013144:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8013146:	9501      	str	r5, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8013148:	f003 fcdc 	bl	8016b04 <HAL_RCC_ClockConfig>
 801314c:	2800      	cmp	r0, #0
 801314e:	d001      	beq.n	8013154 <SystemClock_Config+0x6c>
 8013150:	b672      	cpsid	i
  while (1)
 8013152:	e7fe      	b.n	8013152 <SystemClock_Config+0x6a>
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8013154:	9006      	str	r0, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8013156:	a804      	add	r0, sp, #16
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8013158:	9404      	str	r4, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 801315a:	f003 fd6f 	bl	8016c3c <HAL_RCCEx_PeriphCLKConfig>
 801315e:	2800      	cmp	r0, #0
 8013160:	d001      	beq.n	8013166 <SystemClock_Config+0x7e>
 8013162:	b672      	cpsid	i
  while (1)
 8013164:	e7fe      	b.n	8013164 <SystemClock_Config+0x7c>
}
 8013166:	b015      	add	sp, #84	; 0x54
 8013168:	bd30      	pop	{r4, r5, pc}
 801316a:	46c0      	nop			; (mov r8, r8)

0801316c <main>:
{
 801316c:	b510      	push	{r4, lr}
	EGTN_JUMPTOAPP_relocate_vector_table_to_ram();
 801316e:	f001 f895 	bl	801429c <EGTN_JUMPTOAPP_relocate_vector_table_to_ram>
  __ASM volatile ("cpsie i" : : : "memory");
 8013172:	b662      	cpsie	i
  HAL_Init();
 8013174:	f002 fd02 	bl	8015b7c <HAL_Init>
  SystemClock_Config();
 8013178:	f7ff ffb6 	bl	80130e8 <SystemClock_Config>
  MX_GPIO_Init();
 801317c:	f7ff ff16 	bl	8012fac <MX_GPIO_Init>
  MX_DMA_Init();
 8013180:	f7ff ff06 	bl	8012f90 <MX_DMA_Init>
  MX_ADC_Init();
 8013184:	f7ff fe04 	bl	8012d90 <MX_ADC_Init>
  MX_IWDG_Init();
 8013188:	f7ff ff96 	bl	80130b8 <MX_IWDG_Init>
  MX_TIM3_Init();
 801318c:	f000 f99c 	bl	80134c8 <MX_TIM3_Init>
  MX_TIM6_Init();
 8013190:	f000 f8c0 	bl	8013314 <MX_TIM6_Init>
  MX_USART1_UART_Init();
 8013194:	f000 fa18 	bl	80135c8 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8013198:	f000 fa34 	bl	8013604 <MX_USART3_UART_Init>
  MX_USART5_UART_Init();
 801319c:	f000 fa50 	bl	8013640 <MX_USART5_UART_Init>
  MX_SPI2_Init();
 80131a0:	f000 f808 	bl	80131b4 <MX_SPI2_Init>
  MX_TIM7_Init();
 80131a4:	f000 f8d0 	bl	8013348 <MX_TIM7_Init>
	  EGUHAsystem();
 80131a8:	f000 fe8a 	bl	8013ec0 <EGUHAsystem>
  while (1)
 80131ac:	e7fc      	b.n	80131a8 <main+0x3c>
 80131ae:	46c0      	nop			; (mov r8, r8)

080131b0 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 80131b0:	b672      	cpsid	i
  while (1)
 80131b2:	e7fe      	b.n	80131b2 <Error_Handler+0x2>

080131b4 <MX_SPI2_Init>:
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80131b4:	4811      	ldr	r0, [pc, #68]	; (80131fc <MX_SPI2_Init+0x48>)
 80131b6:	4b12      	ldr	r3, [pc, #72]	; (8013200 <MX_SPI2_Init+0x4c>)
{
 80131b8:	b510      	push	{r4, lr}
  hspi2.Instance = SPI2;
 80131ba:	6003      	str	r3, [r0, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80131bc:	2382      	movs	r3, #130	; 0x82
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80131be:	22c0      	movs	r2, #192	; 0xc0
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80131c0:	005b      	lsls	r3, r3, #1
 80131c2:	6043      	str	r3, [r0, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80131c4:	2300      	movs	r3, #0
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80131c6:	0092      	lsls	r2, r2, #2
 80131c8:	60c2      	str	r2, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80131ca:	3a01      	subs	r2, #1
 80131cc:	3aff      	subs	r2, #255	; 0xff
 80131ce:	6182      	str	r2, [r0, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80131d0:	3af1      	subs	r2, #241	; 0xf1
 80131d2:	3aff      	subs	r2, #255	; 0xff
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80131d4:	6083      	str	r3, [r0, #8]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80131d6:	6103      	str	r3, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80131d8:	6143      	str	r3, [r0, #20]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80131da:	61c2      	str	r2, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80131dc:	6203      	str	r3, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80131de:	6243      	str	r3, [r0, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80131e0:	6283      	str	r3, [r0, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80131e2:	3a09      	subs	r2, #9
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80131e4:	6303      	str	r3, [r0, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80131e6:	3308      	adds	r3, #8
  hspi2.Init.CRCPolynomial = 7;
 80131e8:	62c2      	str	r2, [r0, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80131ea:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80131ec:	f003 fdbc 	bl	8016d68 <HAL_SPI_Init>
 80131f0:	2800      	cmp	r0, #0
 80131f2:	d100      	bne.n	80131f6 <MX_SPI2_Init+0x42>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80131f4:	bd10      	pop	{r4, pc}
    Error_Handler();
 80131f6:	f7ff ffdb 	bl	80131b0 <Error_Handler>
}
 80131fa:	e7fb      	b.n	80131f4 <MX_SPI2_Init+0x40>
 80131fc:	200010b0 	.word	0x200010b0
 8013200:	40003800 	.word	0x40003800

08013204 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8013204:	b510      	push	{r4, lr}
 8013206:	0004      	movs	r4, r0
 8013208:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801320a:	2214      	movs	r2, #20
 801320c:	2100      	movs	r1, #0
 801320e:	a803      	add	r0, sp, #12
 8013210:	f005 f8a8 	bl	8018364 <memset>
  if(spiHandle->Instance==SPI2)
 8013214:	4b13      	ldr	r3, [pc, #76]	; (8013264 <HAL_SPI_MspInit+0x60>)
 8013216:	6822      	ldr	r2, [r4, #0]
 8013218:	429a      	cmp	r2, r3
 801321a:	d001      	beq.n	8013220 <HAL_SPI_MspInit+0x1c>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 801321c:	b008      	add	sp, #32
 801321e:	bd10      	pop	{r4, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 8013220:	2080      	movs	r0, #128	; 0x80
 8013222:	4b11      	ldr	r3, [pc, #68]	; (8013268 <HAL_SPI_MspInit+0x64>)
 8013224:	01c0      	lsls	r0, r0, #7
 8013226:	69d9      	ldr	r1, [r3, #28]
 8013228:	4301      	orrs	r1, r0
 801322a:	61d9      	str	r1, [r3, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 801322c:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_SPI2_CLK_ENABLE();
 801322e:	69da      	ldr	r2, [r3, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8013230:	02c9      	lsls	r1, r1, #11
    __HAL_RCC_SPI2_CLK_ENABLE();
 8013232:	4002      	ands	r2, r0
 8013234:	9201      	str	r2, [sp, #4]
 8013236:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8013238:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801323a:	480c      	ldr	r0, [pc, #48]	; (801326c <HAL_SPI_MspInit+0x68>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 801323c:	430a      	orrs	r2, r1
 801323e:	615a      	str	r2, [r3, #20]
 8013240:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8013242:	2203      	movs	r2, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8013244:	400b      	ands	r3, r1
 8013246:	9302      	str	r3, [sp, #8]
 8013248:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 801324a:	23e0      	movs	r3, #224	; 0xe0
 801324c:	021b      	lsls	r3, r3, #8
 801324e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8013250:	2302      	movs	r3, #2
 8013252:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013254:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8013256:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013258:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 801325a:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 801325c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801325e:	f003 f88d 	bl	801637c <HAL_GPIO_Init>
}
 8013262:	e7db      	b.n	801321c <HAL_SPI_MspInit+0x18>
 8013264:	40003800 	.word	0x40003800
 8013268:	40021000 	.word	0x40021000
 801326c:	48000400 	.word	0x48000400

08013270 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8013270:	2201      	movs	r2, #1
 8013272:	4b0a      	ldr	r3, [pc, #40]	; (801329c <HAL_MspInit+0x2c>)
{
 8013274:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8013276:	6999      	ldr	r1, [r3, #24]
 8013278:	4311      	orrs	r1, r2
 801327a:	6199      	str	r1, [r3, #24]
 801327c:	6999      	ldr	r1, [r3, #24]
 801327e:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8013280:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8013282:	9200      	str	r2, [sp, #0]
 8013284:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8013286:	69da      	ldr	r2, [r3, #28]
 8013288:	0549      	lsls	r1, r1, #21
 801328a:	430a      	orrs	r2, r1
 801328c:	61da      	str	r2, [r3, #28]
 801328e:	69db      	ldr	r3, [r3, #28]
 8013290:	400b      	ands	r3, r1
 8013292:	9301      	str	r3, [sp, #4]
 8013294:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8013296:	b002      	add	sp, #8
 8013298:	4770      	bx	lr
 801329a:	46c0      	nop			; (mov r8, r8)
 801329c:	40021000 	.word	0x40021000

080132a0 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80132a0:	e7fe      	b.n	80132a0 <NMI_Handler>
 80132a2:	46c0      	nop			; (mov r8, r8)

080132a4 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80132a4:	e7fe      	b.n	80132a4 <HardFault_Handler>
 80132a6:	46c0      	nop			; (mov r8, r8)

080132a8 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80132a8:	4770      	bx	lr
 80132aa:	46c0      	nop			; (mov r8, r8)

080132ac <PendSV_Handler>:
 80132ac:	4770      	bx	lr
 80132ae:	46c0      	nop			; (mov r8, r8)

080132b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80132b0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80132b2:	f002 fc73 	bl	8015b9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80132b6:	bd10      	pop	{r4, pc}

080132b8 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC interrupt.
  */
void ADC1_IRQHandler(void)
{
 80132b8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 80132ba:	4802      	ldr	r0, [pc, #8]	; (80132c4 <ADC1_IRQHandler+0xc>)
 80132bc:	f002 fe36 	bl	8015f2c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 80132c0:	bd10      	pop	{r4, pc}
 80132c2:	46c0      	nop			; (mov r8, r8)
 80132c4:	20001060 	.word	0x20001060

080132c8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80132c8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80132ca:	4802      	ldr	r0, [pc, #8]	; (80132d4 <TIM3_IRQHandler+0xc>)
 80132cc:	f004 f82e 	bl	801732c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80132d0:	bd10      	pop	{r4, pc}
 80132d2:	46c0      	nop			; (mov r8, r8)
 80132d4:	20001158 	.word	0x20001158

080132d8 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 80132d8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80132da:	4802      	ldr	r0, [pc, #8]	; (80132e4 <TIM6_IRQHandler+0xc>)
 80132dc:	f004 f826 	bl	801732c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 80132e0:	bd10      	pop	{r4, pc}
 80132e2:	46c0      	nop			; (mov r8, r8)
 80132e4:	200011a0 	.word	0x200011a0

080132e8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80132e8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80132ea:	4802      	ldr	r0, [pc, #8]	; (80132f4 <USART1_IRQHandler+0xc>)
 80132ec:	f004 fada 	bl	80178a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80132f0:	bd10      	pop	{r4, pc}
 80132f2:	46c0      	nop			; (mov r8, r8)
 80132f4:	20001340 	.word	0x20001340

080132f8 <USART3_6_IRQHandler>:

/**
  * @brief This function handles USART3 to USART6 global interrupts.
  */
void USART3_6_IRQHandler(void)
{
 80132f8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART3_6_IRQn 0 */

  /* USER CODE END USART3_6_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80132fa:	4803      	ldr	r0, [pc, #12]	; (8013308 <USART3_6_IRQHandler+0x10>)
 80132fc:	f004 fad2 	bl	80178a4 <HAL_UART_IRQHandler>
  HAL_UART_IRQHandler(&huart5);
 8013300:	4802      	ldr	r0, [pc, #8]	; (801330c <USART3_6_IRQHandler+0x14>)
 8013302:	f004 facf 	bl	80178a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_6_IRQn 1 */

  /* USER CODE END USART3_6_IRQn 1 */
}
 8013306:	bd10      	pop	{r4, pc}
 8013308:	20001230 	.word	0x20001230
 801330c:	200012b8 	.word	0x200012b8

08013310 <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8013310:	4770      	bx	lr
 8013312:	46c0      	nop			; (mov r8, r8)

08013314 <MX_TIM6_Init>:
  /* USER CODE END TIM6_Init 0 */

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8013314:	4809      	ldr	r0, [pc, #36]	; (801333c <MX_TIM6_Init+0x28>)
 8013316:	4b0a      	ldr	r3, [pc, #40]	; (8013340 <MX_TIM6_Init+0x2c>)
{
 8013318:	b510      	push	{r4, lr}
  htim6.Instance = TIM6;
 801331a:	6003      	str	r3, [r0, #0]
  htim6.Init.Prescaler = 1;
 801331c:	2301      	movs	r3, #1
 801331e:	6043      	str	r3, [r0, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8013320:	2300      	movs	r3, #0
  htim6.Init.Period = 2399;
 8013322:	4a08      	ldr	r2, [pc, #32]	; (8013344 <MX_TIM6_Init+0x30>)
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8013324:	6083      	str	r3, [r0, #8]
  htim6.Init.Period = 2399;
 8013326:	60c2      	str	r2, [r0, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8013328:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 801332a:	f004 f8f3 	bl	8017514 <HAL_TIM_Base_Init>
 801332e:	2800      	cmp	r0, #0
 8013330:	d100      	bne.n	8013334 <MX_TIM6_Init+0x20>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8013332:	bd10      	pop	{r4, pc}
    Error_Handler();
 8013334:	f7ff ff3c 	bl	80131b0 <Error_Handler>
}
 8013338:	e7fb      	b.n	8013332 <MX_TIM6_Init+0x1e>
 801333a:	46c0      	nop			; (mov r8, r8)
 801333c:	200011a0 	.word	0x200011a0
 8013340:	40001000 	.word	0x40001000
 8013344:	0000095f 	.word	0x0000095f

08013348 <MX_TIM7_Init>:
  /* USER CODE END TIM7_Init 0 */

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8013348:	4809      	ldr	r0, [pc, #36]	; (8013370 <MX_TIM7_Init+0x28>)
 801334a:	4b0a      	ldr	r3, [pc, #40]	; (8013374 <MX_TIM7_Init+0x2c>)
{
 801334c:	b510      	push	{r4, lr}
  htim7.Instance = TIM7;
 801334e:	6003      	str	r3, [r0, #0]
  htim7.Init.Prescaler = 1;
 8013350:	2301      	movs	r3, #1
 8013352:	6043      	str	r3, [r0, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8013354:	2300      	movs	r3, #0
  htim7.Init.Period = 799;
 8013356:	4a08      	ldr	r2, [pc, #32]	; (8013378 <MX_TIM7_Init+0x30>)
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8013358:	6083      	str	r3, [r0, #8]
  htim7.Init.Period = 799;
 801335a:	60c2      	str	r2, [r0, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 801335c:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 801335e:	f004 f8d9 	bl	8017514 <HAL_TIM_Base_Init>
 8013362:	2800      	cmp	r0, #0
 8013364:	d100      	bne.n	8013368 <MX_TIM7_Init+0x20>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8013366:	bd10      	pop	{r4, pc}
    Error_Handler();
 8013368:	f7ff ff22 	bl	80131b0 <Error_Handler>
}
 801336c:	e7fb      	b.n	8013366 <MX_TIM7_Init+0x1e>
 801336e:	46c0      	nop			; (mov r8, r8)
 8013370:	200011e8 	.word	0x200011e8
 8013374:	40001400 	.word	0x40001400
 8013378:	0000031f 	.word	0x0000031f

0801337c <HAL_TIM_OC_MspInit>:

void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* tim_ocHandle)
{
 801337c:	b500      	push	{lr}

  if(tim_ocHandle->Instance==TIM3)
 801337e:	4b0c      	ldr	r3, [pc, #48]	; (80133b0 <HAL_TIM_OC_MspInit+0x34>)
 8013380:	6802      	ldr	r2, [r0, #0]
{
 8013382:	b083      	sub	sp, #12
  if(tim_ocHandle->Instance==TIM3)
 8013384:	429a      	cmp	r2, r3
 8013386:	d001      	beq.n	801338c <HAL_TIM_OC_MspInit+0x10>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8013388:	b003      	add	sp, #12
 801338a:	bd00      	pop	{pc}
    __HAL_RCC_TIM3_CLK_ENABLE();
 801338c:	2302      	movs	r3, #2
 801338e:	4a09      	ldr	r2, [pc, #36]	; (80133b4 <HAL_TIM_OC_MspInit+0x38>)
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8013390:	2010      	movs	r0, #16
    __HAL_RCC_TIM3_CLK_ENABLE();
 8013392:	69d1      	ldr	r1, [r2, #28]
 8013394:	4319      	orrs	r1, r3
 8013396:	61d1      	str	r1, [r2, #28]
 8013398:	69d2      	ldr	r2, [r2, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 801339a:	2100      	movs	r1, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 801339c:	4013      	ands	r3, r2
 801339e:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80133a0:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 80133a2:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80133a4:	f002 feac 	bl	8016100 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80133a8:	2010      	movs	r0, #16
 80133aa:	f002 fedb 	bl	8016164 <HAL_NVIC_EnableIRQ>
}
 80133ae:	e7eb      	b.n	8013388 <HAL_TIM_OC_MspInit+0xc>
 80133b0:	40000400 	.word	0x40000400
 80133b4:	40021000 	.word	0x40021000

080133b8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80133b8:	b530      	push	{r4, r5, lr}

  if(tim_baseHandle->Instance==TIM6)
 80133ba:	6803      	ldr	r3, [r0, #0]
 80133bc:	4a25      	ldr	r2, [pc, #148]	; (8013454 <HAL_TIM_Base_MspInit+0x9c>)
{
 80133be:	0004      	movs	r4, r0
 80133c0:	b083      	sub	sp, #12
  if(tim_baseHandle->Instance==TIM6)
 80133c2:	4293      	cmp	r3, r2
 80133c4:	d004      	beq.n	80133d0 <HAL_TIM_Base_MspInit+0x18>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM7)
 80133c6:	4a24      	ldr	r2, [pc, #144]	; (8013458 <HAL_TIM_Base_MspInit+0xa0>)
 80133c8:	4293      	cmp	r3, r2
 80133ca:	d013      	beq.n	80133f4 <HAL_TIM_Base_MspInit+0x3c>

  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80133cc:	b003      	add	sp, #12
 80133ce:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_TIM6_CLK_ENABLE();
 80133d0:	2310      	movs	r3, #16
 80133d2:	4a22      	ldr	r2, [pc, #136]	; (801345c <HAL_TIM_Base_MspInit+0xa4>)
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 80133d4:	2011      	movs	r0, #17
    __HAL_RCC_TIM6_CLK_ENABLE();
 80133d6:	69d1      	ldr	r1, [r2, #28]
 80133d8:	4319      	orrs	r1, r3
 80133da:	61d1      	str	r1, [r2, #28]
 80133dc:	69d2      	ldr	r2, [r2, #28]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 80133de:	2100      	movs	r1, #0
    __HAL_RCC_TIM6_CLK_ENABLE();
 80133e0:	4013      	ands	r3, r2
 80133e2:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 80133e4:	2200      	movs	r2, #0
    __HAL_RCC_TIM6_CLK_ENABLE();
 80133e6:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 80133e8:	f002 fe8a 	bl	8016100 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80133ec:	2011      	movs	r0, #17
 80133ee:	f002 feb9 	bl	8016164 <HAL_NVIC_EnableIRQ>
 80133f2:	e7eb      	b.n	80133cc <HAL_TIM_Base_MspInit+0x14>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80133f4:	2320      	movs	r3, #32
 80133f6:	4a19      	ldr	r2, [pc, #100]	; (801345c <HAL_TIM_Base_MspInit+0xa4>)
    hdma_tim7_up.Instance = DMA1_Channel4;
 80133f8:	4d19      	ldr	r5, [pc, #100]	; (8013460 <HAL_TIM_Base_MspInit+0xa8>)
    __HAL_RCC_TIM7_CLK_ENABLE();
 80133fa:	69d1      	ldr	r1, [r2, #28]
    if (HAL_DMA_Init(&hdma_tim7_up) != HAL_OK)
 80133fc:	0028      	movs	r0, r5
    __HAL_RCC_TIM7_CLK_ENABLE();
 80133fe:	4319      	orrs	r1, r3
 8013400:	61d1      	str	r1, [r2, #28]
 8013402:	69d2      	ldr	r2, [r2, #28]
    hdma_tim7_up.Init.MemInc = DMA_MINC_ENABLE;
 8013404:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_TIM7_CLK_ENABLE();
 8013406:	401a      	ands	r2, r3
 8013408:	9201      	str	r2, [sp, #4]
 801340a:	9a01      	ldr	r2, [sp, #4]
    hdma_tim7_up.Instance = DMA1_Channel4;
 801340c:	4a15      	ldr	r2, [pc, #84]	; (8013464 <HAL_TIM_Base_MspInit+0xac>)
    hdma_tim7_up.Init.MemInc = DMA_MINC_ENABLE;
 801340e:	60e9      	str	r1, [r5, #12]
    hdma_tim7_up.Instance = DMA1_Channel4;
 8013410:	602a      	str	r2, [r5, #0]
    hdma_tim7_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8013412:	2210      	movs	r2, #16
    hdma_tim7_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8013414:	3181      	adds	r1, #129	; 0x81
 8013416:	31ff      	adds	r1, #255	; 0xff
 8013418:	6129      	str	r1, [r5, #16]
    hdma_tim7_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 801341a:	2180      	movs	r1, #128	; 0x80
    hdma_tim7_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 801341c:	606a      	str	r2, [r5, #4]
    hdma_tim7_up.Init.PeriphInc = DMA_PINC_DISABLE;
 801341e:	2200      	movs	r2, #0
    hdma_tim7_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8013420:	0109      	lsls	r1, r1, #4
    hdma_tim7_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8013422:	60aa      	str	r2, [r5, #8]
    hdma_tim7_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8013424:	6169      	str	r1, [r5, #20]
    hdma_tim7_up.Init.Mode = DMA_CIRCULAR;
 8013426:	61ab      	str	r3, [r5, #24]
    hdma_tim7_up.Init.Priority = DMA_PRIORITY_LOW;
 8013428:	61ea      	str	r2, [r5, #28]
    if (HAL_DMA_Init(&hdma_tim7_up) != HAL_OK)
 801342a:	f002 fec1 	bl	80161b0 <HAL_DMA_Init>
 801342e:	2800      	cmp	r0, #0
 8013430:	d10d      	bne.n	801344e <HAL_TIM_Base_MspInit+0x96>
    __HAL_DMA1_REMAP(HAL_DMA1_CH4_TIM7_UP);
 8013432:	23a8      	movs	r3, #168	; 0xa8
 8013434:	4a0c      	ldr	r2, [pc, #48]	; (8013468 <HAL_TIM_Base_MspInit+0xb0>)
 8013436:	480d      	ldr	r0, [pc, #52]	; (801346c <HAL_TIM_Base_MspInit+0xb4>)
 8013438:	58d1      	ldr	r1, [r2, r3]
 801343a:	4001      	ands	r1, r0
 801343c:	50d1      	str	r1, [r2, r3]
 801343e:	2180      	movs	r1, #128	; 0x80
 8013440:	58d0      	ldr	r0, [r2, r3]
 8013442:	0149      	lsls	r1, r1, #5
 8013444:	4301      	orrs	r1, r0
 8013446:	50d1      	str	r1, [r2, r3]
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim7_up);
 8013448:	6225      	str	r5, [r4, #32]
 801344a:	626c      	str	r4, [r5, #36]	; 0x24
}
 801344c:	e7be      	b.n	80133cc <HAL_TIM_Base_MspInit+0x14>
      Error_Handler();
 801344e:	f7ff feaf 	bl	80131b0 <Error_Handler>
 8013452:	e7ee      	b.n	8013432 <HAL_TIM_Base_MspInit+0x7a>
 8013454:	40001000 	.word	0x40001000
 8013458:	40001400 	.word	0x40001400
 801345c:	40021000 	.word	0x40021000
 8013460:	20001114 	.word	0x20001114
 8013464:	40020044 	.word	0x40020044
 8013468:	40020000 	.word	0x40020000
 801346c:	ffff0fff 	.word	0xffff0fff

08013470 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8013470:	b510      	push	{r4, lr}
 8013472:	0004      	movs	r4, r0
 8013474:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8013476:	2214      	movs	r2, #20
 8013478:	2100      	movs	r1, #0
 801347a:	a801      	add	r0, sp, #4
 801347c:	f004 ff72 	bl	8018364 <memset>
  if(timHandle->Instance==TIM3)
 8013480:	4b0e      	ldr	r3, [pc, #56]	; (80134bc <HAL_TIM_MspPostInit+0x4c>)
 8013482:	6822      	ldr	r2, [r4, #0]
 8013484:	429a      	cmp	r2, r3
 8013486:	d001      	beq.n	801348c <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8013488:	b006      	add	sp, #24
 801348a:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 801348c:	2080      	movs	r0, #128	; 0x80
 801348e:	4a0c      	ldr	r2, [pc, #48]	; (80134c0 <HAL_TIM_MspPostInit+0x50>)
 8013490:	02c0      	lsls	r0, r0, #11
 8013492:	6951      	ldr	r1, [r2, #20]
 8013494:	4301      	orrs	r1, r0
 8013496:	6151      	str	r1, [r2, #20]
 8013498:	6953      	ldr	r3, [r2, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801349a:	2202      	movs	r2, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 801349c:	4003      	ands	r3, r0
 801349e:	9300      	str	r3, [sp, #0]
 80134a0:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80134a2:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80134a4:	2301      	movs	r3, #1
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80134a6:	2200      	movs	r2, #0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80134a8:	4806      	ldr	r0, [pc, #24]	; (80134c4 <HAL_TIM_MspPostInit+0x54>)
 80134aa:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80134ac:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80134ae:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80134b0:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 80134b2:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80134b4:	f002 ff62 	bl	801637c <HAL_GPIO_Init>
}
 80134b8:	e7e6      	b.n	8013488 <HAL_TIM_MspPostInit+0x18>
 80134ba:	46c0      	nop			; (mov r8, r8)
 80134bc:	40000400 	.word	0x40000400
 80134c0:	40021000 	.word	0x40021000
 80134c4:	48000400 	.word	0x48000400

080134c8 <MX_TIM3_Init>:
{
 80134c8:	b510      	push	{r4, lr}
 80134ca:	b08a      	sub	sp, #40	; 0x28
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80134cc:	2208      	movs	r2, #8
 80134ce:	2100      	movs	r1, #0
 80134d0:	a801      	add	r0, sp, #4
 80134d2:	f004 ff47 	bl	8018364 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80134d6:	221c      	movs	r2, #28
 80134d8:	2100      	movs	r1, #0
 80134da:	a803      	add	r0, sp, #12
 80134dc:	f004 ff42 	bl	8018364 <memset>
  htim3.Instance = TIM3;
 80134e0:	4c34      	ldr	r4, [pc, #208]	; (80135b4 <MX_TIM3_Init+0xec>)
 80134e2:	4b35      	ldr	r3, [pc, #212]	; (80135b8 <MX_TIM3_Init+0xf0>)
  htim3.Init.Period = 23999;
 80134e4:	4a35      	ldr	r2, [pc, #212]	; (80135bc <MX_TIM3_Init+0xf4>)
  htim3.Instance = TIM3;
 80134e6:	6023      	str	r3, [r4, #0]
  htim3.Init.Prescaler = 1;
 80134e8:	2301      	movs	r3, #1
 80134ea:	6063      	str	r3, [r4, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80134ec:	2300      	movs	r3, #0
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 80134ee:	0020      	movs	r0, r4
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80134f0:	60a3      	str	r3, [r4, #8]
  htim3.Init.Period = 23999;
 80134f2:	60e2      	str	r2, [r4, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80134f4:	6123      	str	r3, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80134f6:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 80134f8:	f004 f838 	bl	801756c <HAL_TIM_OC_Init>
 80134fc:	2800      	cmp	r0, #0
 80134fe:	d13f      	bne.n	8013580 <MX_TIM3_Init+0xb8>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8013500:	0020      	movs	r0, r4
 8013502:	f004 f85f 	bl	80175c4 <HAL_TIM_PWM_Init>
 8013506:	2800      	cmp	r0, #0
 8013508:	d141      	bne.n	801358e <MX_TIM3_Init+0xc6>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 801350a:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 801350c:	0020      	movs	r0, r4
 801350e:	a901      	add	r1, sp, #4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8013510:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8013512:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8013514:	f004 f956 	bl	80177c4 <HAL_TIMEx_MasterConfigSynchronization>
 8013518:	2800      	cmp	r0, #0
 801351a:	d147      	bne.n	80135ac <MX_TIM3_Init+0xe4>
  sConfigOC.Pulse = 1200;
 801351c:	2296      	movs	r2, #150	; 0x96
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 801351e:	2300      	movs	r3, #0
  sConfigOC.Pulse = 1200;
 8013520:	00d2      	lsls	r2, r2, #3
 8013522:	9204      	str	r2, [sp, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8013524:	0020      	movs	r0, r4
 8013526:	2200      	movs	r2, #0
 8013528:	a903      	add	r1, sp, #12
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 801352a:	9303      	str	r3, [sp, #12]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 801352c:	9305      	str	r3, [sp, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 801352e:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8013530:	f004 f8b4 	bl	801769c <HAL_TIM_OC_ConfigChannel>
 8013534:	2800      	cmp	r0, #0
 8013536:	d136      	bne.n	80135a6 <MX_TIM3_Init+0xde>
  sConfigOC.Pulse = 22800;
 8013538:	4b21      	ldr	r3, [pc, #132]	; (80135c0 <MX_TIM3_Init+0xf8>)
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 801353a:	2204      	movs	r2, #4
 801353c:	0020      	movs	r0, r4
 801353e:	a903      	add	r1, sp, #12
  sConfigOC.Pulse = 22800;
 8013540:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8013542:	f004 f8ab 	bl	801769c <HAL_TIM_OC_ConfigChannel>
 8013546:	2800      	cmp	r0, #0
 8013548:	d12a      	bne.n	80135a0 <MX_TIM3_Init+0xd8>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 801354a:	2360      	movs	r3, #96	; 0x60
 801354c:	9303      	str	r3, [sp, #12]
  sConfigOC.Pulse = 23999;
 801354e:	4b1b      	ldr	r3, [pc, #108]	; (80135bc <MX_TIM3_Init+0xf4>)
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8013550:	2208      	movs	r2, #8
 8013552:	0020      	movs	r0, r4
 8013554:	a903      	add	r1, sp, #12
  sConfigOC.Pulse = 23999;
 8013556:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8013558:	f004 f8cc 	bl	80176f4 <HAL_TIM_PWM_ConfigChannel>
 801355c:	2800      	cmp	r0, #0
 801355e:	d11c      	bne.n	801359a <MX_TIM3_Init+0xd2>
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8013560:	2300      	movs	r3, #0
 8013562:	9303      	str	r3, [sp, #12]
  sConfigOC.Pulse = 12000;
 8013564:	4b17      	ldr	r3, [pc, #92]	; (80135c4 <MX_TIM3_Init+0xfc>)
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8013566:	220c      	movs	r2, #12
 8013568:	0020      	movs	r0, r4
 801356a:	a903      	add	r1, sp, #12
  sConfigOC.Pulse = 12000;
 801356c:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 801356e:	f004 f895 	bl	801769c <HAL_TIM_OC_ConfigChannel>
 8013572:	2800      	cmp	r0, #0
 8013574:	d10e      	bne.n	8013594 <MX_TIM3_Init+0xcc>
  HAL_TIM_MspPostInit(&htim3);
 8013576:	0020      	movs	r0, r4
 8013578:	f7ff ff7a 	bl	8013470 <HAL_TIM_MspPostInit>
}
 801357c:	b00a      	add	sp, #40	; 0x28
 801357e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8013580:	f7ff fe16 	bl	80131b0 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8013584:	0020      	movs	r0, r4
 8013586:	f004 f81d 	bl	80175c4 <HAL_TIM_PWM_Init>
 801358a:	2800      	cmp	r0, #0
 801358c:	d0bd      	beq.n	801350a <MX_TIM3_Init+0x42>
    Error_Handler();
 801358e:	f7ff fe0f 	bl	80131b0 <Error_Handler>
 8013592:	e7ba      	b.n	801350a <MX_TIM3_Init+0x42>
    Error_Handler();
 8013594:	f7ff fe0c 	bl	80131b0 <Error_Handler>
 8013598:	e7ed      	b.n	8013576 <MX_TIM3_Init+0xae>
    Error_Handler();
 801359a:	f7ff fe09 	bl	80131b0 <Error_Handler>
 801359e:	e7df      	b.n	8013560 <MX_TIM3_Init+0x98>
    Error_Handler();
 80135a0:	f7ff fe06 	bl	80131b0 <Error_Handler>
 80135a4:	e7d1      	b.n	801354a <MX_TIM3_Init+0x82>
    Error_Handler();
 80135a6:	f7ff fe03 	bl	80131b0 <Error_Handler>
 80135aa:	e7c5      	b.n	8013538 <MX_TIM3_Init+0x70>
    Error_Handler();
 80135ac:	f7ff fe00 	bl	80131b0 <Error_Handler>
 80135b0:	e7b4      	b.n	801351c <MX_TIM3_Init+0x54>
 80135b2:	46c0      	nop			; (mov r8, r8)
 80135b4:	20001158 	.word	0x20001158
 80135b8:	40000400 	.word	0x40000400
 80135bc:	00005dbf 	.word	0x00005dbf
 80135c0:	00005910 	.word	0x00005910
 80135c4:	00002ee0 	.word	0x00002ee0

080135c8 <MX_USART1_UART_Init>:
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80135c8:	480c      	ldr	r0, [pc, #48]	; (80135fc <MX_USART1_UART_Init+0x34>)
 80135ca:	4b0d      	ldr	r3, [pc, #52]	; (8013600 <MX_USART1_UART_Init+0x38>)
{
 80135cc:	b510      	push	{r4, lr}
  huart1.Instance = USART1;
 80135ce:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 80135d0:	23e1      	movs	r3, #225	; 0xe1
 80135d2:	025b      	lsls	r3, r3, #9
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 80135d4:	220c      	movs	r2, #12
  huart1.Init.BaudRate = 115200;
 80135d6:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80135d8:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 80135da:	6142      	str	r2, [r0, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80135dc:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80135de:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80135e0:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80135e2:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80135e4:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80135e6:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80135e8:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80135ea:	f004 fda1 	bl	8018130 <HAL_UART_Init>
 80135ee:	2800      	cmp	r0, #0
 80135f0:	d100      	bne.n	80135f4 <MX_USART1_UART_Init+0x2c>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80135f2:	bd10      	pop	{r4, pc}
    Error_Handler();
 80135f4:	f7ff fddc 	bl	80131b0 <Error_Handler>
}
 80135f8:	e7fb      	b.n	80135f2 <MX_USART1_UART_Init+0x2a>
 80135fa:	46c0      	nop			; (mov r8, r8)
 80135fc:	20001340 	.word	0x20001340
 8013600:	40013800 	.word	0x40013800

08013604 <MX_USART3_UART_Init>:
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8013604:	480c      	ldr	r0, [pc, #48]	; (8013638 <MX_USART3_UART_Init+0x34>)
 8013606:	4b0d      	ldr	r3, [pc, #52]	; (801363c <MX_USART3_UART_Init+0x38>)
{
 8013608:	b510      	push	{r4, lr}
  huart3.Instance = USART3;
 801360a:	6003      	str	r3, [r0, #0]
  huart3.Init.BaudRate = 115200;
 801360c:	23e1      	movs	r3, #225	; 0xe1
 801360e:	025b      	lsls	r3, r3, #9
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 8013610:	220c      	movs	r2, #12
  huart3.Init.BaudRate = 115200;
 8013612:	6043      	str	r3, [r0, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8013614:	2300      	movs	r3, #0
  huart3.Init.Mode = UART_MODE_TX_RX;
 8013616:	6142      	str	r2, [r0, #20]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8013618:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 801361a:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 801361c:	6103      	str	r3, [r0, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 801361e:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8013620:	61c3      	str	r3, [r0, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8013622:	6203      	str	r3, [r0, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8013624:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8013626:	f004 fd83 	bl	8018130 <HAL_UART_Init>
 801362a:	2800      	cmp	r0, #0
 801362c:	d100      	bne.n	8013630 <MX_USART3_UART_Init+0x2c>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 801362e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8013630:	f7ff fdbe 	bl	80131b0 <Error_Handler>
}
 8013634:	e7fb      	b.n	801362e <MX_USART3_UART_Init+0x2a>
 8013636:	46c0      	nop			; (mov r8, r8)
 8013638:	20001230 	.word	0x20001230
 801363c:	40004800 	.word	0x40004800

08013640 <MX_USART5_UART_Init>:
  /* USER CODE END USART5_Init 0 */

  /* USER CODE BEGIN USART5_Init 1 */

  /* USER CODE END USART5_Init 1 */
  huart5.Instance = USART5;
 8013640:	480c      	ldr	r0, [pc, #48]	; (8013674 <MX_USART5_UART_Init+0x34>)
 8013642:	4b0d      	ldr	r3, [pc, #52]	; (8013678 <MX_USART5_UART_Init+0x38>)
{
 8013644:	b510      	push	{r4, lr}
  huart5.Instance = USART5;
 8013646:	6003      	str	r3, [r0, #0]
  huart5.Init.BaudRate = 115200;
 8013648:	23e1      	movs	r3, #225	; 0xe1
 801364a:	025b      	lsls	r3, r3, #9
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
  huart5.Init.StopBits = UART_STOPBITS_1;
  huart5.Init.Parity = UART_PARITY_NONE;
  huart5.Init.Mode = UART_MODE_TX_RX;
 801364c:	220c      	movs	r2, #12
  huart5.Init.BaudRate = 115200;
 801364e:	6043      	str	r3, [r0, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8013650:	2300      	movs	r3, #0
  huart5.Init.Mode = UART_MODE_TX_RX;
 8013652:	6142      	str	r2, [r0, #20]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8013654:	6083      	str	r3, [r0, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8013656:	60c3      	str	r3, [r0, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8013658:	6103      	str	r3, [r0, #16]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 801365a:	6183      	str	r3, [r0, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 801365c:	61c3      	str	r3, [r0, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 801365e:	6203      	str	r3, [r0, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8013660:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8013662:	f004 fd65 	bl	8018130 <HAL_UART_Init>
 8013666:	2800      	cmp	r0, #0
 8013668:	d100      	bne.n	801366c <MX_USART5_UART_Init+0x2c>
  }
  /* USER CODE BEGIN USART5_Init 2 */

  /* USER CODE END USART5_Init 2 */

}
 801366a:	bd10      	pop	{r4, pc}
    Error_Handler();
 801366c:	f7ff fda0 	bl	80131b0 <Error_Handler>
}
 8013670:	e7fb      	b.n	801366a <MX_USART5_UART_Init+0x2a>
 8013672:	46c0      	nop			; (mov r8, r8)
 8013674:	200012b8 	.word	0x200012b8
 8013678:	40005000 	.word	0x40005000

0801367c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 801367c:	b570      	push	{r4, r5, r6, lr}
 801367e:	0004      	movs	r4, r0
 8013680:	b08c      	sub	sp, #48	; 0x30

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8013682:	2214      	movs	r2, #20
 8013684:	2100      	movs	r1, #0
 8013686:	a807      	add	r0, sp, #28
 8013688:	f004 fe6c 	bl	8018364 <memset>
  if(uartHandle->Instance==USART1)
 801368c:	6823      	ldr	r3, [r4, #0]
 801368e:	4a48      	ldr	r2, [pc, #288]	; (80137b0 <HAL_UART_MspInit+0x134>)
 8013690:	4293      	cmp	r3, r2
 8013692:	d007      	beq.n	80136a4 <HAL_UART_MspInit+0x28>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(uartHandle->Instance==USART3)
 8013694:	4a47      	ldr	r2, [pc, #284]	; (80137b4 <HAL_UART_MspInit+0x138>)
 8013696:	4293      	cmp	r3, r2
 8013698:	d02d      	beq.n	80136f6 <HAL_UART_MspInit+0x7a>
    HAL_NVIC_EnableIRQ(USART3_6_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
  else if(uartHandle->Instance==USART5)
 801369a:	4a47      	ldr	r2, [pc, #284]	; (80137b8 <HAL_UART_MspInit+0x13c>)
 801369c:	4293      	cmp	r3, r2
 801369e:	d055      	beq.n	801374c <HAL_UART_MspInit+0xd0>
    HAL_NVIC_EnableIRQ(USART3_6_IRQn);
  /* USER CODE BEGIN USART5_MspInit 1 */

  /* USER CODE END USART5_MspInit 1 */
  }
}
 80136a0:	b00c      	add	sp, #48	; 0x30
 80136a2:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 80136a4:	2080      	movs	r0, #128	; 0x80
 80136a6:	4b45      	ldr	r3, [pc, #276]	; (80137bc <HAL_UART_MspInit+0x140>)
 80136a8:	01c0      	lsls	r0, r0, #7
 80136aa:	6999      	ldr	r1, [r3, #24]
 80136ac:	4301      	orrs	r1, r0
 80136ae:	6199      	str	r1, [r3, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80136b0:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_USART1_CLK_ENABLE();
 80136b2:	699a      	ldr	r2, [r3, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80136b4:	02c9      	lsls	r1, r1, #11
    __HAL_RCC_USART1_CLK_ENABLE();
 80136b6:	4002      	ands	r2, r0
 80136b8:	9200      	str	r2, [sp, #0]
 80136ba:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80136bc:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80136be:	4840      	ldr	r0, [pc, #256]	; (80137c0 <HAL_UART_MspInit+0x144>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80136c0:	430a      	orrs	r2, r1
 80136c2:	615a      	str	r2, [r3, #20]
 80136c4:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80136c6:	2203      	movs	r2, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80136c8:	400b      	ands	r3, r1
 80136ca:	9301      	str	r3, [sp, #4]
 80136cc:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80136ce:	23c0      	movs	r3, #192	; 0xc0
 80136d0:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80136d2:	3bbe      	subs	r3, #190	; 0xbe
 80136d4:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80136d6:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80136d8:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80136da:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80136dc:	920a      	str	r2, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 80136de:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80136e0:	f002 fe4c 	bl	801637c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80136e4:	2200      	movs	r2, #0
 80136e6:	2100      	movs	r1, #0
 80136e8:	201b      	movs	r0, #27
 80136ea:	f002 fd09 	bl	8016100 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80136ee:	201b      	movs	r0, #27
 80136f0:	f002 fd38 	bl	8016164 <HAL_NVIC_EnableIRQ>
 80136f4:	e7d4      	b.n	80136a0 <HAL_UART_MspInit+0x24>
    __HAL_RCC_USART3_CLK_ENABLE();
 80136f6:	2080      	movs	r0, #128	; 0x80
 80136f8:	4b30      	ldr	r3, [pc, #192]	; (80137bc <HAL_UART_MspInit+0x140>)
 80136fa:	02c0      	lsls	r0, r0, #11
 80136fc:	69d9      	ldr	r1, [r3, #28]
 80136fe:	4301      	orrs	r1, r0
 8013700:	61d9      	str	r1, [r3, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8013702:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_USART3_CLK_ENABLE();
 8013704:	69da      	ldr	r2, [r3, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8013706:	0309      	lsls	r1, r1, #12
    __HAL_RCC_USART3_CLK_ENABLE();
 8013708:	4002      	ands	r2, r0
 801370a:	9202      	str	r2, [sp, #8]
 801370c:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 801370e:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8013710:	482c      	ldr	r0, [pc, #176]	; (80137c4 <HAL_UART_MspInit+0x148>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8013712:	430a      	orrs	r2, r1
 8013714:	615a      	str	r2, [r3, #20]
 8013716:	695b      	ldr	r3, [r3, #20]
 8013718:	400b      	ands	r3, r1
 801371a:	9303      	str	r3, [sp, #12]
 801371c:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 801371e:	23c0      	movs	r3, #192	; 0xc0
 8013720:	011b      	lsls	r3, r3, #4
 8013722:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8013724:	2302      	movs	r3, #2
 8013726:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013728:	2300      	movs	r3, #0
 801372a:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 801372c:	3303      	adds	r3, #3
 801372e:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_USART3;
 8013730:	3b02      	subs	r3, #2
 8013732:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8013734:	a907      	add	r1, sp, #28
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8013736:	f002 fe21 	bl	801637c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_6_IRQn, 0, 0);
 801373a:	2200      	movs	r2, #0
 801373c:	2100      	movs	r1, #0
 801373e:	201d      	movs	r0, #29
 8013740:	f002 fcde 	bl	8016100 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_6_IRQn);
 8013744:	201d      	movs	r0, #29
 8013746:	f002 fd0d 	bl	8016164 <HAL_NVIC_EnableIRQ>
}
 801374a:	e7a9      	b.n	80136a0 <HAL_UART_MspInit+0x24>
    __HAL_RCC_USART5_CLK_ENABLE();
 801374c:	2280      	movs	r2, #128	; 0x80
    __HAL_RCC_GPIOC_CLK_ENABLE();
 801374e:	2480      	movs	r4, #128	; 0x80
    __HAL_RCC_USART5_CLK_ENABLE();
 8013750:	4b1a      	ldr	r3, [pc, #104]	; (80137bc <HAL_UART_MspInit+0x140>)
 8013752:	0352      	lsls	r2, r2, #13
 8013754:	69d9      	ldr	r1, [r3, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8013756:	0324      	lsls	r4, r4, #12
    __HAL_RCC_USART5_CLK_ENABLE();
 8013758:	4311      	orrs	r1, r2
 801375a:	61d9      	str	r1, [r3, #28]
 801375c:	69d9      	ldr	r1, [r3, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801375e:	2600      	movs	r6, #0
    __HAL_RCC_USART5_CLK_ENABLE();
 8013760:	4011      	ands	r1, r2
 8013762:	9104      	str	r1, [sp, #16]
 8013764:	9904      	ldr	r1, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8013766:	6958      	ldr	r0, [r3, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8013768:	2503      	movs	r5, #3
    __HAL_RCC_GPIOC_CLK_ENABLE();
 801376a:	4320      	orrs	r0, r4
 801376c:	6158      	str	r0, [r3, #20]
 801376e:	6959      	ldr	r1, [r3, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8013770:	4814      	ldr	r0, [pc, #80]	; (80137c4 <HAL_UART_MspInit+0x148>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8013772:	4021      	ands	r1, r4
 8013774:	9105      	str	r1, [sp, #20]
 8013776:	9905      	ldr	r1, [sp, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8013778:	6959      	ldr	r1, [r3, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801377a:	2402      	movs	r4, #2
    __HAL_RCC_GPIOD_CLK_ENABLE();
 801377c:	4311      	orrs	r1, r2
 801377e:	6159      	str	r1, [r3, #20]
 8013780:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8013782:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8013784:	401a      	ands	r2, r3
 8013786:	9206      	str	r2, [sp, #24]
 8013788:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 801378a:	2380      	movs	r3, #128	; 0x80
 801378c:	015b      	lsls	r3, r3, #5
 801378e:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8013790:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013792:	9609      	str	r6, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8013794:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_USART5;
 8013796:	940b      	str	r4, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8013798:	f002 fdf0 	bl	801637c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 801379c:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 801379e:	480a      	ldr	r0, [pc, #40]	; (80137c8 <HAL_UART_MspInit+0x14c>)
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80137a0:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80137a2:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80137a4:	9609      	str	r6, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80137a6:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_USART5;
 80137a8:	940b      	str	r4, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80137aa:	a907      	add	r1, sp, #28
 80137ac:	e7c3      	b.n	8013736 <HAL_UART_MspInit+0xba>
 80137ae:	46c0      	nop			; (mov r8, r8)
 80137b0:	40013800 	.word	0x40013800
 80137b4:	40004800 	.word	0x40004800
 80137b8:	40005000 	.word	0x40005000
 80137bc:	40021000 	.word	0x40021000
 80137c0:	48000400 	.word	0x48000400
 80137c4:	48000800 	.word	0x48000800
 80137c8:	48000c00 	.word	0x48000c00

080137cc <Reset_Handler>:
 80137cc:	480d      	ldr	r0, [pc, #52]	; (8013804 <LoopForever+0x2>)
 80137ce:	4685      	mov	sp, r0
 80137d0:	f7ff fd9e 	bl	8013310 <SystemInit>
 80137d4:	480c      	ldr	r0, [pc, #48]	; (8013808 <LoopForever+0x6>)
 80137d6:	490d      	ldr	r1, [pc, #52]	; (801380c <LoopForever+0xa>)
 80137d8:	4a0d      	ldr	r2, [pc, #52]	; (8013810 <LoopForever+0xe>)
 80137da:	2300      	movs	r3, #0
 80137dc:	e002      	b.n	80137e4 <LoopCopyDataInit>

080137de <CopyDataInit>:
 80137de:	58d4      	ldr	r4, [r2, r3]
 80137e0:	50c4      	str	r4, [r0, r3]
 80137e2:	3304      	adds	r3, #4

080137e4 <LoopCopyDataInit>:
 80137e4:	18c4      	adds	r4, r0, r3
 80137e6:	428c      	cmp	r4, r1
 80137e8:	d3f9      	bcc.n	80137de <CopyDataInit>
 80137ea:	4a0a      	ldr	r2, [pc, #40]	; (8013814 <LoopForever+0x12>)
 80137ec:	4c0a      	ldr	r4, [pc, #40]	; (8013818 <LoopForever+0x16>)
 80137ee:	2300      	movs	r3, #0
 80137f0:	e001      	b.n	80137f6 <LoopFillZerobss>

080137f2 <FillZerobss>:
 80137f2:	6013      	str	r3, [r2, #0]
 80137f4:	3204      	adds	r2, #4

080137f6 <LoopFillZerobss>:
 80137f6:	42a2      	cmp	r2, r4
 80137f8:	d3fb      	bcc.n	80137f2 <FillZerobss>
 80137fa:	f004 fd71 	bl	80182e0 <__libc_init_array>
 80137fe:	f7ff fcb5 	bl	801316c <main>

08013802 <LoopForever>:
 8013802:	e7fe      	b.n	8013802 <LoopForever>
 8013804:	20008000 	.word	0x20008000
 8013808:	200000c0 	.word	0x200000c0
 801380c:	2000091c 	.word	0x2000091c
 8013810:	0801a710 	.word	0x0801a710
 8013814:	20000920 	.word	0x20000920
 8013818:	200013e8 	.word	0x200013e8

0801381c <DMA1_Channel1_IRQHandler>:
 801381c:	e7fe      	b.n	801381c <DMA1_Channel1_IRQHandler>
	...

08013820 <EGTN_APP_BLE_peripheral_state_machine>:

	return ret;
}

void EGTN_APP_BLE_peripheral_state_machine()
{
 8013820:	b510      	push	{r4, lr}
	switch(ble_app.state)
 8013822:	4c08      	ldr	r4, [pc, #32]	; (8013844 <EGTN_APP_BLE_peripheral_state_machine+0x24>)
 8013824:	7823      	ldrb	r3, [r4, #0]
 8013826:	2b00      	cmp	r3, #0
 8013828:	d005      	beq.n	8013836 <EGTN_APP_BLE_peripheral_state_machine+0x16>
 801382a:	3b01      	subs	r3, #1
 801382c:	2b03      	cmp	r3, #3
 801382e:	d801      	bhi.n	8013834 <EGTN_APP_BLE_peripheral_state_machine+0x14>
	ble_app.is_state_change = 0;
 8013830:	2300      	movs	r3, #0
 8013832:	7063      	strb	r3, [r4, #1]
		break;
		default :

		break;
	}
}
 8013834:	bd10      	pop	{r4, pc}
			if(1 == EGTN_MW_FC41D_ble_peripheral_init())
 8013836:	f001 fa53 	bl	8014ce0 <EGTN_MW_FC41D_ble_peripheral_init>
 801383a:	2801      	cmp	r0, #1
 801383c:	d1fa      	bne.n	8013834 <EGTN_APP_BLE_peripheral_state_machine+0x14>
				ble_app.state = BLE_STAT_STANDBY;
 801383e:	7020      	strb	r0, [r4, #0]
 8013840:	e7f8      	b.n	8013834 <EGTN_APP_BLE_peripheral_state_machine+0x14>
 8013842:	46c0      	nop			; (mov r8, r8)
 8013844:	2000093c 	.word	0x2000093c

08013848 <EGTN_APP_BLE_startup>:

uint8_t EGTN_APP_BLE_startup()
{
 8013848:	b510      	push	{r4, lr}
	uint8_t ret = 1;

	EGTN_MW_FC41D_startup();
 801384a:	f001 f9e1 	bl	8014c10 <EGTN_MW_FC41D_startup>

	EGTN_LIB_USERDELAY_set(&gDelay_blecomm_periodic_loop_time,50);
 801384e:	4803      	ldr	r0, [pc, #12]	; (801385c <EGTN_APP_BLE_startup+0x14>)
 8013850:	2132      	movs	r1, #50	; 0x32
 8013852:	f000 fddb 	bl	801440c <EGTN_LIB_USERDELAY_set>

	return ret;
}
 8013856:	2001      	movs	r0, #1
 8013858:	bd10      	pop	{r4, pc}
 801385a:	46c0      	nop			; (mov r8, r8)
 801385c:	20000940 	.word	0x20000940

08013860 <EGTN_APP_BLE_init>:

uint8_t EGTN_APP_BLE_init()
{
	uint8_t ret = 1;

	ble_app.state = BLE_STAT_INIT;
 8013860:	2200      	movs	r2, #0
 8013862:	4b02      	ldr	r3, [pc, #8]	; (801386c <EGTN_APP_BLE_init+0xc>)
	ble_app.is_state_change = 0;

	return ret;
}
 8013864:	2001      	movs	r0, #1
	ble_app.state = BLE_STAT_INIT;
 8013866:	801a      	strh	r2, [r3, #0]
}
 8013868:	4770      	bx	lr
 801386a:	46c0      	nop			; (mov r8, r8)
 801386c:	2000093c 	.word	0x2000093c

08013870 <EGTN_APP_BLE_process>:

	EGTN_MW_FC41D_ble_peripheral_loop();
}

void EGTN_APP_BLE_process()
{
 8013870:	b510      	push	{r4, lr}
	EGTN_LIB_USERDELAY_start(&gDelay_blecomm_periodic_loop_time, DELAY_RENEW_OFF);
 8013872:	4c0a      	ldr	r4, [pc, #40]	; (801389c <EGTN_APP_BLE_process+0x2c>)
 8013874:	2100      	movs	r1, #0
 8013876:	0020      	movs	r0, r4
 8013878:	f000 fdd2 	bl	8014420 <EGTN_LIB_USERDELAY_start>

    if(EGTN_LIB_USERDELAY_isfired(&gDelay_blecomm_periodic_loop_time))
 801387c:	0020      	movs	r0, r4
 801387e:	f000 fde3 	bl	8014448 <EGTN_LIB_USERDELAY_isfired>
 8013882:	2800      	cmp	r0, #0
 8013884:	d100      	bne.n	8013888 <EGTN_APP_BLE_process+0x18>
    {
    	EGTN_APP_BLE_main();

	  	EGTN_LIB_USERDELAY_start(&gDelay_blecomm_periodic_loop_time, DELAY_RENEW_ON);
    }
}
 8013886:	bd10      	pop	{r4, pc}
	EGTN_APP_BLE_peripheral_state_machine();
 8013888:	f7ff ffca 	bl	8013820 <EGTN_APP_BLE_peripheral_state_machine>
	EGTN_MW_FC41D_ble_peripheral_loop();
 801388c:	f001 faa0 	bl	8014dd0 <EGTN_MW_FC41D_ble_peripheral_loop>
	  	EGTN_LIB_USERDELAY_start(&gDelay_blecomm_periodic_loop_time, DELAY_RENEW_ON);
 8013890:	2101      	movs	r1, #1
 8013892:	0020      	movs	r0, r4
 8013894:	f000 fdc4 	bl	8014420 <EGTN_LIB_USERDELAY_start>
}
 8013898:	e7f5      	b.n	8013886 <EGTN_APP_BLE_process+0x16>
 801389a:	46c0      	nop			; (mov r8, r8)
 801389c:	20000940 	.word	0x20000940

080138a0 <ST_chrg_idle>:
STATE_DEFINE(chrg_idle,NoEventData)
{
	//SM_PRINTF("%s ST_CHRG_idle\r\n",self->name);


}
 80138a0:	4770      	bx	lr
 80138a2:	46c0      	nop			; (mov r8, r8)

080138a4 <EN_chrg_E_F>:
		SM_InternalEvent(ST_CHRG_B2,NULL);
	}
}

ENTRY_DEFINE(chrg_E_F,NoEventData)
{
 80138a4:	b510      	push	{r4, lr}
	SM_PRINTF("%s EN_CHRG_E_F\r\n",self->name);
 80138a6:	6801      	ldr	r1, [r0, #0]
 80138a8:	4804      	ldr	r0, [pc, #16]	; (80138bc <EN_chrg_E_F+0x18>)
 80138aa:	f005 f8ef 	bl	8018a8c <iprintf>
	EGTN_MW_RELAY_set_cp_ctl(ctl);
 80138ae:	2001      	movs	r0, #1
 80138b0:	f002 f828 	bl	8015904 <EGTN_MW_RELAY_set_cp_ctl>
	EGTN_MW_RELAY_set_mc_ctl(ctl);
 80138b4:	2000      	movs	r0, #0
 80138b6:	f002 f851 	bl	801595c <EGTN_MW_RELAY_set_mc_ctl>

	chrg_set_relay_cp(EGTN_ON);
	chrg_set_relay_mc(EGTN_OFF);
}
 80138ba:	bd10      	pop	{r4, pc}
 80138bc:	08019b04 	.word	0x08019b04

080138c0 <EN_chrg_C2>:
{
 80138c0:	b510      	push	{r4, lr}
	SM_PRINTF("%s EN_CHRG_C2\r\n",self->name);
 80138c2:	6801      	ldr	r1, [r0, #0]
 80138c4:	4804      	ldr	r0, [pc, #16]	; (80138d8 <EN_chrg_C2+0x18>)
 80138c6:	f005 f8e1 	bl	8018a8c <iprintf>
	EGTN_MW_RELAY_set_cp_ctl(ctl);
 80138ca:	2001      	movs	r0, #1
 80138cc:	f002 f81a 	bl	8015904 <EGTN_MW_RELAY_set_cp_ctl>
	EGTN_MW_RELAY_set_mc_ctl(ctl);
 80138d0:	2001      	movs	r0, #1
 80138d2:	f002 f843 	bl	801595c <EGTN_MW_RELAY_set_mc_ctl>
}
 80138d6:	bd10      	pop	{r4, pc}
 80138d8:	08019b18 	.word	0x08019b18

080138dc <EN_chrg_C1>:
{
 80138dc:	b510      	push	{r4, lr}
	SM_PRINTF("%s EN_CHRG_C1\r\n",self->name);
 80138de:	6801      	ldr	r1, [r0, #0]
 80138e0:	4804      	ldr	r0, [pc, #16]	; (80138f4 <EN_chrg_C1+0x18>)
 80138e2:	f005 f8d3 	bl	8018a8c <iprintf>
	EGTN_MW_RELAY_set_cp_ctl(ctl);
 80138e6:	2001      	movs	r0, #1
 80138e8:	f002 f80c 	bl	8015904 <EGTN_MW_RELAY_set_cp_ctl>
	EGTN_MW_RELAY_set_mc_ctl(ctl);
 80138ec:	2000      	movs	r0, #0
 80138ee:	f002 f835 	bl	801595c <EGTN_MW_RELAY_set_mc_ctl>
}
 80138f2:	bd10      	pop	{r4, pc}
 80138f4:	08019b28 	.word	0x08019b28

080138f8 <EN_chrg_B2>:
{
 80138f8:	b510      	push	{r4, lr}
	SM_PRINTF("%s EN_CHRG_B2\r\n",self->name);
 80138fa:	6801      	ldr	r1, [r0, #0]
 80138fc:	4804      	ldr	r0, [pc, #16]	; (8013910 <EN_chrg_B2+0x18>)
 80138fe:	f005 f8c5 	bl	8018a8c <iprintf>
	EGTN_MW_RELAY_set_cp_ctl(ctl);
 8013902:	2001      	movs	r0, #1
 8013904:	f001 fffe 	bl	8015904 <EGTN_MW_RELAY_set_cp_ctl>
	EGTN_MW_RELAY_set_mc_ctl(ctl);
 8013908:	2000      	movs	r0, #0
 801390a:	f002 f827 	bl	801595c <EGTN_MW_RELAY_set_mc_ctl>
}
 801390e:	bd10      	pop	{r4, pc}
 8013910:	08019b38 	.word	0x08019b38

08013914 <EN_chrg_B1>:
{
 8013914:	b510      	push	{r4, lr}
	SM_PRINTF("%s EN_CHRG_B1\r\n",self->name);
 8013916:	6801      	ldr	r1, [r0, #0]
 8013918:	4804      	ldr	r0, [pc, #16]	; (801392c <EN_chrg_B1+0x18>)
 801391a:	f005 f8b7 	bl	8018a8c <iprintf>
	EGTN_MW_RELAY_set_cp_ctl(ctl);
 801391e:	2001      	movs	r0, #1
 8013920:	f001 fff0 	bl	8015904 <EGTN_MW_RELAY_set_cp_ctl>
	EGTN_MW_RELAY_set_mc_ctl(ctl);
 8013924:	2000      	movs	r0, #0
 8013926:	f002 f819 	bl	801595c <EGTN_MW_RELAY_set_mc_ctl>
}
 801392a:	bd10      	pop	{r4, pc}
 801392c:	08019b48 	.word	0x08019b48

08013930 <EN_chrg_A2>:
{
 8013930:	b510      	push	{r4, lr}
	SM_PRINTF("%s EN_CHRG_A2\r\n",self->name);
 8013932:	6801      	ldr	r1, [r0, #0]
 8013934:	4806      	ldr	r0, [pc, #24]	; (8013950 <EN_chrg_A2+0x20>)
 8013936:	f005 f8a9 	bl	8018a8c <iprintf>
	EGTN_MW_RELAY_set_cp_ctl(ctl);
 801393a:	2001      	movs	r0, #1
 801393c:	f001 ffe2 	bl	8015904 <EGTN_MW_RELAY_set_cp_ctl>
	EGTN_MW_RELAY_set_mc_ctl(ctl);
 8013940:	2000      	movs	r0, #0
 8013942:	f002 f80b 	bl	801595c <EGTN_MW_RELAY_set_mc_ctl>
	chrg_app.supply_state = CHRG_SUPPLY_FINISHING;
 8013946:	2203      	movs	r2, #3
 8013948:	4b02      	ldr	r3, [pc, #8]	; (8013954 <EN_chrg_A2+0x24>)
 801394a:	71da      	strb	r2, [r3, #7]
}
 801394c:	bd10      	pop	{r4, pc}
 801394e:	46c0      	nop			; (mov r8, r8)
 8013950:	08019b58 	.word	0x08019b58
 8013954:	2000094c 	.word	0x2000094c

08013958 <EN_chrg_A1>:
{
 8013958:	b510      	push	{r4, lr}
	SM_PRINTF("%s EN_CHRG_A1\r\n",self->name);
 801395a:	6801      	ldr	r1, [r0, #0]
 801395c:	4806      	ldr	r0, [pc, #24]	; (8013978 <EN_chrg_A1+0x20>)
 801395e:	f005 f895 	bl	8018a8c <iprintf>
	EGTN_MW_RELAY_set_cp_ctl(ctl);
 8013962:	2001      	movs	r0, #1
 8013964:	f001 ffce 	bl	8015904 <EGTN_MW_RELAY_set_cp_ctl>
	EGTN_MW_RELAY_set_mc_ctl(ctl);
 8013968:	2000      	movs	r0, #0
 801396a:	f001 fff7 	bl	801595c <EGTN_MW_RELAY_set_mc_ctl>
	chrg_app.supply_state = CHRG_SUPPLY_STANDBY;
 801396e:	2200      	movs	r2, #0
 8013970:	4b02      	ldr	r3, [pc, #8]	; (801397c <EN_chrg_A1+0x24>)
 8013972:	71da      	strb	r2, [r3, #7]
}
 8013974:	bd10      	pop	{r4, pc}
 8013976:	46c0      	nop			; (mov r8, r8)
 8013978:	08019b68 	.word	0x08019b68
 801397c:	2000094c 	.word	0x2000094c

08013980 <EN_chrg_idle>:
{
 8013980:	b510      	push	{r4, lr}
	SM_PRINTF("%s EN_CHRG_idle\r\n",self->name);
 8013982:	6801      	ldr	r1, [r0, #0]
 8013984:	4804      	ldr	r0, [pc, #16]	; (8013998 <EN_chrg_idle+0x18>)
 8013986:	f005 f881 	bl	8018a8c <iprintf>
	EGTN_MW_RELAY_set_cp_ctl(ctl);
 801398a:	2000      	movs	r0, #0
 801398c:	f001 ffba 	bl	8015904 <EGTN_MW_RELAY_set_cp_ctl>
	EGTN_MW_RELAY_set_mc_ctl(ctl);
 8013990:	2000      	movs	r0, #0
 8013992:	f001 ffe3 	bl	801595c <EGTN_MW_RELAY_set_mc_ctl>
}
 8013996:	bd10      	pop	{r4, pc}
 8013998:	08019b78 	.word	0x08019b78

0801399c <ST_chrg_C2>:
{
 801399c:	b570      	push	{r4, r5, r6, lr}
	if(PWM_12V == chrg_app.cp_state)
 801399e:	4d0f      	ldr	r5, [pc, #60]	; (80139dc <ST_chrg_C2+0x40>)
{
 80139a0:	0004      	movs	r4, r0
	if(PWM_12V == chrg_app.cp_state)
 80139a2:	786b      	ldrb	r3, [r5, #1]
 80139a4:	2b04      	cmp	r3, #4
 80139a6:	d002      	beq.n	80139ae <ST_chrg_C2+0x12>
	if(PWM_9V == chrg_app.cp_state)
 80139a8:	2b05      	cmp	r3, #5
 80139aa:	d00c      	beq.n	80139c6 <ST_chrg_C2+0x2a>
}
 80139ac:	bd70      	pop	{r4, r5, r6, pc}
		SM_PRINTF("%s ST_CHRG_C2 : go to A2\r\n",self->name);
 80139ae:	6801      	ldr	r1, [r0, #0]
 80139b0:	480b      	ldr	r0, [pc, #44]	; (80139e0 <ST_chrg_C2+0x44>)
 80139b2:	f005 f86b 	bl	8018a8c <iprintf>
		SM_InternalEvent(ST_CHRG_A2,NULL);
 80139b6:	2200      	movs	r2, #0
 80139b8:	2102      	movs	r1, #2
 80139ba:	0020      	movs	r0, r4
 80139bc:	f000 fd54 	bl	8014468 <_SM_InternalEvent>
 80139c0:	786b      	ldrb	r3, [r5, #1]
	if(PWM_9V == chrg_app.cp_state)
 80139c2:	2b05      	cmp	r3, #5
 80139c4:	d1f2      	bne.n	80139ac <ST_chrg_C2+0x10>
		SM_PRINTF("%s ST_CHRG_C2 : go to B2\r\n",self->name);
 80139c6:	6821      	ldr	r1, [r4, #0]
 80139c8:	4806      	ldr	r0, [pc, #24]	; (80139e4 <ST_chrg_C2+0x48>)
 80139ca:	f005 f85f 	bl	8018a8c <iprintf>
		SM_InternalEvent(ST_CHRG_B2,NULL);
 80139ce:	2200      	movs	r2, #0
 80139d0:	2104      	movs	r1, #4
 80139d2:	0020      	movs	r0, r4
 80139d4:	f000 fd48 	bl	8014468 <_SM_InternalEvent>
}
 80139d8:	e7e8      	b.n	80139ac <ST_chrg_C2+0x10>
 80139da:	46c0      	nop			; (mov r8, r8)
 80139dc:	2000094c 	.word	0x2000094c
 80139e0:	08019b8c 	.word	0x08019b8c
 80139e4:	08019ba8 	.word	0x08019ba8

080139e8 <ST_chrg_C1>:
{
 80139e8:	b570      	push	{r4, r5, r6, lr}
	if(DC_12V == chrg_app.cp_state)
 80139ea:	4d18      	ldr	r5, [pc, #96]	; (8013a4c <ST_chrg_C1+0x64>)
{
 80139ec:	0004      	movs	r4, r0
	if(DC_12V == chrg_app.cp_state)
 80139ee:	786b      	ldrb	r3, [r5, #1]
 80139f0:	2b01      	cmp	r3, #1
 80139f2:	d01f      	beq.n	8013a34 <ST_chrg_C1+0x4c>
	if((PWM_6V == chrg_app.cp_state) && (CHRG_SUPPLY_ACTIVE == chrg_app.supply_state) && (5 < chrg_app.cp_pwm_duty))
 80139f4:	2b06      	cmp	r3, #6
 80139f6:	d00c      	beq.n	8013a12 <ST_chrg_C1+0x2a>
	if(DC_9V == chrg_app.cp_state)
 80139f8:	2b02      	cmp	r3, #2
 80139fa:	d000      	beq.n	80139fe <ST_chrg_C1+0x16>
}
 80139fc:	bd70      	pop	{r4, r5, r6, pc}
		SM_PRINTF("%s ST_CHRG_C1 : go to B1\r\n",self->name);
 80139fe:	6821      	ldr	r1, [r4, #0]
 8013a00:	4813      	ldr	r0, [pc, #76]	; (8013a50 <ST_chrg_C1+0x68>)
 8013a02:	f005 f843 	bl	8018a8c <iprintf>
		SM_InternalEvent(ST_CHRG_B1,NULL);
 8013a06:	2200      	movs	r2, #0
 8013a08:	2103      	movs	r1, #3
 8013a0a:	0020      	movs	r0, r4
 8013a0c:	f000 fd2c 	bl	8014468 <_SM_InternalEvent>
}
 8013a10:	e7f4      	b.n	80139fc <ST_chrg_C1+0x14>
	if((PWM_6V == chrg_app.cp_state) && (CHRG_SUPPLY_ACTIVE == chrg_app.supply_state) && (5 < chrg_app.cp_pwm_duty))
 8013a12:	79eb      	ldrb	r3, [r5, #7]
 8013a14:	2b01      	cmp	r3, #1
 8013a16:	d1f1      	bne.n	80139fc <ST_chrg_C1+0x14>
 8013a18:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
 8013a1a:	2b05      	cmp	r3, #5
 8013a1c:	d9ee      	bls.n	80139fc <ST_chrg_C1+0x14>
		SM_PRINTF("%s ST_CHRG_C1 : go to C2\r\n",self->name);
 8013a1e:	6821      	ldr	r1, [r4, #0]
 8013a20:	480c      	ldr	r0, [pc, #48]	; (8013a54 <ST_chrg_C1+0x6c>)
 8013a22:	f005 f833 	bl	8018a8c <iprintf>
		SM_InternalEvent(ST_CHRG_C2,NULL);
 8013a26:	2200      	movs	r2, #0
 8013a28:	2106      	movs	r1, #6
 8013a2a:	0020      	movs	r0, r4
 8013a2c:	f000 fd1c 	bl	8014468 <_SM_InternalEvent>
 8013a30:	786b      	ldrb	r3, [r5, #1]
 8013a32:	e7e1      	b.n	80139f8 <ST_chrg_C1+0x10>
		SM_PRINTF("%s ST_CHRG_C1 : go to A1\r\n",self->name);
 8013a34:	6801      	ldr	r1, [r0, #0]
 8013a36:	4808      	ldr	r0, [pc, #32]	; (8013a58 <ST_chrg_C1+0x70>)
 8013a38:	f005 f828 	bl	8018a8c <iprintf>
		SM_InternalEvent(ST_CHRG_A1,NULL);
 8013a3c:	2200      	movs	r2, #0
 8013a3e:	2101      	movs	r1, #1
 8013a40:	0020      	movs	r0, r4
 8013a42:	f000 fd11 	bl	8014468 <_SM_InternalEvent>
 8013a46:	786b      	ldrb	r3, [r5, #1]
 8013a48:	e7d4      	b.n	80139f4 <ST_chrg_C1+0xc>
 8013a4a:	46c0      	nop			; (mov r8, r8)
 8013a4c:	2000094c 	.word	0x2000094c
 8013a50:	08019bfc 	.word	0x08019bfc
 8013a54:	08019be0 	.word	0x08019be0
 8013a58:	08019bc4 	.word	0x08019bc4

08013a5c <ST_chrg_B2>:
{
 8013a5c:	b570      	push	{r4, r5, r6, lr}
	if(PWM_12V == chrg_app.cp_state)
 8013a5e:	4d19      	ldr	r5, [pc, #100]	; (8013ac4 <ST_chrg_B2+0x68>)
{
 8013a60:	0004      	movs	r4, r0
	if(PWM_12V == chrg_app.cp_state)
 8013a62:	786b      	ldrb	r3, [r5, #1]
 8013a64:	2b04      	cmp	r3, #4
 8013a66:	d022      	beq.n	8013aae <ST_chrg_B2+0x52>
	if((PWM_6V == chrg_app.cp_state) && (CHRG_SUPPLY_ACTIVE == chrg_app.supply_state) && (5 < chrg_app.cp_pwm_duty))
 8013a68:	2b06      	cmp	r3, #6
 8013a6a:	d00f      	beq.n	8013a8c <ST_chrg_B2+0x30>
	if((DC_9V == chrg_app.cp_state) && (CHRG_SUPPLY_ACTIVE != chrg_app.supply_state))
 8013a6c:	2b02      	cmp	r3, #2
 8013a6e:	d000      	beq.n	8013a72 <ST_chrg_B2+0x16>
}
 8013a70:	bd70      	pop	{r4, r5, r6, pc}
	if((DC_9V == chrg_app.cp_state) && (CHRG_SUPPLY_ACTIVE != chrg_app.supply_state))
 8013a72:	79eb      	ldrb	r3, [r5, #7]
 8013a74:	2b01      	cmp	r3, #1
 8013a76:	d0fb      	beq.n	8013a70 <ST_chrg_B2+0x14>
		SM_PRINTF("%s ST_CHRG_B2 : go to B1\r\n",self->name);
 8013a78:	6821      	ldr	r1, [r4, #0]
 8013a7a:	4813      	ldr	r0, [pc, #76]	; (8013ac8 <ST_chrg_B2+0x6c>)
 8013a7c:	f005 f806 	bl	8018a8c <iprintf>
		SM_InternalEvent(ST_CHRG_B1,NULL);
 8013a80:	2200      	movs	r2, #0
 8013a82:	2103      	movs	r1, #3
 8013a84:	0020      	movs	r0, r4
 8013a86:	f000 fcef 	bl	8014468 <_SM_InternalEvent>
}
 8013a8a:	e7f1      	b.n	8013a70 <ST_chrg_B2+0x14>
	if((PWM_6V == chrg_app.cp_state) && (CHRG_SUPPLY_ACTIVE == chrg_app.supply_state) && (5 < chrg_app.cp_pwm_duty))
 8013a8c:	79eb      	ldrb	r3, [r5, #7]
 8013a8e:	2b01      	cmp	r3, #1
 8013a90:	d1ee      	bne.n	8013a70 <ST_chrg_B2+0x14>
 8013a92:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
 8013a94:	2b05      	cmp	r3, #5
 8013a96:	d9eb      	bls.n	8013a70 <ST_chrg_B2+0x14>
		SM_PRINTF("%s ST_CHRG_B2 : go to C2\r\n",self->name);
 8013a98:	6821      	ldr	r1, [r4, #0]
 8013a9a:	480c      	ldr	r0, [pc, #48]	; (8013acc <ST_chrg_B2+0x70>)
 8013a9c:	f004 fff6 	bl	8018a8c <iprintf>
		SM_InternalEvent(ST_CHRG_C2,NULL);
 8013aa0:	2200      	movs	r2, #0
 8013aa2:	2106      	movs	r1, #6
 8013aa4:	0020      	movs	r0, r4
 8013aa6:	f000 fcdf 	bl	8014468 <_SM_InternalEvent>
 8013aaa:	786b      	ldrb	r3, [r5, #1]
 8013aac:	e7de      	b.n	8013a6c <ST_chrg_B2+0x10>
		SM_PRINTF("%s ST_CHRG_B2 : go to A2\r\n",self->name);
 8013aae:	6801      	ldr	r1, [r0, #0]
 8013ab0:	4807      	ldr	r0, [pc, #28]	; (8013ad0 <ST_chrg_B2+0x74>)
 8013ab2:	f004 ffeb 	bl	8018a8c <iprintf>
		SM_InternalEvent(ST_CHRG_A2,NULL);
 8013ab6:	2200      	movs	r2, #0
 8013ab8:	2102      	movs	r1, #2
 8013aba:	0020      	movs	r0, r4
 8013abc:	f000 fcd4 	bl	8014468 <_SM_InternalEvent>
 8013ac0:	786b      	ldrb	r3, [r5, #1]
 8013ac2:	e7d1      	b.n	8013a68 <ST_chrg_B2+0xc>
 8013ac4:	2000094c 	.word	0x2000094c
 8013ac8:	08019c50 	.word	0x08019c50
 8013acc:	08019c34 	.word	0x08019c34
 8013ad0:	08019c18 	.word	0x08019c18

08013ad4 <ST_chrg_B1>:
{
 8013ad4:	b570      	push	{r4, r5, r6, lr}
	if(DC_12V == chrg_app.cp_state)
 8013ad6:	4d10      	ldr	r5, [pc, #64]	; (8013b18 <ST_chrg_B1+0x44>)
{
 8013ad8:	0004      	movs	r4, r0
	if(DC_12V == chrg_app.cp_state)
 8013ada:	786b      	ldrb	r3, [r5, #1]
 8013adc:	2b01      	cmp	r3, #1
 8013ade:	d00f      	beq.n	8013b00 <ST_chrg_B1+0x2c>
	if((PWM_9V == chrg_app.cp_state) && (CHRG_SUPPLY_ACTIVE == chrg_app.supply_state))
 8013ae0:	2b05      	cmp	r3, #5
 8013ae2:	d000      	beq.n	8013ae6 <ST_chrg_B1+0x12>
}
 8013ae4:	bd70      	pop	{r4, r5, r6, pc}
	if((PWM_9V == chrg_app.cp_state) && (CHRG_SUPPLY_ACTIVE == chrg_app.supply_state))
 8013ae6:	79eb      	ldrb	r3, [r5, #7]
 8013ae8:	2b01      	cmp	r3, #1
 8013aea:	d1fb      	bne.n	8013ae4 <ST_chrg_B1+0x10>
		SM_PRINTF("%s ST_CHRG_B1 : go to B2\r\n",self->name);
 8013aec:	6821      	ldr	r1, [r4, #0]
 8013aee:	480b      	ldr	r0, [pc, #44]	; (8013b1c <ST_chrg_B1+0x48>)
 8013af0:	f004 ffcc 	bl	8018a8c <iprintf>
		SM_InternalEvent(ST_CHRG_B2,NULL);
 8013af4:	2200      	movs	r2, #0
 8013af6:	2104      	movs	r1, #4
 8013af8:	0020      	movs	r0, r4
 8013afa:	f000 fcb5 	bl	8014468 <_SM_InternalEvent>
}
 8013afe:	e7f1      	b.n	8013ae4 <ST_chrg_B1+0x10>
		SM_PRINTF("%s ST_CHRG_B1 : go to A1\r\n",self->name);
 8013b00:	6801      	ldr	r1, [r0, #0]
 8013b02:	4807      	ldr	r0, [pc, #28]	; (8013b20 <ST_chrg_B1+0x4c>)
 8013b04:	f004 ffc2 	bl	8018a8c <iprintf>
		SM_InternalEvent(ST_CHRG_A1,NULL);
 8013b08:	2200      	movs	r2, #0
 8013b0a:	2101      	movs	r1, #1
 8013b0c:	0020      	movs	r0, r4
 8013b0e:	f000 fcab 	bl	8014468 <_SM_InternalEvent>
 8013b12:	786b      	ldrb	r3, [r5, #1]
 8013b14:	e7e4      	b.n	8013ae0 <ST_chrg_B1+0xc>
 8013b16:	46c0      	nop			; (mov r8, r8)
 8013b18:	2000094c 	.word	0x2000094c
 8013b1c:	08019c88 	.word	0x08019c88
 8013b20:	08019c6c 	.word	0x08019c6c

08013b24 <ST_chrg_A2>:
{
 8013b24:	b570      	push	{r4, r5, r6, lr}
	if(PWM_9V == chrg_app.cp_state)
 8013b26:	4d16      	ldr	r5, [pc, #88]	; (8013b80 <ST_chrg_A2+0x5c>)
{
 8013b28:	0004      	movs	r4, r0
	if(PWM_9V == chrg_app.cp_state)
 8013b2a:	786b      	ldrb	r3, [r5, #1]
 8013b2c:	2b05      	cmp	r3, #5
 8013b2e:	d004      	beq.n	8013b3a <ST_chrg_A2+0x16>
	if(PWM_6V == chrg_app.cp_state)
 8013b30:	2b06      	cmp	r3, #6
 8013b32:	d00e      	beq.n	8013b52 <ST_chrg_A2+0x2e>
	if(DC_12V == chrg_app.cp_state)
 8013b34:	2b01      	cmp	r3, #1
 8013b36:	d018      	beq.n	8013b6a <ST_chrg_A2+0x46>
}
 8013b38:	bd70      	pop	{r4, r5, r6, pc}
		SM_PRINTF("%s ST_CHRG_A2 : go to B2\r\n",self->name);
 8013b3a:	6801      	ldr	r1, [r0, #0]
 8013b3c:	4811      	ldr	r0, [pc, #68]	; (8013b84 <ST_chrg_A2+0x60>)
 8013b3e:	f004 ffa5 	bl	8018a8c <iprintf>
		SM_InternalEvent(ST_CHRG_B2,NULL);
 8013b42:	2200      	movs	r2, #0
 8013b44:	2104      	movs	r1, #4
 8013b46:	0020      	movs	r0, r4
 8013b48:	f000 fc8e 	bl	8014468 <_SM_InternalEvent>
 8013b4c:	786b      	ldrb	r3, [r5, #1]
	if(PWM_6V == chrg_app.cp_state)
 8013b4e:	2b06      	cmp	r3, #6
 8013b50:	d1f0      	bne.n	8013b34 <ST_chrg_A2+0x10>
		SM_PRINTF("%s ST_CHRG_A2 : go to C2\r\n",self->name);
 8013b52:	6821      	ldr	r1, [r4, #0]
 8013b54:	480c      	ldr	r0, [pc, #48]	; (8013b88 <ST_chrg_A2+0x64>)
 8013b56:	f004 ff99 	bl	8018a8c <iprintf>
		SM_InternalEvent(ST_CHRG_C2,NULL);
 8013b5a:	2200      	movs	r2, #0
 8013b5c:	2106      	movs	r1, #6
 8013b5e:	0020      	movs	r0, r4
 8013b60:	f000 fc82 	bl	8014468 <_SM_InternalEvent>
 8013b64:	786b      	ldrb	r3, [r5, #1]
	if(DC_12V == chrg_app.cp_state)
 8013b66:	2b01      	cmp	r3, #1
 8013b68:	d1e6      	bne.n	8013b38 <ST_chrg_A2+0x14>
		SM_PRINTF("%s ST_CHRG_A2 : go to A1\r\n",self->name);
 8013b6a:	6821      	ldr	r1, [r4, #0]
 8013b6c:	4807      	ldr	r0, [pc, #28]	; (8013b8c <ST_chrg_A2+0x68>)
 8013b6e:	f004 ff8d 	bl	8018a8c <iprintf>
		SM_InternalEvent(ST_CHRG_A1,NULL);
 8013b72:	2200      	movs	r2, #0
 8013b74:	2101      	movs	r1, #1
 8013b76:	0020      	movs	r0, r4
 8013b78:	f000 fc76 	bl	8014468 <_SM_InternalEvent>
}
 8013b7c:	e7dc      	b.n	8013b38 <ST_chrg_A2+0x14>
 8013b7e:	46c0      	nop			; (mov r8, r8)
 8013b80:	2000094c 	.word	0x2000094c
 8013b84:	08019ca4 	.word	0x08019ca4
 8013b88:	08019cc0 	.word	0x08019cc0
 8013b8c:	08019cdc 	.word	0x08019cdc

08013b90 <ST_chrg_A1>:
{
 8013b90:	b570      	push	{r4, r5, r6, lr}
	if(DC_9V == chrg_app.cp_state)
 8013b92:	4d0f      	ldr	r5, [pc, #60]	; (8013bd0 <ST_chrg_A1+0x40>)
{
 8013b94:	0004      	movs	r4, r0
	if(DC_9V == chrg_app.cp_state)
 8013b96:	786b      	ldrb	r3, [r5, #1]
 8013b98:	2b02      	cmp	r3, #2
 8013b9a:	d002      	beq.n	8013ba2 <ST_chrg_A1+0x12>
	if(DC_6V == chrg_app.cp_state)
 8013b9c:	2b03      	cmp	r3, #3
 8013b9e:	d00c      	beq.n	8013bba <ST_chrg_A1+0x2a>
}
 8013ba0:	bd70      	pop	{r4, r5, r6, pc}
		SM_PRINTF("%s ST_CHRG_A1 : go to B1\r\n",self->name);
 8013ba2:	6801      	ldr	r1, [r0, #0]
 8013ba4:	480b      	ldr	r0, [pc, #44]	; (8013bd4 <ST_chrg_A1+0x44>)
 8013ba6:	f004 ff71 	bl	8018a8c <iprintf>
		SM_InternalEvent(ST_CHRG_B1,NULL);
 8013baa:	2200      	movs	r2, #0
 8013bac:	2103      	movs	r1, #3
 8013bae:	0020      	movs	r0, r4
 8013bb0:	f000 fc5a 	bl	8014468 <_SM_InternalEvent>
 8013bb4:	786b      	ldrb	r3, [r5, #1]
	if(DC_6V == chrg_app.cp_state)
 8013bb6:	2b03      	cmp	r3, #3
 8013bb8:	d1f2      	bne.n	8013ba0 <ST_chrg_A1+0x10>
		SM_PRINTF("%s ST_CHRG_A1 : go to C1\r\n",self->name);
 8013bba:	6821      	ldr	r1, [r4, #0]
 8013bbc:	4806      	ldr	r0, [pc, #24]	; (8013bd8 <ST_chrg_A1+0x48>)
 8013bbe:	f004 ff65 	bl	8018a8c <iprintf>
		SM_InternalEvent(ST_CHRG_C1,NULL);
 8013bc2:	2200      	movs	r2, #0
 8013bc4:	2105      	movs	r1, #5
 8013bc6:	0020      	movs	r0, r4
 8013bc8:	f000 fc4e 	bl	8014468 <_SM_InternalEvent>
}
 8013bcc:	e7e8      	b.n	8013ba0 <ST_chrg_A1+0x10>
 8013bce:	46c0      	nop			; (mov r8, r8)
 8013bd0:	2000094c 	.word	0x2000094c
 8013bd4:	08019cf8 	.word	0x08019cf8
 8013bd8:	08019d14 	.word	0x08019d14

08013bdc <ST_chrg_E_F>:
 8013bdc:	4770      	bx	lr
 8013bde:	46c0      	nop			; (mov r8, r8)

08013be0 <chrg_indiled_display>:
	e_CHRG_STATE state = chrg_app.state;
 8013be0:	4b0e      	ldr	r3, [pc, #56]	; (8013c1c <chrg_indiled_display+0x3c>)
{
 8013be2:	b510      	push	{r4, lr}
 8013be4:	781b      	ldrb	r3, [r3, #0]
 8013be6:	2b07      	cmp	r3, #7
 8013be8:	d806      	bhi.n	8013bf8 <chrg_indiled_display+0x18>
 8013bea:	4a0d      	ldr	r2, [pc, #52]	; (8013c20 <chrg_indiled_display+0x40>)
 8013bec:	009b      	lsls	r3, r3, #2
 8013bee:	58d3      	ldr	r3, [r2, r3]
 8013bf0:	469f      	mov	pc, r3
			EGTN_MW_INDILED_sled_ctl(RED);
 8013bf2:	2001      	movs	r0, #1
 8013bf4:	f001 fce8 	bl	80155c8 <EGTN_MW_INDILED_sled_ctl>
}
 8013bf8:	bd10      	pop	{r4, pc}
				EGTN_MW_INDILED_sled_ctl(GREEN);
 8013bfa:	2002      	movs	r0, #2
 8013bfc:	f001 fce4 	bl	80155c8 <EGTN_MW_INDILED_sled_ctl>
		break;
 8013c00:	e7fa      	b.n	8013bf8 <chrg_indiled_display+0x18>
			EGTN_MW_INDILED_sled_ctl(WHITE);
 8013c02:	2007      	movs	r0, #7
 8013c04:	f001 fce0 	bl	80155c8 <EGTN_MW_INDILED_sled_ctl>
		break;
 8013c08:	e7f6      	b.n	8013bf8 <chrg_indiled_display+0x18>
				EGTN_MW_INDILED_sled_ctl(BLUE);
 8013c0a:	2003      	movs	r0, #3
 8013c0c:	f001 fcdc 	bl	80155c8 <EGTN_MW_INDILED_sled_ctl>
		break;
 8013c10:	e7f2      	b.n	8013bf8 <chrg_indiled_display+0x18>
			EGTN_MW_INDILED_sled_ctl(PURPLE);
 8013c12:	2006      	movs	r0, #6
 8013c14:	f001 fcd8 	bl	80155c8 <EGTN_MW_INDILED_sled_ctl>
		break;
 8013c18:	e7ee      	b.n	8013bf8 <chrg_indiled_display+0x18>
 8013c1a:	46c0      	nop			; (mov r8, r8)
 8013c1c:	2000094c 	.word	0x2000094c
 8013c20:	08019d30 	.word	0x08019d30

08013c24 <EGTN_APP_CHRG_update_parameter_loop>:
{
	return self->currentState;
}

void EGTN_APP_CHRG_update_parameter_loop()
{
 8013c24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013c26:	46c6      	mov	lr, r8
 8013c28:	b500      	push	{lr}
	int temp_cp_h = (int)(100 * EGTN_MW_CP_get_h_final_voltage());
 8013c2a:	f001 fa4d 	bl	80150c8 <EGTN_MW_CP_get_h_final_voltage>
 8013c2e:	0004      	movs	r4, r0
 8013c30:	000d      	movs	r5, r1
	int temp_cp_l = (int)(100 * EGTN_MW_CP_get_l_final_voltage());
 8013c32:	f001 fa4f 	bl	80150d4 <EGTN_MW_CP_get_l_final_voltage>

	chrg_app.state = SM_Get(EGUHA_CHRG_SM,EGTN_APP_CHRG_get_chrg_state);
 8013c36:	4b21      	ldr	r3, [pc, #132]	; (8013cbc <EGTN_APP_CHRG_update_parameter_loop+0x98>)
	int temp_cp_l = (int)(100 * EGTN_MW_CP_get_l_final_voltage());
 8013c38:	000f      	movs	r7, r1
	chrg_app.state = SM_Get(EGUHA_CHRG_SM,EGTN_APP_CHRG_get_chrg_state);
 8013c3a:	4698      	mov	r8, r3
 8013c3c:	4642      	mov	r2, r8
 8013c3e:	4b20      	ldr	r3, [pc, #128]	; (8013cc0 <EGTN_APP_CHRG_update_parameter_loop+0x9c>)
	int temp_cp_l = (int)(100 * EGTN_MW_CP_get_l_final_voltage());
 8013c40:	0006      	movs	r6, r0
	chrg_app.state = SM_Get(EGUHA_CHRG_SM,EGTN_APP_CHRG_get_chrg_state);
 8013c42:	7a5b      	ldrb	r3, [r3, #9]
 8013c44:	7013      	strb	r3, [r2, #0]

	chrg_app.instant_vrms = EGTN_APP_SYS_get_ac_vrms();
 8013c46:	f000 fae1 	bl	801420c <EGTN_APP_SYS_get_ac_vrms>
 8013c4a:	4643      	mov	r3, r8
 8013c4c:	6098      	str	r0, [r3, #8]
	chrg_app.instant_irms = EGTN_APP_SYS_get_ac_irms();
 8013c4e:	f000 fae3 	bl	8014218 <EGTN_APP_SYS_get_ac_irms>
 8013c52:	4643      	mov	r3, r8
 8013c54:	60d8      	str	r0, [r3, #12]
	//chrg_app.active_energy;
	//chrg_app.startpoint_active_energy;
	//chrg_app.endpoint_active_energy;
	//chrg_app.use_active_energy;

	chrg_app.internal_temp = EGTN_MW_NTC_get_temp();
 8013c56:	f001 fd3b 	bl	80156d0 <EGTN_MW_NTC_get_temp>
 8013c5a:	4643      	mov	r3, r8
	int temp_cp_h = (int)(100 * EGTN_MW_CP_get_h_final_voltage());
 8013c5c:	2200      	movs	r2, #0
	chrg_app.internal_temp = EGTN_MW_NTC_get_temp();
 8013c5e:	8518      	strh	r0, [r3, #40]	; 0x28
	int temp_cp_h = (int)(100 * EGTN_MW_CP_get_h_final_voltage());
 8013c60:	0029      	movs	r1, r5
 8013c62:	4b18      	ldr	r3, [pc, #96]	; (8013cc4 <EGTN_APP_CHRG_update_parameter_loop+0xa0>)
 8013c64:	0020      	movs	r0, r4
 8013c66:	f7fe f8f3 	bl	8011e50 <__aeabi_dmul>
 8013c6a:	f7fe ff0d 	bl	8012a88 <__aeabi_d2iz>
	chrg_app.cp_h_voltage = temp_cp_h;
 8013c6e:	4643      	mov	r3, r8
	int temp_cp_l = (int)(100 * EGTN_MW_CP_get_l_final_voltage());
 8013c70:	2200      	movs	r2, #0
	chrg_app.cp_h_voltage = temp_cp_h;
 8013c72:	8558      	strh	r0, [r3, #42]	; 0x2a
	int temp_cp_l = (int)(100 * EGTN_MW_CP_get_l_final_voltage());
 8013c74:	0039      	movs	r1, r7
 8013c76:	4b13      	ldr	r3, [pc, #76]	; (8013cc4 <EGTN_APP_CHRG_update_parameter_loop+0xa0>)
 8013c78:	0030      	movs	r0, r6
 8013c7a:	f7fe f8e9 	bl	8011e50 <__aeabi_dmul>
 8013c7e:	f7fe ff03 	bl	8012a88 <__aeabi_d2iz>
	chrg_app.cp_l_voltage = temp_cp_l;
 8013c82:	4643      	mov	r3, r8
 8013c84:	8598      	strh	r0, [r3, #44]	; 0x2c
	chrg_app.cp_state = EGTN_MW_CP_get_cp_state();
 8013c86:	f001 fa2b 	bl	80150e0 <EGTN_MW_CP_get_cp_state>
 8013c8a:	4643      	mov	r3, r8
 8013c8c:	7058      	strb	r0, [r3, #1]

	if(CHRG_SUPPLY_ACTIVE == chrg_app.supply_state)
 8013c8e:	79db      	ldrb	r3, [r3, #7]
 8013c90:	2b01      	cmp	r3, #1
 8013c92:	d009      	beq.n	8013ca8 <EGTN_APP_CHRG_update_parameter_loop+0x84>
	chrg_app.cp_pwm_duty = 100;
 8013c94:	2364      	movs	r3, #100	; 0x64
 8013c96:	4642      	mov	r2, r8
}
 8013c98:	2000      	movs	r0, #0
 8013c9a:	490a      	ldr	r1, [pc, #40]	; (8013cc4 <EGTN_APP_CHRG_update_parameter_loop+0xa0>)
	chrg_app.cp_pwm_duty = 100;
 8013c9c:	85d3      	strh	r3, [r2, #46]	; 0x2e
	EGTN_MW_CP_set_duty(duty);
 8013c9e:	f001 f9ef 	bl	8015080 <EGTN_MW_CP_set_duty>
	else
	{
		chrg_off_cp_pwm_duty();
	}
	chrg_set_cp_pwm_duty(chrg_app.cp_pwm_duty);
}
 8013ca2:	bc80      	pop	{r7}
 8013ca4:	46b8      	mov	r8, r7
 8013ca6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	chrg_app.cp_pwm_duty = EGTN_MW_CP_cal_ampe_to_duty(ampe);
 8013ca8:	4643      	mov	r3, r8
 8013caa:	8a98      	ldrh	r0, [r3, #20]
 8013cac:	f001 fa1e 	bl	80150ec <EGTN_MW_CP_cal_ampe_to_duty>
 8013cb0:	4643      	mov	r3, r8
 8013cb2:	85d8      	strh	r0, [r3, #46]	; 0x2e
 8013cb4:	b200      	sxth	r0, r0
 8013cb6:	f7fe ff1d 	bl	8012af4 <__aeabi_i2d>
}
 8013cba:	e7f0      	b.n	8013c9e <EGTN_APP_CHRG_update_parameter_loop+0x7a>
 8013cbc:	2000094c 	.word	0x2000094c
 8013cc0:	200000c4 	.word	0x200000c4
 8013cc4:	40590000 	.word	0x40590000

08013cc8 <EGTN_APP_CHRG_startup>:
uint16_t EGTN_APP_CHRG_get_active_irms()
{
	return chrg_app.active_irms;
}
uint8_t EGTN_APP_CHRG_startup()
{
 8013cc8:	b510      	push	{r4, lr}
	uint8_t ret = 1;

	EGTN_LIB_USERDELAY_set(&gDelay_chrg_periodic_loop_time,5);
 8013cca:	4803      	ldr	r0, [pc, #12]	; (8013cd8 <EGTN_APP_CHRG_startup+0x10>)
 8013ccc:	2105      	movs	r1, #5
 8013cce:	f000 fb9d 	bl	801440c <EGTN_LIB_USERDELAY_set>

	return ret;
}
 8013cd2:	2001      	movs	r0, #1
 8013cd4:	bd10      	pop	{r4, pc}
 8013cd6:	46c0      	nop			; (mov r8, r8)
 8013cd8:	20000980 	.word	0x20000980

08013cdc <EGTN_APP_CHRG_init>:

uint8_t EGTN_APP_CHRG_init()
{
 8013cdc:	b510      	push	{r4, lr}
	EGTN_MW_RELAY_set_cp_ctl(ctl);
 8013cde:	2000      	movs	r0, #0
 8013ce0:	f001 fe10 	bl	8015904 <EGTN_MW_RELAY_set_cp_ctl>
	EGTN_MW_RELAY_set_mc_ctl(ctl);
 8013ce4:	2000      	movs	r0, #0
 8013ce6:	f001 fe39 	bl	801595c <EGTN_MW_RELAY_set_mc_ctl>
	uint8_t ret = 1;

	chrg_set_relay_cp(EGTN_OFF);
	chrg_set_relay_mc(EGTN_OFF);

	chrg_app.state = ST_CHRG_IDLE;
 8013cea:	2200      	movs	r2, #0
 8013cec:	4b0d      	ldr	r3, [pc, #52]	; (8013d24 <EGTN_APP_CHRG_init+0x48>)
	chrg_app.cp_state = default0;

	chrg_app.active_irms = 0;
	chrg_app.cp_pwm_duty = 100;

	printf("CHRG_APP : go to chrg_A1 \r\n");
 8013cee:	480e      	ldr	r0, [pc, #56]	; (8013d28 <EGTN_APP_CHRG_init+0x4c>)
	chrg_app.state = ST_CHRG_IDLE;
 8013cf0:	801a      	strh	r2, [r3, #0]
	chrg_app.detection_state = CHRG_DETECTION_STANDBY;
 8013cf2:	80da      	strh	r2, [r3, #6]
	chrg_app.instant_vrms = 0;
 8013cf4:	609a      	str	r2, [r3, #8]
	chrg_app.instant_irms = 0;
 8013cf6:	60da      	str	r2, [r3, #12]
	chrg_app.instant_power = 0;
 8013cf8:	611a      	str	r2, [r3, #16]
	chrg_app.active_irms = 0;
 8013cfa:	829a      	strh	r2, [r3, #20]
	chrg_app.active_energy = 0;
 8013cfc:	619a      	str	r2, [r3, #24]
	chrg_app.startpoint_active_energy = 0;
 8013cfe:	61da      	str	r2, [r3, #28]
	chrg_app.endpoint_active_energy = 0;
 8013d00:	621a      	str	r2, [r3, #32]
	chrg_app.use_active_energy = 0;
 8013d02:	625a      	str	r2, [r3, #36]	; 0x24
	chrg_app.internal_temp = 0;
 8013d04:	629a      	str	r2, [r3, #40]	; 0x28
	chrg_app.cp_l_voltage = 0;
 8013d06:	22c8      	movs	r2, #200	; 0xc8
 8013d08:	03d2      	lsls	r2, r2, #15
 8013d0a:	62da      	str	r2, [r3, #44]	; 0x2c
	printf("CHRG_APP : go to chrg_A1 \r\n");
 8013d0c:	f004 ff4a 	bl	8018ba4 <puts>
	END_TRANSITION_MAP(s_EGUHA_CHRG_INFO,pEventData)
 8013d10:	4806      	ldr	r0, [pc, #24]	; (8013d2c <EGTN_APP_CHRG_init+0x50>)
 8013d12:	4a07      	ldr	r2, [pc, #28]	; (8013d30 <EGTN_APP_CHRG_init+0x54>)
 8013d14:	7a43      	ldrb	r3, [r0, #9]
 8013d16:	4907      	ldr	r1, [pc, #28]	; (8013d34 <EGTN_APP_CHRG_init+0x58>)
 8013d18:	5cd2      	ldrb	r2, [r2, r3]
 8013d1a:	2300      	movs	r3, #0
 8013d1c:	f000 fc0e 	bl	801453c <_SM_ExternalEvent>

	SM_Event(EGUHA_CHRG_SM,EGTN_APP_CHRG_start,NULL);

	return ret;
}
 8013d20:	2001      	movs	r0, #1
 8013d22:	bd10      	pop	{r4, pc}
 8013d24:	2000094c 	.word	0x2000094c
 8013d28:	08019d50 	.word	0x08019d50
 8013d2c:	200000c4 	.word	0x200000c4
 8013d30:	08019d98 	.word	0x08019d98
 8013d34:	08019da0 	.word	0x08019da0

08013d38 <EGTN_APP_CHRG_main>:

void EGTN_APP_CHRG_main()
{
 8013d38:	b510      	push	{r4, lr}
	EGTN_APP_CHRG_update_parameter_loop();
 8013d3a:	f7ff ff73 	bl	8013c24 <EGTN_APP_CHRG_update_parameter_loop>
	END_TRANSITION_MAP(s_EGUHA_CHRG_INFO,pEventData)
 8013d3e:	4805      	ldr	r0, [pc, #20]	; (8013d54 <EGTN_APP_CHRG_main+0x1c>)
 8013d40:	4a05      	ldr	r2, [pc, #20]	; (8013d58 <EGTN_APP_CHRG_main+0x20>)
 8013d42:	7a43      	ldrb	r3, [r0, #9]
 8013d44:	4905      	ldr	r1, [pc, #20]	; (8013d5c <EGTN_APP_CHRG_main+0x24>)
 8013d46:	5cd2      	ldrb	r2, [r2, r3]
 8013d48:	2300      	movs	r3, #0
 8013d4a:	f000 fbf7 	bl	801453c <_SM_ExternalEvent>
	chrg_indiled_display();
 8013d4e:	f7ff ff47 	bl	8013be0 <chrg_indiled_display>
	}

	chrg_wake_up_seq_loop();

	EGTN_APP_CHRG_display_loop();
}
 8013d52:	bd10      	pop	{r4, pc}
 8013d54:	200000c4 	.word	0x200000c4
 8013d58:	08019d90 	.word	0x08019d90
 8013d5c:	08019da0 	.word	0x08019da0

08013d60 <EGTN_APP_CHRG_process>:

void EGTN_APP_CHRG_process()
{
 8013d60:	b510      	push	{r4, lr}
	EGTN_LIB_USERDELAY_start(&gDelay_chrg_periodic_loop_time, DELAY_RENEW_OFF);
 8013d62:	4c09      	ldr	r4, [pc, #36]	; (8013d88 <EGTN_APP_CHRG_process+0x28>)
 8013d64:	2100      	movs	r1, #0
 8013d66:	0020      	movs	r0, r4
 8013d68:	f000 fb5a 	bl	8014420 <EGTN_LIB_USERDELAY_start>

    if(EGTN_LIB_USERDELAY_isfired(&gDelay_chrg_periodic_loop_time))
 8013d6c:	0020      	movs	r0, r4
 8013d6e:	f000 fb6b 	bl	8014448 <EGTN_LIB_USERDELAY_isfired>
 8013d72:	2800      	cmp	r0, #0
 8013d74:	d100      	bne.n	8013d78 <EGTN_APP_CHRG_process+0x18>
    {
    	EGTN_APP_CHRG_main();

	  	EGTN_LIB_USERDELAY_start(&gDelay_chrg_periodic_loop_time, DELAY_RENEW_ON);
    }
}
 8013d76:	bd10      	pop	{r4, pc}
    	EGTN_APP_CHRG_main();
 8013d78:	f7ff ffde 	bl	8013d38 <EGTN_APP_CHRG_main>
	  	EGTN_LIB_USERDELAY_start(&gDelay_chrg_periodic_loop_time, DELAY_RENEW_ON);
 8013d7c:	2101      	movs	r1, #1
 8013d7e:	0020      	movs	r0, r4
 8013d80:	f000 fb4e 	bl	8014420 <EGTN_LIB_USERDELAY_start>
}
 8013d84:	e7f7      	b.n	8013d76 <EGTN_APP_CHRG_process+0x16>
 8013d86:	46c0      	nop			; (mov r8, r8)
 8013d88:	20000980 	.word	0x20000980

08013d8c <EGUHAbooting>:
#include "egtn_app_nonos_loop.h"

static e_OPERATE_TYPE eguhaoperatetype = OPERATE_SYSTEM_STARTUP;

uint8_t EGUHAbooting(void)
{
 8013d8c:	b510      	push	{r4, lr}
	uint8_t ret = 0;
	static uint8_t is_startup = 0x00;
	uint8_t startup_complete = (1 << P_SYS_process) | (1 << P_SAFETY_FUNC_process) | (1 << P_CHARGING_process) | (1 << P_BLE_COMM_process);

	if(0x00 == (is_startup & (1 << P_SYS_process)))
 8013d8e:	4c21      	ldr	r4, [pc, #132]	; (8013e14 <EGUHAbooting+0x88>)
 8013d90:	7820      	ldrb	r0, [r4, #0]
 8013d92:	07c3      	lsls	r3, r0, #31
 8013d94:	d50a      	bpl.n	8013dac <EGUHAbooting+0x20>
		if(1 == EGTN_APP_SYS_startup())
		{
			is_startup |= (1 << P_SYS_process);
		}
	}
	if(0x00 == (is_startup & (1 << P_SAFETY_FUNC_process)))
 8013d96:	0783      	lsls	r3, r0, #30
 8013d98:	d50f      	bpl.n	8013dba <EGUHAbooting+0x2e>
		if(1 == EGTN_APP_SFTF_startup())
		{
			is_startup |= (1 << P_SAFETY_FUNC_process);
		}
	}
	if(0x00 == (is_startup & (1 << P_CHARGING_process)))
 8013d9a:	0743      	lsls	r3, r0, #29
 8013d9c:	d514      	bpl.n	8013dc8 <EGUHAbooting+0x3c>
		if(1 == EGTN_APP_CHRG_startup())
		{
			is_startup |= (1 << P_CHARGING_process);
		}
	}
	if(0x00 == (is_startup & (1 << P_BLE_COMM_process)))
 8013d9e:	0703      	lsls	r3, r0, #28
 8013da0:	d519      	bpl.n	8013dd6 <EGUHAbooting+0x4a>
		{
			is_startup |= (1 << P_BLE_COMM_process);
		}
	}

	if(is_startup == startup_complete)
 8013da2:	380f      	subs	r0, #15
 8013da4:	4243      	negs	r3, r0
 8013da6:	4158      	adcs	r0, r3
	{
		ret = 1;
	}

	return ret;
 8013da8:	b2c0      	uxtb	r0, r0
}
 8013daa:	bd10      	pop	{r4, pc}
		if(1 == EGTN_APP_SYS_startup())
 8013dac:	f000 fa3a 	bl	8014224 <EGTN_APP_SYS_startup>
 8013db0:	2801      	cmp	r0, #1
 8013db2:	d016      	beq.n	8013de2 <EGUHAbooting+0x56>
 8013db4:	7820      	ldrb	r0, [r4, #0]
	if(0x00 == (is_startup & (1 << P_SAFETY_FUNC_process)))
 8013db6:	0783      	lsls	r3, r0, #30
 8013db8:	d4ef      	bmi.n	8013d9a <EGUHAbooting+0xe>
		if(1 == EGTN_APP_SFTF_startup())
 8013dba:	f000 f8db 	bl	8013f74 <EGTN_APP_SFTF_startup>
 8013dbe:	2801      	cmp	r0, #1
 8013dc0:	d015      	beq.n	8013dee <EGUHAbooting+0x62>
 8013dc2:	7820      	ldrb	r0, [r4, #0]
	if(0x00 == (is_startup & (1 << P_CHARGING_process)))
 8013dc4:	0743      	lsls	r3, r0, #29
 8013dc6:	d4ea      	bmi.n	8013d9e <EGUHAbooting+0x12>
		if(1 == EGTN_APP_CHRG_startup())
 8013dc8:	f7ff ff7e 	bl	8013cc8 <EGTN_APP_CHRG_startup>
 8013dcc:	2801      	cmp	r0, #1
 8013dce:	d014      	beq.n	8013dfa <EGUHAbooting+0x6e>
 8013dd0:	7820      	ldrb	r0, [r4, #0]
	if(0x00 == (is_startup & (1 << P_BLE_COMM_process)))
 8013dd2:	0703      	lsls	r3, r0, #28
 8013dd4:	d4e5      	bmi.n	8013da2 <EGUHAbooting+0x16>
		if(1 == EGTN_APP_BLE_startup())
 8013dd6:	f7ff fd37 	bl	8013848 <EGTN_APP_BLE_startup>
 8013dda:	2801      	cmp	r0, #1
 8013ddc:	d013      	beq.n	8013e06 <EGUHAbooting+0x7a>
 8013dde:	7820      	ldrb	r0, [r4, #0]
 8013de0:	e7df      	b.n	8013da2 <EGUHAbooting+0x16>
			is_startup |= (1 << P_SYS_process);
 8013de2:	2301      	movs	r3, #1
 8013de4:	7820      	ldrb	r0, [r4, #0]
 8013de6:	4318      	orrs	r0, r3
 8013de8:	b2c0      	uxtb	r0, r0
 8013dea:	7020      	strb	r0, [r4, #0]
 8013dec:	e7d3      	b.n	8013d96 <EGUHAbooting+0xa>
			is_startup |= (1 << P_SAFETY_FUNC_process);
 8013dee:	2302      	movs	r3, #2
 8013df0:	7820      	ldrb	r0, [r4, #0]
 8013df2:	4318      	orrs	r0, r3
 8013df4:	b2c0      	uxtb	r0, r0
 8013df6:	7020      	strb	r0, [r4, #0]
 8013df8:	e7cf      	b.n	8013d9a <EGUHAbooting+0xe>
			is_startup |= (1 << P_CHARGING_process);
 8013dfa:	2304      	movs	r3, #4
 8013dfc:	7820      	ldrb	r0, [r4, #0]
 8013dfe:	4318      	orrs	r0, r3
 8013e00:	b2c0      	uxtb	r0, r0
 8013e02:	7020      	strb	r0, [r4, #0]
 8013e04:	e7cb      	b.n	8013d9e <EGUHAbooting+0x12>
			is_startup |= (1 << P_BLE_COMM_process);
 8013e06:	2308      	movs	r3, #8
 8013e08:	7820      	ldrb	r0, [r4, #0]
 8013e0a:	4318      	orrs	r0, r3
 8013e0c:	b2c0      	uxtb	r0, r0
 8013e0e:	7020      	strb	r0, [r4, #0]
 8013e10:	e7c7      	b.n	8013da2 <EGUHAbooting+0x16>
 8013e12:	46c0      	nop			; (mov r8, r8)
 8013e14:	2000098e 	.word	0x2000098e

08013e18 <EGUHAiniting>:

uint8_t EGUHAiniting(void)
{
 8013e18:	b510      	push	{r4, lr}
	uint8_t ret = 0;
	static uint8_t is_init = 0x00;
	uint8_t init_complete = (1 << P_SYS_process) | (1 << P_SAFETY_FUNC_process) | (1 << P_CHARGING_process) | (1 << P_BLE_COMM_process);

	if(0x00 == (is_init & (1 << P_SYS_process)))
 8013e1a:	4c22      	ldr	r4, [pc, #136]	; (8013ea4 <EGUHAiniting+0x8c>)
 8013e1c:	7820      	ldrb	r0, [r4, #0]
 8013e1e:	07c3      	lsls	r3, r0, #31
 8013e20:	d50a      	bpl.n	8013e38 <EGUHAiniting+0x20>
		if(1 == EGTN_APP_SYS_init())
		{
			is_init |= (1 << P_SYS_process);
		}
	}
	if(0x00 == (is_init & (1 << P_SAFETY_FUNC_process)))
 8013e22:	0783      	lsls	r3, r0, #30
 8013e24:	d50f      	bpl.n	8013e46 <EGUHAiniting+0x2e>
		if(1 == EGTN_APP_SFTF_init())
		{
			is_init |= (1 << P_SAFETY_FUNC_process);
		}
	}
	if(0x00 == (is_init & (1 << P_CHARGING_process)))
 8013e26:	0743      	lsls	r3, r0, #29
 8013e28:	d514      	bpl.n	8013e54 <EGUHAiniting+0x3c>
		if(1 == EGTN_APP_CHRG_init())
		{
			is_init |= (1 << P_CHARGING_process);
		}
	}
	if(0x00 == (is_init & (1 << P_BLE_COMM_process)))
 8013e2a:	0703      	lsls	r3, r0, #28
 8013e2c:	d519      	bpl.n	8013e62 <EGUHAiniting+0x4a>
			printf("bleinitok\r\n");
			is_init |= (1 << P_BLE_COMM_process);
		}
	}

	if(is_init == init_complete)
 8013e2e:	380f      	subs	r0, #15
 8013e30:	4243      	negs	r3, r0
 8013e32:	4158      	adcs	r0, r3
	{
		ret = 1;
	}

	return ret;
 8013e34:	b2c0      	uxtb	r0, r0
}
 8013e36:	bd10      	pop	{r4, pc}
		if(1 == EGTN_APP_SYS_init())
 8013e38:	f000 fa0e 	bl	8014258 <EGTN_APP_SYS_init>
 8013e3c:	2801      	cmp	r0, #1
 8013e3e:	d016      	beq.n	8013e6e <EGUHAiniting+0x56>
 8013e40:	7820      	ldrb	r0, [r4, #0]
	if(0x00 == (is_init & (1 << P_SAFETY_FUNC_process)))
 8013e42:	0783      	lsls	r3, r0, #30
 8013e44:	d4ef      	bmi.n	8013e26 <EGUHAiniting+0xe>
		if(1 == EGTN_APP_SFTF_init())
 8013e46:	f000 f89f 	bl	8013f88 <EGTN_APP_SFTF_init>
 8013e4a:	2801      	cmp	r0, #1
 8013e4c:	d015      	beq.n	8013e7a <EGUHAiniting+0x62>
 8013e4e:	7820      	ldrb	r0, [r4, #0]
	if(0x00 == (is_init & (1 << P_CHARGING_process)))
 8013e50:	0743      	lsls	r3, r0, #29
 8013e52:	d4ea      	bmi.n	8013e2a <EGUHAiniting+0x12>
		if(1 == EGTN_APP_CHRG_init())
 8013e54:	f7ff ff42 	bl	8013cdc <EGTN_APP_CHRG_init>
 8013e58:	2801      	cmp	r0, #1
 8013e5a:	d014      	beq.n	8013e86 <EGUHAiniting+0x6e>
 8013e5c:	7820      	ldrb	r0, [r4, #0]
	if(0x00 == (is_init & (1 << P_BLE_COMM_process)))
 8013e5e:	0703      	lsls	r3, r0, #28
 8013e60:	d4e5      	bmi.n	8013e2e <EGUHAiniting+0x16>
		if(1 == EGTN_APP_BLE_init())
 8013e62:	f7ff fcfd 	bl	8013860 <EGTN_APP_BLE_init>
 8013e66:	2801      	cmp	r0, #1
 8013e68:	d013      	beq.n	8013e92 <EGUHAiniting+0x7a>
 8013e6a:	7820      	ldrb	r0, [r4, #0]
 8013e6c:	e7df      	b.n	8013e2e <EGUHAiniting+0x16>
			is_init |= (1 << P_SYS_process);
 8013e6e:	2301      	movs	r3, #1
 8013e70:	7820      	ldrb	r0, [r4, #0]
 8013e72:	4318      	orrs	r0, r3
 8013e74:	b2c0      	uxtb	r0, r0
 8013e76:	7020      	strb	r0, [r4, #0]
 8013e78:	e7d3      	b.n	8013e22 <EGUHAiniting+0xa>
			is_init |= (1 << P_SAFETY_FUNC_process);
 8013e7a:	2302      	movs	r3, #2
 8013e7c:	7820      	ldrb	r0, [r4, #0]
 8013e7e:	4318      	orrs	r0, r3
 8013e80:	b2c0      	uxtb	r0, r0
 8013e82:	7020      	strb	r0, [r4, #0]
 8013e84:	e7cf      	b.n	8013e26 <EGUHAiniting+0xe>
			is_init |= (1 << P_CHARGING_process);
 8013e86:	2304      	movs	r3, #4
 8013e88:	7820      	ldrb	r0, [r4, #0]
 8013e8a:	4318      	orrs	r0, r3
 8013e8c:	b2c0      	uxtb	r0, r0
 8013e8e:	7020      	strb	r0, [r4, #0]
 8013e90:	e7cb      	b.n	8013e2a <EGUHAiniting+0x12>
			printf("bleinitok\r\n");
 8013e92:	4805      	ldr	r0, [pc, #20]	; (8013ea8 <EGUHAiniting+0x90>)
 8013e94:	f004 fe86 	bl	8018ba4 <puts>
			is_init |= (1 << P_BLE_COMM_process);
 8013e98:	2308      	movs	r3, #8
 8013e9a:	7820      	ldrb	r0, [r4, #0]
 8013e9c:	4318      	orrs	r0, r3
 8013e9e:	b2c0      	uxtb	r0, r0
 8013ea0:	7020      	strb	r0, [r4, #0]
 8013ea2:	e7c4      	b.n	8013e2e <EGUHAiniting+0x16>
 8013ea4:	2000098d 	.word	0x2000098d
 8013ea8:	08019e30 	.word	0x08019e30

08013eac <EGUHAmain>:

void EGUHAmain(void)
{
 8013eac:	b510      	push	{r4, lr}
	EGTN_APP_SYS_process();
 8013eae:	f000 f9df 	bl	8014270 <EGTN_APP_SYS_process>

	EGTN_APP_SFTF_process();
 8013eb2:	f000 f86b 	bl	8013f8c <EGTN_APP_SFTF_process>

	EGTN_APP_CHRG_process();
 8013eb6:	f7ff ff53 	bl	8013d60 <EGTN_APP_CHRG_process>

	EGTN_APP_BLE_process();
 8013eba:	f7ff fcd9 	bl	8013870 <EGTN_APP_BLE_process>
}
 8013ebe:	bd10      	pop	{r4, pc}

08013ec0 <EGUHAsystem>:


void EGUHAsystem(void)
{
 8013ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013ec2:	46ce      	mov	lr, r9
 8013ec4:	4647      	mov	r7, r8
	printf("-----------------------------------\r\n");
 8013ec6:	481f      	ldr	r0, [pc, #124]	; (8013f44 <EGUHAsystem+0x84>)
{
 8013ec8:	b580      	push	{r7, lr}
	printf("-----------------------------------\r\n");
 8013eca:	f004 fe6b 	bl	8018ba4 <puts>
	printf("----EGUHA_MAIN---------------------\r\n");
 8013ece:	481e      	ldr	r0, [pc, #120]	; (8013f48 <EGUHAsystem+0x88>)
 8013ed0:	f004 fe68 	bl	8018ba4 <puts>
	printf("----VER : %s --\r\n",EGUHA_MAIN_VERSION);
 8013ed4:	491d      	ldr	r1, [pc, #116]	; (8013f4c <EGUHAsystem+0x8c>)
 8013ed6:	481e      	ldr	r0, [pc, #120]	; (8013f50 <EGUHAsystem+0x90>)
 8013ed8:	f004 fdd8 	bl	8018a8c <iprintf>
	EGTN_LIB_LOGGING_print_date_time("----COMPILE : ");
 8013edc:	4b1d      	ldr	r3, [pc, #116]	; (8013f54 <EGUHAsystem+0x94>)
 8013ede:	4a1e      	ldr	r2, [pc, #120]	; (8013f58 <EGUHAsystem+0x98>)
 8013ee0:	491e      	ldr	r1, [pc, #120]	; (8013f5c <EGUHAsystem+0x9c>)
 8013ee2:	481f      	ldr	r0, [pc, #124]	; (8013f60 <EGUHAsystem+0xa0>)
 8013ee4:	f004 fdd2 	bl	8018a8c <iprintf>
 8013ee8:	4b1e      	ldr	r3, [pc, #120]	; (8013f64 <EGUHAsystem+0xa4>)
 8013eea:	4e1f      	ldr	r6, [pc, #124]	; (8013f68 <EGUHAsystem+0xa8>)
 8013eec:	4699      	mov	r9, r3
			break;
			case OPERATE_SYSTEM_INIT :
				if(1 == EGUHAiniting())
				{
					printf("go to main\r\n");
					eguhaoperatetype = OPERATE_SYSTEM_ACT;
 8013eee:	2302      	movs	r3, #2
 8013ef0:	4698      	mov	r8, r3
 8013ef2:	4c1e      	ldr	r4, [pc, #120]	; (8013f6c <EGUHAsystem+0xac>)
 8013ef4:	4f1e      	ldr	r7, [pc, #120]	; (8013f70 <EGUHAsystem+0xb0>)
		HAL_IWDG_Refresh(&hiwdg);
 8013ef6:	0030      	movs	r0, r6
 8013ef8:	f002 fb76 	bl	80165e8 <HAL_IWDG_Refresh>
		switch(eguhaoperatetype)
 8013efc:	7823      	ldrb	r3, [r4, #0]
 8013efe:	2b01      	cmp	r3, #1
 8013f00:	d012      	beq.n	8013f28 <EGUHAsystem+0x68>
 8013f02:	2b02      	cmp	r3, #2
 8013f04:	d01a      	beq.n	8013f3c <EGUHAsystem+0x7c>
 8013f06:	2b00      	cmp	r3, #0
 8013f08:	d1f5      	bne.n	8013ef6 <EGUHAsystem+0x36>
				if(1 == EGUHAbooting())
 8013f0a:	f7ff ff3f 	bl	8013d8c <EGUHAbooting>
 8013f0e:	0005      	movs	r5, r0
 8013f10:	2801      	cmp	r0, #1
 8013f12:	d1f0      	bne.n	8013ef6 <EGUHAsystem+0x36>
					printf("go to init\r\n");
 8013f14:	0038      	movs	r0, r7
 8013f16:	f004 fe45 	bl	8018ba4 <puts>
		HAL_IWDG_Refresh(&hiwdg);
 8013f1a:	0030      	movs	r0, r6
					eguhaoperatetype = OPERATE_SYSTEM_INIT;
 8013f1c:	7025      	strb	r5, [r4, #0]
		HAL_IWDG_Refresh(&hiwdg);
 8013f1e:	f002 fb63 	bl	80165e8 <HAL_IWDG_Refresh>
		switch(eguhaoperatetype)
 8013f22:	7823      	ldrb	r3, [r4, #0]
 8013f24:	2b01      	cmp	r3, #1
 8013f26:	d1ec      	bne.n	8013f02 <EGUHAsystem+0x42>
				if(1 == EGUHAiniting())
 8013f28:	f7ff ff76 	bl	8013e18 <EGUHAiniting>
 8013f2c:	2801      	cmp	r0, #1
 8013f2e:	d1e2      	bne.n	8013ef6 <EGUHAsystem+0x36>
					printf("go to main\r\n");
 8013f30:	4648      	mov	r0, r9
 8013f32:	f004 fe37 	bl	8018ba4 <puts>
					eguhaoperatetype = OPERATE_SYSTEM_ACT;
 8013f36:	4643      	mov	r3, r8
 8013f38:	7023      	strb	r3, [r4, #0]
 8013f3a:	e7dc      	b.n	8013ef6 <EGUHAsystem+0x36>
				}
			break;
			case OPERATE_SYSTEM_ACT :
				EGUHAmain();
 8013f3c:	f7ff ffb6 	bl	8013eac <EGUHAmain>
			break;
 8013f40:	e7d9      	b.n	8013ef6 <EGUHAsystem+0x36>
 8013f42:	46c0      	nop			; (mov r8, r8)
 8013f44:	08019e3c 	.word	0x08019e3c
 8013f48:	08019e64 	.word	0x08019e64
 8013f4c:	08019e8c 	.word	0x08019e8c
 8013f50:	08019e94 	.word	0x08019e94
 8013f54:	08019ea8 	.word	0x08019ea8
 8013f58:	08019eb4 	.word	0x08019eb4
 8013f5c:	08019ec0 	.word	0x08019ec0
 8013f60:	08019ed0 	.word	0x08019ed0
 8013f64:	08019eec 	.word	0x08019eec
 8013f68:	200010a0 	.word	0x200010a0
 8013f6c:	2000098c 	.word	0x2000098c
 8013f70:	08019ee0 	.word	0x08019ee0

08013f74 <EGTN_APP_SFTF_startup>:
#include "egtn_app_safetyfunc.h"

static gUserDelay gDelay_sftf_periodic_loop_time;

uint8_t EGTN_APP_SFTF_startup()
{
 8013f74:	b510      	push	{r4, lr}
	uint8_t ret = 1;

	EGTN_LIB_USERDELAY_set(&gDelay_sftf_periodic_loop_time,5);
 8013f76:	4803      	ldr	r0, [pc, #12]	; (8013f84 <EGTN_APP_SFTF_startup+0x10>)
 8013f78:	2105      	movs	r1, #5
 8013f7a:	f000 fa47 	bl	801440c <EGTN_LIB_USERDELAY_set>

	return ret;
}
 8013f7e:	2001      	movs	r0, #1
 8013f80:	bd10      	pop	{r4, pc}
 8013f82:	46c0      	nop			; (mov r8, r8)
 8013f84:	20000990 	.word	0x20000990

08013f88 <EGTN_APP_SFTF_init>:
{
	uint8_t ret = 1;


	return ret;
}
 8013f88:	2001      	movs	r0, #1
 8013f8a:	4770      	bx	lr

08013f8c <EGTN_APP_SFTF_process>:
{

}

void EGTN_APP_SFTF_process()
{
 8013f8c:	b510      	push	{r4, lr}
	EGTN_LIB_USERDELAY_start(&gDelay_sftf_periodic_loop_time, DELAY_RENEW_OFF);
 8013f8e:	4c08      	ldr	r4, [pc, #32]	; (8013fb0 <EGTN_APP_SFTF_process+0x24>)
 8013f90:	2100      	movs	r1, #0
 8013f92:	0020      	movs	r0, r4
 8013f94:	f000 fa44 	bl	8014420 <EGTN_LIB_USERDELAY_start>

    if(EGTN_LIB_USERDELAY_isfired(&gDelay_sftf_periodic_loop_time))
 8013f98:	0020      	movs	r0, r4
 8013f9a:	f000 fa55 	bl	8014448 <EGTN_LIB_USERDELAY_isfired>
 8013f9e:	2800      	cmp	r0, #0
 8013fa0:	d100      	bne.n	8013fa4 <EGTN_APP_SFTF_process+0x18>
    {
    	EGTN_APP_SFTF_main();

	  	EGTN_LIB_USERDELAY_start(&gDelay_sftf_periodic_loop_time, DELAY_RENEW_ON);
    }
}
 8013fa2:	bd10      	pop	{r4, pc}
	  	EGTN_LIB_USERDELAY_start(&gDelay_sftf_periodic_loop_time, DELAY_RENEW_ON);
 8013fa4:	2101      	movs	r1, #1
 8013fa6:	0020      	movs	r0, r4
 8013fa8:	f000 fa3a 	bl	8014420 <EGTN_LIB_USERDELAY_start>
}
 8013fac:	e7f9      	b.n	8013fa2 <EGTN_APP_SFTF_process+0x16>
 8013fae:	46c0      	nop			; (mov r8, r8)
 8013fb0:	20000990 	.word	0x20000990

08013fb4 <app_sys_cal_rms_loop>:

	return ret;
}
#else
uint8_t app_sys_cal_rms_loop()
{
 8013fb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013fb6:	46de      	mov	lr, fp
 8013fb8:	4657      	mov	r7, sl
 8013fba:	464e      	mov	r6, r9
 8013fbc:	4645      	mov	r5, r8
 8013fbe:	b5e0      	push	{r5, r6, r7, lr}
	//uint32_t delta_t_inst = 0;
	static uint32_t delta_t_total = 17;


	//1. delta t calc & check limit over with 1 step
	if(0 == delta_t_bak)// init stat.
 8013fc0:	4b84      	ldr	r3, [pc, #528]	; (80141d4 <app_sys_cal_rms_loop+0x220>)
{
 8013fc2:	b08d      	sub	sp, #52	; 0x34
	if(0 == delta_t_bak)// init stat.
 8013fc4:	930b      	str	r3, [sp, #44]	; 0x2c
 8013fc6:	681b      	ldr	r3, [r3, #0]
 8013fc8:	2b00      	cmp	r3, #0
 8013fca:	d100      	bne.n	8013fce <app_sys_cal_rms_loop+0x1a>
 8013fcc:	e0eb      	b.n	80141a6 <app_sys_cal_rms_loop+0x1f2>
		integral_ac_zct_inst_square = 0;
		delta_t_bak = EGTN_LIB_USERDLEAY_gettick();
		return 0;
	}

	if(gADCData_ALL_buf_index >= AC_FREQ_HZ_100US)
 8013fce:	4b82      	ldr	r3, [pc, #520]	; (80141d8 <app_sys_cal_rms_loop+0x224>)
	uint8_t ret = 0;
 8013fd0:	2000      	movs	r0, #0
	if(gADCData_ALL_buf_index >= AC_FREQ_HZ_100US)
 8013fd2:	881b      	ldrh	r3, [r3, #0]
 8013fd4:	2ba6      	cmp	r3, #166	; 0xa6
 8013fd6:	d800      	bhi.n	8013fda <app_sys_cal_rms_loop+0x26>
 8013fd8:	e0de      	b.n	8014198 <app_sys_cal_rms_loop+0x1e4>
 8013fda:	4b80      	ldr	r3, [pc, #512]	; (80141dc <app_sys_cal_rms_loop+0x228>)
 8013fdc:	685c      	ldr	r4, [r3, #4]
 8013fde:	681b      	ldr	r3, [r3, #0]
 8013fe0:	9304      	str	r3, [sp, #16]
 8013fe2:	9405      	str	r4, [sp, #20]
 8013fe4:	4b7e      	ldr	r3, [pc, #504]	; (80141e0 <app_sys_cal_rms_loop+0x22c>)
 8013fe6:	681e      	ldr	r6, [r3, #0]
 8013fe8:	685f      	ldr	r7, [r3, #4]
 8013fea:	4b7e      	ldr	r3, [pc, #504]	; (80141e4 <app_sys_cal_rms_loop+0x230>)
 8013fec:	9606      	str	r6, [sp, #24]
 8013fee:	9707      	str	r7, [sp, #28]
 8013ff0:	681c      	ldr	r4, [r3, #0]
 8013ff2:	685d      	ldr	r5, [r3, #4]
	{
		for(int i = 0;i<AC_FREQ_HZ_100US;i++)
 8013ff4:	2300      	movs	r3, #0
 8013ff6:	469c      	mov	ip, r3
 8013ff8:	4b7b      	ldr	r3, [pc, #492]	; (80141e8 <app_sys_cal_rms_loop+0x234>)
 8013ffa:	9408      	str	r4, [sp, #32]
 8013ffc:	9509      	str	r5, [sp, #36]	; 0x24
 8013ffe:	469a      	mov	sl, r3
 8014000:	4b7a      	ldr	r3, [pc, #488]	; (80141ec <app_sys_cal_rms_loop+0x238>)
 8014002:	4699      	mov	r9, r3
 8014004:	4b7a      	ldr	r3, [pc, #488]	; (80141f0 <app_sys_cal_rms_loop+0x23c>)
 8014006:	4698      	mov	r8, r3
 8014008:	4663      	mov	r3, ip
		{
			//#0 get adc_value
			mcu_v_adc_value = gADCData_V_buf[i];
 801400a:	4654      	mov	r4, sl
			mcu_i_adc_value = gADCData_I_buf[i];
			mcu_zct_adc_value = gADCData_ZCT_buf[i];
 801400c:	4646      	mov	r6, r8
			mcu_i_adc_value = gADCData_I_buf[i];
 801400e:	464d      	mov	r5, r9
			mcu_v_adc_value = gADCData_V_buf[i];
 8014010:	005a      	lsls	r2, r3, #1
 8014012:	5aa4      	ldrh	r4, [r4, r2]
			mcu_i_adc_value = gADCData_I_buf[i];
 8014014:	5aad      	ldrh	r5, [r5, r2]
			mcu_zct_adc_value = gADCData_ZCT_buf[i];
 8014016:	5ab2      	ldrh	r2, [r6, r2]

			//#1 adc -> mcu_v
			//mcu_v = ADC_TO_ALPHA_INT * mcu_v_adc_value;
			//mcu_i = ADC_TO_ALPHA_INT * mcu_i_adc_value;
			//mcu_zct = ADC_TO_ALPHA_INT * mcu_zct_adc_value;
			mcu_v = (int)((330 * mcu_v_adc_value) / 4096);
 8014018:	00a6      	lsls	r6, r4, #2
 801401a:	46a3      	mov	fp, r4
 801401c:	46b4      	mov	ip, r6
 801401e:	44dc      	add	ip, fp
 8014020:	4664      	mov	r4, ip
 8014022:	0164      	lsls	r4, r4, #5
 8014024:	46a3      	mov	fp, r4
 8014026:	44dc      	add	ip, fp
 8014028:	4664      	mov	r4, ip
 801402a:	0ae4      	lsrs	r4, r4, #11
 801402c:	46a4      	mov	ip, r4
			mcu_i = (int)((330 * mcu_i_adc_value) / 4096);
			mcu_zct = (int)((330 * mcu_zct_adc_value) / 4096);
			//#2 mcu_v -> mcv_v_shift_abs(= mcv_v_s_a)
			mcv_v_s_a = abs(mcu_v - AC_V_MCU_V_SHIFT_INT);
 801402e:	24a5      	movs	r4, #165	; 0xa5
 8014030:	4264      	negs	r4, r4
 8014032:	46a3      	mov	fp, r4
 8014034:	44dc      	add	ip, fp
			mcv_i_s_a = abs(mcu_i - AC_I_MCU_V_SHIFT_INT);
			mcv_zct_s_a = abs(mcu_zct - ZCT_I_MCU_V_SHIFT_INT);
			//#3 mcv_v_s_a -> AC_V
			ac_v_inst = AC_V_TO_ALPHA_INT * mcv_v_s_a;
 8014036:	4664      	mov	r4, ip
 8014038:	4666      	mov	r6, ip
 801403a:	0164      	lsls	r4, r4, #5
 801403c:	1ba4      	subs	r4, r4, r6
			mcu_i = (int)((330 * mcu_i_adc_value) / 4096);
 801403e:	00ae      	lsls	r6, r5, #2
 8014040:	46ab      	mov	fp, r5
 8014042:	46b4      	mov	ip, r6
 8014044:	44dc      	add	ip, fp
 8014046:	4665      	mov	r5, ip
 8014048:	016d      	lsls	r5, r5, #5
 801404a:	46ab      	mov	fp, r5
 801404c:	44dc      	add	ip, fp
 801404e:	4665      	mov	r5, ip
 8014050:	006d      	lsls	r5, r5, #1
 8014052:	132d      	asrs	r5, r5, #12
 8014054:	46ac      	mov	ip, r5
			mcv_i_s_a = abs(mcu_i - AC_I_MCU_V_SHIFT_INT);
 8014056:	25a4      	movs	r5, #164	; 0xa4
 8014058:	426d      	negs	r5, r5
 801405a:	46ab      	mov	fp, r5
 801405c:	44dc      	add	ip, fp
			ac_i_inst = AC_I_TO_ALPHA_INT * mcv_i_s_a;
 801405e:	4665      	mov	r5, ip
 8014060:	01ad      	lsls	r5, r5, #6
 8014062:	4465      	add	r5, ip
 8014064:	00ad      	lsls	r5, r5, #2
 8014066:	4465      	add	r5, ip
 8014068:	006d      	lsls	r5, r5, #1
 801406a:	46ab      	mov	fp, r5
			mcu_zct = (int)((330 * mcu_zct_adc_value) / 4096);
 801406c:	0095      	lsls	r5, r2, #2
			ac_i_inst = AC_I_TO_ALPHA_INT * mcv_i_s_a;
 801406e:	44dc      	add	ip, fp
			mcu_zct = (int)((330 * mcu_zct_adc_value) / 4096);
 8014070:	46ab      	mov	fp, r5
 8014072:	445a      	add	r2, fp
 8014074:	0155      	lsls	r5, r2, #5
 8014076:	46ab      	mov	fp, r5
 8014078:	445a      	add	r2, fp
 801407a:	0052      	lsls	r2, r2, #1
 801407c:	1312      	asrs	r2, r2, #12
			mcv_zct_s_a = abs(mcu_zct - ZCT_I_MCU_V_SHIFT_INT);
 801407e:	3ac6      	subs	r2, #198	; 0xc6
			ac_zct_inst = ZCT_I_TO_ALPHA_INT * mcv_zct_s_a;
 8014080:	0155      	lsls	r5, r2, #5
 8014082:	46ab      	mov	fp, r5
 8014084:	4493      	add	fp, r2
 8014086:	465d      	mov	r5, fp
			ac_v_inst = AC_V_TO_ALPHA_INT * mcv_v_s_a;
 8014088:	00e4      	lsls	r4, r4, #3
			//#4 AC_V -> AC_V(RMS)
			ac_v_inst_square = ac_v_inst * ac_v_inst;
 801408a:	4364      	muls	r4, r4
			ac_i_inst_square = ac_i_inst * ac_i_inst;
			ac_zct_inst_square = ac_zct_inst * ac_zct_inst;

			integral_ac_v_inst_square += ac_v_inst_square;
 801408c:	9400      	str	r4, [sp, #0]
 801408e:	17e4      	asrs	r4, r4, #31
			ac_zct_inst = ZCT_I_TO_ALPHA_INT * mcv_zct_s_a;
 8014090:	00ad      	lsls	r5, r5, #2
			integral_ac_v_inst_square += ac_v_inst_square;
 8014092:	9401      	str	r4, [sp, #4]
			ac_zct_inst = ZCT_I_TO_ALPHA_INT * mcv_zct_s_a;
 8014094:	46ab      	mov	fp, r5
			integral_ac_v_inst_square += ac_v_inst_square;
 8014096:	9e00      	ldr	r6, [sp, #0]
 8014098:	9f01      	ldr	r7, [sp, #4]
 801409a:	9c04      	ldr	r4, [sp, #16]
 801409c:	9d05      	ldr	r5, [sp, #20]
 801409e:	19a4      	adds	r4, r4, r6
 80140a0:	417d      	adcs	r5, r7
			integral_ac_i_inst_square += ac_i_inst_square;
			integral_ac_zct_inst_square += ac_zct_inst_square;
 80140a2:	9e08      	ldr	r6, [sp, #32]
 80140a4:	9f09      	ldr	r7, [sp, #36]	; 0x24
			integral_ac_v_inst_square += ac_v_inst_square;
 80140a6:	9404      	str	r4, [sp, #16]
 80140a8:	9505      	str	r5, [sp, #20]
			ac_i_inst_square = ac_i_inst * ac_i_inst;
 80140aa:	4664      	mov	r4, ip
 80140ac:	4364      	muls	r4, r4
			integral_ac_i_inst_square += ac_i_inst_square;
 80140ae:	0020      	movs	r0, r4
 80140b0:	17e1      	asrs	r1, r4, #31
 80140b2:	9c06      	ldr	r4, [sp, #24]
 80140b4:	9d07      	ldr	r5, [sp, #28]
 80140b6:	1824      	adds	r4, r4, r0
 80140b8:	414d      	adcs	r5, r1
			ac_zct_inst = ZCT_I_TO_ALPHA_INT * mcv_zct_s_a;
 80140ba:	445a      	add	r2, fp
 80140bc:	0052      	lsls	r2, r2, #1
			ac_zct_inst_square = ac_zct_inst * ac_zct_inst;
 80140be:	4352      	muls	r2, r2
			integral_ac_zct_inst_square += ac_zct_inst_square;
 80140c0:	9202      	str	r2, [sp, #8]
 80140c2:	17d2      	asrs	r2, r2, #31
 80140c4:	9203      	str	r2, [sp, #12]
			integral_ac_i_inst_square += ac_i_inst_square;
 80140c6:	9406      	str	r4, [sp, #24]
 80140c8:	9507      	str	r5, [sp, #28]
			integral_ac_zct_inst_square += ac_zct_inst_square;
 80140ca:	9c02      	ldr	r4, [sp, #8]
 80140cc:	9d03      	ldr	r5, [sp, #12]
 80140ce:	1936      	adds	r6, r6, r4
 80140d0:	416f      	adcs	r7, r5
		for(int i = 0;i<AC_FREQ_HZ_100US;i++)
 80140d2:	3301      	adds	r3, #1
			integral_ac_zct_inst_square += ac_zct_inst_square;
 80140d4:	9608      	str	r6, [sp, #32]
 80140d6:	9709      	str	r7, [sp, #36]	; 0x24
		for(int i = 0;i<AC_FREQ_HZ_100US;i++)
 80140d8:	2ba7      	cmp	r3, #167	; 0xa7
 80140da:	d196      	bne.n	801400a <app_sys_cal_rms_loop+0x56>
 80140dc:	4b3f      	ldr	r3, [pc, #252]	; (80141dc <app_sys_cal_rms_loop+0x228>)
 80140de:	9804      	ldr	r0, [sp, #16]
 80140e0:	9905      	ldr	r1, [sp, #20]
 80140e2:	6018      	str	r0, [r3, #0]
 80140e4:	6059      	str	r1, [r3, #4]
 80140e6:	9e06      	ldr	r6, [sp, #24]
 80140e8:	9f07      	ldr	r7, [sp, #28]
 80140ea:	9c08      	ldr	r4, [sp, #32]
 80140ec:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80140ee:	4b3c      	ldr	r3, [pc, #240]	; (80141e0 <app_sys_cal_rms_loop+0x22c>)
 80140f0:	601e      	str	r6, [r3, #0]
 80140f2:	605f      	str	r7, [r3, #4]
 80140f4:	4b3b      	ldr	r3, [pc, #236]	; (80141e4 <app_sys_cal_rms_loop+0x230>)
 80140f6:	601c      	str	r4, [r3, #0]
 80140f8:	605d      	str	r5, [r3, #4]
		}

		per_t_integral_ac_v_inst_square = ((double)integral_ac_v_inst_square / (double)(AC_FREQ_HZ_100US-1));
 80140fa:	f7fc f933 	bl	8010364 <__aeabi_l2d>
 80140fe:	2200      	movs	r2, #0
 8014100:	4b3c      	ldr	r3, [pc, #240]	; (80141f4 <app_sys_cal_rms_loop+0x240>)
 8014102:	f7fd fa9f 	bl	8011644 <__aeabi_ddiv>
		ac_vrms = sqrt(per_t_integral_ac_v_inst_square);
 8014106:	f005 fb25 	bl	8019754 <sqrt>
 801410a:	9000      	str	r0, [sp, #0]
 801410c:	9101      	str	r1, [sp, #4]
		per_t_integral_ac_i_inst_square = ((double)integral_ac_i_inst_square / (double)(AC_FREQ_HZ_100US));
 801410e:	0030      	movs	r0, r6
 8014110:	0039      	movs	r1, r7
 8014112:	f7fc f927 	bl	8010364 <__aeabi_l2d>
 8014116:	2200      	movs	r2, #0
 8014118:	4b37      	ldr	r3, [pc, #220]	; (80141f8 <app_sys_cal_rms_loop+0x244>)
 801411a:	f7fd fa93 	bl	8011644 <__aeabi_ddiv>
		ac_irms = sqrt(per_t_integral_ac_i_inst_square);
 801411e:	f005 fb19 	bl	8019754 <sqrt>
 8014122:	0006      	movs	r6, r0
 8014124:	000f      	movs	r7, r1
		per_t_integral_ac_zct_inst_square = ((double)integral_ac_zct_inst_square / (double)(AC_FREQ_HZ_100US));
 8014126:	0020      	movs	r0, r4
 8014128:	0029      	movs	r1, r5
 801412a:	f7fc f91b 	bl	8010364 <__aeabi_l2d>
 801412e:	2200      	movs	r2, #0
 8014130:	4b31      	ldr	r3, [pc, #196]	; (80141f8 <app_sys_cal_rms_loop+0x244>)
 8014132:	f7fd fa87 	bl	8011644 <__aeabi_ddiv>
		ac_zct = sqrt(per_t_integral_ac_zct_inst_square);
 8014136:	f005 fb0d 	bl	8019754 <sqrt>

		ac_vrms_u32 = (uint32_t)(ac_vrms);
		ac_irms_u32 = (uint32_t)(ac_irms);
		ac_zctrms_u32 = (uint32_t)(ac_zct);

		sys_app.ac_vrms = ac_vrms_u32;
 801413a:	4b30      	ldr	r3, [pc, #192]	; (80141fc <app_sys_cal_rms_loop+0x248>)
		ac_zct = sqrt(per_t_integral_ac_zct_inst_square);
 801413c:	0004      	movs	r4, r0
		sys_app.ac_vrms = ac_vrms_u32;
 801413e:	4698      	mov	r8, r3
		ac_zct = sqrt(per_t_integral_ac_zct_inst_square);
 8014140:	000d      	movs	r5, r1
		ac_vrms_u32 = (uint32_t)(ac_vrms);
 8014142:	9800      	ldr	r0, [sp, #0]
 8014144:	9901      	ldr	r1, [sp, #4]
 8014146:	f7fc f8ef 	bl	8010328 <__aeabi_d2uiz>
 801414a:	4643      	mov	r3, r8
		ac_irms_u32 = (uint32_t)(ac_irms);
 801414c:	0039      	movs	r1, r7
		ac_vrms_u32 = (uint32_t)(ac_vrms);
 801414e:	6018      	str	r0, [r3, #0]
		ac_irms_u32 = (uint32_t)(ac_irms);
 8014150:	0030      	movs	r0, r6
 8014152:	f7fc f8e9 	bl	8010328 <__aeabi_d2uiz>
 8014156:	4643      	mov	r3, r8
		ac_zctrms_u32 = (uint32_t)(ac_zct);
 8014158:	0029      	movs	r1, r5
		ac_irms_u32 = (uint32_t)(ac_irms);
 801415a:	6058      	str	r0, [r3, #4]
		ac_zctrms_u32 = (uint32_t)(ac_zct);
 801415c:	0020      	movs	r0, r4
 801415e:	f7fc f8e3 	bl	8010328 <__aeabi_d2uiz>
 8014162:	4643      	mov	r3, r8
		printf("%ld %ld %ld \r\n",ac_vrms_u32,ac_irms_u32,ac_zctrms_u32);
#endif


		// TODO : CCID20 Cut Will it run on 1ms ISR?
		if(ZCT_I_LIMIT < ac_zct) //@1 if, over 24.8mA, fast stop!
 8014164:	22c0      	movs	r2, #192	; 0xc0
		ac_zctrms_u32 = (uint32_t)(ac_zct);
 8014166:	6098      	str	r0, [r3, #8]
		if(ZCT_I_LIMIT < ac_zct) //@1 if, over 24.8mA, fast stop!
 8014168:	0029      	movs	r1, r5
 801416a:	0020      	movs	r0, r4
 801416c:	4b24      	ldr	r3, [pc, #144]	; (8014200 <app_sys_cal_rms_loop+0x24c>)
 801416e:	0612      	lsls	r2, r2, #24
 8014170:	f7fc f890 	bl	8010294 <__aeabi_dcmpgt>
 8014174:	1e06      	subs	r6, r0, #0
 8014176:	d109      	bne.n	801418c <app_sys_cal_rms_loop+0x1d8>
		{
			//TODO : fast stop!!
		}
		else if(ZCT_I_MIN >= ac_zct) //@2 if, under 15mA, fibrillating_t_total reset, fibrillating_t_inst = 0;
 8014178:	2200      	movs	r2, #0
 801417a:	0020      	movs	r0, r4
 801417c:	0029      	movs	r1, r5
 801417e:	4b21      	ldr	r3, [pc, #132]	; (8014204 <app_sys_cal_rms_loop+0x250>)
 8014180:	f7fc f87e 	bl	8010280 <__aeabi_dcmple>
 8014184:	2800      	cmp	r0, #0
 8014186:	d01f      	beq.n	80141c8 <app_sys_cal_rms_loop+0x214>
		{
			fibrillating_t_total = 0;
 8014188:	4b1f      	ldr	r3, [pc, #124]	; (8014208 <app_sys_cal_rms_loop+0x254>)
 801418a:	601e      	str	r6, [r3, #0]
			{
				//TODO : fast stop!!
			}
		}

		gADCData_ALL_buf_index = 0;
 801418c:	2300      	movs	r3, #0
		delta_t_bak = 0;
 801418e:	2001      	movs	r0, #1
		gADCData_ALL_buf_index = 0;
 8014190:	4a11      	ldr	r2, [pc, #68]	; (80141d8 <app_sys_cal_rms_loop+0x224>)
 8014192:	8013      	strh	r3, [r2, #0]
		delta_t_bak = 0;
 8014194:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8014196:	6013      	str	r3, [r2, #0]
		ret = 1;
	}

	return ret;
}
 8014198:	b00d      	add	sp, #52	; 0x34
 801419a:	bcf0      	pop	{r4, r5, r6, r7}
 801419c:	46bb      	mov	fp, r7
 801419e:	46b2      	mov	sl, r6
 80141a0:	46a9      	mov	r9, r5
 80141a2:	46a0      	mov	r8, r4
 80141a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		integral_ac_v_inst_square = 0;
 80141a6:	2300      	movs	r3, #0
 80141a8:	2200      	movs	r2, #0
 80141aa:	490c      	ldr	r1, [pc, #48]	; (80141dc <app_sys_cal_rms_loop+0x228>)
 80141ac:	600a      	str	r2, [r1, #0]
 80141ae:	604b      	str	r3, [r1, #4]
		integral_ac_i_inst_square = 0;
 80141b0:	490b      	ldr	r1, [pc, #44]	; (80141e0 <app_sys_cal_rms_loop+0x22c>)
 80141b2:	600a      	str	r2, [r1, #0]
 80141b4:	604b      	str	r3, [r1, #4]
		integral_ac_zct_inst_square = 0;
 80141b6:	490b      	ldr	r1, [pc, #44]	; (80141e4 <app_sys_cal_rms_loop+0x230>)
 80141b8:	600a      	str	r2, [r1, #0]
 80141ba:	604b      	str	r3, [r1, #4]
		delta_t_bak = EGTN_LIB_USERDLEAY_gettick();
 80141bc:	f000 f920 	bl	8014400 <EGTN_LIB_USERDLEAY_gettick>
 80141c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80141c2:	6018      	str	r0, [r3, #0]
		return 0;
 80141c4:	2000      	movs	r0, #0
 80141c6:	e7e7      	b.n	8014198 <app_sys_cal_rms_loop+0x1e4>
			fibrillating_t_total += fibrillating_t_inst;
 80141c8:	4a0f      	ldr	r2, [pc, #60]	; (8014208 <app_sys_cal_rms_loop+0x254>)
 80141ca:	6813      	ldr	r3, [r2, #0]
 80141cc:	3311      	adds	r3, #17
 80141ce:	6013      	str	r3, [r2, #0]
			if(interrupt_t_max <= ((double)fibrillating_t_total))
 80141d0:	e7dc      	b.n	801418c <app_sys_cal_rms_loop+0x1d8>
 80141d2:	46c0      	nop			; (mov r8, r8)
 80141d4:	2000099c 	.word	0x2000099c
 80141d8:	20000b64 	.word	0x20000b64
 80141dc:	200009b8 	.word	0x200009b8
 80141e0:	200009b0 	.word	0x200009b0
 80141e4:	200009c0 	.word	0x200009c0
 80141e8:	20000cb8 	.word	0x20000cb8
 80141ec:	20000b68 	.word	0x20000b68
 80141f0:	20000e08 	.word	0x20000e08
 80141f4:	4064c000 	.word	0x4064c000
 80141f8:	4064e000 	.word	0x4064e000
 80141fc:	200009c8 	.word	0x200009c8
 8014200:	4038cccc 	.word	0x4038cccc
 8014204:	402e0000 	.word	0x402e0000
 8014208:	200009a0 	.word	0x200009a0

0801420c <EGTN_APP_SYS_get_ac_vrms>:

uint32_t EGTN_APP_SYS_get_ac_vrms()
{
	uint32_t ret = 0;

	ret = sys_app.ac_vrms;
 801420c:	4b01      	ldr	r3, [pc, #4]	; (8014214 <EGTN_APP_SYS_get_ac_vrms+0x8>)

	return ret;
 801420e:	6818      	ldr	r0, [r3, #0]
}
 8014210:	4770      	bx	lr
 8014212:	46c0      	nop			; (mov r8, r8)
 8014214:	200009c8 	.word	0x200009c8

08014218 <EGTN_APP_SYS_get_ac_irms>:
uint32_t EGTN_APP_SYS_get_ac_irms()
{
	uint32_t ret = 0;

	ret = sys_app.ac_irms;
 8014218:	4b01      	ldr	r3, [pc, #4]	; (8014220 <EGTN_APP_SYS_get_ac_irms+0x8>)

	return ret;
 801421a:	6858      	ldr	r0, [r3, #4]
}
 801421c:	4770      	bx	lr
 801421e:	46c0      	nop			; (mov r8, r8)
 8014220:	200009c8 	.word	0x200009c8

08014224 <EGTN_APP_SYS_startup>:

	return ret;
}

uint8_t EGTN_APP_SYS_startup()
{
 8014224:	b510      	push	{r4, lr}
	uint8_t ret = 1;

	EGTN_MW_IT_init();
 8014226:	f001 fa15 	bl	8015654 <EGTN_MW_IT_init>
	EGTN_MW_UART_init();
 801422a:	f001 fc1d 	bl	8015a68 <EGTN_MW_UART_init>
	EGTN_MW_GPIO_init();
 801422e:	f001 f947 	bl	80154c0 <EGTN_MW_GPIO_init>
	EGTN_MW_INDILED_init();
 8014232:	f001 fa09 	bl	8015648 <EGTN_MW_INDILED_init>
	EGTN_MW_ADC_init();
 8014236:	f000 fecd 	bl	8014fd4 <EGTN_MW_ADC_init>
	EGTN_MW_PWM_init();
 801423a:	f001 fabf 	bl	80157bc <EGTN_MW_PWM_init>
	EGTN_MW_CP_init();
 801423e:	f000 fef1 	bl	8015024 <EGTN_MW_CP_init>
	EGTN_MW_RELAY_init();
 8014242:	f001 fbdd 	bl	8015a00 <EGTN_MW_RELAY_init>

	EGTN_LIB_USERDELAY_set(&gDelay_sys_periodic_loop_time,5);
 8014246:	4803      	ldr	r0, [pc, #12]	; (8014254 <EGTN_APP_SYS_startup+0x30>)
 8014248:	2105      	movs	r1, #5
 801424a:	f000 f8df 	bl	801440c <EGTN_LIB_USERDELAY_set>

	return ret;
}
 801424e:	2001      	movs	r0, #1
 8014250:	bd10      	pop	{r4, pc}
 8014252:	46c0      	nop			; (mov r8, r8)
 8014254:	200009a4 	.word	0x200009a4

08014258 <EGTN_APP_SYS_init>:
uint8_t EGTN_APP_SYS_init()
{
	uint8_t ret = 1;

	return ret;
}
 8014258:	2001      	movs	r0, #1
 801425a:	4770      	bx	lr

0801425c <EGTN_APP_SYS_main>:

void EGTN_APP_SYS_main()
{
 801425c:	b510      	push	{r4, lr}
	}
#endif


	//printf("s:%d\r\n",EGTN_LIB_USERDLEAY_gettick());
	EGTN_MW_CP_main();
 801425e:	f001 f925 	bl	80154ac <EGTN_MW_CP_main>
	EGTN_MW_NTC_loop();
 8014262:	f001 fa8b 	bl	801577c <EGTN_MW_NTC_loop>
	EGTN_MW_RELAY_main();
 8014266:	f001 fbfb 	bl	8015a60 <EGTN_MW_RELAY_main>
	app_sys_cal_rms_loop();
 801426a:	f7ff fea3 	bl	8013fb4 <app_sys_cal_rms_loop>
	EGTN_APP_SYS_metering_loop();
	//printf("e:%d\r\n",EGTN_LIB_USERDLEAY_gettick());
}
 801426e:	bd10      	pop	{r4, pc}

08014270 <EGTN_APP_SYS_process>:

void EGTN_APP_SYS_process()
{
 8014270:	b510      	push	{r4, lr}
	EGTN_LIB_USERDELAY_start(&gDelay_sys_periodic_loop_time, DELAY_RENEW_OFF);
 8014272:	4c09      	ldr	r4, [pc, #36]	; (8014298 <EGTN_APP_SYS_process+0x28>)
 8014274:	2100      	movs	r1, #0
 8014276:	0020      	movs	r0, r4
 8014278:	f000 f8d2 	bl	8014420 <EGTN_LIB_USERDELAY_start>

    if(EGTN_LIB_USERDELAY_isfired(&gDelay_sys_periodic_loop_time))
 801427c:	0020      	movs	r0, r4
 801427e:	f000 f8e3 	bl	8014448 <EGTN_LIB_USERDELAY_isfired>
 8014282:	2800      	cmp	r0, #0
 8014284:	d100      	bne.n	8014288 <EGTN_APP_SYS_process+0x18>
    {
    	EGTN_APP_SYS_main();

	  	EGTN_LIB_USERDELAY_start(&gDelay_sys_periodic_loop_time, DELAY_RENEW_ON);
    }
}
 8014286:	bd10      	pop	{r4, pc}
    	EGTN_APP_SYS_main();
 8014288:	f7ff ffe8 	bl	801425c <EGTN_APP_SYS_main>
	  	EGTN_LIB_USERDELAY_start(&gDelay_sys_periodic_loop_time, DELAY_RENEW_ON);
 801428c:	2101      	movs	r1, #1
 801428e:	0020      	movs	r0, r4
 8014290:	f000 f8c6 	bl	8014420 <EGTN_LIB_USERDELAY_start>
}
 8014294:	e7f7      	b.n	8014286 <EGTN_APP_SYS_process+0x16>
 8014296:	46c0      	nop			; (mov r8, r8)
 8014298:	200009a4 	.word	0x200009a4

0801429c <EGTN_JUMPTOAPP_relocate_vector_table_to_ram>:
 */

#include "egtn_jumptoapp.h"

void EGTN_JUMPTOAPP_relocate_vector_table_to_ram(void)
{
 801429c:	4b08      	ldr	r3, [pc, #32]	; (80142c0 <EGTN_JUMPTOAPP_relocate_vector_table_to_ram+0x24>)
	for (uint32_t i = 0; i < VECTOR_TABLE_SIZE; i++) {
		RAM_VECTOR_TABLE[i] = APP_VECTOR_TABLE[i];
 801429e:	4909      	ldr	r1, [pc, #36]	; (80142c4 <EGTN_JUMPTOAPP_relocate_vector_table_to_ram+0x28>)
	for (uint32_t i = 0; i < VECTOR_TABLE_SIZE; i++) {
 80142a0:	4a09      	ldr	r2, [pc, #36]	; (80142c8 <EGTN_JUMPTOAPP_relocate_vector_table_to_ram+0x2c>)
		RAM_VECTOR_TABLE[i] = APP_VECTOR_TABLE[i];
 80142a2:	6818      	ldr	r0, [r3, #0]
 80142a4:	5058      	str	r0, [r3, r1]
	for (uint32_t i = 0; i < VECTOR_TABLE_SIZE; i++) {
 80142a6:	3304      	adds	r3, #4
 80142a8:	4293      	cmp	r3, r2
 80142aa:	d1fa      	bne.n	80142a2 <EGTN_JUMPTOAPP_relocate_vector_table_to_ram+0x6>
	}
	__HAL_SYSCFG_REMAPMEMORY_SRAM();
 80142ac:	2003      	movs	r0, #3
 80142ae:	4b07      	ldr	r3, [pc, #28]	; (80142cc <EGTN_JUMPTOAPP_relocate_vector_table_to_ram+0x30>)
 80142b0:	6819      	ldr	r1, [r3, #0]
 80142b2:	4381      	bics	r1, r0
 80142b4:	6019      	str	r1, [r3, #0]
 80142b6:	681a      	ldr	r2, [r3, #0]
 80142b8:	4302      	orrs	r2, r0
 80142ba:	601a      	str	r2, [r3, #0]
}
 80142bc:	4770      	bx	lr
 80142be:	46c0      	nop			; (mov r8, r8)
 80142c0:	08010000 	.word	0x08010000
 80142c4:	17ff0000 	.word	0x17ff0000
 80142c8:	080100c0 	.word	0x080100c0
 80142cc:	40010000 	.word	0x40010000

080142d0 <EGTN_LIB_DEBOUNCECHECK_init>:
#include <egtn_lib_debouncecheck.h>

void EGTN_LIB_DEBOUNCECHECK_init(uint8_t* dbuf, uint16_t dbuflength)
{
	int i = 0;
	for(i=0 ; i<dbuflength ; i++)
 80142d0:	2900      	cmp	r1, #0
 80142d2:	d005      	beq.n	80142e0 <EGTN_LIB_DEBOUNCECHECK_init+0x10>
 80142d4:	2300      	movs	r3, #0
	{
		dbuf[i] = 0;
 80142d6:	2200      	movs	r2, #0
 80142d8:	54c2      	strb	r2, [r0, r3]
	for(i=0 ; i<dbuflength ; i++)
 80142da:	3301      	adds	r3, #1
 80142dc:	428b      	cmp	r3, r1
 80142de:	dbfb      	blt.n	80142d8 <EGTN_LIB_DEBOUNCECHECK_init+0x8>
	}
}
 80142e0:	4770      	bx	lr
 80142e2:	46c0      	nop			; (mov r8, r8)

080142e4 <EGTN_LIB_DEBOUNCECHECK_push>:

void EGTN_LIB_DEBOUNCECHECK_push(uint8_t* dbuf, int pdata)
{
	dbuf[0] = pdata;
 80142e4:	7001      	strb	r1, [r0, #0]
}
 80142e6:	4770      	bx	lr

080142e8 <EGTN_LIB_DEBOUNCECHECK_shift>:

void EGTN_LIB_DEBOUNCECHECK_shift(uint8_t* dbuf, uint16_t dbuflength)
{
 80142e8:	b530      	push	{r4, r5, lr}
	int i = 0;
	for(i=(dbuflength-2) ; i>0 ; i--)
 80142ea:	2902      	cmp	r1, #2
 80142ec:	d909      	bls.n	8014302 <EGTN_LIB_DEBOUNCECHECK_shift+0x1a>
 80142ee:	1ecb      	subs	r3, r1, #3
 80142f0:	18c3      	adds	r3, r0, r3
 80142f2:	1c4d      	adds	r5, r1, #1
	{
		dbuf[i] = dbuf[i - 1];
 80142f4:	781c      	ldrb	r4, [r3, #0]
 80142f6:	1a5a      	subs	r2, r3, r1
 80142f8:	5554      	strb	r4, [r2, r5]
	for(i=(dbuflength-2) ; i>0 ; i--)
 80142fa:	001a      	movs	r2, r3
 80142fc:	3b01      	subs	r3, #1
 80142fe:	4290      	cmp	r0, r2
 8014300:	d1f8      	bne.n	80142f4 <EGTN_LIB_DEBOUNCECHECK_shift+0xc>
	}
}
 8014302:	bd30      	pop	{r4, r5, pc}

08014304 <EGTN_LIB_DEBOUNCECHECK_compare>:

uint8_t EGTN_LIB_DEBOUNCECHECK_compare(uint8_t* dbuf, uint16_t dbuflength, uint8_t value)
{
	int i = 0;
	for(i=(dbuflength-2) ; i>0 ; i--)
 8014304:	1e8b      	subs	r3, r1, #2
{
 8014306:	b570      	push	{r4, r5, r6, lr}
	for(i=(dbuflength-2) ; i>0 ; i--)
 8014308:	2b00      	cmp	r3, #0
 801430a:	dd11      	ble.n	8014330 <EGTN_LIB_DEBOUNCECHECK_compare+0x2c>
 801430c:	18c3      	adds	r3, r0, r3
	{
		switch(value)
		{
			case 0 :
				if(dbuf[i] != dbuf[i - 1])
 801430e:	1e4e      	subs	r6, r1, #1
 8014310:	e007      	b.n	8014322 <EGTN_LIB_DEBOUNCECHECK_compare+0x1e>
 8014312:	1a5c      	subs	r4, r3, r1
 8014314:	781d      	ldrb	r5, [r3, #0]
 8014316:	5da4      	ldrb	r4, [r4, r6]
 8014318:	42a5      	cmp	r5, r4
 801431a:	d107      	bne.n	801432c <EGTN_LIB_DEBOUNCECHECK_compare+0x28>
	for(i=(dbuflength-2) ; i>0 ; i--)
 801431c:	3b01      	subs	r3, #1
 801431e:	4298      	cmp	r0, r3
 8014320:	d006      	beq.n	8014330 <EGTN_LIB_DEBOUNCECHECK_compare+0x2c>
		switch(value)
 8014322:	2a00      	cmp	r2, #0
 8014324:	d0f5      	beq.n	8014312 <EGTN_LIB_DEBOUNCECHECK_compare+0xe>
				{
					return 0;
				}
			break;
			default :
				if(dbuf[i] != value)
 8014326:	781c      	ldrb	r4, [r3, #0]
 8014328:	4294      	cmp	r4, r2
 801432a:	d0f7      	beq.n	801431c <EGTN_LIB_DEBOUNCECHECK_compare+0x18>
					return 0;
 801432c:	2000      	movs	r0, #0
 801432e:	e005      	b.n	801433c <EGTN_LIB_DEBOUNCECHECK_compare+0x38>
				}
			break;
		}
	}

	dbuf[dbuflength-1] = dbuf[dbuflength-2];
 8014330:	1840      	adds	r0, r0, r1
 8014332:	1e83      	subs	r3, r0, #2
 8014334:	781b      	ldrb	r3, [r3, #0]
 8014336:	3801      	subs	r0, #1
 8014338:	7003      	strb	r3, [r0, #0]

	return 1;
 801433a:	2001      	movs	r0, #1
}
 801433c:	bd70      	pop	{r4, r5, r6, pc}
 801433e:	46c0      	nop			; (mov r8, r8)

08014340 <_write>:
  * 			The function prototype is in syscalls.c
  *
  * @retval     None
  */
int _write(int file, char *ptr, int len)
{
 8014340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014342:	000c      	movs	r4, r1
 8014344:	1e17      	subs	r7, r2, #0

#if ((__DEBUG_PRINTF__) == (_DEBUG__NON_))
	return len;
#endif

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8014346:	dd0a      	ble.n	801435e <_write+0x1e>
 8014348:	4d06      	ldr	r5, [pc, #24]	; (8014364 <_write+0x24>)
 801434a:	188e      	adds	r6, r1, r2
#if ((__DEBUG_PRINTF__) == (_DEBUG__ITM_))
		ITM_SendChar((*ptr++));
#elif ((__DEBUG_PRINTF__) == (_DEBUG__UART_))
		/* Write a function that transmits 1 byte using the corresponding Uart channel. */
		//HAL_UART_Transmit(&huart1, (uint8_t *)(ptr++), 1, 5);
		HAL_UART_Transmit(&huart3, (uint8_t *)(ptr++), 1, 5);
 801434c:	0021      	movs	r1, r4
 801434e:	2305      	movs	r3, #5
 8014350:	3401      	adds	r4, #1
 8014352:	2201      	movs	r2, #1
 8014354:	0028      	movs	r0, r5
 8014356:	f003 fe0f 	bl	8017f78 <HAL_UART_Transmit>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 801435a:	42a6      	cmp	r6, r4
 801435c:	d1f6      	bne.n	801434c <_write+0xc>
#endif
	}

	return len;
}
 801435e:	0038      	movs	r0, r7
 8014360:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014362:	46c0      	nop			; (mov r8, r8)
 8014364:	20001230 	.word	0x20001230

08014368 <EGTN_LIB_U8QUEUE_comLen>:
}

uint16_t EGTN_LIB_U8QUEUE_comLen(s_EGTN_LIB_QUEUE* s_queue)
{
	uint16_t i;
	if(s_queue->save_pointer >= (s_queue->action_pointer))
 8014368:	88c3      	ldrh	r3, [r0, #6]
 801436a:	8902      	ldrh	r2, [r0, #8]
 801436c:	4293      	cmp	r3, r2
 801436e:	d302      	bcc.n	8014376 <EGTN_LIB_U8QUEUE_comLen+0xe>
	{
		i = s_queue->save_pointer - s_queue->action_pointer;
 8014370:	1a98      	subs	r0, r3, r2
 8014372:	b280      	uxth	r0, r0
	{
		i = s_queue->ring_buffer_size - s_queue->action_pointer + s_queue->save_pointer;
	}

	return i;
}
 8014374:	4770      	bx	lr
		i = s_queue->ring_buffer_size - s_queue->action_pointer + s_queue->save_pointer;
 8014376:	8880      	ldrh	r0, [r0, #4]
 8014378:	1818      	adds	r0, r3, r0
 801437a:	1a80      	subs	r0, r0, r2
 801437c:	b280      	uxth	r0, r0
 801437e:	e7f9      	b.n	8014374 <EGTN_LIB_U8QUEUE_comLen+0xc>

08014380 <read_ringbuffer>:

uint8_t read_ringbuffer(s_EGTN_LIB_QUEUE* s_queue)
{
 8014380:	b510      	push	{r4, lr}
	uint8_t ret_value = 0;
	//s_queue->action_pointer++;
	if(s_queue->action_pointer != s_queue->save_pointer)
 8014382:	8902      	ldrh	r2, [r0, #8]
 8014384:	88c1      	ldrh	r1, [r0, #6]
{
 8014386:	0003      	movs	r3, r0
	if(s_queue->action_pointer != s_queue->save_pointer)
 8014388:	4291      	cmp	r1, r2
 801438a:	d00a      	beq.n	80143a2 <read_ringbuffer+0x22>
	{
		ret_value = s_queue->ring_buffer[s_queue->action_pointer];
 801438c:	6801      	ldr	r1, [r0, #0]
 801438e:	5c88      	ldrb	r0, [r1, r2]
		s_queue->action_pointer++;
 8014390:	3201      	adds	r2, #1

		if(s_queue->action_pointer >= s_queue->ring_buffer_size)
 8014392:	8899      	ldrh	r1, [r3, #4]
		s_queue->action_pointer++;
 8014394:	b292      	uxth	r2, r2
 8014396:	811a      	strh	r2, [r3, #8]
		if(s_queue->action_pointer >= s_queue->ring_buffer_size)
 8014398:	4291      	cmp	r1, r2
 801439a:	d801      	bhi.n	80143a0 <read_ringbuffer+0x20>
		{
			s_queue->action_pointer = 0;
 801439c:	2200      	movs	r2, #0
 801439e:	811a      	strh	r2, [r3, #8]
	{
		U8QUEUE_PRINTF("egtn_lib_u8queue__read__ERROR__action_pointer and save_pointer is same\r\n");
	}

	return ret_value;
}
 80143a0:	bd10      	pop	{r4, pc}
		U8QUEUE_PRINTF("egtn_lib_u8queue__read__ERROR__action_pointer and save_pointer is same\r\n");
 80143a2:	4802      	ldr	r0, [pc, #8]	; (80143ac <read_ringbuffer+0x2c>)
 80143a4:	f004 fbfe 	bl	8018ba4 <puts>
	uint8_t ret_value = 0;
 80143a8:	2000      	movs	r0, #0
 80143aa:	e7f9      	b.n	80143a0 <read_ringbuffer+0x20>
 80143ac:	08019ef8 	.word	0x08019ef8

080143b0 <EGTN_LIB_U8QUEUE_get_byte>:
{

}

uint8_t EGTN_LIB_U8QUEUE_get_byte(s_EGTN_LIB_QUEUE* s_queue)
{
 80143b0:	b510      	push	{r4, lr}
	return read_ringbuffer(s_queue);
 80143b2:	f7ff ffe5 	bl	8014380 <read_ringbuffer>
}
 80143b6:	bd10      	pop	{r4, pc}

080143b8 <EGTN_LIB_U8QUEUE_push_ring>:
{
	read_ringbuffer(s_queue);
}

void EGTN_LIB_U8QUEUE_push_ring(s_EGTN_LIB_QUEUE* s_queue, uint8_t comdt)
{
 80143b8:	b570      	push	{r4, r5, r6, lr}
			s_queue->save_pointer = 0;
		}
	}
#endif

	if((s_queue->save_pointer - s_queue->action_pointer) == -1)
 80143ba:	88c2      	ldrh	r2, [r0, #6]
 80143bc:	8903      	ldrh	r3, [r0, #8]
{
 80143be:	0004      	movs	r4, r0
	if((s_queue->save_pointer - s_queue->action_pointer) == -1)
 80143c0:	1ad3      	subs	r3, r2, r3
{
 80143c2:	000d      	movs	r5, r1
	if((s_queue->save_pointer - s_queue->action_pointer) == -1)
 80143c4:	3301      	adds	r3, #1
 80143c6:	d00b      	beq.n	80143e0 <EGTN_LIB_U8QUEUE_push_ring+0x28>
	{
		U8QUEUE_PRINTF("egtn_lib_u8queue__push__WARING__buf soon full\r\n");
	}

	s_queue->ring_buffer[s_queue->save_pointer] = comdt;
 80143c8:	6823      	ldr	r3, [r4, #0]
 80143ca:	549d      	strb	r5, [r3, r2]
	s_queue->save_pointer++;
 80143cc:	88e3      	ldrh	r3, [r4, #6]
	if(s_queue->save_pointer >= s_queue->ring_buffer_size)
 80143ce:	88a2      	ldrh	r2, [r4, #4]
	s_queue->save_pointer++;
 80143d0:	3301      	adds	r3, #1
 80143d2:	b29b      	uxth	r3, r3
 80143d4:	80e3      	strh	r3, [r4, #6]
	if(s_queue->save_pointer >= s_queue->ring_buffer_size)
 80143d6:	429a      	cmp	r2, r3
 80143d8:	d801      	bhi.n	80143de <EGTN_LIB_U8QUEUE_push_ring+0x26>
	{
		s_queue->save_pointer = 0;
 80143da:	2300      	movs	r3, #0
 80143dc:	80e3      	strh	r3, [r4, #6]
	}
}
 80143de:	bd70      	pop	{r4, r5, r6, pc}
		U8QUEUE_PRINTF("egtn_lib_u8queue__push__WARING__buf soon full\r\n");
 80143e0:	4802      	ldr	r0, [pc, #8]	; (80143ec <EGTN_LIB_U8QUEUE_push_ring+0x34>)
 80143e2:	f004 fbdf 	bl	8018ba4 <puts>
 80143e6:	88e2      	ldrh	r2, [r4, #6]
 80143e8:	e7ee      	b.n	80143c8 <EGTN_LIB_U8QUEUE_push_ring+0x10>
 80143ea:	46c0      	nop			; (mov r8, r8)
 80143ec:	08019f40 	.word	0x08019f40

080143f0 <EGTN_LIB_USERDELAY_tickcount>:
static volatile uint32_t gUserDelayTick = 0;


void EGTN_LIB_USERDELAY_tickcount(void)
{
	gUserDelayTick++;
 80143f0:	4a02      	ldr	r2, [pc, #8]	; (80143fc <EGTN_LIB_USERDELAY_tickcount+0xc>)
 80143f2:	6813      	ldr	r3, [r2, #0]
 80143f4:	3301      	adds	r3, #1
 80143f6:	6013      	str	r3, [r2, #0]
}
 80143f8:	4770      	bx	lr
 80143fa:	46c0      	nop			; (mov r8, r8)
 80143fc:	200009d4 	.word	0x200009d4

08014400 <EGTN_LIB_USERDLEAY_gettick>:

uint32_t EGTN_LIB_USERDLEAY_gettick(void)
{
	return gUserDelayTick;
 8014400:	4b01      	ldr	r3, [pc, #4]	; (8014408 <EGTN_LIB_USERDLEAY_gettick+0x8>)
 8014402:	6818      	ldr	r0, [r3, #0]
}
 8014404:	4770      	bx	lr
 8014406:	46c0      	nop			; (mov r8, r8)
 8014408:	200009d4 	.word	0x200009d4

0801440c <EGTN_LIB_USERDELAY_set>:

void EGTN_LIB_USERDELAY_set(gUserDelay *Delay, unsigned long delayvalue)
{
	unsigned long delay_to_tick = delayvalue * GUSERDELAY_PERIOD;
 801440c:	008b      	lsls	r3, r1, #2
 801440e:	1859      	adds	r1, r3, r1
 8014410:	0049      	lsls	r1, r1, #1

	if(delay_to_tick == 0)
	{
		Delay->nDelay = 0;
 8014412:	6081      	str	r1, [r0, #8]
	if(delay_to_tick == 0)
 8014414:	d002      	beq.n	801441c <EGTN_LIB_USERDELAY_set+0x10>
	{
		Delay->nDelay = delay_to_tick;
		//printf("delay : %ld\r\n", delay_to_tick);
	}

	Delay->state = DELAY_INACTIVE;
 8014416:	2300      	movs	r3, #0
	Delay->uStartTick = delay_to_tick;
 8014418:	6041      	str	r1, [r0, #4]
	Delay->state = DELAY_INACTIVE;
 801441a:	7003      	strb	r3, [r0, #0]
}
 801441c:	4770      	bx	lr
 801441e:	46c0      	nop			; (mov r8, r8)

08014420 <EGTN_LIB_USERDELAY_start>:

unsigned int EGTN_LIB_USERDELAY_start(gUserDelay *Delay, tUSERDELAYRENEWSTAT Renew)
{
	if(Renew == DELAY_RENEW_OFF)
 8014420:	2900      	cmp	r1, #0
 8014422:	d102      	bne.n	801442a <EGTN_LIB_USERDELAY_start+0xa>
	{
		if(Delay->state == DELAY_ACTIVE)		return 0;
 8014424:	7803      	ldrb	r3, [r0, #0]
 8014426:	2b01      	cmp	r3, #1
 8014428:	d006      	beq.n	8014438 <EGTN_LIB_USERDELAY_start+0x18>
	}

	Delay->state = DELAY_ACTIVE;
 801442a:	2301      	movs	r3, #1
 801442c:	7003      	strb	r3, [r0, #0]
	Delay->uStartTick = gUserDelayTick;
 801442e:	4b03      	ldr	r3, [pc, #12]	; (801443c <EGTN_LIB_USERDELAY_start+0x1c>)
 8014430:	681b      	ldr	r3, [r3, #0]
 8014432:	6043      	str	r3, [r0, #4]
	//printf("StartTick = %ld\r\n", gUserDelayTick);
	return 1;
 8014434:	2001      	movs	r0, #1
}
 8014436:	4770      	bx	lr
		if(Delay->state == DELAY_ACTIVE)		return 0;
 8014438:	2000      	movs	r0, #0
 801443a:	e7fc      	b.n	8014436 <EGTN_LIB_USERDELAY_start+0x16>
 801443c:	200009d4 	.word	0x200009d4

08014440 <EGTN_LIB_USERDELAY_stop>:

void EGTN_LIB_USERDELAY_stop(gUserDelay *Delay)
{
	Delay->state = DELAY_INACTIVE;
 8014440:	2300      	movs	r3, #0
 8014442:	7003      	strb	r3, [r0, #0]
}
 8014444:	4770      	bx	lr
 8014446:	46c0      	nop			; (mov r8, r8)

08014448 <EGTN_LIB_USERDELAY_isfired>:
	}
}

unsigned int EGTN_LIB_USERDELAY_isfired(gUserDelay *Delay)
{
	if(Delay->state == DELAY_INACTIVE)
 8014448:	7803      	ldrb	r3, [r0, #0]
 801444a:	2b00      	cmp	r3, #0
 801444c:	d008      	beq.n	8014460 <EGTN_LIB_USERDELAY_isfired+0x18>
	uCurrentTick = gUserDelayTick;
 801444e:	4b05      	ldr	r3, [pc, #20]	; (8014464 <EGTN_LIB_USERDELAY_isfired+0x1c>)
		return (0xFFFFFFFF - nStartTime + 1 + uCurrentTick);
 8014450:	6842      	ldr	r2, [r0, #4]
	uCurrentTick = gUserDelayTick;
 8014452:	681b      	ldr	r3, [r3, #0]
		return (0xFFFFFFFF - nStartTime + 1 + uCurrentTick);
 8014454:	1a9b      	subs	r3, r3, r2
	{
		return 0;
	}
	if(CheckDelayValue(Delay->uStartTick) >= Delay->nDelay)
 8014456:	6882      	ldr	r2, [r0, #8]
 8014458:	2000      	movs	r0, #0
 801445a:	4293      	cmp	r3, r2
 801445c:	4140      	adcs	r0, r0
	}
	else
	{
		return 0;
	}
}
 801445e:	4770      	bx	lr
		return 0;
 8014460:	2000      	movs	r0, #0
 8014462:	e7fc      	b.n	801445e <EGTN_LIB_USERDELAY_isfired+0x16>
 8014464:	200009d4 	.word	0x200009d4

08014468 <_SM_InternalEvent>:
void _SM_InternalEvent(SM_StateMachine* self, unsigned char newState, void* pEventData)
{
	assert_param(self);

    self->pEventData = pEventData;
    self->eventGenerated = 1;
 8014468:	2301      	movs	r3, #1
    self->pEventData = pEventData;
 801446a:	6102      	str	r2, [r0, #16]
    self->eventGenerated = 1;
 801446c:	60c3      	str	r3, [r0, #12]
    self->newState = newState;
 801446e:	7201      	strb	r1, [r0, #8]
}
 8014470:	4770      	bx	lr
 8014472:	46c0      	nop			; (mov r8, r8)

08014474 <_SM_StateEngine>:

// The state engine executes the state machine states
void _SM_StateEngine(SM_StateMachine* self, const SM_StateMachineConst* selfConst)
{
 8014474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014476:	0004      	movs	r4, r0
 8014478:	000f      	movs	r7, r1

        // Copy of event data pointer
        pDataTemp = self->pEventData;

        // Event data used up, reset the pointer
        self->pEventData = NULL;
 801447a:	2600      	movs	r6, #0
    while (self->eventGenerated)
 801447c:	e00c      	b.n	8014498 <_SM_StateEngine+0x24>
        SM_StateFunc state = selfConst->stateMap[self->newState].pStateFunc;
 801447e:	7a23      	ldrb	r3, [r4, #8]
 8014480:	68b9      	ldr	r1, [r7, #8]
        pDataTemp = self->pEventData;
 8014482:	6925      	ldr	r5, [r4, #16]
        SM_StateFunc state = selfConst->stateMap[self->newState].pStateFunc;
 8014484:	009a      	lsls	r2, r3, #2
 8014486:	5852      	ldr	r2, [r2, r1]
        // Switch to the new current state
        self->currentState = self->newState;

        // Execute the state action passing in event data
        assert_param(state != NULL);
        state(self, pDataTemp);
 8014488:	0020      	movs	r0, r4
 801448a:	0029      	movs	r1, r5
        self->pEventData = NULL;
 801448c:	6126      	str	r6, [r4, #16]
        self->eventGenerated = 0;
 801448e:	60e6      	str	r6, [r4, #12]
        self->currentState = self->newState;
 8014490:	7263      	strb	r3, [r4, #9]
        state(self, pDataTemp);
 8014492:	4790      	blx	r2

        // If event data was used, then delete it
        if (pDataTemp)
 8014494:	2d00      	cmp	r5, #0
 8014496:	d103      	bne.n	80144a0 <_SM_StateEngine+0x2c>
    while (self->eventGenerated)
 8014498:	68e3      	ldr	r3, [r4, #12]
 801449a:	2b00      	cmp	r3, #0
 801449c:	d1ef      	bne.n	801447e <_SM_StateEngine+0xa>
        {
            SM_XFree(pDataTemp);
            pDataTemp = NULL;
        }
    }
}
 801449e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            SM_XFree(pDataTemp);
 80144a0:	0028      	movs	r0, r5
 80144a2:	f003 ff41 	bl	8018328 <free>
            pDataTemp = NULL;
 80144a6:	e7f7      	b.n	8014498 <_SM_StateEngine+0x24>

080144a8 <_SM_StateEngineEx>:

// The state engine executes the extended state machine states
void _SM_StateEngineEx(SM_StateMachine* self, const SM_StateMachineConst* selfConst)
{
 80144a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80144aa:	464e      	mov	r6, r9
 80144ac:	4657      	mov	r7, sl
 80144ae:	46de      	mov	lr, fp
 80144b0:	4645      	mov	r5, r8
 80144b2:	0004      	movs	r4, r0
 80144b4:	b5e0      	push	{r5, r6, r7, lr}
 80144b6:	4689      	mov	r9, r1
    int guardResult = 1;
 80144b8:	2601      	movs	r6, #1

        // Copy of event data pointer
        pDataTemp = self->pEventData;

        // Event data used up, reset the pointer
        self->pEventData = NULL;
 80144ba:	2700      	movs	r7, #0
    while (self->eventGenerated)
 80144bc:	68e3      	ldr	r3, [r4, #12]
 80144be:	2b00      	cmp	r3, #0
 80144c0:	d021      	beq.n	8014506 <_SM_StateEngineEx+0x5e>
        SM_StateFunc state = selfConst->stateMapEx[self->newState].pStateFunc;
 80144c2:	464b      	mov	r3, r9
 80144c4:	68d9      	ldr	r1, [r3, #12]
 80144c6:	7a23      	ldrb	r3, [r4, #8]
        pDataTemp = self->pEventData;
 80144c8:	6925      	ldr	r5, [r4, #16]
        SM_StateFunc state = selfConst->stateMapEx[self->newState].pStateFunc;
 80144ca:	011b      	lsls	r3, r3, #4
 80144cc:	18cb      	adds	r3, r1, r3
 80144ce:	681a      	ldr	r2, [r3, #0]
 80144d0:	4692      	mov	sl, r2
        SM_GuardFunc guard = selfConst->stateMapEx[self->newState].pGuardFunc;
 80144d2:	685a      	ldr	r2, [r3, #4]
        SM_EntryFunc entry = selfConst->stateMapEx[self->newState].pEntryFunc;
 80144d4:	689b      	ldr	r3, [r3, #8]
 80144d6:	4698      	mov	r8, r3
        SM_ExitFunc exit = selfConst->stateMapEx[self->currentState].pExitFunc;
 80144d8:	7a63      	ldrb	r3, [r4, #9]
 80144da:	011b      	lsls	r3, r3, #4
 80144dc:	18c9      	adds	r1, r1, r3
 80144de:	68cb      	ldr	r3, [r1, #12]
        self->pEventData = NULL;
 80144e0:	6127      	str	r7, [r4, #16]
        SM_ExitFunc exit = selfConst->stateMapEx[self->currentState].pExitFunc;
 80144e2:	469b      	mov	fp, r3

        // Event used up, reset the flag
        self->eventGenerated = 0;
 80144e4:	60e7      	str	r7, [r4, #12]

        // Execute the guard condition
        if (guard != NULL)
 80144e6:	2a00      	cmp	r2, #0
 80144e8:	d003      	beq.n	80144f2 <_SM_StateEngineEx+0x4a>
            guardResult = guard(self, pDataTemp);
 80144ea:	0029      	movs	r1, r5
 80144ec:	0020      	movs	r0, r4
 80144ee:	4790      	blx	r2
 80144f0:	0006      	movs	r6, r0

        // If the guard condition succeeds
        if (guardResult == 1)
 80144f2:	2e01      	cmp	r6, #1
 80144f4:	d00d      	beq.n	8014512 <_SM_StateEngineEx+0x6a>
            assert_param(state != NULL);
            state(self, pDataTemp);
        }

        // If event data was used, then delete it
        if (pDataTemp)
 80144f6:	2d00      	cmp	r5, #0
 80144f8:	d0e0      	beq.n	80144bc <_SM_StateEngineEx+0x14>
        {
            SM_XFree(pDataTemp);
 80144fa:	0028      	movs	r0, r5
 80144fc:	f003 ff14 	bl	8018328 <free>
    while (self->eventGenerated)
 8014500:	68e3      	ldr	r3, [r4, #12]
 8014502:	2b00      	cmp	r3, #0
 8014504:	d1dd      	bne.n	80144c2 <_SM_StateEngineEx+0x1a>
            pDataTemp = NULL;
        }
    }
}
 8014506:	bcf0      	pop	{r4, r5, r6, r7}
 8014508:	46bb      	mov	fp, r7
 801450a:	46b2      	mov	sl, r6
 801450c:	46a9      	mov	r9, r5
 801450e:	46a0      	mov	r8, r4
 8014510:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            if (self->newState != self->currentState)
 8014512:	7a63      	ldrb	r3, [r4, #9]
 8014514:	7a22      	ldrb	r2, [r4, #8]
 8014516:	429a      	cmp	r2, r3
 8014518:	d00b      	beq.n	8014532 <_SM_StateEngineEx+0x8a>
                if (exit != NULL)
 801451a:	465b      	mov	r3, fp
 801451c:	2b00      	cmp	r3, #0
 801451e:	d001      	beq.n	8014524 <_SM_StateEngineEx+0x7c>
                    exit(self);
 8014520:	0020      	movs	r0, r4
 8014522:	47d8      	blx	fp
                if (entry != NULL)
 8014524:	4643      	mov	r3, r8
 8014526:	2b00      	cmp	r3, #0
 8014528:	d002      	beq.n	8014530 <_SM_StateEngineEx+0x88>
                    entry(self, pDataTemp);
 801452a:	0029      	movs	r1, r5
 801452c:	0020      	movs	r0, r4
 801452e:	47c0      	blx	r8
 8014530:	7a23      	ldrb	r3, [r4, #8]
            state(self, pDataTemp);
 8014532:	0029      	movs	r1, r5
 8014534:	0020      	movs	r0, r4
            self->currentState = self->newState;
 8014536:	7263      	strb	r3, [r4, #9]
            state(self, pDataTemp);
 8014538:	47d0      	blx	sl
 801453a:	e7dc      	b.n	80144f6 <_SM_StateEngineEx+0x4e>

0801453c <_SM_ExternalEvent>:
{
 801453c:	b510      	push	{r4, lr}
 801453e:	001c      	movs	r4, r3
    if (newState == EVENT_IGNORED) 
 8014540:	2afe      	cmp	r2, #254	; 0xfe
 8014542:	d00b      	beq.n	801455c <_SM_ExternalEvent+0x20>
    else if (newState == CANNOT_HAPPEN)
 8014544:	2aff      	cmp	r2, #255	; 0xff
 8014546:	d012      	beq.n	801456e <_SM_ExternalEvent+0x32>
    self->pEventData = pEventData;
 8014548:	6103      	str	r3, [r0, #16]
    self->eventGenerated = 1;
 801454a:	2301      	movs	r3, #1
    self->newState = newState;
 801454c:	7202      	strb	r2, [r0, #8]
    self->eventGenerated = 1;
 801454e:	60c3      	str	r3, [r0, #12]
        if (selfConst->stateMap)
 8014550:	688b      	ldr	r3, [r1, #8]
 8014552:	2b00      	cmp	r3, #0
 8014554:	d008      	beq.n	8014568 <_SM_ExternalEvent+0x2c>
            _SM_StateEngine(self, selfConst);
 8014556:	f7ff ff8d 	bl	8014474 <_SM_StateEngine>
}
 801455a:	bd10      	pop	{r4, pc}
        if (pEventData)
 801455c:	2b00      	cmp	r3, #0
 801455e:	d0fc      	beq.n	801455a <_SM_ExternalEvent+0x1e>
            SM_XFree(pEventData);
 8014560:	0020      	movs	r0, r4
 8014562:	f003 fee1 	bl	8018328 <free>
 8014566:	e7f8      	b.n	801455a <_SM_ExternalEvent+0x1e>
            _SM_StateEngineEx(self, selfConst);
 8014568:	f7ff ff9e 	bl	80144a8 <_SM_StateEngineEx>
}
 801456c:	e7f5      	b.n	801455a <_SM_ExternalEvent+0x1e>
    	SM_PRINTF("!!!StateMachine__CANNOT_HAPPEN__currentstate : 0x%04x \r\n",self->currentState);
 801456e:	7a41      	ldrb	r1, [r0, #9]
 8014570:	4802      	ldr	r0, [pc, #8]	; (801457c <_SM_ExternalEvent+0x40>)
 8014572:	f004 fa8b 	bl	8018a8c <iprintf>
        if (pEventData)
 8014576:	2c00      	cmp	r4, #0
 8014578:	d1f2      	bne.n	8014560 <_SM_ExternalEvent+0x24>
 801457a:	e7ee      	b.n	801455a <_SM_ExternalEvent+0x1e>
 801457c:	08019f70 	.word	0x08019f70

08014580 <fc41d_resp_reset>:
uint8_t fc41d_resp_reset(uint8_t* value)
{
	uint8_t ret = 2;

	//TODO :
	if(FC41D_AT_CMD_IS_OK == m_fc41d_ble.cmd_resp_final_buf[0])
 8014580:	23ae      	movs	r3, #174	; 0xae
 8014582:	4a06      	ldr	r2, [pc, #24]	; (801459c <fc41d_resp_reset+0x1c>)
 8014584:	005b      	lsls	r3, r3, #1
 8014586:	5cd0      	ldrb	r0, [r2, r3]
 8014588:	284f      	cmp	r0, #79	; 0x4f
 801458a:	d004      	beq.n	8014596 <fc41d_resp_reset+0x16>
		ret = 1;

	}
	else if(FC41D_AT_CMD_IS_ERROR == m_fc41d_ble.cmd_resp_final_buf[0])
	{
		ret = 0;
 801458c:	3845      	subs	r0, #69	; 0x45
 801458e:	1e43      	subs	r3, r0, #1
 8014590:	4198      	sbcs	r0, r3
 8014592:	0040      	lsls	r0, r0, #1
	}

	return ret;
}
 8014594:	4770      	bx	lr
		ret = 1;
 8014596:	2001      	movs	r0, #1
 8014598:	e7fc      	b.n	8014594 <fc41d_resp_reset+0x14>
 801459a:	46c0      	nop			; (mov r8, r8)
 801459c:	200000e4 	.word	0x200000e4

080145a0 <fc41d_cmd_able_echo>:
uint8_t fc41d_cmd_able_echo(uint8_t* value)
{
	uint8_t ret = 1;

	return ret;
}
 80145a0:	2001      	movs	r0, #1
 80145a2:	4770      	bx	lr

080145a4 <fc41d_resp_able_echo>:
	{
		ret = 1;
	}

	return ret;
}
 80145a4:	2002      	movs	r0, #2
 80145a6:	4770      	bx	lr

080145a8 <fc41d_resp_able_urc>:
 80145a8:	b510      	push	{r4, lr}
 80145aa:	f7ff ffe9 	bl	8014580 <fc41d_resp_reset>
 80145ae:	bd10      	pop	{r4, pc}

080145b0 <fc41d_resp_init_ble>:
 80145b0:	b510      	push	{r4, lr}
 80145b2:	f7ff ffe5 	bl	8014580 <fc41d_resp_reset>
 80145b6:	bd10      	pop	{r4, pc}

080145b8 <fc41d_resp_set_ble_name>:
 80145b8:	b510      	push	{r4, lr}
 80145ba:	f7ff ffe1 	bl	8014580 <fc41d_resp_reset>
 80145be:	bd10      	pop	{r4, pc}

080145c0 <fc41d_resp_config_ble_advertising_parameter>:
 80145c0:	b510      	push	{r4, lr}
 80145c2:	f7ff ffdd 	bl	8014580 <fc41d_resp_reset>
 80145c6:	bd10      	pop	{r4, pc}

080145c8 <fc41d_resp_establish_ble_service>:
 80145c8:	b510      	push	{r4, lr}
 80145ca:	f7ff ffd9 	bl	8014580 <fc41d_resp_reset>
 80145ce:	bd10      	pop	{r4, pc}

080145d0 <fc41d_resp_set_ble_characteristic_uuid>:
 80145d0:	b510      	push	{r4, lr}
 80145d2:	f7ff ffd5 	bl	8014580 <fc41d_resp_reset>
 80145d6:	bd10      	pop	{r4, pc}

080145d8 <fc41d_resp_start_ble_advertising>:
 80145d8:	b510      	push	{r4, lr}
 80145da:	f7ff ffd1 	bl	8014580 <fc41d_resp_reset>
 80145de:	bd10      	pop	{r4, pc}

080145e0 <fc41d_cmd_delay>:
{
 80145e0:	b510      	push	{r4, lr}
	EGTN_LIB_USERDELAY_start(&gDelay_fc41d_cmd_delay, DELAY_RENEW_OFF);
 80145e2:	2100      	movs	r1, #0
 80145e4:	4802      	ldr	r0, [pc, #8]	; (80145f0 <fc41d_cmd_delay+0x10>)
 80145e6:	f7ff ff1b 	bl	8014420 <EGTN_LIB_USERDELAY_start>
}
 80145ea:	2001      	movs	r0, #1
 80145ec:	bd10      	pop	{r4, pc}
 80145ee:	46c0      	nop			; (mov r8, r8)
 80145f0:	20000b08 	.word	0x20000b08

080145f4 <fc41d_resp_delay>:
{
 80145f4:	b510      	push	{r4, lr}
	if(EGTN_LIB_USERDELAY_isfired(&gDelay_fc41d_cmd_delay))
 80145f6:	4c06      	ldr	r4, [pc, #24]	; (8014610 <fc41d_resp_delay+0x1c>)
 80145f8:	0020      	movs	r0, r4
 80145fa:	f7ff ff25 	bl	8014448 <EGTN_LIB_USERDELAY_isfired>
	uint8_t ret = 2;
 80145fe:	2302      	movs	r3, #2
	if(EGTN_LIB_USERDELAY_isfired(&gDelay_fc41d_cmd_delay))
 8014600:	2800      	cmp	r0, #0
 8014602:	d003      	beq.n	801460c <fc41d_resp_delay+0x18>
		EGTN_LIB_USERDELAY_stop(&gDelay_fc41d_cmd_delay);
 8014604:	0020      	movs	r0, r4
 8014606:	f7ff ff1b 	bl	8014440 <EGTN_LIB_USERDELAY_stop>
		ret = 1;
 801460a:	2301      	movs	r3, #1
}
 801460c:	0018      	movs	r0, r3
 801460e:	bd10      	pop	{r4, pc}
 8014610:	20000b08 	.word	0x20000b08

08014614 <fc41d_resp_send_gatt_data>:
	printf("FC41D_send : %s \r\n",temp);

	return ret;
}
uint8_t fc41d_resp_send_gatt_data(uint8_t* value)
{
 8014614:	b510      	push	{r4, lr}
	uint8_t ret = 2;

	memset(m_fc41d_ble.cmd_gatt_uuid,'\0',FC41D_AT_CMD_GATT_UUID_MAX_LENGTH);
 8014616:	4c0e      	ldr	r4, [pc, #56]	; (8014650 <fc41d_resp_send_gatt_data+0x3c>)
 8014618:	2214      	movs	r2, #20
 801461a:	2100      	movs	r1, #0
 801461c:	0020      	movs	r0, r4
 801461e:	f003 fea1 	bl	8018364 <memset>
	memset(m_fc41d_ble.cmd_gatt_data_buf,'\0',FC41D_AT_CMD_RAW_DATA_SIZE);
 8014622:	2296      	movs	r2, #150	; 0x96
 8014624:	4b0b      	ldr	r3, [pc, #44]	; (8014654 <fc41d_resp_send_gatt_data+0x40>)
 8014626:	2100      	movs	r1, #0
 8014628:	18e0      	adds	r0, r4, r3
 801462a:	0092      	lsls	r2, r2, #2
 801462c:	f003 fe9a 	bl	8018364 <memset>

	if(FC41D_AT_CMD_IS_OK == m_fc41d_ble.cmd_resp_final_buf[0])
 8014630:	4b09      	ldr	r3, [pc, #36]	; (8014658 <fc41d_resp_send_gatt_data+0x44>)
 8014632:	469c      	mov	ip, r3
 8014634:	23ae      	movs	r3, #174	; 0xae
 8014636:	4464      	add	r4, ip
 8014638:	005b      	lsls	r3, r3, #1
 801463a:	5ce0      	ldrb	r0, [r4, r3]
 801463c:	284f      	cmp	r0, #79	; 0x4f
 801463e:	d004      	beq.n	801464a <fc41d_resp_send_gatt_data+0x36>
		ret = 1;

	}
	else if(FC41D_AT_CMD_IS_ERROR == m_fc41d_ble.cmd_resp_final_buf[0])
	{
		ret = 0;
 8014640:	3845      	subs	r0, #69	; 0x45
 8014642:	1e43      	subs	r3, r0, #1
 8014644:	4198      	sbcs	r0, r3
 8014646:	0040      	lsls	r0, r0, #1
	}

	return ret;
}
 8014648:	bd10      	pop	{r4, pc}
		ret = 1;
 801464a:	2001      	movs	r0, #1
 801464c:	e7fc      	b.n	8014648 <fc41d_resp_send_gatt_data+0x34>
 801464e:	46c0      	nop			; (mov r8, r8)
 8014650:	20000778 	.word	0x20000778
 8014654:	fffffda8 	.word	0xfffffda8
 8014658:	fffff96c 	.word	0xfffff96c

0801465c <fc41d_cmd_reset>:
{
 801465c:	b510      	push	{r4, lr}
 801465e:	b088      	sub	sp, #32
	memset(temp,'\0',30);
 8014660:	466c      	mov	r4, sp
 8014662:	2100      	movs	r1, #0
 8014664:	2216      	movs	r2, #22
 8014666:	a802      	add	r0, sp, #8
 8014668:	f003 fe7c 	bl	8018364 <memset>
	sprintf(temp,"AT+QRST\r");
 801466c:	0022      	movs	r2, r4
 801466e:	4b08      	ldr	r3, [pc, #32]	; (8014690 <fc41d_cmd_reset+0x34>)
 8014670:	cb03      	ldmia	r3!, {r0, r1}
 8014672:	c203      	stmia	r2!, {r0, r1}
 8014674:	781b      	ldrb	r3, [r3, #0]
	EGTN_MW_UART_tx01(data, len);
 8014676:	0020      	movs	r0, r4
	sprintf(temp,"AT+QRST\r");
 8014678:	7013      	strb	r3, [r2, #0]
	EGTN_MW_UART_tx01(data, len);
 801467a:	2108      	movs	r1, #8
 801467c:	f001 fa12 	bl	8015aa4 <EGTN_MW_UART_tx01>
	printf("FC41D_send : %s \r\n",temp);
 8014680:	0021      	movs	r1, r4
 8014682:	4804      	ldr	r0, [pc, #16]	; (8014694 <fc41d_cmd_reset+0x38>)
 8014684:	f004 fa02 	bl	8018a8c <iprintf>
}
 8014688:	2001      	movs	r0, #1
 801468a:	b008      	add	sp, #32
 801468c:	bd10      	pop	{r4, pc}
 801468e:	46c0      	nop			; (mov r8, r8)
 8014690:	08019fac 	.word	0x08019fac
 8014694:	08019fb8 	.word	0x08019fb8

08014698 <fc41d_cmd_get_firmware_version>:
{
 8014698:	b530      	push	{r4, r5, lr}
 801469a:	b089      	sub	sp, #36	; 0x24
	memset(temp,'\0',30);
 801469c:	466c      	mov	r4, sp
 801469e:	2100      	movs	r1, #0
 80146a0:	2212      	movs	r2, #18
 80146a2:	a803      	add	r0, sp, #12
 80146a4:	f003 fe5e 	bl	8018364 <memset>
	sprintf(temp,"AT+QVERSION\r");
 80146a8:	0022      	movs	r2, r4
 80146aa:	4b08      	ldr	r3, [pc, #32]	; (80146cc <fc41d_cmd_get_firmware_version+0x34>)
 80146ac:	cb23      	ldmia	r3!, {r0, r1, r5}
 80146ae:	c223      	stmia	r2!, {r0, r1, r5}
 80146b0:	781b      	ldrb	r3, [r3, #0]
	EGTN_MW_UART_tx01(data, len);
 80146b2:	0020      	movs	r0, r4
	sprintf(temp,"AT+QVERSION\r");
 80146b4:	7013      	strb	r3, [r2, #0]
	EGTN_MW_UART_tx01(data, len);
 80146b6:	210c      	movs	r1, #12
 80146b8:	f001 f9f4 	bl	8015aa4 <EGTN_MW_UART_tx01>
	printf("FC41D_send : %s \r\n",temp);
 80146bc:	0021      	movs	r1, r4
 80146be:	4804      	ldr	r0, [pc, #16]	; (80146d0 <fc41d_cmd_get_firmware_version+0x38>)
 80146c0:	f004 f9e4 	bl	8018a8c <iprintf>
}
 80146c4:	2001      	movs	r0, #1
 80146c6:	b009      	add	sp, #36	; 0x24
 80146c8:	bd30      	pop	{r4, r5, pc}
 80146ca:	46c0      	nop			; (mov r8, r8)
 80146cc:	08019fcc 	.word	0x08019fcc
 80146d0:	08019fb8 	.word	0x08019fb8

080146d4 <fc41d_cmd_able_urc>:
{
 80146d4:	b530      	push	{r4, r5, lr}
 80146d6:	b089      	sub	sp, #36	; 0x24
	memset(temp,'\0',30);
 80146d8:	466c      	mov	r4, sp
 80146da:	2100      	movs	r1, #0
 80146dc:	2212      	movs	r2, #18
 80146de:	a803      	add	r0, sp, #12
 80146e0:	f003 fe40 	bl	8018364 <memset>
	sprintf(temp,"AT+QURCCFG=1\r");
 80146e4:	0022      	movs	r2, r4
 80146e6:	4b08      	ldr	r3, [pc, #32]	; (8014708 <fc41d_cmd_able_urc+0x34>)
 80146e8:	cb23      	ldmia	r3!, {r0, r1, r5}
 80146ea:	c223      	stmia	r2!, {r0, r1, r5}
 80146ec:	881b      	ldrh	r3, [r3, #0]
	EGTN_MW_UART_tx01(data, len);
 80146ee:	0020      	movs	r0, r4
	sprintf(temp,"AT+QURCCFG=1\r");
 80146f0:	8013      	strh	r3, [r2, #0]
	EGTN_MW_UART_tx01(data, len);
 80146f2:	210d      	movs	r1, #13
 80146f4:	f001 f9d6 	bl	8015aa4 <EGTN_MW_UART_tx01>
	printf("FC41D_send : %s \r\n",temp);
 80146f8:	0021      	movs	r1, r4
 80146fa:	4804      	ldr	r0, [pc, #16]	; (801470c <fc41d_cmd_able_urc+0x38>)
 80146fc:	f004 f9c6 	bl	8018a8c <iprintf>
}
 8014700:	2001      	movs	r0, #1
 8014702:	b009      	add	sp, #36	; 0x24
 8014704:	bd30      	pop	{r4, r5, pc}
 8014706:	46c0      	nop			; (mov r8, r8)
 8014708:	08019fdc 	.word	0x08019fdc
 801470c:	08019fb8 	.word	0x08019fb8

08014710 <fc41d_cmd_init_ble>:
{
 8014710:	b530      	push	{r4, r5, lr}
 8014712:	b089      	sub	sp, #36	; 0x24
	memset(temp,'\0',30);
 8014714:	466c      	mov	r4, sp
 8014716:	2100      	movs	r1, #0
 8014718:	2212      	movs	r2, #18
 801471a:	a803      	add	r0, sp, #12
 801471c:	f003 fe22 	bl	8018364 <memset>
	sprintf(temp,"AT+QBLEINIT=2\r");
 8014720:	0022      	movs	r2, r4
 8014722:	4b09      	ldr	r3, [pc, #36]	; (8014748 <fc41d_cmd_init_ble+0x38>)
 8014724:	cb23      	ldmia	r3!, {r0, r1, r5}
 8014726:	c223      	stmia	r2!, {r0, r1, r5}
 8014728:	8819      	ldrh	r1, [r3, #0]
	EGTN_MW_UART_tx01(data, len);
 801472a:	0020      	movs	r0, r4
	sprintf(temp,"AT+QBLEINIT=2\r");
 801472c:	8011      	strh	r1, [r2, #0]
 801472e:	789b      	ldrb	r3, [r3, #2]
	EGTN_MW_UART_tx01(data, len);
 8014730:	210e      	movs	r1, #14
	sprintf(temp,"AT+QBLEINIT=2\r");
 8014732:	7093      	strb	r3, [r2, #2]
	EGTN_MW_UART_tx01(data, len);
 8014734:	f001 f9b6 	bl	8015aa4 <EGTN_MW_UART_tx01>
	printf("FC41D_send : %s \r\n",temp);
 8014738:	0021      	movs	r1, r4
 801473a:	4804      	ldr	r0, [pc, #16]	; (801474c <fc41d_cmd_init_ble+0x3c>)
 801473c:	f004 f9a6 	bl	8018a8c <iprintf>
}
 8014740:	2001      	movs	r0, #1
 8014742:	b009      	add	sp, #36	; 0x24
 8014744:	bd30      	pop	{r4, r5, pc}
 8014746:	46c0      	nop			; (mov r8, r8)
 8014748:	08019fec 	.word	0x08019fec
 801474c:	08019fb8 	.word	0x08019fb8

08014750 <fc41d_cmd_query_ble_device_addr>:
{
 8014750:	b530      	push	{r4, r5, lr}
 8014752:	b089      	sub	sp, #36	; 0x24
	memset(temp,'\0',30);
 8014754:	466c      	mov	r4, sp
 8014756:	2100      	movs	r1, #0
 8014758:	2212      	movs	r2, #18
 801475a:	a803      	add	r0, sp, #12
 801475c:	f003 fe02 	bl	8018364 <memset>
	sprintf(temp,"AT+QBLEADDR?\r\n");
 8014760:	0022      	movs	r2, r4
 8014762:	4b09      	ldr	r3, [pc, #36]	; (8014788 <fc41d_cmd_query_ble_device_addr+0x38>)
 8014764:	cb23      	ldmia	r3!, {r0, r1, r5}
 8014766:	c223      	stmia	r2!, {r0, r1, r5}
 8014768:	8819      	ldrh	r1, [r3, #0]
	EGTN_MW_UART_tx01(data, len);
 801476a:	0020      	movs	r0, r4
	sprintf(temp,"AT+QBLEADDR?\r\n");
 801476c:	8011      	strh	r1, [r2, #0]
 801476e:	789b      	ldrb	r3, [r3, #2]
	EGTN_MW_UART_tx01(data, len);
 8014770:	210e      	movs	r1, #14
	sprintf(temp,"AT+QBLEADDR?\r\n");
 8014772:	7093      	strb	r3, [r2, #2]
	EGTN_MW_UART_tx01(data, len);
 8014774:	f001 f996 	bl	8015aa4 <EGTN_MW_UART_tx01>
	printf("FC41D_send : %s \r\n",temp);
 8014778:	0021      	movs	r1, r4
 801477a:	4804      	ldr	r0, [pc, #16]	; (801478c <fc41d_cmd_query_ble_device_addr+0x3c>)
 801477c:	f004 f986 	bl	8018a8c <iprintf>
}
 8014780:	2001      	movs	r0, #1
 8014782:	b009      	add	sp, #36	; 0x24
 8014784:	bd30      	pop	{r4, r5, pc}
 8014786:	46c0      	nop			; (mov r8, r8)
 8014788:	08019ffc 	.word	0x08019ffc
 801478c:	08019fb8 	.word	0x08019fb8

08014790 <fc41d_cmd_set_ble_name>:
{
 8014790:	b530      	push	{r4, r5, lr}
 8014792:	b089      	sub	sp, #36	; 0x24
	memset(temp,'\0',30);
 8014794:	466c      	mov	r4, sp
 8014796:	2100      	movs	r1, #0
 8014798:	220a      	movs	r2, #10
 801479a:	a805      	add	r0, sp, #20
 801479c:	f003 fde2 	bl	8018364 <memset>
	sprintf(temp,"AT+QBLENAME=EGUHA48\r");
 80147a0:	0022      	movs	r2, r4
 80147a2:	4b09      	ldr	r3, [pc, #36]	; (80147c8 <fc41d_cmd_set_ble_name+0x38>)
 80147a4:	cb23      	ldmia	r3!, {r0, r1, r5}
 80147a6:	c223      	stmia	r2!, {r0, r1, r5}
 80147a8:	cb03      	ldmia	r3!, {r0, r1}
 80147aa:	c203      	stmia	r2!, {r0, r1}
 80147ac:	781b      	ldrb	r3, [r3, #0]
	EGTN_MW_UART_tx01(data, len);
 80147ae:	0020      	movs	r0, r4
	sprintf(temp,"AT+QBLENAME=EGUHA48\r");
 80147b0:	7013      	strb	r3, [r2, #0]
	EGTN_MW_UART_tx01(data, len);
 80147b2:	2114      	movs	r1, #20
 80147b4:	f001 f976 	bl	8015aa4 <EGTN_MW_UART_tx01>
	printf("FC41D_send : %s \r\n",temp);
 80147b8:	0021      	movs	r1, r4
 80147ba:	4804      	ldr	r0, [pc, #16]	; (80147cc <fc41d_cmd_set_ble_name+0x3c>)
 80147bc:	f004 f966 	bl	8018a8c <iprintf>
}
 80147c0:	2001      	movs	r0, #1
 80147c2:	b009      	add	sp, #36	; 0x24
 80147c4:	bd30      	pop	{r4, r5, pc}
 80147c6:	46c0      	nop			; (mov r8, r8)
 80147c8:	0801a00c 	.word	0x0801a00c
 80147cc:	08019fb8 	.word	0x08019fb8

080147d0 <fc41d_cmd_config_ble_advertising_parameter>:
{
 80147d0:	b530      	push	{r4, r5, lr}
	memset(temp,'\0',30);
 80147d2:	2019      	movs	r0, #25
{
 80147d4:	b089      	sub	sp, #36	; 0x24
	memset(temp,'\0',30);
 80147d6:	466c      	mov	r4, sp
 80147d8:	2100      	movs	r1, #0
 80147da:	2205      	movs	r2, #5
 80147dc:	4468      	add	r0, sp
 80147de:	f003 fdc1 	bl	8018364 <memset>
	sprintf(temp,"AT+QBLEADVPARAM=150,150\r");
 80147e2:	0022      	movs	r2, r4
 80147e4:	4b08      	ldr	r3, [pc, #32]	; (8014808 <fc41d_cmd_config_ble_advertising_parameter+0x38>)
 80147e6:	cb23      	ldmia	r3!, {r0, r1, r5}
 80147e8:	c223      	stmia	r2!, {r0, r1, r5}
 80147ea:	cb23      	ldmia	r3!, {r0, r1, r5}
 80147ec:	c223      	stmia	r2!, {r0, r1, r5}
 80147ee:	781b      	ldrb	r3, [r3, #0]
	EGTN_MW_UART_tx01(data, len);
 80147f0:	0020      	movs	r0, r4
	sprintf(temp,"AT+QBLEADVPARAM=150,150\r");
 80147f2:	7013      	strb	r3, [r2, #0]
	EGTN_MW_UART_tx01(data, len);
 80147f4:	2118      	movs	r1, #24
 80147f6:	f001 f955 	bl	8015aa4 <EGTN_MW_UART_tx01>
	printf("FC41D_send : %s \r\n",temp);
 80147fa:	0021      	movs	r1, r4
 80147fc:	4803      	ldr	r0, [pc, #12]	; (801480c <fc41d_cmd_config_ble_advertising_parameter+0x3c>)
 80147fe:	f004 f945 	bl	8018a8c <iprintf>
}
 8014802:	2001      	movs	r0, #1
 8014804:	b009      	add	sp, #36	; 0x24
 8014806:	bd30      	pop	{r4, r5, pc}
 8014808:	0801a024 	.word	0x0801a024
 801480c:	08019fb8 	.word	0x08019fb8

08014810 <fc41d_cmd_establish_ble_service>:
{
 8014810:	b530      	push	{r4, r5, lr}
 8014812:	b089      	sub	sp, #36	; 0x24
	memset(temp,'\0',30);
 8014814:	466c      	mov	r4, sp
 8014816:	2100      	movs	r1, #0
 8014818:	220a      	movs	r2, #10
 801481a:	a805      	add	r0, sp, #20
 801481c:	f003 fda2 	bl	8018364 <memset>
	sprintf(temp,"AT+QBLEGATTSSRV=fff1\r");
 8014820:	0022      	movs	r2, r4
 8014822:	4b09      	ldr	r3, [pc, #36]	; (8014848 <fc41d_cmd_establish_ble_service+0x38>)
 8014824:	cb23      	ldmia	r3!, {r0, r1, r5}
 8014826:	c223      	stmia	r2!, {r0, r1, r5}
 8014828:	cb03      	ldmia	r3!, {r0, r1}
 801482a:	c203      	stmia	r2!, {r0, r1}
 801482c:	881b      	ldrh	r3, [r3, #0]
	EGTN_MW_UART_tx01(data, len);
 801482e:	0020      	movs	r0, r4
	sprintf(temp,"AT+QBLEGATTSSRV=fff1\r");
 8014830:	8013      	strh	r3, [r2, #0]
	EGTN_MW_UART_tx01(data, len);
 8014832:	2115      	movs	r1, #21
 8014834:	f001 f936 	bl	8015aa4 <EGTN_MW_UART_tx01>
	printf("FC41D_send : %s \r\n",temp);
 8014838:	0021      	movs	r1, r4
 801483a:	4804      	ldr	r0, [pc, #16]	; (801484c <fc41d_cmd_establish_ble_service+0x3c>)
 801483c:	f004 f926 	bl	8018a8c <iprintf>
}
 8014840:	2001      	movs	r0, #1
 8014842:	b009      	add	sp, #36	; 0x24
 8014844:	bd30      	pop	{r4, r5, pc}
 8014846:	46c0      	nop			; (mov r8, r8)
 8014848:	0801a040 	.word	0x0801a040
 801484c:	08019fb8 	.word	0x08019fb8

08014850 <fc41d_cmd_set_ble_characteristic_uuid>:
{
 8014850:	b510      	push	{r4, lr}
 8014852:	0004      	movs	r4, r0
 8014854:	b09a      	sub	sp, #104	; 0x68
	memset(temp,'\0',100);
 8014856:	2264      	movs	r2, #100	; 0x64
 8014858:	2100      	movs	r1, #0
 801485a:	a801      	add	r0, sp, #4
 801485c:	f003 fd82 	bl	8018364 <memset>
	sprintf(temp,"AT+QBLEGATTSCHAR=%s\r",&(m_fc41d_ble.gatt_uuid_map[*value][0]));
 8014860:	7823      	ldrb	r3, [r4, #0]
 8014862:	490d      	ldr	r1, [pc, #52]	; (8014898 <fc41d_cmd_set_ble_characteristic_uuid+0x48>)
 8014864:	009a      	lsls	r2, r3, #2
 8014866:	18d2      	adds	r2, r2, r3
 8014868:	23d5      	movs	r3, #213	; 0xd5
 801486a:	00db      	lsls	r3, r3, #3
 801486c:	469c      	mov	ip, r3
 801486e:	0092      	lsls	r2, r2, #2
 8014870:	4b0a      	ldr	r3, [pc, #40]	; (801489c <fc41d_cmd_set_ble_characteristic_uuid+0x4c>)
 8014872:	4462      	add	r2, ip
 8014874:	18d2      	adds	r2, r2, r3
 8014876:	a801      	add	r0, sp, #4
 8014878:	f004 f9b0 	bl	8018bdc <siprintf>
	fc41d_send_data((uint8_t *)temp,strlen(temp));
 801487c:	a801      	add	r0, sp, #4
 801487e:	f7fb fc41 	bl	8010104 <strlen>
	EGTN_MW_UART_tx01(data, len);
 8014882:	b281      	uxth	r1, r0
 8014884:	a801      	add	r0, sp, #4
 8014886:	f001 f90d 	bl	8015aa4 <EGTN_MW_UART_tx01>
	printf("FC41D_send : %s \r\n",temp);
 801488a:	a901      	add	r1, sp, #4
 801488c:	4804      	ldr	r0, [pc, #16]	; (80148a0 <fc41d_cmd_set_ble_characteristic_uuid+0x50>)
 801488e:	f004 f8fd 	bl	8018a8c <iprintf>
}
 8014892:	2001      	movs	r0, #1
 8014894:	b01a      	add	sp, #104	; 0x68
 8014896:	bd10      	pop	{r4, pc}
 8014898:	0801a058 	.word	0x0801a058
 801489c:	200000e4 	.word	0x200000e4
 80148a0:	08019fb8 	.word	0x08019fb8

080148a4 <fc41d_cmd_start_ble_advertising>:
{
 80148a4:	b530      	push	{r4, r5, lr}
 80148a6:	b089      	sub	sp, #36	; 0x24
	memset(temp,'\0',30);
 80148a8:	466c      	mov	r4, sp
 80148aa:	2100      	movs	r1, #0
 80148ac:	220e      	movs	r2, #14
 80148ae:	a804      	add	r0, sp, #16
 80148b0:	f003 fd58 	bl	8018364 <memset>
	sprintf(temp,"AT+QBLEADVSTART\r");
 80148b4:	0022      	movs	r2, r4
 80148b6:	4b09      	ldr	r3, [pc, #36]	; (80148dc <fc41d_cmd_start_ble_advertising+0x38>)
 80148b8:	cb23      	ldmia	r3!, {r0, r1, r5}
 80148ba:	c223      	stmia	r2!, {r0, r1, r5}
 80148bc:	6819      	ldr	r1, [r3, #0]
	EGTN_MW_UART_tx01(data, len);
 80148be:	0020      	movs	r0, r4
	sprintf(temp,"AT+QBLEADVSTART\r");
 80148c0:	6011      	str	r1, [r2, #0]
 80148c2:	791b      	ldrb	r3, [r3, #4]
	EGTN_MW_UART_tx01(data, len);
 80148c4:	2110      	movs	r1, #16
	sprintf(temp,"AT+QBLEADVSTART\r");
 80148c6:	7113      	strb	r3, [r2, #4]
	EGTN_MW_UART_tx01(data, len);
 80148c8:	f001 f8ec 	bl	8015aa4 <EGTN_MW_UART_tx01>
	printf("FC41D_send : %s \r\n",temp);
 80148cc:	0021      	movs	r1, r4
 80148ce:	4804      	ldr	r0, [pc, #16]	; (80148e0 <fc41d_cmd_start_ble_advertising+0x3c>)
 80148d0:	f004 f8dc 	bl	8018a8c <iprintf>
}
 80148d4:	2001      	movs	r0, #1
 80148d6:	b009      	add	sp, #36	; 0x24
 80148d8:	bd30      	pop	{r4, r5, pc}
 80148da:	46c0      	nop			; (mov r8, r8)
 80148dc:	0801a070 	.word	0x0801a070
 80148e0:	08019fb8 	.word	0x08019fb8

080148e4 <fc41d_cmd_send_gatt_data>:
{
 80148e4:	b510      	push	{r4, lr}
 80148e6:	4c17      	ldr	r4, [pc, #92]	; (8014944 <fc41d_cmd_send_gatt_data+0x60>)
 80148e8:	44a5      	add	sp, r4
	int uuid_len = strlen(m_fc41d_ble.cmd_gatt_uuid);
 80148ea:	4c17      	ldr	r4, [pc, #92]	; (8014948 <fc41d_cmd_send_gatt_data+0x64>)
 80148ec:	0020      	movs	r0, r4
 80148ee:	f7fb fc09 	bl	8010104 <strlen>
	if((0 >= uuid_len) && (FC41D_AT_CMD_GATT_UUID_MAX_LENGTH < data_len))
 80148f2:	2800      	cmp	r0, #0
 80148f4:	d105      	bne.n	8014902 <fc41d_cmd_send_gatt_data+0x1e>
	int data_len = strlen(m_fc41d_ble.cmd_gatt_data_buf);
 80148f6:	4b15      	ldr	r3, [pc, #84]	; (801494c <fc41d_cmd_send_gatt_data+0x68>)
 80148f8:	18e0      	adds	r0, r4, r3
 80148fa:	f7fb fc03 	bl	8010104 <strlen>
	if((0 >= uuid_len) && (FC41D_AT_CMD_GATT_UUID_MAX_LENGTH < data_len))
 80148fe:	2814      	cmp	r0, #20
 8014900:	d81d      	bhi.n	801493e <fc41d_cmd_send_gatt_data+0x5a>
	memset(temp,'\0',(FC41D_AT_CMD_RAW_DATA_SIZE+100));
 8014902:	22af      	movs	r2, #175	; 0xaf
 8014904:	2100      	movs	r1, #0
 8014906:	0092      	lsls	r2, r2, #2
 8014908:	a801      	add	r0, sp, #4
 801490a:	f003 fd2b 	bl	8018364 <memset>
	sprintf(temp,"AT+QBLEGATTSNTFY=%s,%s\r", m_fc41d_ble.cmd_gatt_uuid, m_fc41d_ble.cmd_gatt_data_buf);
 801490e:	2296      	movs	r2, #150	; 0x96
 8014910:	4b0f      	ldr	r3, [pc, #60]	; (8014950 <fc41d_cmd_send_gatt_data+0x6c>)
 8014912:	0092      	lsls	r2, r2, #2
 8014914:	189a      	adds	r2, r3, r2
 8014916:	490f      	ldr	r1, [pc, #60]	; (8014954 <fc41d_cmd_send_gatt_data+0x70>)
 8014918:	a801      	add	r0, sp, #4
 801491a:	f004 f95f 	bl	8018bdc <siprintf>
	fc41d_send_data((uint8_t *)temp,strlen(temp));
 801491e:	a801      	add	r0, sp, #4
 8014920:	f7fb fbf0 	bl	8010104 <strlen>
	EGTN_MW_UART_tx01(data, len);
 8014924:	b281      	uxth	r1, r0
 8014926:	a801      	add	r0, sp, #4
 8014928:	f001 f8bc 	bl	8015aa4 <EGTN_MW_UART_tx01>
	printf("FC41D_send : %s \r\n",temp);
 801492c:	480a      	ldr	r0, [pc, #40]	; (8014958 <fc41d_cmd_send_gatt_data+0x74>)
 801492e:	a901      	add	r1, sp, #4
 8014930:	f004 f8ac 	bl	8018a8c <iprintf>
	return ret;
 8014934:	2001      	movs	r0, #1
}
 8014936:	23b0      	movs	r3, #176	; 0xb0
 8014938:	009b      	lsls	r3, r3, #2
 801493a:	449d      	add	sp, r3
 801493c:	bd10      	pop	{r4, pc}
		return 0;
 801493e:	2000      	movs	r0, #0
 8014940:	e7f9      	b.n	8014936 <fc41d_cmd_send_gatt_data+0x52>
 8014942:	46c0      	nop			; (mov r8, r8)
 8014944:	fffffd40 	.word	0xfffffd40
 8014948:	20000778 	.word	0x20000778
 801494c:	fffffda8 	.word	0xfffffda8
 8014950:	20000520 	.word	0x20000520
 8014954:	0801a084 	.word	0x0801a084
 8014958:	08019fb8 	.word	0x08019fb8

0801495c <fc41d_resp_urc_ble_state_change>:
uint8_t fc41d_resp_urc_ble_state_change(uint8_t* value)
{
	uint8_t ret = 2;
	char *inter;

	inter = strstr((char *)m_fc41d_ble.cmd_resp_inter_urc_buf,FC41D_URC_QBLESTAT_STR);
 801495c:	4906      	ldr	r1, [pc, #24]	; (8014978 <fc41d_resp_urc_ble_state_change+0x1c>)
{
 801495e:	b510      	push	{r4, lr}
	inter = strstr((char *)m_fc41d_ble.cmd_resp_inter_urc_buf,FC41D_URC_QBLESTAT_STR);
 8014960:	4806      	ldr	r0, [pc, #24]	; (801497c <fc41d_resp_urc_ble_state_change+0x20>)
 8014962:	f004 f963 	bl	8018c2c <strstr>
 8014966:	1e01      	subs	r1, r0, #0

	if(NULL != inter)
 8014968:	d004      	beq.n	8014974 <fc41d_resp_urc_ble_state_change+0x18>
	{
		//TODO : save ble state

		printf("fc41d_URC_BLE STATE : %s",inter);
 801496a:	4805      	ldr	r0, [pc, #20]	; (8014980 <fc41d_resp_urc_ble_state_change+0x24>)
 801496c:	f004 f88e 	bl	8018a8c <iprintf>
		ret = 1;
 8014970:	2001      	movs	r0, #1
	}

	return ret;
}
 8014972:	bd10      	pop	{r4, pc}
	uint8_t ret = 2;
 8014974:	2002      	movs	r0, #2
 8014976:	e7fc      	b.n	8014972 <fc41d_resp_urc_ble_state_change+0x16>
 8014978:	0801a09c 	.word	0x0801a09c
 801497c:	200004ba 	.word	0x200004ba
 8014980:	0801a0a8 	.word	0x0801a0a8

08014984 <fc41d_resp_urc_ble_mtu_change>:
uint8_t fc41d_resp_urc_ble_mtu_change(uint8_t* value)
{
	uint8_t ret = 2;
	char *inter;

	inter = strstr((char *)m_fc41d_ble.cmd_resp_inter_urc_buf,FC41D_URC_QBLEMTU_STR);
 8014984:	4906      	ldr	r1, [pc, #24]	; (80149a0 <fc41d_resp_urc_ble_mtu_change+0x1c>)
{
 8014986:	b510      	push	{r4, lr}
	inter = strstr((char *)m_fc41d_ble.cmd_resp_inter_urc_buf,FC41D_URC_QBLEMTU_STR);
 8014988:	4806      	ldr	r0, [pc, #24]	; (80149a4 <fc41d_resp_urc_ble_mtu_change+0x20>)
 801498a:	f004 f94f 	bl	8018c2c <strstr>
 801498e:	1e01      	subs	r1, r0, #0

	if(NULL != inter)
 8014990:	d004      	beq.n	801499c <fc41d_resp_urc_ble_mtu_change+0x18>
	{
		//TODO : save ble state

		printf("fc41d_URC_BLE MTU : %s",inter);
 8014992:	4805      	ldr	r0, [pc, #20]	; (80149a8 <fc41d_resp_urc_ble_mtu_change+0x24>)
 8014994:	f004 f87a 	bl	8018a8c <iprintf>
		ret = 1;
 8014998:	2001      	movs	r0, #1
	}

	return ret;
}
 801499a:	bd10      	pop	{r4, pc}
	uint8_t ret = 2;
 801499c:	2002      	movs	r0, #2
 801499e:	e7fc      	b.n	801499a <fc41d_resp_urc_ble_mtu_change+0x16>
 80149a0:	0801a0c4 	.word	0x0801a0c4
 80149a4:	200004ba 	.word	0x200004ba
 80149a8:	0801a0d0 	.word	0x0801a0d0

080149ac <fc41d_resp_urc_ble_info>:
uint8_t fc41d_resp_urc_ble_info(uint8_t* value)
{
	uint8_t ret = 2;
	char *inter;

	inter = strstr((char *)m_fc41d_ble.cmd_resp_inter_urc_buf,FC41D_URC_QBLEINFO_STR);
 80149ac:	4906      	ldr	r1, [pc, #24]	; (80149c8 <fc41d_resp_urc_ble_info+0x1c>)
{
 80149ae:	b510      	push	{r4, lr}
	inter = strstr((char *)m_fc41d_ble.cmd_resp_inter_urc_buf,FC41D_URC_QBLEINFO_STR);
 80149b0:	4806      	ldr	r0, [pc, #24]	; (80149cc <fc41d_resp_urc_ble_info+0x20>)
 80149b2:	f004 f93b 	bl	8018c2c <strstr>
 80149b6:	1e01      	subs	r1, r0, #0

	if(NULL != inter)
 80149b8:	d004      	beq.n	80149c4 <fc41d_resp_urc_ble_info+0x18>
	{
		//TODO : save ble state

		printf("fc41d_URC_BLE INFO : %s",inter);
 80149ba:	4805      	ldr	r0, [pc, #20]	; (80149d0 <fc41d_resp_urc_ble_info+0x24>)
 80149bc:	f004 f866 	bl	8018a8c <iprintf>
		ret = 1;
 80149c0:	2001      	movs	r0, #1
	}

	return ret;
}
 80149c2:	bd10      	pop	{r4, pc}
	uint8_t ret = 2;
 80149c4:	2002      	movs	r0, #2
 80149c6:	e7fc      	b.n	80149c2 <fc41d_resp_urc_ble_info+0x16>
 80149c8:	0801a0e8 	.word	0x0801a0e8
 80149cc:	200004ba 	.word	0x200004ba
 80149d0:	0801a0f4 	.word	0x0801a0f4

080149d4 <fc41d_resp_get_firmware_version>:
	if(FC41D_AT_CMD_IS_OK == m_fc41d_ble.cmd_resp_final_buf[0])
 80149d4:	23ae      	movs	r3, #174	; 0xae
{
 80149d6:	b510      	push	{r4, lr}
	if(FC41D_AT_CMD_IS_OK == m_fc41d_ble.cmd_resp_final_buf[0])
 80149d8:	480c      	ldr	r0, [pc, #48]	; (8014a0c <fc41d_resp_get_firmware_version+0x38>)
 80149da:	005b      	lsls	r3, r3, #1
 80149dc:	5cc3      	ldrb	r3, [r0, r3]
 80149de:	2b4f      	cmp	r3, #79	; 0x4f
 80149e0:	d005      	beq.n	80149ee <fc41d_resp_get_firmware_version+0x1a>
		ret = 0;
 80149e2:	3b45      	subs	r3, #69	; 0x45
 80149e4:	0018      	movs	r0, r3
 80149e6:	1e43      	subs	r3, r0, #1
 80149e8:	4198      	sbcs	r0, r3
 80149ea:	0040      	lsls	r0, r0, #1
}
 80149ec:	bd10      	pop	{r4, pc}
		inter = strstr((char *)m_fc41d_ble.cmd_resp_inter_urc_buf,FC41D_QVERSION_STR);
 80149ee:	4b08      	ldr	r3, [pc, #32]	; (8014a10 <fc41d_resp_get_firmware_version+0x3c>)
 80149f0:	4908      	ldr	r1, [pc, #32]	; (8014a14 <fc41d_resp_get_firmware_version+0x40>)
 80149f2:	469c      	mov	ip, r3
 80149f4:	4460      	add	r0, ip
 80149f6:	f004 f919 	bl	8018c2c <strstr>
 80149fa:	1e01      	subs	r1, r0, #0
		if(NULL != inter)
 80149fc:	d004      	beq.n	8014a08 <fc41d_resp_get_firmware_version+0x34>
			printf("fc41d_fwvr : %s",inter);
 80149fe:	4806      	ldr	r0, [pc, #24]	; (8014a18 <fc41d_resp_get_firmware_version+0x44>)
 8014a00:	f004 f844 	bl	8018a8c <iprintf>
			ret = 1;
 8014a04:	2001      	movs	r0, #1
 8014a06:	e7f1      	b.n	80149ec <fc41d_resp_get_firmware_version+0x18>
	uint8_t ret = 2;
 8014a08:	2002      	movs	r0, #2
 8014a0a:	e7ef      	b.n	80149ec <fc41d_resp_get_firmware_version+0x18>
 8014a0c:	200000e4 	.word	0x200000e4
 8014a10:	000003d6 	.word	0x000003d6
 8014a14:	0801a10c 	.word	0x0801a10c
 8014a18:	0801a118 	.word	0x0801a118

08014a1c <fc41d_resp_query_ble_device_addr>:
	if(FC41D_AT_CMD_IS_OK == m_fc41d_ble.cmd_resp_final_buf[0])
 8014a1c:	23ae      	movs	r3, #174	; 0xae
{
 8014a1e:	b510      	push	{r4, lr}
	if(FC41D_AT_CMD_IS_OK == m_fc41d_ble.cmd_resp_final_buf[0])
 8014a20:	480c      	ldr	r0, [pc, #48]	; (8014a54 <fc41d_resp_query_ble_device_addr+0x38>)
 8014a22:	005b      	lsls	r3, r3, #1
 8014a24:	5cc3      	ldrb	r3, [r0, r3]
 8014a26:	2b4f      	cmp	r3, #79	; 0x4f
 8014a28:	d005      	beq.n	8014a36 <fc41d_resp_query_ble_device_addr+0x1a>
		ret = 0;
 8014a2a:	3b45      	subs	r3, #69	; 0x45
 8014a2c:	0018      	movs	r0, r3
 8014a2e:	1e43      	subs	r3, r0, #1
 8014a30:	4198      	sbcs	r0, r3
 8014a32:	0040      	lsls	r0, r0, #1
}
 8014a34:	bd10      	pop	{r4, pc}
		inter = strstr((char *)m_fc41d_ble.cmd_resp_inter_urc_buf,FC41D_QBLEADDR_STR);
 8014a36:	4b08      	ldr	r3, [pc, #32]	; (8014a58 <fc41d_resp_query_ble_device_addr+0x3c>)
 8014a38:	4908      	ldr	r1, [pc, #32]	; (8014a5c <fc41d_resp_query_ble_device_addr+0x40>)
 8014a3a:	469c      	mov	ip, r3
 8014a3c:	4460      	add	r0, ip
 8014a3e:	f004 f8f5 	bl	8018c2c <strstr>
 8014a42:	1e01      	subs	r1, r0, #0
		if(NULL != inter)
 8014a44:	d004      	beq.n	8014a50 <fc41d_resp_query_ble_device_addr+0x34>
			printf("fc41d_resp : %s",inter);
 8014a46:	4806      	ldr	r0, [pc, #24]	; (8014a60 <fc41d_resp_query_ble_device_addr+0x44>)
 8014a48:	f004 f820 	bl	8018a8c <iprintf>
			ret = 1;
 8014a4c:	2001      	movs	r0, #1
 8014a4e:	e7f1      	b.n	8014a34 <fc41d_resp_query_ble_device_addr+0x18>
	uint8_t ret = 2;
 8014a50:	2002      	movs	r0, #2
 8014a52:	e7ef      	b.n	8014a34 <fc41d_resp_query_ble_device_addr+0x18>
 8014a54:	200000e4 	.word	0x200000e4
 8014a58:	000003d6 	.word	0x000003d6
 8014a5c:	0801a128 	.word	0x0801a128
 8014a60:	0801a134 	.word	0x0801a134

08014a64 <EGTN_MW_FC41D_push_cmd_task_queue.part.0>:
	if(FC41D_CMD_ERROR == cmd)	return;
	if(FC41D_AT_LIST_END == cmd)	return;
	if(FC41D_URC_LIST_END == cmd)	return;
	if(FC41D_CMD_ALL_LIST_END == cmd)	return;

	m_fc41d_ble.cmd_task_queue[m_fc41d_ble.cmd_task_queue_head++] = cmd;
 8014a64:	4a05      	ldr	r2, [pc, #20]	; (8014a7c <EGTN_MW_FC41D_push_cmd_task_queue.part.0+0x18>)
 8014a66:	7f91      	ldrb	r1, [r2, #30]
 8014a68:	1c4b      	adds	r3, r1, #1
 8014a6a:	b2db      	uxtb	r3, r3
 8014a6c:	7793      	strb	r3, [r2, #30]
 8014a6e:	5450      	strb	r0, [r2, r1]
	if(FC41D_AT_CMD_TASK_QUEUE_MAX_LENGTH <= m_fc41d_ble.cmd_task_queue_head)	m_fc41d_ble.cmd_task_queue_head = 0;
 8014a70:	2b1d      	cmp	r3, #29
 8014a72:	d901      	bls.n	8014a78 <EGTN_MW_FC41D_push_cmd_task_queue.part.0+0x14>
 8014a74:	2300      	movs	r3, #0
 8014a76:	7793      	strb	r3, [r2, #30]
}
 8014a78:	4770      	bx	lr
 8014a7a:	46c0      	nop			; (mov r8, r8)
 8014a7c:	200000e4 	.word	0x200000e4

08014a80 <fc41d_resp_set_ble_advertising_data>:
 8014a80:	2002      	movs	r0, #2
 8014a82:	4770      	bx	lr

08014a84 <fc41d_cmd_stop_ble_advertising>:
 8014a84:	2001      	movs	r0, #1
 8014a86:	4770      	bx	lr

08014a88 <fc41d_resp_stop_ble_advertising>:
 8014a88:	2002      	movs	r0, #2
 8014a8a:	4770      	bx	lr

08014a8c <fc41d_cmd_enter_low_power_mode>:
 8014a8c:	2001      	movs	r0, #1
 8014a8e:	4770      	bx	lr

08014a90 <fc41d_resp_enter_low_power_mode>:
 8014a90:	2002      	movs	r0, #2
 8014a92:	4770      	bx	lr

08014a94 <fc41d_cmd_enter_deep_sleep_mode>:
 8014a94:	2001      	movs	r0, #1
 8014a96:	4770      	bx	lr

08014a98 <fc41d_resp_enter_deep_sleep_mode>:
 8014a98:	2002      	movs	r0, #2
 8014a9a:	4770      	bx	lr

08014a9c <fc41d_cmd_get_mac_addr>:
 8014a9c:	2001      	movs	r0, #1
 8014a9e:	4770      	bx	lr

08014aa0 <fc41d_resp_get_mac_addr>:
 8014aa0:	2002      	movs	r0, #2
 8014aa2:	4770      	bx	lr

08014aa4 <fc41d_cmd_set_ble_advertising_data>:
 8014aa4:	2001      	movs	r0, #1
 8014aa6:	4770      	bx	lr

08014aa8 <EGTN_MW_FC41D_push_ringbuffer>:
{
 8014aa8:	b510      	push	{r4, lr}
 8014aaa:	0001      	movs	r1, r0
	EGTN_LIB_U8QUEUE_push_ring(&fc41d_rx_queue, comdt);
 8014aac:	4801      	ldr	r0, [pc, #4]	; (8014ab4 <EGTN_MW_FC41D_push_ringbuffer+0xc>)
 8014aae:	f7ff fc83 	bl	80143b8 <EGTN_LIB_U8QUEUE_push_ring>
}
 8014ab2:	bd10      	pop	{r4, pc}
 8014ab4:	200000d8 	.word	0x200000d8

08014ab8 <fc41d_rx_framesearch>:

void fc41d_rx_framesearch()
{
 8014ab8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014aba:	46de      	mov	lr, fp
 8014abc:	4645      	mov	r5, r8
 8014abe:	4657      	mov	r7, sl
 8014ac0:	464e      	mov	r6, r9
 8014ac2:	b5e0      	push	{r5, r6, r7, lr}

	uint8_t is_cmd_resp_final_filled = 0;
	uint8_t is_cmd_resp_raw_data_filled = 0;
	uint8_t is_cmd_resp_inter_urc_filled = 0;

	rxlen = EGTN_LIB_U8QUEUE_comLen(&fc41d_rx_queue);
 8014ac4:	4c4b      	ldr	r4, [pc, #300]	; (8014bf4 <fc41d_rx_framesearch+0x13c>)
{
 8014ac6:	b0cf      	sub	sp, #316	; 0x13c
	rxlen = EGTN_LIB_U8QUEUE_comLen(&fc41d_rx_queue);
 8014ac8:	0020      	movs	r0, r4
 8014aca:	f7ff fc4d 	bl	8014368 <EGTN_LIB_U8QUEUE_comLen>
 8014ace:	0005      	movs	r5, r0
		}
		printf("\n");
	}
#endif

	if(2 > rxlen)	return;
 8014ad0:	2801      	cmp	r0, #1
 8014ad2:	d914      	bls.n	8014afe <fc41d_rx_framesearch+0x46>

	rxdata_current_pointer = fc41d_rx_queue.action_pointer;
 8014ad4:	8923      	ldrh	r3, [r4, #8]

	for(i=0;i<rxlen;i++)
 8014ad6:	2700      	movs	r7, #0
	rxdata_current_pointer = fc41d_rx_queue.action_pointer;
 8014ad8:	4699      	mov	r9, r3
	for(i=0;i<rxlen;i++)
 8014ada:	ae03      	add	r6, sp, #12
	{
		rxbuf[rxbuf_len++] = EGTN_LIB_U8QUEUE_get_byte(&fc41d_rx_queue);
 8014adc:	0020      	movs	r0, r4
 8014ade:	f7ff fc67 	bl	80143b0 <EGTN_LIB_U8QUEUE_get_byte>
 8014ae2:	55f0      	strb	r0, [r6, r7]
	for(i=0;i<rxlen;i++)
 8014ae4:	3701      	adds	r7, #1
 8014ae6:	42bd      	cmp	r5, r7
 8014ae8:	dcf8      	bgt.n	8014adc <fc41d_rx_framesearch+0x24>


	fc41d_rx_queue.action_pointer = rxdata_current_pointer;

	//cmd_end = strstr((char *)rxbuf,FC41D_AT_CMD_IS_END_STR);
	cmd_end = memchr(rxbuf,FC41D_AT_CMD_IS_END_CHR,FC41D_RING_BUFFER_SIZE);
 8014aea:	2296      	movs	r2, #150	; 0x96
	fc41d_rx_queue.action_pointer = rxdata_current_pointer;
 8014aec:	464b      	mov	r3, r9
	cmd_end = memchr(rxbuf,FC41D_AT_CMD_IS_END_CHR,FC41D_RING_BUFFER_SIZE);
 8014aee:	210a      	movs	r1, #10
 8014af0:	0030      	movs	r0, r6
 8014af2:	0052      	lsls	r2, r2, #1
	fc41d_rx_queue.action_pointer = rxdata_current_pointer;
 8014af4:	8123      	strh	r3, [r4, #8]
	cmd_end = memchr(rxbuf,FC41D_AT_CMD_IS_END_CHR,FC41D_RING_BUFFER_SIZE);
 8014af6:	f003 fc21 	bl	801833c <memchr>

	if(NULL == cmd_end)
 8014afa:	2800      	cmp	r0, #0
 8014afc:	d106      	bne.n	8014b0c <fc41d_rx_framesearch+0x54>
			return;
		}
	}

	//printf("FC41D_Framesearch_NOT\r\n");
}
 8014afe:	b04f      	add	sp, #316	; 0x13c
 8014b00:	bcf0      	pop	{r4, r5, r6, r7}
 8014b02:	46bb      	mov	fp, r7
 8014b04:	46b2      	mov	sl, r6
 8014b06:	46a9      	mov	r9, r5
 8014b08:	46a0      	mov	r8, r4
 8014b0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(0 != m_fc41d_ble.cmd_resp_final_len)
 8014b0c:	4b3a      	ldr	r3, [pc, #232]	; (8014bf8 <fc41d_rx_framesearch+0x140>)
	for(i=0;i<rxlen;i++)
 8014b0e:	2600      	movs	r6, #0
	if(0 != m_fc41d_ble.cmd_resp_final_len)
 8014b10:	4698      	mov	r8, r3
 8014b12:	23bd      	movs	r3, #189	; 0xbd
 8014b14:	4642      	mov	r2, r8
 8014b16:	005b      	lsls	r3, r3, #1
 8014b18:	5ad3      	ldrh	r3, [r2, r3]
	if(0 != m_fc41d_ble.cmd_resp_inter_urc_len)
 8014b1a:	4641      	mov	r1, r8
	if(0 != m_fc41d_ble.cmd_resp_final_len)
 8014b1c:	469b      	mov	fp, r3
	if(0 != m_fc41d_ble.cmd_resp_raw_data_len)
 8014b1e:	23f5      	movs	r3, #245	; 0xf5
 8014b20:	009b      	lsls	r3, r3, #2
 8014b22:	5ad2      	ldrh	r2, [r2, r3]
	e_FC41D_AT_CMD_RESP_TYPE is_cmd_resp_type = FC41D_AT_RESP_NON;
 8014b24:	2700      	movs	r7, #0
	if(0 != m_fc41d_ble.cmd_resp_raw_data_len)
 8014b26:	9200      	str	r2, [sp, #0]
	if(0 != m_fc41d_ble.cmd_resp_inter_urc_len)
 8014b28:	4a34      	ldr	r2, [pc, #208]	; (8014bfc <fc41d_rx_framesearch+0x144>)
			m_fc41d_ble.cmd_resp_raw_data_buf[m_fc41d_ble.cmd_resp_raw_data_len++] = rxdata;
 8014b2a:	469a      	mov	sl, r3
	if(0 != m_fc41d_ble.cmd_resp_inter_urc_len)
 8014b2c:	5a8a      	ldrh	r2, [r1, r2]
 8014b2e:	9201      	str	r2, [sp, #4]
	for(i=0;i<rxlen;i++)
 8014b30:	e01d      	b.n	8014b6e <fc41d_rx_framesearch+0xb6>
			switch(rxdata)
 8014b32:	282b      	cmp	r0, #43	; 0x2b
 8014b34:	d049      	beq.n	8014bca <fc41d_rx_framesearch+0x112>
 8014b36:	d831      	bhi.n	8014b9c <fc41d_rx_framesearch+0xe4>
 8014b38:	2823      	cmp	r0, #35	; 0x23
 8014b3a:	d144      	bne.n	8014bc6 <fc41d_rx_framesearch+0x10e>
					if(is_cmd_resp_raw_data_filled)
 8014b3c:	9b00      	ldr	r3, [sp, #0]
 8014b3e:	2b00      	cmp	r3, #0
 8014b40:	d14c      	bne.n	8014bdc <fc41d_rx_framesearch+0x124>
			m_fc41d_ble.cmd_resp_raw_data_buf[m_fc41d_ble.cmd_resp_raw_data_len++] = rxdata;
 8014b42:	4652      	mov	r2, sl
 8014b44:	4643      	mov	r3, r8
 8014b46:	4657      	mov	r7, sl
 8014b48:	4641      	mov	r1, r8
 8014b4a:	5a9b      	ldrh	r3, [r3, r2]
 8014b4c:	1c5a      	adds	r2, r3, #1
 8014b4e:	4443      	add	r3, r8
 8014b50:	337d      	adds	r3, #125	; 0x7d
 8014b52:	33ff      	adds	r3, #255	; 0xff
 8014b54:	53ca      	strh	r2, [r1, r7]
 8014b56:	7018      	strb	r0, [r3, #0]
 8014b58:	2703      	movs	r7, #3
 8014b5a:	2301      	movs	r3, #1
		if((FC41D_AT_RESP_NON != is_cmd_resp_type) & (FC41D_AT_CMD_IS_END_CHR == rxdata))
 8014b5c:	280a      	cmp	r0, #10
 8014b5e:	d101      	bne.n	8014b64 <fc41d_rx_framesearch+0xac>
 8014b60:	2b00      	cmp	r3, #0
 8014b62:	d1cc      	bne.n	8014afe <fc41d_rx_framesearch+0x46>
	for(i=0;i<rxlen;i++)
 8014b64:	3601      	adds	r6, #1
 8014b66:	42b5      	cmp	r5, r6
 8014b68:	ddc9      	ble.n	8014afe <fc41d_rx_framesearch+0x46>
 8014b6a:	8923      	ldrh	r3, [r4, #8]
 8014b6c:	4699      	mov	r9, r3
		rxdata = EGTN_LIB_U8QUEUE_get_byte(&fc41d_rx_queue);
 8014b6e:	0020      	movs	r0, r4
 8014b70:	f7ff fc1e 	bl	80143b0 <EGTN_LIB_U8QUEUE_get_byte>
		if(FC41D_AT_RESP_NON == is_cmd_resp_type)
 8014b74:	2f00      	cmp	r7, #0
 8014b76:	d0dc      	beq.n	8014b32 <fc41d_rx_framesearch+0x7a>
		if(FC41D_AT_RESP_FINAL == is_cmd_resp_type)
 8014b78:	2f01      	cmp	r7, #1
 8014b7a:	d016      	beq.n	8014baa <fc41d_rx_framesearch+0xf2>
		else if(FC41D_AT_RESP_INTER_URC == is_cmd_resp_type)
 8014b7c:	2f02      	cmp	r7, #2
 8014b7e:	d1e0      	bne.n	8014b42 <fc41d_rx_framesearch+0x8a>
			m_fc41d_ble.cmd_resp_inter_urc_buf[m_fc41d_ble.cmd_resp_inter_urc_len++] = rxdata;
 8014b80:	4643      	mov	r3, r8
 8014b82:	4647      	mov	r7, r8
 8014b84:	4a1d      	ldr	r2, [pc, #116]	; (8014bfc <fc41d_rx_framesearch+0x144>)
 8014b86:	5a9b      	ldrh	r3, [r3, r2]
 8014b88:	1c59      	adds	r1, r3, #1
 8014b8a:	52b9      	strh	r1, [r7, r2]
 8014b8c:	4a1c      	ldr	r2, [pc, #112]	; (8014c00 <fc41d_rx_framesearch+0x148>)
 8014b8e:	4443      	add	r3, r8
 8014b90:	4694      	mov	ip, r2
 8014b92:	4463      	add	r3, ip
 8014b94:	7018      	strb	r0, [r3, #0]
 8014b96:	2702      	movs	r7, #2
 8014b98:	2301      	movs	r3, #1
 8014b9a:	e7df      	b.n	8014b5c <fc41d_rx_framesearch+0xa4>
			switch(rxdata)
 8014b9c:	2845      	cmp	r0, #69	; 0x45
 8014b9e:	d001      	beq.n	8014ba4 <fc41d_rx_framesearch+0xec>
 8014ba0:	284f      	cmp	r0, #79	; 0x4f
 8014ba2:	d110      	bne.n	8014bc6 <fc41d_rx_framesearch+0x10e>
					if(is_cmd_resp_final_filled)
 8014ba4:	465b      	mov	r3, fp
 8014ba6:	2b00      	cmp	r3, #0
 8014ba8:	d11e      	bne.n	8014be8 <fc41d_rx_framesearch+0x130>
			m_fc41d_ble.cmd_resp_final_buf[m_fc41d_ble.cmd_resp_final_len++] = rxdata;
 8014baa:	22bd      	movs	r2, #189	; 0xbd
 8014bac:	4643      	mov	r3, r8
 8014bae:	4647      	mov	r7, r8
 8014bb0:	0052      	lsls	r2, r2, #1
 8014bb2:	5a9b      	ldrh	r3, [r3, r2]
 8014bb4:	1c59      	adds	r1, r3, #1
 8014bb6:	4443      	add	r3, r8
 8014bb8:	335d      	adds	r3, #93	; 0x5d
 8014bba:	33ff      	adds	r3, #255	; 0xff
 8014bbc:	52b9      	strh	r1, [r7, r2]
 8014bbe:	7018      	strb	r0, [r3, #0]
 8014bc0:	2701      	movs	r7, #1
 8014bc2:	2301      	movs	r3, #1
 8014bc4:	e7ca      	b.n	8014b5c <fc41d_rx_framesearch+0xa4>
 8014bc6:	2300      	movs	r3, #0
 8014bc8:	e7c8      	b.n	8014b5c <fc41d_rx_framesearch+0xa4>
					if(is_cmd_resp_inter_urc_filled)
 8014bca:	9b01      	ldr	r3, [sp, #4]
 8014bcc:	2b00      	cmp	r3, #0
 8014bce:	d0d7      	beq.n	8014b80 <fc41d_rx_framesearch+0xc8>
						printf("FC41D_cmd_resp_inter_urc_is_filled.wait!\r\n");
 8014bd0:	480c      	ldr	r0, [pc, #48]	; (8014c04 <fc41d_rx_framesearch+0x14c>)
 8014bd2:	f003 ffe7 	bl	8018ba4 <puts>
						fc41d_rx_queue.action_pointer = rxdata_current_pointer;
 8014bd6:	464b      	mov	r3, r9
 8014bd8:	8123      	strh	r3, [r4, #8]
						return;
 8014bda:	e790      	b.n	8014afe <fc41d_rx_framesearch+0x46>
						printf("FC41D_cmd_resp_raw_data_is_filled.wait!\r\n");
 8014bdc:	480a      	ldr	r0, [pc, #40]	; (8014c08 <fc41d_rx_framesearch+0x150>)
 8014bde:	f003 ffe1 	bl	8018ba4 <puts>
						fc41d_rx_queue.action_pointer = rxdata_current_pointer;
 8014be2:	464b      	mov	r3, r9
 8014be4:	8123      	strh	r3, [r4, #8]
						return;
 8014be6:	e78a      	b.n	8014afe <fc41d_rx_framesearch+0x46>
						printf("FC41D_cmd_resp_final_is_filled.wait!\r\n");
 8014be8:	4808      	ldr	r0, [pc, #32]	; (8014c0c <fc41d_rx_framesearch+0x154>)
 8014bea:	f003 ffdb 	bl	8018ba4 <puts>
						fc41d_rx_queue.action_pointer = rxdata_current_pointer;
 8014bee:	464b      	mov	r3, r9
 8014bf0:	8123      	strh	r3, [r4, #8]
						return;
 8014bf2:	e784      	b.n	8014afe <fc41d_rx_framesearch+0x46>
 8014bf4:	200000d8 	.word	0x200000d8
 8014bf8:	200000e4 	.word	0x200000e4
 8014bfc:	0000043a 	.word	0x0000043a
 8014c00:	000003d6 	.word	0x000003d6
 8014c04:	0801a144 	.word	0x0801a144
 8014c08:	0801a198 	.word	0x0801a198
 8014c0c:	0801a170 	.word	0x0801a170

08014c10 <EGTN_MW_FC41D_startup>:

uint8_t EGTN_MW_FC41D_startup()
{
 8014c10:	b510      	push	{r4, lr}
	uint8_t ret = 0;

	memset(m_fc41d_ble.cmd_task_queue,FC41D_AT_CMD_NON,FC41D_AT_CMD_TASK_QUEUE_MAX_LENGTH);
 8014c12:	4c25      	ldr	r4, [pc, #148]	; (8014ca8 <EGTN_MW_FC41D_startup+0x98>)
 8014c14:	221e      	movs	r2, #30
 8014c16:	2100      	movs	r1, #0
 8014c18:	0020      	movs	r0, r4
 8014c1a:	f003 fba3 	bl	8018364 <memset>
	m_fc41d_ble.cmd_task_queue_head = 0;
 8014c1e:	2300      	movs	r3, #0
	m_fc41d_ble.cmd_task_queue_tail = 0;

	memset(m_fc41d_ble.cmd_gatt_data_buf,'\0',FC41D_AT_CMD_RAW_DATA_SIZE);
 8014c20:	2296      	movs	r2, #150	; 0x96
	m_fc41d_ble.cmd_task_queue_head = 0;
 8014c22:	83e3      	strh	r3, [r4, #30]
	memset(m_fc41d_ble.cmd_gatt_data_buf,'\0',FC41D_AT_CMD_RAW_DATA_SIZE);
 8014c24:	4b21      	ldr	r3, [pc, #132]	; (8014cac <EGTN_MW_FC41D_startup+0x9c>)
 8014c26:	2100      	movs	r1, #0
 8014c28:	18e0      	adds	r0, r4, r3
 8014c2a:	0092      	lsls	r2, r2, #2
 8014c2c:	f003 fb9a 	bl	8018364 <memset>
	memset(m_fc41d_ble.cmd_gatt_uuid,'\0',FC41D_AT_CMD_GATT_UUID_MAX_LENGTH);
 8014c30:	4b1f      	ldr	r3, [pc, #124]	; (8014cb0 <EGTN_MW_FC41D_startup+0xa0>)
 8014c32:	2214      	movs	r2, #20
 8014c34:	18e0      	adds	r0, r4, r3
 8014c36:	2100      	movs	r1, #0
 8014c38:	f003 fb94 	bl	8018364 <memset>

#if(1 == (_TEST_GATT_CHARACTERISITC_UUID_MAP_))
	strcpy(&(m_fc41d_ble.gatt_uuid_map[0][0]), "fff2");
 8014c3c:	23d5      	movs	r3, #213	; 0xd5
 8014c3e:	4a1d      	ldr	r2, [pc, #116]	; (8014cb4 <EGTN_MW_FC41D_startup+0xa4>)
 8014c40:	00db      	lsls	r3, r3, #3
 8014c42:	6811      	ldr	r1, [r2, #0]
 8014c44:	18e3      	adds	r3, r4, r3
 8014c46:	6019      	str	r1, [r3, #0]
 8014c48:	7912      	ldrb	r2, [r2, #4]
	EGTN_MW_GPIO_set_gpo(BLE_RST, GPIO_PIN_RESET);
 8014c4a:	2009      	movs	r0, #9
	strcpy(&(m_fc41d_ble.gatt_uuid_map[0][0]), "fff2");
 8014c4c:	711a      	strb	r2, [r3, #4]
	strcpy(&(m_fc41d_ble.gatt_uuid_map[1][0]), "fff3");
 8014c4e:	4a1a      	ldr	r2, [pc, #104]	; (8014cb8 <EGTN_MW_FC41D_startup+0xa8>)
 8014c50:	4b1a      	ldr	r3, [pc, #104]	; (8014cbc <EGTN_MW_FC41D_startup+0xac>)
 8014c52:	6811      	ldr	r1, [r2, #0]
 8014c54:	18e3      	adds	r3, r4, r3
 8014c56:	6019      	str	r1, [r3, #0]
 8014c58:	7912      	ldrb	r2, [r2, #4]
	EGTN_MW_GPIO_set_gpo(BLE_RST, GPIO_PIN_RESET);
 8014c5a:	2100      	movs	r1, #0
	strcpy(&(m_fc41d_ble.gatt_uuid_map[1][0]), "fff3");
 8014c5c:	711a      	strb	r2, [r3, #4]
	m_fc41d_ble.gatt_uuid_map_len = 2;
 8014c5e:	23ee      	movs	r3, #238	; 0xee
 8014c60:	2202      	movs	r2, #2
 8014c62:	00db      	lsls	r3, r3, #3
 8014c64:	52e2      	strh	r2, [r4, r3]
	EGTN_MW_GPIO_set_gpo(BLE_RST, GPIO_PIN_RESET);
 8014c66:	f000 fc89 	bl	801557c <EGTN_MW_GPIO_set_gpo>
	EGTN_MW_GPIO_set_gpo(BLE_WAKEUP_IN, GPIO_PIN_RESET);
 8014c6a:	2100      	movs	r1, #0
 8014c6c:	2008      	movs	r0, #8
 8014c6e:	f000 fc85 	bl	801557c <EGTN_MW_GPIO_set_gpo>
	EGTN_MW_FC41D_set_cen_low();
	EGTN_MW_FC41D_set_wakeup_in_low();

	EGTN_LIB_USERDELAY_set(&gDelay_fc41d_poweron, 50);
	EGTN_LIB_USERDELAY_set(&gDelay_fc41d_hardware_reset, 200);
	EGTN_LIB_USERDELAY_set(&gDelay_fc41d_wakeup, 3000);
 8014c72:	4c13      	ldr	r4, [pc, #76]	; (8014cc0 <EGTN_MW_FC41D_startup+0xb0>)
	EGTN_LIB_USERDELAY_set(&gDelay_fc41d_poweron, 50);
 8014c74:	2132      	movs	r1, #50	; 0x32
 8014c76:	4813      	ldr	r0, [pc, #76]	; (8014cc4 <EGTN_MW_FC41D_startup+0xb4>)
 8014c78:	f7ff fbc8 	bl	801440c <EGTN_LIB_USERDELAY_set>
	EGTN_LIB_USERDELAY_set(&gDelay_fc41d_hardware_reset, 200);
 8014c7c:	21c8      	movs	r1, #200	; 0xc8
 8014c7e:	4812      	ldr	r0, [pc, #72]	; (8014cc8 <EGTN_MW_FC41D_startup+0xb8>)
 8014c80:	f7ff fbc4 	bl	801440c <EGTN_LIB_USERDELAY_set>
	EGTN_LIB_USERDELAY_set(&gDelay_fc41d_wakeup, 3000);
 8014c84:	0021      	movs	r1, r4
 8014c86:	4811      	ldr	r0, [pc, #68]	; (8014ccc <EGTN_MW_FC41D_startup+0xbc>)
 8014c88:	f7ff fbc0 	bl	801440c <EGTN_LIB_USERDELAY_set>
	EGTN_LIB_USERDELAY_set(&gDelay_fc41d_software_reset, 3000);
 8014c8c:	0021      	movs	r1, r4
 8014c8e:	4810      	ldr	r0, [pc, #64]	; (8014cd0 <EGTN_MW_FC41D_startup+0xc0>)
 8014c90:	f7ff fbbc 	bl	801440c <EGTN_LIB_USERDELAY_set>
	EGTN_LIB_USERDELAY_set(&gTimeout_fc41d_at_cmd, 3000);
 8014c94:	0021      	movs	r1, r4
 8014c96:	480f      	ldr	r0, [pc, #60]	; (8014cd4 <EGTN_MW_FC41D_startup+0xc4>)
 8014c98:	f7ff fbb8 	bl	801440c <EGTN_LIB_USERDELAY_set>
	EGTN_LIB_USERDELAY_set(&gDelay_fc41d_cmd_delay, 2500);
 8014c9c:	490e      	ldr	r1, [pc, #56]	; (8014cd8 <EGTN_MW_FC41D_startup+0xc8>)
 8014c9e:	480f      	ldr	r0, [pc, #60]	; (8014cdc <EGTN_MW_FC41D_startup+0xcc>)
 8014ca0:	f7ff fbb4 	bl	801440c <EGTN_LIB_USERDELAY_set>

	return ret;
}
 8014ca4:	2000      	movs	r0, #0
 8014ca6:	bd10      	pop	{r4, pc}
 8014ca8:	200000e4 	.word	0x200000e4
 8014cac:	0000043c 	.word	0x0000043c
 8014cb0:	00000694 	.word	0x00000694
 8014cb4:	0801a1c4 	.word	0x0801a1c4
 8014cb8:	0801a1cc 	.word	0x0801a1cc
 8014cbc:	000006bc 	.word	0x000006bc
 8014cc0:	00000bb8 	.word	0x00000bb8
 8014cc4:	20000b20 	.word	0x20000b20
 8014cc8:	20000b14 	.word	0x20000b14
 8014ccc:	20000b38 	.word	0x20000b38
 8014cd0:	20000b2c 	.word	0x20000b2c
 8014cd4:	20000b44 	.word	0x20000b44
 8014cd8:	000009c4 	.word	0x000009c4
 8014cdc:	20000b08 	.word	0x20000b08

08014ce0 <EGTN_MW_FC41D_ble_peripheral_init>:

uint8_t EGTN_MW_FC41D_ble_peripheral_init()
{
 8014ce0:	b570      	push	{r4, r5, r6, lr}
	uint8_t ret = 0;
	static uint8_t step = 0;

	switch(step)
 8014ce2:	4c37      	ldr	r4, [pc, #220]	; (8014dc0 <EGTN_MW_FC41D_ble_peripheral_init+0xe0>)
 8014ce4:	7823      	ldrb	r3, [r4, #0]
 8014ce6:	2b02      	cmp	r3, #2
 8014ce8:	d043      	beq.n	8014d72 <EGTN_MW_FC41D_ble_peripheral_init+0x92>
 8014cea:	d80f      	bhi.n	8014d0c <EGTN_MW_FC41D_ble_peripheral_init+0x2c>
 8014cec:	2b00      	cmp	r3, #0
 8014cee:	d030      	beq.n	8014d52 <EGTN_MW_FC41D_ble_peripheral_init+0x72>
				EGTN_LIB_USERDELAY_stop(&gDelay_fc41d_poweron);
				step = 1;
			}
		break;
		case 1 :	// hardware reset
			if(EGTN_LIB_USERDELAY_start(&gDelay_fc41d_hardware_reset, DELAY_RENEW_OFF))
 8014cf0:	4d34      	ldr	r5, [pc, #208]	; (8014dc4 <EGTN_MW_FC41D_ble_peripheral_init+0xe4>)
 8014cf2:	2100      	movs	r1, #0
 8014cf4:	0028      	movs	r0, r5
 8014cf6:	f7ff fb93 	bl	8014420 <EGTN_LIB_USERDELAY_start>
 8014cfa:	2800      	cmp	r0, #0
 8014cfc:	d150      	bne.n	8014da0 <EGTN_MW_FC41D_ble_peripheral_init+0xc0>
			{
				EGTN_MW_FC41D_set_cen_high();
			}
			if(EGTN_LIB_USERDELAY_isfired(&gDelay_fc41d_hardware_reset))
 8014cfe:	0028      	movs	r0, r5
 8014d00:	f7ff fba2 	bl	8014448 <EGTN_LIB_USERDELAY_isfired>
 8014d04:	2800      	cmp	r0, #0
 8014d06:	d150      	bne.n	8014daa <EGTN_MW_FC41D_ble_peripheral_init+0xca>

		break;
	}

	return ret;
}
 8014d08:	2000      	movs	r0, #0
 8014d0a:	bd70      	pop	{r4, r5, r6, pc}
	switch(step)
 8014d0c:	2b03      	cmp	r3, #3
 8014d0e:	d1fb      	bne.n	8014d08 <EGTN_MW_FC41D_ble_peripheral_init+0x28>
	if(FC41D_CMD_ALL_LIST_END == cmd)	return;
 8014d10:	2004      	movs	r0, #4
 8014d12:	f7ff fea7 	bl	8014a64 <EGTN_MW_FC41D_push_cmd_task_queue.part.0>
 8014d16:	2003      	movs	r0, #3
 8014d18:	f7ff fea4 	bl	8014a64 <EGTN_MW_FC41D_push_cmd_task_queue.part.0>
 8014d1c:	2005      	movs	r0, #5
 8014d1e:	f7ff fea1 	bl	8014a64 <EGTN_MW_FC41D_push_cmd_task_queue.part.0>
 8014d22:	2007      	movs	r0, #7
 8014d24:	f7ff fe9e 	bl	8014a64 <EGTN_MW_FC41D_push_cmd_task_queue.part.0>
 8014d28:	200b      	movs	r0, #11
 8014d2a:	f7ff fe9b 	bl	8014a64 <EGTN_MW_FC41D_push_cmd_task_queue.part.0>
 8014d2e:	200d      	movs	r0, #13
 8014d30:	f7ff fe98 	bl	8014a64 <EGTN_MW_FC41D_push_cmd_task_queue.part.0>
 8014d34:	2010      	movs	r0, #16
 8014d36:	f7ff fe95 	bl	8014a64 <EGTN_MW_FC41D_push_cmd_task_queue.part.0>
 8014d3a:	2011      	movs	r0, #17
 8014d3c:	f7ff fe92 	bl	8014a64 <EGTN_MW_FC41D_push_cmd_task_queue.part.0>
 8014d40:	200e      	movs	r0, #14
 8014d42:	f7ff fe8f 	bl	8014a64 <EGTN_MW_FC41D_push_cmd_task_queue.part.0>
 8014d46:	2012      	movs	r0, #18
 8014d48:	f7ff fe8c 	bl	8014a64 <EGTN_MW_FC41D_push_cmd_task_queue.part.0>
			step = 4;
 8014d4c:	2304      	movs	r3, #4
 8014d4e:	7023      	strb	r3, [r4, #0]
		break;
 8014d50:	e7da      	b.n	8014d08 <EGTN_MW_FC41D_ble_peripheral_init+0x28>
			EGTN_LIB_USERDELAY_start(&gDelay_fc41d_poweron, DELAY_RENEW_OFF);
 8014d52:	4d1d      	ldr	r5, [pc, #116]	; (8014dc8 <EGTN_MW_FC41D_ble_peripheral_init+0xe8>)
 8014d54:	2100      	movs	r1, #0
 8014d56:	0028      	movs	r0, r5
 8014d58:	f7ff fb62 	bl	8014420 <EGTN_LIB_USERDELAY_start>
			if(EGTN_LIB_USERDELAY_isfired(&gDelay_fc41d_poweron))
 8014d5c:	0028      	movs	r0, r5
 8014d5e:	f7ff fb73 	bl	8014448 <EGTN_LIB_USERDELAY_isfired>
 8014d62:	2800      	cmp	r0, #0
 8014d64:	d0d0      	beq.n	8014d08 <EGTN_MW_FC41D_ble_peripheral_init+0x28>
				EGTN_LIB_USERDELAY_stop(&gDelay_fc41d_poweron);
 8014d66:	0028      	movs	r0, r5
 8014d68:	f7ff fb6a 	bl	8014440 <EGTN_LIB_USERDELAY_stop>
				step = 1;
 8014d6c:	2301      	movs	r3, #1
 8014d6e:	7023      	strb	r3, [r4, #0]
 8014d70:	e7ca      	b.n	8014d08 <EGTN_MW_FC41D_ble_peripheral_init+0x28>
			if(EGTN_LIB_USERDELAY_start(&gDelay_fc41d_wakeup, DELAY_RENEW_OFF))
 8014d72:	4d16      	ldr	r5, [pc, #88]	; (8014dcc <EGTN_MW_FC41D_ble_peripheral_init+0xec>)
 8014d74:	2100      	movs	r1, #0
 8014d76:	0028      	movs	r0, r5
 8014d78:	f7ff fb52 	bl	8014420 <EGTN_LIB_USERDELAY_start>
 8014d7c:	2800      	cmp	r0, #0
 8014d7e:	d10a      	bne.n	8014d96 <EGTN_MW_FC41D_ble_peripheral_init+0xb6>
			if(EGTN_LIB_USERDELAY_isfired(&gDelay_fc41d_wakeup))
 8014d80:	0028      	movs	r0, r5
 8014d82:	f7ff fb61 	bl	8014448 <EGTN_LIB_USERDELAY_isfired>
 8014d86:	2800      	cmp	r0, #0
 8014d88:	d0be      	beq.n	8014d08 <EGTN_MW_FC41D_ble_peripheral_init+0x28>
				EGTN_LIB_USERDELAY_stop(&gDelay_fc41d_wakeup);
 8014d8a:	0028      	movs	r0, r5
 8014d8c:	f7ff fb58 	bl	8014440 <EGTN_LIB_USERDELAY_stop>
				step = 3;
 8014d90:	2303      	movs	r3, #3
 8014d92:	7023      	strb	r3, [r4, #0]
 8014d94:	e7b8      	b.n	8014d08 <EGTN_MW_FC41D_ble_peripheral_init+0x28>
	EGTN_MW_GPIO_set_gpo(BLE_WAKEUP_IN, GPIO_PIN_SET);
 8014d96:	2101      	movs	r1, #1
 8014d98:	2008      	movs	r0, #8
 8014d9a:	f000 fbef 	bl	801557c <EGTN_MW_GPIO_set_gpo>
}
 8014d9e:	e7ef      	b.n	8014d80 <EGTN_MW_FC41D_ble_peripheral_init+0xa0>
	EGTN_MW_GPIO_set_gpo(BLE_RST, GPIO_PIN_SET);
 8014da0:	2101      	movs	r1, #1
 8014da2:	2009      	movs	r0, #9
 8014da4:	f000 fbea 	bl	801557c <EGTN_MW_GPIO_set_gpo>
}
 8014da8:	e7a9      	b.n	8014cfe <EGTN_MW_FC41D_ble_peripheral_init+0x1e>
				EGTN_LIB_USERDELAY_stop(&gDelay_fc41d_hardware_reset);
 8014daa:	0028      	movs	r0, r5
 8014dac:	f7ff fb48 	bl	8014440 <EGTN_LIB_USERDELAY_stop>
	EGTN_MW_GPIO_set_gpo(BLE_RST, GPIO_PIN_RESET);
 8014db0:	2100      	movs	r1, #0
 8014db2:	2009      	movs	r0, #9
 8014db4:	f000 fbe2 	bl	801557c <EGTN_MW_GPIO_set_gpo>
				step = 2;
 8014db8:	2302      	movs	r3, #2
 8014dba:	7023      	strb	r3, [r4, #0]
 8014dbc:	e7a4      	b.n	8014d08 <EGTN_MW_FC41D_ble_peripheral_init+0x28>
 8014dbe:	46c0      	nop			; (mov r8, r8)
 8014dc0:	20000b50 	.word	0x20000b50
 8014dc4:	20000b14 	.word	0x20000b14
 8014dc8:	20000b20 	.word	0x20000b20
 8014dcc:	20000b38 	.word	0x20000b38

08014dd0 <EGTN_MW_FC41D_ble_peripheral_loop>:

void EGTN_MW_FC41D_ble_peripheral_loop()
{
 8014dd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014dd2:	46c6      	mov	lr, r8
 8014dd4:	b500      	push	{lr}
	int i = 0;
	uint8_t is_cmd_ok = 0;
	static uint8_t blegattschar_step = 0;

	fc41d_rx_framesearch();
 8014dd6:	f7ff fe6f 	bl	8014ab8 <fc41d_rx_framesearch>
	if(m_fc41d_ble.cmd_task_queue_head >= m_fc41d_ble.cmd_task_queue_tail)
 8014dda:	4c71      	ldr	r4, [pc, #452]	; (8014fa0 <EGTN_MW_FC41D_ble_peripheral_loop+0x1d0>)
 8014ddc:	7fa3      	ldrb	r3, [r4, #30]
 8014dde:	7fe2      	ldrb	r2, [r4, #31]
 8014de0:	4293      	cmp	r3, r2
 8014de2:	d200      	bcs.n	8014de6 <EGTN_MW_FC41D_ble_peripheral_loop+0x16>
		ret = FC41D_AT_CMD_TASK_QUEUE_MAX_LENGTH - m_fc41d_ble.cmd_task_queue_tail + m_fc41d_ble.cmd_task_queue_head;
 8014de4:	331e      	adds	r3, #30
 8014de6:	1a9b      	subs	r3, r3, r2
 8014de8:	b2db      	uxtb	r3, r3

	if((0 != EGTN_MW_FC41D_cmd_task_queue_is_contain()) && (FC41D_AT_CMD_NON == m_fc41d_ble.cmd_in_progress))
 8014dea:	2b00      	cmp	r3, #0
 8014dec:	d11e      	bne.n	8014e2c <EGTN_MW_FC41D_ble_peripheral_loop+0x5c>
 8014dee:	3320      	adds	r3, #32
 8014df0:	5ce3      	ldrb	r3, [r4, r3]
	{
		m_fc41d_ble.cmd_in_progress = m_fc41d_ble.cmd_task_queue[m_fc41d_ble.cmd_task_queue_tail++];
		if(FC41D_AT_CMD_TASK_QUEUE_MAX_LENGTH <= m_fc41d_ble.cmd_task_queue_tail)	m_fc41d_ble.cmd_task_queue_tail = 0;
	}

	if(FC41D_AT_CMD_NON != m_fc41d_ble.cmd_in_progress)// is at cmd
 8014df2:	2b00      	cmp	r3, #0
 8014df4:	d127      	bne.n	8014e46 <EGTN_MW_FC41D_ble_peripheral_loop+0x76>
 8014df6:	4b6b      	ldr	r3, [pc, #428]	; (8014fa4 <EGTN_MW_FC41D_ble_peripheral_loop+0x1d4>)
 8014df8:	5ae3      	ldrh	r3, [r4, r3]
		{
			//TODO : casting FC41d CMD ERROR
		}
	}
#if 1
	if(0 < m_fc41d_ble.cmd_resp_inter_urc_len)//is URC
 8014dfa:	2b00      	cmp	r3, #0
 8014dfc:	d00e      	beq.n	8014e1c <EGTN_MW_FC41D_ble_peripheral_loop+0x4c>
 8014dfe:	4d6a      	ldr	r5, [pc, #424]	; (8014fa8 <EGTN_MW_FC41D_ble_peripheral_loop+0x1d8>)
	{
		for(i=(FC41D_AT_LIST_END+1);i<FC41D_URC_LIST_END;i++)
		{
			if(1 == (m_fc41d_ble.cmd_task_list[i].at_cmd_resp_task)(NULL))
			{
				m_fc41d_ble.cmd_resp_inter_urc_len = 0;
 8014e00:	4b68      	ldr	r3, [pc, #416]	; (8014fa4 <EGTN_MW_FC41D_ble_peripheral_loop+0x1d4>)
 8014e02:	002e      	movs	r6, r5
 8014e04:	4698      	mov	r8, r3
				memset(m_fc41d_ble.cmd_resp_inter_urc_buf,0x00,FC41D_AT_CMD_INTER_URC_RESP_SIZE);
 8014e06:	4b69      	ldr	r3, [pc, #420]	; (8014fac <EGTN_MW_FC41D_ble_peripheral_loop+0x1dc>)
 8014e08:	3624      	adds	r6, #36	; 0x24
 8014e0a:	18e7      	adds	r7, r4, r3
			if(1 == (m_fc41d_ble.cmd_task_list[i].at_cmd_resp_task)(NULL))
 8014e0c:	2000      	movs	r0, #0
 8014e0e:	682b      	ldr	r3, [r5, #0]
 8014e10:	4798      	blx	r3
 8014e12:	2801      	cmp	r0, #1
 8014e14:	d069      	beq.n	8014eea <EGTN_MW_FC41D_ble_peripheral_loop+0x11a>
		for(i=(FC41D_AT_LIST_END+1);i<FC41D_URC_LIST_END;i++)
 8014e16:	350c      	adds	r5, #12
 8014e18:	42b5      	cmp	r5, r6
 8014e1a:	d1f7      	bne.n	8014e0c <EGTN_MW_FC41D_ble_peripheral_loop+0x3c>
			}
		}
	}
#endif

	if(0 < m_fc41d_ble.cmd_resp_raw_data_len)//is Row Data
 8014e1c:	25f5      	movs	r5, #245	; 0xf5
 8014e1e:	00ad      	lsls	r5, r5, #2
 8014e20:	5b63      	ldrh	r3, [r4, r5]
 8014e22:	2b00      	cmp	r3, #0
 8014e24:	d13a      	bne.n	8014e9c <EGTN_MW_FC41D_ble_peripheral_loop+0xcc>
#endif

		memset(m_fc41d_ble.cmd_resp_raw_data_buf,'\0',FC41D_AT_CMD_RAW_DATA_SIZE);
		m_fc41d_ble.cmd_resp_raw_data_len = 0;
	}
}
 8014e26:	bc80      	pop	{r7}
 8014e28:	46b8      	mov	r8, r7
 8014e2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if((0 != EGTN_MW_FC41D_cmd_task_queue_is_contain()) && (FC41D_AT_CMD_NON == m_fc41d_ble.cmd_in_progress))
 8014e2c:	2020      	movs	r0, #32
 8014e2e:	5c25      	ldrb	r5, [r4, r0]
 8014e30:	2d00      	cmp	r5, #0
 8014e32:	d108      	bne.n	8014e46 <EGTN_MW_FC41D_ble_peripheral_loop+0x76>
		m_fc41d_ble.cmd_in_progress = m_fc41d_ble.cmd_task_queue[m_fc41d_ble.cmd_task_queue_tail++];
 8014e34:	1c51      	adds	r1, r2, #1
 8014e36:	b2c9      	uxtb	r1, r1
 8014e38:	77e1      	strb	r1, [r4, #31]
 8014e3a:	5ca3      	ldrb	r3, [r4, r2]
 8014e3c:	5423      	strb	r3, [r4, r0]
		if(FC41D_AT_CMD_TASK_QUEUE_MAX_LENGTH <= m_fc41d_ble.cmd_task_queue_tail)	m_fc41d_ble.cmd_task_queue_tail = 0;
 8014e3e:	291d      	cmp	r1, #29
 8014e40:	d9d7      	bls.n	8014df2 <EGTN_MW_FC41D_ble_peripheral_loop+0x22>
 8014e42:	77e5      	strb	r5, [r4, #31]
 8014e44:	e7d5      	b.n	8014df2 <EGTN_MW_FC41D_ble_peripheral_loop+0x22>
		if(EGTN_LIB_USERDELAY_start(&gTimeout_fc41d_at_cmd, DELAY_RENEW_OFF))
 8014e46:	4e5a      	ldr	r6, [pc, #360]	; (8014fb0 <EGTN_MW_FC41D_ble_peripheral_loop+0x1e0>)
 8014e48:	2100      	movs	r1, #0
 8014e4a:	0030      	movs	r0, r6
 8014e4c:	f7ff fae8 	bl	8014420 <EGTN_LIB_USERDELAY_start>
 8014e50:	2800      	cmp	r0, #0
 8014e52:	d00a      	beq.n	8014e6a <EGTN_MW_FC41D_ble_peripheral_loop+0x9a>
			if(FC41D_AT_QBLEGATTSCHAR == m_fc41d_ble.cmd_in_progress)
 8014e54:	2320      	movs	r3, #32
 8014e56:	5ce2      	ldrb	r2, [r4, r3]
 8014e58:	2a11      	cmp	r2, #17
 8014e5a:	d058      	beq.n	8014f0e <EGTN_MW_FC41D_ble_peripheral_loop+0x13e>
				(m_fc41d_ble.cmd_task_list[m_fc41d_ble.cmd_in_progress].at_cmd_start_task)(NULL);
 8014e5c:	0053      	lsls	r3, r2, #1
 8014e5e:	189b      	adds	r3, r3, r2
 8014e60:	009b      	lsls	r3, r3, #2
 8014e62:	18e3      	adds	r3, r4, r3
 8014e64:	2000      	movs	r0, #0
 8014e66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014e68:	4798      	blx	r3
		if(EGTN_LIB_USERDELAY_isfired(&gTimeout_fc41d_at_cmd))
 8014e6a:	0030      	movs	r0, r6
 8014e6c:	f7ff faec 	bl	8014448 <EGTN_LIB_USERDELAY_isfired>
 8014e70:	1e05      	subs	r5, r0, #0
 8014e72:	d143      	bne.n	8014efc <EGTN_MW_FC41D_ble_peripheral_loop+0x12c>
			if(1 == (m_fc41d_ble.cmd_task_list[m_fc41d_ble.cmd_in_progress].at_cmd_resp_task)(NULL))
 8014e74:	2720      	movs	r7, #32
 8014e76:	5de2      	ldrb	r2, [r4, r7]
 8014e78:	2000      	movs	r0, #0
 8014e7a:	0053      	lsls	r3, r2, #1
 8014e7c:	189b      	adds	r3, r3, r2
 8014e7e:	009b      	lsls	r3, r3, #2
 8014e80:	18e3      	adds	r3, r4, r3
 8014e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014e84:	4798      	blx	r3
 8014e86:	2801      	cmp	r0, #1
 8014e88:	d04c      	beq.n	8014f24 <EGTN_MW_FC41D_ble_peripheral_loop+0x154>
		if(FC41D_CMD_OK == m_fc41d_ble.cmd_in_progress)
 8014e8a:	2220      	movs	r2, #32
 8014e8c:	5ca3      	ldrb	r3, [r4, r2]
 8014e8e:	2b01      	cmp	r3, #1
 8014e90:	d1b1      	bne.n	8014df6 <EGTN_MW_FC41D_ble_peripheral_loop+0x26>
			m_fc41d_ble.cmd_in_progress = FC41D_AT_CMD_NON;	// Next cmd
 8014e92:	2100      	movs	r1, #0
 8014e94:	4b43      	ldr	r3, [pc, #268]	; (8014fa4 <EGTN_MW_FC41D_ble_peripheral_loop+0x1d4>)
 8014e96:	5ae3      	ldrh	r3, [r4, r3]
 8014e98:	54a1      	strb	r1, [r4, r2]
 8014e9a:	e7ae      	b.n	8014dfa <EGTN_MW_FC41D_ble_peripheral_loop+0x2a>
		printf("FC41D_RawData:%s\r\n",m_fc41d_ble.cmd_resp_raw_data_buf);
 8014e9c:	0026      	movs	r6, r4
 8014e9e:	367d      	adds	r6, #125	; 0x7d
 8014ea0:	36ff      	adds	r6, #255	; 0xff
 8014ea2:	0031      	movs	r1, r6
 8014ea4:	4843      	ldr	r0, [pc, #268]	; (8014fb4 <EGTN_MW_FC41D_ble_peripheral_loop+0x1e4>)
 8014ea6:	f003 fdf1 	bl	8018a8c <iprintf>
		strcpy(m_fc41d_ble.cmd_gatt_data_buf,m_fc41d_ble.cmd_resp_raw_data_buf);
 8014eaa:	4b43      	ldr	r3, [pc, #268]	; (8014fb8 <EGTN_MW_FC41D_ble_peripheral_loop+0x1e8>)
 8014eac:	0031      	movs	r1, r6
 8014eae:	18e7      	adds	r7, r4, r3
 8014eb0:	0038      	movs	r0, r7
 8014eb2:	f003 feb3 	bl	8018c1c <strcpy>
		strcpy(m_fc41d_ble.cmd_gatt_uuid,"fff3");
 8014eb6:	4b41      	ldr	r3, [pc, #260]	; (8014fbc <EGTN_MW_FC41D_ble_peripheral_loop+0x1ec>)
		printf("cmd_gatt_uuid : %s\r\n",m_fc41d_ble.cmd_gatt_uuid);
 8014eb8:	4841      	ldr	r0, [pc, #260]	; (8014fc0 <EGTN_MW_FC41D_ble_peripheral_loop+0x1f0>)
		strcpy(m_fc41d_ble.cmd_gatt_uuid,"fff3");
 8014eba:	18e1      	adds	r1, r4, r3
 8014ebc:	4b41      	ldr	r3, [pc, #260]	; (8014fc4 <EGTN_MW_FC41D_ble_peripheral_loop+0x1f4>)
 8014ebe:	681a      	ldr	r2, [r3, #0]
 8014ec0:	600a      	str	r2, [r1, #0]
 8014ec2:	791b      	ldrb	r3, [r3, #4]
 8014ec4:	710b      	strb	r3, [r1, #4]
		printf("cmd_gatt_uuid : %s\r\n",m_fc41d_ble.cmd_gatt_uuid);
 8014ec6:	f003 fde1 	bl	8018a8c <iprintf>
		printf("cmd_gatt_data : %s\r\n",m_fc41d_ble.cmd_gatt_data_buf);
 8014eca:	0039      	movs	r1, r7
 8014ecc:	483e      	ldr	r0, [pc, #248]	; (8014fc8 <EGTN_MW_FC41D_ble_peripheral_loop+0x1f8>)
 8014ece:	f003 fddd 	bl	8018a8c <iprintf>
	if(FC41D_CMD_ALL_LIST_END == cmd)	return;
 8014ed2:	2014      	movs	r0, #20
 8014ed4:	f7ff fdc6 	bl	8014a64 <EGTN_MW_FC41D_push_cmd_task_queue.part.0>
		memset(m_fc41d_ble.cmd_resp_raw_data_buf,'\0',FC41D_AT_CMD_RAW_DATA_SIZE);
 8014ed8:	2296      	movs	r2, #150	; 0x96
 8014eda:	2100      	movs	r1, #0
 8014edc:	0030      	movs	r0, r6
 8014ede:	0092      	lsls	r2, r2, #2
 8014ee0:	f003 fa40 	bl	8018364 <memset>
		m_fc41d_ble.cmd_resp_raw_data_len = 0;
 8014ee4:	2300      	movs	r3, #0
 8014ee6:	5363      	strh	r3, [r4, r5]
}
 8014ee8:	e79d      	b.n	8014e26 <EGTN_MW_FC41D_ble_peripheral_loop+0x56>
				m_fc41d_ble.cmd_resp_inter_urc_len = 0;
 8014eea:	4642      	mov	r2, r8
 8014eec:	2300      	movs	r3, #0
				memset(m_fc41d_ble.cmd_resp_inter_urc_buf,0x00,FC41D_AT_CMD_INTER_URC_RESP_SIZE);
 8014eee:	2100      	movs	r1, #0
				m_fc41d_ble.cmd_resp_inter_urc_len = 0;
 8014ef0:	52a3      	strh	r3, [r4, r2]
				memset(m_fc41d_ble.cmd_resp_inter_urc_buf,0x00,FC41D_AT_CMD_INTER_URC_RESP_SIZE);
 8014ef2:	0038      	movs	r0, r7
 8014ef4:	2264      	movs	r2, #100	; 0x64
 8014ef6:	f003 fa35 	bl	8018364 <memset>
 8014efa:	e78c      	b.n	8014e16 <EGTN_MW_FC41D_ble_peripheral_loop+0x46>
			EGTN_LIB_USERDELAY_stop(&gTimeout_fc41d_at_cmd);
 8014efc:	0030      	movs	r0, r6
 8014efe:	f7ff fa9f 	bl	8014440 <EGTN_LIB_USERDELAY_stop>
		if(FC41D_CMD_OK == m_fc41d_ble.cmd_in_progress)
 8014f02:	2220      	movs	r2, #32
 8014f04:	5ca3      	ldrb	r3, [r4, r2]
 8014f06:	2b01      	cmp	r3, #1
 8014f08:	d000      	beq.n	8014f0c <EGTN_MW_FC41D_ble_peripheral_loop+0x13c>
 8014f0a:	e774      	b.n	8014df6 <EGTN_MW_FC41D_ble_peripheral_loop+0x26>
 8014f0c:	e7c1      	b.n	8014e92 <EGTN_MW_FC41D_ble_peripheral_loop+0xc2>
				if(1 == (m_fc41d_ble.cmd_task_list[m_fc41d_ble.cmd_in_progress].at_cmd_start_task)(&blegattschar_step))
 8014f0e:	4d2f      	ldr	r5, [pc, #188]	; (8014fcc <EGTN_MW_FC41D_ble_peripheral_loop+0x1fc>)
 8014f10:	33d4      	adds	r3, #212	; 0xd4
 8014f12:	0028      	movs	r0, r5
 8014f14:	58e3      	ldr	r3, [r4, r3]
 8014f16:	4798      	blx	r3
 8014f18:	2801      	cmp	r0, #1
 8014f1a:	d1a6      	bne.n	8014e6a <EGTN_MW_FC41D_ble_peripheral_loop+0x9a>
					blegattschar_step++;
 8014f1c:	782b      	ldrb	r3, [r5, #0]
 8014f1e:	3301      	adds	r3, #1
 8014f20:	702b      	strb	r3, [r5, #0]
 8014f22:	e7a2      	b.n	8014e6a <EGTN_MW_FC41D_ble_peripheral_loop+0x9a>
				EGTN_LIB_USERDELAY_stop(&gTimeout_fc41d_at_cmd);
 8014f24:	0030      	movs	r0, r6
 8014f26:	f7ff fa8b 	bl	8014440 <EGTN_LIB_USERDELAY_stop>
				printf("fcloop:%dok\r\n",m_fc41d_ble.cmd_in_progress);
 8014f2a:	5de1      	ldrb	r1, [r4, r7]
 8014f2c:	4828      	ldr	r0, [pc, #160]	; (8014fd0 <EGTN_MW_FC41D_ble_peripheral_loop+0x200>)
 8014f2e:	f003 fdad 	bl	8018a8c <iprintf>
				if(FC41D_AT_QBLEGATTSCHAR == m_fc41d_ble.cmd_in_progress)
 8014f32:	5de3      	ldrb	r3, [r4, r7]
 8014f34:	2b11      	cmp	r3, #17
 8014f36:	d016      	beq.n	8014f66 <EGTN_MW_FC41D_ble_peripheral_loop+0x196>
				m_fc41d_ble.cmd_resp_inter_urc_len = 0;
 8014f38:	2500      	movs	r5, #0
 8014f3a:	4b1a      	ldr	r3, [pc, #104]	; (8014fa4 <EGTN_MW_FC41D_ble_peripheral_loop+0x1d4>)
				memset(m_fc41d_ble.cmd_resp_inter_urc_buf,0x00,FC41D_AT_CMD_INTER_URC_RESP_SIZE);
 8014f3c:	2264      	movs	r2, #100	; 0x64
				m_fc41d_ble.cmd_resp_inter_urc_len = 0;
 8014f3e:	52e5      	strh	r5, [r4, r3]
				memset(m_fc41d_ble.cmd_resp_inter_urc_buf,0x00,FC41D_AT_CMD_INTER_URC_RESP_SIZE);
 8014f40:	4b1a      	ldr	r3, [pc, #104]	; (8014fac <EGTN_MW_FC41D_ble_peripheral_loop+0x1dc>)
 8014f42:	2100      	movs	r1, #0
 8014f44:	18e0      	adds	r0, r4, r3
 8014f46:	f003 fa0d 	bl	8018364 <memset>
				memset(m_fc41d_ble.cmd_resp_final_buf,0x00,FC41D_AT_CMD_FINAL_RESP_SIZE);
 8014f4a:	0020      	movs	r0, r4
				m_fc41d_ble.cmd_resp_final_len = 0;
 8014f4c:	23bd      	movs	r3, #189	; 0xbd
				memset(m_fc41d_ble.cmd_resp_final_buf,0x00,FC41D_AT_CMD_FINAL_RESP_SIZE);
 8014f4e:	305d      	adds	r0, #93	; 0x5d
				m_fc41d_ble.cmd_resp_final_len = 0;
 8014f50:	005b      	lsls	r3, r3, #1
				memset(m_fc41d_ble.cmd_resp_final_buf,0x00,FC41D_AT_CMD_FINAL_RESP_SIZE);
 8014f52:	221e      	movs	r2, #30
 8014f54:	2100      	movs	r1, #0
 8014f56:	30ff      	adds	r0, #255	; 0xff
				m_fc41d_ble.cmd_resp_final_len = 0;
 8014f58:	52e5      	strh	r5, [r4, r3]
				memset(m_fc41d_ble.cmd_resp_final_buf,0x00,FC41D_AT_CMD_FINAL_RESP_SIZE);
 8014f5a:	f003 fa03 	bl	8018364 <memset>
			m_fc41d_ble.cmd_in_progress = FC41D_AT_CMD_NON;	// Next cmd
 8014f5e:	2200      	movs	r2, #0
 8014f60:	2320      	movs	r3, #32
 8014f62:	54e2      	strb	r2, [r4, r3]
	if(0 < m_fc41d_ble.cmd_resp_inter_urc_len)//is URC
 8014f64:	e75a      	b.n	8014e1c <EGTN_MW_FC41D_ble_peripheral_loop+0x4c>
					if(m_fc41d_ble.gatt_uuid_map_len <= blegattschar_step)
 8014f66:	22ee      	movs	r2, #238	; 0xee
 8014f68:	4b18      	ldr	r3, [pc, #96]	; (8014fcc <EGTN_MW_FC41D_ble_peripheral_loop+0x1fc>)
 8014f6a:	00d2      	lsls	r2, r2, #3
 8014f6c:	5aa1      	ldrh	r1, [r4, r2]
 8014f6e:	781a      	ldrb	r2, [r3, #0]
 8014f70:	4291      	cmp	r1, r2
 8014f72:	d801      	bhi.n	8014f78 <EGTN_MW_FC41D_ble_peripheral_loop+0x1a8>
						blegattschar_step = 0;
 8014f74:	701d      	strb	r5, [r3, #0]
						is_cmd_ok = 1;
 8014f76:	e7df      	b.n	8014f38 <EGTN_MW_FC41D_ble_peripheral_loop+0x168>
				m_fc41d_ble.cmd_resp_inter_urc_len = 0;
 8014f78:	4b0a      	ldr	r3, [pc, #40]	; (8014fa4 <EGTN_MW_FC41D_ble_peripheral_loop+0x1d4>)
				memset(m_fc41d_ble.cmd_resp_inter_urc_buf,0x00,FC41D_AT_CMD_INTER_URC_RESP_SIZE);
 8014f7a:	2264      	movs	r2, #100	; 0x64
				m_fc41d_ble.cmd_resp_inter_urc_len = 0;
 8014f7c:	52e5      	strh	r5, [r4, r3]
				memset(m_fc41d_ble.cmd_resp_inter_urc_buf,0x00,FC41D_AT_CMD_INTER_URC_RESP_SIZE);
 8014f7e:	4b0b      	ldr	r3, [pc, #44]	; (8014fac <EGTN_MW_FC41D_ble_peripheral_loop+0x1dc>)
 8014f80:	2100      	movs	r1, #0
 8014f82:	18e0      	adds	r0, r4, r3
 8014f84:	f003 f9ee 	bl	8018364 <memset>
				memset(m_fc41d_ble.cmd_resp_final_buf,0x00,FC41D_AT_CMD_FINAL_RESP_SIZE);
 8014f88:	0020      	movs	r0, r4
				m_fc41d_ble.cmd_resp_final_len = 0;
 8014f8a:	23bd      	movs	r3, #189	; 0xbd
				memset(m_fc41d_ble.cmd_resp_final_buf,0x00,FC41D_AT_CMD_FINAL_RESP_SIZE);
 8014f8c:	305d      	adds	r0, #93	; 0x5d
				m_fc41d_ble.cmd_resp_final_len = 0;
 8014f8e:	005b      	lsls	r3, r3, #1
				memset(m_fc41d_ble.cmd_resp_final_buf,0x00,FC41D_AT_CMD_FINAL_RESP_SIZE);
 8014f90:	221e      	movs	r2, #30
 8014f92:	2100      	movs	r1, #0
 8014f94:	30ff      	adds	r0, #255	; 0xff
				m_fc41d_ble.cmd_resp_final_len = 0;
 8014f96:	52e5      	strh	r5, [r4, r3]
				memset(m_fc41d_ble.cmd_resp_final_buf,0x00,FC41D_AT_CMD_FINAL_RESP_SIZE);
 8014f98:	f003 f9e4 	bl	8018364 <memset>
	if(0 < m_fc41d_ble.cmd_resp_inter_urc_len)//is URC
 8014f9c:	e73e      	b.n	8014e1c <EGTN_MW_FC41D_ble_peripheral_loop+0x4c>
 8014f9e:	46c0      	nop			; (mov r8, r8)
 8014fa0:	200000e4 	.word	0x200000e4
 8014fa4:	0000043a 	.word	0x0000043a
 8014fa8:	20000218 	.word	0x20000218
 8014fac:	000003d6 	.word	0x000003d6
 8014fb0:	20000b44 	.word	0x20000b44
 8014fb4:	0801a1e4 	.word	0x0801a1e4
 8014fb8:	0000043c 	.word	0x0000043c
 8014fbc:	00000694 	.word	0x00000694
 8014fc0:	0801a1f8 	.word	0x0801a1f8
 8014fc4:	0801a1cc 	.word	0x0801a1cc
 8014fc8:	0801a210 	.word	0x0801a210
 8014fcc:	200009d8 	.word	0x200009d8
 8014fd0:	0801a1d4 	.word	0x0801a1d4

08014fd4 <EGTN_MW_ADC_init>:
__IO uint16_t gADCData_I_buf[AC_FREQ_HZ_100US] = {0,};
__IO uint16_t gADCData_ZCT_buf[AC_FREQ_HZ_100US] = {0,};
__IO uint16_t gADCData_ALL_buf_index = 0;

void EGTN_MW_ADC_init()
{
 8014fd4:	b510      	push	{r4, lr}
	HAL_ADC_Start_DMA(&hadc, (uint32_t*)gADCData, ADC_MAX_CH);
 8014fd6:	2208      	movs	r2, #8
 8014fd8:	4902      	ldr	r1, [pc, #8]	; (8014fe4 <EGTN_MW_ADC_init+0x10>)
 8014fda:	4803      	ldr	r0, [pc, #12]	; (8014fe8 <EGTN_MW_ADC_init+0x14>)
 8014fdc:	f000 ff06 	bl	8015dec <HAL_ADC_Start_DMA>
}
 8014fe0:	bd10      	pop	{r4, pc}
 8014fe2:	46c0      	nop			; (mov r8, r8)
 8014fe4:	20000b54 	.word	0x20000b54
 8014fe8:	20001060 	.word	0x20001060

08014fec <HAL_TIM_OC_DelayElapsedCallback>:
}
#endif

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
	if(htim == &htim3)
 8014fec:	4b0b      	ldr	r3, [pc, #44]	; (801501c <HAL_TIM_OC_DelayElapsedCallback+0x30>)
{
 8014fee:	b510      	push	{r4, lr}
	if(htim == &htim3)
 8014ff0:	4298      	cmp	r0, r3
 8014ff2:	d000      	beq.n	8014ff6 <HAL_TIM_OC_DelayElapsedCallback+0xa>
		{

			// TODO : CCID20 Cut Will it run on 1ms ISR? is here
		}
	}
}
 8014ff4:	bd10      	pop	{r4, pc}
		if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8014ff6:	7f03      	ldrb	r3, [r0, #28]
 8014ff8:	2b01      	cmp	r3, #1
 8014ffa:	d008      	beq.n	801500e <HAL_TIM_OC_DelayElapsedCallback+0x22>
		else if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 8014ffc:	2b02      	cmp	r3, #2
 8014ffe:	d1f9      	bne.n	8014ff4 <HAL_TIM_OC_DelayElapsedCallback+0x8>
			EGTN_MW_CP_average_adc(CP_SECTION_H, gADCData[ADC_CP_CAL]);
 8015000:	4b07      	ldr	r3, [pc, #28]	; (8015020 <HAL_TIM_OC_DelayElapsedCallback+0x34>)
 8015002:	2000      	movs	r0, #0
 8015004:	89d9      	ldrh	r1, [r3, #14]
 8015006:	b289      	uxth	r1, r1
 8015008:	f000 f8fe 	bl	8015208 <EGTN_MW_CP_average_adc>
}
 801500c:	e7f2      	b.n	8014ff4 <HAL_TIM_OC_DelayElapsedCallback+0x8>
			EGTN_MW_CP_average_adc(CP_SECTION_L, gADCData[ADC_CP_CAL]);
 801500e:	4b04      	ldr	r3, [pc, #16]	; (8015020 <HAL_TIM_OC_DelayElapsedCallback+0x34>)
 8015010:	2001      	movs	r0, #1
 8015012:	89d9      	ldrh	r1, [r3, #14]
 8015014:	b289      	uxth	r1, r1
 8015016:	f000 f8f7 	bl	8015208 <EGTN_MW_CP_average_adc>
 801501a:	e7eb      	b.n	8014ff4 <HAL_TIM_OC_DelayElapsedCallback+0x8>
 801501c:	20001158 	.word	0x20001158
 8015020:	20000b54 	.word	0x20000b54

08015024 <EGTN_MW_CP_init>:
	if((persent < 0) || (persent > 100))
	{
		return EGTN_FALSE;
	}

	CP.PWM_Duty = persent;
 8015024:	2000      	movs	r0, #0
{
 8015026:	b570      	push	{r4, r5, r6, lr}
	CP.PWM_Duty = persent;
 8015028:	4913      	ldr	r1, [pc, #76]	; (8015078 <EGTN_MW_CP_init+0x54>)
 801502a:	4c14      	ldr	r4, [pc, #80]	; (801507c <EGTN_MW_CP_init+0x58>)
	CP.State = default0;
 801502c:	2500      	movs	r5, #0
	CP.PWM_Duty = persent;
 801502e:	6020      	str	r0, [r4, #0]
 8015030:	6061      	str	r1, [r4, #4]
	EGTN_MW_PWM_set_duty(CP.PWM_Duty);
 8015032:	f000 fbe5 	bl	8015800 <EGTN_MW_PWM_set_duty>
	EGTN_LIB_DEBOUNCECHECK_init(CP.DebounceCheckBuf, CP_ADC_DEBOUNCECHECKBUF_LENGTH);
 8015036:	0020      	movs	r0, r4
 8015038:	2103      	movs	r1, #3
 801503a:	3011      	adds	r0, #17
	CP.State = default0;
 801503c:	7425      	strb	r5, [r4, #16]
	EGTN_LIB_DEBOUNCECHECK_init(CP.DebounceCheckBuf, CP_ADC_DEBOUNCECHECKBUF_LENGTH);
 801503e:	f7ff f947 	bl	80142d0 <EGTN_LIB_DEBOUNCECHECK_init>
	CP.H.complete_ADC = 0;
 8015042:	2320      	movs	r3, #32
	CP.L.ave_Volt = 0;
 8015044:	2200      	movs	r2, #0
	CP.H.complete_ADC = 0;
 8015046:	54e5      	strb	r5, [r4, r3]
	CP.L.ave_Volt = 0;
 8015048:	2300      	movs	r3, #0
 801504a:	6622      	str	r2, [r4, #96]	; 0x60
 801504c:	6663      	str	r3, [r4, #100]	; 0x64
	CP.L.sum_Volt = 0;
 801504e:	65a2      	str	r2, [r4, #88]	; 0x58
 8015050:	65e3      	str	r3, [r4, #92]	; 0x5c
	CP.L.val_Volt = 0;
 8015052:	6522      	str	r2, [r4, #80]	; 0x50
 8015054:	6563      	str	r3, [r4, #84]	; 0x54
	CP.H.val_Volt = 0;
 8015056:	62a2      	str	r2, [r4, #40]	; 0x28
 8015058:	62e3      	str	r3, [r4, #44]	; 0x2c
	CP.H.sum_Volt = 0;
 801505a:	6322      	str	r2, [r4, #48]	; 0x30
 801505c:	6363      	str	r3, [r4, #52]	; 0x34
	CP.H.ave_Volt = 0;
 801505e:	63a2      	str	r2, [r4, #56]	; 0x38
 8015060:	63e3      	str	r3, [r4, #60]	; 0x3c
	CP.L.complete_ADC = 0;
 8015062:	2348      	movs	r3, #72	; 0x48
 8015064:	54e5      	strb	r5, [r4, r3]
    CP.State_bk = CP.State;
 8015066:	7c22      	ldrb	r2, [r4, #16]
 8015068:	3320      	adds	r3, #32
	CP.H.val_ADC = 0;
 801506a:	61a5      	str	r5, [r4, #24]
	CP.H.ave_ADC = 0;
 801506c:	61e5      	str	r5, [r4, #28]
	CP.L.val_ADC = 0;
 801506e:	6425      	str	r5, [r4, #64]	; 0x40
	CP.L.ave_ADC = 0;
 8015070:	6465      	str	r5, [r4, #68]	; 0x44
    CP.State_bk = CP.State;
 8015072:	54e2      	strb	r2, [r4, r3]
}
 8015074:	bd70      	pop	{r4, r5, r6, pc}
 8015076:	46c0      	nop			; (mov r8, r8)
 8015078:	40590000 	.word	0x40590000
 801507c:	20000f58 	.word	0x20000f58

08015080 <EGTN_MW_CP_set_duty>:
{
 8015080:	b570      	push	{r4, r5, r6, lr}
	if((persent < 0) || (persent > 100))
 8015082:	2200      	movs	r2, #0
 8015084:	2300      	movs	r3, #0
{
 8015086:	0004      	movs	r4, r0
 8015088:	000d      	movs	r5, r1
	if((persent < 0) || (persent > 100))
 801508a:	f7fb f8ef 	bl	801026c <__aeabi_dcmplt>
 801508e:	2800      	cmp	r0, #0
 8015090:	d113      	bne.n	80150ba <EGTN_MW_CP_set_duty+0x3a>
 8015092:	4b0b      	ldr	r3, [pc, #44]	; (80150c0 <EGTN_MW_CP_set_duty+0x40>)
 8015094:	2200      	movs	r2, #0
 8015096:	0020      	movs	r0, r4
 8015098:	0029      	movs	r1, r5
 801509a:	f7fb f8fb 	bl	8010294 <__aeabi_dcmpgt>
 801509e:	0003      	movs	r3, r0
		return EGTN_FALSE;
 80150a0:	2000      	movs	r0, #0
	if((persent < 0) || (persent > 100))
 80150a2:	2b00      	cmp	r3, #0
 80150a4:	d000      	beq.n	80150a8 <EGTN_MW_CP_set_duty+0x28>

	return EGTN_TRUE;
}
 80150a6:	bd70      	pop	{r4, r5, r6, pc}
	CP.PWM_Duty = persent;
 80150a8:	4b06      	ldr	r3, [pc, #24]	; (80150c4 <EGTN_MW_CP_set_duty+0x44>)
	EGTN_MW_PWM_set_duty(CP.PWM_Duty);
 80150aa:	0020      	movs	r0, r4
 80150ac:	0029      	movs	r1, r5
	CP.PWM_Duty = persent;
 80150ae:	601c      	str	r4, [r3, #0]
 80150b0:	605d      	str	r5, [r3, #4]
	EGTN_MW_PWM_set_duty(CP.PWM_Duty);
 80150b2:	f000 fba5 	bl	8015800 <EGTN_MW_PWM_set_duty>
 80150b6:	2001      	movs	r0, #1
 80150b8:	e7f5      	b.n	80150a6 <EGTN_MW_CP_set_duty+0x26>
		return EGTN_FALSE;
 80150ba:	2000      	movs	r0, #0
 80150bc:	e7f3      	b.n	80150a6 <EGTN_MW_CP_set_duty+0x26>
 80150be:	46c0      	nop			; (mov r8, r8)
 80150c0:	40590000 	.word	0x40590000
 80150c4:	20000f58 	.word	0x20000f58

080150c8 <EGTN_MW_CP_get_h_final_voltage>:
{
	return CP.PWM_Duty;
}
double EGTN_MW_CP_get_h_final_voltage()
{
	return CP.H.ave_Volt;
 80150c8:	4b01      	ldr	r3, [pc, #4]	; (80150d0 <EGTN_MW_CP_get_h_final_voltage+0x8>)
 80150ca:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80150cc:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
}
 80150ce:	4770      	bx	lr
 80150d0:	20000f58 	.word	0x20000f58

080150d4 <EGTN_MW_CP_get_l_final_voltage>:
double EGTN_MW_CP_get_l_final_voltage()
{
	return CP.L.ave_Volt;
 80150d4:	4b01      	ldr	r3, [pc, #4]	; (80150dc <EGTN_MW_CP_get_l_final_voltage+0x8>)
 80150d6:	6e18      	ldr	r0, [r3, #96]	; 0x60
 80150d8:	6e59      	ldr	r1, [r3, #100]	; 0x64
}
 80150da:	4770      	bx	lr
 80150dc:	20000f58 	.word	0x20000f58

080150e0 <EGTN_MW_CP_get_cp_state>:

CP_StateDef EGTN_MW_CP_get_cp_state()
{
	return CP.State;
 80150e0:	4b01      	ldr	r3, [pc, #4]	; (80150e8 <EGTN_MW_CP_get_cp_state+0x8>)
 80150e2:	7c18      	ldrb	r0, [r3, #16]
}
 80150e4:	4770      	bx	lr
 80150e6:	46c0      	nop			; (mov r8, r8)
 80150e8:	20000f58 	.word	0x20000f58

080150ec <EGTN_MW_CP_cal_ampe_to_duty>:

/* KC 61851-1 Table A.5  */
uint16_t EGTN_MW_CP_cal_ampe_to_duty(uint16_t Ampe)
{
 80150ec:	b570      	push	{r4, r5, r6, lr}
 80150ee:	0004      	movs	r4, r0
 80150f0:	2505      	movs	r5, #5
	double temp_Ampe = (double)Ampe;
	double temp_Duty = 5;

	/* 6A ~ 51A */
	if((temp_Ampe > 5) && (temp_Ampe <= 51))
 80150f2:	2805      	cmp	r0, #5
 80150f4:	d90b      	bls.n	801510e <EGTN_MW_CP_cal_ampe_to_duty+0x22>
	double temp_Ampe = (double)Ampe;
 80150f6:	f7fd fd2d 	bl	8012b54 <__aeabi_ui2d>
	if((temp_Ampe > 5) && (temp_Ampe <= 51))
 80150fa:	2c33      	cmp	r4, #51	; 0x33
 80150fc:	d809      	bhi.n	8015112 <EGTN_MW_CP_cal_ampe_to_duty+0x26>
	{
		temp_Duty = temp_Ampe / 0.6F;
 80150fe:	2280      	movs	r2, #128	; 0x80
 8015100:	4b0b      	ldr	r3, [pc, #44]	; (8015130 <EGTN_MW_CP_cal_ampe_to_duty+0x44>)
 8015102:	05d2      	lsls	r2, r2, #23
 8015104:	f7fc fa9e 	bl	8011644 <__aeabi_ddiv>
 8015108:	f7fb f90e 	bl	8010328 <__aeabi_d2uiz>
 801510c:	b285      	uxth	r5, r0
	{
		temp_Duty = ( temp_Ampe / 2.5F + 64.0F );
	}

	return (uint16_t)temp_Duty;
}
 801510e:	0028      	movs	r0, r5
 8015110:	bd70      	pop	{r4, r5, r6, pc}
	else if((temp_Ampe > 51) && (temp_Ampe <= 80))
 8015112:	2c50      	cmp	r4, #80	; 0x50
 8015114:	d8fb      	bhi.n	801510e <EGTN_MW_CP_cal_ampe_to_duty+0x22>
		temp_Duty = ( temp_Ampe / 2.5F + 64.0F );
 8015116:	2200      	movs	r2, #0
 8015118:	4b06      	ldr	r3, [pc, #24]	; (8015134 <EGTN_MW_CP_cal_ampe_to_duty+0x48>)
 801511a:	f7fc fa93 	bl	8011644 <__aeabi_ddiv>
 801511e:	2200      	movs	r2, #0
 8015120:	4b05      	ldr	r3, [pc, #20]	; (8015138 <EGTN_MW_CP_cal_ampe_to_duty+0x4c>)
 8015122:	f7fb ff25 	bl	8010f70 <__aeabi_dadd>
 8015126:	f7fb f8ff 	bl	8010328 <__aeabi_d2uiz>
 801512a:	b285      	uxth	r5, r0
 801512c:	e7ef      	b.n	801510e <EGTN_MW_CP_cal_ampe_to_duty+0x22>
 801512e:	46c0      	nop			; (mov r8, r8)
 8015130:	3fe33333 	.word	0x3fe33333
 8015134:	40040000 	.word	0x40040000
 8015138:	40500000 	.word	0x40500000

0801513c <EGTN_MW_CP_print_cp_state>:


uint8_t EGTN_MW_CP_print_cp_state()
{
	if(CP.State != CP.State_bk)
 801513c:	2268      	movs	r2, #104	; 0x68
{
 801513e:	b510      	push	{r4, lr}
	if(CP.State != CP.State_bk)
 8015140:	4c25      	ldr	r4, [pc, #148]	; (80151d8 <EGTN_MW_CP_print_cp_state+0x9c>)
 8015142:	7c23      	ldrb	r3, [r4, #16]
 8015144:	5ca2      	ldrb	r2, [r4, r2]
 8015146:	429a      	cmp	r2, r3
 8015148:	d011      	beq.n	801516e <EGTN_MW_CP_print_cp_state+0x32>
	{
		switch(CP.State)
 801514a:	2b0a      	cmp	r3, #10
 801514c:	d80d      	bhi.n	801516a <EGTN_MW_CP_print_cp_state+0x2e>
 801514e:	4a23      	ldr	r2, [pc, #140]	; (80151dc <EGTN_MW_CP_print_cp_state+0xa0>)
 8015150:	009b      	lsls	r3, r3, #2
 8015152:	58d3      	ldr	r3, [r2, r3]
 8015154:	469f      	mov	pc, r3
			case Err_DC :
				printf("@@@@ CP_ADC_State : Err_H : %d / 100 @@@@ \r\n", ((int)EGTN_MW_CP_get_h_final_voltage() * 100));
			break;

			case Err_PWML :
				printf("@@@@ CP_ADC_State : Err_L : %d / 100 @@@@ \r\n", ((int)EGTN_MW_CP_get_l_final_voltage() * 100));
 8015156:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8015158:	6e61      	ldr	r1, [r4, #100]	; 0x64
 801515a:	f7fd fc95 	bl	8012a88 <__aeabi_d2iz>
 801515e:	2164      	movs	r1, #100	; 0x64
 8015160:	4341      	muls	r1, r0
 8015162:	481f      	ldr	r0, [pc, #124]	; (80151e0 <EGTN_MW_CP_print_cp_state+0xa4>)
 8015164:	f003 fc92 	bl	8018a8c <iprintf>
			break;
 8015168:	7c23      	ldrb	r3, [r4, #16]

		}

		CP.State_bk = CP.State;
 801516a:	2268      	movs	r2, #104	; 0x68
 801516c:	54a3      	strb	r3, [r4, r2]
	}

	return EGTN_TRUE;
}
 801516e:	2001      	movs	r0, #1
 8015170:	bd10      	pop	{r4, pc}
				printf("@@@@ CP_ADC_State : Err_H : %d / 100 @@@@ \r\n", ((int)EGTN_MW_CP_get_h_final_voltage() * 100));
 8015172:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8015174:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8015176:	f7fd fc87 	bl	8012a88 <__aeabi_d2iz>
 801517a:	2164      	movs	r1, #100	; 0x64
 801517c:	4341      	muls	r1, r0
 801517e:	4819      	ldr	r0, [pc, #100]	; (80151e4 <EGTN_MW_CP_print_cp_state+0xa8>)
 8015180:	f003 fc84 	bl	8018a8c <iprintf>
			break;
 8015184:	7c23      	ldrb	r3, [r4, #16]
 8015186:	e7f0      	b.n	801516a <EGTN_MW_CP_print_cp_state+0x2e>
				printf("@@@@ CP_ADC_State : default0 @@@@ \r\n");
 8015188:	4817      	ldr	r0, [pc, #92]	; (80151e8 <EGTN_MW_CP_print_cp_state+0xac>)
 801518a:	f003 fd0b 	bl	8018ba4 <puts>
			break;
 801518e:	7c23      	ldrb	r3, [r4, #16]
 8015190:	e7eb      	b.n	801516a <EGTN_MW_CP_print_cp_state+0x2e>
				printf("@@@@ CP_ADC_State : DC_12V @@@@ \r\n");
 8015192:	4816      	ldr	r0, [pc, #88]	; (80151ec <EGTN_MW_CP_print_cp_state+0xb0>)
 8015194:	f003 fd06 	bl	8018ba4 <puts>
			break;
 8015198:	7c23      	ldrb	r3, [r4, #16]
 801519a:	e7e6      	b.n	801516a <EGTN_MW_CP_print_cp_state+0x2e>
				printf("@@@@ CP_ADC_State : DC_9V @@@@ \r\n");
 801519c:	4814      	ldr	r0, [pc, #80]	; (80151f0 <EGTN_MW_CP_print_cp_state+0xb4>)
 801519e:	f003 fd01 	bl	8018ba4 <puts>
			break;
 80151a2:	7c23      	ldrb	r3, [r4, #16]
 80151a4:	e7e1      	b.n	801516a <EGTN_MW_CP_print_cp_state+0x2e>
				printf("@@@@ CP_ADC_State : DC_6V @@@@ \r\n");
 80151a6:	4813      	ldr	r0, [pc, #76]	; (80151f4 <EGTN_MW_CP_print_cp_state+0xb8>)
 80151a8:	f003 fcfc 	bl	8018ba4 <puts>
			break;
 80151ac:	7c23      	ldrb	r3, [r4, #16]
 80151ae:	e7dc      	b.n	801516a <EGTN_MW_CP_print_cp_state+0x2e>
				printf("@@@@ CP_ADC_State : PWM_12V @@@@ \r\n");
 80151b0:	4811      	ldr	r0, [pc, #68]	; (80151f8 <EGTN_MW_CP_print_cp_state+0xbc>)
 80151b2:	f003 fcf7 	bl	8018ba4 <puts>
			break;
 80151b6:	7c23      	ldrb	r3, [r4, #16]
 80151b8:	e7d7      	b.n	801516a <EGTN_MW_CP_print_cp_state+0x2e>
				printf("@@@@ CP_ADC_State : PWM_9V @@@@ \r\n");
 80151ba:	4810      	ldr	r0, [pc, #64]	; (80151fc <EGTN_MW_CP_print_cp_state+0xc0>)
 80151bc:	f003 fcf2 	bl	8018ba4 <puts>
			break;
 80151c0:	7c23      	ldrb	r3, [r4, #16]
 80151c2:	e7d2      	b.n	801516a <EGTN_MW_CP_print_cp_state+0x2e>
				printf("@@@@ CP_ADC_State : PWM_6V @@@@ \r\n");
 80151c4:	480e      	ldr	r0, [pc, #56]	; (8015200 <EGTN_MW_CP_print_cp_state+0xc4>)
 80151c6:	f003 fced 	bl	8018ba4 <puts>
			break;
 80151ca:	7c23      	ldrb	r3, [r4, #16]
 80151cc:	e7cd      	b.n	801516a <EGTN_MW_CP_print_cp_state+0x2e>
				printf("@@@@ CP_ADC_State : DC_N12V @@@@ \r\n");
 80151ce:	480d      	ldr	r0, [pc, #52]	; (8015204 <EGTN_MW_CP_print_cp_state+0xc8>)
 80151d0:	f003 fce8 	bl	8018ba4 <puts>
			break;
 80151d4:	7c23      	ldrb	r3, [r4, #16]
 80151d6:	e7c8      	b.n	801516a <EGTN_MW_CP_print_cp_state+0x2e>
 80151d8:	20000f58 	.word	0x20000f58
 80151dc:	0801a46c 	.word	0x0801a46c
 80151e0:	0801a43c 	.word	0x0801a43c
 80151e4:	0801a40c 	.word	0x0801a40c
 80151e8:	0801a2ec 	.word	0x0801a2ec
 80151ec:	0801a310 	.word	0x0801a310
 80151f0:	0801a334 	.word	0x0801a334
 80151f4:	0801a358 	.word	0x0801a358
 80151f8:	0801a37c 	.word	0x0801a37c
 80151fc:	0801a3a0 	.word	0x0801a3a0
 8015200:	0801a3c4 	.word	0x0801a3c4
 8015204:	0801a3e8 	.word	0x0801a3e8

08015208 <EGTN_MW_CP_average_adc>:

uint8_t EGTN_MW_CP_average_adc(uint8_t section, uint16_t adcvalue)
{
 8015208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801520a:	46ce      	mov	lr, r9
 801520c:	4647      	mov	r7, r8
 801520e:	0004      	movs	r4, r0
 8015210:	b580      	push	{r7, lr}
	switch(section)
 8015212:	2800      	cmp	r0, #0
 8015214:	d02d      	beq.n	8015272 <EGTN_MW_CP_average_adc+0x6a>
 8015216:	2801      	cmp	r0, #1
 8015218:	d126      	bne.n	8015268 <EGTN_MW_CP_average_adc+0x60>
			{
				return EGTN_FALSE;
			}
		break;
		case CP_SECTION_L:
			CP.L.val_ADC = adcvalue;
 801521a:	2340      	movs	r3, #64	; 0x40

			if(CP.L.complete_ADC == 0)
 801521c:	2748      	movs	r7, #72	; 0x48
			CP.L.val_ADC = adcvalue;
 801521e:	4d25      	ldr	r5, [pc, #148]	; (80152b4 <EGTN_MW_CP_average_adc+0xac>)
 8015220:	52e9      	strh	r1, [r5, r3]
			if(CP.L.complete_ADC == 0)
 8015222:	5dee      	ldrb	r6, [r5, r7]
 8015224:	2e00      	cmp	r6, #0
 8015226:	d11f      	bne.n	8015268 <EGTN_MW_CP_average_adc+0x60>
			{
				CP.L.sum_ADC += CP.L.val_ADC;
 8015228:	3302      	adds	r3, #2
 801522a:	5ae8      	ldrh	r0, [r5, r3]
 801522c:	4698      	mov	r8, r3
 801522e:	1808      	adds	r0, r1, r0
 8015230:	b280      	uxth	r0, r0
 8015232:	52e8      	strh	r0, [r5, r3]
				CP.L.ave_cnt++;
 8015234:	3304      	adds	r3, #4
 8015236:	4699      	mov	r9, r3
 8015238:	464a      	mov	r2, r9
 801523a:	5aeb      	ldrh	r3, [r5, r3]
 801523c:	3301      	adds	r3, #1
 801523e:	b29b      	uxth	r3, r3
 8015240:	52ab      	strh	r3, [r5, r2]
				if(CP.L.ave_cnt >= CP_ADC_AVE_BUF_LENGTH)
 8015242:	2b07      	cmp	r3, #7
 8015244:	d934      	bls.n	80152b0 <EGTN_MW_CP_average_adc+0xa8>
				{
					CP.L.ave_ADC = CP.L.sum_ADC * CP_ADC_AVE_BUF_LENGTH_REVERSE;
 8015246:	f7fb fe4d 	bl	8010ee4 <__aeabi_i2f>
 801524a:	21f8      	movs	r1, #248	; 0xf8
 801524c:	0589      	lsls	r1, r1, #22
 801524e:	f7fb fb47 	bl	80108e0 <__aeabi_fmul>
 8015252:	f7fb f851 	bl	80102f8 <__aeabi_f2uiz>
 8015256:	2344      	movs	r3, #68	; 0x44
 8015258:	52e8      	strh	r0, [r5, r3]

					CP.L.sum_ADC = 0;
 801525a:	4643      	mov	r3, r8
 801525c:	52ee      	strh	r6, [r5, r3]
					CP.L.ave_cnt = 0;
 801525e:	464b      	mov	r3, r9

					CP.L.complete_ADC = 1;
					return EGTN_TRUE;
 8015260:	2001      	movs	r0, #1
					CP.L.ave_cnt = 0;
 8015262:	52ee      	strh	r6, [r5, r3]
					CP.L.complete_ADC = 1;
 8015264:	55ec      	strb	r4, [r5, r7]
					return EGTN_TRUE;
 8015266:	e000      	b.n	801526a <EGTN_MW_CP_average_adc+0x62>
				return EGTN_FALSE;
 8015268:	2000      	movs	r0, #0
		break;
		default :
			return EGTN_FALSE;
		break;
	}
}
 801526a:	bcc0      	pop	{r6, r7}
 801526c:	46b9      	mov	r9, r7
 801526e:	46b0      	mov	r8, r6
 8015270:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if(CP.H.complete_ADC == 0)
 8015272:	2620      	movs	r6, #32
			CP.H.val_ADC = adcvalue;
 8015274:	4c0f      	ldr	r4, [pc, #60]	; (80152b4 <EGTN_MW_CP_average_adc+0xac>)
 8015276:	8321      	strh	r1, [r4, #24]
			if(CP.H.complete_ADC == 0)
 8015278:	5da5      	ldrb	r5, [r4, r6]
 801527a:	2d00      	cmp	r5, #0
 801527c:	d1f4      	bne.n	8015268 <EGTN_MW_CP_average_adc+0x60>
				CP.H.sum_ADC += CP.H.val_ADC;
 801527e:	8b60      	ldrh	r0, [r4, #26]
				CP.H.ave_cnt++;
 8015280:	8be3      	ldrh	r3, [r4, #30]
				CP.H.sum_ADC += CP.H.val_ADC;
 8015282:	1808      	adds	r0, r1, r0
				CP.H.ave_cnt++;
 8015284:	3301      	adds	r3, #1
				CP.H.sum_ADC += CP.H.val_ADC;
 8015286:	b280      	uxth	r0, r0
				CP.H.ave_cnt++;
 8015288:	b29b      	uxth	r3, r3
				CP.H.sum_ADC += CP.H.val_ADC;
 801528a:	8360      	strh	r0, [r4, #26]
				CP.H.ave_cnt++;
 801528c:	83e3      	strh	r3, [r4, #30]
				if(CP.H.ave_cnt >= CP_ADC_AVE_BUF_LENGTH)
 801528e:	2b07      	cmp	r3, #7
 8015290:	d90e      	bls.n	80152b0 <EGTN_MW_CP_average_adc+0xa8>
					CP.H.ave_ADC = CP.H.sum_ADC * CP_ADC_AVE_BUF_LENGTH_REVERSE;
 8015292:	f7fb fe27 	bl	8010ee4 <__aeabi_i2f>
 8015296:	21f8      	movs	r1, #248	; 0xf8
 8015298:	0589      	lsls	r1, r1, #22
 801529a:	f7fb fb21 	bl	80108e0 <__aeabi_fmul>
 801529e:	f7fb f82b 	bl	80102f8 <__aeabi_f2uiz>
					CP.H.complete_ADC = 1;
 80152a2:	2301      	movs	r3, #1
					CP.H.ave_ADC = CP.H.sum_ADC * CP_ADC_AVE_BUF_LENGTH_REVERSE;
 80152a4:	83a0      	strh	r0, [r4, #28]
					CP.H.sum_ADC = 0;
 80152a6:	8365      	strh	r5, [r4, #26]
					return EGTN_TRUE;
 80152a8:	2001      	movs	r0, #1
					CP.H.ave_cnt = 0;
 80152aa:	83e5      	strh	r5, [r4, #30]
					CP.H.complete_ADC = 1;
 80152ac:	55a3      	strb	r3, [r4, r6]
					return EGTN_TRUE;
 80152ae:	e7dc      	b.n	801526a <EGTN_MW_CP_average_adc+0x62>
					return EGTN_CONTINUE;
 80152b0:	2002      	movs	r0, #2
 80152b2:	e7da      	b.n	801526a <EGTN_MW_CP_average_adc+0x62>
 80152b4:	20000f58 	.word	0x20000f58

080152b8 <EGTN_MW_CP_calculate_adc>:
	}
	return EGTN_CONTINUE;
}
#else
uint8_t EGTN_MW_CP_calculate_adc()
{
 80152b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
			if(CP.H.complete_ADC == 1)
 80152ba:	2620      	movs	r6, #32
 80152bc:	4c2d      	ldr	r4, [pc, #180]	; (8015374 <EGTN_MW_CP_calculate_adc+0xbc>)
 80152be:	5da3      	ldrb	r3, [r4, r6]
 80152c0:	2b01      	cmp	r3, #1
 80152c2:	d006      	beq.n	80152d2 <EGTN_MW_CP_calculate_adc+0x1a>
	int32_t temp_CP_H_ave = 0;
	int32_t temp_CP_L_ave = 0;
	double CP_H_mcu_v = 0.0f;
	double CP_L_mcu_v = 0.0f;

	if(EGTN_TRUE == EGTN_MW_RELAY_get_cp_ctl())
 80152c4:	f000 fb40 	bl	8015948 <EGTN_MW_RELAY_get_cp_ctl>
		CP.H.sum_Volt = 0;
		CP.L.sum_Volt = 0;
		CP.H.ave_Volt = 0;
		CP.L.ave_Volt = 0;
	}
	return EGTN_CONTINUE;
 80152c8:	2502      	movs	r5, #2
	if(EGTN_TRUE == EGTN_MW_RELAY_get_cp_ctl())
 80152ca:	2801      	cmp	r0, #1
 80152cc:	d13b      	bne.n	8015346 <EGTN_MW_CP_calculate_adc+0x8e>
}
 80152ce:	0028      	movs	r0, r5
 80152d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if(CP.L.complete_ADC == 1)
 80152d2:	2748      	movs	r7, #72	; 0x48
 80152d4:	5de3      	ldrb	r3, [r4, r7]
 80152d6:	2b01      	cmp	r3, #1
 80152d8:	d1f4      	bne.n	80152c4 <EGTN_MW_CP_calculate_adc+0xc>
	if(EGTN_TRUE == EGTN_MW_RELAY_get_cp_ctl())
 80152da:	f000 fb35 	bl	8015948 <EGTN_MW_RELAY_get_cp_ctl>
 80152de:	0005      	movs	r5, r0
 80152e0:	2801      	cmp	r0, #1
 80152e2:	d130      	bne.n	8015346 <EGTN_MW_CP_calculate_adc+0x8e>
			temp_CP_H_ave = (int32_t)CP.H.ave_ADC;
 80152e4:	8ba0      	ldrh	r0, [r4, #28]
			CP_H_mcu_v = (double)ADC_TO_ALPHA * (double)temp_CP_H_ave;
 80152e6:	f7fd fc05 	bl	8012af4 <__aeabi_i2d>
 80152ea:	22a0      	movs	r2, #160	; 0xa0
 80152ec:	4b22      	ldr	r3, [pc, #136]	; (8015378 <EGTN_MW_CP_calculate_adc+0xc0>)
 80152ee:	0612      	lsls	r2, r2, #24
 80152f0:	f7fc fdae 	bl	8011e50 <__aeabi_dmul>
 80152f4:	0002      	movs	r2, r0
			CP.H.ave_Volt = ((CP_V_SHIFT - CP_H_mcu_v) * CP_V_ALPHA);
 80152f6:	20a0      	movs	r0, #160	; 0xa0
			CP_H_mcu_v = (double)ADC_TO_ALPHA * (double)temp_CP_H_ave;
 80152f8:	000b      	movs	r3, r1
			CP.H.ave_Volt = ((CP_V_SHIFT - CP_H_mcu_v) * CP_V_ALPHA);
 80152fa:	0600      	lsls	r0, r0, #24
 80152fc:	491f      	ldr	r1, [pc, #124]	; (801537c <EGTN_MW_CP_calculate_adc+0xc4>)
 80152fe:	f7fd f813 	bl	8012328 <__aeabi_dsub>
 8015302:	22e0      	movs	r2, #224	; 0xe0
 8015304:	4b1e      	ldr	r3, [pc, #120]	; (8015380 <EGTN_MW_CP_calculate_adc+0xc8>)
 8015306:	0612      	lsls	r2, r2, #24
 8015308:	f7fc fda2 	bl	8011e50 <__aeabi_dmul>
			temp_CP_L_ave = (int32_t)CP.L.ave_ADC;
 801530c:	2344      	movs	r3, #68	; 0x44
			CP.H.ave_Volt = ((CP_V_SHIFT - CP_H_mcu_v) * CP_V_ALPHA);
 801530e:	63a0      	str	r0, [r4, #56]	; 0x38
 8015310:	63e1      	str	r1, [r4, #60]	; 0x3c
			temp_CP_L_ave = (int32_t)CP.L.ave_ADC;
 8015312:	5ae0      	ldrh	r0, [r4, r3]
			CP_L_mcu_v = (double)ADC_TO_ALPHA * (double)temp_CP_L_ave;
 8015314:	f7fd fbee 	bl	8012af4 <__aeabi_i2d>
 8015318:	22a0      	movs	r2, #160	; 0xa0
 801531a:	4b17      	ldr	r3, [pc, #92]	; (8015378 <EGTN_MW_CP_calculate_adc+0xc0>)
 801531c:	0612      	lsls	r2, r2, #24
 801531e:	f7fc fd97 	bl	8011e50 <__aeabi_dmul>
 8015322:	0002      	movs	r2, r0
			CP.L.ave_Volt = ((CP_V_SHIFT - CP_L_mcu_v) * CP_V_ALPHA);
 8015324:	20a0      	movs	r0, #160	; 0xa0
			CP_L_mcu_v = (double)ADC_TO_ALPHA * (double)temp_CP_L_ave;
 8015326:	000b      	movs	r3, r1
			CP.L.ave_Volt = ((CP_V_SHIFT - CP_L_mcu_v) * CP_V_ALPHA);
 8015328:	0600      	lsls	r0, r0, #24
 801532a:	4914      	ldr	r1, [pc, #80]	; (801537c <EGTN_MW_CP_calculate_adc+0xc4>)
 801532c:	f7fc fffc 	bl	8012328 <__aeabi_dsub>
 8015330:	22e0      	movs	r2, #224	; 0xe0
 8015332:	4b13      	ldr	r3, [pc, #76]	; (8015380 <EGTN_MW_CP_calculate_adc+0xc8>)
 8015334:	0612      	lsls	r2, r2, #24
 8015336:	f7fc fd8b 	bl	8011e50 <__aeabi_dmul>
			CP.H.complete_ADC = 0;
 801533a:	2300      	movs	r3, #0
			CP.L.ave_Volt = ((CP_V_SHIFT - CP_L_mcu_v) * CP_V_ALPHA);
 801533c:	6620      	str	r0, [r4, #96]	; 0x60
 801533e:	6661      	str	r1, [r4, #100]	; 0x64
			CP.H.complete_ADC = 0;
 8015340:	55a3      	strb	r3, [r4, r6]
			CP.L.complete_ADC = 0;
 8015342:	55e3      	strb	r3, [r4, r7]
			return EGTN_TRUE;
 8015344:	e7c3      	b.n	80152ce <EGTN_MW_CP_calculate_adc+0x16>
		EGTN_LIB_DEBOUNCECHECK_init(CP.DebounceCheckBuf, CP_ADC_DEBOUNCECHECKBUF_LENGTH);
 8015346:	0020      	movs	r0, r4
 8015348:	2103      	movs	r1, #3
 801534a:	3011      	adds	r0, #17
 801534c:	f7fe ffc0 	bl	80142d0 <EGTN_LIB_DEBOUNCECHECK_init>
		CP.State = default0;
 8015350:	2300      	movs	r3, #0
		CP.H.val_Volt = 0;
 8015352:	2200      	movs	r2, #0
		CP.State = default0;
 8015354:	7423      	strb	r3, [r4, #16]
		CP.H.val_Volt = 0;
 8015356:	2300      	movs	r3, #0
	return EGTN_CONTINUE;
 8015358:	2502      	movs	r5, #2
		CP.H.val_Volt = 0;
 801535a:	62a2      	str	r2, [r4, #40]	; 0x28
 801535c:	62e3      	str	r3, [r4, #44]	; 0x2c
		CP.L.val_Volt = 0;
 801535e:	6522      	str	r2, [r4, #80]	; 0x50
 8015360:	6563      	str	r3, [r4, #84]	; 0x54
		CP.H.sum_Volt = 0;
 8015362:	6322      	str	r2, [r4, #48]	; 0x30
 8015364:	6363      	str	r3, [r4, #52]	; 0x34
		CP.L.sum_Volt = 0;
 8015366:	65a2      	str	r2, [r4, #88]	; 0x58
 8015368:	65e3      	str	r3, [r4, #92]	; 0x5c
		CP.H.ave_Volt = 0;
 801536a:	63a2      	str	r2, [r4, #56]	; 0x38
 801536c:	63e3      	str	r3, [r4, #60]	; 0x3c
		CP.L.ave_Volt = 0;
 801536e:	6622      	str	r2, [r4, #96]	; 0x60
 8015370:	6663      	str	r3, [r4, #100]	; 0x64
 8015372:	e7ac      	b.n	80152ce <EGTN_MW_CP_calculate_adc+0x16>
 8015374:	20000f58 	.word	0x20000f58
 8015378:	3f4a66b3 	.word	0x3f4a66b3
 801537c:	3ff18f90 	.word	0x3ff18f90
 8015380:	402c2e48 	.word	0x402c2e48

08015384 <EGTN_MW_CP_calculate_state>:
#endif

uint8_t EGTN_MW_CP_calculate_state()
{
 8015384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015386:	46ce      	mov	lr, r9
 8015388:	4647      	mov	r7, r8
	return CP.PWM_Duty;
 801538a:	4b43      	ldr	r3, [pc, #268]	; (8015498 <EGTN_MW_CP_calculate_state+0x114>)
{
 801538c:	b580      	push	{r7, lr}
	return CP.PWM_Duty;
 801538e:	681c      	ldr	r4, [r3, #0]
 8015390:	685d      	ldr	r5, [r3, #4]
	return CP.H.ave_Volt;
 8015392:	6b9e      	ldr	r6, [r3, #56]	; 0x38
 8015394:	6bdf      	ldr	r7, [r3, #60]	; 0x3c
	return CP.PWM_Duty;
 8015396:	4698      	mov	r8, r3
#if 0
	double temp_l_final_volt = EGTN_MW_CP_get_l_final_voltage();
#endif
#endif

	EGTN_LIB_DEBOUNCECHECK_shift(CP.DebounceCheckBuf, CP_ADC_DEBOUNCECHECKBUF_LENGTH);
 8015398:	2311      	movs	r3, #17
 801539a:	4443      	add	r3, r8
 801539c:	0018      	movs	r0, r3
 801539e:	2103      	movs	r1, #3
 80153a0:	4699      	mov	r9, r3
 80153a2:	f7fe ffa1 	bl	80142e8 <EGTN_LIB_DEBOUNCECHECK_shift>

	if(temp_pwm_duty > 0)
 80153a6:	2200      	movs	r2, #0
 80153a8:	2300      	movs	r3, #0
 80153aa:	0020      	movs	r0, r4
 80153ac:	0029      	movs	r1, r5
 80153ae:	f7fa ff71 	bl	8010294 <__aeabi_dcmpgt>
 80153b2:	2800      	cmp	r0, #0
 80153b4:	d013      	beq.n	80153de <EGTN_MW_CP_calculate_state+0x5a>
	{
		if(temp_h_final_volt >= CP_P12V_MINIMUM)
 80153b6:	2200      	movs	r2, #0
 80153b8:	0030      	movs	r0, r6
 80153ba:	0039      	movs	r1, r7
 80153bc:	4b37      	ldr	r3, [pc, #220]	; (801549c <EGTN_MW_CP_calculate_state+0x118>)
 80153be:	f7fa ff73 	bl	80102a8 <__aeabi_dcmpge>
		{
			if(temp_pwm_duty != 100)	EGTN_LIB_DEBOUNCECHECK_push(CP.DebounceCheckBuf, PWM_12V);
 80153c2:	2200      	movs	r2, #0
		if(temp_h_final_volt >= CP_P12V_MINIMUM)
 80153c4:	2800      	cmp	r0, #0
 80153c6:	d019      	beq.n	80153fc <EGTN_MW_CP_calculate_state+0x78>
			if(temp_pwm_duty != 100)	EGTN_LIB_DEBOUNCECHECK_push(CP.DebounceCheckBuf, PWM_12V);
 80153c8:	0020      	movs	r0, r4
 80153ca:	0029      	movs	r1, r5
 80153cc:	4b34      	ldr	r3, [pc, #208]	; (80154a0 <EGTN_MW_CP_calculate_state+0x11c>)
 80153ce:	f7fa ff47 	bl	8010260 <__aeabi_dcmpeq>
 80153d2:	2800      	cmp	r0, #0
 80153d4:	d126      	bne.n	8015424 <EGTN_MW_CP_calculate_state+0xa0>
 80153d6:	2104      	movs	r1, #4
 80153d8:	4648      	mov	r0, r9
 80153da:	f7fe ff83 	bl	80142e4 <EGTN_LIB_DEBOUNCECHECK_push>
#endif
#endif

	}

	if(EGTN_TRUE == EGTN_LIB_DEBOUNCECHECK_compare(CP.DebounceCheckBuf, CP_ADC_DEBOUNCECHECKBUF_LENGTH, 0))
 80153de:	4640      	mov	r0, r8
 80153e0:	2200      	movs	r2, #0
 80153e2:	2103      	movs	r1, #3
 80153e4:	3011      	adds	r0, #17
 80153e6:	f7fe ff8d 	bl	8014304 <EGTN_LIB_DEBOUNCECHECK_compare>
 80153ea:	0004      	movs	r4, r0
 80153ec:	2801      	cmp	r0, #1
 80153ee:	d032      	beq.n	8015456 <EGTN_MW_CP_calculate_state+0xd2>
		EGTN_MW_CP_print_cp_state();
#endif
		return EGTN_TRUE;
	}

	return EGTN_CONTINUE;
 80153f0:	2402      	movs	r4, #2
}
 80153f2:	0020      	movs	r0, r4
 80153f4:	bcc0      	pop	{r6, r7}
 80153f6:	46b9      	mov	r9, r7
 80153f8:	46b0      	mov	r8, r6
 80153fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		else if(temp_h_final_volt >= CP_P9V_MINIMUM)
 80153fc:	0030      	movs	r0, r6
 80153fe:	0039      	movs	r1, r7
 8015400:	4b28      	ldr	r3, [pc, #160]	; (80154a4 <EGTN_MW_CP_calculate_state+0x120>)
 8015402:	f7fa ff51 	bl	80102a8 <__aeabi_dcmpge>
			if(temp_pwm_duty != 100)	EGTN_LIB_DEBOUNCECHECK_push(CP.DebounceCheckBuf, PWM_9V);
 8015406:	2200      	movs	r2, #0
		else if(temp_h_final_volt >= CP_P9V_MINIMUM)
 8015408:	2800      	cmp	r0, #0
 801540a:	d010      	beq.n	801542e <EGTN_MW_CP_calculate_state+0xaa>
			if(temp_pwm_duty != 100)	EGTN_LIB_DEBOUNCECHECK_push(CP.DebounceCheckBuf, PWM_9V);
 801540c:	0020      	movs	r0, r4
 801540e:	0029      	movs	r1, r5
 8015410:	4b23      	ldr	r3, [pc, #140]	; (80154a0 <EGTN_MW_CP_calculate_state+0x11c>)
 8015412:	f7fa ff25 	bl	8010260 <__aeabi_dcmpeq>
 8015416:	2800      	cmp	r0, #0
 8015418:	d12f      	bne.n	801547a <EGTN_MW_CP_calculate_state+0xf6>
 801541a:	2105      	movs	r1, #5
 801541c:	4648      	mov	r0, r9
 801541e:	f7fe ff61 	bl	80142e4 <EGTN_LIB_DEBOUNCECHECK_push>
 8015422:	e7dc      	b.n	80153de <EGTN_MW_CP_calculate_state+0x5a>
			else						EGTN_LIB_DEBOUNCECHECK_push(CP.DebounceCheckBuf, DC_12V);
 8015424:	2101      	movs	r1, #1
 8015426:	4648      	mov	r0, r9
 8015428:	f7fe ff5c 	bl	80142e4 <EGTN_LIB_DEBOUNCECHECK_push>
 801542c:	e7d7      	b.n	80153de <EGTN_MW_CP_calculate_state+0x5a>
		else if(temp_h_final_volt >= CP_P6V_MINIMUM)
 801542e:	4b1e      	ldr	r3, [pc, #120]	; (80154a8 <EGTN_MW_CP_calculate_state+0x124>)
 8015430:	0030      	movs	r0, r6
 8015432:	0039      	movs	r1, r7
 8015434:	f7fa ff38 	bl	80102a8 <__aeabi_dcmpge>
			if(temp_pwm_duty != 100)	EGTN_LIB_DEBOUNCECHECK_push(CP.DebounceCheckBuf, PWM_6V);
 8015438:	2200      	movs	r2, #0
 801543a:	4b19      	ldr	r3, [pc, #100]	; (80154a0 <EGTN_MW_CP_calculate_state+0x11c>)
		else if(temp_h_final_volt >= CP_P6V_MINIMUM)
 801543c:	2800      	cmp	r0, #0
 801543e:	d011      	beq.n	8015464 <EGTN_MW_CP_calculate_state+0xe0>
			if(temp_pwm_duty != 100)	EGTN_LIB_DEBOUNCECHECK_push(CP.DebounceCheckBuf, PWM_6V);
 8015440:	0020      	movs	r0, r4
 8015442:	0029      	movs	r1, r5
 8015444:	f7fa ff0c 	bl	8010260 <__aeabi_dcmpeq>
 8015448:	2800      	cmp	r0, #0
 801544a:	d120      	bne.n	801548e <EGTN_MW_CP_calculate_state+0x10a>
 801544c:	2106      	movs	r1, #6
 801544e:	4648      	mov	r0, r9
 8015450:	f7fe ff48 	bl	80142e4 <EGTN_LIB_DEBOUNCECHECK_push>
 8015454:	e7c3      	b.n	80153de <EGTN_MW_CP_calculate_state+0x5a>
		CP.State = CP.DebounceCheckBuf[CP_ADC_VALUE_INDEX];
 8015456:	4643      	mov	r3, r8
 8015458:	4642      	mov	r2, r8
 801545a:	7cdb      	ldrb	r3, [r3, #19]
 801545c:	7413      	strb	r3, [r2, #16]
		EGTN_MW_CP_print_cp_state();
 801545e:	f7ff fe6d 	bl	801513c <EGTN_MW_CP_print_cp_state>
		return EGTN_TRUE;
 8015462:	e7c6      	b.n	80153f2 <EGTN_MW_CP_calculate_state+0x6e>
			if(temp_pwm_duty != 100)	EGTN_LIB_DEBOUNCECHECK_push(CP.DebounceCheckBuf, Err_PWMH);
 8015464:	0020      	movs	r0, r4
 8015466:	0029      	movs	r1, r5
 8015468:	f7fa fefa 	bl	8010260 <__aeabi_dcmpeq>
 801546c:	2800      	cmp	r0, #0
 801546e:	d109      	bne.n	8015484 <EGTN_MW_CP_calculate_state+0x100>
 8015470:	2108      	movs	r1, #8
 8015472:	4648      	mov	r0, r9
 8015474:	f7fe ff36 	bl	80142e4 <EGTN_LIB_DEBOUNCECHECK_push>
 8015478:	e7b1      	b.n	80153de <EGTN_MW_CP_calculate_state+0x5a>
			else						EGTN_LIB_DEBOUNCECHECK_push(CP.DebounceCheckBuf, DC_9V);
 801547a:	2102      	movs	r1, #2
 801547c:	4648      	mov	r0, r9
 801547e:	f7fe ff31 	bl	80142e4 <EGTN_LIB_DEBOUNCECHECK_push>
 8015482:	e7ac      	b.n	80153de <EGTN_MW_CP_calculate_state+0x5a>
			else						EGTN_LIB_DEBOUNCECHECK_push(CP.DebounceCheckBuf, Err_DC);
 8015484:	210a      	movs	r1, #10
 8015486:	4648      	mov	r0, r9
 8015488:	f7fe ff2c 	bl	80142e4 <EGTN_LIB_DEBOUNCECHECK_push>
 801548c:	e7a7      	b.n	80153de <EGTN_MW_CP_calculate_state+0x5a>
			else						EGTN_LIB_DEBOUNCECHECK_push(CP.DebounceCheckBuf, DC_6V);
 801548e:	2103      	movs	r1, #3
 8015490:	4648      	mov	r0, r9
 8015492:	f7fe ff27 	bl	80142e4 <EGTN_LIB_DEBOUNCECHECK_push>
 8015496:	e7a2      	b.n	80153de <EGTN_MW_CP_calculate_state+0x5a>
 8015498:	20000f58 	.word	0x20000f58
 801549c:	40250000 	.word	0x40250000
 80154a0:	40590000 	.word	0x40590000
 80154a4:	401e0000 	.word	0x401e0000
 80154a8:	3ff80000 	.word	0x3ff80000

080154ac <EGTN_MW_CP_main>:

void EGTN_MW_CP_main()
{
 80154ac:	b510      	push	{r4, lr}
	if(EGTN_TRUE == EGTN_MW_CP_calculate_adc())
 80154ae:	f7ff ff03 	bl	80152b8 <EGTN_MW_CP_calculate_adc>
 80154b2:	2801      	cmp	r0, #1
 80154b4:	d000      	beq.n	80154b8 <EGTN_MW_CP_main+0xc>
	{
		EGTN_MW_CP_calculate_state();
	}
}
 80154b6:	bd10      	pop	{r4, pc}
		EGTN_MW_CP_calculate_state();
 80154b8:	f7ff ff64 	bl	8015384 <EGTN_MW_CP_calculate_state>
}
 80154bc:	e7fb      	b.n	80154b6 <EGTN_MW_CP_main+0xa>
 80154be:	46c0      	nop			; (mov r8, r8)

080154c0 <EGTN_MW_GPIO_init>:
		{BLE_WAKEUP_OUT_GPIO_Port,BLE_WAKEUP_OUT_Pin},//BLE_WAKEUP_OUT,
		{I_EMG_GPIO_Port,I_EMG_Pin}//I_EMG,
};

void EGTN_MW_GPIO_init()
{
 80154c0:	b510      	push	{r4, lr}

	if(gpo_num >= E_GPO_MAX)
	{
		ret = 0;
	}
	if(1 == gpo_list[gpo_num].CtlLock)
 80154c2:	4c2d      	ldr	r4, [pc, #180]	; (8015578 <EGTN_MW_GPIO_init+0xb8>)
 80154c4:	79a3      	ldrb	r3, [r4, #6]
 80154c6:	2b01      	cmp	r3, #1
 80154c8:	d004      	beq.n	80154d4 <EGTN_MW_GPIO_init+0x14>
		ret = 0;
	}

	if(1 == ret)
	{
		HAL_GPIO_WritePin(gpo_list[gpo_num].GPOx, gpo_list[gpo_num].GPOpin, onoff);
 80154ca:	2200      	movs	r2, #0
 80154cc:	88a1      	ldrh	r1, [r4, #4]
 80154ce:	6820      	ldr	r0, [r4, #0]
 80154d0:	f001 f84e 	bl	8016570 <HAL_GPIO_WritePin>
	if(1 == gpo_list[gpo_num].CtlLock)
 80154d4:	7ba3      	ldrb	r3, [r4, #14]
 80154d6:	2b01      	cmp	r3, #1
 80154d8:	d004      	beq.n	80154e4 <EGTN_MW_GPIO_init+0x24>
		HAL_GPIO_WritePin(gpo_list[gpo_num].GPOx, gpo_list[gpo_num].GPOpin, onoff);
 80154da:	2200      	movs	r2, #0
 80154dc:	89a1      	ldrh	r1, [r4, #12]
 80154de:	68a0      	ldr	r0, [r4, #8]
 80154e0:	f001 f846 	bl	8016570 <HAL_GPIO_WritePin>
	if(1 == gpo_list[gpo_num].CtlLock)
 80154e4:	7da3      	ldrb	r3, [r4, #22]
 80154e6:	2b01      	cmp	r3, #1
 80154e8:	d004      	beq.n	80154f4 <EGTN_MW_GPIO_init+0x34>
		HAL_GPIO_WritePin(gpo_list[gpo_num].GPOx, gpo_list[gpo_num].GPOpin, onoff);
 80154ea:	2200      	movs	r2, #0
 80154ec:	8aa1      	ldrh	r1, [r4, #20]
 80154ee:	6920      	ldr	r0, [r4, #16]
 80154f0:	f001 f83e 	bl	8016570 <HAL_GPIO_WritePin>
	if(1 == gpo_list[gpo_num].CtlLock)
 80154f4:	7fa3      	ldrb	r3, [r4, #30]
 80154f6:	2b01      	cmp	r3, #1
 80154f8:	d004      	beq.n	8015504 <EGTN_MW_GPIO_init+0x44>
		HAL_GPIO_WritePin(gpo_list[gpo_num].GPOx, gpo_list[gpo_num].GPOpin, onoff);
 80154fa:	2200      	movs	r2, #0
 80154fc:	8ba1      	ldrh	r1, [r4, #28]
 80154fe:	69a0      	ldr	r0, [r4, #24]
 8015500:	f001 f836 	bl	8016570 <HAL_GPIO_WritePin>
	if(1 == gpo_list[gpo_num].CtlLock)
 8015504:	2326      	movs	r3, #38	; 0x26
 8015506:	5ce3      	ldrb	r3, [r4, r3]
 8015508:	2b01      	cmp	r3, #1
 801550a:	d004      	beq.n	8015516 <EGTN_MW_GPIO_init+0x56>
		HAL_GPIO_WritePin(gpo_list[gpo_num].GPOx, gpo_list[gpo_num].GPOpin, onoff);
 801550c:	2200      	movs	r2, #0
 801550e:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
 8015510:	6a20      	ldr	r0, [r4, #32]
 8015512:	f001 f82d 	bl	8016570 <HAL_GPIO_WritePin>
	if(1 == gpo_list[gpo_num].CtlLock)
 8015516:	232e      	movs	r3, #46	; 0x2e
 8015518:	5ce3      	ldrb	r3, [r4, r3]
 801551a:	2b01      	cmp	r3, #1
 801551c:	d004      	beq.n	8015528 <EGTN_MW_GPIO_init+0x68>
		HAL_GPIO_WritePin(gpo_list[gpo_num].GPOx, gpo_list[gpo_num].GPOpin, onoff);
 801551e:	2200      	movs	r2, #0
 8015520:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 8015522:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8015524:	f001 f824 	bl	8016570 <HAL_GPIO_WritePin>
	if(1 == gpo_list[gpo_num].CtlLock)
 8015528:	2336      	movs	r3, #54	; 0x36
 801552a:	5ce3      	ldrb	r3, [r4, r3]
 801552c:	2b01      	cmp	r3, #1
 801552e:	d004      	beq.n	801553a <EGTN_MW_GPIO_init+0x7a>
		HAL_GPIO_WritePin(gpo_list[gpo_num].GPOx, gpo_list[gpo_num].GPOpin, onoff);
 8015530:	2200      	movs	r2, #0
 8015532:	8ea1      	ldrh	r1, [r4, #52]	; 0x34
 8015534:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8015536:	f001 f81b 	bl	8016570 <HAL_GPIO_WritePin>
	if(1 == gpo_list[gpo_num].CtlLock)
 801553a:	233e      	movs	r3, #62	; 0x3e
 801553c:	5ce3      	ldrb	r3, [r4, r3]
 801553e:	2b01      	cmp	r3, #1
 8015540:	d004      	beq.n	801554c <EGTN_MW_GPIO_init+0x8c>
		HAL_GPIO_WritePin(gpo_list[gpo_num].GPOx, gpo_list[gpo_num].GPOpin, onoff);
 8015542:	2201      	movs	r2, #1
 8015544:	8fa1      	ldrh	r1, [r4, #60]	; 0x3c
 8015546:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8015548:	f001 f812 	bl	8016570 <HAL_GPIO_WritePin>
	if(1 == gpo_list[gpo_num].CtlLock)
 801554c:	2346      	movs	r3, #70	; 0x46
 801554e:	5ce3      	ldrb	r3, [r4, r3]
 8015550:	2b01      	cmp	r3, #1
 8015552:	d005      	beq.n	8015560 <EGTN_MW_GPIO_init+0xa0>
		HAL_GPIO_WritePin(gpo_list[gpo_num].GPOx, gpo_list[gpo_num].GPOpin, onoff);
 8015554:	2344      	movs	r3, #68	; 0x44
 8015556:	2200      	movs	r2, #0
 8015558:	5ae1      	ldrh	r1, [r4, r3]
 801555a:	6c20      	ldr	r0, [r4, #64]	; 0x40
 801555c:	f001 f808 	bl	8016570 <HAL_GPIO_WritePin>
	if(1 == gpo_list[gpo_num].CtlLock)
 8015560:	234e      	movs	r3, #78	; 0x4e
 8015562:	5ce3      	ldrb	r3, [r4, r3]
 8015564:	2b01      	cmp	r3, #1
 8015566:	d005      	beq.n	8015574 <EGTN_MW_GPIO_init+0xb4>
		HAL_GPIO_WritePin(gpo_list[gpo_num].GPOx, gpo_list[gpo_num].GPOpin, onoff);
 8015568:	234c      	movs	r3, #76	; 0x4c
 801556a:	2200      	movs	r2, #0
 801556c:	5ae1      	ldrh	r1, [r4, r3]
 801556e:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8015570:	f000 fffe 	bl	8016570 <HAL_GPIO_WritePin>
}
 8015574:	bd10      	pop	{r4, pc}
 8015576:	46c0      	nop			; (mov r8, r8)
 8015578:	20000858 	.word	0x20000858

0801557c <EGTN_MW_GPIO_set_gpo>:
{
 801557c:	0003      	movs	r3, r0
 801557e:	b570      	push	{r4, r5, r6, lr}
		ret = 0;
 8015580:	2000      	movs	r0, #0
	if(gpo_num >= E_GPO_MAX)
 8015582:	2b09      	cmp	r3, #9
 8015584:	d80c      	bhi.n	80155a0 <EGTN_MW_GPIO_set_gpo+0x24>
	if(1 == gpo_list[gpo_num].CtlLock)
 8015586:	4a07      	ldr	r2, [pc, #28]	; (80155a4 <EGTN_MW_GPIO_set_gpo+0x28>)
 8015588:	00db      	lsls	r3, r3, #3
 801558a:	18d4      	adds	r4, r2, r3
 801558c:	79a5      	ldrb	r5, [r4, #6]
 801558e:	2d01      	cmp	r5, #1
 8015590:	d006      	beq.n	80155a0 <EGTN_MW_GPIO_set_gpo+0x24>
		HAL_GPIO_WritePin(gpo_list[gpo_num].GPOx, gpo_list[gpo_num].GPOpin, onoff);
 8015592:	88a4      	ldrh	r4, [r4, #4]
 8015594:	5898      	ldr	r0, [r3, r2]
 8015596:	000a      	movs	r2, r1
 8015598:	0021      	movs	r1, r4
 801559a:	f000 ffe9 	bl	8016570 <HAL_GPIO_WritePin>
 801559e:	2001      	movs	r0, #1
	}

	return ret;
}
 80155a0:	bd70      	pop	{r4, r5, r6, pc}
 80155a2:	46c0      	nop			; (mov r8, r8)
 80155a4:	20000858 	.word	0x20000858

080155a8 <EGTN_MW_GPIO_get_gpo>:
#endif
uint8_t EGTN_MW_GPIO_get_gpo(e_GPO gpo_num)
{
	uint8_t ret;

	if(GPIO_PIN_SET == HAL_GPIO_ReadPin(gpo_list[gpo_num].GPOx, gpo_list[gpo_num].GPOpin))
 80155a8:	4b06      	ldr	r3, [pc, #24]	; (80155c4 <EGTN_MW_GPIO_get_gpo+0x1c>)
 80155aa:	00c0      	lsls	r0, r0, #3
 80155ac:	181a      	adds	r2, r3, r0
{
 80155ae:	b510      	push	{r4, lr}
	if(GPIO_PIN_SET == HAL_GPIO_ReadPin(gpo_list[gpo_num].GPOx, gpo_list[gpo_num].GPOpin))
 80155b0:	58c0      	ldr	r0, [r0, r3]
 80155b2:	8891      	ldrh	r1, [r2, #4]
 80155b4:	f000 ffd6 	bl	8016564 <HAL_GPIO_ReadPin>
 80155b8:	3801      	subs	r0, #1
 80155ba:	4243      	negs	r3, r0
 80155bc:	4158      	adcs	r0, r3
	else
	{
		ret = 0;
	}

	return ret;
 80155be:	b2c0      	uxtb	r0, r0
}
 80155c0:	bd10      	pop	{r4, pc}
 80155c2:	46c0      	nop			; (mov r8, r8)
 80155c4:	20000858 	.word	0x20000858

080155c8 <EGTN_MW_INDILED_sled_ctl>:
	//EGTN_MW_INDILED_bdled_ctl(BLACK);
	EGTN_MW_INDILED_sled_ctl(PURPLE);
}

uint8_t EGTN_MW_INDILED_sled_ctl(e_EGTN_INDI_LED_COLOR color)
{
 80155c8:	b510      	push	{r4, lr}
 80155ca:	2807      	cmp	r0, #7
 80155cc:	d838      	bhi.n	8015640 <EGTN_MW_INDILED_sled_ctl+0x78>
 80155ce:	4b1d      	ldr	r3, [pc, #116]	; (8015644 <EGTN_MW_INDILED_sled_ctl+0x7c>)
 80155d0:	0080      	lsls	r0, r0, #2
 80155d2:	581b      	ldr	r3, [r3, r0]
 80155d4:	469f      	mov	pc, r3
			EGTN_MW_GPIO_set_gpo(G_LEDBAR, GPIO_PIN_RESET);
			EGTN_MW_GPIO_set_gpo(B_LEDBAR, GPIO_PIN_SET);
		break;

		case WHITE :
			EGTN_MW_GPIO_set_gpo(R_LEDBAR, GPIO_PIN_SET);
 80155d6:	2101      	movs	r1, #1
 80155d8:	2000      	movs	r0, #0
 80155da:	f7ff ffcf 	bl	801557c <EGTN_MW_GPIO_set_gpo>
			EGTN_MW_GPIO_set_gpo(G_LEDBAR, GPIO_PIN_SET);
 80155de:	2101      	movs	r1, #1
 80155e0:	2001      	movs	r0, #1
 80155e2:	f7ff ffcb 	bl	801557c <EGTN_MW_GPIO_set_gpo>
			EGTN_MW_GPIO_set_gpo(B_LEDBAR, GPIO_PIN_SET);
 80155e6:	2101      	movs	r1, #1
 80155e8:	2002      	movs	r0, #2
 80155ea:	f7ff ffc7 	bl	801557c <EGTN_MW_GPIO_set_gpo>
			EGTN_MW_GPIO_set_gpo(B_LEDBAR, GPIO_PIN_RESET);
		break;
	}

	return EGTN_TRUE;
}
 80155ee:	2001      	movs	r0, #1
 80155f0:	bd10      	pop	{r4, pc}
			EGTN_MW_GPIO_set_gpo(R_LEDBAR, GPIO_PIN_SET);
 80155f2:	2101      	movs	r1, #1
			EGTN_MW_GPIO_set_gpo(R_LEDBAR, GPIO_PIN_RESET);
 80155f4:	2000      	movs	r0, #0
 80155f6:	f7ff ffc1 	bl	801557c <EGTN_MW_GPIO_set_gpo>
			EGTN_MW_GPIO_set_gpo(G_LEDBAR, GPIO_PIN_RESET);
 80155fa:	2100      	movs	r1, #0
 80155fc:	2001      	movs	r0, #1
 80155fe:	f7ff ffbd 	bl	801557c <EGTN_MW_GPIO_set_gpo>
			EGTN_MW_GPIO_set_gpo(B_LEDBAR, GPIO_PIN_RESET);
 8015602:	2100      	movs	r1, #0
 8015604:	2002      	movs	r0, #2
 8015606:	f7ff ffb9 	bl	801557c <EGTN_MW_GPIO_set_gpo>
		break;
 801560a:	e7f0      	b.n	80155ee <EGTN_MW_INDILED_sled_ctl+0x26>
			EGTN_MW_GPIO_set_gpo(R_LEDBAR, GPIO_PIN_RESET);
 801560c:	2100      	movs	r1, #0
 801560e:	2000      	movs	r0, #0
 8015610:	f7ff ffb4 	bl	801557c <EGTN_MW_GPIO_set_gpo>
			EGTN_MW_GPIO_set_gpo(G_LEDBAR, GPIO_PIN_SET);
 8015614:	2101      	movs	r1, #1
 8015616:	e7f1      	b.n	80155fc <EGTN_MW_INDILED_sled_ctl+0x34>
			EGTN_MW_GPIO_set_gpo(R_LEDBAR, GPIO_PIN_RESET);
 8015618:	2100      	movs	r1, #0
 801561a:	2000      	movs	r0, #0
 801561c:	f7ff ffae 	bl	801557c <EGTN_MW_GPIO_set_gpo>
			EGTN_MW_GPIO_set_gpo(G_LEDBAR, GPIO_PIN_RESET);
 8015620:	2100      	movs	r1, #0
 8015622:	e7dd      	b.n	80155e0 <EGTN_MW_INDILED_sled_ctl+0x18>
			EGTN_MW_GPIO_set_gpo(R_LEDBAR, GPIO_PIN_SET);
 8015624:	2101      	movs	r1, #1
 8015626:	2000      	movs	r0, #0
 8015628:	f7ff ffa8 	bl	801557c <EGTN_MW_GPIO_set_gpo>
			EGTN_MW_GPIO_set_gpo(G_LEDBAR, GPIO_PIN_SET);
 801562c:	2101      	movs	r1, #1
 801562e:	e7e5      	b.n	80155fc <EGTN_MW_INDILED_sled_ctl+0x34>
			EGTN_MW_GPIO_set_gpo(R_LEDBAR, GPIO_PIN_RESET);
 8015630:	2100      	movs	r1, #0
 8015632:	e7d1      	b.n	80155d8 <EGTN_MW_INDILED_sled_ctl+0x10>
			EGTN_MW_GPIO_set_gpo(R_LEDBAR, GPIO_PIN_SET);
 8015634:	2101      	movs	r1, #1
 8015636:	2000      	movs	r0, #0
 8015638:	f7ff ffa0 	bl	801557c <EGTN_MW_GPIO_set_gpo>
			EGTN_MW_GPIO_set_gpo(G_LEDBAR, GPIO_PIN_RESET);
 801563c:	2100      	movs	r1, #0
 801563e:	e7cf      	b.n	80155e0 <EGTN_MW_INDILED_sled_ctl+0x18>
			EGTN_MW_GPIO_set_gpo(R_LEDBAR, GPIO_PIN_RESET);
 8015640:	2100      	movs	r1, #0
 8015642:	e7d7      	b.n	80155f4 <EGTN_MW_INDILED_sled_ctl+0x2c>
 8015644:	0801a498 	.word	0x0801a498

08015648 <EGTN_MW_INDILED_init>:
{
 8015648:	b510      	push	{r4, lr}
	EGTN_MW_INDILED_sled_ctl(PURPLE);
 801564a:	2006      	movs	r0, #6
 801564c:	f7ff ffbc 	bl	80155c8 <EGTN_MW_INDILED_sled_ctl>
}
 8015650:	bd10      	pop	{r4, pc}
 8015652:	46c0      	nop			; (mov r8, r8)

08015654 <EGTN_MW_IT_init>:
 */

#include "egtn_mw_it.h"

void EGTN_MW_IT_init()
{
 8015654:	b510      	push	{r4, lr}
	HAL_TIM_Base_Start_IT(&htim6);
 8015656:	4805      	ldr	r0, [pc, #20]	; (801566c <EGTN_MW_IT_init+0x18>)
 8015658:	f001 fd08 	bl	801706c <HAL_TIM_Base_Start_IT>

	EGTN_MW_UART_init();
 801565c:	f000 fa04 	bl	8015a68 <EGTN_MW_UART_init>
	EGTN_MW_ADC_init();
 8015660:	f7ff fcb8 	bl	8014fd4 <EGTN_MW_ADC_init>
	EGTN_MW_PWM_init();
 8015664:	f000 f8aa 	bl	80157bc <EGTN_MW_PWM_init>
}
 8015668:	bd10      	pop	{r4, pc}
 801566a:	46c0      	nop			; (mov r8, r8)
 801566c:	200011a0 	.word	0x200011a0

08015670 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	if(htim == &htim6)
 8015670:	4b11      	ldr	r3, [pc, #68]	; (80156b8 <HAL_TIM_PeriodElapsedCallback+0x48>)
{
 8015672:	b510      	push	{r4, lr}
	if(htim == &htim6)
 8015674:	4283      	cmp	r3, r0
 8015676:	d000      	beq.n	801567a <HAL_TIM_PeriodElapsedCallback+0xa>
			gADCData_ZCT_buf[gADCData_ALL_buf_index] = gADCData[ADC_ZCT];
			gADCData_ALL_buf_index++;
		}
#endif
	}
}
 8015678:	bd10      	pop	{r4, pc}
		EGTN_LIB_USERDELAY_tickcount();
 801567a:	f7fe feb9 	bl	80143f0 <EGTN_LIB_USERDELAY_tickcount>
		if(gADCData_ALL_buf_index < AC_FREQ_HZ_100US)
 801567e:	4b0f      	ldr	r3, [pc, #60]	; (80156bc <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8015680:	881a      	ldrh	r2, [r3, #0]
 8015682:	2aa6      	cmp	r2, #166	; 0xa6
 8015684:	d8f8      	bhi.n	8015678 <HAL_TIM_PeriodElapsedCallback+0x8>
		{	gADCData_V_buf[gADCData_ALL_buf_index] = gADCData[ADC_V];
 8015686:	490e      	ldr	r1, [pc, #56]	; (80156c0 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8015688:	881a      	ldrh	r2, [r3, #0]
 801568a:	8888      	ldrh	r0, [r1, #4]
 801568c:	4c0d      	ldr	r4, [pc, #52]	; (80156c4 <HAL_TIM_PeriodElapsedCallback+0x54>)
 801568e:	b280      	uxth	r0, r0
 8015690:	0052      	lsls	r2, r2, #1
 8015692:	5310      	strh	r0, [r2, r4]
			gADCData_I_buf[gADCData_ALL_buf_index] = gADCData[ADC_I];
 8015694:	881a      	ldrh	r2, [r3, #0]
 8015696:	88c8      	ldrh	r0, [r1, #6]
 8015698:	4c0b      	ldr	r4, [pc, #44]	; (80156c8 <HAL_TIM_PeriodElapsedCallback+0x58>)
 801569a:	b280      	uxth	r0, r0
 801569c:	0052      	lsls	r2, r2, #1
 801569e:	5310      	strh	r0, [r2, r4]
			gADCData_ZCT_buf[gADCData_ALL_buf_index] = gADCData[ADC_ZCT];
 80156a0:	881a      	ldrh	r2, [r3, #0]
 80156a2:	8909      	ldrh	r1, [r1, #8]
 80156a4:	4809      	ldr	r0, [pc, #36]	; (80156cc <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80156a6:	0052      	lsls	r2, r2, #1
 80156a8:	b289      	uxth	r1, r1
 80156aa:	5211      	strh	r1, [r2, r0]
			gADCData_ALL_buf_index++;
 80156ac:	881a      	ldrh	r2, [r3, #0]
 80156ae:	3201      	adds	r2, #1
 80156b0:	b292      	uxth	r2, r2
 80156b2:	801a      	strh	r2, [r3, #0]
}
 80156b4:	e7e0      	b.n	8015678 <HAL_TIM_PeriodElapsedCallback+0x8>
 80156b6:	46c0      	nop			; (mov r8, r8)
 80156b8:	200011a0 	.word	0x200011a0
 80156bc:	20000b64 	.word	0x20000b64
 80156c0:	20000b54 	.word	0x20000b54
 80156c4:	20000cb8 	.word	0x20000cb8
 80156c8:	20000b68 	.word	0x20000b68
 80156cc:	20000e08 	.word	0x20000e08

080156d0 <EGTN_MW_NTC_get_temp>:
	return ret_value;
}

int16_t EGTN_MW_NTC_get_temp()
{
	NTC_is_ready = 0;
 80156d0:	2200      	movs	r2, #0
 80156d2:	4b03      	ldr	r3, [pc, #12]	; (80156e0 <EGTN_MW_NTC_get_temp+0x10>)
 80156d4:	701a      	strb	r2, [r3, #0]

	return NTC_Temp;
 80156d6:	4b03      	ldr	r3, [pc, #12]	; (80156e4 <EGTN_MW_NTC_get_temp+0x14>)
 80156d8:	2000      	movs	r0, #0
 80156da:	5e18      	ldrsh	r0, [r3, r0]
}
 80156dc:	4770      	bx	lr
 80156de:	46c0      	nop			; (mov r8, r8)
 80156e0:	20000fe4 	.word	0x20000fe4
 80156e4:	20000fcc 	.word	0x20000fcc

080156e8 <EGTN_MW_NTC_cal_temp>:
uint8_t EGTN_MW_NTC_cal_temp()
{
 80156e8:	b570      	push	{r4, r5, r6, lr}
 80156ea:	4d1c      	ldr	r5, [pc, #112]	; (801575c <EGTN_MW_NTC_cal_temp+0x74>)
 80156ec:	2400      	movs	r4, #0
 80156ee:	002e      	movs	r6, r5
 80156f0:	3614      	adds	r6, #20

	ADCvalue = 0;

	for (int i = 0; i < NTC_TEMP_ADC_LENGTH; i++)
	{
		ADCvalue += NTC_Temp_ADC[i];
 80156f2:	8828      	ldrh	r0, [r5, #0]
 80156f4:	f7fb fbf6 	bl	8010ee4 <__aeabi_i2f>
 80156f8:	1c01      	adds	r1, r0, #0
 80156fa:	1c20      	adds	r0, r4, #0
 80156fc:	f7fa fe48 	bl	8010390 <__aeabi_fadd>
 8015700:	3502      	adds	r5, #2
 8015702:	1c04      	adds	r4, r0, #0
	for (int i = 0; i < NTC_TEMP_ADC_LENGTH; i++)
 8015704:	42b5      	cmp	r5, r6
 8015706:	d1f4      	bne.n	80156f2 <EGTN_MW_NTC_cal_temp+0xa>
	}

	ADCvalue = ADCvalue / NTC_TEMP_ADC_LENGTH;
 8015708:	4915      	ldr	r1, [pc, #84]	; (8015760 <EGTN_MW_NTC_cal_temp+0x78>)
 801570a:	f7fa ffdd 	bl	80106c8 <__aeabi_fdiv>


	ADC_mV = (ADCvalue / 4096.0F) * 3.35F * 1000.0F;
 801570e:	21e6      	movs	r1, #230	; 0xe6
	ADCvalue = ADCvalue / NTC_TEMP_ADC_LENGTH;
 8015710:	4b14      	ldr	r3, [pc, #80]	; (8015764 <EGTN_MW_NTC_cal_temp+0x7c>)
	ADC_mV = (ADCvalue / 4096.0F) * 3.35F * 1000.0F;
 8015712:	0589      	lsls	r1, r1, #22
	ADCvalue = ADCvalue / NTC_TEMP_ADC_LENGTH;
 8015714:	6018      	str	r0, [r3, #0]
	ADC_mV = (ADCvalue / 4096.0F) * 3.35F * 1000.0F;
 8015716:	f7fb f8e3 	bl	80108e0 <__aeabi_fmul>
 801571a:	4913      	ldr	r1, [pc, #76]	; (8015768 <EGTN_MW_NTC_cal_temp+0x80>)
 801571c:	f7fb f8e0 	bl	80108e0 <__aeabi_fmul>
 8015720:	4912      	ldr	r1, [pc, #72]	; (801576c <EGTN_MW_NTC_cal_temp+0x84>)
 8015722:	f7fb f8dd 	bl	80108e0 <__aeabi_fmul>

#if ((__NTC_DEBUG__)==1)
		EGTN_LIB_LOGGING_printf("ADC : %d \r\n",(int)ADC_mV);
#endif

	NTC_Temp = EGTN_MW_NTC_cal_ntc(ADC_mV);
 8015726:	f7fa fde7 	bl	80102f8 <__aeabi_f2uiz>
	for (j = 0; j < 17; j++)
 801572a:	240a      	movs	r4, #10
 801572c:	4d10      	ldr	r5, [pc, #64]	; (8015770 <EGTN_MW_NTC_cal_temp+0x88>)
 801572e:	4b11      	ldr	r3, [pc, #68]	; (8015774 <EGTN_MW_NTC_cal_temp+0x8c>)
	NTC_Temp = EGTN_MW_NTC_cal_ntc(ADC_mV);
 8015730:	b280      	uxth	r0, r0
		if (i_temp > Temp_array[(j + 1) * 10 - 1])
 8015732:	4298      	cmp	r0, r3
 8015734:	d909      	bls.n	801574a <EGTN_MW_NTC_cal_temp+0x62>
 8015736:	0023      	movs	r3, r4
 8015738:	002a      	movs	r2, r5
 801573a:	3b0a      	subs	r3, #10
				if (i_temp > Temp_array[j * 10 + k])
 801573c:	8811      	ldrh	r1, [r2, #0]
 801573e:	4281      	cmp	r1, r0
 8015740:	d307      	bcc.n	8015752 <EGTN_MW_NTC_cal_temp+0x6a>
			for (k = 0; k < 10; k++)
 8015742:	3301      	adds	r3, #1
 8015744:	3202      	adds	r2, #2
 8015746:	429c      	cmp	r4, r3
 8015748:	d1f8      	bne.n	801573c <EGTN_MW_NTC_cal_temp+0x54>
 801574a:	8ceb      	ldrh	r3, [r5, #38]	; 0x26
 801574c:	340a      	adds	r4, #10
 801574e:	3514      	adds	r5, #20
 8015750:	e7ef      	b.n	8015732 <EGTN_MW_NTC_cal_temp+0x4a>
	NTC_Temp = EGTN_MW_NTC_cal_ntc(ADC_mV);
 8015752:	4a09      	ldr	r2, [pc, #36]	; (8015778 <EGTN_MW_NTC_cal_temp+0x90>)
					m_result = (j * 10 + k) - 40;
 8015754:	3b28      	subs	r3, #40	; 0x28

	return EGTN_TRUE;
}
 8015756:	2001      	movs	r0, #1
	NTC_Temp = EGTN_MW_NTC_cal_ntc(ADC_mV);
 8015758:	8013      	strh	r3, [r2, #0]
}
 801575a:	bd70      	pop	{r4, r5, r6, pc}
 801575c:	20000fd0 	.word	0x20000fd0
 8015760:	41200000 	.word	0x41200000
 8015764:	20000fc8 	.word	0x20000fc8
 8015768:	40566666 	.word	0x40566666
 801576c:	447a0000 	.word	0x447a0000
 8015770:	0801a4b8 	.word	0x0801a4b8
 8015774:	00000c1c 	.word	0x00000c1c
 8015778:	20000fcc 	.word	0x20000fcc

0801577c <EGTN_MW_NTC_loop>:

uint8_t EGTN_MW_NTC_loop()
{
 801577c:	b510      	push	{r4, lr}
	uint8_t ret_value = EGTN_FALSE;

	if(EGTN_TRUE == EGTN_MW_NTC_store_value(gADCData[ADC_TEMP]))
 801577e:	4b0b      	ldr	r3, [pc, #44]	; (80157ac <EGTN_MW_NTC_loop+0x30>)
	NTC_Temp_ADC[index] = ADC_value;
 8015780:	4a0b      	ldr	r2, [pc, #44]	; (80157b0 <EGTN_MW_NTC_loop+0x34>)
	if(EGTN_TRUE == EGTN_MW_NTC_store_value(gADCData[ADC_TEMP]))
 8015782:	885c      	ldrh	r4, [r3, #2]
	NTC_Temp_ADC[index] = ADC_value;
 8015784:	6813      	ldr	r3, [r2, #0]
 8015786:	480b      	ldr	r0, [pc, #44]	; (80157b4 <EGTN_MW_NTC_loop+0x38>)
 8015788:	0059      	lsls	r1, r3, #1
	index++;
 801578a:	3301      	adds	r3, #1
	NTC_Temp_ADC[index] = ADC_value;
 801578c:	5244      	strh	r4, [r0, r1]
	if(index >= NTC_TEMP_ADC_LENGTH)
 801578e:	2b09      	cmp	r3, #9
 8015790:	dc02      	bgt.n	8015798 <EGTN_MW_NTC_loop+0x1c>
	index++;
 8015792:	6013      	str	r3, [r2, #0]
	uint8_t ret_value = EGTN_FALSE;
 8015794:	2000      	movs	r0, #0
			NTC_is_ready = 1;
		}
	}

	return ret_value;
}
 8015796:	bd10      	pop	{r4, pc}
		index = 0;
 8015798:	2300      	movs	r3, #0
 801579a:	6013      	str	r3, [r2, #0]
		if(EGTN_TRUE == EGTN_MW_NTC_cal_temp())
 801579c:	f7ff ffa4 	bl	80156e8 <EGTN_MW_NTC_cal_temp>
 80157a0:	2801      	cmp	r0, #1
 80157a2:	d1f7      	bne.n	8015794 <EGTN_MW_NTC_loop+0x18>
			NTC_is_ready = 1;
 80157a4:	4b04      	ldr	r3, [pc, #16]	; (80157b8 <EGTN_MW_NTC_loop+0x3c>)
 80157a6:	7018      	strb	r0, [r3, #0]
 80157a8:	e7f5      	b.n	8015796 <EGTN_MW_NTC_loop+0x1a>
 80157aa:	46c0      	nop			; (mov r8, r8)
 80157ac:	20000b54 	.word	0x20000b54
 80157b0:	20000fe8 	.word	0x20000fe8
 80157b4:	20000fd0 	.word	0x20000fd0
 80157b8:	20000fe4 	.word	0x20000fe4

080157bc <EGTN_MW_PWM_init>:
uint32_t ste_led_pin[2] = {(uint32_t)STE_LED1_Pin , 0x80000000};
GPIO_TypeDef* ste_led_gpio = STE_LED1_GPIO_Port;
#endif

void EGTN_MW_PWM_init()
{
 80157bc:	b510      	push	{r4, lr}
	HAL_TIM_OC_Start_IT(&PWM_TIM, TIM_CHANNEL_1);
 80157be:	4c0d      	ldr	r4, [pc, #52]	; (80157f4 <EGTN_MW_PWM_init+0x38>)
 80157c0:	2100      	movs	r1, #0
 80157c2:	0020      	movs	r0, r4
 80157c4:	f001 fd30 	bl	8017228 <HAL_TIM_OC_Start_IT>
	HAL_TIM_OC_Start_IT(&PWM_TIM, TIM_CHANNEL_2);
 80157c8:	2104      	movs	r1, #4
 80157ca:	0020      	movs	r0, r4
 80157cc:	f001 fd2c 	bl	8017228 <HAL_TIM_OC_Start_IT>
	HAL_TIM_OC_Start_IT(&PWM_TIM, TIM_CHANNEL_4);
 80157d0:	210c      	movs	r1, #12
 80157d2:	0020      	movs	r0, r4
 80157d4:	f001 fd28 	bl	8017228 <HAL_TIM_OC_Start_IT>

	HAL_TIM_PWM_Start_IT(&PWM_TIM,PWM_CH);
 80157d8:	2108      	movs	r1, #8
 80157da:	0020      	movs	r0, r4
 80157dc:	f001 fd9e 	bl	801731c <HAL_TIM_PWM_Start_IT>
	HAL_Delay(50);
 80157e0:	2032      	movs	r0, #50	; 0x32
 80157e2:	f000 f9ed 	bl	8015bc0 <HAL_Delay>

}

void EGTN_MW_PWM_set_duty(double duty)
{
	pwm_duty = duty;
 80157e6:	2000      	movs	r0, #0
 80157e8:	4b03      	ldr	r3, [pc, #12]	; (80157f8 <EGTN_MW_PWM_init+0x3c>)
 80157ea:	4904      	ldr	r1, [pc, #16]	; (80157fc <EGTN_MW_PWM_init+0x40>)
 80157ec:	6018      	str	r0, [r3, #0]
 80157ee:	6059      	str	r1, [r3, #4]
}
 80157f0:	bd10      	pop	{r4, pc}
 80157f2:	46c0      	nop			; (mov r8, r8)
 80157f4:	20001158 	.word	0x20001158
 80157f8:	20000ff0 	.word	0x20000ff0
 80157fc:	40590000 	.word	0x40590000

08015800 <EGTN_MW_PWM_set_duty>:
	pwm_duty = duty;
 8015800:	4b01      	ldr	r3, [pc, #4]	; (8015808 <EGTN_MW_PWM_set_duty+0x8>)
 8015802:	6018      	str	r0, [r3, #0]
 8015804:	6059      	str	r1, [r3, #4]
}
 8015806:	4770      	bx	lr
 8015808:	20000ff0 	.word	0x20000ff0

0801580c <EGTN_MW_PWM_reg_duty>:
  * @brief  Set the PWM Duty
  * @param
  * @retval
  */
uint8_t EGTN_MW_PWM_reg_duty(uint8_t persent)
{
 801580c:	b530      	push	{r4, r5, lr}
 801580e:	b089      	sub	sp, #36	; 0x24
 8015810:	0004      	movs	r4, r0
	TIM_OC_InitTypeDef sConfigOC = {0};
 8015812:	221c      	movs	r2, #28
 8015814:	2100      	movs	r1, #0
 8015816:	a801      	add	r0, sp, #4
 8015818:	f002 fda4 	bl	8018364 <memset>
	//uint16_t maxvalue = 20999;
	//double unitvalue = 209.99;

	if((persent < 0) || (persent > 100))
	{
		return 0;
 801581c:	2500      	movs	r5, #0
	if((persent < 0) || (persent > 100))
 801581e:	2c64      	cmp	r4, #100	; 0x64
 8015820:	d902      	bls.n	8015828 <EGTN_MW_PWM_reg_duty+0x1c>
    {
  	    Error_Handler();
    }

    return 1;
}
 8015822:	0028      	movs	r0, r5
 8015824:	b009      	add	sp, #36	; 0x24
 8015826:	bd30      	pop	{r4, r5, pc}
	HAL_TIM_PWM_Stop(&PWM_TIM, PWM_CH);
 8015828:	4d13      	ldr	r5, [pc, #76]	; (8015878 <EGTN_MW_PWM_reg_duty+0x6c>)
 801582a:	2108      	movs	r1, #8
 801582c:	0028      	movs	r0, r5
 801582e:	f001 fd71 	bl	8017314 <HAL_TIM_PWM_Stop>
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8015832:	2360      	movs	r3, #96	; 0x60
	value = (uint16_t)(maxvalue - (uint16_t)(unitvalue * persent));
 8015834:	0020      	movs	r0, r4
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8015836:	9301      	str	r3, [sp, #4]
	value = (uint16_t)(maxvalue - (uint16_t)(unitvalue * persent));
 8015838:	f7fd f95c 	bl	8012af4 <__aeabi_i2d>
 801583c:	4a0f      	ldr	r2, [pc, #60]	; (801587c <EGTN_MW_PWM_reg_duty+0x70>)
 801583e:	4b10      	ldr	r3, [pc, #64]	; (8015880 <EGTN_MW_PWM_reg_duty+0x74>)
 8015840:	f7fc fb06 	bl	8011e50 <__aeabi_dmul>
 8015844:	f7fa fd70 	bl	8010328 <__aeabi_d2uiz>
 8015848:	4b0e      	ldr	r3, [pc, #56]	; (8015884 <EGTN_MW_PWM_reg_duty+0x78>)
    if (HAL_TIM_PWM_ConfigChannel(&PWM_TIM, &sConfigOC, PWM_CH) != HAL_OK)
 801584a:	2208      	movs	r2, #8
	value = (uint16_t)(maxvalue - (uint16_t)(unitvalue * persent));
 801584c:	1a1b      	subs	r3, r3, r0
    sConfigOC.Pulse = value;
 801584e:	b29b      	uxth	r3, r3
    if (HAL_TIM_PWM_ConfigChannel(&PWM_TIM, &sConfigOC, PWM_CH) != HAL_OK)
 8015850:	0028      	movs	r0, r5
 8015852:	a901      	add	r1, sp, #4
    sConfigOC.Pulse = value;
 8015854:	9302      	str	r3, [sp, #8]
    if (HAL_TIM_PWM_ConfigChannel(&PWM_TIM, &sConfigOC, PWM_CH) != HAL_OK)
 8015856:	f001 ff4d 	bl	80176f4 <HAL_TIM_PWM_ConfigChannel>
 801585a:	2800      	cmp	r0, #0
 801585c:	d109      	bne.n	8015872 <EGTN_MW_PWM_reg_duty+0x66>
    if(HAL_TIM_PWM_Start(&PWM_TIM, PWM_CH) != HAL_OK)
 801585e:	0028      	movs	r0, r5
 8015860:	2108      	movs	r1, #8
 8015862:	f001 fd53 	bl	801730c <HAL_TIM_PWM_Start>
 8015866:	2501      	movs	r5, #1
 8015868:	2800      	cmp	r0, #0
 801586a:	d0da      	beq.n	8015822 <EGTN_MW_PWM_reg_duty+0x16>
  	    Error_Handler();
 801586c:	f7fd fca0 	bl	80131b0 <Error_Handler>
 8015870:	e7d7      	b.n	8015822 <EGTN_MW_PWM_reg_duty+0x16>
	    Error_Handler();
 8015872:	f7fd fc9d 	bl	80131b0 <Error_Handler>
 8015876:	e7f2      	b.n	801585e <EGTN_MW_PWM_reg_duty+0x52>
 8015878:	20001158 	.word	0x20001158
 801587c:	147ae148 	.word	0x147ae148
 8015880:	406dffae 	.word	0x406dffae
 8015884:	00005dbf 	.word	0x00005dbf

08015888 <EGTN_MW_PWM_change_duty>:

uint8_t EGTN_MW_PWM_change_duty()
{
 8015888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if(pwm_duty != pwm_dutybk)
 801588a:	4f12      	ldr	r7, [pc, #72]	; (80158d4 <EGTN_MW_PWM_change_duty+0x4c>)
 801588c:	4e12      	ldr	r6, [pc, #72]	; (80158d8 <EGTN_MW_PWM_change_duty+0x50>)
 801588e:	683c      	ldr	r4, [r7, #0]
 8015890:	687d      	ldr	r5, [r7, #4]
 8015892:	6832      	ldr	r2, [r6, #0]
 8015894:	6873      	ldr	r3, [r6, #4]
 8015896:	0020      	movs	r0, r4
 8015898:	0029      	movs	r1, r5
 801589a:	f7fa fce1 	bl	8010260 <__aeabi_dcmpeq>
 801589e:	2800      	cmp	r0, #0
 80158a0:	d002      	beq.n	80158a8 <EGTN_MW_PWM_change_duty+0x20>
			pwm_dutybk = pwm_duty;
			return EGTN_TRUE;
		}
	}

	return EGTN_FALSE;
 80158a2:	2400      	movs	r4, #0
}
 80158a4:	0020      	movs	r0, r4
 80158a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if(0 == EGTN_MW_PWM_reg_duty(pwm_duty))
 80158a8:	0020      	movs	r0, r4
 80158aa:	0029      	movs	r1, r5
 80158ac:	f7fa fd3c 	bl	8010328 <__aeabi_d2uiz>
 80158b0:	b2c0      	uxtb	r0, r0
 80158b2:	f7ff ffab 	bl	801580c <EGTN_MW_PWM_reg_duty>
 80158b6:	1e04      	subs	r4, r0, #0
 80158b8:	d005      	beq.n	80158c6 <EGTN_MW_PWM_change_duty+0x3e>
			pwm_dutybk = pwm_duty;
 80158ba:	683b      	ldr	r3, [r7, #0]
 80158bc:	687c      	ldr	r4, [r7, #4]
 80158be:	6033      	str	r3, [r6, #0]
 80158c0:	6074      	str	r4, [r6, #4]
			return EGTN_TRUE;
 80158c2:	2401      	movs	r4, #1
 80158c4:	e7ee      	b.n	80158a4 <EGTN_MW_PWM_change_duty+0x1c>
			EGTN_LIB_LOGGING_print_file_line("EGTN_MW_PWM_ERROR");
 80158c6:	235a      	movs	r3, #90	; 0x5a
 80158c8:	4a04      	ldr	r2, [pc, #16]	; (80158dc <EGTN_MW_PWM_change_duty+0x54>)
 80158ca:	4905      	ldr	r1, [pc, #20]	; (80158e0 <EGTN_MW_PWM_change_duty+0x58>)
 80158cc:	4805      	ldr	r0, [pc, #20]	; (80158e4 <EGTN_MW_PWM_change_duty+0x5c>)
 80158ce:	f003 f8dd 	bl	8018a8c <iprintf>
 80158d2:	e7e7      	b.n	80158a4 <EGTN_MW_PWM_change_duty+0x1c>
 80158d4:	20000ff0 	.word	0x20000ff0
 80158d8:	20000ff8 	.word	0x20000ff8
 80158dc:	0801a604 	.word	0x0801a604
 80158e0:	0801a624 	.word	0x0801a624
 80158e4:	0801a638 	.word	0x0801a638

080158e8 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
	if(htim == &PWM_TIM)
 80158e8:	4b05      	ldr	r3, [pc, #20]	; (8015900 <HAL_TIM_PWM_PulseFinishedCallback+0x18>)
{
 80158ea:	b510      	push	{r4, lr}
	if(htim == &PWM_TIM)
 80158ec:	4298      	cmp	r0, r3
 80158ee:	d000      	beq.n	80158f2 <HAL_TIM_PWM_PulseFinishedCallback+0xa>
		if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
		{
			EGTN_MW_PWM_change_duty();
		}
	}
}
 80158f0:	bd10      	pop	{r4, pc}
		if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
 80158f2:	7f03      	ldrb	r3, [r0, #28]
 80158f4:	2b04      	cmp	r3, #4
 80158f6:	d1fb      	bne.n	80158f0 <HAL_TIM_PWM_PulseFinishedCallback+0x8>
			EGTN_MW_PWM_change_duty();
 80158f8:	f7ff ffc6 	bl	8015888 <EGTN_MW_PWM_change_duty>
}
 80158fc:	e7f8      	b.n	80158f0 <HAL_TIM_PWM_PulseFinishedCallback+0x8>
 80158fe:	46c0      	nop			; (mov r8, r8)
 8015900:	20001158 	.word	0x20001158

08015904 <EGTN_MW_RELAY_set_cp_ctl>:

static uint32_t mc_pin[2] = {0,};
GPIO_TypeDef* mc_gpio = MC1_GPIO_Port;

uint8_t EGTN_MW_RELAY_set_cp_ctl(uint8_t value)
{
 8015904:	b510      	push	{r4, lr}
	uint8_t ret = 0;

	if(value == EGTN_OFF)
 8015906:	2800      	cmp	r0, #0
 8015908:	d106      	bne.n	8015918 <EGTN_MW_RELAY_set_cp_ctl+0x14>
	{
		if(EGTN_MW_GPIO_get_gpo(CP_RY) == EGTN_ON)
 801590a:	3005      	adds	r0, #5
 801590c:	f7ff fe4c 	bl	80155a8 <EGTN_MW_GPIO_get_gpo>
 8015910:	2801      	cmp	r0, #1
 8015912:	d00f      	beq.n	8015934 <EGTN_MW_RELAY_set_cp_ctl+0x30>
	uint8_t ret = 0;
 8015914:	2000      	movs	r0, #0
#endif
		}
	}

	return ret;
}
 8015916:	bd10      	pop	{r4, pc}
		if(EGTN_MW_GPIO_get_gpo(CP_RY) == EGTN_OFF)
 8015918:	2005      	movs	r0, #5
 801591a:	f7ff fe45 	bl	80155a8 <EGTN_MW_GPIO_get_gpo>
 801591e:	2800      	cmp	r0, #0
 8015920:	d1f8      	bne.n	8015914 <EGTN_MW_RELAY_set_cp_ctl+0x10>
			if(1 == EGTN_MW_GPIO_set_gpo(CP_RY, GPIO_PIN_SET))
 8015922:	2101      	movs	r1, #1
 8015924:	3005      	adds	r0, #5
 8015926:	f7ff fe29 	bl	801557c <EGTN_MW_GPIO_set_gpo>
 801592a:	3801      	subs	r0, #1
 801592c:	4243      	negs	r3, r0
 801592e:	4158      	adcs	r0, r3
				ret = 1;
 8015930:	b2c0      	uxtb	r0, r0
 8015932:	e7f0      	b.n	8015916 <EGTN_MW_RELAY_set_cp_ctl+0x12>
			if(1 == EGTN_MW_GPIO_set_gpo(CP_RY, GPIO_PIN_RESET))
 8015934:	2100      	movs	r1, #0
 8015936:	2005      	movs	r0, #5
 8015938:	f7ff fe20 	bl	801557c <EGTN_MW_GPIO_set_gpo>
 801593c:	3801      	subs	r0, #1
 801593e:	4243      	negs	r3, r0
 8015940:	4158      	adcs	r0, r3
				ret = 1;
 8015942:	b2c0      	uxtb	r0, r0
 8015944:	e7e7      	b.n	8015916 <EGTN_MW_RELAY_set_cp_ctl+0x12>
 8015946:	46c0      	nop			; (mov r8, r8)

08015948 <EGTN_MW_RELAY_get_cp_ctl>:
uint8_t EGTN_MW_RELAY_get_cp_ctl()
{
 8015948:	b510      	push	{r4, lr}
	if(EGTN_MW_GPIO_get_gpo(CP_RY) == EGTN_ON)
 801594a:	2005      	movs	r0, #5
 801594c:	f7ff fe2c 	bl	80155a8 <EGTN_MW_GPIO_get_gpo>
 8015950:	3801      	subs	r0, #1
 8015952:	4243      	negs	r3, r0
 8015954:	4158      	adcs	r0, r3
	}
	else	//if(EGTN_MW_GPIO_get_gpo(CP_RY) == EGTN_OFF)
	{
		return EGTN_OFF;
	}
}
 8015956:	b2c0      	uxtb	r0, r0
 8015958:	bd10      	pop	{r4, pc}
 801595a:	46c0      	nop			; (mov r8, r8)

0801595c <EGTN_MW_RELAY_set_mc_ctl>:
#else
uint8_t EGTN_MW_RELAY_set_mc_ctl(uint8_t value)
{
	uint8_t ret = EGTN_TRUE;

	mc_ctl_value = value;
 801595c:	4b01      	ldr	r3, [pc, #4]	; (8015964 <EGTN_MW_RELAY_set_mc_ctl+0x8>)
 801595e:	7018      	strb	r0, [r3, #0]

	return ret;
}
 8015960:	2001      	movs	r0, #1
 8015962:	4770      	bx	lr
 8015964:	20001002 	.word	0x20001002

08015968 <EGTN_MW_RELAY_mc_ctl_loop>:
		return EGTN_OFF;
	}
}

void EGTN_MW_RELAY_mc_ctl_loop()
{
 8015968:	b570      	push	{r4, r5, r6, lr}
	uint8_t ret = EGTN_CONTINUE;

	if(mc_ctl_bak_value == mc_ctl_value)	return;
 801596a:	4d20      	ldr	r5, [pc, #128]	; (80159ec <EGTN_MW_RELAY_mc_ctl_loop+0x84>)
 801596c:	4c20      	ldr	r4, [pc, #128]	; (80159f0 <EGTN_MW_RELAY_mc_ctl_loop+0x88>)
 801596e:	782b      	ldrb	r3, [r5, #0]
 8015970:	7822      	ldrb	r2, [r4, #0]
 8015972:	429a      	cmp	r2, r3
 8015974:	d003      	beq.n	801597e <EGTN_MW_RELAY_mc_ctl_loop+0x16>

	if(EGTN_ON == mc_ctl_value)
 8015976:	2b01      	cmp	r3, #1
 8015978:	d002      	beq.n	8015980 <EGTN_MW_RELAY_mc_ctl_loop+0x18>
			default :

			break;
		}
	}
	else if(EGTN_OFF == mc_ctl_value)
 801597a:	2b00      	cmp	r3, #0
 801597c:	d00e      	beq.n	801599c <EGTN_MW_RELAY_mc_ctl_loop+0x34>

	if(EGTN_TRUE == ret)
	{
		mc_ctl_bak_value = mc_ctl_value;
	}
}
 801597e:	bd70      	pop	{r4, r5, r6, pc}
		switch(mc_ctl_step)
 8015980:	4d1c      	ldr	r5, [pc, #112]	; (80159f4 <EGTN_MW_RELAY_mc_ctl_loop+0x8c>)
 8015982:	782a      	ldrb	r2, [r5, #0]
 8015984:	2a01      	cmp	r2, #1
 8015986:	d01f      	beq.n	80159c8 <EGTN_MW_RELAY_mc_ctl_loop+0x60>
 8015988:	2a02      	cmp	r2, #2
 801598a:	d014      	beq.n	80159b6 <EGTN_MW_RELAY_mc_ctl_loop+0x4e>
 801598c:	2a00      	cmp	r2, #0
 801598e:	d1f6      	bne.n	801597e <EGTN_MW_RELAY_mc_ctl_loop+0x16>
				EGTN_LIB_USERDELAY_start(&gDelay_mc_rated_to_holding, DELAY_RENEW_OFF);
 8015990:	2100      	movs	r1, #0
 8015992:	4819      	ldr	r0, [pc, #100]	; (80159f8 <EGTN_MW_RELAY_mc_ctl_loop+0x90>)
				mc_ctl_step = 1;
 8015994:	702b      	strb	r3, [r5, #0]
				EGTN_LIB_USERDELAY_start(&gDelay_mc_rated_to_holding, DELAY_RENEW_OFF);
 8015996:	f7fe fd43 	bl	8014420 <EGTN_LIB_USERDELAY_start>
	if(EGTN_TRUE == ret)
 801599a:	e7f0      	b.n	801597e <EGTN_MW_RELAY_mc_ctl_loop+0x16>
		mc_pin[0] = (uint32_t)MC_PIN_BSRR_RESET;
 801599c:	2180      	movs	r1, #128	; 0x80
 801599e:	4a17      	ldr	r2, [pc, #92]	; (80159fc <EGTN_MW_RELAY_mc_ctl_loop+0x94>)
 80159a0:	0509      	lsls	r1, r1, #20
 80159a2:	6011      	str	r1, [r2, #0]
		mc_pin[1] = (uint32_t)MC_PIN_BSRR_RESET;
 80159a4:	6051      	str	r1, [r2, #4]
		mc_ctl_step = 0;
 80159a6:	4a13      	ldr	r2, [pc, #76]	; (80159f4 <EGTN_MW_RELAY_mc_ctl_loop+0x8c>)
		EGTN_LIB_USERDELAY_stop(&gDelay_mc_rated_to_holding);
 80159a8:	4813      	ldr	r0, [pc, #76]	; (80159f8 <EGTN_MW_RELAY_mc_ctl_loop+0x90>)
		mc_ctl_step = 0;
 80159aa:	7013      	strb	r3, [r2, #0]
		EGTN_LIB_USERDELAY_stop(&gDelay_mc_rated_to_holding);
 80159ac:	f7fe fd48 	bl	8014440 <EGTN_LIB_USERDELAY_stop>
	if(EGTN_TRUE == ret)
 80159b0:	782b      	ldrb	r3, [r5, #0]
		mc_ctl_bak_value = mc_ctl_value;
 80159b2:	7023      	strb	r3, [r4, #0]
 80159b4:	e7e3      	b.n	801597e <EGTN_MW_RELAY_mc_ctl_loop+0x16>
				mc_pin[0] = (uint32_t)MC_PIN_BSRR_SET;
 80159b6:	2180      	movs	r1, #128	; 0x80
 80159b8:	4a10      	ldr	r2, [pc, #64]	; (80159fc <EGTN_MW_RELAY_mc_ctl_loop+0x94>)
 80159ba:	0109      	lsls	r1, r1, #4
 80159bc:	6011      	str	r1, [r2, #0]
				mc_pin[1] = (uint32_t)MC_PIN_BSRR_RESET;
 80159be:	2180      	movs	r1, #128	; 0x80
 80159c0:	0509      	lsls	r1, r1, #20
 80159c2:	6051      	str	r1, [r2, #4]
		mc_ctl_bak_value = mc_ctl_value;
 80159c4:	7023      	strb	r3, [r4, #0]
 80159c6:	e7da      	b.n	801597e <EGTN_MW_RELAY_mc_ctl_loop+0x16>
				mc_pin[0] = (uint32_t)MC_PIN_BSRR_SET;
 80159c8:	2280      	movs	r2, #128	; 0x80
				if(1 == EGTN_LIB_USERDELAY_isfired(&gDelay_mc_rated_to_holding))
 80159ca:	4c0b      	ldr	r4, [pc, #44]	; (80159f8 <EGTN_MW_RELAY_mc_ctl_loop+0x90>)
				mc_pin[0] = (uint32_t)MC_PIN_BSRR_SET;
 80159cc:	4b0b      	ldr	r3, [pc, #44]	; (80159fc <EGTN_MW_RELAY_mc_ctl_loop+0x94>)
 80159ce:	0112      	lsls	r2, r2, #4
				if(1 == EGTN_LIB_USERDELAY_isfired(&gDelay_mc_rated_to_holding))
 80159d0:	0020      	movs	r0, r4
				mc_pin[0] = (uint32_t)MC_PIN_BSRR_SET;
 80159d2:	601a      	str	r2, [r3, #0]
				mc_pin[1] = (uint32_t)MC_PIN_BSRR_SET;
 80159d4:	605a      	str	r2, [r3, #4]
				if(1 == EGTN_LIB_USERDELAY_isfired(&gDelay_mc_rated_to_holding))
 80159d6:	f7fe fd37 	bl	8014448 <EGTN_LIB_USERDELAY_isfired>
 80159da:	2801      	cmp	r0, #1
 80159dc:	d1cf      	bne.n	801597e <EGTN_MW_RELAY_mc_ctl_loop+0x16>
					EGTN_LIB_USERDELAY_stop(&gDelay_mc_rated_to_holding);
 80159de:	0020      	movs	r0, r4
 80159e0:	f7fe fd2e 	bl	8014440 <EGTN_LIB_USERDELAY_stop>
					mc_ctl_step = 2;
 80159e4:	2302      	movs	r3, #2
 80159e6:	702b      	strb	r3, [r5, #0]
	if(EGTN_TRUE == ret)
 80159e8:	e7c9      	b.n	801597e <EGTN_MW_RELAY_mc_ctl_loop+0x16>
 80159ea:	46c0      	nop			; (mov r8, r8)
 80159ec:	20001002 	.word	0x20001002
 80159f0:	20001000 	.word	0x20001000
 80159f4:	20001001 	.word	0x20001001
 80159f8:	200013c8 	.word	0x200013c8
 80159fc:	20001004 	.word	0x20001004

08015a00 <EGTN_MW_RELAY_init>:

void EGTN_MW_RELAY_init()
{
 8015a00:	b510      	push	{r4, lr}
	EGTN_MW_RELAY_set_cp_ctl(EGTN_OFF);
 8015a02:	2000      	movs	r0, #0
 8015a04:	f7ff ff7e 	bl	8015904 <EGTN_MW_RELAY_set_cp_ctl>
	mc_ctl_value = value;
 8015a08:	2200      	movs	r2, #0
 8015a0a:	4b0f      	ldr	r3, [pc, #60]	; (8015a48 <EGTN_MW_RELAY_init+0x48>)
	EGTN_MW_RELAY_set_mc_ctl(EGTN_OFF);

	mc_pin[0] = (uint32_t)MC_PIN_BSRR_RESET;
 8015a0c:	490f      	ldr	r1, [pc, #60]	; (8015a4c <EGTN_MW_RELAY_init+0x4c>)
	mc_ctl_value = value;
 8015a0e:	701a      	strb	r2, [r3, #0]
	mc_pin[0] = (uint32_t)MC_PIN_BSRR_RESET;
 8015a10:	2380      	movs	r3, #128	; 0x80
 8015a12:	051b      	lsls	r3, r3, #20
 8015a14:	600b      	str	r3, [r1, #0]
	mc_pin[1] = (uint32_t)MC_PIN_BSRR_RESET;
 8015a16:	604b      	str	r3, [r1, #4]

	HAL_DMA_Start(&hdma_tim7_up,(uint32_t)mc_pin,(uint32_t)&(mc_gpio->BSRR),2);
 8015a18:	4b0d      	ldr	r3, [pc, #52]	; (8015a50 <EGTN_MW_RELAY_init+0x50>)
 8015a1a:	480e      	ldr	r0, [pc, #56]	; (8015a54 <EGTN_MW_RELAY_init+0x54>)
 8015a1c:	681a      	ldr	r2, [r3, #0]
 8015a1e:	2302      	movs	r3, #2
 8015a20:	3218      	adds	r2, #24
 8015a22:	f000 fbf9 	bl	8016218 <HAL_DMA_Start>
	HAL_TIM_Base_Start(&htim7);
 8015a26:	4c0c      	ldr	r4, [pc, #48]	; (8015a58 <EGTN_MW_RELAY_init+0x58>)
 8015a28:	0020      	movs	r0, r4
 8015a2a:	f001 faf5 	bl	8017018 <HAL_TIM_Base_Start>
	__HAL_TIM_ENABLE_DMA(&htim7, TIM_DMA_UPDATE);
 8015a2e:	2380      	movs	r3, #128	; 0x80
 8015a30:	6822      	ldr	r2, [r4, #0]
 8015a32:	005b      	lsls	r3, r3, #1
 8015a34:	68d1      	ldr	r1, [r2, #12]

	EGTN_LIB_USERDELAY_set(&gDelay_mc_rated_to_holding, 1000);
 8015a36:	4809      	ldr	r0, [pc, #36]	; (8015a5c <EGTN_MW_RELAY_init+0x5c>)
	__HAL_TIM_ENABLE_DMA(&htim7, TIM_DMA_UPDATE);
 8015a38:	430b      	orrs	r3, r1
	EGTN_LIB_USERDELAY_set(&gDelay_mc_rated_to_holding, 1000);
 8015a3a:	21fa      	movs	r1, #250	; 0xfa
	__HAL_TIM_ENABLE_DMA(&htim7, TIM_DMA_UPDATE);
 8015a3c:	60d3      	str	r3, [r2, #12]
	EGTN_LIB_USERDELAY_set(&gDelay_mc_rated_to_holding, 1000);
 8015a3e:	0089      	lsls	r1, r1, #2
 8015a40:	f7fe fce4 	bl	801440c <EGTN_LIB_USERDELAY_set>
}
 8015a44:	bd10      	pop	{r4, pc}
 8015a46:	46c0      	nop			; (mov r8, r8)
 8015a48:	20001002 	.word	0x20001002
 8015a4c:	20001004 	.word	0x20001004
 8015a50:	200008a8 	.word	0x200008a8
 8015a54:	20001114 	.word	0x20001114
 8015a58:	200011e8 	.word	0x200011e8
 8015a5c:	200013c8 	.word	0x200013c8

08015a60 <EGTN_MW_RELAY_main>:

void EGTN_MW_RELAY_main()
{
 8015a60:	b510      	push	{r4, lr}
	EGTN_MW_RELAY_mc_ctl_loop();
 8015a62:	f7ff ff81 	bl	8015968 <EGTN_MW_RELAY_mc_ctl_loop>
}
 8015a66:	bd10      	pop	{r4, pc}

08015a68 <EGTN_MW_UART_init>:
static uint8_t evon_it_rx01 = 0;
static uint8_t evon_it_rx03 = 0;
static uint8_t evon_it_rx05 = 0;

void EGTN_MW_UART_init(void)
{
 8015a68:	b510      	push	{r4, lr}
	HAL_UART_Receive_IT(&huart1, &evon_it_rx01, 1);
 8015a6a:	2201      	movs	r2, #1
 8015a6c:	4907      	ldr	r1, [pc, #28]	; (8015a8c <EGTN_MW_UART_init+0x24>)
 8015a6e:	4808      	ldr	r0, [pc, #32]	; (8015a90 <EGTN_MW_UART_init+0x28>)
 8015a70:	f002 fc06 	bl	8018280 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart3, &evon_it_rx03, 1);
 8015a74:	2201      	movs	r2, #1
 8015a76:	4907      	ldr	r1, [pc, #28]	; (8015a94 <EGTN_MW_UART_init+0x2c>)
 8015a78:	4807      	ldr	r0, [pc, #28]	; (8015a98 <EGTN_MW_UART_init+0x30>)
 8015a7a:	f002 fc01 	bl	8018280 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart5, &evon_it_rx05, 1);
 8015a7e:	2201      	movs	r2, #1
 8015a80:	4906      	ldr	r1, [pc, #24]	; (8015a9c <EGTN_MW_UART_init+0x34>)
 8015a82:	4807      	ldr	r0, [pc, #28]	; (8015aa0 <EGTN_MW_UART_init+0x38>)
 8015a84:	f002 fbfc 	bl	8018280 <HAL_UART_Receive_IT>
}
 8015a88:	bd10      	pop	{r4, pc}
 8015a8a:	46c0      	nop			; (mov r8, r8)
 8015a8c:	2000100c 	.word	0x2000100c
 8015a90:	20001340 	.word	0x20001340
 8015a94:	2000100d 	.word	0x2000100d
 8015a98:	20001230 	.word	0x20001230
 8015a9c:	2000100e 	.word	0x2000100e
 8015aa0:	200012b8 	.word	0x200012b8

08015aa4 <EGTN_MW_UART_tx01>:
void EGTN_MW_UART_tx01(uint8_t* tx_b, uint16_t tx_cnt)
{
 8015aa4:	b510      	push	{r4, lr}
 8015aa6:	000a      	movs	r2, r1
	HAL_UART_Transmit(&huart1, tx_b, tx_cnt, 100);
 8015aa8:	2364      	movs	r3, #100	; 0x64
 8015aaa:	0001      	movs	r1, r0
 8015aac:	4801      	ldr	r0, [pc, #4]	; (8015ab4 <EGTN_MW_UART_tx01+0x10>)
 8015aae:	f002 fa63 	bl	8017f78 <HAL_UART_Transmit>
}
 8015ab2:	bd10      	pop	{r4, pc}
 8015ab4:	20001340 	.word	0x20001340

08015ab8 <HAL_UART_RxCpltCallback>:
	HAL_UART_Transmit(&huart5, tx_b, tx_cnt, 100);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	if(huart->Instance == USART1)
 8015ab8:	6803      	ldr	r3, [r0, #0]
 8015aba:	4a14      	ldr	r2, [pc, #80]	; (8015b0c <HAL_UART_RxCpltCallback+0x54>)
{
 8015abc:	b570      	push	{r4, r5, r6, lr}
 8015abe:	0004      	movs	r4, r0
	if(huart->Instance == USART1)
 8015ac0:	4293      	cmp	r3, r2
 8015ac2:	d006      	beq.n	8015ad2 <HAL_UART_RxCpltCallback+0x1a>
	{
		HAL_UART_Receive_IT(&huart1, &evon_it_rx01, 1);
		EGTN_MW_FC41D_push_ringbuffer(evon_it_rx01);
	}
	if(huart->Instance == USART3)
 8015ac4:	4a12      	ldr	r2, [pc, #72]	; (8015b10 <HAL_UART_RxCpltCallback+0x58>)
 8015ac6:	4293      	cmp	r3, r2
 8015ac8:	d010      	beq.n	8015aec <HAL_UART_RxCpltCallback+0x34>
	{
		HAL_UART_Receive_IT(&huart3, &evon_it_rx03, 1);
		//EGTN_APP_DEBUG_push_ringbuffer(evon_it_rx03);
	}
	if(huart->Instance == USART5)
 8015aca:	4a12      	ldr	r2, [pc, #72]	; (8015b14 <HAL_UART_RxCpltCallback+0x5c>)
 8015acc:	4293      	cmp	r3, r2
 8015ace:	d016      	beq.n	8015afe <HAL_UART_RxCpltCallback+0x46>
	{
		HAL_UART_Receive_IT(&huart5, &evon_it_rx05, 1);
		//EGTN_APP_RFID_push_ringbuffer(evon_it_rx05);
	}
}
 8015ad0:	bd70      	pop	{r4, r5, r6, pc}
		HAL_UART_Receive_IT(&huart1, &evon_it_rx01, 1);
 8015ad2:	4d11      	ldr	r5, [pc, #68]	; (8015b18 <HAL_UART_RxCpltCallback+0x60>)
 8015ad4:	2201      	movs	r2, #1
 8015ad6:	0029      	movs	r1, r5
 8015ad8:	4810      	ldr	r0, [pc, #64]	; (8015b1c <HAL_UART_RxCpltCallback+0x64>)
 8015ada:	f002 fbd1 	bl	8018280 <HAL_UART_Receive_IT>
		EGTN_MW_FC41D_push_ringbuffer(evon_it_rx01);
 8015ade:	7828      	ldrb	r0, [r5, #0]
 8015ae0:	f7fe ffe2 	bl	8014aa8 <EGTN_MW_FC41D_push_ringbuffer>
 8015ae4:	6823      	ldr	r3, [r4, #0]
	if(huart->Instance == USART3)
 8015ae6:	4a0a      	ldr	r2, [pc, #40]	; (8015b10 <HAL_UART_RxCpltCallback+0x58>)
 8015ae8:	4293      	cmp	r3, r2
 8015aea:	d1ee      	bne.n	8015aca <HAL_UART_RxCpltCallback+0x12>
		HAL_UART_Receive_IT(&huart3, &evon_it_rx03, 1);
 8015aec:	2201      	movs	r2, #1
 8015aee:	490c      	ldr	r1, [pc, #48]	; (8015b20 <HAL_UART_RxCpltCallback+0x68>)
 8015af0:	480c      	ldr	r0, [pc, #48]	; (8015b24 <HAL_UART_RxCpltCallback+0x6c>)
 8015af2:	f002 fbc5 	bl	8018280 <HAL_UART_Receive_IT>
 8015af6:	6823      	ldr	r3, [r4, #0]
	if(huart->Instance == USART5)
 8015af8:	4a06      	ldr	r2, [pc, #24]	; (8015b14 <HAL_UART_RxCpltCallback+0x5c>)
 8015afa:	4293      	cmp	r3, r2
 8015afc:	d1e8      	bne.n	8015ad0 <HAL_UART_RxCpltCallback+0x18>
		HAL_UART_Receive_IT(&huart5, &evon_it_rx05, 1);
 8015afe:	2201      	movs	r2, #1
 8015b00:	4909      	ldr	r1, [pc, #36]	; (8015b28 <HAL_UART_RxCpltCallback+0x70>)
 8015b02:	480a      	ldr	r0, [pc, #40]	; (8015b2c <HAL_UART_RxCpltCallback+0x74>)
 8015b04:	f002 fbbc 	bl	8018280 <HAL_UART_Receive_IT>
}
 8015b08:	e7e2      	b.n	8015ad0 <HAL_UART_RxCpltCallback+0x18>
 8015b0a:	46c0      	nop			; (mov r8, r8)
 8015b0c:	40013800 	.word	0x40013800
 8015b10:	40004800 	.word	0x40004800
 8015b14:	40005000 	.word	0x40005000
 8015b18:	2000100c 	.word	0x2000100c
 8015b1c:	20001340 	.word	0x20001340
 8015b20:	2000100d 	.word	0x2000100d
 8015b24:	20001230 	.word	0x20001230
 8015b28:	2000100e 	.word	0x2000100e
 8015b2c:	200012b8 	.word	0x200012b8

08015b30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8015b30:	b510      	push	{r4, lr}
 8015b32:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8015b34:	20fa      	movs	r0, #250	; 0xfa
 8015b36:	4b0e      	ldr	r3, [pc, #56]	; (8015b70 <HAL_InitTick+0x40>)
 8015b38:	0080      	lsls	r0, r0, #2
 8015b3a:	7819      	ldrb	r1, [r3, #0]
 8015b3c:	f7fa faf4 	bl	8010128 <__udivsi3>
 8015b40:	4b0c      	ldr	r3, [pc, #48]	; (8015b74 <HAL_InitTick+0x44>)
 8015b42:	0001      	movs	r1, r0
 8015b44:	6818      	ldr	r0, [r3, #0]
 8015b46:	f7fa faef 	bl	8010128 <__udivsi3>
 8015b4a:	f000 fb17 	bl	801617c <HAL_SYSTICK_Config>
 8015b4e:	2800      	cmp	r0, #0
 8015b50:	d10c      	bne.n	8015b6c <HAL_InitTick+0x3c>
  {
    return HAL_ERROR;
 8015b52:	3001      	adds	r0, #1
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8015b54:	2c03      	cmp	r4, #3
 8015b56:	d900      	bls.n	8015b5a <HAL_InitTick+0x2a>
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 8015b58:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8015b5a:	3802      	subs	r0, #2
 8015b5c:	2200      	movs	r2, #0
 8015b5e:	0021      	movs	r1, r4
 8015b60:	f000 face 	bl	8016100 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8015b64:	4b04      	ldr	r3, [pc, #16]	; (8015b78 <HAL_InitTick+0x48>)
 8015b66:	2000      	movs	r0, #0
 8015b68:	601c      	str	r4, [r3, #0]
  return HAL_OK;
 8015b6a:	e7f5      	b.n	8015b58 <HAL_InitTick+0x28>
    return HAL_ERROR;
 8015b6c:	2001      	movs	r0, #1
 8015b6e:	e7f3      	b.n	8015b58 <HAL_InitTick+0x28>
 8015b70:	200008ac 	.word	0x200008ac
 8015b74:	200000c0 	.word	0x200000c0
 8015b78:	200008b0 	.word	0x200008b0

08015b7c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8015b7c:	2110      	movs	r1, #16
 8015b7e:	4a06      	ldr	r2, [pc, #24]	; (8015b98 <HAL_Init+0x1c>)
{
 8015b80:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8015b82:	6813      	ldr	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8015b84:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8015b86:	430b      	orrs	r3, r1
 8015b88:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8015b8a:	f7ff ffd1 	bl	8015b30 <HAL_InitTick>
  HAL_MspInit();
 8015b8e:	f7fd fb6f 	bl	8013270 <HAL_MspInit>
}
 8015b92:	2000      	movs	r0, #0
 8015b94:	bd10      	pop	{r4, pc}
 8015b96:	46c0      	nop			; (mov r8, r8)
 8015b98:	40022000 	.word	0x40022000

08015b9c <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8015b9c:	4a03      	ldr	r2, [pc, #12]	; (8015bac <HAL_IncTick+0x10>)
 8015b9e:	4b04      	ldr	r3, [pc, #16]	; (8015bb0 <HAL_IncTick+0x14>)
 8015ba0:	6811      	ldr	r1, [r2, #0]
 8015ba2:	781b      	ldrb	r3, [r3, #0]
 8015ba4:	185b      	adds	r3, r3, r1
 8015ba6:	6013      	str	r3, [r2, #0]
}
 8015ba8:	4770      	bx	lr
 8015baa:	46c0      	nop			; (mov r8, r8)
 8015bac:	200013d4 	.word	0x200013d4
 8015bb0:	200008ac 	.word	0x200008ac

08015bb4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8015bb4:	4b01      	ldr	r3, [pc, #4]	; (8015bbc <HAL_GetTick+0x8>)
 8015bb6:	6818      	ldr	r0, [r3, #0]
}
 8015bb8:	4770      	bx	lr
 8015bba:	46c0      	nop			; (mov r8, r8)
 8015bbc:	200013d4 	.word	0x200013d4

08015bc0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8015bc0:	b570      	push	{r4, r5, r6, lr}
 8015bc2:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8015bc4:	f7ff fff6 	bl	8015bb4 <HAL_GetTick>
 8015bc8:	0005      	movs	r5, r0
  uint32_t wait = Delay;
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8015bca:	1c63      	adds	r3, r4, #1
 8015bcc:	d002      	beq.n	8015bd4 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8015bce:	4b04      	ldr	r3, [pc, #16]	; (8015be0 <HAL_Delay+0x20>)
 8015bd0:	781b      	ldrb	r3, [r3, #0]
 8015bd2:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8015bd4:	f7ff ffee 	bl	8015bb4 <HAL_GetTick>
 8015bd8:	1b40      	subs	r0, r0, r5
 8015bda:	42a0      	cmp	r0, r4
 8015bdc:	d3fa      	bcc.n	8015bd4 <HAL_Delay+0x14>
  {
  }
}
 8015bde:	bd70      	pop	{r4, r5, r6, pc}
 8015be0:	200008ac 	.word	0x200008ac

08015be4 <ADC_Enable>:
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 8015be4:	2300      	movs	r3, #0
{
 8015be6:	b570      	push	{r4, r5, r6, lr}
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8015be8:	6802      	ldr	r2, [r0, #0]
{
 8015bea:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 8015bec:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8015bee:	6891      	ldr	r1, [r2, #8]
 8015bf0:	3303      	adds	r3, #3
{
 8015bf2:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8015bf4:	400b      	ands	r3, r1
 8015bf6:	2b01      	cmp	r3, #1
 8015bf8:	d037      	beq.n	8015c6a <ADC_Enable+0x86>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8015bfa:	6891      	ldr	r1, [r2, #8]
 8015bfc:	4b23      	ldr	r3, [pc, #140]	; (8015c8c <ADC_Enable+0xa8>)
 8015bfe:	4219      	tst	r1, r3
 8015c00:	d129      	bne.n	8015c56 <ADC_Enable+0x72>
      
      return HAL_ERROR;
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8015c02:	2101      	movs	r1, #1
 8015c04:	6893      	ldr	r3, [r2, #8]
 8015c06:	430b      	orrs	r3, r1
 8015c08:	6093      	str	r3, [r2, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8015c0a:	4b21      	ldr	r3, [pc, #132]	; (8015c90 <ADC_Enable+0xac>)
 8015c0c:	4921      	ldr	r1, [pc, #132]	; (8015c94 <ADC_Enable+0xb0>)
 8015c0e:	6818      	ldr	r0, [r3, #0]
 8015c10:	f7fa fa8a 	bl	8010128 <__udivsi3>
 8015c14:	9001      	str	r0, [sp, #4]
    while(wait_loop_index != 0U)
 8015c16:	9b01      	ldr	r3, [sp, #4]
 8015c18:	2b00      	cmp	r3, #0
 8015c1a:	d005      	beq.n	8015c28 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8015c1c:	9b01      	ldr	r3, [sp, #4]
 8015c1e:	3b01      	subs	r3, #1
 8015c20:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8015c22:	9b01      	ldr	r3, [sp, #4]
 8015c24:	2b00      	cmp	r3, #0
 8015c26:	d1f9      	bne.n	8015c1c <ADC_Enable+0x38>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8015c28:	f7ff ffc4 	bl	8015bb4 <HAL_GetTick>
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8015c2c:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8015c2e:	0006      	movs	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8015c30:	681b      	ldr	r3, [r3, #0]
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8015c32:	2501      	movs	r5, #1
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8015c34:	07db      	lsls	r3, r3, #31
 8015c36:	d40b      	bmi.n	8015c50 <ADC_Enable+0x6c>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8015c38:	f7ff ffbc 	bl	8015bb4 <HAL_GetTick>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8015c3c:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8015c3e:	1b80      	subs	r0, r0, r6
 8015c40:	2802      	cmp	r0, #2
 8015c42:	d902      	bls.n	8015c4a <ADC_Enable+0x66>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8015c44:	681a      	ldr	r2, [r3, #0]
 8015c46:	4215      	tst	r5, r2
 8015c48:	d016      	beq.n	8015c78 <ADC_Enable+0x94>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8015c4a:	681b      	ldr	r3, [r3, #0]
 8015c4c:	421d      	tst	r5, r3
 8015c4e:	d0f3      	beq.n	8015c38 <ADC_Enable+0x54>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8015c50:	2000      	movs	r0, #0
}
 8015c52:	b002      	add	sp, #8
 8015c54:	bd70      	pop	{r4, r5, r6, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8015c56:	2210      	movs	r2, #16
 8015c58:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      return HAL_ERROR;
 8015c5a:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8015c5c:	4313      	orrs	r3, r2
 8015c5e:	63a3      	str	r3, [r4, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8015c60:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8015c62:	3a0f      	subs	r2, #15
 8015c64:	4313      	orrs	r3, r2
 8015c66:	63e3      	str	r3, [r4, #60]	; 0x3c
      return HAL_ERROR;
 8015c68:	e7f3      	b.n	8015c52 <ADC_Enable+0x6e>
  if (ADC_IS_ENABLE(hadc) == RESET)
 8015c6a:	6811      	ldr	r1, [r2, #0]
 8015c6c:	420b      	tst	r3, r1
 8015c6e:	d1ef      	bne.n	8015c50 <ADC_Enable+0x6c>
 8015c70:	68d3      	ldr	r3, [r2, #12]
 8015c72:	041b      	lsls	r3, r3, #16
 8015c74:	d4ec      	bmi.n	8015c50 <ADC_Enable+0x6c>
 8015c76:	e7c0      	b.n	8015bfa <ADC_Enable+0x16>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8015c78:	2210      	movs	r2, #16
 8015c7a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
          return HAL_ERROR;
 8015c7c:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8015c7e:	4313      	orrs	r3, r2
 8015c80:	63a3      	str	r3, [r4, #56]	; 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8015c82:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8015c84:	431d      	orrs	r5, r3
 8015c86:	63e5      	str	r5, [r4, #60]	; 0x3c
          return HAL_ERROR;
 8015c88:	e7e3      	b.n	8015c52 <ADC_Enable+0x6e>
 8015c8a:	46c0      	nop			; (mov r8, r8)
 8015c8c:	80000017 	.word	0x80000017
 8015c90:	200000c0 	.word	0x200000c0
 8015c94:	000f4240 	.word	0x000f4240

08015c98 <HAL_ADC_Init>:
{
 8015c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015c9a:	1e04      	subs	r4, r0, #0
  if(hadc == NULL)
 8015c9c:	d100      	bne.n	8015ca0 <HAL_ADC_Init+0x8>
 8015c9e:	e085      	b.n	8015dac <HAL_ADC_Init+0x114>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8015ca0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8015ca2:	2b00      	cmp	r3, #0
 8015ca4:	d100      	bne.n	8015ca8 <HAL_ADC_Init+0x10>
 8015ca6:	e06b      	b.n	8015d80 <HAL_ADC_Init+0xe8>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8015ca8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8015caa:	06db      	lsls	r3, r3, #27
 8015cac:	d462      	bmi.n	8015d74 <HAL_ADC_Init+0xdc>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8015cae:	2104      	movs	r1, #4
 8015cb0:	000d      	movs	r5, r1
 8015cb2:	6823      	ldr	r3, [r4, #0]
 8015cb4:	689a      	ldr	r2, [r3, #8]
 8015cb6:	4015      	ands	r5, r2
      (tmp_hal_status == HAL_OK)                                &&
 8015cb8:	4211      	tst	r1, r2
 8015cba:	d15b      	bne.n	8015d74 <HAL_ADC_Init+0xdc>
    ADC_STATE_CLR_SET(hadc->State,
 8015cbc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8015cbe:	4948      	ldr	r1, [pc, #288]	; (8015de0 <HAL_ADC_Init+0x148>)
 8015cc0:	400a      	ands	r2, r1
 8015cc2:	3106      	adds	r1, #6
 8015cc4:	31ff      	adds	r1, #255	; 0xff
 8015cc6:	430a      	orrs	r2, r1
 8015cc8:	63a2      	str	r2, [r4, #56]	; 0x38
    if (ADC_IS_ENABLE(hadc) == RESET)
 8015cca:	2203      	movs	r2, #3
 8015ccc:	6899      	ldr	r1, [r3, #8]
 8015cce:	400a      	ands	r2, r1
 8015cd0:	2a01      	cmp	r2, #1
 8015cd2:	d05b      	beq.n	8015d8c <HAL_ADC_Init+0xf4>
      MODIFY_REG(hadc->Instance->CFGR1,
 8015cd4:	2118      	movs	r1, #24
 8015cd6:	68da      	ldr	r2, [r3, #12]
 8015cd8:	438a      	bics	r2, r1
 8015cda:	68a1      	ldr	r1, [r4, #8]
 8015cdc:	430a      	orrs	r2, r1
 8015cde:	60da      	str	r2, [r3, #12]
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8015ce0:	691a      	ldr	r2, [r3, #16]
 8015ce2:	6861      	ldr	r1, [r4, #4]
 8015ce4:	0092      	lsls	r2, r2, #2
 8015ce6:	0892      	lsrs	r2, r2, #2
 8015ce8:	430a      	orrs	r2, r1
 8015cea:	611a      	str	r2, [r3, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8015cec:	68da      	ldr	r2, [r3, #12]
 8015cee:	493d      	ldr	r1, [pc, #244]	; (8015de4 <HAL_ADC_Init+0x14c>)
 8015cf0:	400a      	ands	r2, r1
 8015cf2:	60da      	str	r2, [r3, #12]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8015cf4:	7e21      	ldrb	r1, [r4, #24]
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8015cf6:	7e62      	ldrb	r2, [r4, #25]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8015cf8:	0389      	lsls	r1, r1, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8015cfa:	03d2      	lsls	r2, r2, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8015cfc:	4311      	orrs	r1, r2
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8015cfe:	6aa2      	ldr	r2, [r4, #40]	; 0x28
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8015d00:	7ea6      	ldrb	r6, [r4, #26]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8015d02:	3a01      	subs	r2, #1
 8015d04:	1e50      	subs	r0, r2, #1
 8015d06:	4182      	sbcs	r2, r0
 8015d08:	0310      	lsls	r0, r2, #12
 8015d0a:	68e2      	ldr	r2, [r4, #12]
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8015d0c:	0377      	lsls	r7, r6, #13
 8015d0e:	4311      	orrs	r1, r2
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8015d10:	6922      	ldr	r2, [r4, #16]
 8015d12:	4339      	orrs	r1, r7
 8015d14:	2a02      	cmp	r2, #2
 8015d16:	d100      	bne.n	8015d1a <HAL_ADC_Init+0x82>
 8015d18:	2504      	movs	r5, #4
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8015d1a:	2224      	movs	r2, #36	; 0x24
 8015d1c:	5ca2      	ldrb	r2, [r4, r2]
 8015d1e:	0052      	lsls	r2, r2, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8015d20:	430a      	orrs	r2, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8015d22:	7ee1      	ldrb	r1, [r4, #27]
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8015d24:	4302      	orrs	r2, r0
 8015d26:	432a      	orrs	r2, r5
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8015d28:	2901      	cmp	r1, #1
 8015d2a:	d04b      	beq.n	8015dc4 <HAL_ADC_Init+0x12c>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8015d2c:	20c2      	movs	r0, #194	; 0xc2
 8015d2e:	69e1      	ldr	r1, [r4, #28]
 8015d30:	30ff      	adds	r0, #255	; 0xff
 8015d32:	4281      	cmp	r1, r0
 8015d34:	d002      	beq.n	8015d3c <HAL_ADC_Init+0xa4>
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8015d36:	6a20      	ldr	r0, [r4, #32]
 8015d38:	4301      	orrs	r1, r0
 8015d3a:	430a      	orrs	r2, r1
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8015d3c:	68d9      	ldr	r1, [r3, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8015d3e:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8015d40:	4311      	orrs	r1, r2
 8015d42:	60d9      	str	r1, [r3, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8015d44:	2180      	movs	r1, #128	; 0x80
 8015d46:	0549      	lsls	r1, r1, #21
 8015d48:	428d      	cmp	r5, r1
 8015d4a:	d026      	beq.n	8015d9a <HAL_ADC_Init+0x102>
 8015d4c:	1e69      	subs	r1, r5, #1
 8015d4e:	2906      	cmp	r1, #6
 8015d50:	d923      	bls.n	8015d9a <HAL_ADC_Init+0x102>
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8015d52:	68db      	ldr	r3, [r3, #12]
 8015d54:	4924      	ldr	r1, [pc, #144]	; (8015de8 <HAL_ADC_Init+0x150>)
 8015d56:	400b      	ands	r3, r1
 8015d58:	4293      	cmp	r3, r2
 8015d5a:	d029      	beq.n	8015db0 <HAL_ADC_Init+0x118>
      ADC_STATE_CLR_SET(hadc->State,
 8015d5c:	2212      	movs	r2, #18
 8015d5e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      tmp_hal_status = HAL_ERROR;
 8015d60:	2001      	movs	r0, #1
      ADC_STATE_CLR_SET(hadc->State,
 8015d62:	4393      	bics	r3, r2
 8015d64:	3a02      	subs	r2, #2
 8015d66:	4313      	orrs	r3, r2
 8015d68:	63a3      	str	r3, [r4, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8015d6a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8015d6c:	3a0f      	subs	r2, #15
 8015d6e:	4313      	orrs	r3, r2
 8015d70:	63e3      	str	r3, [r4, #60]	; 0x3c
      tmp_hal_status = HAL_ERROR;
 8015d72:	e004      	b.n	8015d7e <HAL_ADC_Init+0xe6>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8015d74:	2210      	movs	r2, #16
    tmp_hal_status = HAL_ERROR;
 8015d76:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8015d78:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8015d7a:	4313      	orrs	r3, r2
 8015d7c:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8015d7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hadc->Lock = HAL_UNLOCKED;
 8015d80:	2234      	movs	r2, #52	; 0x34
    ADC_CLEAR_ERRORCODE(hadc);
 8015d82:	63c3      	str	r3, [r0, #60]	; 0x3c
    hadc->Lock = HAL_UNLOCKED;
 8015d84:	5483      	strb	r3, [r0, r2]
    HAL_ADC_MspInit(hadc);
 8015d86:	f7fd f88b 	bl	8012ea0 <HAL_ADC_MspInit>
 8015d8a:	e78d      	b.n	8015ca8 <HAL_ADC_Init+0x10>
    if (ADC_IS_ENABLE(hadc) == RESET)
 8015d8c:	6819      	ldr	r1, [r3, #0]
 8015d8e:	420a      	tst	r2, r1
 8015d90:	d1ac      	bne.n	8015cec <HAL_ADC_Init+0x54>
 8015d92:	68da      	ldr	r2, [r3, #12]
 8015d94:	0412      	lsls	r2, r2, #16
 8015d96:	d4a9      	bmi.n	8015cec <HAL_ADC_Init+0x54>
 8015d98:	e79c      	b.n	8015cd4 <HAL_ADC_Init+0x3c>
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8015d9a:	2107      	movs	r1, #7
 8015d9c:	6958      	ldr	r0, [r3, #20]
 8015d9e:	4388      	bics	r0, r1
 8015da0:	6158      	str	r0, [r3, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8015da2:	6958      	ldr	r0, [r3, #20]
 8015da4:	4029      	ands	r1, r5
 8015da6:	4301      	orrs	r1, r0
 8015da8:	6159      	str	r1, [r3, #20]
 8015daa:	e7d2      	b.n	8015d52 <HAL_ADC_Init+0xba>
    return HAL_ERROR;
 8015dac:	2001      	movs	r0, #1
 8015dae:	e7e6      	b.n	8015d7e <HAL_ADC_Init+0xe6>
      ADC_CLEAR_ERRORCODE(hadc);
 8015db0:	2300      	movs	r3, #0
      ADC_STATE_CLR_SET(hadc->State,
 8015db2:	2203      	movs	r2, #3
      ADC_CLEAR_ERRORCODE(hadc);
 8015db4:	63e3      	str	r3, [r4, #60]	; 0x3c
      ADC_STATE_CLR_SET(hadc->State,
 8015db6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8015db8:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 8015dba:	4393      	bics	r3, r2
 8015dbc:	3a02      	subs	r2, #2
 8015dbe:	4313      	orrs	r3, r2
 8015dc0:	63a3      	str	r3, [r4, #56]	; 0x38
 8015dc2:	e7dc      	b.n	8015d7e <HAL_ADC_Init+0xe6>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8015dc4:	2e00      	cmp	r6, #0
 8015dc6:	d103      	bne.n	8015dd0 <HAL_ADC_Init+0x138>
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8015dc8:	2180      	movs	r1, #128	; 0x80
 8015dca:	0249      	lsls	r1, r1, #9
 8015dcc:	430a      	orrs	r2, r1
 8015dce:	e7ad      	b.n	8015d2c <HAL_ADC_Init+0x94>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8015dd0:	2520      	movs	r5, #32
 8015dd2:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8015dd4:	4328      	orrs	r0, r5
 8015dd6:	63a0      	str	r0, [r4, #56]	; 0x38
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8015dd8:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8015dda:	4301      	orrs	r1, r0
 8015ddc:	63e1      	str	r1, [r4, #60]	; 0x3c
 8015dde:	e7a5      	b.n	8015d2c <HAL_ADC_Init+0x94>
 8015de0:	fffffefd 	.word	0xfffffefd
 8015de4:	fffe0219 	.word	0xfffe0219
 8015de8:	833fffe7 	.word	0x833fffe7

08015dec <HAL_ADC_Start_DMA>:
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8015dec:	6803      	ldr	r3, [r0, #0]
{
 8015dee:	b570      	push	{r4, r5, r6, lr}
 8015df0:	000d      	movs	r5, r1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8015df2:	6899      	ldr	r1, [r3, #8]
{
 8015df4:	0004      	movs	r4, r0
 8015df6:	0016      	movs	r6, r2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8015df8:	074a      	lsls	r2, r1, #29
 8015dfa:	d436      	bmi.n	8015e6a <HAL_ADC_Start_DMA+0x7e>
    __HAL_LOCK(hadc);
 8015dfc:	2234      	movs	r2, #52	; 0x34
 8015dfe:	5c81      	ldrb	r1, [r0, r2]
 8015e00:	2901      	cmp	r1, #1
 8015e02:	d032      	beq.n	8015e6a <HAL_ADC_Start_DMA+0x7e>
 8015e04:	2101      	movs	r1, #1
 8015e06:	5481      	strb	r1, [r0, r2]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8015e08:	7e42      	ldrb	r2, [r0, #25]
 8015e0a:	2a01      	cmp	r2, #1
 8015e0c:	d004      	beq.n	8015e18 <HAL_ADC_Start_DMA+0x2c>
      tmp_hal_status = ADC_Enable(hadc);
 8015e0e:	f7ff fee9 	bl	8015be4 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8015e12:	2800      	cmp	r0, #0
 8015e14:	d128      	bne.n	8015e68 <HAL_ADC_Start_DMA+0x7c>
 8015e16:	6823      	ldr	r3, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 8015e18:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8015e1a:	4915      	ldr	r1, [pc, #84]	; (8015e70 <HAL_ADC_Start_DMA+0x84>)
 8015e1c:	4011      	ands	r1, r2
 8015e1e:	2280      	movs	r2, #128	; 0x80
 8015e20:	0052      	lsls	r2, r2, #1
 8015e22:	430a      	orrs	r2, r1
 8015e24:	63a2      	str	r2, [r4, #56]	; 0x38
      __HAL_UNLOCK(hadc);
 8015e26:	2134      	movs	r1, #52	; 0x34
      ADC_CLEAR_ERRORCODE(hadc);
 8015e28:	2200      	movs	r2, #0
 8015e2a:	63e2      	str	r2, [r4, #60]	; 0x3c
      __HAL_UNLOCK(hadc);
 8015e2c:	5462      	strb	r2, [r4, r1]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8015e2e:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8015e30:	4a10      	ldr	r2, [pc, #64]	; (8015e74 <HAL_ADC_Start_DMA+0x88>)
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8015e32:	3924      	subs	r1, #36	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8015e34:	6282      	str	r2, [r0, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8015e36:	4a10      	ldr	r2, [pc, #64]	; (8015e78 <HAL_ADC_Start_DMA+0x8c>)
 8015e38:	62c2      	str	r2, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8015e3a:	4a10      	ldr	r2, [pc, #64]	; (8015e7c <HAL_ADC_Start_DMA+0x90>)
 8015e3c:	6302      	str	r2, [r0, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8015e3e:	221c      	movs	r2, #28
 8015e40:	601a      	str	r2, [r3, #0]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8015e42:	685a      	ldr	r2, [r3, #4]
 8015e44:	430a      	orrs	r2, r1
 8015e46:	605a      	str	r2, [r3, #4]
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8015e48:	68da      	ldr	r2, [r3, #12]
 8015e4a:	390f      	subs	r1, #15
 8015e4c:	430a      	orrs	r2, r1
 8015e4e:	60da      	str	r2, [r3, #12]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8015e50:	3340      	adds	r3, #64	; 0x40
 8015e52:	0019      	movs	r1, r3
 8015e54:	002a      	movs	r2, r5
 8015e56:	0033      	movs	r3, r6
 8015e58:	f000 fa0c 	bl	8016274 <HAL_DMA_Start_IT>
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8015e5c:	2104      	movs	r1, #4
 8015e5e:	2000      	movs	r0, #0
 8015e60:	6822      	ldr	r2, [r4, #0]
 8015e62:	6893      	ldr	r3, [r2, #8]
 8015e64:	430b      	orrs	r3, r1
 8015e66:	6093      	str	r3, [r2, #8]
}
 8015e68:	bd70      	pop	{r4, r5, r6, pc}
    tmp_hal_status = HAL_BUSY;
 8015e6a:	2002      	movs	r0, #2
 8015e6c:	e7fc      	b.n	8015e68 <HAL_ADC_Start_DMA+0x7c>
 8015e6e:	46c0      	nop			; (mov r8, r8)
 8015e70:	fffff0fe 	.word	0xfffff0fe
 8015e74:	08015e85 	.word	0x08015e85
 8015e78:	08015efd 	.word	0x08015efd
 8015e7c:	08015f11 	.word	0x08015f11

08015e80 <HAL_ADC_ConvCpltCallback>:
 8015e80:	4770      	bx	lr
 8015e82:	46c0      	nop			; (mov r8, r8)

08015e84 <ADC_DMAConvCplt>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8015e84:	2150      	movs	r1, #80	; 0x50
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8015e86:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8015e88:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8015e8a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8015e8c:	4211      	tst	r1, r2
 8015e8e:	d10e      	bne.n	8015eae <ADC_DMAConvCplt+0x2a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8015e90:	2280      	movs	r2, #128	; 0x80
 8015e92:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8015e94:	0092      	lsls	r2, r2, #2
 8015e96:	430a      	orrs	r2, r1
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8015e98:	21c0      	movs	r1, #192	; 0xc0
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8015e9a:	639a      	str	r2, [r3, #56]	; 0x38
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8015e9c:	681a      	ldr	r2, [r3, #0]
 8015e9e:	0109      	lsls	r1, r1, #4
 8015ea0:	68d0      	ldr	r0, [r2, #12]
 8015ea2:	4208      	tst	r0, r1
 8015ea4:	d007      	beq.n	8015eb6 <ADC_DMAConvCplt+0x32>

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8015ea6:	0018      	movs	r0, r3
 8015ea8:	f7ff ffea 	bl	8015e80 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8015eac:	bd10      	pop	{r4, pc}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8015eae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015eb2:	4798      	blx	r3
}
 8015eb4:	e7fa      	b.n	8015eac <ADC_DMAConvCplt+0x28>
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8015eb6:	7e99      	ldrb	r1, [r3, #26]
 8015eb8:	2900      	cmp	r1, #0
 8015eba:	d1f4      	bne.n	8015ea6 <ADC_DMAConvCplt+0x22>
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8015ebc:	6811      	ldr	r1, [r2, #0]
 8015ebe:	0709      	lsls	r1, r1, #28
 8015ec0:	d5f1      	bpl.n	8015ea6 <ADC_DMAConvCplt+0x22>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8015ec2:	6891      	ldr	r1, [r2, #8]
 8015ec4:	0749      	lsls	r1, r1, #29
 8015ec6:	d40b      	bmi.n	8015ee0 <ADC_DMAConvCplt+0x5c>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8015ec8:	200c      	movs	r0, #12
 8015eca:	6851      	ldr	r1, [r2, #4]
 8015ecc:	4381      	bics	r1, r0
 8015ece:	6051      	str	r1, [r2, #4]
          ADC_STATE_CLR_SET(hadc->State,
 8015ed0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8015ed2:	4908      	ldr	r1, [pc, #32]	; (8015ef4 <ADC_DMAConvCplt+0x70>)
 8015ed4:	400a      	ands	r2, r1
 8015ed6:	3104      	adds	r1, #4
 8015ed8:	31ff      	adds	r1, #255	; 0xff
 8015eda:	430a      	orrs	r2, r1
 8015edc:	639a      	str	r2, [r3, #56]	; 0x38
 8015ede:	e7e2      	b.n	8015ea6 <ADC_DMAConvCplt+0x22>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8015ee0:	2120      	movs	r1, #32
 8015ee2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8015ee4:	430a      	orrs	r2, r1
 8015ee6:	639a      	str	r2, [r3, #56]	; 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8015ee8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8015eea:	391f      	subs	r1, #31
 8015eec:	430a      	orrs	r2, r1
 8015eee:	63da      	str	r2, [r3, #60]	; 0x3c
 8015ef0:	e7d9      	b.n	8015ea6 <ADC_DMAConvCplt+0x22>
 8015ef2:	46c0      	nop			; (mov r8, r8)
 8015ef4:	fffffefe 	.word	0xfffffefe

08015ef8 <HAL_ADC_ConvHalfCpltCallback>:
 8015ef8:	4770      	bx	lr
 8015efa:	46c0      	nop			; (mov r8, r8)

08015efc <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8015efc:	b510      	push	{r4, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8015efe:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8015f00:	f7ff fffa 	bl	8015ef8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8015f04:	bd10      	pop	{r4, pc}
 8015f06:	46c0      	nop			; (mov r8, r8)

08015f08 <HAL_ADC_LevelOutOfWindowCallback>:
 8015f08:	4770      	bx	lr
 8015f0a:	46c0      	nop			; (mov r8, r8)

08015f0c <HAL_ADC_ErrorCallback>:
 8015f0c:	4770      	bx	lr
 8015f0e:	46c0      	nop			; (mov r8, r8)

08015f10 <ADC_DMAError>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8015f10:	2240      	movs	r2, #64	; 0x40
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8015f12:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8015f14:	b510      	push	{r4, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8015f16:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8015f18:	4313      	orrs	r3, r2
 8015f1a:	6383      	str	r3, [r0, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8015f1c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8015f1e:	3a3c      	subs	r2, #60	; 0x3c
 8015f20:	4313      	orrs	r3, r2
 8015f22:	63c3      	str	r3, [r0, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8015f24:	f7ff fff2 	bl	8015f0c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8015f28:	bd10      	pop	{r4, pc}
 8015f2a:	46c0      	nop			; (mov r8, r8)

08015f2c <HAL_ADC_IRQHandler>:
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8015f2c:	2204      	movs	r2, #4
{
 8015f2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmp_isr = hadc->Instance->ISR;
 8015f30:	6803      	ldr	r3, [r0, #0]
{
 8015f32:	0004      	movs	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 8015f34:	681e      	ldr	r6, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8015f36:	685f      	ldr	r7, [r3, #4]
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8015f38:	4232      	tst	r2, r6
 8015f3a:	d045      	beq.n	8015fc8 <HAL_ADC_IRQHandler+0x9c>
 8015f3c:	423a      	tst	r2, r7
 8015f3e:	d043      	beq.n	8015fc8 <HAL_ADC_IRQHandler+0x9c>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8015f40:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8015f42:	06d2      	lsls	r2, r2, #27
 8015f44:	d404      	bmi.n	8015f50 <HAL_ADC_IRQHandler+0x24>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8015f46:	2280      	movs	r2, #128	; 0x80
 8015f48:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8015f4a:	0092      	lsls	r2, r2, #2
 8015f4c:	430a      	orrs	r2, r1
 8015f4e:	63a2      	str	r2, [r4, #56]	; 0x38
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8015f50:	22c0      	movs	r2, #192	; 0xc0
 8015f52:	68d9      	ldr	r1, [r3, #12]
 8015f54:	0112      	lsls	r2, r2, #4
 8015f56:	4211      	tst	r1, r2
 8015f58:	d112      	bne.n	8015f80 <HAL_ADC_IRQHandler+0x54>
 8015f5a:	7ea2      	ldrb	r2, [r4, #26]
 8015f5c:	2a00      	cmp	r2, #0
 8015f5e:	d10f      	bne.n	8015f80 <HAL_ADC_IRQHandler+0x54>
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 8015f60:	0732      	lsls	r2, r6, #28
 8015f62:	d50d      	bpl.n	8015f80 <HAL_ADC_IRQHandler+0x54>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8015f64:	689a      	ldr	r2, [r3, #8]
 8015f66:	0752      	lsls	r2, r2, #29
 8015f68:	d43f      	bmi.n	8015fea <HAL_ADC_IRQHandler+0xbe>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8015f6a:	210c      	movs	r1, #12
 8015f6c:	685a      	ldr	r2, [r3, #4]
 8015f6e:	438a      	bics	r2, r1
 8015f70:	605a      	str	r2, [r3, #4]
          ADC_STATE_CLR_SET(hadc->State,
 8015f72:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8015f74:	4a21      	ldr	r2, [pc, #132]	; (8015ffc <HAL_ADC_IRQHandler+0xd0>)
 8015f76:	4013      	ands	r3, r2
 8015f78:	3204      	adds	r2, #4
 8015f7a:	32ff      	adds	r2, #255	; 0xff
 8015f7c:	4313      	orrs	r3, r2
 8015f7e:	63a3      	str	r3, [r4, #56]	; 0x38
    HAL_ADC_ConvCpltCallback(hadc);
 8015f80:	0020      	movs	r0, r4
 8015f82:	f7ff ff7d 	bl	8015e80 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8015f86:	220c      	movs	r2, #12
 8015f88:	6823      	ldr	r3, [r4, #0]
 8015f8a:	601a      	str	r2, [r3, #0]
  if(((tmp_isr & ADC_FLAG_AWD) == ADC_FLAG_AWD) && ((tmp_ier & ADC_IT_AWD) == ADC_IT_AWD))
 8015f8c:	2580      	movs	r5, #128	; 0x80
 8015f8e:	4235      	tst	r5, r6
 8015f90:	d001      	beq.n	8015f96 <HAL_ADC_IRQHandler+0x6a>
 8015f92:	423d      	tst	r5, r7
 8015f94:	d11e      	bne.n	8015fd4 <HAL_ADC_IRQHandler+0xa8>
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8015f96:	2210      	movs	r2, #16
 8015f98:	4232      	tst	r2, r6
 8015f9a:	d014      	beq.n	8015fc6 <HAL_ADC_IRQHandler+0x9a>
 8015f9c:	423a      	tst	r2, r7
 8015f9e:	d012      	beq.n	8015fc6 <HAL_ADC_IRQHandler+0x9a>
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8015fa0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8015fa2:	2a01      	cmp	r2, #1
 8015fa4:	d003      	beq.n	8015fae <HAL_ADC_IRQHandler+0x82>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 8015fa6:	68d9      	ldr	r1, [r3, #12]
 8015fa8:	001a      	movs	r2, r3
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8015faa:	07c9      	lsls	r1, r1, #31
 8015fac:	d509      	bpl.n	8015fc2 <HAL_ADC_IRQHandler+0x96>
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8015fae:	2102      	movs	r1, #2
 8015fb0:	6be2      	ldr	r2, [r4, #60]	; 0x3c
      HAL_ADC_ErrorCallback(hadc);
 8015fb2:	0020      	movs	r0, r4
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8015fb4:	430a      	orrs	r2, r1
 8015fb6:	63e2      	str	r2, [r4, #60]	; 0x3c
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8015fb8:	2210      	movs	r2, #16
 8015fba:	601a      	str	r2, [r3, #0]
      HAL_ADC_ErrorCallback(hadc);
 8015fbc:	f7ff ffa6 	bl	8015f0c <HAL_ADC_ErrorCallback>
 8015fc0:	6822      	ldr	r2, [r4, #0]
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8015fc2:	2310      	movs	r3, #16
 8015fc4:	6013      	str	r3, [r2, #0]
}
 8015fc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8015fc8:	2208      	movs	r2, #8
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8015fca:	4232      	tst	r2, r6
 8015fcc:	d0de      	beq.n	8015f8c <HAL_ADC_IRQHandler+0x60>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8015fce:	423a      	tst	r2, r7
 8015fd0:	d0dc      	beq.n	8015f8c <HAL_ADC_IRQHandler+0x60>
 8015fd2:	e7b5      	b.n	8015f40 <HAL_ADC_IRQHandler+0x14>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8015fd4:	2380      	movs	r3, #128	; 0x80
 8015fd6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8015fd8:	025b      	lsls	r3, r3, #9
 8015fda:	4313      	orrs	r3, r2
 8015fdc:	63a3      	str	r3, [r4, #56]	; 0x38
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8015fde:	0020      	movs	r0, r4
 8015fe0:	f7ff ff92 	bl	8015f08 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8015fe4:	6823      	ldr	r3, [r4, #0]
 8015fe6:	601d      	str	r5, [r3, #0]
 8015fe8:	e7d5      	b.n	8015f96 <HAL_ADC_IRQHandler+0x6a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8015fea:	2220      	movs	r2, #32
 8015fec:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8015fee:	4313      	orrs	r3, r2
 8015ff0:	63a3      	str	r3, [r4, #56]	; 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8015ff2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8015ff4:	3a1f      	subs	r2, #31
 8015ff6:	4313      	orrs	r3, r2
 8015ff8:	63e3      	str	r3, [r4, #60]	; 0x3c
 8015ffa:	e7c1      	b.n	8015f80 <HAL_ADC_IRQHandler+0x54>
 8015ffc:	fffffefe 	.word	0xfffffefe

08016000 <HAL_ADC_ConfigChannel>:
{
 8016000:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8016002:	2300      	movs	r3, #0
{
 8016004:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 8016006:	2234      	movs	r2, #52	; 0x34
{
 8016008:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 801600a:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 801600c:	5ca3      	ldrb	r3, [r4, r2]
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 801600e:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  __HAL_LOCK(hadc);
 8016010:	2b01      	cmp	r3, #1
 8016012:	d051      	beq.n	80160b8 <HAL_ADC_ConfigChannel+0xb8>
 8016014:	2301      	movs	r3, #1
 8016016:	54a3      	strb	r3, [r4, r2]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8016018:	6822      	ldr	r2, [r4, #0]
 801601a:	6895      	ldr	r5, [r2, #8]
 801601c:	076d      	lsls	r5, r5, #29
 801601e:	d509      	bpl.n	8016034 <HAL_ADC_ConfigChannel+0x34>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8016020:	2220      	movs	r2, #32
    tmp_hal_status = HAL_ERROR;
 8016022:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8016024:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8016026:	4313      	orrs	r3, r2
 8016028:	63a3      	str	r3, [r4, #56]	; 0x38
  __HAL_UNLOCK(hadc);
 801602a:	2334      	movs	r3, #52	; 0x34
 801602c:	2200      	movs	r2, #0
 801602e:	54e2      	strb	r2, [r4, r3]
}
 8016030:	b002      	add	sp, #8
 8016032:	bd70      	pop	{r4, r5, r6, pc}
    if (sConfig->Rank != ADC_RANK_NONE)
 8016034:	4d2d      	ldr	r5, [pc, #180]	; (80160ec <HAL_ADC_ConfigChannel+0xec>)
 8016036:	684e      	ldr	r6, [r1, #4]
 8016038:	42ae      	cmp	r6, r5
 801603a:	d028      	beq.n	801608e <HAL_ADC_ConfigChannel+0x8e>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 801603c:	680d      	ldr	r5, [r1, #0]
 801603e:	6a96      	ldr	r6, [r2, #40]	; 0x28
 8016040:	40ab      	lsls	r3, r5
 8016042:	4333      	orrs	r3, r6
 8016044:	6293      	str	r3, [r2, #40]	; 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8016046:	2380      	movs	r3, #128	; 0x80
 8016048:	055b      	lsls	r3, r3, #21
 801604a:	4298      	cmp	r0, r3
 801604c:	d00f      	beq.n	801606e <HAL_ADC_ConfigChannel+0x6e>
 801604e:	3801      	subs	r0, #1
 8016050:	2806      	cmp	r0, #6
 8016052:	d90c      	bls.n	801606e <HAL_ADC_ConfigChannel+0x6e>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8016054:	2307      	movs	r3, #7
 8016056:	6888      	ldr	r0, [r1, #8]
 8016058:	6951      	ldr	r1, [r2, #20]
 801605a:	4019      	ands	r1, r3
 801605c:	4288      	cmp	r0, r1
 801605e:	d006      	beq.n	801606e <HAL_ADC_ConfigChannel+0x6e>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8016060:	6951      	ldr	r1, [r2, #20]
 8016062:	4399      	bics	r1, r3
 8016064:	6151      	str	r1, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8016066:	6951      	ldr	r1, [r2, #20]
 8016068:	4003      	ands	r3, r0
 801606a:	430b      	orrs	r3, r1
 801606c:	6153      	str	r3, [r2, #20]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 801606e:	002b      	movs	r3, r5
 8016070:	3b10      	subs	r3, #16
 8016072:	2b01      	cmp	r3, #1
 8016074:	d901      	bls.n	801607a <HAL_ADC_ConfigChannel+0x7a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8016076:	2000      	movs	r0, #0
 8016078:	e7d7      	b.n	801602a <HAL_ADC_ConfigChannel+0x2a>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 801607a:	4b1d      	ldr	r3, [pc, #116]	; (80160f0 <HAL_ADC_ConfigChannel+0xf0>)
 801607c:	6819      	ldr	r1, [r3, #0]
 801607e:	2d10      	cmp	r5, #16
 8016080:	d01c      	beq.n	80160bc <HAL_ADC_ConfigChannel+0xbc>
 8016082:	2280      	movs	r2, #128	; 0x80
 8016084:	03d2      	lsls	r2, r2, #15
 8016086:	430a      	orrs	r2, r1
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8016088:	2000      	movs	r0, #0
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 801608a:	601a      	str	r2, [r3, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 801608c:	e7cd      	b.n	801602a <HAL_ADC_ConfigChannel+0x2a>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 801608e:	6809      	ldr	r1, [r1, #0]
 8016090:	6a90      	ldr	r0, [r2, #40]	; 0x28
 8016092:	408b      	lsls	r3, r1
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8016094:	3910      	subs	r1, #16
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8016096:	4398      	bics	r0, r3
 8016098:	6290      	str	r0, [r2, #40]	; 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 801609a:	2901      	cmp	r1, #1
 801609c:	d8eb      	bhi.n	8016076 <HAL_ADC_ConfigChannel+0x76>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 801609e:	424b      	negs	r3, r1
 80160a0:	414b      	adcs	r3, r1
 80160a2:	4259      	negs	r1, r3
 80160a4:	4b13      	ldr	r3, [pc, #76]	; (80160f4 <HAL_ADC_ConfigChannel+0xf4>)
 80160a6:	4a12      	ldr	r2, [pc, #72]	; (80160f0 <HAL_ADC_ConfigChannel+0xf0>)
 80160a8:	469c      	mov	ip, r3
 80160aa:	6810      	ldr	r0, [r2, #0]
 80160ac:	0589      	lsls	r1, r1, #22
 80160ae:	4461      	add	r1, ip
 80160b0:	4001      	ands	r1, r0
 80160b2:	6011      	str	r1, [r2, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80160b4:	2000      	movs	r0, #0
 80160b6:	e7b8      	b.n	801602a <HAL_ADC_ConfigChannel+0x2a>
  __HAL_LOCK(hadc);
 80160b8:	2002      	movs	r0, #2
 80160ba:	e7b9      	b.n	8016030 <HAL_ADC_ConfigChannel+0x30>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80160bc:	2280      	movs	r2, #128	; 0x80
 80160be:	0412      	lsls	r2, r2, #16
 80160c0:	430a      	orrs	r2, r1
 80160c2:	601a      	str	r2, [r3, #0]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80160c4:	4b0c      	ldr	r3, [pc, #48]	; (80160f8 <HAL_ADC_ConfigChannel+0xf8>)
 80160c6:	490d      	ldr	r1, [pc, #52]	; (80160fc <HAL_ADC_ConfigChannel+0xfc>)
 80160c8:	6818      	ldr	r0, [r3, #0]
 80160ca:	f7fa f82d 	bl	8010128 <__udivsi3>
 80160ce:	0083      	lsls	r3, r0, #2
 80160d0:	181b      	adds	r3, r3, r0
 80160d2:	005b      	lsls	r3, r3, #1
 80160d4:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80160d6:	9b01      	ldr	r3, [sp, #4]
 80160d8:	2b00      	cmp	r3, #0
 80160da:	d0cc      	beq.n	8016076 <HAL_ADC_ConfigChannel+0x76>
            wait_loop_index--;
 80160dc:	9b01      	ldr	r3, [sp, #4]
 80160de:	3b01      	subs	r3, #1
 80160e0:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80160e2:	9b01      	ldr	r3, [sp, #4]
 80160e4:	2b00      	cmp	r3, #0
 80160e6:	d1f9      	bne.n	80160dc <HAL_ADC_ConfigChannel+0xdc>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80160e8:	2000      	movs	r0, #0
 80160ea:	e79e      	b.n	801602a <HAL_ADC_ConfigChannel+0x2a>
 80160ec:	00001001 	.word	0x00001001
 80160f0:	40012708 	.word	0x40012708
 80160f4:	ffbfffff 	.word	0xffbfffff
 80160f8:	200000c0 	.word	0x200000c0
 80160fc:	000f4240 	.word	0x000f4240

08016100 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8016100:	b570      	push	{r4, r5, r6, lr}
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8016102:	2800      	cmp	r0, #0
 8016104:	db14      	blt.n	8016130 <HAL_NVIC_SetPriority+0x30>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8016106:	4b15      	ldr	r3, [pc, #84]	; (801615c <HAL_NVIC_SetPriority+0x5c>)
 8016108:	2203      	movs	r2, #3
 801610a:	469c      	mov	ip, r3
 801610c:	23ff      	movs	r3, #255	; 0xff
 801610e:	0884      	lsrs	r4, r0, #2
 8016110:	4010      	ands	r0, r2
 8016112:	001a      	movs	r2, r3
 8016114:	26c0      	movs	r6, #192	; 0xc0
 8016116:	00c0      	lsls	r0, r0, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8016118:	0189      	lsls	r1, r1, #6
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 801611a:	4082      	lsls	r2, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 801611c:	400b      	ands	r3, r1
 801611e:	4083      	lsls	r3, r0
 8016120:	00a4      	lsls	r4, r4, #2
 8016122:	4464      	add	r4, ip
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8016124:	00b6      	lsls	r6, r6, #2
 8016126:	59a5      	ldr	r5, [r4, r6]
 8016128:	4395      	bics	r5, r2
 801612a:	432b      	orrs	r3, r5
 801612c:	51a3      	str	r3, [r4, r6]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 801612e:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8016130:	4a0b      	ldr	r2, [pc, #44]	; (8016160 <HAL_NVIC_SetPriority+0x60>)
 8016132:	230f      	movs	r3, #15
 8016134:	4694      	mov	ip, r2
 8016136:	2203      	movs	r2, #3
 8016138:	4003      	ands	r3, r0
 801613a:	4010      	ands	r0, r2
 801613c:	32fc      	adds	r2, #252	; 0xfc
 801613e:	0015      	movs	r5, r2
 8016140:	00c0      	lsls	r0, r0, #3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8016142:	0189      	lsls	r1, r1, #6
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8016144:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8016146:	400a      	ands	r2, r1
 8016148:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 801614a:	3b08      	subs	r3, #8
 801614c:	089b      	lsrs	r3, r3, #2
 801614e:	009b      	lsls	r3, r3, #2
 8016150:	4463      	add	r3, ip
 8016152:	69dc      	ldr	r4, [r3, #28]
 8016154:	43ac      	bics	r4, r5
 8016156:	4322      	orrs	r2, r4
 8016158:	61da      	str	r2, [r3, #28]
 801615a:	e7e8      	b.n	801612e <HAL_NVIC_SetPriority+0x2e>
 801615c:	e000e100 	.word	0xe000e100
 8016160:	e000ed00 	.word	0xe000ed00

08016164 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8016164:	2800      	cmp	r0, #0
 8016166:	db05      	blt.n	8016174 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8016168:	231f      	movs	r3, #31
 801616a:	4018      	ands	r0, r3
 801616c:	3b1e      	subs	r3, #30
 801616e:	4083      	lsls	r3, r0
 8016170:	4a01      	ldr	r2, [pc, #4]	; (8016178 <HAL_NVIC_EnableIRQ+0x14>)
 8016172:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8016174:	4770      	bx	lr
 8016176:	46c0      	nop			; (mov r8, r8)
 8016178:	e000e100 	.word	0xe000e100

0801617c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 801617c:	2280      	movs	r2, #128	; 0x80
 801617e:	1e43      	subs	r3, r0, #1
 8016180:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8016182:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8016184:	4293      	cmp	r3, r2
 8016186:	d20e      	bcs.n	80161a6 <HAL_SYSTICK_Config+0x2a>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8016188:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 801618a:	4a07      	ldr	r2, [pc, #28]	; (80161a8 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 801618c:	4807      	ldr	r0, [pc, #28]	; (80161ac <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 801618e:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8016190:	6a03      	ldr	r3, [r0, #32]
 8016192:	0609      	lsls	r1, r1, #24
 8016194:	021b      	lsls	r3, r3, #8
 8016196:	0a1b      	lsrs	r3, r3, #8
 8016198:	430b      	orrs	r3, r1
 801619a:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 801619c:	2300      	movs	r3, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 801619e:	2000      	movs	r0, #0
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80161a0:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80161a2:	3307      	adds	r3, #7
 80161a4:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80161a6:	4770      	bx	lr
 80161a8:	e000e010 	.word	0xe000e010
 80161ac:	e000ed00 	.word	0xe000ed00

080161b0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80161b0:	b570      	push	{r4, r5, r6, lr}
 80161b2:	1e04      	subs	r4, r0, #0
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80161b4:	d027      	beq.n	8016206 <HAL_DMA_Init+0x56>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80161b6:	2521      	movs	r5, #33	; 0x21
 80161b8:	2302      	movs	r3, #2
 80161ba:	5543      	strb	r3, [r0, r5]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80161bc:	6800      	ldr	r0, [r0, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80161be:	4a13      	ldr	r2, [pc, #76]	; (801620c <HAL_DMA_Init+0x5c>)
  tmp = hdma->Instance->CCR;
 80161c0:	6803      	ldr	r3, [r0, #0]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80161c2:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80161c4:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 80161c6:	6863      	ldr	r3, [r4, #4]
 80161c8:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80161ca:	68e1      	ldr	r1, [r4, #12]
 80161cc:	430b      	orrs	r3, r1
 80161ce:	6921      	ldr	r1, [r4, #16]
 80161d0:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80161d2:	6961      	ldr	r1, [r4, #20]
 80161d4:	430b      	orrs	r3, r1
 80161d6:	69a1      	ldr	r1, [r4, #24]
 80161d8:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 80161da:	69e1      	ldr	r1, [r4, #28]
 80161dc:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 80161de:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80161e0:	6003      	str	r3, [r0, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80161e2:	4b0b      	ldr	r3, [pc, #44]	; (8016210 <HAL_DMA_Init+0x60>)
 80161e4:	2114      	movs	r1, #20
 80161e6:	469c      	mov	ip, r3
 80161e8:	4460      	add	r0, ip
 80161ea:	f7f9 ff9d 	bl	8010128 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 80161ee:	4b09      	ldr	r3, [pc, #36]	; (8016214 <HAL_DMA_Init+0x64>)
  hdma->State = HAL_DMA_STATE_READY;
 80161f0:	2201      	movs	r2, #1
  hdma->DmaBaseAddress = DMA1;
 80161f2:	63e3      	str	r3, [r4, #60]	; 0x3c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80161f4:	2300      	movs	r3, #0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80161f6:	0080      	lsls	r0, r0, #2
 80161f8:	6420      	str	r0, [r4, #64]	; 0x40
  return HAL_OK;
 80161fa:	2000      	movs	r0, #0
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80161fc:	63a3      	str	r3, [r4, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 80161fe:	5562      	strb	r2, [r4, r5]
  hdma->Lock = HAL_UNLOCKED;
 8016200:	321f      	adds	r2, #31
 8016202:	54a3      	strb	r3, [r4, r2]
}
 8016204:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8016206:	2001      	movs	r0, #1
 8016208:	e7fc      	b.n	8016204 <HAL_DMA_Init+0x54>
 801620a:	46c0      	nop			; (mov r8, r8)
 801620c:	ffffc00f 	.word	0xffffc00f
 8016210:	bffdfff8 	.word	0xbffdfff8
 8016214:	40020000 	.word	0x40020000

08016218 <HAL_DMA_Start>:
{
 8016218:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 801621a:	2420      	movs	r4, #32
 801621c:	5d05      	ldrb	r5, [r0, r4]
 801621e:	2d01      	cmp	r5, #1
 8016220:	d025      	beq.n	801626e <HAL_DMA_Start+0x56>
 8016222:	2501      	movs	r5, #1
  if (HAL_DMA_STATE_READY == hdma->State)
 8016224:	2721      	movs	r7, #33	; 0x21
  __HAL_LOCK(hdma);
 8016226:	5505      	strb	r5, [r0, r4]
  if (HAL_DMA_STATE_READY == hdma->State)
 8016228:	5dc5      	ldrb	r5, [r0, r7]
 801622a:	b2ee      	uxtb	r6, r5
 801622c:	2d01      	cmp	r5, #1
 801622e:	d003      	beq.n	8016238 <HAL_DMA_Start+0x20>
    __HAL_UNLOCK(hdma);
 8016230:	2300      	movs	r3, #0
 8016232:	5503      	strb	r3, [r0, r4]
    status = HAL_BUSY;
 8016234:	2002      	movs	r0, #2
}
 8016236:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8016238:	3c1e      	subs	r4, #30
 801623a:	55c4      	strb	r4, [r0, r7]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 801623c:	2400      	movs	r4, #0
 801623e:	6384      	str	r4, [r0, #56]	; 0x38
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8016240:	6804      	ldr	r4, [r0, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8016242:	6c07      	ldr	r7, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8016244:	6825      	ldr	r5, [r4, #0]
 8016246:	43b5      	bics	r5, r6
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8016248:	40be      	lsls	r6, r7
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 801624a:	6025      	str	r5, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 801624c:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 801624e:	606e      	str	r6, [r5, #4]
  hdma->Instance->CNDTR = DataLength;
 8016250:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8016252:	6843      	ldr	r3, [r0, #4]
 8016254:	2b10      	cmp	r3, #16
 8016256:	d007      	beq.n	8016268 <HAL_DMA_Start+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8016258:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 801625a:	60e2      	str	r2, [r4, #12]
    hdma->Instance->CCR |= DMA_CCR_EN;
 801625c:	2201      	movs	r2, #1
 801625e:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8016260:	2000      	movs	r0, #0
    hdma->Instance->CCR |= DMA_CCR_EN;
 8016262:	4313      	orrs	r3, r2
 8016264:	6023      	str	r3, [r4, #0]
 8016266:	e7e6      	b.n	8016236 <HAL_DMA_Start+0x1e>
    hdma->Instance->CPAR = DstAddress;
 8016268:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 801626a:	60e1      	str	r1, [r4, #12]
 801626c:	e7f6      	b.n	801625c <HAL_DMA_Start+0x44>
  __HAL_LOCK(hdma);
 801626e:	2002      	movs	r0, #2
 8016270:	e7e1      	b.n	8016236 <HAL_DMA_Start+0x1e>
 8016272:	46c0      	nop			; (mov r8, r8)

08016274 <HAL_DMA_Start_IT>:
{
 8016274:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 8016276:	2420      	movs	r4, #32
 8016278:	5d05      	ldrb	r5, [r0, r4]
 801627a:	2d01      	cmp	r5, #1
 801627c:	d037      	beq.n	80162ee <HAL_DMA_Start_IT+0x7a>
 801627e:	2501      	movs	r5, #1
  if (HAL_DMA_STATE_READY == hdma->State)
 8016280:	2721      	movs	r7, #33	; 0x21
  __HAL_LOCK(hdma);
 8016282:	5505      	strb	r5, [r0, r4]
  if (HAL_DMA_STATE_READY == hdma->State)
 8016284:	5dc5      	ldrb	r5, [r0, r7]
 8016286:	b2ee      	uxtb	r6, r5
 8016288:	2d01      	cmp	r5, #1
 801628a:	d003      	beq.n	8016294 <HAL_DMA_Start_IT+0x20>
    __HAL_UNLOCK(hdma);
 801628c:	2300      	movs	r3, #0
 801628e:	5503      	strb	r3, [r0, r4]
    status = HAL_BUSY;
 8016290:	2002      	movs	r0, #2
}
 8016292:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8016294:	3c1e      	subs	r4, #30
 8016296:	55c4      	strb	r4, [r0, r7]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8016298:	2400      	movs	r4, #0
 801629a:	6384      	str	r4, [r0, #56]	; 0x38
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 801629c:	6804      	ldr	r4, [r0, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 801629e:	6c07      	ldr	r7, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80162a0:	6825      	ldr	r5, [r4, #0]
 80162a2:	43b5      	bics	r5, r6
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80162a4:	40be      	lsls	r6, r7
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80162a6:	6025      	str	r5, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80162a8:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 80162aa:	606e      	str	r6, [r5, #4]
  hdma->Instance->CNDTR = DataLength;
 80162ac:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80162ae:	6843      	ldr	r3, [r0, #4]
 80162b0:	2b10      	cmp	r3, #16
 80162b2:	d00e      	beq.n	80162d2 <HAL_DMA_Start_IT+0x5e>
    if (NULL != hdma->XferHalfCpltCallback)
 80162b4:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->Instance->CPAR = SrcAddress;
 80162b6:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 80162b8:	60e2      	str	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 80162ba:	2b00      	cmp	r3, #0
 80162bc:	d00e      	beq.n	80162dc <HAL_DMA_Start_IT+0x68>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80162be:	220e      	movs	r2, #14
 80162c0:	6823      	ldr	r3, [r4, #0]
 80162c2:	4313      	orrs	r3, r2
 80162c4:	6023      	str	r3, [r4, #0]
    hdma->Instance->CCR |= DMA_CCR_EN;
 80162c6:	2201      	movs	r2, #1
 80162c8:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80162ca:	2000      	movs	r0, #0
    hdma->Instance->CCR |= DMA_CCR_EN;
 80162cc:	4313      	orrs	r3, r2
 80162ce:	6023      	str	r3, [r4, #0]
 80162d0:	e7df      	b.n	8016292 <HAL_DMA_Start_IT+0x1e>
    if (NULL != hdma->XferHalfCpltCallback)
 80162d2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->Instance->CPAR = DstAddress;
 80162d4:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80162d6:	60e1      	str	r1, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 80162d8:	2b00      	cmp	r3, #0
 80162da:	d1f0      	bne.n	80162be <HAL_DMA_Start_IT+0x4a>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80162dc:	220a      	movs	r2, #10
 80162de:	6823      	ldr	r3, [r4, #0]
 80162e0:	4313      	orrs	r3, r2
 80162e2:	6023      	str	r3, [r4, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80162e4:	6823      	ldr	r3, [r4, #0]
 80162e6:	3a06      	subs	r2, #6
 80162e8:	4393      	bics	r3, r2
 80162ea:	6023      	str	r3, [r4, #0]
 80162ec:	e7eb      	b.n	80162c6 <HAL_DMA_Start_IT+0x52>
  __HAL_LOCK(hdma);
 80162ee:	2002      	movs	r0, #2
 80162f0:	e7cf      	b.n	8016292 <HAL_DMA_Start_IT+0x1e>
 80162f2:	46c0      	nop			; (mov r8, r8)

080162f4 <HAL_DMA_Abort>:
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80162f4:	2321      	movs	r3, #33	; 0x21
{
 80162f6:	b530      	push	{r4, r5, lr}
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80162f8:	5cc2      	ldrb	r2, [r0, r3]
 80162fa:	2a02      	cmp	r2, #2
 80162fc:	d006      	beq.n	801630c <HAL_DMA_Abort+0x18>
    __HAL_UNLOCK(hdma);
 80162fe:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8016300:	3b1d      	subs	r3, #29
 8016302:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8016304:	331c      	adds	r3, #28
 8016306:	54c2      	strb	r2, [r0, r3]
    return HAL_ERROR;
 8016308:	2001      	movs	r0, #1
}
 801630a:	bd30      	pop	{r4, r5, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 801630c:	240e      	movs	r4, #14
 801630e:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8016310:	6c05      	ldr	r5, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8016312:	6811      	ldr	r1, [r2, #0]
 8016314:	43a1      	bics	r1, r4
 8016316:	6011      	str	r1, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8016318:	2101      	movs	r1, #1
 801631a:	6814      	ldr	r4, [r2, #0]
 801631c:	438c      	bics	r4, r1
 801631e:	6014      	str	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8016320:	000c      	movs	r4, r1
 8016322:	40ac      	lsls	r4, r5
 8016324:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8016326:	6054      	str	r4, [r2, #4]
  hdma->State = HAL_DMA_STATE_READY;
 8016328:	54c1      	strb	r1, [r0, r3]
  __HAL_UNLOCK(hdma);
 801632a:	2200      	movs	r2, #0
 801632c:	2320      	movs	r3, #32
 801632e:	54c2      	strb	r2, [r0, r3]
  return HAL_OK;
 8016330:	2000      	movs	r0, #0
 8016332:	e7ea      	b.n	801630a <HAL_DMA_Abort+0x16>

08016334 <HAL_DMA_Abort_IT>:
  if (HAL_DMA_STATE_BUSY != hdma->State)
 8016334:	2321      	movs	r3, #33	; 0x21
{
 8016336:	b570      	push	{r4, r5, r6, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 8016338:	5cc2      	ldrb	r2, [r0, r3]
 801633a:	2a02      	cmp	r2, #2
 801633c:	d003      	beq.n	8016346 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 801633e:	3b1d      	subs	r3, #29
 8016340:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8016342:	2001      	movs	r0, #1
}
 8016344:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8016346:	240e      	movs	r4, #14
 8016348:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 801634a:	6c05      	ldr	r5, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 801634c:	6811      	ldr	r1, [r2, #0]
 801634e:	43a1      	bics	r1, r4
 8016350:	6011      	str	r1, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8016352:	2101      	movs	r1, #1
 8016354:	6814      	ldr	r4, [r2, #0]
 8016356:	438c      	bics	r4, r1
 8016358:	6014      	str	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 801635a:	000c      	movs	r4, r1
 801635c:	40ac      	lsls	r4, r5
 801635e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8016360:	6054      	str	r4, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8016362:	54c1      	strb	r1, [r0, r3]
    __HAL_UNLOCK(hdma);
 8016364:	2200      	movs	r2, #0
 8016366:	2320      	movs	r3, #32
 8016368:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferAbortCallback != NULL)
 801636a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 801636c:	2b00      	cmp	r3, #0
 801636e:	d002      	beq.n	8016376 <HAL_DMA_Abort_IT+0x42>
      hdma->XferAbortCallback(hdma);
 8016370:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8016372:	2000      	movs	r0, #0
 8016374:	e7e6      	b.n	8016344 <HAL_DMA_Abort_IT+0x10>
 8016376:	2000      	movs	r0, #0
 8016378:	e7e4      	b.n	8016344 <HAL_DMA_Abort_IT+0x10>
 801637a:	46c0      	nop			; (mov r8, r8)

0801637c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 801637c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801637e:	464e      	mov	r6, r9
 8016380:	46de      	mov	lr, fp
 8016382:	4657      	mov	r7, sl
 8016384:	4645      	mov	r5, r8
 8016386:	b5e0      	push	{r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8016388:	680a      	ldr	r2, [r1, #0]
{
 801638a:	4689      	mov	r9, r1
  uint32_t position = 0x00u;
 801638c:	2300      	movs	r3, #0
{
 801638e:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8016390:	2a00      	cmp	r2, #0
 8016392:	d075      	beq.n	8016480 <HAL_GPIO_Init+0x104>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8016394:	2101      	movs	r1, #1
 8016396:	4688      	mov	r8, r1
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8016398:	496c      	ldr	r1, [pc, #432]	; (801654c <HAL_GPIO_Init+0x1d0>)
 801639a:	468b      	mov	fp, r1
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 801639c:	4644      	mov	r4, r8
 801639e:	0015      	movs	r5, r2
 80163a0:	409c      	lsls	r4, r3
 80163a2:	4025      	ands	r5, r4
 80163a4:	9501      	str	r5, [sp, #4]
    if (iocurrent != 0x00u)
 80163a6:	4222      	tst	r2, r4
 80163a8:	d066      	beq.n	8016478 <HAL_GPIO_Init+0xfc>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80163aa:	464d      	mov	r5, r9
 80163ac:	2603      	movs	r6, #3
 80163ae:	686d      	ldr	r5, [r5, #4]
 80163b0:	402e      	ands	r6, r5
 80163b2:	46aa      	mov	sl, r5
 80163b4:	1e75      	subs	r5, r6, #1
 80163b6:	2d01      	cmp	r5, #1
 80163b8:	d969      	bls.n	801648e <HAL_GPIO_Init+0x112>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80163ba:	005f      	lsls	r7, r3, #1
 80163bc:	2e03      	cmp	r6, #3
 80163be:	d000      	beq.n	80163c2 <HAL_GPIO_Init+0x46>
 80163c0:	e0a5      	b.n	801650e <HAL_GPIO_Init+0x192>
 80163c2:	0034      	movs	r4, r6
 80163c4:	40bc      	lsls	r4, r7
 80163c6:	43e1      	mvns	r1, r4
 80163c8:	9102      	str	r1, [sp, #8]
      temp = GPIOx->MODER;
 80163ca:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80163cc:	9d02      	ldr	r5, [sp, #8]
 80163ce:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80163d0:	4325      	orrs	r5, r4
      GPIOx->MODER = temp;
 80163d2:	6005      	str	r5, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80163d4:	25c0      	movs	r5, #192	; 0xc0
 80163d6:	4654      	mov	r4, sl
 80163d8:	02ad      	lsls	r5, r5, #10
 80163da:	422c      	tst	r4, r5
 80163dc:	d04c      	beq.n	8016478 <HAL_GPIO_Init+0xfc>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80163de:	4659      	mov	r1, fp
 80163e0:	698c      	ldr	r4, [r1, #24]
 80163e2:	4641      	mov	r1, r8
 80163e4:	430c      	orrs	r4, r1
 80163e6:	4659      	mov	r1, fp
 80163e8:	618c      	str	r4, [r1, #24]
 80163ea:	698c      	ldr	r4, [r1, #24]
 80163ec:	4641      	mov	r1, r8

        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80163ee:	2603      	movs	r6, #3
 80163f0:	270f      	movs	r7, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80163f2:	400c      	ands	r4, r1
 80163f4:	4956      	ldr	r1, [pc, #344]	; (8016550 <HAL_GPIO_Init+0x1d4>)
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80163f6:	401e      	ands	r6, r3
 80163f8:	468c      	mov	ip, r1
 80163fa:	00b6      	lsls	r6, r6, #2
 80163fc:	40b7      	lsls	r7, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80163fe:	2190      	movs	r1, #144	; 0x90
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8016400:	9405      	str	r4, [sp, #20]
 8016402:	9c05      	ldr	r4, [sp, #20]
        temp = SYSCFG->EXTICR[position >> 2u];
 8016404:	089c      	lsrs	r4, r3, #2
 8016406:	00a4      	lsls	r4, r4, #2
 8016408:	4464      	add	r4, ip
 801640a:	68a5      	ldr	r5, [r4, #8]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 801640c:	05c9      	lsls	r1, r1, #23
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 801640e:	43bd      	bics	r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8016410:	4288      	cmp	r0, r1
 8016412:	d00e      	beq.n	8016432 <HAL_GPIO_Init+0xb6>
 8016414:	4f4f      	ldr	r7, [pc, #316]	; (8016554 <HAL_GPIO_Init+0x1d8>)
 8016416:	42b8      	cmp	r0, r7
 8016418:	d100      	bne.n	801641c <HAL_GPIO_Init+0xa0>
 801641a:	e08e      	b.n	801653a <HAL_GPIO_Init+0x1be>
 801641c:	4f4e      	ldr	r7, [pc, #312]	; (8016558 <HAL_GPIO_Init+0x1dc>)
 801641e:	42b8      	cmp	r0, r7
 8016420:	d100      	bne.n	8016424 <HAL_GPIO_Init+0xa8>
 8016422:	e08e      	b.n	8016542 <HAL_GPIO_Init+0x1c6>
 8016424:	4f4d      	ldr	r7, [pc, #308]	; (801655c <HAL_GPIO_Init+0x1e0>)
 8016426:	42b8      	cmp	r0, r7
 8016428:	d100      	bne.n	801642c <HAL_GPIO_Init+0xb0>
 801642a:	e082      	b.n	8016532 <HAL_GPIO_Init+0x1b6>
 801642c:	2705      	movs	r7, #5
 801642e:	40b7      	lsls	r7, r6
 8016430:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8016432:	494b      	ldr	r1, [pc, #300]	; (8016560 <HAL_GPIO_Init+0x1e4>)
        SYSCFG->EXTICR[position >> 2u] = temp;
 8016434:	60a5      	str	r5, [r4, #8]
        temp = EXTI->RTSR;
 8016436:	688c      	ldr	r4, [r1, #8]
        temp &= ~(iocurrent);
 8016438:	9901      	ldr	r1, [sp, #4]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 801643a:	2580      	movs	r5, #128	; 0x80
        temp &= ~(iocurrent);
 801643c:	43ce      	mvns	r6, r1
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 801643e:	4651      	mov	r1, sl
 8016440:	036d      	lsls	r5, r5, #13
 8016442:	4229      	tst	r1, r5
 8016444:	d000      	beq.n	8016448 <HAL_GPIO_Init+0xcc>
 8016446:	e071      	b.n	801652c <HAL_GPIO_Init+0x1b0>
        temp &= ~(iocurrent);
 8016448:	4034      	ands	r4, r6
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 801644a:	4945      	ldr	r1, [pc, #276]	; (8016560 <HAL_GPIO_Init+0x1e4>)
 801644c:	608c      	str	r4, [r1, #8]

        temp = EXTI->FTSR;
 801644e:	68cc      	ldr	r4, [r1, #12]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8016450:	4651      	mov	r1, sl
 8016452:	0289      	lsls	r1, r1, #10
 8016454:	d467      	bmi.n	8016526 <HAL_GPIO_Init+0x1aa>
        temp &= ~(iocurrent);
 8016456:	4034      	ands	r4, r6
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 8016458:	4941      	ldr	r1, [pc, #260]	; (8016560 <HAL_GPIO_Init+0x1e4>)
 801645a:	60cc      	str	r4, [r1, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 801645c:	684d      	ldr	r5, [r1, #4]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 801645e:	4651      	mov	r1, sl
 8016460:	0389      	lsls	r1, r1, #14
 8016462:	d45d      	bmi.n	8016520 <HAL_GPIO_Init+0x1a4>
        temp &= ~(iocurrent);
 8016464:	4035      	ands	r5, r6
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8016466:	493e      	ldr	r1, [pc, #248]	; (8016560 <HAL_GPIO_Init+0x1e4>)
 8016468:	604d      	str	r5, [r1, #4]

        temp = EXTI->IMR;
 801646a:	680c      	ldr	r4, [r1, #0]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 801646c:	4651      	mov	r1, sl
 801646e:	03c9      	lsls	r1, r1, #15
 8016470:	d452      	bmi.n	8016518 <HAL_GPIO_Init+0x19c>
        temp &= ~(iocurrent);
 8016472:	4034      	ands	r4, r6
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8016474:	493a      	ldr	r1, [pc, #232]	; (8016560 <HAL_GPIO_Init+0x1e4>)
 8016476:	600c      	str	r4, [r1, #0]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8016478:	0014      	movs	r4, r2
      }
    }

    position++;
 801647a:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 801647c:	40dc      	lsrs	r4, r3
 801647e:	d18d      	bne.n	801639c <HAL_GPIO_Init+0x20>
  } 
}
 8016480:	b007      	add	sp, #28
 8016482:	bcf0      	pop	{r4, r5, r6, r7}
 8016484:	46bb      	mov	fp, r7
 8016486:	46b2      	mov	sl, r6
 8016488:	46a9      	mov	r9, r5
 801648a:	46a0      	mov	r8, r4
 801648c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        temp = GPIOx->OSPEEDR;
 801648e:	6885      	ldr	r5, [r0, #8]
 8016490:	005f      	lsls	r7, r3, #1
 8016492:	9503      	str	r5, [sp, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8016494:	2503      	movs	r5, #3
 8016496:	40bd      	lsls	r5, r7
 8016498:	46ac      	mov	ip, r5
 801649a:	43e9      	mvns	r1, r5
 801649c:	9102      	str	r1, [sp, #8]
 801649e:	4661      	mov	r1, ip
 80164a0:	9d03      	ldr	r5, [sp, #12]
 80164a2:	438d      	bics	r5, r1
        temp |= (GPIO_Init->Speed << (position * 2u));
 80164a4:	4649      	mov	r1, r9
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80164a6:	9503      	str	r5, [sp, #12]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80164a8:	68cd      	ldr	r5, [r1, #12]
 80164aa:	40bd      	lsls	r5, r7
 80164ac:	46ac      	mov	ip, r5
 80164ae:	4661      	mov	r1, ip
 80164b0:	9d03      	ldr	r5, [sp, #12]
 80164b2:	430d      	orrs	r5, r1
        GPIOx->OSPEEDR = temp;
 80164b4:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 80164b6:	6841      	ldr	r1, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80164b8:	000d      	movs	r5, r1
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80164ba:	4651      	mov	r1, sl
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80164bc:	43a5      	bics	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80164be:	090c      	lsrs	r4, r1, #4
 80164c0:	4641      	mov	r1, r8
 80164c2:	400c      	ands	r4, r1
 80164c4:	409c      	lsls	r4, r3
 80164c6:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 80164c8:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 80164ca:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80164cc:	9902      	ldr	r1, [sp, #8]
 80164ce:	400c      	ands	r4, r1
 80164d0:	46a4      	mov	ip, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80164d2:	464c      	mov	r4, r9
 80164d4:	68a4      	ldr	r4, [r4, #8]
 80164d6:	4665      	mov	r5, ip
 80164d8:	40bc      	lsls	r4, r7
 80164da:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 80164dc:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80164de:	0034      	movs	r4, r6
 80164e0:	40bc      	lsls	r4, r7
 80164e2:	2e02      	cmp	r6, #2
 80164e4:	d000      	beq.n	80164e8 <HAL_GPIO_Init+0x16c>
 80164e6:	e770      	b.n	80163ca <HAL_GPIO_Init+0x4e>
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80164e8:	2707      	movs	r7, #7
 80164ea:	250f      	movs	r5, #15
 80164ec:	401f      	ands	r7, r3
 80164ee:	00bf      	lsls	r7, r7, #2
 80164f0:	40bd      	lsls	r5, r7
        temp = GPIOx->AFR[position >> 3u];
 80164f2:	08de      	lsrs	r6, r3, #3
 80164f4:	00b6      	lsls	r6, r6, #2
 80164f6:	1986      	adds	r6, r0, r6
 80164f8:	6a31      	ldr	r1, [r6, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80164fa:	43a9      	bics	r1, r5
 80164fc:	468c      	mov	ip, r1
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80164fe:	4649      	mov	r1, r9
 8016500:	6909      	ldr	r1, [r1, #16]
 8016502:	40b9      	lsls	r1, r7
 8016504:	000f      	movs	r7, r1
 8016506:	4661      	mov	r1, ip
 8016508:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3u] = temp;
 801650a:	6237      	str	r7, [r6, #32]
 801650c:	e75d      	b.n	80163ca <HAL_GPIO_Init+0x4e>
 801650e:	2503      	movs	r5, #3
 8016510:	40bd      	lsls	r5, r7
 8016512:	43e9      	mvns	r1, r5
 8016514:	9102      	str	r1, [sp, #8]
 8016516:	e7d8      	b.n	80164ca <HAL_GPIO_Init+0x14e>
          temp |= iocurrent;
 8016518:	9901      	ldr	r1, [sp, #4]
 801651a:	4321      	orrs	r1, r4
 801651c:	000c      	movs	r4, r1
 801651e:	e7a9      	b.n	8016474 <HAL_GPIO_Init+0xf8>
          temp |= iocurrent;
 8016520:	9901      	ldr	r1, [sp, #4]
 8016522:	430d      	orrs	r5, r1
 8016524:	e79f      	b.n	8016466 <HAL_GPIO_Init+0xea>
          temp |= iocurrent;
 8016526:	9901      	ldr	r1, [sp, #4]
 8016528:	430c      	orrs	r4, r1
 801652a:	e795      	b.n	8016458 <HAL_GPIO_Init+0xdc>
          temp |= iocurrent;
 801652c:	9901      	ldr	r1, [sp, #4]
 801652e:	430c      	orrs	r4, r1
 8016530:	e78b      	b.n	801644a <HAL_GPIO_Init+0xce>
 8016532:	2103      	movs	r1, #3
 8016534:	40b1      	lsls	r1, r6
 8016536:	430d      	orrs	r5, r1
 8016538:	e77b      	b.n	8016432 <HAL_GPIO_Init+0xb6>
 801653a:	4641      	mov	r1, r8
 801653c:	40b1      	lsls	r1, r6
 801653e:	430d      	orrs	r5, r1
 8016540:	e777      	b.n	8016432 <HAL_GPIO_Init+0xb6>
 8016542:	2702      	movs	r7, #2
 8016544:	40b7      	lsls	r7, r6
 8016546:	433d      	orrs	r5, r7
 8016548:	e773      	b.n	8016432 <HAL_GPIO_Init+0xb6>
 801654a:	46c0      	nop			; (mov r8, r8)
 801654c:	40021000 	.word	0x40021000
 8016550:	40010000 	.word	0x40010000
 8016554:	48000400 	.word	0x48000400
 8016558:	48000800 	.word	0x48000800
 801655c:	48000c00 	.word	0x48000c00
 8016560:	40010400 	.word	0x40010400

08016564 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8016564:	6900      	ldr	r0, [r0, #16]
 8016566:	4008      	ands	r0, r1
 8016568:	1e41      	subs	r1, r0, #1
 801656a:	4188      	sbcs	r0, r1
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 801656c:	b2c0      	uxtb	r0, r0
  }
 801656e:	4770      	bx	lr

08016570 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8016570:	2a00      	cmp	r2, #0
 8016572:	d001      	beq.n	8016578 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8016574:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8016576:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8016578:	6281      	str	r1, [r0, #40]	; 0x28
}
 801657a:	e7fc      	b.n	8016576 <HAL_GPIO_WritePin+0x6>

0801657c <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 801657c:	b570      	push	{r4, r5, r6, lr}
 801657e:	1e04      	subs	r4, r0, #0
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8016580:	d023      	beq.n	80165ca <HAL_IWDG_Init+0x4e>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8016582:	6803      	ldr	r3, [r0, #0]
 8016584:	4a15      	ldr	r2, [pc, #84]	; (80165dc <HAL_IWDG_Init+0x60>)
 8016586:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8016588:	4a15      	ldr	r2, [pc, #84]	; (80165e0 <HAL_IWDG_Init+0x64>)
 801658a:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 801658c:	6842      	ldr	r2, [r0, #4]
 801658e:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8016590:	6882      	ldr	r2, [r0, #8]
 8016592:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8016594:	f7ff fb0e 	bl	8015bb4 <HAL_GetTick>

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8016598:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 801659a:	0006      	movs	r6, r0
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 801659c:	68da      	ldr	r2, [r3, #12]
 801659e:	0752      	lsls	r2, r2, #29
 80165a0:	d00c      	beq.n	80165bc <HAL_IWDG_Init+0x40>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80165a2:	2507      	movs	r5, #7
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80165a4:	f7ff fb06 	bl	8015bb4 <HAL_GetTick>
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80165a8:	6823      	ldr	r3, [r4, #0]
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80165aa:	1b80      	subs	r0, r0, r6
 80165ac:	2827      	cmp	r0, #39	; 0x27
 80165ae:	d902      	bls.n	80165b6 <HAL_IWDG_Init+0x3a>
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80165b0:	68da      	ldr	r2, [r3, #12]
 80165b2:	4215      	tst	r5, r2
 80165b4:	d10b      	bne.n	80165ce <HAL_IWDG_Init+0x52>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80165b6:	68da      	ldr	r2, [r3, #12]
 80165b8:	4215      	tst	r5, r2
 80165ba:	d1f3      	bne.n	80165a4 <HAL_IWDG_Init+0x28>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 80165bc:	6919      	ldr	r1, [r3, #16]
 80165be:	68e2      	ldr	r2, [r4, #12]
 80165c0:	4291      	cmp	r1, r2
 80165c2:	d006      	beq.n	80165d2 <HAL_IWDG_Init+0x56>
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
  }

  /* Return function status */
  return HAL_OK;
 80165c4:	2000      	movs	r0, #0
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 80165c6:	611a      	str	r2, [r3, #16]
}
 80165c8:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80165ca:	2001      	movs	r0, #1
 80165cc:	e7fc      	b.n	80165c8 <HAL_IWDG_Init+0x4c>
        return HAL_TIMEOUT;
 80165ce:	2003      	movs	r0, #3
 80165d0:	e7fa      	b.n	80165c8 <HAL_IWDG_Init+0x4c>
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80165d2:	4a04      	ldr	r2, [pc, #16]	; (80165e4 <HAL_IWDG_Init+0x68>)
  return HAL_OK;
 80165d4:	2000      	movs	r0, #0
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80165d6:	601a      	str	r2, [r3, #0]
 80165d8:	e7f6      	b.n	80165c8 <HAL_IWDG_Init+0x4c>
 80165da:	46c0      	nop			; (mov r8, r8)
 80165dc:	0000cccc 	.word	0x0000cccc
 80165e0:	00005555 	.word	0x00005555
 80165e4:	0000aaaa 	.word	0x0000aaaa

080165e8 <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80165e8:	6803      	ldr	r3, [r0, #0]
 80165ea:	4a02      	ldr	r2, [pc, #8]	; (80165f4 <HAL_IWDG_Refresh+0xc>)

  /* Return function status */
  return HAL_OK;
}
 80165ec:	2000      	movs	r0, #0
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80165ee:	601a      	str	r2, [r3, #0]
}
 80165f0:	4770      	bx	lr
 80165f2:	46c0      	nop			; (mov r8, r8)
 80165f4:	0000aaaa 	.word	0x0000aaaa

080165f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80165f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80165fa:	46ce      	mov	lr, r9
 80165fc:	4647      	mov	r7, r8
 80165fe:	b580      	push	{r7, lr}
 8016600:	0004      	movs	r4, r0
 8016602:	b083      	sub	sp, #12
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8016604:	2800      	cmp	r0, #0
 8016606:	d100      	bne.n	801660a <HAL_RCC_OscConfig+0x12>
 8016608:	e0ed      	b.n	80167e6 <HAL_RCC_OscConfig+0x1ee>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 801660a:	6803      	ldr	r3, [r0, #0]
 801660c:	07da      	lsls	r2, r3, #31
 801660e:	d52f      	bpl.n	8016670 <HAL_RCC_OscConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8016610:	210c      	movs	r1, #12
 8016612:	48c2      	ldr	r0, [pc, #776]	; (801691c <HAL_RCC_OscConfig+0x324>)
 8016614:	6842      	ldr	r2, [r0, #4]
 8016616:	400a      	ands	r2, r1
 8016618:	2a04      	cmp	r2, #4
 801661a:	d100      	bne.n	801661e <HAL_RCC_OscConfig+0x26>
 801661c:	e105      	b.n	801682a <HAL_RCC_OscConfig+0x232>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 801661e:	6842      	ldr	r2, [r0, #4]
 8016620:	4011      	ands	r1, r2
 8016622:	2908      	cmp	r1, #8
 8016624:	d100      	bne.n	8016628 <HAL_RCC_OscConfig+0x30>
 8016626:	e0f7      	b.n	8016818 <HAL_RCC_OscConfig+0x220>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8016628:	6863      	ldr	r3, [r4, #4]
 801662a:	2b01      	cmp	r3, #1
 801662c:	d100      	bne.n	8016630 <HAL_RCC_OscConfig+0x38>
 801662e:	e106      	b.n	801683e <HAL_RCC_OscConfig+0x246>
 8016630:	2b00      	cmp	r3, #0
 8016632:	d100      	bne.n	8016636 <HAL_RCC_OscConfig+0x3e>
 8016634:	e128      	b.n	8016888 <HAL_RCC_OscConfig+0x290>
 8016636:	2b05      	cmp	r3, #5
 8016638:	d100      	bne.n	801663c <HAL_RCC_OscConfig+0x44>
 801663a:	e22c      	b.n	8016a96 <HAL_RCC_OscConfig+0x49e>
 801663c:	4bb7      	ldr	r3, [pc, #732]	; (801691c <HAL_RCC_OscConfig+0x324>)
 801663e:	49b8      	ldr	r1, [pc, #736]	; (8016920 <HAL_RCC_OscConfig+0x328>)
 8016640:	681a      	ldr	r2, [r3, #0]
 8016642:	400a      	ands	r2, r1
 8016644:	601a      	str	r2, [r3, #0]
 8016646:	681a      	ldr	r2, [r3, #0]
 8016648:	49b6      	ldr	r1, [pc, #728]	; (8016924 <HAL_RCC_OscConfig+0x32c>)
 801664a:	400a      	ands	r2, r1
 801664c:	601a      	str	r2, [r3, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 801664e:	f7ff fab1 	bl	8015bb4 <HAL_GetTick>
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8016652:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8016654:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8016656:	4fb1      	ldr	r7, [pc, #708]	; (801691c <HAL_RCC_OscConfig+0x324>)
 8016658:	02b6      	lsls	r6, r6, #10
 801665a:	e005      	b.n	8016668 <HAL_RCC_OscConfig+0x70>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 801665c:	f7ff faaa 	bl	8015bb4 <HAL_GetTick>
 8016660:	1b40      	subs	r0, r0, r5
 8016662:	2864      	cmp	r0, #100	; 0x64
 8016664:	d900      	bls.n	8016668 <HAL_RCC_OscConfig+0x70>
 8016666:	e10d      	b.n	8016884 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8016668:	683b      	ldr	r3, [r7, #0]
 801666a:	4233      	tst	r3, r6
 801666c:	d0f6      	beq.n	801665c <HAL_RCC_OscConfig+0x64>
 801666e:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8016670:	079a      	lsls	r2, r3, #30
 8016672:	d529      	bpl.n	80166c8 <HAL_RCC_OscConfig+0xd0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8016674:	220c      	movs	r2, #12
 8016676:	49a9      	ldr	r1, [pc, #676]	; (801691c <HAL_RCC_OscConfig+0x324>)
 8016678:	6848      	ldr	r0, [r1, #4]
 801667a:	4202      	tst	r2, r0
 801667c:	d100      	bne.n	8016680 <HAL_RCC_OscConfig+0x88>
 801667e:	e0ab      	b.n	80167d8 <HAL_RCC_OscConfig+0x1e0>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8016680:	6848      	ldr	r0, [r1, #4]
 8016682:	4002      	ands	r2, r0
 8016684:	2a08      	cmp	r2, #8
 8016686:	d100      	bne.n	801668a <HAL_RCC_OscConfig+0x92>
 8016688:	e09d      	b.n	80167c6 <HAL_RCC_OscConfig+0x1ce>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 801668a:	68e3      	ldr	r3, [r4, #12]
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 801668c:	4da3      	ldr	r5, [pc, #652]	; (801691c <HAL_RCC_OscConfig+0x324>)
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 801668e:	2b00      	cmp	r3, #0
 8016690:	d100      	bne.n	8016694 <HAL_RCC_OscConfig+0x9c>
 8016692:	e130      	b.n	80168f6 <HAL_RCC_OscConfig+0x2fe>
        __HAL_RCC_HSI_ENABLE();
 8016694:	2201      	movs	r2, #1
 8016696:	682b      	ldr	r3, [r5, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8016698:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 801669a:	4313      	orrs	r3, r2
 801669c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 801669e:	f7ff fa89 	bl	8015bb4 <HAL_GetTick>
 80166a2:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80166a4:	e005      	b.n	80166b2 <HAL_RCC_OscConfig+0xba>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80166a6:	f7ff fa85 	bl	8015bb4 <HAL_GetTick>
 80166aa:	1b80      	subs	r0, r0, r6
 80166ac:	2802      	cmp	r0, #2
 80166ae:	d900      	bls.n	80166b2 <HAL_RCC_OscConfig+0xba>
 80166b0:	e0e8      	b.n	8016884 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80166b2:	682b      	ldr	r3, [r5, #0]
 80166b4:	421f      	tst	r7, r3
 80166b6:	d0f6      	beq.n	80166a6 <HAL_RCC_OscConfig+0xae>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80166b8:	21f8      	movs	r1, #248	; 0xf8
 80166ba:	682a      	ldr	r2, [r5, #0]
 80166bc:	6923      	ldr	r3, [r4, #16]
 80166be:	438a      	bics	r2, r1
 80166c0:	00db      	lsls	r3, r3, #3
 80166c2:	4313      	orrs	r3, r2
 80166c4:	602b      	str	r3, [r5, #0]
 80166c6:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80166c8:	071a      	lsls	r2, r3, #28
 80166ca:	d42d      	bmi.n	8016728 <HAL_RCC_OscConfig+0x130>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80166cc:	075a      	lsls	r2, r3, #29
 80166ce:	d544      	bpl.n	801675a <HAL_RCC_OscConfig+0x162>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80166d0:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 80166d2:	2000      	movs	r0, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80166d4:	4b91      	ldr	r3, [pc, #580]	; (801691c <HAL_RCC_OscConfig+0x324>)
 80166d6:	0552      	lsls	r2, r2, #21
 80166d8:	69d9      	ldr	r1, [r3, #28]
    FlagStatus       pwrclkchanged = RESET;
 80166da:	4681      	mov	r9, r0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80166dc:	4211      	tst	r1, r2
 80166de:	d108      	bne.n	80166f2 <HAL_RCC_OscConfig+0xfa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80166e0:	69d9      	ldr	r1, [r3, #28]
 80166e2:	4311      	orrs	r1, r2
 80166e4:	61d9      	str	r1, [r3, #28]
 80166e6:	69db      	ldr	r3, [r3, #28]
 80166e8:	401a      	ands	r2, r3
 80166ea:	9201      	str	r2, [sp, #4]
 80166ec:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80166ee:	2301      	movs	r3, #1
 80166f0:	4699      	mov	r9, r3
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80166f2:	2780      	movs	r7, #128	; 0x80
 80166f4:	4e8c      	ldr	r6, [pc, #560]	; (8016928 <HAL_RCC_OscConfig+0x330>)
 80166f6:	007f      	lsls	r7, r7, #1
 80166f8:	6833      	ldr	r3, [r6, #0]
 80166fa:	423b      	tst	r3, r7
 80166fc:	d100      	bne.n	8016700 <HAL_RCC_OscConfig+0x108>
 80166fe:	e0a5      	b.n	801684c <HAL_RCC_OscConfig+0x254>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8016700:	68a3      	ldr	r3, [r4, #8]
 8016702:	2b01      	cmp	r3, #1
 8016704:	d100      	bne.n	8016708 <HAL_RCC_OscConfig+0x110>
 8016706:	e115      	b.n	8016934 <HAL_RCC_OscConfig+0x33c>
 8016708:	2b00      	cmp	r3, #0
 801670a:	d100      	bne.n	801670e <HAL_RCC_OscConfig+0x116>
 801670c:	e0d5      	b.n	80168ba <HAL_RCC_OscConfig+0x2c2>
 801670e:	2b05      	cmp	r3, #5
 8016710:	d100      	bne.n	8016714 <HAL_RCC_OscConfig+0x11c>
 8016712:	e144      	b.n	801699e <HAL_RCC_OscConfig+0x3a6>
 8016714:	2101      	movs	r1, #1
 8016716:	4b81      	ldr	r3, [pc, #516]	; (801691c <HAL_RCC_OscConfig+0x324>)
 8016718:	6a1a      	ldr	r2, [r3, #32]
 801671a:	438a      	bics	r2, r1
 801671c:	621a      	str	r2, [r3, #32]
 801671e:	6a1a      	ldr	r2, [r3, #32]
 8016720:	3103      	adds	r1, #3
 8016722:	438a      	bics	r2, r1
 8016724:	621a      	str	r2, [r3, #32]
 8016726:	e109      	b.n	801693c <HAL_RCC_OscConfig+0x344>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8016728:	69e3      	ldr	r3, [r4, #28]
      __HAL_RCC_LSI_ENABLE();
 801672a:	4d7c      	ldr	r5, [pc, #496]	; (801691c <HAL_RCC_OscConfig+0x324>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 801672c:	2b00      	cmp	r3, #0
 801672e:	d060      	beq.n	80167f2 <HAL_RCC_OscConfig+0x1fa>
      __HAL_RCC_LSI_ENABLE();
 8016730:	2201      	movs	r2, #1
 8016732:	6a6b      	ldr	r3, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8016734:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 8016736:	4313      	orrs	r3, r2
 8016738:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 801673a:	f7ff fa3b 	bl	8015bb4 <HAL_GetTick>
 801673e:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8016740:	e005      	b.n	801674e <HAL_RCC_OscConfig+0x156>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8016742:	f7ff fa37 	bl	8015bb4 <HAL_GetTick>
 8016746:	1b80      	subs	r0, r0, r6
 8016748:	2802      	cmp	r0, #2
 801674a:	d900      	bls.n	801674e <HAL_RCC_OscConfig+0x156>
 801674c:	e09a      	b.n	8016884 <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 801674e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8016750:	421f      	tst	r7, r3
 8016752:	d0f6      	beq.n	8016742 <HAL_RCC_OscConfig+0x14a>
 8016754:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8016756:	075a      	lsls	r2, r3, #29
 8016758:	d4ba      	bmi.n	80166d0 <HAL_RCC_OscConfig+0xd8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 801675a:	06db      	lsls	r3, r3, #27
 801675c:	d512      	bpl.n	8016784 <HAL_RCC_OscConfig+0x18c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 801675e:	6963      	ldr	r3, [r4, #20]
 8016760:	2b01      	cmp	r3, #1
 8016762:	d100      	bne.n	8016766 <HAL_RCC_OscConfig+0x16e>
 8016764:	e141      	b.n	80169ea <HAL_RCC_OscConfig+0x3f2>
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8016766:	3305      	adds	r3, #5
 8016768:	d000      	beq.n	801676c <HAL_RCC_OscConfig+0x174>
 801676a:	e0f9      	b.n	8016960 <HAL_RCC_OscConfig+0x368>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 801676c:	2104      	movs	r1, #4

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 801676e:	20f8      	movs	r0, #248	; 0xf8
      __HAL_RCC_HSI14ADC_ENABLE();
 8016770:	4a6a      	ldr	r2, [pc, #424]	; (801691c <HAL_RCC_OscConfig+0x324>)
 8016772:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8016774:	438b      	bics	r3, r1
 8016776:	6353      	str	r3, [r2, #52]	; 0x34
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8016778:	6b51      	ldr	r1, [r2, #52]	; 0x34
 801677a:	69a3      	ldr	r3, [r4, #24]
 801677c:	4381      	bics	r1, r0
 801677e:	00db      	lsls	r3, r3, #3
 8016780:	430b      	orrs	r3, r1
 8016782:	6353      	str	r3, [r2, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8016784:	6a23      	ldr	r3, [r4, #32]
 8016786:	2b00      	cmp	r3, #0
 8016788:	d01b      	beq.n	80167c2 <HAL_RCC_OscConfig+0x1ca>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 801678a:	220c      	movs	r2, #12
 801678c:	4e63      	ldr	r6, [pc, #396]	; (801691c <HAL_RCC_OscConfig+0x324>)
 801678e:	6871      	ldr	r1, [r6, #4]
 8016790:	400a      	ands	r2, r1
 8016792:	2a08      	cmp	r2, #8
 8016794:	d100      	bne.n	8016798 <HAL_RCC_OscConfig+0x1a0>
 8016796:	e10c      	b.n	80169b2 <HAL_RCC_OscConfig+0x3ba>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8016798:	2b02      	cmp	r3, #2
 801679a:	d100      	bne.n	801679e <HAL_RCC_OscConfig+0x1a6>
 801679c:	e143      	b.n	8016a26 <HAL_RCC_OscConfig+0x42e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 801679e:	6833      	ldr	r3, [r6, #0]
 80167a0:	4a62      	ldr	r2, [pc, #392]	; (801692c <HAL_RCC_OscConfig+0x334>)
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80167a2:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 80167a4:	4013      	ands	r3, r2
 80167a6:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80167a8:	f7ff fa04 	bl	8015bb4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80167ac:	04ad      	lsls	r5, r5, #18
        tickstart = HAL_GetTick();
 80167ae:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80167b0:	e004      	b.n	80167bc <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80167b2:	f7ff f9ff 	bl	8015bb4 <HAL_GetTick>
 80167b6:	1b00      	subs	r0, r0, r4
 80167b8:	2802      	cmp	r0, #2
 80167ba:	d863      	bhi.n	8016884 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80167bc:	6833      	ldr	r3, [r6, #0]
 80167be:	422b      	tst	r3, r5
 80167c0:	d1f7      	bne.n	80167b2 <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }

  return HAL_OK;
 80167c2:	2000      	movs	r0, #0
 80167c4:	e010      	b.n	80167e8 <HAL_RCC_OscConfig+0x1f0>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80167c6:	684a      	ldr	r2, [r1, #4]
 80167c8:	21c0      	movs	r1, #192	; 0xc0
 80167ca:	0249      	lsls	r1, r1, #9
 80167cc:	400a      	ands	r2, r1
 80167ce:	2180      	movs	r1, #128	; 0x80
 80167d0:	0209      	lsls	r1, r1, #8
 80167d2:	428a      	cmp	r2, r1
 80167d4:	d000      	beq.n	80167d8 <HAL_RCC_OscConfig+0x1e0>
 80167d6:	e758      	b.n	801668a <HAL_RCC_OscConfig+0x92>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80167d8:	4a50      	ldr	r2, [pc, #320]	; (801691c <HAL_RCC_OscConfig+0x324>)
 80167da:	6812      	ldr	r2, [r2, #0]
 80167dc:	0792      	lsls	r2, r2, #30
 80167de:	d545      	bpl.n	801686c <HAL_RCC_OscConfig+0x274>
 80167e0:	68e2      	ldr	r2, [r4, #12]
 80167e2:	2a01      	cmp	r2, #1
 80167e4:	d042      	beq.n	801686c <HAL_RCC_OscConfig+0x274>
        return HAL_ERROR;
 80167e6:	2001      	movs	r0, #1
}
 80167e8:	b003      	add	sp, #12
 80167ea:	bcc0      	pop	{r6, r7}
 80167ec:	46b9      	mov	r9, r7
 80167ee:	46b0      	mov	r8, r6
 80167f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_LSI_DISABLE();
 80167f2:	2201      	movs	r2, #1
 80167f4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80167f6:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 80167f8:	4393      	bics	r3, r2
 80167fa:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 80167fc:	f7ff f9da 	bl	8015bb4 <HAL_GetTick>
 8016800:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8016802:	e004      	b.n	801680e <HAL_RCC_OscConfig+0x216>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8016804:	f7ff f9d6 	bl	8015bb4 <HAL_GetTick>
 8016808:	1b80      	subs	r0, r0, r6
 801680a:	2802      	cmp	r0, #2
 801680c:	d83a      	bhi.n	8016884 <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 801680e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8016810:	421f      	tst	r7, r3
 8016812:	d1f7      	bne.n	8016804 <HAL_RCC_OscConfig+0x20c>
 8016814:	6823      	ldr	r3, [r4, #0]
 8016816:	e79e      	b.n	8016756 <HAL_RCC_OscConfig+0x15e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8016818:	21c0      	movs	r1, #192	; 0xc0
 801681a:	6842      	ldr	r2, [r0, #4]
 801681c:	0249      	lsls	r1, r1, #9
 801681e:	400a      	ands	r2, r1
 8016820:	2180      	movs	r1, #128	; 0x80
 8016822:	0249      	lsls	r1, r1, #9
 8016824:	428a      	cmp	r2, r1
 8016826:	d000      	beq.n	801682a <HAL_RCC_OscConfig+0x232>
 8016828:	e6fe      	b.n	8016628 <HAL_RCC_OscConfig+0x30>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 801682a:	4a3c      	ldr	r2, [pc, #240]	; (801691c <HAL_RCC_OscConfig+0x324>)
 801682c:	6812      	ldr	r2, [r2, #0]
 801682e:	0392      	lsls	r2, r2, #14
 8016830:	d400      	bmi.n	8016834 <HAL_RCC_OscConfig+0x23c>
 8016832:	e71d      	b.n	8016670 <HAL_RCC_OscConfig+0x78>
 8016834:	6862      	ldr	r2, [r4, #4]
 8016836:	2a00      	cmp	r2, #0
 8016838:	d000      	beq.n	801683c <HAL_RCC_OscConfig+0x244>
 801683a:	e719      	b.n	8016670 <HAL_RCC_OscConfig+0x78>
 801683c:	e7d3      	b.n	80167e6 <HAL_RCC_OscConfig+0x1ee>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 801683e:	2380      	movs	r3, #128	; 0x80
 8016840:	4a36      	ldr	r2, [pc, #216]	; (801691c <HAL_RCC_OscConfig+0x324>)
 8016842:	025b      	lsls	r3, r3, #9
 8016844:	6811      	ldr	r1, [r2, #0]
 8016846:	430b      	orrs	r3, r1
 8016848:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 801684a:	e700      	b.n	801664e <HAL_RCC_OscConfig+0x56>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 801684c:	6833      	ldr	r3, [r6, #0]
 801684e:	433b      	orrs	r3, r7
 8016850:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8016852:	f7ff f9af 	bl	8015bb4 <HAL_GetTick>
 8016856:	0005      	movs	r5, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8016858:	e004      	b.n	8016864 <HAL_RCC_OscConfig+0x26c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 801685a:	f7ff f9ab 	bl	8015bb4 <HAL_GetTick>
 801685e:	1b40      	subs	r0, r0, r5
 8016860:	2864      	cmp	r0, #100	; 0x64
 8016862:	d80f      	bhi.n	8016884 <HAL_RCC_OscConfig+0x28c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8016864:	6833      	ldr	r3, [r6, #0]
 8016866:	423b      	tst	r3, r7
 8016868:	d0f7      	beq.n	801685a <HAL_RCC_OscConfig+0x262>
 801686a:	e749      	b.n	8016700 <HAL_RCC_OscConfig+0x108>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801686c:	25f8      	movs	r5, #248	; 0xf8
 801686e:	482b      	ldr	r0, [pc, #172]	; (801691c <HAL_RCC_OscConfig+0x324>)
 8016870:	6922      	ldr	r2, [r4, #16]
 8016872:	6801      	ldr	r1, [r0, #0]
 8016874:	00d2      	lsls	r2, r2, #3
 8016876:	43a9      	bics	r1, r5
 8016878:	430a      	orrs	r2, r1
 801687a:	6002      	str	r2, [r0, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 801687c:	071a      	lsls	r2, r3, #28
 801687e:	d400      	bmi.n	8016882 <HAL_RCC_OscConfig+0x28a>
 8016880:	e724      	b.n	80166cc <HAL_RCC_OscConfig+0xd4>
 8016882:	e751      	b.n	8016728 <HAL_RCC_OscConfig+0x130>
            return HAL_TIMEOUT;
 8016884:	2003      	movs	r0, #3
 8016886:	e7af      	b.n	80167e8 <HAL_RCC_OscConfig+0x1f0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8016888:	4d24      	ldr	r5, [pc, #144]	; (801691c <HAL_RCC_OscConfig+0x324>)
 801688a:	4a25      	ldr	r2, [pc, #148]	; (8016920 <HAL_RCC_OscConfig+0x328>)
 801688c:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 801688e:	2780      	movs	r7, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8016890:	4013      	ands	r3, r2
 8016892:	602b      	str	r3, [r5, #0]
 8016894:	682b      	ldr	r3, [r5, #0]
 8016896:	4a23      	ldr	r2, [pc, #140]	; (8016924 <HAL_RCC_OscConfig+0x32c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8016898:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 801689a:	4013      	ands	r3, r2
 801689c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 801689e:	f7ff f989 	bl	8015bb4 <HAL_GetTick>
 80168a2:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80168a4:	e004      	b.n	80168b0 <HAL_RCC_OscConfig+0x2b8>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80168a6:	f7ff f985 	bl	8015bb4 <HAL_GetTick>
 80168aa:	1b80      	subs	r0, r0, r6
 80168ac:	2864      	cmp	r0, #100	; 0x64
 80168ae:	d8e9      	bhi.n	8016884 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80168b0:	682b      	ldr	r3, [r5, #0]
 80168b2:	423b      	tst	r3, r7
 80168b4:	d1f7      	bne.n	80168a6 <HAL_RCC_OscConfig+0x2ae>
 80168b6:	6823      	ldr	r3, [r4, #0]
 80168b8:	e6da      	b.n	8016670 <HAL_RCC_OscConfig+0x78>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80168ba:	2201      	movs	r2, #1
 80168bc:	4e17      	ldr	r6, [pc, #92]	; (801691c <HAL_RCC_OscConfig+0x324>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80168be:	4d1c      	ldr	r5, [pc, #112]	; (8016930 <HAL_RCC_OscConfig+0x338>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80168c0:	6a33      	ldr	r3, [r6, #32]
 80168c2:	4393      	bics	r3, r2
 80168c4:	6233      	str	r3, [r6, #32]
 80168c6:	6a33      	ldr	r3, [r6, #32]
 80168c8:	3203      	adds	r2, #3
 80168ca:	4393      	bics	r3, r2
 80168cc:	6233      	str	r3, [r6, #32]
      tickstart = HAL_GetTick();
 80168ce:	f7ff f971 	bl	8015bb4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80168d2:	2302      	movs	r3, #2
      tickstart = HAL_GetTick();
 80168d4:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80168d6:	4698      	mov	r8, r3
 80168d8:	e004      	b.n	80168e4 <HAL_RCC_OscConfig+0x2ec>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80168da:	f7ff f96b 	bl	8015bb4 <HAL_GetTick>
 80168de:	1bc0      	subs	r0, r0, r7
 80168e0:	42a8      	cmp	r0, r5
 80168e2:	d8cf      	bhi.n	8016884 <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80168e4:	4642      	mov	r2, r8
 80168e6:	6a33      	ldr	r3, [r6, #32]
 80168e8:	421a      	tst	r2, r3
 80168ea:	d1f6      	bne.n	80168da <HAL_RCC_OscConfig+0x2e2>
    if(pwrclkchanged == SET)
 80168ec:	464b      	mov	r3, r9
 80168ee:	2b01      	cmp	r3, #1
 80168f0:	d04e      	beq.n	8016990 <HAL_RCC_OscConfig+0x398>
 80168f2:	6823      	ldr	r3, [r4, #0]
 80168f4:	e731      	b.n	801675a <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 80168f6:	2201      	movs	r2, #1
 80168f8:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80168fa:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 80168fc:	4393      	bics	r3, r2
 80168fe:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8016900:	f7ff f958 	bl	8015bb4 <HAL_GetTick>
 8016904:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8016906:	e004      	b.n	8016912 <HAL_RCC_OscConfig+0x31a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8016908:	f7ff f954 	bl	8015bb4 <HAL_GetTick>
 801690c:	1b80      	subs	r0, r0, r6
 801690e:	2802      	cmp	r0, #2
 8016910:	d8b8      	bhi.n	8016884 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8016912:	682b      	ldr	r3, [r5, #0]
 8016914:	421f      	tst	r7, r3
 8016916:	d1f7      	bne.n	8016908 <HAL_RCC_OscConfig+0x310>
 8016918:	6823      	ldr	r3, [r4, #0]
 801691a:	e6d5      	b.n	80166c8 <HAL_RCC_OscConfig+0xd0>
 801691c:	40021000 	.word	0x40021000
 8016920:	fffeffff 	.word	0xfffeffff
 8016924:	fffbffff 	.word	0xfffbffff
 8016928:	40007000 	.word	0x40007000
 801692c:	feffffff 	.word	0xfeffffff
 8016930:	00001388 	.word	0x00001388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8016934:	495e      	ldr	r1, [pc, #376]	; (8016ab0 <HAL_RCC_OscConfig+0x4b8>)
 8016936:	6a0a      	ldr	r2, [r1, #32]
 8016938:	4313      	orrs	r3, r2
 801693a:	620b      	str	r3, [r1, #32]
      tickstart = HAL_GetTick();
 801693c:	f7ff f93a 	bl	8015bb4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8016940:	4b5b      	ldr	r3, [pc, #364]	; (8016ab0 <HAL_RCC_OscConfig+0x4b8>)
      tickstart = HAL_GetTick();
 8016942:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8016944:	4698      	mov	r8, r3
 8016946:	2702      	movs	r7, #2
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8016948:	4d5a      	ldr	r5, [pc, #360]	; (8016ab4 <HAL_RCC_OscConfig+0x4bc>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 801694a:	e004      	b.n	8016956 <HAL_RCC_OscConfig+0x35e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 801694c:	f7ff f932 	bl	8015bb4 <HAL_GetTick>
 8016950:	1b80      	subs	r0, r0, r6
 8016952:	42a8      	cmp	r0, r5
 8016954:	d896      	bhi.n	8016884 <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8016956:	4643      	mov	r3, r8
 8016958:	6a1b      	ldr	r3, [r3, #32]
 801695a:	421f      	tst	r7, r3
 801695c:	d0f6      	beq.n	801694c <HAL_RCC_OscConfig+0x354>
 801695e:	e7c5      	b.n	80168ec <HAL_RCC_OscConfig+0x2f4>
      __HAL_RCC_HSI14ADC_DISABLE();
 8016960:	2204      	movs	r2, #4
 8016962:	4d53      	ldr	r5, [pc, #332]	; (8016ab0 <HAL_RCC_OscConfig+0x4b8>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8016964:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8016966:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8016968:	4313      	orrs	r3, r2
 801696a:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 801696c:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 801696e:	3a03      	subs	r2, #3
 8016970:	4393      	bics	r3, r2
 8016972:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 8016974:	f7ff f91e 	bl	8015bb4 <HAL_GetTick>
 8016978:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 801697a:	e005      	b.n	8016988 <HAL_RCC_OscConfig+0x390>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 801697c:	f7ff f91a 	bl	8015bb4 <HAL_GetTick>
 8016980:	1b80      	subs	r0, r0, r6
 8016982:	2802      	cmp	r0, #2
 8016984:	d900      	bls.n	8016988 <HAL_RCC_OscConfig+0x390>
 8016986:	e77d      	b.n	8016884 <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8016988:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 801698a:	421f      	tst	r7, r3
 801698c:	d1f6      	bne.n	801697c <HAL_RCC_OscConfig+0x384>
 801698e:	e6f9      	b.n	8016784 <HAL_RCC_OscConfig+0x18c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8016990:	4a47      	ldr	r2, [pc, #284]	; (8016ab0 <HAL_RCC_OscConfig+0x4b8>)
 8016992:	4949      	ldr	r1, [pc, #292]	; (8016ab8 <HAL_RCC_OscConfig+0x4c0>)
 8016994:	69d3      	ldr	r3, [r2, #28]
 8016996:	400b      	ands	r3, r1
 8016998:	61d3      	str	r3, [r2, #28]
 801699a:	6823      	ldr	r3, [r4, #0]
 801699c:	e6dd      	b.n	801675a <HAL_RCC_OscConfig+0x162>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 801699e:	2104      	movs	r1, #4
 80169a0:	4b43      	ldr	r3, [pc, #268]	; (8016ab0 <HAL_RCC_OscConfig+0x4b8>)
 80169a2:	6a1a      	ldr	r2, [r3, #32]
 80169a4:	430a      	orrs	r2, r1
 80169a6:	621a      	str	r2, [r3, #32]
 80169a8:	6a1a      	ldr	r2, [r3, #32]
 80169aa:	3903      	subs	r1, #3
 80169ac:	430a      	orrs	r2, r1
 80169ae:	621a      	str	r2, [r3, #32]
 80169b0:	e7c4      	b.n	801693c <HAL_RCC_OscConfig+0x344>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80169b2:	2b01      	cmp	r3, #1
 80169b4:	d100      	bne.n	80169b8 <HAL_RCC_OscConfig+0x3c0>
 80169b6:	e716      	b.n	80167e6 <HAL_RCC_OscConfig+0x1ee>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80169b8:	23c0      	movs	r3, #192	; 0xc0
        pll_config  = RCC->CFGR;
 80169ba:	6872      	ldr	r2, [r6, #4]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80169bc:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80169be:	025b      	lsls	r3, r3, #9
        return HAL_ERROR;
 80169c0:	2001      	movs	r0, #1
        pll_config2 = RCC->CFGR2;
 80169c2:	6af1      	ldr	r1, [r6, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80169c4:	4013      	ands	r3, r2
 80169c6:	42ab      	cmp	r3, r5
 80169c8:	d000      	beq.n	80169cc <HAL_RCC_OscConfig+0x3d4>
 80169ca:	e70d      	b.n	80167e8 <HAL_RCC_OscConfig+0x1f0>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80169cc:	230f      	movs	r3, #15
 80169ce:	400b      	ands	r3, r1
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80169d0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80169d2:	428b      	cmp	r3, r1
 80169d4:	d000      	beq.n	80169d8 <HAL_RCC_OscConfig+0x3e0>
 80169d6:	e707      	b.n	80167e8 <HAL_RCC_OscConfig+0x1f0>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80169d8:	20f0      	movs	r0, #240	; 0xf0
 80169da:	0380      	lsls	r0, r0, #14
 80169dc:	4002      	ands	r2, r0
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80169de:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80169e0:	1a10      	subs	r0, r2, r0
 80169e2:	1e42      	subs	r2, r0, #1
 80169e4:	4190      	sbcs	r0, r2
  return HAL_OK;
 80169e6:	b2c0      	uxtb	r0, r0
 80169e8:	e6fe      	b.n	80167e8 <HAL_RCC_OscConfig+0x1f0>
      __HAL_RCC_HSI14ADC_DISABLE();
 80169ea:	2104      	movs	r1, #4
 80169ec:	4e30      	ldr	r6, [pc, #192]	; (8016ab0 <HAL_RCC_OscConfig+0x4b8>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80169ee:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 80169f0:	6b72      	ldr	r2, [r6, #52]	; 0x34
 80169f2:	430a      	orrs	r2, r1
 80169f4:	6372      	str	r2, [r6, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 80169f6:	6b72      	ldr	r2, [r6, #52]	; 0x34
 80169f8:	4313      	orrs	r3, r2
 80169fa:	6373      	str	r3, [r6, #52]	; 0x34
      tickstart = HAL_GetTick();
 80169fc:	f7ff f8da 	bl	8015bb4 <HAL_GetTick>
 8016a00:	0005      	movs	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8016a02:	e005      	b.n	8016a10 <HAL_RCC_OscConfig+0x418>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8016a04:	f7ff f8d6 	bl	8015bb4 <HAL_GetTick>
 8016a08:	1b40      	subs	r0, r0, r5
 8016a0a:	2802      	cmp	r0, #2
 8016a0c:	d900      	bls.n	8016a10 <HAL_RCC_OscConfig+0x418>
 8016a0e:	e739      	b.n	8016884 <HAL_RCC_OscConfig+0x28c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8016a10:	6b73      	ldr	r3, [r6, #52]	; 0x34
 8016a12:	421f      	tst	r7, r3
 8016a14:	d0f6      	beq.n	8016a04 <HAL_RCC_OscConfig+0x40c>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8016a16:	21f8      	movs	r1, #248	; 0xf8
 8016a18:	6b72      	ldr	r2, [r6, #52]	; 0x34
 8016a1a:	69a3      	ldr	r3, [r4, #24]
 8016a1c:	438a      	bics	r2, r1
 8016a1e:	00db      	lsls	r3, r3, #3
 8016a20:	4313      	orrs	r3, r2
 8016a22:	6373      	str	r3, [r6, #52]	; 0x34
 8016a24:	e6ae      	b.n	8016784 <HAL_RCC_OscConfig+0x18c>
        __HAL_RCC_PLL_DISABLE();
 8016a26:	6833      	ldr	r3, [r6, #0]
 8016a28:	4a24      	ldr	r2, [pc, #144]	; (8016abc <HAL_RCC_OscConfig+0x4c4>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8016a2a:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8016a2c:	4013      	ands	r3, r2
 8016a2e:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8016a30:	f7ff f8c0 	bl	8015bb4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8016a34:	04bf      	lsls	r7, r7, #18
        tickstart = HAL_GetTick();
 8016a36:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8016a38:	e005      	b.n	8016a46 <HAL_RCC_OscConfig+0x44e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8016a3a:	f7ff f8bb 	bl	8015bb4 <HAL_GetTick>
 8016a3e:	1b40      	subs	r0, r0, r5
 8016a40:	2802      	cmp	r0, #2
 8016a42:	d900      	bls.n	8016a46 <HAL_RCC_OscConfig+0x44e>
 8016a44:	e71e      	b.n	8016884 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8016a46:	6833      	ldr	r3, [r6, #0]
 8016a48:	423b      	tst	r3, r7
 8016a4a:	d1f6      	bne.n	8016a3a <HAL_RCC_OscConfig+0x442>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8016a4c:	220f      	movs	r2, #15
 8016a4e:	6af3      	ldr	r3, [r6, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8016a50:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8016a52:	4393      	bics	r3, r2
 8016a54:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8016a56:	04ad      	lsls	r5, r5, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8016a58:	4313      	orrs	r3, r2
 8016a5a:	62f3      	str	r3, [r6, #44]	; 0x2c
 8016a5c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8016a5e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8016a60:	6872      	ldr	r2, [r6, #4]
 8016a62:	430b      	orrs	r3, r1
 8016a64:	4916      	ldr	r1, [pc, #88]	; (8016ac0 <HAL_RCC_OscConfig+0x4c8>)
 8016a66:	400a      	ands	r2, r1
 8016a68:	4313      	orrs	r3, r2
 8016a6a:	6073      	str	r3, [r6, #4]
        __HAL_RCC_PLL_ENABLE();
 8016a6c:	2380      	movs	r3, #128	; 0x80
 8016a6e:	6832      	ldr	r2, [r6, #0]
 8016a70:	045b      	lsls	r3, r3, #17
 8016a72:	4313      	orrs	r3, r2
 8016a74:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8016a76:	f7ff f89d 	bl	8015bb4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8016a7a:	4e0d      	ldr	r6, [pc, #52]	; (8016ab0 <HAL_RCC_OscConfig+0x4b8>)
        tickstart = HAL_GetTick();
 8016a7c:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8016a7e:	e005      	b.n	8016a8c <HAL_RCC_OscConfig+0x494>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8016a80:	f7ff f898 	bl	8015bb4 <HAL_GetTick>
 8016a84:	1b00      	subs	r0, r0, r4
 8016a86:	2802      	cmp	r0, #2
 8016a88:	d900      	bls.n	8016a8c <HAL_RCC_OscConfig+0x494>
 8016a8a:	e6fb      	b.n	8016884 <HAL_RCC_OscConfig+0x28c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8016a8c:	6833      	ldr	r3, [r6, #0]
 8016a8e:	422b      	tst	r3, r5
 8016a90:	d0f6      	beq.n	8016a80 <HAL_RCC_OscConfig+0x488>
  return HAL_OK;
 8016a92:	2000      	movs	r0, #0
 8016a94:	e6a8      	b.n	80167e8 <HAL_RCC_OscConfig+0x1f0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8016a96:	2280      	movs	r2, #128	; 0x80
 8016a98:	4b05      	ldr	r3, [pc, #20]	; (8016ab0 <HAL_RCC_OscConfig+0x4b8>)
 8016a9a:	02d2      	lsls	r2, r2, #11
 8016a9c:	6819      	ldr	r1, [r3, #0]
 8016a9e:	430a      	orrs	r2, r1
 8016aa0:	601a      	str	r2, [r3, #0]
 8016aa2:	2280      	movs	r2, #128	; 0x80
 8016aa4:	6819      	ldr	r1, [r3, #0]
 8016aa6:	0252      	lsls	r2, r2, #9
 8016aa8:	430a      	orrs	r2, r1
 8016aaa:	601a      	str	r2, [r3, #0]
 8016aac:	e5cf      	b.n	801664e <HAL_RCC_OscConfig+0x56>
 8016aae:	46c0      	nop			; (mov r8, r8)
 8016ab0:	40021000 	.word	0x40021000
 8016ab4:	00001388 	.word	0x00001388
 8016ab8:	efffffff 	.word	0xefffffff
 8016abc:	feffffff 	.word	0xfeffffff
 8016ac0:	ffc27fff 	.word	0xffc27fff

08016ac4 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8016ac4:	230c      	movs	r3, #12
  tmpreg = RCC->CFGR;
 8016ac6:	4a0b      	ldr	r2, [pc, #44]	; (8016af4 <HAL_RCC_GetSysClockFreq+0x30>)
{
 8016ac8:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 8016aca:	6854      	ldr	r4, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8016acc:	4023      	ands	r3, r4
 8016ace:	2b08      	cmp	r3, #8
 8016ad0:	d001      	beq.n	8016ad6 <HAL_RCC_GetSysClockFreq+0x12>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8016ad2:	4809      	ldr	r0, [pc, #36]	; (8016af8 <HAL_RCC_GetSysClockFreq+0x34>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8016ad4:	bd70      	pop	{r4, r5, r6, pc}
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8016ad6:	250f      	movs	r5, #15
 8016ad8:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8016ada:	4a08      	ldr	r2, [pc, #32]	; (8016afc <HAL_RCC_GetSysClockFreq+0x38>)
 8016adc:	402b      	ands	r3, r5
 8016ade:	5cd1      	ldrb	r1, [r2, r3]
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8016ae0:	4805      	ldr	r0, [pc, #20]	; (8016af8 <HAL_RCC_GetSysClockFreq+0x34>)
 8016ae2:	f7f9 fb21 	bl	8010128 <__udivsi3>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8016ae6:	0ca4      	lsrs	r4, r4, #18
 8016ae8:	4b05      	ldr	r3, [pc, #20]	; (8016b00 <HAL_RCC_GetSysClockFreq+0x3c>)
 8016aea:	402c      	ands	r4, r5
 8016aec:	5d1b      	ldrb	r3, [r3, r4]
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8016aee:	4358      	muls	r0, r3
 8016af0:	e7f0      	b.n	8016ad4 <HAL_RCC_GetSysClockFreq+0x10>
 8016af2:	46c0      	nop			; (mov r8, r8)
 8016af4:	40021000 	.word	0x40021000
 8016af8:	007a1200 	.word	0x007a1200
 8016afc:	0801a65c 	.word	0x0801a65c
 8016b00:	0801a64c 	.word	0x0801a64c

08016b04 <HAL_RCC_ClockConfig>:
{
 8016b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016b06:	46ce      	mov	lr, r9
 8016b08:	4647      	mov	r7, r8
 8016b0a:	0004      	movs	r4, r0
 8016b0c:	000d      	movs	r5, r1
 8016b0e:	b580      	push	{r7, lr}
  if(RCC_ClkInitStruct == NULL)
 8016b10:	2800      	cmp	r0, #0
 8016b12:	d00d      	beq.n	8016b30 <HAL_RCC_ClockConfig+0x2c>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8016b14:	2301      	movs	r3, #1
 8016b16:	493b      	ldr	r1, [pc, #236]	; (8016c04 <HAL_RCC_ClockConfig+0x100>)
 8016b18:	680a      	ldr	r2, [r1, #0]
 8016b1a:	401a      	ands	r2, r3
 8016b1c:	42aa      	cmp	r2, r5
 8016b1e:	d20c      	bcs.n	8016b3a <HAL_RCC_ClockConfig+0x36>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8016b20:	680a      	ldr	r2, [r1, #0]
 8016b22:	439a      	bics	r2, r3
 8016b24:	432a      	orrs	r2, r5
 8016b26:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8016b28:	680a      	ldr	r2, [r1, #0]
 8016b2a:	4013      	ands	r3, r2
 8016b2c:	42ab      	cmp	r3, r5
 8016b2e:	d004      	beq.n	8016b3a <HAL_RCC_ClockConfig+0x36>
    return HAL_ERROR;
 8016b30:	2001      	movs	r0, #1
}
 8016b32:	bcc0      	pop	{r6, r7}
 8016b34:	46b9      	mov	r9, r7
 8016b36:	46b0      	mov	r8, r6
 8016b38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8016b3a:	6823      	ldr	r3, [r4, #0]
 8016b3c:	079a      	lsls	r2, r3, #30
 8016b3e:	d50e      	bpl.n	8016b5e <HAL_RCC_ClockConfig+0x5a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8016b40:	075a      	lsls	r2, r3, #29
 8016b42:	d505      	bpl.n	8016b50 <HAL_RCC_ClockConfig+0x4c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8016b44:	22e0      	movs	r2, #224	; 0xe0
 8016b46:	4930      	ldr	r1, [pc, #192]	; (8016c08 <HAL_RCC_ClockConfig+0x104>)
 8016b48:	00d2      	lsls	r2, r2, #3
 8016b4a:	6848      	ldr	r0, [r1, #4]
 8016b4c:	4302      	orrs	r2, r0
 8016b4e:	604a      	str	r2, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8016b50:	20f0      	movs	r0, #240	; 0xf0
 8016b52:	492d      	ldr	r1, [pc, #180]	; (8016c08 <HAL_RCC_ClockConfig+0x104>)
 8016b54:	684a      	ldr	r2, [r1, #4]
 8016b56:	4382      	bics	r2, r0
 8016b58:	68a0      	ldr	r0, [r4, #8]
 8016b5a:	4302      	orrs	r2, r0
 8016b5c:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8016b5e:	07db      	lsls	r3, r3, #31
 8016b60:	d522      	bpl.n	8016ba8 <HAL_RCC_ClockConfig+0xa4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8016b62:	4b29      	ldr	r3, [pc, #164]	; (8016c08 <HAL_RCC_ClockConfig+0x104>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8016b64:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8016b66:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8016b68:	2a01      	cmp	r2, #1
 8016b6a:	d046      	beq.n	8016bfa <HAL_RCC_ClockConfig+0xf6>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8016b6c:	2a02      	cmp	r2, #2
 8016b6e:	d041      	beq.n	8016bf4 <HAL_RCC_ClockConfig+0xf0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8016b70:	079b      	lsls	r3, r3, #30
 8016b72:	d5dd      	bpl.n	8016b30 <HAL_RCC_ClockConfig+0x2c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8016b74:	2103      	movs	r1, #3
 8016b76:	4e24      	ldr	r6, [pc, #144]	; (8016c08 <HAL_RCC_ClockConfig+0x104>)
 8016b78:	6873      	ldr	r3, [r6, #4]
 8016b7a:	438b      	bics	r3, r1
 8016b7c:	4313      	orrs	r3, r2
 8016b7e:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8016b80:	f7ff f818 	bl	8015bb4 <HAL_GetTick>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8016b84:	230c      	movs	r3, #12
 8016b86:	4698      	mov	r8, r3
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8016b88:	4b20      	ldr	r3, [pc, #128]	; (8016c0c <HAL_RCC_ClockConfig+0x108>)
    tickstart = HAL_GetTick();
 8016b8a:	0007      	movs	r7, r0
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8016b8c:	4699      	mov	r9, r3
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8016b8e:	e004      	b.n	8016b9a <HAL_RCC_ClockConfig+0x96>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8016b90:	f7ff f810 	bl	8015bb4 <HAL_GetTick>
 8016b94:	1bc0      	subs	r0, r0, r7
 8016b96:	4548      	cmp	r0, r9
 8016b98:	d832      	bhi.n	8016c00 <HAL_RCC_ClockConfig+0xfc>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8016b9a:	4643      	mov	r3, r8
 8016b9c:	6872      	ldr	r2, [r6, #4]
 8016b9e:	401a      	ands	r2, r3
 8016ba0:	6863      	ldr	r3, [r4, #4]
 8016ba2:	009b      	lsls	r3, r3, #2
 8016ba4:	429a      	cmp	r2, r3
 8016ba6:	d1f3      	bne.n	8016b90 <HAL_RCC_ClockConfig+0x8c>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8016ba8:	2101      	movs	r1, #1
 8016baa:	4a16      	ldr	r2, [pc, #88]	; (8016c04 <HAL_RCC_ClockConfig+0x100>)
 8016bac:	6813      	ldr	r3, [r2, #0]
 8016bae:	400b      	ands	r3, r1
 8016bb0:	42ab      	cmp	r3, r5
 8016bb2:	d905      	bls.n	8016bc0 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8016bb4:	6813      	ldr	r3, [r2, #0]
 8016bb6:	438b      	bics	r3, r1
 8016bb8:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8016bba:	6813      	ldr	r3, [r2, #0]
 8016bbc:	4219      	tst	r1, r3
 8016bbe:	d1b7      	bne.n	8016b30 <HAL_RCC_ClockConfig+0x2c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8016bc0:	6823      	ldr	r3, [r4, #0]
 8016bc2:	075b      	lsls	r3, r3, #29
 8016bc4:	d506      	bpl.n	8016bd4 <HAL_RCC_ClockConfig+0xd0>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8016bc6:	4a10      	ldr	r2, [pc, #64]	; (8016c08 <HAL_RCC_ClockConfig+0x104>)
 8016bc8:	4911      	ldr	r1, [pc, #68]	; (8016c10 <HAL_RCC_ClockConfig+0x10c>)
 8016bca:	6853      	ldr	r3, [r2, #4]
 8016bcc:	400b      	ands	r3, r1
 8016bce:	68e1      	ldr	r1, [r4, #12]
 8016bd0:	430b      	orrs	r3, r1
 8016bd2:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8016bd4:	f7ff ff76 	bl	8016ac4 <HAL_RCC_GetSysClockFreq>
 8016bd8:	4b0b      	ldr	r3, [pc, #44]	; (8016c08 <HAL_RCC_ClockConfig+0x104>)
 8016bda:	4a0e      	ldr	r2, [pc, #56]	; (8016c14 <HAL_RCC_ClockConfig+0x110>)
 8016bdc:	685b      	ldr	r3, [r3, #4]
 8016bde:	061b      	lsls	r3, r3, #24
 8016be0:	0f1b      	lsrs	r3, r3, #28
 8016be2:	5cd3      	ldrb	r3, [r2, r3]
 8016be4:	40d8      	lsrs	r0, r3
 8016be6:	4b0c      	ldr	r3, [pc, #48]	; (8016c18 <HAL_RCC_ClockConfig+0x114>)
 8016be8:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8016bea:	2000      	movs	r0, #0
 8016bec:	f7fe ffa0 	bl	8015b30 <HAL_InitTick>
  return HAL_OK;
 8016bf0:	2000      	movs	r0, #0
 8016bf2:	e79e      	b.n	8016b32 <HAL_RCC_ClockConfig+0x2e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8016bf4:	019b      	lsls	r3, r3, #6
 8016bf6:	d4bd      	bmi.n	8016b74 <HAL_RCC_ClockConfig+0x70>
 8016bf8:	e79a      	b.n	8016b30 <HAL_RCC_ClockConfig+0x2c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8016bfa:	039b      	lsls	r3, r3, #14
 8016bfc:	d4ba      	bmi.n	8016b74 <HAL_RCC_ClockConfig+0x70>
 8016bfe:	e797      	b.n	8016b30 <HAL_RCC_ClockConfig+0x2c>
        return HAL_TIMEOUT;
 8016c00:	2003      	movs	r0, #3
 8016c02:	e796      	b.n	8016b32 <HAL_RCC_ClockConfig+0x2e>
 8016c04:	40022000 	.word	0x40022000
 8016c08:	40021000 	.word	0x40021000
 8016c0c:	00001388 	.word	0x00001388
 8016c10:	fffff8ff 	.word	0xfffff8ff
 8016c14:	08019aec 	.word	0x08019aec
 8016c18:	200000c0 	.word	0x200000c0

08016c1c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8016c1c:	4b04      	ldr	r3, [pc, #16]	; (8016c30 <HAL_RCC_GetPCLK1Freq+0x14>)
 8016c1e:	4a05      	ldr	r2, [pc, #20]	; (8016c34 <HAL_RCC_GetPCLK1Freq+0x18>)
 8016c20:	685b      	ldr	r3, [r3, #4]
 8016c22:	055b      	lsls	r3, r3, #21
 8016c24:	0f5b      	lsrs	r3, r3, #29
 8016c26:	5cd3      	ldrb	r3, [r2, r3]
 8016c28:	4a03      	ldr	r2, [pc, #12]	; (8016c38 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8016c2a:	6810      	ldr	r0, [r2, #0]
 8016c2c:	40d8      	lsrs	r0, r3
}    
 8016c2e:	4770      	bx	lr
 8016c30:	40021000 	.word	0x40021000
 8016c34:	08019afc 	.word	0x08019afc
 8016c38:	200000c0 	.word	0x200000c0

08016c3c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8016c3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016c3e:	46ce      	mov	lr, r9
 8016c40:	4647      	mov	r7, r8
 8016c42:	b580      	push	{r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8016c44:	6803      	ldr	r3, [r0, #0]
{
 8016c46:	0004      	movs	r4, r0
 8016c48:	b083      	sub	sp, #12
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8016c4a:	03da      	lsls	r2, r3, #15
 8016c4c:	d532      	bpl.n	8016cb4 <HAL_RCCEx_PeriphCLKConfig+0x78>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8016c4e:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8016c50:	2000      	movs	r0, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8016c52:	4b3f      	ldr	r3, [pc, #252]	; (8016d50 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8016c54:	0552      	lsls	r2, r2, #21
 8016c56:	69d9      	ldr	r1, [r3, #28]
    FlagStatus       pwrclkchanged = RESET;
 8016c58:	4680      	mov	r8, r0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8016c5a:	4211      	tst	r1, r2
 8016c5c:	d042      	beq.n	8016ce4 <HAL_RCCEx_PeriphCLKConfig+0xa8>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8016c5e:	2680      	movs	r6, #128	; 0x80
 8016c60:	4d3c      	ldr	r5, [pc, #240]	; (8016d54 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8016c62:	0076      	lsls	r6, r6, #1
 8016c64:	682b      	ldr	r3, [r5, #0]
 8016c66:	4233      	tst	r3, r6
 8016c68:	d04b      	beq.n	8016d02 <HAL_RCCEx_PeriphCLKConfig+0xc6>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8016c6a:	4d39      	ldr	r5, [pc, #228]	; (8016d50 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8016c6c:	22c0      	movs	r2, #192	; 0xc0
 8016c6e:	6a2b      	ldr	r3, [r5, #32]
 8016c70:	0092      	lsls	r2, r2, #2
 8016c72:	0018      	movs	r0, r3
 8016c74:	4010      	ands	r0, r2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8016c76:	4213      	tst	r3, r2
 8016c78:	d062      	beq.n	8016d40 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8016c7a:	6861      	ldr	r1, [r4, #4]
 8016c7c:	400a      	ands	r2, r1
 8016c7e:	4282      	cmp	r2, r0
 8016c80:	d00e      	beq.n	8016ca0 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8016c82:	2280      	movs	r2, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8016c84:	6a28      	ldr	r0, [r5, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8016c86:	6a2e      	ldr	r6, [r5, #32]
 8016c88:	0252      	lsls	r2, r2, #9
 8016c8a:	4332      	orrs	r2, r6
 8016c8c:	622a      	str	r2, [r5, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8016c8e:	6a2a      	ldr	r2, [r5, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8016c90:	4b31      	ldr	r3, [pc, #196]	; (8016d58 <HAL_RCCEx_PeriphCLKConfig+0x11c>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 8016c92:	4e32      	ldr	r6, [pc, #200]	; (8016d5c <HAL_RCCEx_PeriphCLKConfig+0x120>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8016c94:	4003      	ands	r3, r0
      __HAL_RCC_BACKUPRESET_RELEASE();
 8016c96:	4032      	ands	r2, r6
 8016c98:	622a      	str	r2, [r5, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8016c9a:	622b      	str	r3, [r5, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8016c9c:	07c3      	lsls	r3, r0, #31
 8016c9e:	d440      	bmi.n	8016d22 <HAL_RCCEx_PeriphCLKConfig+0xe6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8016ca0:	4a2b      	ldr	r2, [pc, #172]	; (8016d50 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8016ca2:	482d      	ldr	r0, [pc, #180]	; (8016d58 <HAL_RCCEx_PeriphCLKConfig+0x11c>)
 8016ca4:	6a13      	ldr	r3, [r2, #32]
 8016ca6:	4003      	ands	r3, r0
 8016ca8:	430b      	orrs	r3, r1
 8016caa:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8016cac:	4643      	mov	r3, r8
 8016cae:	2b01      	cmp	r3, #1
 8016cb0:	d048      	beq.n	8016d44 <HAL_RCCEx_PeriphCLKConfig+0x108>
 8016cb2:	6823      	ldr	r3, [r4, #0]
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8016cb4:	07da      	lsls	r2, r3, #31
 8016cb6:	d506      	bpl.n	8016cc6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8016cb8:	2003      	movs	r0, #3
 8016cba:	4925      	ldr	r1, [pc, #148]	; (8016d50 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8016cbc:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8016cbe:	4382      	bics	r2, r0
 8016cc0:	68a0      	ldr	r0, [r4, #8]
 8016cc2:	4302      	orrs	r2, r0
 8016cc4:	630a      	str	r2, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8016cc6:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8016cc8:	069b      	lsls	r3, r3, #26
 8016cca:	d506      	bpl.n	8016cda <HAL_RCCEx_PeriphCLKConfig+0x9e>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8016ccc:	2110      	movs	r1, #16
 8016cce:	4a20      	ldr	r2, [pc, #128]	; (8016d50 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8016cd0:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8016cd2:	438b      	bics	r3, r1
 8016cd4:	68e1      	ldr	r1, [r4, #12]
 8016cd6:	430b      	orrs	r3, r1
 8016cd8:	6313      	str	r3, [r2, #48]	; 0x30
}
 8016cda:	b003      	add	sp, #12
 8016cdc:	bcc0      	pop	{r6, r7}
 8016cde:	46b9      	mov	r9, r7
 8016ce0:	46b0      	mov	r8, r6
 8016ce2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8016ce4:	69d9      	ldr	r1, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8016ce6:	2680      	movs	r6, #128	; 0x80
    __HAL_RCC_PWR_CLK_ENABLE();
 8016ce8:	4311      	orrs	r1, r2
 8016cea:	61d9      	str	r1, [r3, #28]
 8016cec:	69db      	ldr	r3, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8016cee:	4d19      	ldr	r5, [pc, #100]	; (8016d54 <HAL_RCCEx_PeriphCLKConfig+0x118>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8016cf0:	401a      	ands	r2, r3
 8016cf2:	9201      	str	r2, [sp, #4]
 8016cf4:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8016cf6:	2301      	movs	r3, #1
 8016cf8:	4698      	mov	r8, r3
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8016cfa:	682b      	ldr	r3, [r5, #0]
 8016cfc:	0076      	lsls	r6, r6, #1
 8016cfe:	4233      	tst	r3, r6
 8016d00:	d1b3      	bne.n	8016c6a <HAL_RCCEx_PeriphCLKConfig+0x2e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8016d02:	682b      	ldr	r3, [r5, #0]
 8016d04:	4333      	orrs	r3, r6
 8016d06:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8016d08:	f7fe ff54 	bl	8015bb4 <HAL_GetTick>
 8016d0c:	0007      	movs	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8016d0e:	682b      	ldr	r3, [r5, #0]
 8016d10:	4233      	tst	r3, r6
 8016d12:	d1aa      	bne.n	8016c6a <HAL_RCCEx_PeriphCLKConfig+0x2e>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8016d14:	f7fe ff4e 	bl	8015bb4 <HAL_GetTick>
 8016d18:	1bc0      	subs	r0, r0, r7
 8016d1a:	2864      	cmp	r0, #100	; 0x64
 8016d1c:	d9f7      	bls.n	8016d0e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          return HAL_TIMEOUT;
 8016d1e:	2003      	movs	r0, #3
 8016d20:	e7db      	b.n	8016cda <HAL_RCCEx_PeriphCLKConfig+0x9e>
        tickstart = HAL_GetTick();
 8016d22:	f7fe ff47 	bl	8015bb4 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8016d26:	4b0e      	ldr	r3, [pc, #56]	; (8016d60 <HAL_RCCEx_PeriphCLKConfig+0x124>)
        tickstart = HAL_GetTick();
 8016d28:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8016d2a:	2702      	movs	r7, #2
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8016d2c:	4699      	mov	r9, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8016d2e:	e004      	b.n	8016d3a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8016d30:	f7fe ff40 	bl	8015bb4 <HAL_GetTick>
 8016d34:	1b80      	subs	r0, r0, r6
 8016d36:	4548      	cmp	r0, r9
 8016d38:	d8f1      	bhi.n	8016d1e <HAL_RCCEx_PeriphCLKConfig+0xe2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8016d3a:	6a2b      	ldr	r3, [r5, #32]
 8016d3c:	421f      	tst	r7, r3
 8016d3e:	d0f7      	beq.n	8016d30 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8016d40:	6861      	ldr	r1, [r4, #4]
 8016d42:	e7ad      	b.n	8016ca0 <HAL_RCCEx_PeriphCLKConfig+0x64>
      __HAL_RCC_PWR_CLK_DISABLE();
 8016d44:	69d3      	ldr	r3, [r2, #28]
 8016d46:	4907      	ldr	r1, [pc, #28]	; (8016d64 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8016d48:	400b      	ands	r3, r1
 8016d4a:	61d3      	str	r3, [r2, #28]
 8016d4c:	6823      	ldr	r3, [r4, #0]
 8016d4e:	e7b1      	b.n	8016cb4 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8016d50:	40021000 	.word	0x40021000
 8016d54:	40007000 	.word	0x40007000
 8016d58:	fffffcff 	.word	0xfffffcff
 8016d5c:	fffeffff 	.word	0xfffeffff
 8016d60:	00001388 	.word	0x00001388
 8016d64:	efffffff 	.word	0xefffffff

08016d68 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8016d68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016d6a:	46d6      	mov	lr, sl
 8016d6c:	464f      	mov	r7, r9
 8016d6e:	4646      	mov	r6, r8
 8016d70:	0004      	movs	r4, r0
 8016d72:	b5c0      	push	{r6, r7, lr}
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8016d74:	2800      	cmp	r0, #0
 8016d76:	d100      	bne.n	8016d7a <HAL_SPI_Init+0x12>
 8016d78:	e08e      	b.n	8016e98 <HAL_SPI_Init+0x130>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8016d7a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8016d7c:	2d00      	cmp	r5, #0
 8016d7e:	d065      	beq.n	8016e4c <HAL_SPI_Init+0xe4>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8016d80:	2300      	movs	r3, #0
 8016d82:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8016d84:	6143      	str	r3, [r0, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8016d86:	2300      	movs	r3, #0
 8016d88:	62a3      	str	r3, [r4, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8016d8a:	335d      	adds	r3, #93	; 0x5d
 8016d8c:	5ce3      	ldrb	r3, [r4, r3]
 8016d8e:	b2da      	uxtb	r2, r3
 8016d90:	2b00      	cmp	r3, #0
 8016d92:	d068      	beq.n	8016e66 <HAL_SPI_Init+0xfe>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8016d94:	235d      	movs	r3, #93	; 0x5d
 8016d96:	2202      	movs	r2, #2

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8016d98:	2140      	movs	r1, #64	; 0x40
  hspi->State = HAL_SPI_STATE_BUSY;
 8016d9a:	54e2      	strb	r2, [r4, r3]
  __HAL_SPI_DISABLE(hspi);
 8016d9c:	6822      	ldr	r2, [r4, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8016d9e:	68e0      	ldr	r0, [r4, #12]
  __HAL_SPI_DISABLE(hspi);
 8016da0:	6813      	ldr	r3, [r2, #0]
 8016da2:	438b      	bics	r3, r1
 8016da4:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8016da6:	23e0      	movs	r3, #224	; 0xe0
 8016da8:	00db      	lsls	r3, r3, #3
 8016daa:	4298      	cmp	r0, r3
 8016dac:	d962      	bls.n	8016e74 <HAL_SPI_Init+0x10c>
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8016dae:	23f0      	movs	r3, #240	; 0xf0
 8016db0:	011b      	lsls	r3, r3, #4
 8016db2:	4298      	cmp	r0, r3
 8016db4:	d000      	beq.n	8016db8 <HAL_SPI_Init+0x50>
 8016db6:	e071      	b.n	8016e9c <HAL_SPI_Init+0x134>
 8016db8:	2380      	movs	r3, #128	; 0x80
 8016dba:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8016dbc:	019b      	lsls	r3, r3, #6
 8016dbe:	4019      	ands	r1, r3
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8016dc0:	2300      	movs	r3, #0
 8016dc2:	468c      	mov	ip, r1
 8016dc4:	469a      	mov	sl, r3
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8016dc6:	2382      	movs	r3, #130	; 0x82
 8016dc8:	6866      	ldr	r6, [r4, #4]
 8016dca:	005b      	lsls	r3, r3, #1
 8016dcc:	4033      	ands	r3, r6
 8016dce:	2684      	movs	r6, #132	; 0x84
 8016dd0:	68a7      	ldr	r7, [r4, #8]
 8016dd2:	0236      	lsls	r6, r6, #8
 8016dd4:	403e      	ands	r6, r7
 8016dd6:	4333      	orrs	r3, r6
 8016dd8:	2602      	movs	r6, #2
 8016dda:	6927      	ldr	r7, [r4, #16]
 8016ddc:	69a1      	ldr	r1, [r4, #24]
 8016dde:	403e      	ands	r6, r7
 8016de0:	4333      	orrs	r3, r6
 8016de2:	2601      	movs	r6, #1
 8016de4:	6967      	ldr	r7, [r4, #20]
 8016de6:	46b1      	mov	r9, r6
 8016de8:	4037      	ands	r7, r6
 8016dea:	433b      	orrs	r3, r7
 8016dec:	2780      	movs	r7, #128	; 0x80
 8016dee:	00bf      	lsls	r7, r7, #2
 8016df0:	400f      	ands	r7, r1
 8016df2:	433b      	orrs	r3, r7
 8016df4:	2738      	movs	r7, #56	; 0x38
 8016df6:	69e6      	ldr	r6, [r4, #28]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8016df8:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8016dfa:	4037      	ands	r7, r6
 8016dfc:	2680      	movs	r6, #128	; 0x80
 8016dfe:	433b      	orrs	r3, r7
 8016e00:	0037      	movs	r7, r6
 8016e02:	6a26      	ldr	r6, [r4, #32]
 8016e04:	4037      	ands	r7, r6
 8016e06:	4666      	mov	r6, ip
 8016e08:	433b      	orrs	r3, r7
 8016e0a:	4333      	orrs	r3, r6
 8016e0c:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8016e0e:	2308      	movs	r3, #8
 8016e10:	6b66      	ldr	r6, [r4, #52]	; 0x34
 8016e12:	4657      	mov	r7, sl
 8016e14:	4033      	ands	r3, r6
 8016e16:	26f0      	movs	r6, #240	; 0xf0
 8016e18:	0136      	lsls	r6, r6, #4
 8016e1a:	4030      	ands	r0, r6
 8016e1c:	4318      	orrs	r0, r3
 8016e1e:	2304      	movs	r3, #4
 8016e20:	4019      	ands	r1, r3
 8016e22:	4301      	orrs	r1, r0
 8016e24:	2010      	movs	r0, #16
 8016e26:	4005      	ands	r5, r0
 8016e28:	430d      	orrs	r5, r1
 8016e2a:	432f      	orrs	r7, r5
 8016e2c:	6057      	str	r7, [r2, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8016e2e:	69d3      	ldr	r3, [r2, #28]
 8016e30:	491c      	ldr	r1, [pc, #112]	; (8016ea4 <HAL_SPI_Init+0x13c>)
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State     = HAL_SPI_STATE_READY;

  return HAL_OK;
 8016e32:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8016e34:	400b      	ands	r3, r1
 8016e36:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8016e38:	2300      	movs	r3, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8016e3a:	464a      	mov	r2, r9
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8016e3c:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8016e3e:	335d      	adds	r3, #93	; 0x5d
 8016e40:	54e2      	strb	r2, [r4, r3]
}
 8016e42:	bce0      	pop	{r5, r6, r7}
 8016e44:	46ba      	mov	sl, r7
 8016e46:	46b1      	mov	r9, r6
 8016e48:	46a8      	mov	r8, r5
 8016e4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8016e4c:	2382      	movs	r3, #130	; 0x82
 8016e4e:	6842      	ldr	r2, [r0, #4]
 8016e50:	005b      	lsls	r3, r3, #1
 8016e52:	429a      	cmp	r2, r3
 8016e54:	d097      	beq.n	8016d86 <HAL_SPI_Init+0x1e>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8016e56:	2300      	movs	r3, #0
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8016e58:	61c5      	str	r5, [r0, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8016e5a:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8016e5c:	335d      	adds	r3, #93	; 0x5d
 8016e5e:	5ce3      	ldrb	r3, [r4, r3]
 8016e60:	b2da      	uxtb	r2, r3
 8016e62:	2b00      	cmp	r3, #0
 8016e64:	d196      	bne.n	8016d94 <HAL_SPI_Init+0x2c>
    hspi->Lock = HAL_UNLOCKED;
 8016e66:	335c      	adds	r3, #92	; 0x5c
    HAL_SPI_MspInit(hspi);
 8016e68:	0020      	movs	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 8016e6a:	54e2      	strb	r2, [r4, r3]
    HAL_SPI_MspInit(hspi);
 8016e6c:	f7fc f9ca 	bl	8013204 <HAL_SPI_MspInit>
 8016e70:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8016e72:	e78f      	b.n	8016d94 <HAL_SPI_Init+0x2c>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8016e74:	4298      	cmp	r0, r3
 8016e76:	d006      	beq.n	8016e86 <HAL_SPI_Init+0x11e>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8016e78:	2380      	movs	r3, #128	; 0x80
 8016e7a:	015b      	lsls	r3, r3, #5
 8016e7c:	469a      	mov	sl, r3
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8016e7e:	2300      	movs	r3, #0
 8016e80:	469c      	mov	ip, r3
 8016e82:	62a3      	str	r3, [r4, #40]	; 0x28
 8016e84:	e79f      	b.n	8016dc6 <HAL_SPI_Init+0x5e>
 8016e86:	2380      	movs	r3, #128	; 0x80
 8016e88:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8016e8a:	019b      	lsls	r3, r3, #6
 8016e8c:	4019      	ands	r1, r3
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8016e8e:	2380      	movs	r3, #128	; 0x80
 8016e90:	015b      	lsls	r3, r3, #5
 8016e92:	468c      	mov	ip, r1
 8016e94:	469a      	mov	sl, r3
 8016e96:	e796      	b.n	8016dc6 <HAL_SPI_Init+0x5e>
    return HAL_ERROR;
 8016e98:	2001      	movs	r0, #1
 8016e9a:	e7d2      	b.n	8016e42 <HAL_SPI_Init+0xda>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8016e9c:	2300      	movs	r3, #0
 8016e9e:	469a      	mov	sl, r3
 8016ea0:	e7ed      	b.n	8016e7e <HAL_SPI_Init+0x116>
 8016ea2:	46c0      	nop			; (mov r8, r8)
 8016ea4:	fffff7ff 	.word	0xfffff7ff

08016ea8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8016ea8:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8016eaa:	2401      	movs	r4, #1
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8016eac:	2573      	movs	r5, #115	; 0x73
  tmpccer = TIMx->CCER;
 8016eae:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8016eb0:	6a02      	ldr	r2, [r0, #32]
 8016eb2:	43a2      	bics	r2, r4
 8016eb4:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8016eb6:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8016eb8:	6984      	ldr	r4, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8016eba:	43ac      	bics	r4, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8016ebc:	680d      	ldr	r5, [r1, #0]
 8016ebe:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8016ec0:	2502      	movs	r5, #2
 8016ec2:	43ab      	bics	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8016ec4:	688d      	ldr	r5, [r1, #8]
 8016ec6:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8016ec8:	4d0e      	ldr	r5, [pc, #56]	; (8016f04 <TIM_OC1_SetConfig+0x5c>)
 8016eca:	42a8      	cmp	r0, r5
 8016ecc:	d008      	beq.n	8016ee0 <TIM_OC1_SetConfig+0x38>
 8016ece:	4d0e      	ldr	r5, [pc, #56]	; (8016f08 <TIM_OC1_SetConfig+0x60>)
 8016ed0:	42a8      	cmp	r0, r5
 8016ed2:	d005      	beq.n	8016ee0 <TIM_OC1_SetConfig+0x38>
 8016ed4:	4d0d      	ldr	r5, [pc, #52]	; (8016f0c <TIM_OC1_SetConfig+0x64>)
 8016ed6:	42a8      	cmp	r0, r5
 8016ed8:	d002      	beq.n	8016ee0 <TIM_OC1_SetConfig+0x38>
 8016eda:	4d0d      	ldr	r5, [pc, #52]	; (8016f10 <TIM_OC1_SetConfig+0x68>)
 8016edc:	42a8      	cmp	r0, r5
 8016ede:	d10b      	bne.n	8016ef8 <TIM_OC1_SetConfig+0x50>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8016ee0:	2508      	movs	r5, #8
 8016ee2:	43ab      	bics	r3, r5
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8016ee4:	68cd      	ldr	r5, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8016ee6:	698e      	ldr	r6, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 8016ee8:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8016eea:	2504      	movs	r5, #4
 8016eec:	43ab      	bics	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8016eee:	4d09      	ldr	r5, [pc, #36]	; (8016f14 <TIM_OC1_SetConfig+0x6c>)
 8016ef0:	402a      	ands	r2, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 8016ef2:	694d      	ldr	r5, [r1, #20]
 8016ef4:	4335      	orrs	r5, r6
 8016ef6:	432a      	orrs	r2, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8016ef8:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8016efa:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8016efc:	6184      	str	r4, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8016efe:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8016f00:	6203      	str	r3, [r0, #32]
}
 8016f02:	bd70      	pop	{r4, r5, r6, pc}
 8016f04:	40012c00 	.word	0x40012c00
 8016f08:	40014000 	.word	0x40014000
 8016f0c:	40014400 	.word	0x40014400
 8016f10:	40014800 	.word	0x40014800
 8016f14:	fffffcff 	.word	0xfffffcff

08016f18 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8016f18:	6a03      	ldr	r3, [r0, #32]
{
 8016f1a:	b570      	push	{r4, r5, r6, lr}

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8016f1c:	6a02      	ldr	r2, [r0, #32]
 8016f1e:	4c18      	ldr	r4, [pc, #96]	; (8016f80 <TIM_OC3_SetConfig+0x68>)
 8016f20:	4022      	ands	r2, r4
 8016f22:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8016f24:	6842      	ldr	r2, [r0, #4]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8016f26:	3475      	adds	r4, #117	; 0x75
  tmpccmrx = TIMx->CCMR2;
 8016f28:	69c5      	ldr	r5, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8016f2a:	34ff      	adds	r4, #255	; 0xff
 8016f2c:	43a5      	bics	r5, r4
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8016f2e:	680c      	ldr	r4, [r1, #0]
 8016f30:	4325      	orrs	r5, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8016f32:	4c14      	ldr	r4, [pc, #80]	; (8016f84 <TIM_OC3_SetConfig+0x6c>)
 8016f34:	4023      	ands	r3, r4
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8016f36:	688c      	ldr	r4, [r1, #8]
 8016f38:	0224      	lsls	r4, r4, #8
 8016f3a:	4323      	orrs	r3, r4

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8016f3c:	4c12      	ldr	r4, [pc, #72]	; (8016f88 <TIM_OC3_SetConfig+0x70>)
 8016f3e:	42a0      	cmp	r0, r4
 8016f40:	d015      	beq.n	8016f6e <TIM_OC3_SetConfig+0x56>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8016f42:	4c12      	ldr	r4, [pc, #72]	; (8016f8c <TIM_OC3_SetConfig+0x74>)
 8016f44:	42a0      	cmp	r0, r4
 8016f46:	d005      	beq.n	8016f54 <TIM_OC3_SetConfig+0x3c>
 8016f48:	4c11      	ldr	r4, [pc, #68]	; (8016f90 <TIM_OC3_SetConfig+0x78>)
 8016f4a:	42a0      	cmp	r0, r4
 8016f4c:	d002      	beq.n	8016f54 <TIM_OC3_SetConfig+0x3c>
 8016f4e:	4c11      	ldr	r4, [pc, #68]	; (8016f94 <TIM_OC3_SetConfig+0x7c>)
 8016f50:	42a0      	cmp	r0, r4
 8016f52:	d106      	bne.n	8016f62 <TIM_OC3_SetConfig+0x4a>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8016f54:	4c10      	ldr	r4, [pc, #64]	; (8016f98 <TIM_OC3_SetConfig+0x80>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8016f56:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8016f58:	4014      	ands	r4, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8016f5a:	698a      	ldr	r2, [r1, #24]
 8016f5c:	4332      	orrs	r2, r6
 8016f5e:	0112      	lsls	r2, r2, #4
 8016f60:	4322      	orrs	r2, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8016f62:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8016f64:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8016f66:	61c5      	str	r5, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8016f68:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8016f6a:	6203      	str	r3, [r0, #32]
}
 8016f6c:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer &= ~TIM_CCER_CC3NP;
 8016f6e:	4c0b      	ldr	r4, [pc, #44]	; (8016f9c <TIM_OC3_SetConfig+0x84>)
 8016f70:	401c      	ands	r4, r3
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8016f72:	68cb      	ldr	r3, [r1, #12]
 8016f74:	021b      	lsls	r3, r3, #8
 8016f76:	4323      	orrs	r3, r4
    tmpccer &= ~TIM_CCER_CC3NE;
 8016f78:	4c09      	ldr	r4, [pc, #36]	; (8016fa0 <TIM_OC3_SetConfig+0x88>)
 8016f7a:	4023      	ands	r3, r4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8016f7c:	e7ea      	b.n	8016f54 <TIM_OC3_SetConfig+0x3c>
 8016f7e:	46c0      	nop			; (mov r8, r8)
 8016f80:	fffffeff 	.word	0xfffffeff
 8016f84:	fffffdff 	.word	0xfffffdff
 8016f88:	40012c00 	.word	0x40012c00
 8016f8c:	40014000 	.word	0x40014000
 8016f90:	40014400 	.word	0x40014400
 8016f94:	40014800 	.word	0x40014800
 8016f98:	ffffcfff 	.word	0xffffcfff
 8016f9c:	fffff7ff 	.word	0xfffff7ff
 8016fa0:	fffffbff 	.word	0xfffffbff

08016fa4 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8016fa4:	6a02      	ldr	r2, [r0, #32]
{
 8016fa6:	b530      	push	{r4, r5, lr}

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8016fa8:	6a03      	ldr	r3, [r0, #32]
 8016faa:	4c13      	ldr	r4, [pc, #76]	; (8016ff8 <TIM_OC4_SetConfig+0x54>)
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8016fac:	4d13      	ldr	r5, [pc, #76]	; (8016ffc <TIM_OC4_SetConfig+0x58>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8016fae:	4023      	ands	r3, r4
 8016fb0:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8016fb2:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8016fb4:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8016fb6:	402c      	ands	r4, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8016fb8:	680d      	ldr	r5, [r1, #0]
 8016fba:	022d      	lsls	r5, r5, #8
 8016fbc:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8016fbe:	4d10      	ldr	r5, [pc, #64]	; (8017000 <TIM_OC4_SetConfig+0x5c>)
 8016fc0:	4015      	ands	r5, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8016fc2:	688a      	ldr	r2, [r1, #8]
 8016fc4:	0312      	lsls	r2, r2, #12
 8016fc6:	432a      	orrs	r2, r5

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8016fc8:	4d0e      	ldr	r5, [pc, #56]	; (8017004 <TIM_OC4_SetConfig+0x60>)
 8016fca:	42a8      	cmp	r0, r5
 8016fcc:	d008      	beq.n	8016fe0 <TIM_OC4_SetConfig+0x3c>
 8016fce:	4d0e      	ldr	r5, [pc, #56]	; (8017008 <TIM_OC4_SetConfig+0x64>)
 8016fd0:	42a8      	cmp	r0, r5
 8016fd2:	d005      	beq.n	8016fe0 <TIM_OC4_SetConfig+0x3c>
 8016fd4:	4d0d      	ldr	r5, [pc, #52]	; (801700c <TIM_OC4_SetConfig+0x68>)
 8016fd6:	42a8      	cmp	r0, r5
 8016fd8:	d002      	beq.n	8016fe0 <TIM_OC4_SetConfig+0x3c>
 8016fda:	4d0d      	ldr	r5, [pc, #52]	; (8017010 <TIM_OC4_SetConfig+0x6c>)
 8016fdc:	42a8      	cmp	r0, r5
 8016fde:	d104      	bne.n	8016fea <TIM_OC4_SetConfig+0x46>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8016fe0:	4d0c      	ldr	r5, [pc, #48]	; (8017014 <TIM_OC4_SetConfig+0x70>)
 8016fe2:	402b      	ands	r3, r5

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8016fe4:	694d      	ldr	r5, [r1, #20]
 8016fe6:	01ad      	lsls	r5, r5, #6
 8016fe8:	432b      	orrs	r3, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8016fea:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8016fec:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8016fee:	61c4      	str	r4, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8016ff0:	6403      	str	r3, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8016ff2:	6202      	str	r2, [r0, #32]
}
 8016ff4:	bd30      	pop	{r4, r5, pc}
 8016ff6:	46c0      	nop			; (mov r8, r8)
 8016ff8:	ffffefff 	.word	0xffffefff
 8016ffc:	ffff8cff 	.word	0xffff8cff
 8017000:	ffffdfff 	.word	0xffffdfff
 8017004:	40012c00 	.word	0x40012c00
 8017008:	40014000 	.word	0x40014000
 801700c:	40014400 	.word	0x40014400
 8017010:	40014800 	.word	0x40014800
 8017014:	ffffbfff 	.word	0xffffbfff

08017018 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8017018:	223d      	movs	r2, #61	; 0x3d
 801701a:	5c81      	ldrb	r1, [r0, r2]
{
 801701c:	0003      	movs	r3, r0
    return HAL_ERROR;
 801701e:	2001      	movs	r0, #1
  if (htim->State != HAL_TIM_STATE_READY)
 8017020:	2901      	cmp	r1, #1
 8017022:	d10f      	bne.n	8017044 <HAL_TIM_Base_Start+0x2c>
  htim->State = HAL_TIM_STATE_BUSY;
 8017024:	3101      	adds	r1, #1
 8017026:	5499      	strb	r1, [r3, r2]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8017028:	681b      	ldr	r3, [r3, #0]
 801702a:	4a0d      	ldr	r2, [pc, #52]	; (8017060 <HAL_TIM_Base_Start+0x48>)
 801702c:	4293      	cmp	r3, r2
 801702e:	d00a      	beq.n	8017046 <HAL_TIM_Base_Start+0x2e>
 8017030:	4a0c      	ldr	r2, [pc, #48]	; (8017064 <HAL_TIM_Base_Start+0x4c>)
 8017032:	4293      	cmp	r3, r2
 8017034:	d007      	beq.n	8017046 <HAL_TIM_Base_Start+0x2e>
 8017036:	4a0c      	ldr	r2, [pc, #48]	; (8017068 <HAL_TIM_Base_Start+0x50>)
 8017038:	4293      	cmp	r3, r2
 801703a:	d004      	beq.n	8017046 <HAL_TIM_Base_Start+0x2e>
    __HAL_TIM_ENABLE(htim);
 801703c:	681a      	ldr	r2, [r3, #0]
 801703e:	4310      	orrs	r0, r2
 8017040:	6018      	str	r0, [r3, #0]
  return HAL_OK;
 8017042:	2000      	movs	r0, #0
}
 8017044:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8017046:	2207      	movs	r2, #7
 8017048:	6899      	ldr	r1, [r3, #8]
 801704a:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801704c:	2a06      	cmp	r2, #6
 801704e:	d005      	beq.n	801705c <HAL_TIM_Base_Start+0x44>
      __HAL_TIM_ENABLE(htim);
 8017050:	2101      	movs	r1, #1
 8017052:	681a      	ldr	r2, [r3, #0]
  return HAL_OK;
 8017054:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 8017056:	430a      	orrs	r2, r1
 8017058:	601a      	str	r2, [r3, #0]
 801705a:	e7f3      	b.n	8017044 <HAL_TIM_Base_Start+0x2c>
  return HAL_OK;
 801705c:	2000      	movs	r0, #0
 801705e:	e7f1      	b.n	8017044 <HAL_TIM_Base_Start+0x2c>
 8017060:	40012c00 	.word	0x40012c00
 8017064:	40000400 	.word	0x40000400
 8017068:	40014000 	.word	0x40014000

0801706c <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 801706c:	223d      	movs	r2, #61	; 0x3d
 801706e:	5c81      	ldrb	r1, [r0, r2]
{
 8017070:	0003      	movs	r3, r0
    return HAL_ERROR;
 8017072:	2001      	movs	r0, #1
  if (htim->State != HAL_TIM_STATE_READY)
 8017074:	2901      	cmp	r1, #1
 8017076:	d112      	bne.n	801709e <HAL_TIM_Base_Start_IT+0x32>
  htim->State = HAL_TIM_STATE_BUSY;
 8017078:	3101      	adds	r1, #1
 801707a:	5499      	strb	r1, [r3, r2]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 801707c:	681b      	ldr	r3, [r3, #0]
 801707e:	68da      	ldr	r2, [r3, #12]
 8017080:	4302      	orrs	r2, r0
 8017082:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8017084:	4a0d      	ldr	r2, [pc, #52]	; (80170bc <HAL_TIM_Base_Start_IT+0x50>)
 8017086:	4293      	cmp	r3, r2
 8017088:	d00a      	beq.n	80170a0 <HAL_TIM_Base_Start_IT+0x34>
 801708a:	4a0d      	ldr	r2, [pc, #52]	; (80170c0 <HAL_TIM_Base_Start_IT+0x54>)
 801708c:	4293      	cmp	r3, r2
 801708e:	d007      	beq.n	80170a0 <HAL_TIM_Base_Start_IT+0x34>
 8017090:	4a0c      	ldr	r2, [pc, #48]	; (80170c4 <HAL_TIM_Base_Start_IT+0x58>)
 8017092:	4293      	cmp	r3, r2
 8017094:	d004      	beq.n	80170a0 <HAL_TIM_Base_Start_IT+0x34>
    __HAL_TIM_ENABLE(htim);
 8017096:	681a      	ldr	r2, [r3, #0]
 8017098:	4310      	orrs	r0, r2
 801709a:	6018      	str	r0, [r3, #0]
  return HAL_OK;
 801709c:	2000      	movs	r0, #0
}
 801709e:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80170a0:	2207      	movs	r2, #7
 80170a2:	6899      	ldr	r1, [r3, #8]
 80170a4:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80170a6:	2a06      	cmp	r2, #6
 80170a8:	d005      	beq.n	80170b6 <HAL_TIM_Base_Start_IT+0x4a>
      __HAL_TIM_ENABLE(htim);
 80170aa:	2101      	movs	r1, #1
 80170ac:	681a      	ldr	r2, [r3, #0]
  return HAL_OK;
 80170ae:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 80170b0:	430a      	orrs	r2, r1
 80170b2:	601a      	str	r2, [r3, #0]
 80170b4:	e7f3      	b.n	801709e <HAL_TIM_Base_Start_IT+0x32>
  return HAL_OK;
 80170b6:	2000      	movs	r0, #0
 80170b8:	e7f1      	b.n	801709e <HAL_TIM_Base_Start_IT+0x32>
 80170ba:	46c0      	nop			; (mov r8, r8)
 80170bc:	40012c00 	.word	0x40012c00
 80170c0:	40000400 	.word	0x40000400
 80170c4:	40014000 	.word	0x40014000

080170c8 <HAL_TIM_OC_Start>:
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80170c8:	2900      	cmp	r1, #0
 80170ca:	d120      	bne.n	801710e <HAL_TIM_OC_Start+0x46>
 80170cc:	233e      	movs	r3, #62	; 0x3e
 80170ce:	5cc2      	ldrb	r2, [r0, r3]
 80170d0:	2a01      	cmp	r2, #1
 80170d2:	d124      	bne.n	801711e <HAL_TIM_OC_Start+0x56>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80170d4:	2202      	movs	r2, #2
 80170d6:	54c2      	strb	r2, [r0, r3]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80170d8:	221f      	movs	r2, #31
 80170da:	4011      	ands	r1, r2
 80170dc:	3a1e      	subs	r2, #30
 80170de:	408a      	lsls	r2, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80170e0:	6803      	ldr	r3, [r0, #0]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80170e2:	6a19      	ldr	r1, [r3, #32]
 80170e4:	4391      	bics	r1, r2
 80170e6:	6219      	str	r1, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80170e8:	6a19      	ldr	r1, [r3, #32]
 80170ea:	430a      	orrs	r2, r1
 80170ec:	621a      	str	r2, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80170ee:	4a1e      	ldr	r2, [pc, #120]	; (8017168 <HAL_TIM_OC_Start+0xa0>)
 80170f0:	4293      	cmp	r3, r2
 80170f2:	d016      	beq.n	8017122 <HAL_TIM_OC_Start+0x5a>
 80170f4:	4a1d      	ldr	r2, [pc, #116]	; (801716c <HAL_TIM_OC_Start+0xa4>)
 80170f6:	4293      	cmp	r3, r2
 80170f8:	d013      	beq.n	8017122 <HAL_TIM_OC_Start+0x5a>
 80170fa:	4a1d      	ldr	r2, [pc, #116]	; (8017170 <HAL_TIM_OC_Start+0xa8>)
 80170fc:	4293      	cmp	r3, r2
 80170fe:	d025      	beq.n	801714c <HAL_TIM_OC_Start+0x84>
 8017100:	4a1c      	ldr	r2, [pc, #112]	; (8017174 <HAL_TIM_OC_Start+0xac>)
 8017102:	4293      	cmp	r3, r2
 8017104:	d022      	beq.n	801714c <HAL_TIM_OC_Start+0x84>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8017106:	4a1c      	ldr	r2, [pc, #112]	; (8017178 <HAL_TIM_OC_Start+0xb0>)
 8017108:	4293      	cmp	r3, r2
 801710a:	d114      	bne.n	8017136 <HAL_TIM_OC_Start+0x6e>
 801710c:	e00e      	b.n	801712c <HAL_TIM_OC_Start+0x64>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 801710e:	2904      	cmp	r1, #4
 8017110:	d017      	beq.n	8017142 <HAL_TIM_OC_Start+0x7a>
 8017112:	2908      	cmp	r1, #8
 8017114:	d022      	beq.n	801715c <HAL_TIM_OC_Start+0x94>
 8017116:	2341      	movs	r3, #65	; 0x41
 8017118:	5cc2      	ldrb	r2, [r0, r3]
 801711a:	2a01      	cmp	r2, #1
 801711c:	d0da      	beq.n	80170d4 <HAL_TIM_OC_Start+0xc>
    return HAL_ERROR;
 801711e:	2001      	movs	r0, #1
 8017120:	e00e      	b.n	8017140 <HAL_TIM_OC_Start+0x78>
    __HAL_TIM_MOE_ENABLE(htim);
 8017122:	2280      	movs	r2, #128	; 0x80
 8017124:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8017126:	0212      	lsls	r2, r2, #8
 8017128:	430a      	orrs	r2, r1
 801712a:	645a      	str	r2, [r3, #68]	; 0x44
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801712c:	2207      	movs	r2, #7
 801712e:	6899      	ldr	r1, [r3, #8]
 8017130:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8017132:	2a06      	cmp	r2, #6
 8017134:	d010      	beq.n	8017158 <HAL_TIM_OC_Start+0x90>
    __HAL_TIM_ENABLE(htim);
 8017136:	2101      	movs	r1, #1
  return HAL_OK;
 8017138:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 801713a:	681a      	ldr	r2, [r3, #0]
 801713c:	430a      	orrs	r2, r1
 801713e:	601a      	str	r2, [r3, #0]
}
 8017140:	4770      	bx	lr
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8017142:	233f      	movs	r3, #63	; 0x3f
 8017144:	5cc2      	ldrb	r2, [r0, r3]
 8017146:	2a01      	cmp	r2, #1
 8017148:	d0c4      	beq.n	80170d4 <HAL_TIM_OC_Start+0xc>
 801714a:	e7e8      	b.n	801711e <HAL_TIM_OC_Start+0x56>
    __HAL_TIM_MOE_ENABLE(htim);
 801714c:	2280      	movs	r2, #128	; 0x80
 801714e:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8017150:	0212      	lsls	r2, r2, #8
 8017152:	430a      	orrs	r2, r1
 8017154:	645a      	str	r2, [r3, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8017156:	e7ee      	b.n	8017136 <HAL_TIM_OC_Start+0x6e>
  return HAL_OK;
 8017158:	2000      	movs	r0, #0
 801715a:	e7f1      	b.n	8017140 <HAL_TIM_OC_Start+0x78>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 801715c:	2340      	movs	r3, #64	; 0x40
 801715e:	5cc2      	ldrb	r2, [r0, r3]
 8017160:	2a01      	cmp	r2, #1
 8017162:	d0b7      	beq.n	80170d4 <HAL_TIM_OC_Start+0xc>
 8017164:	e7db      	b.n	801711e <HAL_TIM_OC_Start+0x56>
 8017166:	46c0      	nop			; (mov r8, r8)
 8017168:	40012c00 	.word	0x40012c00
 801716c:	40014000 	.word	0x40014000
 8017170:	40014400 	.word	0x40014400
 8017174:	40014800 	.word	0x40014800
 8017178:	40000400 	.word	0x40000400

0801717c <HAL_TIM_OC_Stop>:
{
 801717c:	b530      	push	{r4, r5, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 801717e:	251f      	movs	r5, #31
 8017180:	2401      	movs	r4, #1
 8017182:	400d      	ands	r5, r1
 8017184:	40ac      	lsls	r4, r5
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8017186:	6803      	ldr	r3, [r0, #0]
  TIMx->CCER &= ~tmp;
 8017188:	6a1a      	ldr	r2, [r3, #32]
 801718a:	43a2      	bics	r2, r4
 801718c:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 801718e:	6a1a      	ldr	r2, [r3, #32]
 8017190:	621a      	str	r2, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8017192:	4a1e      	ldr	r2, [pc, #120]	; (801720c <HAL_TIM_OC_Stop+0x90>)
 8017194:	4293      	cmp	r3, r2
 8017196:	d017      	beq.n	80171c8 <HAL_TIM_OC_Stop+0x4c>
 8017198:	4a1d      	ldr	r2, [pc, #116]	; (8017210 <HAL_TIM_OC_Stop+0x94>)
 801719a:	4293      	cmp	r3, r2
 801719c:	d014      	beq.n	80171c8 <HAL_TIM_OC_Stop+0x4c>
 801719e:	4a1d      	ldr	r2, [pc, #116]	; (8017214 <HAL_TIM_OC_Stop+0x98>)
 80171a0:	4293      	cmp	r3, r2
 80171a2:	d011      	beq.n	80171c8 <HAL_TIM_OC_Stop+0x4c>
 80171a4:	4a1c      	ldr	r2, [pc, #112]	; (8017218 <HAL_TIM_OC_Stop+0x9c>)
 80171a6:	4293      	cmp	r3, r2
 80171a8:	d00e      	beq.n	80171c8 <HAL_TIM_OC_Stop+0x4c>
  __HAL_TIM_DISABLE(htim);
 80171aa:	6a1c      	ldr	r4, [r3, #32]
 80171ac:	4a1b      	ldr	r2, [pc, #108]	; (801721c <HAL_TIM_OC_Stop+0xa0>)
 80171ae:	4214      	tst	r4, r2
 80171b0:	d103      	bne.n	80171ba <HAL_TIM_OC_Stop+0x3e>
 80171b2:	6a1c      	ldr	r4, [r3, #32]
 80171b4:	4a1a      	ldr	r2, [pc, #104]	; (8017220 <HAL_TIM_OC_Stop+0xa4>)
 80171b6:	4214      	tst	r4, r2
 80171b8:	d01b      	beq.n	80171f2 <HAL_TIM_OC_Stop+0x76>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80171ba:	2900      	cmp	r1, #0
 80171bc:	d111      	bne.n	80171e2 <HAL_TIM_OC_Stop+0x66>
 80171be:	233e      	movs	r3, #62	; 0x3e
 80171c0:	2201      	movs	r2, #1
 80171c2:	54c2      	strb	r2, [r0, r3]
}
 80171c4:	2000      	movs	r0, #0
 80171c6:	bd30      	pop	{r4, r5, pc}
    __HAL_TIM_MOE_DISABLE(htim);
 80171c8:	6a1c      	ldr	r4, [r3, #32]
 80171ca:	4a14      	ldr	r2, [pc, #80]	; (801721c <HAL_TIM_OC_Stop+0xa0>)
 80171cc:	4214      	tst	r4, r2
 80171ce:	d1ec      	bne.n	80171aa <HAL_TIM_OC_Stop+0x2e>
 80171d0:	6a1c      	ldr	r4, [r3, #32]
 80171d2:	4a13      	ldr	r2, [pc, #76]	; (8017220 <HAL_TIM_OC_Stop+0xa4>)
 80171d4:	4214      	tst	r4, r2
 80171d6:	d1e8      	bne.n	80171aa <HAL_TIM_OC_Stop+0x2e>
 80171d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80171da:	4c12      	ldr	r4, [pc, #72]	; (8017224 <HAL_TIM_OC_Stop+0xa8>)
 80171dc:	4022      	ands	r2, r4
 80171de:	645a      	str	r2, [r3, #68]	; 0x44
 80171e0:	e7e3      	b.n	80171aa <HAL_TIM_OC_Stop+0x2e>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80171e2:	2904      	cmp	r1, #4
 80171e4:	d00a      	beq.n	80171fc <HAL_TIM_OC_Stop+0x80>
 80171e6:	2908      	cmp	r1, #8
 80171e8:	d00c      	beq.n	8017204 <HAL_TIM_OC_Stop+0x88>
 80171ea:	2341      	movs	r3, #65	; 0x41
 80171ec:	2201      	movs	r2, #1
 80171ee:	54c2      	strb	r2, [r0, r3]
 80171f0:	e7e8      	b.n	80171c4 <HAL_TIM_OC_Stop+0x48>
  __HAL_TIM_DISABLE(htim);
 80171f2:	2401      	movs	r4, #1
 80171f4:	681a      	ldr	r2, [r3, #0]
 80171f6:	43a2      	bics	r2, r4
 80171f8:	601a      	str	r2, [r3, #0]
 80171fa:	e7de      	b.n	80171ba <HAL_TIM_OC_Stop+0x3e>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80171fc:	233f      	movs	r3, #63	; 0x3f
 80171fe:	2201      	movs	r2, #1
 8017200:	54c2      	strb	r2, [r0, r3]
 8017202:	e7df      	b.n	80171c4 <HAL_TIM_OC_Stop+0x48>
 8017204:	2340      	movs	r3, #64	; 0x40
 8017206:	2201      	movs	r2, #1
 8017208:	54c2      	strb	r2, [r0, r3]
 801720a:	e7db      	b.n	80171c4 <HAL_TIM_OC_Stop+0x48>
 801720c:	40012c00 	.word	0x40012c00
 8017210:	40014000 	.word	0x40014000
 8017214:	40014400 	.word	0x40014400
 8017218:	40014800 	.word	0x40014800
 801721c:	00001111 	.word	0x00001111
 8017220:	00000444 	.word	0x00000444
 8017224:	ffff7fff 	.word	0xffff7fff

08017228 <HAL_TIM_OC_Start_IT>:
{
 8017228:	0003      	movs	r3, r0
 801722a:	b510      	push	{r4, lr}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 801722c:	2900      	cmp	r1, #0
 801722e:	d123      	bne.n	8017278 <HAL_TIM_OC_Start_IT+0x50>
 8017230:	223e      	movs	r2, #62	; 0x3e
 8017232:	5c80      	ldrb	r0, [r0, r2]
 8017234:	2801      	cmp	r0, #1
 8017236:	d128      	bne.n	801728a <HAL_TIM_OC_Start_IT+0x62>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8017238:	2002      	movs	r0, #2
 801723a:	5498      	strb	r0, [r3, r2]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 801723c:	681b      	ldr	r3, [r3, #0]
 801723e:	68da      	ldr	r2, [r3, #12]
 8017240:	4302      	orrs	r2, r0
 8017242:	60da      	str	r2, [r3, #12]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8017244:	221f      	movs	r2, #31
 8017246:	4011      	ands	r1, r2
 8017248:	3a1e      	subs	r2, #30
 801724a:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 801724c:	6a19      	ldr	r1, [r3, #32]
 801724e:	4391      	bics	r1, r2
 8017250:	6219      	str	r1, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8017252:	6a19      	ldr	r1, [r3, #32]
 8017254:	430a      	orrs	r2, r1
 8017256:	621a      	str	r2, [r3, #32]
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8017258:	4a26      	ldr	r2, [pc, #152]	; (80172f4 <HAL_TIM_OC_Start_IT+0xcc>)
 801725a:	4293      	cmp	r3, r2
 801725c:	d021      	beq.n	80172a2 <HAL_TIM_OC_Start_IT+0x7a>
 801725e:	4a26      	ldr	r2, [pc, #152]	; (80172f8 <HAL_TIM_OC_Start_IT+0xd0>)
 8017260:	4293      	cmp	r3, r2
 8017262:	d01e      	beq.n	80172a2 <HAL_TIM_OC_Start_IT+0x7a>
 8017264:	4a25      	ldr	r2, [pc, #148]	; (80172fc <HAL_TIM_OC_Start_IT+0xd4>)
 8017266:	4293      	cmp	r3, r2
 8017268:	d02b      	beq.n	80172c2 <HAL_TIM_OC_Start_IT+0x9a>
 801726a:	4a25      	ldr	r2, [pc, #148]	; (8017300 <HAL_TIM_OC_Start_IT+0xd8>)
 801726c:	4293      	cmp	r3, r2
 801726e:	d028      	beq.n	80172c2 <HAL_TIM_OC_Start_IT+0x9a>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8017270:	4a24      	ldr	r2, [pc, #144]	; (8017304 <HAL_TIM_OC_Start_IT+0xdc>)
 8017272:	4293      	cmp	r3, r2
 8017274:	d11f      	bne.n	80172b6 <HAL_TIM_OC_Start_IT+0x8e>
 8017276:	e019      	b.n	80172ac <HAL_TIM_OC_Start_IT+0x84>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8017278:	2904      	cmp	r1, #4
 801727a:	d028      	beq.n	80172ce <HAL_TIM_OC_Start_IT+0xa6>
 801727c:	2908      	cmp	r1, #8
 801727e:	d033      	beq.n	80172e8 <HAL_TIM_OC_Start_IT+0xc0>
 8017280:	2241      	movs	r2, #65	; 0x41
 8017282:	5c84      	ldrb	r4, [r0, r2]
 8017284:	b2e0      	uxtb	r0, r4
 8017286:	2c01      	cmp	r4, #1
 8017288:	d001      	beq.n	801728e <HAL_TIM_OC_Start_IT+0x66>
    return HAL_ERROR;
 801728a:	2001      	movs	r0, #1
}
 801728c:	bd10      	pop	{r4, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 801728e:	2402      	movs	r4, #2
 8017290:	549c      	strb	r4, [r3, r2]
  switch (Channel)
 8017292:	290c      	cmp	r1, #12
 8017294:	d1fa      	bne.n	801728c <HAL_TIM_OC_Start_IT+0x64>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8017296:	2010      	movs	r0, #16
 8017298:	681b      	ldr	r3, [r3, #0]
 801729a:	68da      	ldr	r2, [r3, #12]
 801729c:	4302      	orrs	r2, r0
 801729e:	60da      	str	r2, [r3, #12]
  if (status == HAL_OK)
 80172a0:	e7d0      	b.n	8017244 <HAL_TIM_OC_Start_IT+0x1c>
      __HAL_TIM_MOE_ENABLE(htim);
 80172a2:	2280      	movs	r2, #128	; 0x80
 80172a4:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80172a6:	0212      	lsls	r2, r2, #8
 80172a8:	430a      	orrs	r2, r1
 80172aa:	645a      	str	r2, [r3, #68]	; 0x44
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80172ac:	2207      	movs	r2, #7
 80172ae:	6899      	ldr	r1, [r3, #8]
 80172b0:	400a      	ands	r2, r1
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80172b2:	2a06      	cmp	r2, #6
 80172b4:	d016      	beq.n	80172e4 <HAL_TIM_OC_Start_IT+0xbc>
      __HAL_TIM_ENABLE(htim);
 80172b6:	2101      	movs	r1, #1
 80172b8:	681a      	ldr	r2, [r3, #0]
 80172ba:	2000      	movs	r0, #0
 80172bc:	430a      	orrs	r2, r1
 80172be:	601a      	str	r2, [r3, #0]
 80172c0:	e7e4      	b.n	801728c <HAL_TIM_OC_Start_IT+0x64>
      __HAL_TIM_MOE_ENABLE(htim);
 80172c2:	2280      	movs	r2, #128	; 0x80
 80172c4:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80172c6:	0212      	lsls	r2, r2, #8
 80172c8:	430a      	orrs	r2, r1
 80172ca:	645a      	str	r2, [r3, #68]	; 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80172cc:	e7f3      	b.n	80172b6 <HAL_TIM_OC_Start_IT+0x8e>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80172ce:	223f      	movs	r2, #63	; 0x3f
 80172d0:	5c80      	ldrb	r0, [r0, r2]
 80172d2:	2801      	cmp	r0, #1
 80172d4:	d1d9      	bne.n	801728a <HAL_TIM_OC_Start_IT+0x62>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80172d6:	2002      	movs	r0, #2
 80172d8:	5498      	strb	r0, [r3, r2]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80172da:	681b      	ldr	r3, [r3, #0]
 80172dc:	68da      	ldr	r2, [r3, #12]
 80172de:	430a      	orrs	r2, r1
 80172e0:	60da      	str	r2, [r3, #12]
  if (status == HAL_OK)
 80172e2:	e7af      	b.n	8017244 <HAL_TIM_OC_Start_IT+0x1c>
 80172e4:	2000      	movs	r0, #0
 80172e6:	e7d1      	b.n	801728c <HAL_TIM_OC_Start_IT+0x64>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80172e8:	2240      	movs	r2, #64	; 0x40
 80172ea:	5c80      	ldrb	r0, [r0, r2]
 80172ec:	2801      	cmp	r0, #1
 80172ee:	d0f2      	beq.n	80172d6 <HAL_TIM_OC_Start_IT+0xae>
 80172f0:	e7cb      	b.n	801728a <HAL_TIM_OC_Start_IT+0x62>
 80172f2:	46c0      	nop			; (mov r8, r8)
 80172f4:	40012c00 	.word	0x40012c00
 80172f8:	40014000 	.word	0x40014000
 80172fc:	40014400 	.word	0x40014400
 8017300:	40014800 	.word	0x40014800
 8017304:	40000400 	.word	0x40000400

08017308 <HAL_TIM_PWM_MspInit>:
 8017308:	4770      	bx	lr
 801730a:	46c0      	nop			; (mov r8, r8)

0801730c <HAL_TIM_PWM_Start>:
 801730c:	b510      	push	{r4, lr}
 801730e:	f7ff fedb 	bl	80170c8 <HAL_TIM_OC_Start>
 8017312:	bd10      	pop	{r4, pc}

08017314 <HAL_TIM_PWM_Stop>:
 8017314:	b510      	push	{r4, lr}
 8017316:	f7ff ff31 	bl	801717c <HAL_TIM_OC_Stop>
 801731a:	bd10      	pop	{r4, pc}

0801731c <HAL_TIM_PWM_Start_IT>:
 801731c:	b510      	push	{r4, lr}
 801731e:	f7ff ff83 	bl	8017228 <HAL_TIM_OC_Start_IT>
 8017322:	bd10      	pop	{r4, pc}

08017324 <HAL_TIM_IC_CaptureCallback>:
 8017324:	4770      	bx	lr
 8017326:	46c0      	nop			; (mov r8, r8)

08017328 <HAL_TIM_TriggerCallback>:
 8017328:	4770      	bx	lr
 801732a:	46c0      	nop			; (mov r8, r8)

0801732c <HAL_TIM_IRQHandler>:
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 801732c:	2202      	movs	r2, #2
  uint32_t itsource = htim->Instance->DIER;
 801732e:	6803      	ldr	r3, [r0, #0]
{
 8017330:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 8017332:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8017334:	691d      	ldr	r5, [r3, #16]
{
 8017336:	0004      	movs	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8017338:	422a      	tst	r2, r5
 801733a:	d001      	beq.n	8017340 <HAL_TIM_IRQHandler+0x14>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 801733c:	4232      	tst	r2, r6
 801733e:	d15a      	bne.n	80173f6 <HAL_TIM_IRQHandler+0xca>
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8017340:	2304      	movs	r3, #4
 8017342:	422b      	tst	r3, r5
 8017344:	d001      	beq.n	801734a <HAL_TIM_IRQHandler+0x1e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8017346:	4233      	tst	r3, r6
 8017348:	d141      	bne.n	80173ce <HAL_TIM_IRQHandler+0xa2>
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 801734a:	2308      	movs	r3, #8
 801734c:	422b      	tst	r3, r5
 801734e:	d001      	beq.n	8017354 <HAL_TIM_IRQHandler+0x28>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8017350:	4233      	tst	r3, r6
 8017352:	d12a      	bne.n	80173aa <HAL_TIM_IRQHandler+0x7e>
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8017354:	2310      	movs	r3, #16
 8017356:	422b      	tst	r3, r5
 8017358:	d001      	beq.n	801735e <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 801735a:	4233      	tst	r3, r6
 801735c:	d114      	bne.n	8017388 <HAL_TIM_IRQHandler+0x5c>
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 801735e:	2301      	movs	r3, #1
 8017360:	422b      	tst	r3, r5
 8017362:	d001      	beq.n	8017368 <HAL_TIM_IRQHandler+0x3c>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8017364:	4233      	tst	r3, r6
 8017366:	d15a      	bne.n	801741e <HAL_TIM_IRQHandler+0xf2>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8017368:	2380      	movs	r3, #128	; 0x80
 801736a:	422b      	tst	r3, r5
 801736c:	d001      	beq.n	8017372 <HAL_TIM_IRQHandler+0x46>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 801736e:	4233      	tst	r3, r6
 8017370:	d15d      	bne.n	801742e <HAL_TIM_IRQHandler+0x102>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8017372:	2340      	movs	r3, #64	; 0x40
 8017374:	422b      	tst	r3, r5
 8017376:	d001      	beq.n	801737c <HAL_TIM_IRQHandler+0x50>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8017378:	4233      	tst	r3, r6
 801737a:	d160      	bne.n	801743e <HAL_TIM_IRQHandler+0x112>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 801737c:	2320      	movs	r3, #32
 801737e:	422b      	tst	r3, r5
 8017380:	d001      	beq.n	8017386 <HAL_TIM_IRQHandler+0x5a>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8017382:	4233      	tst	r3, r6
 8017384:	d143      	bne.n	801740e <HAL_TIM_IRQHandler+0xe2>
}
 8017386:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8017388:	2211      	movs	r2, #17
 801738a:	6823      	ldr	r3, [r4, #0]
 801738c:	4252      	negs	r2, r2
 801738e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8017390:	3219      	adds	r2, #25
 8017392:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8017394:	69da      	ldr	r2, [r3, #28]
 8017396:	23c0      	movs	r3, #192	; 0xc0
 8017398:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 801739a:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 801739c:	421a      	tst	r2, r3
 801739e:	d062      	beq.n	8017466 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 80173a0:	f7ff ffc0 	bl	8017324 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80173a4:	2300      	movs	r3, #0
 80173a6:	7723      	strb	r3, [r4, #28]
 80173a8:	e7d9      	b.n	801735e <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80173aa:	2209      	movs	r2, #9
 80173ac:	6823      	ldr	r3, [r4, #0]
 80173ae:	4252      	negs	r2, r2
 80173b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80173b2:	320d      	adds	r2, #13
 80173b4:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80173b6:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 80173b8:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80173ba:	079b      	lsls	r3, r3, #30
 80173bc:	d150      	bne.n	8017460 <HAL_TIM_IRQHandler+0x134>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80173be:	f7fd fe15 	bl	8014fec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80173c2:	0020      	movs	r0, r4
 80173c4:	f7fe fa90 	bl	80158e8 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80173c8:	2300      	movs	r3, #0
 80173ca:	7723      	strb	r3, [r4, #28]
 80173cc:	e7c2      	b.n	8017354 <HAL_TIM_IRQHandler+0x28>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80173ce:	2205      	movs	r2, #5
 80173d0:	6823      	ldr	r3, [r4, #0]
 80173d2:	4252      	negs	r2, r2
 80173d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80173d6:	3207      	adds	r2, #7
 80173d8:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80173da:	699a      	ldr	r2, [r3, #24]
 80173dc:	23c0      	movs	r3, #192	; 0xc0
 80173de:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 80173e0:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80173e2:	421a      	tst	r2, r3
 80173e4:	d139      	bne.n	801745a <HAL_TIM_IRQHandler+0x12e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80173e6:	f7fd fe01 	bl	8014fec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80173ea:	0020      	movs	r0, r4
 80173ec:	f7fe fa7c 	bl	80158e8 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80173f0:	2300      	movs	r3, #0
 80173f2:	7723      	strb	r3, [r4, #28]
 80173f4:	e7a9      	b.n	801734a <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80173f6:	3a05      	subs	r2, #5
 80173f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80173fa:	3204      	adds	r2, #4
 80173fc:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80173fe:	699b      	ldr	r3, [r3, #24]
 8017400:	079b      	lsls	r3, r3, #30
 8017402:	d024      	beq.n	801744e <HAL_TIM_IRQHandler+0x122>
          HAL_TIM_IC_CaptureCallback(htim);
 8017404:	f7ff ff8e 	bl	8017324 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8017408:	2300      	movs	r3, #0
 801740a:	7723      	strb	r3, [r4, #28]
 801740c:	e798      	b.n	8017340 <HAL_TIM_IRQHandler+0x14>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 801740e:	2221      	movs	r2, #33	; 0x21
 8017410:	6823      	ldr	r3, [r4, #0]
 8017412:	4252      	negs	r2, r2
      HAL_TIMEx_CommutCallback(htim);
 8017414:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8017416:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8017418:	f000 fa02 	bl	8017820 <HAL_TIMEx_CommutCallback>
}
 801741c:	e7b3      	b.n	8017386 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 801741e:	2202      	movs	r2, #2
 8017420:	6823      	ldr	r3, [r4, #0]
 8017422:	4252      	negs	r2, r2
      HAL_TIM_PeriodElapsedCallback(htim);
 8017424:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8017426:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8017428:	f7fe f922 	bl	8015670 <HAL_TIM_PeriodElapsedCallback>
 801742c:	e79c      	b.n	8017368 <HAL_TIM_IRQHandler+0x3c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 801742e:	2281      	movs	r2, #129	; 0x81
 8017430:	6823      	ldr	r3, [r4, #0]
 8017432:	4252      	negs	r2, r2
      HAL_TIMEx_BreakCallback(htim);
 8017434:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8017436:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8017438:	f000 f9f4 	bl	8017824 <HAL_TIMEx_BreakCallback>
 801743c:	e799      	b.n	8017372 <HAL_TIM_IRQHandler+0x46>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 801743e:	2241      	movs	r2, #65	; 0x41
 8017440:	6823      	ldr	r3, [r4, #0]
 8017442:	4252      	negs	r2, r2
      HAL_TIM_TriggerCallback(htim);
 8017444:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8017446:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8017448:	f7ff ff6e 	bl	8017328 <HAL_TIM_TriggerCallback>
 801744c:	e796      	b.n	801737c <HAL_TIM_IRQHandler+0x50>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 801744e:	f7fd fdcd 	bl	8014fec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8017452:	0020      	movs	r0, r4
 8017454:	f7fe fa48 	bl	80158e8 <HAL_TIM_PWM_PulseFinishedCallback>
 8017458:	e7d6      	b.n	8017408 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 801745a:	f7ff ff63 	bl	8017324 <HAL_TIM_IC_CaptureCallback>
 801745e:	e7c7      	b.n	80173f0 <HAL_TIM_IRQHandler+0xc4>
        HAL_TIM_IC_CaptureCallback(htim);
 8017460:	f7ff ff60 	bl	8017324 <HAL_TIM_IC_CaptureCallback>
 8017464:	e7b0      	b.n	80173c8 <HAL_TIM_IRQHandler+0x9c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8017466:	f7fd fdc1 	bl	8014fec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801746a:	0020      	movs	r0, r4
 801746c:	f7fe fa3c 	bl	80158e8 <HAL_TIM_PWM_PulseFinishedCallback>
 8017470:	e798      	b.n	80173a4 <HAL_TIM_IRQHandler+0x78>
 8017472:	46c0      	nop			; (mov r8, r8)

08017474 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8017474:	4a20      	ldr	r2, [pc, #128]	; (80174f8 <TIM_Base_SetConfig+0x84>)
  tmpcr1 = TIMx->CR1;
 8017476:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8017478:	4290      	cmp	r0, r2
 801747a:	d029      	beq.n	80174d0 <TIM_Base_SetConfig+0x5c>
 801747c:	4a1f      	ldr	r2, [pc, #124]	; (80174fc <TIM_Base_SetConfig+0x88>)
 801747e:	4290      	cmp	r0, r2
 8017480:	d01d      	beq.n	80174be <TIM_Base_SetConfig+0x4a>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8017482:	4a1f      	ldr	r2, [pc, #124]	; (8017500 <TIM_Base_SetConfig+0x8c>)
 8017484:	4290      	cmp	r0, r2
 8017486:	d01e      	beq.n	80174c6 <TIM_Base_SetConfig+0x52>
 8017488:	4a1e      	ldr	r2, [pc, #120]	; (8017504 <TIM_Base_SetConfig+0x90>)
 801748a:	4290      	cmp	r0, r2
 801748c:	d024      	beq.n	80174d8 <TIM_Base_SetConfig+0x64>
 801748e:	4a1e      	ldr	r2, [pc, #120]	; (8017508 <TIM_Base_SetConfig+0x94>)
 8017490:	4290      	cmp	r0, r2
 8017492:	d021      	beq.n	80174d8 <TIM_Base_SetConfig+0x64>
 8017494:	4a1d      	ldr	r2, [pc, #116]	; (801750c <TIM_Base_SetConfig+0x98>)
 8017496:	4290      	cmp	r0, r2
 8017498:	d01e      	beq.n	80174d8 <TIM_Base_SetConfig+0x64>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 801749a:	2280      	movs	r2, #128	; 0x80
 801749c:	4393      	bics	r3, r2
 801749e:	694a      	ldr	r2, [r1, #20]
 80174a0:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80174a2:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80174a4:	688b      	ldr	r3, [r1, #8]
 80174a6:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80174a8:	680b      	ldr	r3, [r1, #0]
 80174aa:	6283      	str	r3, [r0, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 80174ac:	2301      	movs	r3, #1
 80174ae:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80174b0:	6902      	ldr	r2, [r0, #16]
 80174b2:	4213      	tst	r3, r2
 80174b4:	d002      	beq.n	80174bc <TIM_Base_SetConfig+0x48>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80174b6:	6902      	ldr	r2, [r0, #16]
 80174b8:	439a      	bics	r2, r3
 80174ba:	6102      	str	r2, [r0, #16]
}
 80174bc:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80174be:	2270      	movs	r2, #112	; 0x70
 80174c0:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 80174c2:	684a      	ldr	r2, [r1, #4]
 80174c4:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 80174c6:	4a12      	ldr	r2, [pc, #72]	; (8017510 <TIM_Base_SetConfig+0x9c>)
 80174c8:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80174ca:	68ca      	ldr	r2, [r1, #12]
 80174cc:	4313      	orrs	r3, r2
 80174ce:	e7e4      	b.n	801749a <TIM_Base_SetConfig+0x26>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80174d0:	2270      	movs	r2, #112	; 0x70
 80174d2:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 80174d4:	684a      	ldr	r2, [r1, #4]
 80174d6:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 80174d8:	4a0d      	ldr	r2, [pc, #52]	; (8017510 <TIM_Base_SetConfig+0x9c>)
 80174da:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80174dc:	68ca      	ldr	r2, [r1, #12]
 80174de:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80174e0:	2280      	movs	r2, #128	; 0x80
 80174e2:	4393      	bics	r3, r2
 80174e4:	694a      	ldr	r2, [r1, #20]
 80174e6:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80174e8:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80174ea:	688b      	ldr	r3, [r1, #8]
 80174ec:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80174ee:	680b      	ldr	r3, [r1, #0]
 80174f0:	6283      	str	r3, [r0, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80174f2:	690b      	ldr	r3, [r1, #16]
 80174f4:	6303      	str	r3, [r0, #48]	; 0x30
 80174f6:	e7d9      	b.n	80174ac <TIM_Base_SetConfig+0x38>
 80174f8:	40012c00 	.word	0x40012c00
 80174fc:	40000400 	.word	0x40000400
 8017500:	40002000 	.word	0x40002000
 8017504:	40014000 	.word	0x40014000
 8017508:	40014400 	.word	0x40014400
 801750c:	40014800 	.word	0x40014800
 8017510:	fffffcff 	.word	0xfffffcff

08017514 <HAL_TIM_Base_Init>:
{
 8017514:	b570      	push	{r4, r5, r6, lr}
 8017516:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 8017518:	d026      	beq.n	8017568 <HAL_TIM_Base_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 801751a:	233d      	movs	r3, #61	; 0x3d
 801751c:	5cc3      	ldrb	r3, [r0, r3]
 801751e:	b2da      	uxtb	r2, r3
 8017520:	2b00      	cmp	r3, #0
 8017522:	d01c      	beq.n	801755e <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8017524:	2302      	movs	r3, #2
 8017526:	253d      	movs	r5, #61	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8017528:	0021      	movs	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 801752a:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801752c:	c901      	ldmia	r1!, {r0}
 801752e:	f7ff ffa1 	bl	8017474 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8017532:	2301      	movs	r3, #1
 8017534:	2246      	movs	r2, #70	; 0x46
  return HAL_OK;
 8017536:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8017538:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801753a:	3a08      	subs	r2, #8
 801753c:	54a3      	strb	r3, [r4, r2]
 801753e:	3201      	adds	r2, #1
 8017540:	54a3      	strb	r3, [r4, r2]
 8017542:	3201      	adds	r2, #1
 8017544:	54a3      	strb	r3, [r4, r2]
 8017546:	3201      	adds	r2, #1
 8017548:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801754a:	3201      	adds	r2, #1
 801754c:	54a3      	strb	r3, [r4, r2]
 801754e:	3201      	adds	r2, #1
 8017550:	54a3      	strb	r3, [r4, r2]
 8017552:	3201      	adds	r2, #1
 8017554:	54a3      	strb	r3, [r4, r2]
 8017556:	3201      	adds	r2, #1
 8017558:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 801755a:	5563      	strb	r3, [r4, r5]
}
 801755c:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 801755e:	333c      	adds	r3, #60	; 0x3c
 8017560:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 8017562:	f7fb ff29 	bl	80133b8 <HAL_TIM_Base_MspInit>
 8017566:	e7dd      	b.n	8017524 <HAL_TIM_Base_Init+0x10>
    return HAL_ERROR;
 8017568:	2001      	movs	r0, #1
 801756a:	e7f7      	b.n	801755c <HAL_TIM_Base_Init+0x48>

0801756c <HAL_TIM_OC_Init>:
{
 801756c:	b570      	push	{r4, r5, r6, lr}
 801756e:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 8017570:	d026      	beq.n	80175c0 <HAL_TIM_OC_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8017572:	233d      	movs	r3, #61	; 0x3d
 8017574:	5cc3      	ldrb	r3, [r0, r3]
 8017576:	b2da      	uxtb	r2, r3
 8017578:	2b00      	cmp	r3, #0
 801757a:	d01c      	beq.n	80175b6 <HAL_TIM_OC_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 801757c:	2302      	movs	r3, #2
 801757e:	253d      	movs	r5, #61	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8017580:	0021      	movs	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 8017582:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8017584:	c901      	ldmia	r1!, {r0}
 8017586:	f7ff ff75 	bl	8017474 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801758a:	2301      	movs	r3, #1
 801758c:	2246      	movs	r2, #70	; 0x46
  return HAL_OK;
 801758e:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8017590:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8017592:	3a08      	subs	r2, #8
 8017594:	54a3      	strb	r3, [r4, r2]
 8017596:	3201      	adds	r2, #1
 8017598:	54a3      	strb	r3, [r4, r2]
 801759a:	3201      	adds	r2, #1
 801759c:	54a3      	strb	r3, [r4, r2]
 801759e:	3201      	adds	r2, #1
 80175a0:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80175a2:	3201      	adds	r2, #1
 80175a4:	54a3      	strb	r3, [r4, r2]
 80175a6:	3201      	adds	r2, #1
 80175a8:	54a3      	strb	r3, [r4, r2]
 80175aa:	3201      	adds	r2, #1
 80175ac:	54a3      	strb	r3, [r4, r2]
 80175ae:	3201      	adds	r2, #1
 80175b0:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 80175b2:	5563      	strb	r3, [r4, r5]
}
 80175b4:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 80175b6:	333c      	adds	r3, #60	; 0x3c
 80175b8:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_OC_MspInit(htim);
 80175ba:	f7fb fedf 	bl	801337c <HAL_TIM_OC_MspInit>
 80175be:	e7dd      	b.n	801757c <HAL_TIM_OC_Init+0x10>
    return HAL_ERROR;
 80175c0:	2001      	movs	r0, #1
 80175c2:	e7f7      	b.n	80175b4 <HAL_TIM_OC_Init+0x48>

080175c4 <HAL_TIM_PWM_Init>:
{
 80175c4:	b570      	push	{r4, r5, r6, lr}
 80175c6:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 80175c8:	d026      	beq.n	8017618 <HAL_TIM_PWM_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 80175ca:	233d      	movs	r3, #61	; 0x3d
 80175cc:	5cc3      	ldrb	r3, [r0, r3]
 80175ce:	b2da      	uxtb	r2, r3
 80175d0:	2b00      	cmp	r3, #0
 80175d2:	d01c      	beq.n	801760e <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 80175d4:	2302      	movs	r3, #2
 80175d6:	253d      	movs	r5, #61	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80175d8:	0021      	movs	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 80175da:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80175dc:	c901      	ldmia	r1!, {r0}
 80175de:	f7ff ff49 	bl	8017474 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80175e2:	2301      	movs	r3, #1
 80175e4:	2246      	movs	r2, #70	; 0x46
  return HAL_OK;
 80175e6:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80175e8:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80175ea:	3a08      	subs	r2, #8
 80175ec:	54a3      	strb	r3, [r4, r2]
 80175ee:	3201      	adds	r2, #1
 80175f0:	54a3      	strb	r3, [r4, r2]
 80175f2:	3201      	adds	r2, #1
 80175f4:	54a3      	strb	r3, [r4, r2]
 80175f6:	3201      	adds	r2, #1
 80175f8:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80175fa:	3201      	adds	r2, #1
 80175fc:	54a3      	strb	r3, [r4, r2]
 80175fe:	3201      	adds	r2, #1
 8017600:	54a3      	strb	r3, [r4, r2]
 8017602:	3201      	adds	r2, #1
 8017604:	54a3      	strb	r3, [r4, r2]
 8017606:	3201      	adds	r2, #1
 8017608:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 801760a:	5563      	strb	r3, [r4, r5]
}
 801760c:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 801760e:	333c      	adds	r3, #60	; 0x3c
 8017610:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_PWM_MspInit(htim);
 8017612:	f7ff fe79 	bl	8017308 <HAL_TIM_PWM_MspInit>
 8017616:	e7dd      	b.n	80175d4 <HAL_TIM_PWM_Init+0x10>
    return HAL_ERROR;
 8017618:	2001      	movs	r0, #1
 801761a:	e7f7      	b.n	801760c <HAL_TIM_PWM_Init+0x48>

0801761c <TIM_OC2_SetConfig>:
{
 801761c:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801761e:	2410      	movs	r4, #16
  tmpccer = TIMx->CCER;
 8017620:	6a02      	ldr	r2, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8017622:	6a03      	ldr	r3, [r0, #32]
 8017624:	43a3      	bics	r3, r4
 8017626:	6203      	str	r3, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8017628:	4c16      	ldr	r4, [pc, #88]	; (8017684 <TIM_OC2_SetConfig+0x68>)
  tmpcr2 =  TIMx->CR2;
 801762a:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 801762c:	6985      	ldr	r5, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 801762e:	4025      	ands	r5, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8017630:	680c      	ldr	r4, [r1, #0]
 8017632:	0224      	lsls	r4, r4, #8
 8017634:	4325      	orrs	r5, r4
  tmpccer &= ~TIM_CCER_CC2P;
 8017636:	2420      	movs	r4, #32
 8017638:	43a2      	bics	r2, r4
  tmpccer |= (OC_Config->OCPolarity << 4U);
 801763a:	688c      	ldr	r4, [r1, #8]
 801763c:	0124      	lsls	r4, r4, #4
 801763e:	4322      	orrs	r2, r4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8017640:	4c11      	ldr	r4, [pc, #68]	; (8017688 <TIM_OC2_SetConfig+0x6c>)
 8017642:	42a0      	cmp	r0, r4
 8017644:	d015      	beq.n	8017672 <TIM_OC2_SetConfig+0x56>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8017646:	4c11      	ldr	r4, [pc, #68]	; (801768c <TIM_OC2_SetConfig+0x70>)
 8017648:	42a0      	cmp	r0, r4
 801764a:	d005      	beq.n	8017658 <TIM_OC2_SetConfig+0x3c>
 801764c:	4c10      	ldr	r4, [pc, #64]	; (8017690 <TIM_OC2_SetConfig+0x74>)
 801764e:	42a0      	cmp	r0, r4
 8017650:	d002      	beq.n	8017658 <TIM_OC2_SetConfig+0x3c>
 8017652:	4c10      	ldr	r4, [pc, #64]	; (8017694 <TIM_OC2_SetConfig+0x78>)
 8017654:	42a0      	cmp	r0, r4
 8017656:	d106      	bne.n	8017666 <TIM_OC2_SetConfig+0x4a>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8017658:	4c0f      	ldr	r4, [pc, #60]	; (8017698 <TIM_OC2_SetConfig+0x7c>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 801765a:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 801765c:	401c      	ands	r4, r3
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 801765e:	698b      	ldr	r3, [r1, #24]
 8017660:	4333      	orrs	r3, r6
 8017662:	009b      	lsls	r3, r3, #2
 8017664:	4323      	orrs	r3, r4
  TIMx->CR2 = tmpcr2;
 8017666:	6043      	str	r3, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8017668:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 801766a:	6185      	str	r5, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 801766c:	6383      	str	r3, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 801766e:	6202      	str	r2, [r0, #32]
}
 8017670:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer &= ~TIM_CCER_CC2NP;
 8017672:	2480      	movs	r4, #128	; 0x80
 8017674:	43a2      	bics	r2, r4
 8017676:	0014      	movs	r4, r2
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8017678:	68ca      	ldr	r2, [r1, #12]
 801767a:	0112      	lsls	r2, r2, #4
 801767c:	4322      	orrs	r2, r4
    tmpccer &= ~TIM_CCER_CC2NE;
 801767e:	2440      	movs	r4, #64	; 0x40
 8017680:	43a2      	bics	r2, r4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8017682:	e7e9      	b.n	8017658 <TIM_OC2_SetConfig+0x3c>
 8017684:	ffff8cff 	.word	0xffff8cff
 8017688:	40012c00 	.word	0x40012c00
 801768c:	40014000 	.word	0x40014000
 8017690:	40014400 	.word	0x40014400
 8017694:	40014800 	.word	0x40014800
 8017698:	fffff3ff 	.word	0xfffff3ff

0801769c <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 801769c:	233c      	movs	r3, #60	; 0x3c
{
 801769e:	b510      	push	{r4, lr}
 80176a0:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 80176a2:	5cc0      	ldrb	r0, [r0, r3]
 80176a4:	2801      	cmp	r0, #1
 80176a6:	d022      	beq.n	80176ee <HAL_TIM_OC_ConfigChannel+0x52>
 80176a8:	2001      	movs	r0, #1
 80176aa:	54e0      	strb	r0, [r4, r3]
  switch (Channel)
 80176ac:	2a08      	cmp	r2, #8
 80176ae:	d014      	beq.n	80176da <HAL_TIM_OC_ConfigChannel+0x3e>
 80176b0:	d80b      	bhi.n	80176ca <HAL_TIM_OC_ConfigChannel+0x2e>
 80176b2:	2a00      	cmp	r2, #0
 80176b4:	d016      	beq.n	80176e4 <HAL_TIM_OC_ConfigChannel+0x48>
 80176b6:	2a04      	cmp	r2, #4
 80176b8:	d103      	bne.n	80176c2 <HAL_TIM_OC_ConfigChannel+0x26>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80176ba:	6820      	ldr	r0, [r4, #0]
 80176bc:	f7ff ffae 	bl	801761c <TIM_OC2_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80176c0:	2000      	movs	r0, #0
  __HAL_UNLOCK(htim);
 80176c2:	233c      	movs	r3, #60	; 0x3c
 80176c4:	2200      	movs	r2, #0
 80176c6:	54e2      	strb	r2, [r4, r3]
}
 80176c8:	bd10      	pop	{r4, pc}
  switch (Channel)
 80176ca:	2001      	movs	r0, #1
 80176cc:	2a0c      	cmp	r2, #12
 80176ce:	d1f8      	bne.n	80176c2 <HAL_TIM_OC_ConfigChannel+0x26>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80176d0:	6820      	ldr	r0, [r4, #0]
 80176d2:	f7ff fc67 	bl	8016fa4 <TIM_OC4_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80176d6:	2000      	movs	r0, #0
      break;
 80176d8:	e7f3      	b.n	80176c2 <HAL_TIM_OC_ConfigChannel+0x26>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80176da:	6820      	ldr	r0, [r4, #0]
 80176dc:	f7ff fc1c 	bl	8016f18 <TIM_OC3_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80176e0:	2000      	movs	r0, #0
      break;
 80176e2:	e7ee      	b.n	80176c2 <HAL_TIM_OC_ConfigChannel+0x26>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80176e4:	6820      	ldr	r0, [r4, #0]
 80176e6:	f7ff fbdf 	bl	8016ea8 <TIM_OC1_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80176ea:	2000      	movs	r0, #0
      break;
 80176ec:	e7e9      	b.n	80176c2 <HAL_TIM_OC_ConfigChannel+0x26>
  __HAL_LOCK(htim);
 80176ee:	2002      	movs	r0, #2
 80176f0:	e7ea      	b.n	80176c8 <HAL_TIM_OC_ConfigChannel+0x2c>
 80176f2:	46c0      	nop			; (mov r8, r8)

080176f4 <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 80176f4:	233c      	movs	r3, #60	; 0x3c
{
 80176f6:	b570      	push	{r4, r5, r6, lr}
 80176f8:	0014      	movs	r4, r2
  __HAL_LOCK(htim);
 80176fa:	5cc2      	ldrb	r2, [r0, r3]
{
 80176fc:	0005      	movs	r5, r0
 80176fe:	000e      	movs	r6, r1
  __HAL_LOCK(htim);
 8017700:	2a01      	cmp	r2, #1
 8017702:	d05a      	beq.n	80177ba <HAL_TIM_PWM_ConfigChannel+0xc6>
 8017704:	2201      	movs	r2, #1
 8017706:	54c2      	strb	r2, [r0, r3]
  switch (Channel)
 8017708:	2c08      	cmp	r4, #8
 801770a:	d045      	beq.n	8017798 <HAL_TIM_PWM_ConfigChannel+0xa4>
 801770c:	d81a      	bhi.n	8017744 <HAL_TIM_PWM_ConfigChannel+0x50>
 801770e:	2c00      	cmp	r4, #0
 8017710:	d030      	beq.n	8017774 <HAL_TIM_PWM_ConfigChannel+0x80>
 8017712:	2c04      	cmp	r4, #4
 8017714:	d12c      	bne.n	8017770 <HAL_TIM_PWM_ConfigChannel+0x7c>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8017716:	6800      	ldr	r0, [r0, #0]
 8017718:	f7ff ff80 	bl	801761c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 801771c:	2280      	movs	r2, #128	; 0x80
  HAL_StatusTypeDef status = HAL_OK;
 801771e:	2000      	movs	r0, #0
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8017720:	682b      	ldr	r3, [r5, #0]
 8017722:	0112      	lsls	r2, r2, #4
 8017724:	6999      	ldr	r1, [r3, #24]
 8017726:	430a      	orrs	r2, r1
 8017728:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 801772a:	699a      	ldr	r2, [r3, #24]
 801772c:	4924      	ldr	r1, [pc, #144]	; (80177c0 <HAL_TIM_PWM_ConfigChannel+0xcc>)
 801772e:	400a      	ands	r2, r1
 8017730:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8017732:	6932      	ldr	r2, [r6, #16]
 8017734:	6999      	ldr	r1, [r3, #24]
 8017736:	0212      	lsls	r2, r2, #8
 8017738:	430a      	orrs	r2, r1
 801773a:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 801773c:	233c      	movs	r3, #60	; 0x3c
 801773e:	2200      	movs	r2, #0
 8017740:	54ea      	strb	r2, [r5, r3]
}
 8017742:	bd70      	pop	{r4, r5, r6, pc}
  switch (Channel)
 8017744:	2c0c      	cmp	r4, #12
 8017746:	d113      	bne.n	8017770 <HAL_TIM_PWM_ConfigChannel+0x7c>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8017748:	6800      	ldr	r0, [r0, #0]
 801774a:	f7ff fc2b 	bl	8016fa4 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 801774e:	2280      	movs	r2, #128	; 0x80
 8017750:	682b      	ldr	r3, [r5, #0]
 8017752:	0112      	lsls	r2, r2, #4
 8017754:	69d9      	ldr	r1, [r3, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8017756:	2000      	movs	r0, #0
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8017758:	430a      	orrs	r2, r1
 801775a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 801775c:	69da      	ldr	r2, [r3, #28]
 801775e:	4918      	ldr	r1, [pc, #96]	; (80177c0 <HAL_TIM_PWM_ConfigChannel+0xcc>)
 8017760:	400a      	ands	r2, r1
 8017762:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8017764:	6932      	ldr	r2, [r6, #16]
 8017766:	69d9      	ldr	r1, [r3, #28]
 8017768:	0212      	lsls	r2, r2, #8
 801776a:	430a      	orrs	r2, r1
 801776c:	61da      	str	r2, [r3, #28]
      break;
 801776e:	e7e5      	b.n	801773c <HAL_TIM_PWM_ConfigChannel+0x48>
  switch (Channel)
 8017770:	2001      	movs	r0, #1
 8017772:	e7e3      	b.n	801773c <HAL_TIM_PWM_ConfigChannel+0x48>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8017774:	6800      	ldr	r0, [r0, #0]
 8017776:	f7ff fb97 	bl	8016ea8 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 801777a:	2108      	movs	r1, #8
 801777c:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801777e:	2000      	movs	r0, #0
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8017780:	699a      	ldr	r2, [r3, #24]
 8017782:	430a      	orrs	r2, r1
 8017784:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8017786:	699a      	ldr	r2, [r3, #24]
 8017788:	3904      	subs	r1, #4
 801778a:	438a      	bics	r2, r1
 801778c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 801778e:	699a      	ldr	r2, [r3, #24]
 8017790:	6931      	ldr	r1, [r6, #16]
 8017792:	430a      	orrs	r2, r1
 8017794:	619a      	str	r2, [r3, #24]
      break;
 8017796:	e7d1      	b.n	801773c <HAL_TIM_PWM_ConfigChannel+0x48>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8017798:	6800      	ldr	r0, [r0, #0]
 801779a:	f7ff fbbd 	bl	8016f18 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 801779e:	2104      	movs	r1, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80177a0:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80177a2:	2000      	movs	r0, #0
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80177a4:	69da      	ldr	r2, [r3, #28]
 80177a6:	4314      	orrs	r4, r2
 80177a8:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80177aa:	69da      	ldr	r2, [r3, #28]
 80177ac:	438a      	bics	r2, r1
 80177ae:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80177b0:	69da      	ldr	r2, [r3, #28]
 80177b2:	6931      	ldr	r1, [r6, #16]
 80177b4:	430a      	orrs	r2, r1
 80177b6:	61da      	str	r2, [r3, #28]
      break;
 80177b8:	e7c0      	b.n	801773c <HAL_TIM_PWM_ConfigChannel+0x48>
  __HAL_LOCK(htim);
 80177ba:	2002      	movs	r0, #2
 80177bc:	e7c1      	b.n	8017742 <HAL_TIM_PWM_ConfigChannel+0x4e>
 80177be:	46c0      	nop			; (mov r8, r8)
 80177c0:	fffffbff 	.word	0xfffffbff

080177c4 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80177c4:	233c      	movs	r3, #60	; 0x3c
{
 80177c6:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 80177c8:	5cc3      	ldrb	r3, [r0, r3]
 80177ca:	2b01      	cmp	r3, #1
 80177cc:	d020      	beq.n	8017810 <HAL_TIMEx_MasterConfigSynchronization+0x4c>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80177ce:	233d      	movs	r3, #61	; 0x3d
 80177d0:	2202      	movs	r2, #2

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80177d2:	2570      	movs	r5, #112	; 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 80177d4:	54c2      	strb	r2, [r0, r3]
  tmpcr2 = htim->Instance->CR2;
 80177d6:	6803      	ldr	r3, [r0, #0]
 80177d8:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 80177da:	689c      	ldr	r4, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 80177dc:	43aa      	bics	r2, r5
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80177de:	680d      	ldr	r5, [r1, #0]
 80177e0:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80177e2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80177e4:	4a0b      	ldr	r2, [pc, #44]	; (8017814 <HAL_TIMEx_MasterConfigSynchronization+0x50>)
 80177e6:	4293      	cmp	r3, r2
 80177e8:	d005      	beq.n	80177f6 <HAL_TIMEx_MasterConfigSynchronization+0x32>
 80177ea:	4a0b      	ldr	r2, [pc, #44]	; (8017818 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
 80177ec:	4293      	cmp	r3, r2
 80177ee:	d002      	beq.n	80177f6 <HAL_TIMEx_MasterConfigSynchronization+0x32>
 80177f0:	4a0a      	ldr	r2, [pc, #40]	; (801781c <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 80177f2:	4293      	cmp	r3, r2
 80177f4:	d104      	bne.n	8017800 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80177f6:	2280      	movs	r2, #128	; 0x80
 80177f8:	4394      	bics	r4, r2
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80177fa:	684a      	ldr	r2, [r1, #4]
 80177fc:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80177fe:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8017800:	233d      	movs	r3, #61	; 0x3d
 8017802:	2201      	movs	r2, #1
 8017804:	54c2      	strb	r2, [r0, r3]

  __HAL_UNLOCK(htim);
 8017806:	2200      	movs	r2, #0
 8017808:	3b01      	subs	r3, #1
 801780a:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 801780c:	2000      	movs	r0, #0
}
 801780e:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 8017810:	2002      	movs	r0, #2
 8017812:	e7fc      	b.n	801780e <HAL_TIMEx_MasterConfigSynchronization+0x4a>
 8017814:	40012c00 	.word	0x40012c00
 8017818:	40000400 	.word	0x40000400
 801781c:	40014000 	.word	0x40014000

08017820 <HAL_TIMEx_CommutCallback>:
 8017820:	4770      	bx	lr
 8017822:	46c0      	nop			; (mov r8, r8)

08017824 <HAL_TIMEx_BreakCallback>:
 8017824:	4770      	bx	lr
 8017826:	46c0      	nop			; (mov r8, r8)

08017828 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8017828:	b530      	push	{r4, r5, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801782a:	f3ef 8410 	mrs	r4, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801782e:	2201      	movs	r2, #1
 8017830:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8017834:	6801      	ldr	r1, [r0, #0]
 8017836:	4d12      	ldr	r5, [pc, #72]	; (8017880 <UART_EndRxTransfer+0x58>)
 8017838:	680b      	ldr	r3, [r1, #0]
 801783a:	402b      	ands	r3, r5
 801783c:	600b      	str	r3, [r1, #0]
 801783e:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017842:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017846:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801784a:	6801      	ldr	r1, [r0, #0]
 801784c:	688b      	ldr	r3, [r1, #8]
 801784e:	4393      	bics	r3, r2
 8017850:	608b      	str	r3, [r1, #8]
 8017852:	f384 8810 	msr	PRIMASK, r4

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8017856:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8017858:	2b01      	cmp	r3, #1
 801785a:	d10a      	bne.n	8017872 <UART_EndRxTransfer+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801785c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017860:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8017864:	2410      	movs	r4, #16
 8017866:	6802      	ldr	r2, [r0, #0]
 8017868:	6813      	ldr	r3, [r2, #0]
 801786a:	43a3      	bics	r3, r4
 801786c:	6013      	str	r3, [r2, #0]
 801786e:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8017872:	2380      	movs	r3, #128	; 0x80
 8017874:	2220      	movs	r2, #32
 8017876:	50c2      	str	r2, [r0, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8017878:	2300      	movs	r3, #0
 801787a:	6603      	str	r3, [r0, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 801787c:	6683      	str	r3, [r0, #104]	; 0x68
}
 801787e:	bd30      	pop	{r4, r5, pc}
 8017880:	fffffedf 	.word	0xfffffedf

08017884 <HAL_UART_TxCpltCallback>:
 8017884:	4770      	bx	lr
 8017886:	46c0      	nop			; (mov r8, r8)

08017888 <HAL_UART_ErrorCallback>:
 8017888:	4770      	bx	lr
 801788a:	46c0      	nop			; (mov r8, r8)

0801788c <UART_DMAAbortOnError>:
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
  huart->RxXferCount = 0U;
 801788c:	2300      	movs	r3, #0
 801788e:	225a      	movs	r2, #90	; 0x5a
{
 8017890:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8017892:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 8017894:	5283      	strh	r3, [r0, r2]
  huart->TxXferCount = 0U;
 8017896:	3a08      	subs	r2, #8
 8017898:	5283      	strh	r3, [r0, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801789a:	f7ff fff5 	bl	8017888 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801789e:	bd10      	pop	{r4, pc}

080178a0 <HAL_UARTEx_RxEventCallback>:
}
 80178a0:	4770      	bx	lr
 80178a2:	46c0      	nop			; (mov r8, r8)

080178a4 <HAL_UART_IRQHandler>:
{
 80178a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80178a6:	46ce      	mov	lr, r9
 80178a8:	4647      	mov	r7, r8
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80178aa:	6802      	ldr	r2, [r0, #0]
{
 80178ac:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80178ae:	69d3      	ldr	r3, [r2, #28]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80178b0:	48ab      	ldr	r0, [pc, #684]	; (8017b60 <HAL_UART_IRQHandler+0x2bc>)
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80178b2:	6811      	ldr	r1, [r2, #0]
{
 80178b4:	b580      	push	{r7, lr}
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80178b6:	6895      	ldr	r5, [r2, #8]
  if (errorflags == 0U)
 80178b8:	4203      	tst	r3, r0
 80178ba:	d000      	beq.n	80178be <HAL_UART_IRQHandler+0x1a>
 80178bc:	e077      	b.n	80179ae <HAL_UART_IRQHandler+0x10a>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80178be:	2020      	movs	r0, #32
 80178c0:	4218      	tst	r0, r3
 80178c2:	d002      	beq.n	80178ca <HAL_UART_IRQHandler+0x26>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80178c4:	4208      	tst	r0, r1
 80178c6:	d000      	beq.n	80178ca <HAL_UART_IRQHandler+0x26>
 80178c8:	e0e6      	b.n	8017a98 <HAL_UART_IRQHandler+0x1f4>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80178ca:	6e20      	ldr	r0, [r4, #96]	; 0x60
 80178cc:	2801      	cmp	r0, #1
 80178ce:	d014      	beq.n	80178fa <HAL_UART_IRQHandler+0x56>
  if (((isrflags & USART_ISR_TXE) != 0U)
 80178d0:	2280      	movs	r2, #128	; 0x80
 80178d2:	421a      	tst	r2, r3
 80178d4:	d109      	bne.n	80178ea <HAL_UART_IRQHandler+0x46>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80178d6:	2240      	movs	r2, #64	; 0x40
 80178d8:	421a      	tst	r2, r3
 80178da:	d002      	beq.n	80178e2 <HAL_UART_IRQHandler+0x3e>
 80178dc:	420a      	tst	r2, r1
 80178de:	d000      	beq.n	80178e2 <HAL_UART_IRQHandler+0x3e>
 80178e0:	e0df      	b.n	8017aa2 <HAL_UART_IRQHandler+0x1fe>
}
 80178e2:	bcc0      	pop	{r6, r7}
 80178e4:	46b9      	mov	r9, r7
 80178e6:	46b0      	mov	r8, r6
 80178e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80178ea:	420a      	tst	r2, r1
 80178ec:	d0f3      	beq.n	80178d6 <HAL_UART_IRQHandler+0x32>
    if (huart->TxISR != NULL)
 80178ee:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80178f0:	2b00      	cmp	r3, #0
 80178f2:	d0f6      	beq.n	80178e2 <HAL_UART_IRQHandler+0x3e>
      huart->TxISR(huart);
 80178f4:	0020      	movs	r0, r4
 80178f6:	4798      	blx	r3
 80178f8:	e7f3      	b.n	80178e2 <HAL_UART_IRQHandler+0x3e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80178fa:	2510      	movs	r5, #16
 80178fc:	421d      	tst	r5, r3
 80178fe:	d0e7      	beq.n	80178d0 <HAL_UART_IRQHandler+0x2c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8017900:	420d      	tst	r5, r1
 8017902:	d0e5      	beq.n	80178d0 <HAL_UART_IRQHandler+0x2c>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8017904:	2340      	movs	r3, #64	; 0x40
 8017906:	001e      	movs	r6, r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8017908:	6215      	str	r5, [r2, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801790a:	6892      	ldr	r2, [r2, #8]
 801790c:	4016      	ands	r6, r2
 801790e:	4213      	tst	r3, r2
 8017910:	d100      	bne.n	8017914 <HAL_UART_IRQHandler+0x70>
 8017912:	e0e4      	b.n	8017ade <HAL_UART_IRQHandler+0x23a>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8017914:	6f66      	ldr	r6, [r4, #116]	; 0x74
 8017916:	6832      	ldr	r2, [r6, #0]
 8017918:	6852      	ldr	r2, [r2, #4]
 801791a:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 801791c:	2a00      	cmp	r2, #0
 801791e:	d0e0      	beq.n	80178e2 <HAL_UART_IRQHandler+0x3e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8017920:	2158      	movs	r1, #88	; 0x58
 8017922:	4688      	mov	r8, r1
 8017924:	5a61      	ldrh	r1, [r4, r1]
 8017926:	4291      	cmp	r1, r2
 8017928:	d9db      	bls.n	80178e2 <HAL_UART_IRQHandler+0x3e>
        huart->RxXferCount = nb_remaining_rx_data;
 801792a:	275a      	movs	r7, #90	; 0x5a
 801792c:	53e2      	strh	r2, [r4, r7]
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 801792e:	69b2      	ldr	r2, [r6, #24]
 8017930:	2a20      	cmp	r2, #32
 8017932:	d032      	beq.n	801799a <HAL_UART_IRQHandler+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017934:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017938:	f380 8810 	msr	PRIMASK, r0
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801793c:	6821      	ldr	r1, [r4, #0]
 801793e:	4f89      	ldr	r7, [pc, #548]	; (8017b64 <HAL_UART_IRQHandler+0x2c0>)
 8017940:	680a      	ldr	r2, [r1, #0]
 8017942:	403a      	ands	r2, r7
 8017944:	600a      	str	r2, [r1, #0]
 8017946:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801794a:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801794e:	f380 8810 	msr	PRIMASK, r0
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8017952:	6821      	ldr	r1, [r4, #0]
 8017954:	688a      	ldr	r2, [r1, #8]
 8017956:	4382      	bics	r2, r0
 8017958:	608a      	str	r2, [r1, #8]
 801795a:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801795e:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017962:	f380 8810 	msr	PRIMASK, r0
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8017966:	6821      	ldr	r1, [r4, #0]
 8017968:	688a      	ldr	r2, [r1, #8]
 801796a:	439a      	bics	r2, r3
 801796c:	608a      	str	r2, [r1, #8]
 801796e:	f386 8810 	msr	PRIMASK, r6
          huart->RxState = HAL_UART_STATE_READY;
 8017972:	2220      	movs	r2, #32
 8017974:	3340      	adds	r3, #64	; 0x40
 8017976:	50e2      	str	r2, [r4, r3]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8017978:	2300      	movs	r3, #0
 801797a:	6623      	str	r3, [r4, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801797c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017980:	f380 8810 	msr	PRIMASK, r0
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8017984:	6822      	ldr	r2, [r4, #0]
 8017986:	6813      	ldr	r3, [r2, #0]
 8017988:	43ab      	bics	r3, r5
 801798a:	6013      	str	r3, [r2, #0]
 801798c:	f381 8810 	msr	PRIMASK, r1
          (void)HAL_DMA_Abort(huart->hdmarx);
 8017990:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8017992:	f7fe fcaf 	bl	80162f4 <HAL_DMA_Abort>
 8017996:	4643      	mov	r3, r8
 8017998:	5ae1      	ldrh	r1, [r4, r3]
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801799a:	2302      	movs	r3, #2
 801799c:	6663      	str	r3, [r4, #100]	; 0x64
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 801799e:	3358      	adds	r3, #88	; 0x58
 80179a0:	5ae3      	ldrh	r3, [r4, r3]
 80179a2:	0020      	movs	r0, r4
 80179a4:	1ac9      	subs	r1, r1, r3
 80179a6:	b289      	uxth	r1, r1
 80179a8:	f7ff ff7a 	bl	80178a0 <HAL_UARTEx_RxEventCallback>
 80179ac:	e799      	b.n	80178e2 <HAL_UART_IRQHandler+0x3e>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80179ae:	2601      	movs	r6, #1
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80179b0:	486d      	ldr	r0, [pc, #436]	; (8017b68 <HAL_UART_IRQHandler+0x2c4>)
      && (((cr3its & USART_CR3_EIE) != 0U)
 80179b2:	4035      	ands	r5, r6
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80179b4:	4008      	ands	r0, r1
 80179b6:	4328      	orrs	r0, r5
 80179b8:	d100      	bne.n	80179bc <HAL_UART_IRQHandler+0x118>
 80179ba:	e786      	b.n	80178ca <HAL_UART_IRQHandler+0x26>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80179bc:	421e      	tst	r6, r3
 80179be:	d006      	beq.n	80179ce <HAL_UART_IRQHandler+0x12a>
 80179c0:	05c8      	lsls	r0, r1, #23
 80179c2:	d504      	bpl.n	80179ce <HAL_UART_IRQHandler+0x12a>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80179c4:	2784      	movs	r7, #132	; 0x84
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80179c6:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80179c8:	59e0      	ldr	r0, [r4, r7]
 80179ca:	4306      	orrs	r6, r0
 80179cc:	51e6      	str	r6, [r4, r7]
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80179ce:	2002      	movs	r0, #2
 80179d0:	4218      	tst	r0, r3
 80179d2:	d055      	beq.n	8017a80 <HAL_UART_IRQHandler+0x1dc>
 80179d4:	2d00      	cmp	r5, #0
 80179d6:	d007      	beq.n	80179e8 <HAL_UART_IRQHandler+0x144>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80179d8:	2784      	movs	r7, #132	; 0x84
 80179da:	2604      	movs	r6, #4
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80179dc:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80179de:	59e0      	ldr	r0, [r4, r7]
 80179e0:	4330      	orrs	r0, r6
 80179e2:	51e0      	str	r0, [r4, r7]
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80179e4:	421e      	tst	r6, r3
 80179e6:	d14f      	bne.n	8017a88 <HAL_UART_IRQHandler+0x1e4>
    if (((isrflags & USART_ISR_ORE) != 0U)
 80179e8:	2608      	movs	r6, #8
 80179ea:	421e      	tst	r6, r3
 80179ec:	d008      	beq.n	8017a00 <HAL_UART_IRQHandler+0x15c>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80179ee:	2020      	movs	r0, #32
 80179f0:	4008      	ands	r0, r1
 80179f2:	4305      	orrs	r5, r0
 80179f4:	d004      	beq.n	8017a00 <HAL_UART_IRQHandler+0x15c>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80179f6:	2584      	movs	r5, #132	; 0x84
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80179f8:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80179fa:	5960      	ldr	r0, [r4, r5]
 80179fc:	4306      	orrs	r6, r0
 80179fe:	5166      	str	r6, [r4, r5]
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8017a00:	2080      	movs	r0, #128	; 0x80
 8017a02:	0100      	lsls	r0, r0, #4
 8017a04:	4203      	tst	r3, r0
 8017a06:	d007      	beq.n	8017a18 <HAL_UART_IRQHandler+0x174>
 8017a08:	014d      	lsls	r5, r1, #5
 8017a0a:	d505      	bpl.n	8017a18 <HAL_UART_IRQHandler+0x174>
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8017a0c:	2584      	movs	r5, #132	; 0x84
 8017a0e:	2620      	movs	r6, #32
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8017a10:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8017a12:	5960      	ldr	r0, [r4, r5]
 8017a14:	4330      	orrs	r0, r6
 8017a16:	5160      	str	r0, [r4, r5]
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8017a18:	2084      	movs	r0, #132	; 0x84
 8017a1a:	5820      	ldr	r0, [r4, r0]
 8017a1c:	2800      	cmp	r0, #0
 8017a1e:	d100      	bne.n	8017a22 <HAL_UART_IRQHandler+0x17e>
 8017a20:	e75f      	b.n	80178e2 <HAL_UART_IRQHandler+0x3e>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8017a22:	2020      	movs	r0, #32
 8017a24:	4218      	tst	r0, r3
 8017a26:	d001      	beq.n	8017a2c <HAL_UART_IRQHandler+0x188>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8017a28:	4208      	tst	r0, r1
 8017a2a:	d151      	bne.n	8017ad0 <HAL_UART_IRQHandler+0x22c>
      errorcode = huart->ErrorCode;
 8017a2c:	2684      	movs	r6, #132	; 0x84
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8017a2e:	2740      	movs	r7, #64	; 0x40
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8017a30:	2328      	movs	r3, #40	; 0x28
      errorcode = huart->ErrorCode;
 8017a32:	59a1      	ldr	r1, [r4, r6]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8017a34:	6895      	ldr	r5, [r2, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8017a36:	400b      	ands	r3, r1
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8017a38:	403d      	ands	r5, r7
        UART_EndRxTransfer(huart);
 8017a3a:	0020      	movs	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8017a3c:	431d      	orrs	r5, r3
 8017a3e:	d100      	bne.n	8017a42 <HAL_UART_IRQHandler+0x19e>
 8017a40:	e08a      	b.n	8017b58 <HAL_UART_IRQHandler+0x2b4>
        UART_EndRxTransfer(huart);
 8017a42:	f7ff fef1 	bl	8017828 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8017a46:	6823      	ldr	r3, [r4, #0]
 8017a48:	689b      	ldr	r3, [r3, #8]
 8017a4a:	421f      	tst	r7, r3
 8017a4c:	d03c      	beq.n	8017ac8 <HAL_UART_IRQHandler+0x224>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017a4e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017a52:	2301      	movs	r3, #1
 8017a54:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8017a58:	6822      	ldr	r2, [r4, #0]
 8017a5a:	6893      	ldr	r3, [r2, #8]
 8017a5c:	43bb      	bics	r3, r7
 8017a5e:	6093      	str	r3, [r2, #8]
 8017a60:	f381 8810 	msr	PRIMASK, r1
          if (huart->hdmarx != NULL)
 8017a64:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8017a66:	2800      	cmp	r0, #0
 8017a68:	d02e      	beq.n	8017ac8 <HAL_UART_IRQHandler+0x224>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8017a6a:	4b40      	ldr	r3, [pc, #256]	; (8017b6c <HAL_UART_IRQHandler+0x2c8>)
 8017a6c:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8017a6e:	f7fe fc61 	bl	8016334 <HAL_DMA_Abort_IT>
 8017a72:	2800      	cmp	r0, #0
 8017a74:	d100      	bne.n	8017a78 <HAL_UART_IRQHandler+0x1d4>
 8017a76:	e734      	b.n	80178e2 <HAL_UART_IRQHandler+0x3e>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8017a78:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8017a7a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8017a7c:	4798      	blx	r3
 8017a7e:	e730      	b.n	80178e2 <HAL_UART_IRQHandler+0x3e>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8017a80:	0758      	lsls	r0, r3, #29
 8017a82:	d5b1      	bpl.n	80179e8 <HAL_UART_IRQHandler+0x144>
 8017a84:	2d00      	cmp	r5, #0
 8017a86:	d0af      	beq.n	80179e8 <HAL_UART_IRQHandler+0x144>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8017a88:	2004      	movs	r0, #4
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8017a8a:	2684      	movs	r6, #132	; 0x84
 8017a8c:	2702      	movs	r7, #2
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8017a8e:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8017a90:	59a0      	ldr	r0, [r4, r6]
 8017a92:	4338      	orrs	r0, r7
 8017a94:	51a0      	str	r0, [r4, r6]
 8017a96:	e7a7      	b.n	80179e8 <HAL_UART_IRQHandler+0x144>
      if (huart->RxISR != NULL)
 8017a98:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8017a9a:	2b00      	cmp	r3, #0
 8017a9c:	d000      	beq.n	8017aa0 <HAL_UART_IRQHandler+0x1fc>
 8017a9e:	e729      	b.n	80178f4 <HAL_UART_IRQHandler+0x50>
 8017aa0:	e71f      	b.n	80178e2 <HAL_UART_IRQHandler+0x3e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017aa2:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017aa6:	2301      	movs	r3, #1
 8017aa8:	f383 8810 	msr	PRIMASK, r3
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8017aac:	6821      	ldr	r1, [r4, #0]
 8017aae:	680b      	ldr	r3, [r1, #0]
 8017ab0:	4393      	bics	r3, r2
 8017ab2:	600b      	str	r3, [r1, #0]
 8017ab4:	f380 8810 	msr	PRIMASK, r0

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8017ab8:	2320      	movs	r3, #32
 8017aba:	67e3      	str	r3, [r4, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8017abc:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8017abe:	0020      	movs	r0, r4
  huart->TxISR = NULL;
 8017ac0:	66e3      	str	r3, [r4, #108]	; 0x6c
  HAL_UART_TxCpltCallback(huart);
 8017ac2:	f7ff fedf 	bl	8017884 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8017ac6:	e70c      	b.n	80178e2 <HAL_UART_IRQHandler+0x3e>
            HAL_UART_ErrorCallback(huart);
 8017ac8:	0020      	movs	r0, r4
 8017aca:	f7ff fedd 	bl	8017888 <HAL_UART_ErrorCallback>
 8017ace:	e708      	b.n	80178e2 <HAL_UART_IRQHandler+0x3e>
        if (huart->RxISR != NULL)
 8017ad0:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8017ad2:	2b00      	cmp	r3, #0
 8017ad4:	d0aa      	beq.n	8017a2c <HAL_UART_IRQHandler+0x188>
          huart->RxISR(huart);
 8017ad6:	0020      	movs	r0, r4
 8017ad8:	4798      	blx	r3
 8017ada:	6822      	ldr	r2, [r4, #0]
 8017adc:	e7a6      	b.n	8017a2c <HAL_UART_IRQHandler+0x188>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8017ade:	225a      	movs	r2, #90	; 0x5a
 8017ae0:	5aa3      	ldrh	r3, [r4, r2]
      if ((huart->RxXferCount > 0U)
 8017ae2:	5aa2      	ldrh	r2, [r4, r2]
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8017ae4:	b29b      	uxth	r3, r3
      if ((huart->RxXferCount > 0U)
 8017ae6:	2a00      	cmp	r2, #0
 8017ae8:	d100      	bne.n	8017aec <HAL_UART_IRQHandler+0x248>
 8017aea:	e6fa      	b.n	80178e2 <HAL_UART_IRQHandler+0x3e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8017aec:	2258      	movs	r2, #88	; 0x58
 8017aee:	5aa1      	ldrh	r1, [r4, r2]
 8017af0:	1ac9      	subs	r1, r1, r3
 8017af2:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8017af4:	2900      	cmp	r1, #0
 8017af6:	d100      	bne.n	8017afa <HAL_UART_IRQHandler+0x256>
 8017af8:	e6f3      	b.n	80178e2 <HAL_UART_IRQHandler+0x3e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017afa:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017afe:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8017b02:	6823      	ldr	r3, [r4, #0]
 8017b04:	4699      	mov	r9, r3
 8017b06:	681b      	ldr	r3, [r3, #0]
 8017b08:	4698      	mov	r8, r3
 8017b0a:	4642      	mov	r2, r8
 8017b0c:	4b18      	ldr	r3, [pc, #96]	; (8017b70 <HAL_UART_IRQHandler+0x2cc>)
 8017b0e:	401a      	ands	r2, r3
 8017b10:	0013      	movs	r3, r2
 8017b12:	464a      	mov	r2, r9
 8017b14:	6013      	str	r3, [r2, #0]
 8017b16:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017b1a:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017b1e:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8017b22:	6822      	ldr	r2, [r4, #0]
 8017b24:	6893      	ldr	r3, [r2, #8]
 8017b26:	4383      	bics	r3, r0
 8017b28:	6093      	str	r3, [r2, #8]
 8017b2a:	f387 8810 	msr	PRIMASK, r7
        huart->RxState = HAL_UART_STATE_READY;
 8017b2e:	2380      	movs	r3, #128	; 0x80
 8017b30:	2220      	movs	r2, #32
 8017b32:	50e2      	str	r2, [r4, r3]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8017b34:	6626      	str	r6, [r4, #96]	; 0x60
        huart->RxISR = NULL;
 8017b36:	66a6      	str	r6, [r4, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017b38:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017b3c:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8017b40:	6822      	ldr	r2, [r4, #0]
 8017b42:	6813      	ldr	r3, [r2, #0]
 8017b44:	43ab      	bics	r3, r5
 8017b46:	6013      	str	r3, [r2, #0]
 8017b48:	f386 8810 	msr	PRIMASK, r6
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8017b4c:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8017b4e:	0020      	movs	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8017b50:	6663      	str	r3, [r4, #100]	; 0x64
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8017b52:	f7ff fea5 	bl	80178a0 <HAL_UARTEx_RxEventCallback>
 8017b56:	e6c4      	b.n	80178e2 <HAL_UART_IRQHandler+0x3e>
        HAL_UART_ErrorCallback(huart);
 8017b58:	f7ff fe96 	bl	8017888 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8017b5c:	51a5      	str	r5, [r4, r6]
 8017b5e:	e6c0      	b.n	80178e2 <HAL_UART_IRQHandler+0x3e>
 8017b60:	0000080f 	.word	0x0000080f
 8017b64:	fffffeff 	.word	0xfffffeff
 8017b68:	04000120 	.word	0x04000120
 8017b6c:	0801788d 	.word	0x0801788d
 8017b70:	fffffedf 	.word	0xfffffedf

08017b74 <UART_RxISR_16BIT.part.0>:
/**
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
 8017b74:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017b76:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017b7a:	2301      	movs	r3, #1
 8017b7c:	f383 8810 	msr	PRIMASK, r3
    huart->RxXferCount--;

    if (huart->RxXferCount == 0U)
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8017b80:	6801      	ldr	r1, [r0, #0]
 8017b82:	4d21      	ldr	r5, [pc, #132]	; (8017c08 <UART_RxISR_16BIT.part.0+0x94>)
 8017b84:	680a      	ldr	r2, [r1, #0]
 8017b86:	402a      	ands	r2, r5
 8017b88:	600a      	str	r2, [r1, #0]
 8017b8a:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017b8e:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017b92:	f383 8810 	msr	PRIMASK, r3

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8017b96:	6801      	ldr	r1, [r0, #0]
 8017b98:	688a      	ldr	r2, [r1, #8]
 8017b9a:	439a      	bics	r2, r3
 8017b9c:	608a      	str	r2, [r1, #8]
 8017b9e:	f384 8810 	msr	PRIMASK, r4

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8017ba2:	2280      	movs	r2, #128	; 0x80
 8017ba4:	2120      	movs	r1, #32
 8017ba6:	5081      	str	r1, [r0, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8017ba8:	2200      	movs	r2, #0

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8017baa:	6642      	str	r2, [r0, #100]	; 0x64
      huart->RxISR = NULL;
 8017bac:	6682      	str	r2, [r0, #104]	; 0x68

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8017bae:	6802      	ldr	r2, [r0, #0]
 8017bb0:	6852      	ldr	r2, [r2, #4]
 8017bb2:	0212      	lsls	r2, r2, #8
 8017bb4:	d50a      	bpl.n	8017bcc <UART_RxISR_16BIT.part.0+0x58>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017bb6:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017bba:	f383 8810 	msr	PRIMASK, r3
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8017bbe:	6802      	ldr	r2, [r0, #0]
 8017bc0:	4c12      	ldr	r4, [pc, #72]	; (8017c0c <UART_RxISR_16BIT.part.0+0x98>)
 8017bc2:	6813      	ldr	r3, [r2, #0]
 8017bc4:	4023      	ands	r3, r4
 8017bc6:	6013      	str	r3, [r2, #0]
 8017bc8:	f381 8810 	msr	PRIMASK, r1
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8017bcc:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8017bce:	2b01      	cmp	r3, #1
 8017bd0:	d117      	bne.n	8017c02 <UART_RxISR_16BIT.part.0+0x8e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8017bd2:	2200      	movs	r2, #0
 8017bd4:	6602      	str	r2, [r0, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017bd6:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017bda:	f383 8810 	msr	PRIMASK, r3

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8017bde:	6801      	ldr	r1, [r0, #0]
 8017be0:	3210      	adds	r2, #16
 8017be2:	680b      	ldr	r3, [r1, #0]
 8017be4:	4393      	bics	r3, r2
 8017be6:	600b      	str	r3, [r1, #0]
 8017be8:	f384 8810 	msr	PRIMASK, r4

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8017bec:	6803      	ldr	r3, [r0, #0]
 8017bee:	69d9      	ldr	r1, [r3, #28]
 8017bf0:	420a      	tst	r2, r1
 8017bf2:	d104      	bne.n	8017bfe <UART_RxISR_16BIT.part.0+0x8a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8017bf4:	2358      	movs	r3, #88	; 0x58
 8017bf6:	5ac1      	ldrh	r1, [r0, r3]
 8017bf8:	f7ff fe52 	bl	80178a0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8017bfc:	bd70      	pop	{r4, r5, r6, pc}
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8017bfe:	621a      	str	r2, [r3, #32]
 8017c00:	e7f8      	b.n	8017bf4 <UART_RxISR_16BIT.part.0+0x80>
        HAL_UART_RxCpltCallback(huart);
 8017c02:	f7fd ff59 	bl	8015ab8 <HAL_UART_RxCpltCallback>
}
 8017c06:	e7f9      	b.n	8017bfc <UART_RxISR_16BIT.part.0+0x88>
 8017c08:	fffffedf 	.word	0xfffffedf
 8017c0c:	fbffffff 	.word	0xfbffffff

08017c10 <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8017c10:	2380      	movs	r3, #128	; 0x80
 8017c12:	58c3      	ldr	r3, [r0, r3]
{
 8017c14:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8017c16:	2b22      	cmp	r3, #34	; 0x22
 8017c18:	d005      	beq.n	8017c26 <UART_RxISR_16BIT+0x16>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8017c1a:	2108      	movs	r1, #8
 8017c1c:	6802      	ldr	r2, [r0, #0]
 8017c1e:	6993      	ldr	r3, [r2, #24]
 8017c20:	430b      	orrs	r3, r1
 8017c22:	6193      	str	r3, [r2, #24]
  }
}
 8017c24:	bd10      	pop	{r4, pc}
  uint16_t uhMask = huart->Mask;
 8017c26:	225c      	movs	r2, #92	; 0x5c
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8017c28:	6803      	ldr	r3, [r0, #0]
    *tmp = (uint16_t)(uhdata & uhMask);
 8017c2a:	5a82      	ldrh	r2, [r0, r2]
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8017c2c:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8017c2e:	6d43      	ldr	r3, [r0, #84]	; 0x54
    *tmp = (uint16_t)(uhdata & uhMask);
 8017c30:	400a      	ands	r2, r1
 8017c32:	801a      	strh	r2, [r3, #0]
    huart->RxXferCount--;
 8017c34:	225a      	movs	r2, #90	; 0x5a
    huart->pRxBuffPtr += 2U;
 8017c36:	3302      	adds	r3, #2
 8017c38:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8017c3a:	5a83      	ldrh	r3, [r0, r2]
 8017c3c:	3b01      	subs	r3, #1
 8017c3e:	b29b      	uxth	r3, r3
 8017c40:	5283      	strh	r3, [r0, r2]
    if (huart->RxXferCount == 0U)
 8017c42:	5a83      	ldrh	r3, [r0, r2]
 8017c44:	2b00      	cmp	r3, #0
 8017c46:	d1ed      	bne.n	8017c24 <UART_RxISR_16BIT+0x14>
 8017c48:	f7ff ff94 	bl	8017b74 <UART_RxISR_16BIT.part.0>
 8017c4c:	e7ea      	b.n	8017c24 <UART_RxISR_16BIT+0x14>
 8017c4e:	46c0      	nop			; (mov r8, r8)

08017c50 <UART_RxISR_8BIT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8017c50:	2380      	movs	r3, #128	; 0x80
 8017c52:	58c3      	ldr	r3, [r0, r3]
{
 8017c54:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8017c56:	2b22      	cmp	r3, #34	; 0x22
 8017c58:	d005      	beq.n	8017c66 <UART_RxISR_8BIT+0x16>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8017c5a:	2108      	movs	r1, #8
 8017c5c:	6802      	ldr	r2, [r0, #0]
 8017c5e:	6993      	ldr	r3, [r2, #24]
 8017c60:	430b      	orrs	r3, r1
 8017c62:	6193      	str	r3, [r2, #24]
}
 8017c64:	bd10      	pop	{r4, pc}
  uint16_t uhMask = huart->Mask;
 8017c66:	225c      	movs	r2, #92	; 0x5c
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8017c68:	6803      	ldr	r3, [r0, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8017c6a:	5a82      	ldrh	r2, [r0, r2]
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8017c6c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8017c6e:	4013      	ands	r3, r2
 8017c70:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8017c72:	7013      	strb	r3, [r2, #0]
    huart->RxXferCount--;
 8017c74:	225a      	movs	r2, #90	; 0x5a
    huart->pRxBuffPtr++;
 8017c76:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8017c78:	3301      	adds	r3, #1
 8017c7a:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8017c7c:	5a83      	ldrh	r3, [r0, r2]
 8017c7e:	3b01      	subs	r3, #1
 8017c80:	b29b      	uxth	r3, r3
 8017c82:	5283      	strh	r3, [r0, r2]
    if (huart->RxXferCount == 0U)
 8017c84:	5a83      	ldrh	r3, [r0, r2]
 8017c86:	2b00      	cmp	r3, #0
 8017c88:	d1ec      	bne.n	8017c64 <UART_RxISR_8BIT+0x14>
 8017c8a:	f7ff ff73 	bl	8017b74 <UART_RxISR_16BIT.part.0>
 8017c8e:	e7e9      	b.n	8017c64 <UART_RxISR_8BIT+0x14>

08017c90 <UART_SetConfig>:
{
 8017c90:	b570      	push	{r4, r5, r6, lr}
 8017c92:	0004      	movs	r4, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8017c94:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8017c96:	69c5      	ldr	r5, [r0, #28]
 8017c98:	6883      	ldr	r3, [r0, #8]
 8017c9a:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8017c9c:	6811      	ldr	r1, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8017c9e:	4303      	orrs	r3, r0
 8017ca0:	6960      	ldr	r0, [r4, #20]
 8017ca2:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8017ca4:	4843      	ldr	r0, [pc, #268]	; (8017db4 <UART_SetConfig+0x124>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8017ca6:	432b      	orrs	r3, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8017ca8:	4001      	ands	r1, r0
 8017caa:	430b      	orrs	r3, r1
 8017cac:	6013      	str	r3, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8017cae:	6853      	ldr	r3, [r2, #4]
 8017cb0:	4941      	ldr	r1, [pc, #260]	; (8017db8 <UART_SetConfig+0x128>)
  tmpreg |= huart->Init.OneBitSampling;
 8017cb2:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8017cb4:	400b      	ands	r3, r1
 8017cb6:	68e1      	ldr	r1, [r4, #12]
 8017cb8:	430b      	orrs	r3, r1
 8017cba:	6053      	str	r3, [r2, #4]
  tmpreg |= huart->Init.OneBitSampling;
 8017cbc:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8017cbe:	6891      	ldr	r1, [r2, #8]
  tmpreg |= huart->Init.OneBitSampling;
 8017cc0:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8017cc2:	483e      	ldr	r0, [pc, #248]	; (8017dbc <UART_SetConfig+0x12c>)
 8017cc4:	4001      	ands	r1, r0
 8017cc6:	430b      	orrs	r3, r1
 8017cc8:	6093      	str	r3, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8017cca:	4b3d      	ldr	r3, [pc, #244]	; (8017dc0 <UART_SetConfig+0x130>)
 8017ccc:	429a      	cmp	r2, r3
 8017cce:	d010      	beq.n	8017cf2 <UART_SetConfig+0x62>
 8017cd0:	4b3c      	ldr	r3, [pc, #240]	; (8017dc4 <UART_SetConfig+0x134>)
 8017cd2:	429a      	cmp	r2, r3
 8017cd4:	d014      	beq.n	8017d00 <UART_SetConfig+0x70>
 8017cd6:	4b3c      	ldr	r3, [pc, #240]	; (8017dc8 <UART_SetConfig+0x138>)
 8017cd8:	429a      	cmp	r2, r3
 8017cda:	d011      	beq.n	8017d00 <UART_SetConfig+0x70>
 8017cdc:	4b3b      	ldr	r3, [pc, #236]	; (8017dcc <UART_SetConfig+0x13c>)
 8017cde:	429a      	cmp	r2, r3
 8017ce0:	d00e      	beq.n	8017d00 <UART_SetConfig+0x70>
 8017ce2:	4b3b      	ldr	r3, [pc, #236]	; (8017dd0 <UART_SetConfig+0x140>)
 8017ce4:	429a      	cmp	r2, r3
 8017ce6:	d00b      	beq.n	8017d00 <UART_SetConfig+0x70>
 8017ce8:	4b3a      	ldr	r3, [pc, #232]	; (8017dd4 <UART_SetConfig+0x144>)
 8017cea:	429a      	cmp	r2, r3
 8017cec:	d008      	beq.n	8017d00 <UART_SetConfig+0x70>
    switch (clocksource)
 8017cee:	2001      	movs	r0, #1
 8017cf0:	e035      	b.n	8017d5e <UART_SetConfig+0xce>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8017cf2:	4b39      	ldr	r3, [pc, #228]	; (8017dd8 <UART_SetConfig+0x148>)
 8017cf4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8017cf6:	2303      	movs	r3, #3
 8017cf8:	4013      	ands	r3, r2
 8017cfa:	3b01      	subs	r3, #1
 8017cfc:	2b02      	cmp	r3, #2
 8017cfe:	d932      	bls.n	8017d66 <UART_SetConfig+0xd6>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8017d00:	2380      	movs	r3, #128	; 0x80
 8017d02:	021b      	lsls	r3, r3, #8
 8017d04:	429d      	cmp	r5, r3
 8017d06:	d012      	beq.n	8017d2e <UART_SetConfig+0x9e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8017d08:	f7fe ff88 	bl	8016c1c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8017d0c:	2800      	cmp	r0, #0
 8017d0e:	d00c      	beq.n	8017d2a <UART_SetConfig+0x9a>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8017d10:	6863      	ldr	r3, [r4, #4]
 8017d12:	6861      	ldr	r1, [r4, #4]
 8017d14:	085b      	lsrs	r3, r3, #1
 8017d16:	1818      	adds	r0, r3, r0
 8017d18:	f7f8 fa06 	bl	8010128 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8017d1c:	0002      	movs	r2, r0
 8017d1e:	4b2f      	ldr	r3, [pc, #188]	; (8017ddc <UART_SetConfig+0x14c>)
 8017d20:	3a10      	subs	r2, #16
 8017d22:	429a      	cmp	r2, r3
 8017d24:	d8e3      	bhi.n	8017cee <UART_SetConfig+0x5e>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8017d26:	6823      	ldr	r3, [r4, #0]
 8017d28:	60d8      	str	r0, [r3, #12]
 8017d2a:	2000      	movs	r0, #0
 8017d2c:	e017      	b.n	8017d5e <UART_SetConfig+0xce>
        pclk = HAL_RCC_GetPCLK1Freq();
 8017d2e:	f7fe ff75 	bl	8016c1c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8017d32:	2800      	cmp	r0, #0
 8017d34:	d0f9      	beq.n	8017d2a <UART_SetConfig+0x9a>
 8017d36:	0040      	lsls	r0, r0, #1
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8017d38:	6863      	ldr	r3, [r4, #4]
 8017d3a:	6861      	ldr	r1, [r4, #4]
 8017d3c:	085b      	lsrs	r3, r3, #1
 8017d3e:	1818      	adds	r0, r3, r0
 8017d40:	f7f8 f9f2 	bl	8010128 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8017d44:	0002      	movs	r2, r0
 8017d46:	4b25      	ldr	r3, [pc, #148]	; (8017ddc <UART_SetConfig+0x14c>)
 8017d48:	3a10      	subs	r2, #16
 8017d4a:	429a      	cmp	r2, r3
 8017d4c:	d8cf      	bhi.n	8017cee <UART_SetConfig+0x5e>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8017d4e:	4b24      	ldr	r3, [pc, #144]	; (8017de0 <UART_SetConfig+0x150>)
        huart->Instance->BRR = brrtemp;
 8017d50:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8017d52:	4003      	ands	r3, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8017d54:	0700      	lsls	r0, r0, #28
 8017d56:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 8017d58:	4318      	orrs	r0, r3
 8017d5a:	60d0      	str	r0, [r2, #12]
 8017d5c:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 8017d5e:	2300      	movs	r3, #0
 8017d60:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 8017d62:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 8017d64:	bd70      	pop	{r4, r5, r6, pc}
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8017d66:	2080      	movs	r0, #128	; 0x80
 8017d68:	4a1e      	ldr	r2, [pc, #120]	; (8017de4 <UART_SetConfig+0x154>)
 8017d6a:	0200      	lsls	r0, r0, #8
 8017d6c:	5cd3      	ldrb	r3, [r2, r3]
 8017d6e:	4285      	cmp	r5, r0
 8017d70:	d00f      	beq.n	8017d92 <UART_SetConfig+0x102>
    switch (clocksource)
 8017d72:	2b04      	cmp	r3, #4
 8017d74:	d00a      	beq.n	8017d8c <UART_SetConfig+0xfc>
 8017d76:	d805      	bhi.n	8017d84 <UART_SetConfig+0xf4>
 8017d78:	2b00      	cmp	r3, #0
 8017d7a:	d0c5      	beq.n	8017d08 <UART_SetConfig+0x78>
 8017d7c:	2b02      	cmp	r3, #2
 8017d7e:	d1b6      	bne.n	8017cee <UART_SetConfig+0x5e>
        pclk = (uint32_t) HSI_VALUE;
 8017d80:	4819      	ldr	r0, [pc, #100]	; (8017de8 <UART_SetConfig+0x158>)
 8017d82:	e7c5      	b.n	8017d10 <UART_SetConfig+0x80>
    switch (clocksource)
 8017d84:	2b08      	cmp	r3, #8
 8017d86:	d0c3      	beq.n	8017d10 <UART_SetConfig+0x80>
 8017d88:	2001      	movs	r0, #1
 8017d8a:	e7e8      	b.n	8017d5e <UART_SetConfig+0xce>
        pclk = HAL_RCC_GetSysClockFreq();
 8017d8c:	f7fe fe9a 	bl	8016ac4 <HAL_RCC_GetSysClockFreq>
        break;
 8017d90:	e7bc      	b.n	8017d0c <UART_SetConfig+0x7c>
    switch (clocksource)
 8017d92:	2b04      	cmp	r3, #4
 8017d94:	d00b      	beq.n	8017dae <UART_SetConfig+0x11e>
 8017d96:	d805      	bhi.n	8017da4 <UART_SetConfig+0x114>
 8017d98:	2b00      	cmp	r3, #0
 8017d9a:	d0c8      	beq.n	8017d2e <UART_SetConfig+0x9e>
 8017d9c:	2b02      	cmp	r3, #2
 8017d9e:	d1a6      	bne.n	8017cee <UART_SetConfig+0x5e>
 8017da0:	4812      	ldr	r0, [pc, #72]	; (8017dec <UART_SetConfig+0x15c>)
 8017da2:	e7c9      	b.n	8017d38 <UART_SetConfig+0xa8>
 8017da4:	2b08      	cmp	r3, #8
 8017da6:	d1a2      	bne.n	8017cee <UART_SetConfig+0x5e>
 8017da8:	2080      	movs	r0, #128	; 0x80
 8017daa:	0240      	lsls	r0, r0, #9
 8017dac:	e7c4      	b.n	8017d38 <UART_SetConfig+0xa8>
        pclk = HAL_RCC_GetSysClockFreq();
 8017dae:	f7fe fe89 	bl	8016ac4 <HAL_RCC_GetSysClockFreq>
        break;
 8017db2:	e7be      	b.n	8017d32 <UART_SetConfig+0xa2>
 8017db4:	efff69f3 	.word	0xefff69f3
 8017db8:	ffffcfff 	.word	0xffffcfff
 8017dbc:	fffff4ff 	.word	0xfffff4ff
 8017dc0:	40013800 	.word	0x40013800
 8017dc4:	40004400 	.word	0x40004400
 8017dc8:	40004800 	.word	0x40004800
 8017dcc:	40004c00 	.word	0x40004c00
 8017dd0:	40005000 	.word	0x40005000
 8017dd4:	40011400 	.word	0x40011400
 8017dd8:	40021000 	.word	0x40021000
 8017ddc:	0000ffef 	.word	0x0000ffef
 8017de0:	0000fff0 	.word	0x0000fff0
 8017de4:	0801a66c 	.word	0x0801a66c
 8017de8:	007a1200 	.word	0x007a1200
 8017dec:	00f42400 	.word	0x00f42400

08017df0 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8017df0:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8017df2:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8017df4:	071a      	lsls	r2, r3, #28
 8017df6:	d506      	bpl.n	8017e06 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8017df8:	6801      	ldr	r1, [r0, #0]
 8017dfa:	4c28      	ldr	r4, [pc, #160]	; (8017e9c <UART_AdvFeatureConfig+0xac>)
 8017dfc:	684a      	ldr	r2, [r1, #4]
 8017dfe:	4022      	ands	r2, r4
 8017e00:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8017e02:	4322      	orrs	r2, r4
 8017e04:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8017e06:	07da      	lsls	r2, r3, #31
 8017e08:	d506      	bpl.n	8017e18 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8017e0a:	6801      	ldr	r1, [r0, #0]
 8017e0c:	4c24      	ldr	r4, [pc, #144]	; (8017ea0 <UART_AdvFeatureConfig+0xb0>)
 8017e0e:	684a      	ldr	r2, [r1, #4]
 8017e10:	4022      	ands	r2, r4
 8017e12:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8017e14:	4322      	orrs	r2, r4
 8017e16:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8017e18:	079a      	lsls	r2, r3, #30
 8017e1a:	d506      	bpl.n	8017e2a <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8017e1c:	6801      	ldr	r1, [r0, #0]
 8017e1e:	4c21      	ldr	r4, [pc, #132]	; (8017ea4 <UART_AdvFeatureConfig+0xb4>)
 8017e20:	684a      	ldr	r2, [r1, #4]
 8017e22:	4022      	ands	r2, r4
 8017e24:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8017e26:	4322      	orrs	r2, r4
 8017e28:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8017e2a:	075a      	lsls	r2, r3, #29
 8017e2c:	d506      	bpl.n	8017e3c <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8017e2e:	6801      	ldr	r1, [r0, #0]
 8017e30:	4c1d      	ldr	r4, [pc, #116]	; (8017ea8 <UART_AdvFeatureConfig+0xb8>)
 8017e32:	684a      	ldr	r2, [r1, #4]
 8017e34:	4022      	ands	r2, r4
 8017e36:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8017e38:	4322      	orrs	r2, r4
 8017e3a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8017e3c:	06da      	lsls	r2, r3, #27
 8017e3e:	d506      	bpl.n	8017e4e <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8017e40:	6801      	ldr	r1, [r0, #0]
 8017e42:	4c1a      	ldr	r4, [pc, #104]	; (8017eac <UART_AdvFeatureConfig+0xbc>)
 8017e44:	688a      	ldr	r2, [r1, #8]
 8017e46:	4022      	ands	r2, r4
 8017e48:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8017e4a:	4322      	orrs	r2, r4
 8017e4c:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8017e4e:	069a      	lsls	r2, r3, #26
 8017e50:	d506      	bpl.n	8017e60 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8017e52:	6801      	ldr	r1, [r0, #0]
 8017e54:	4c16      	ldr	r4, [pc, #88]	; (8017eb0 <UART_AdvFeatureConfig+0xc0>)
 8017e56:	688a      	ldr	r2, [r1, #8]
 8017e58:	4022      	ands	r2, r4
 8017e5a:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8017e5c:	4322      	orrs	r2, r4
 8017e5e:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8017e60:	065a      	lsls	r2, r3, #25
 8017e62:	d50a      	bpl.n	8017e7a <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8017e64:	6801      	ldr	r1, [r0, #0]
 8017e66:	4d13      	ldr	r5, [pc, #76]	; (8017eb4 <UART_AdvFeatureConfig+0xc4>)
 8017e68:	684a      	ldr	r2, [r1, #4]
 8017e6a:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8017e6c:	402a      	ands	r2, r5
 8017e6e:	4322      	orrs	r2, r4
 8017e70:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8017e72:	2280      	movs	r2, #128	; 0x80
 8017e74:	0352      	lsls	r2, r2, #13
 8017e76:	4294      	cmp	r4, r2
 8017e78:	d009      	beq.n	8017e8e <UART_AdvFeatureConfig+0x9e>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8017e7a:	061b      	lsls	r3, r3, #24
 8017e7c:	d506      	bpl.n	8017e8c <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8017e7e:	6802      	ldr	r2, [r0, #0]
 8017e80:	490d      	ldr	r1, [pc, #52]	; (8017eb8 <UART_AdvFeatureConfig+0xc8>)
 8017e82:	6853      	ldr	r3, [r2, #4]
 8017e84:	400b      	ands	r3, r1
 8017e86:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8017e88:	430b      	orrs	r3, r1
 8017e8a:	6053      	str	r3, [r2, #4]
}
 8017e8c:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8017e8e:	684a      	ldr	r2, [r1, #4]
 8017e90:	4c0a      	ldr	r4, [pc, #40]	; (8017ebc <UART_AdvFeatureConfig+0xcc>)
 8017e92:	4022      	ands	r2, r4
 8017e94:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8017e96:	4322      	orrs	r2, r4
 8017e98:	604a      	str	r2, [r1, #4]
 8017e9a:	e7ee      	b.n	8017e7a <UART_AdvFeatureConfig+0x8a>
 8017e9c:	ffff7fff 	.word	0xffff7fff
 8017ea0:	fffdffff 	.word	0xfffdffff
 8017ea4:	fffeffff 	.word	0xfffeffff
 8017ea8:	fffbffff 	.word	0xfffbffff
 8017eac:	ffffefff 	.word	0xffffefff
 8017eb0:	ffffdfff 	.word	0xffffdfff
 8017eb4:	ffefffff 	.word	0xffefffff
 8017eb8:	fff7ffff 	.word	0xfff7ffff
 8017ebc:	ff9fffff 	.word	0xff9fffff

08017ec0 <UART_WaitOnFlagUntilTimeout>:
{
 8017ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017ec2:	4657      	mov	r7, sl
 8017ec4:	464e      	mov	r6, r9
 8017ec6:	4645      	mov	r5, r8
 8017ec8:	46de      	mov	lr, fp
 8017eca:	b5e0      	push	{r5, r6, r7, lr}
 8017ecc:	0016      	movs	r6, r2
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8017ece:	000a      	movs	r2, r1
{
 8017ed0:	000d      	movs	r5, r1
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8017ed2:	2140      	movs	r1, #64	; 0x40
 8017ed4:	3a40      	subs	r2, #64	; 0x40
 8017ed6:	438a      	bics	r2, r1
{
 8017ed8:	4699      	mov	r9, r3
 8017eda:	4680      	mov	r8, r0
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8017edc:	4692      	mov	sl, r2
{
 8017ede:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8017ee0:	6803      	ldr	r3, [r0, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8017ee2:	e001      	b.n	8017ee8 <UART_WaitOnFlagUntilTimeout+0x28>
    if (Timeout != HAL_MAX_DELAY)
 8017ee4:	1c7a      	adds	r2, r7, #1
 8017ee6:	d10d      	bne.n	8017f04 <UART_WaitOnFlagUntilTimeout+0x44>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8017ee8:	69dc      	ldr	r4, [r3, #28]
 8017eea:	402c      	ands	r4, r5
 8017eec:	1b64      	subs	r4, r4, r5
 8017eee:	4262      	negs	r2, r4
 8017ef0:	4154      	adcs	r4, r2
 8017ef2:	42b4      	cmp	r4, r6
 8017ef4:	d0f6      	beq.n	8017ee4 <UART_WaitOnFlagUntilTimeout+0x24>
  return HAL_OK;
 8017ef6:	2000      	movs	r0, #0
}
 8017ef8:	bcf0      	pop	{r4, r5, r6, r7}
 8017efa:	46bb      	mov	fp, r7
 8017efc:	46b2      	mov	sl, r6
 8017efe:	46a9      	mov	r9, r5
 8017f00:	46a0      	mov	r8, r4
 8017f02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8017f04:	f7fd fe56 	bl	8015bb4 <HAL_GetTick>
 8017f08:	464b      	mov	r3, r9
 8017f0a:	1ac0      	subs	r0, r0, r3
 8017f0c:	42b8      	cmp	r0, r7
 8017f0e:	d823      	bhi.n	8017f58 <UART_WaitOnFlagUntilTimeout+0x98>
 8017f10:	2f00      	cmp	r7, #0
 8017f12:	d021      	beq.n	8017f58 <UART_WaitOnFlagUntilTimeout+0x98>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8017f14:	4643      	mov	r3, r8
 8017f16:	681b      	ldr	r3, [r3, #0]
 8017f18:	681a      	ldr	r2, [r3, #0]
 8017f1a:	0752      	lsls	r2, r2, #29
 8017f1c:	d5e4      	bpl.n	8017ee8 <UART_WaitOnFlagUntilTimeout+0x28>
 8017f1e:	4652      	mov	r2, sl
 8017f20:	2a00      	cmp	r2, #0
 8017f22:	d0e1      	beq.n	8017ee8 <UART_WaitOnFlagUntilTimeout+0x28>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8017f24:	2408      	movs	r4, #8
 8017f26:	0021      	movs	r1, r4
 8017f28:	69da      	ldr	r2, [r3, #28]
 8017f2a:	4011      	ands	r1, r2
 8017f2c:	468b      	mov	fp, r1
 8017f2e:	4214      	tst	r4, r2
 8017f30:	d114      	bne.n	8017f5c <UART_WaitOnFlagUntilTimeout+0x9c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8017f32:	2280      	movs	r2, #128	; 0x80
 8017f34:	69d9      	ldr	r1, [r3, #28]
 8017f36:	0112      	lsls	r2, r2, #4
 8017f38:	4211      	tst	r1, r2
 8017f3a:	d0d5      	beq.n	8017ee8 <UART_WaitOnFlagUntilTimeout+0x28>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8017f3c:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 8017f3e:	4640      	mov	r0, r8
 8017f40:	f7ff fc72 	bl	8017828 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8017f44:	2384      	movs	r3, #132	; 0x84
 8017f46:	2220      	movs	r2, #32
 8017f48:	4641      	mov	r1, r8
 8017f4a:	50ca      	str	r2, [r1, r3]
          __HAL_UNLOCK(huart);
 8017f4c:	4642      	mov	r2, r8
 8017f4e:	4659      	mov	r1, fp
 8017f50:	3b0c      	subs	r3, #12
          return HAL_TIMEOUT;
 8017f52:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 8017f54:	54d1      	strb	r1, [r2, r3]
          return HAL_TIMEOUT;
 8017f56:	e7cf      	b.n	8017ef8 <UART_WaitOnFlagUntilTimeout+0x38>
        return HAL_TIMEOUT;
 8017f58:	2003      	movs	r0, #3
 8017f5a:	e7cd      	b.n	8017ef8 <UART_WaitOnFlagUntilTimeout+0x38>
          UART_EndRxTransfer(huart);
 8017f5c:	4640      	mov	r0, r8
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8017f5e:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 8017f60:	f7ff fc62 	bl	8017828 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8017f64:	2384      	movs	r3, #132	; 0x84
 8017f66:	4642      	mov	r2, r8
          __HAL_UNLOCK(huart);
 8017f68:	4641      	mov	r1, r8
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8017f6a:	50d4      	str	r4, [r2, r3]
          __HAL_UNLOCK(huart);
 8017f6c:	2200      	movs	r2, #0
 8017f6e:	3b0c      	subs	r3, #12
          return HAL_ERROR;
 8017f70:	2001      	movs	r0, #1
          __HAL_UNLOCK(huart);
 8017f72:	54ca      	strb	r2, [r1, r3]
          return HAL_ERROR;
 8017f74:	e7c0      	b.n	8017ef8 <UART_WaitOnFlagUntilTimeout+0x38>
 8017f76:	46c0      	nop			; (mov r8, r8)

08017f78 <HAL_UART_Transmit>:
{
 8017f78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017f7a:	4647      	mov	r7, r8
 8017f7c:	46ce      	mov	lr, r9
 8017f7e:	b580      	push	{r7, lr}
 8017f80:	001f      	movs	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8017f82:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
{
 8017f84:	0004      	movs	r4, r0
 8017f86:	000d      	movs	r5, r1
 8017f88:	0016      	movs	r6, r2
 8017f8a:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 8017f8c:	2b20      	cmp	r3, #32
 8017f8e:	d14c      	bne.n	801802a <HAL_UART_Transmit+0xb2>
    if ((pData == NULL) || (Size == 0U))
 8017f90:	2900      	cmp	r1, #0
 8017f92:	d044      	beq.n	801801e <HAL_UART_Transmit+0xa6>
 8017f94:	2a00      	cmp	r2, #0
 8017f96:	d042      	beq.n	801801e <HAL_UART_Transmit+0xa6>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8017f98:	2380      	movs	r3, #128	; 0x80
 8017f9a:	6882      	ldr	r2, [r0, #8]
 8017f9c:	015b      	lsls	r3, r3, #5
 8017f9e:	429a      	cmp	r2, r3
 8017fa0:	d104      	bne.n	8017fac <HAL_UART_Transmit+0x34>
 8017fa2:	6903      	ldr	r3, [r0, #16]
 8017fa4:	2b00      	cmp	r3, #0
 8017fa6:	d101      	bne.n	8017fac <HAL_UART_Transmit+0x34>
      if ((((uint32_t)pData) & 1U) != 0U)
 8017fa8:	07cb      	lsls	r3, r1, #31
 8017faa:	d438      	bmi.n	801801e <HAL_UART_Transmit+0xa6>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8017fac:	2200      	movs	r2, #0
 8017fae:	2384      	movs	r3, #132	; 0x84
 8017fb0:	50e2      	str	r2, [r4, r3]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8017fb2:	3b63      	subs	r3, #99	; 0x63
 8017fb4:	67e3      	str	r3, [r4, #124]	; 0x7c
    tickstart = HAL_GetTick();
 8017fb6:	f7fd fdfd 	bl	8015bb4 <HAL_GetTick>
    huart->TxXferSize  = Size;
 8017fba:	2350      	movs	r3, #80	; 0x50
      pdata16bits = NULL;
 8017fbc:	2200      	movs	r2, #0
    huart->TxXferSize  = Size;
 8017fbe:	52e6      	strh	r6, [r4, r3]
    huart->TxXferCount = Size;
 8017fc0:	3302      	adds	r3, #2
 8017fc2:	52e6      	strh	r6, [r4, r3]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8017fc4:	2380      	movs	r3, #128	; 0x80
      pdata16bits = NULL;
 8017fc6:	4691      	mov	r9, r2
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8017fc8:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 8017fca:	4680      	mov	r8, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8017fcc:	015b      	lsls	r3, r3, #5
 8017fce:	429a      	cmp	r2, r3
 8017fd0:	d03e      	beq.n	8018050 <HAL_UART_Transmit+0xd8>
    while (huart->TxXferCount > 0U)
 8017fd2:	2352      	movs	r3, #82	; 0x52
 8017fd4:	5ae3      	ldrh	r3, [r4, r3]
 8017fd6:	2b00      	cmp	r3, #0
 8017fd8:	d029      	beq.n	801802e <HAL_UART_Transmit+0xb6>
      huart->TxXferCount--;
 8017fda:	2652      	movs	r6, #82	; 0x52
 8017fdc:	e00a      	b.n	8017ff4 <HAL_UART_Transmit+0x7c>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8017fde:	782b      	ldrb	r3, [r5, #0]
 8017fe0:	6822      	ldr	r2, [r4, #0]
        pdata8bits++;
 8017fe2:	3501      	adds	r5, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8017fe4:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8017fe6:	5ba2      	ldrh	r2, [r4, r6]
 8017fe8:	3a01      	subs	r2, #1
 8017fea:	b292      	uxth	r2, r2
 8017fec:	53a2      	strh	r2, [r4, r6]
    while (huart->TxXferCount > 0U)
 8017fee:	5ba3      	ldrh	r3, [r4, r6]
 8017ff0:	2b00      	cmp	r3, #0
 8017ff2:	d01c      	beq.n	801802e <HAL_UART_Transmit+0xb6>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8017ff4:	4643      	mov	r3, r8
 8017ff6:	2200      	movs	r2, #0
 8017ff8:	2180      	movs	r1, #128	; 0x80
 8017ffa:	0020      	movs	r0, r4
 8017ffc:	9700      	str	r7, [sp, #0]
 8017ffe:	f7ff ff5f 	bl	8017ec0 <UART_WaitOnFlagUntilTimeout>
 8018002:	2800      	cmp	r0, #0
 8018004:	d120      	bne.n	8018048 <HAL_UART_Transmit+0xd0>
      if (pdata8bits == NULL)
 8018006:	2d00      	cmp	r5, #0
 8018008:	d1e9      	bne.n	8017fde <HAL_UART_Transmit+0x66>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 801800a:	464b      	mov	r3, r9
 801800c:	881b      	ldrh	r3, [r3, #0]
 801800e:	6822      	ldr	r2, [r4, #0]
 8018010:	05db      	lsls	r3, r3, #23
 8018012:	0ddb      	lsrs	r3, r3, #23
 8018014:	8513      	strh	r3, [r2, #40]	; 0x28
        pdata16bits++;
 8018016:	2302      	movs	r3, #2
 8018018:	469c      	mov	ip, r3
 801801a:	44e1      	add	r9, ip
 801801c:	e7e3      	b.n	8017fe6 <HAL_UART_Transmit+0x6e>
      return  HAL_ERROR;
 801801e:	2001      	movs	r0, #1
}
 8018020:	b003      	add	sp, #12
 8018022:	bcc0      	pop	{r6, r7}
 8018024:	46b9      	mov	r9, r7
 8018026:	46b0      	mov	r8, r6
 8018028:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 801802a:	2002      	movs	r0, #2
 801802c:	e7f8      	b.n	8018020 <HAL_UART_Transmit+0xa8>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 801802e:	4643      	mov	r3, r8
 8018030:	2200      	movs	r2, #0
 8018032:	2140      	movs	r1, #64	; 0x40
 8018034:	0020      	movs	r0, r4
 8018036:	9700      	str	r7, [sp, #0]
 8018038:	f7ff ff42 	bl	8017ec0 <UART_WaitOnFlagUntilTimeout>
      huart->gState = HAL_UART_STATE_READY;
 801803c:	2320      	movs	r3, #32
 801803e:	67e3      	str	r3, [r4, #124]	; 0x7c
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8018040:	2800      	cmp	r0, #0
 8018042:	d0ed      	beq.n	8018020 <HAL_UART_Transmit+0xa8>
      return HAL_TIMEOUT;
 8018044:	2003      	movs	r0, #3
 8018046:	e7eb      	b.n	8018020 <HAL_UART_Transmit+0xa8>
        huart->gState = HAL_UART_STATE_READY;
 8018048:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 801804a:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
 801804c:	67e3      	str	r3, [r4, #124]	; 0x7c
        return HAL_TIMEOUT;
 801804e:	e7e7      	b.n	8018020 <HAL_UART_Transmit+0xa8>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8018050:	6923      	ldr	r3, [r4, #16]
 8018052:	2b00      	cmp	r3, #0
 8018054:	d1bd      	bne.n	8017fd2 <HAL_UART_Transmit+0x5a>
 8018056:	46a9      	mov	r9, r5
      pdata8bits  = NULL;
 8018058:	2500      	movs	r5, #0
 801805a:	e7ba      	b.n	8017fd2 <HAL_UART_Transmit+0x5a>

0801805c <UART_CheckIdleState>:
{
 801805c:	b570      	push	{r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801805e:	2384      	movs	r3, #132	; 0x84
 8018060:	2600      	movs	r6, #0
{
 8018062:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8018064:	50c6      	str	r6, [r0, r3]
{
 8018066:	b082      	sub	sp, #8
  tickstart = HAL_GetTick();
 8018068:	f7fd fda4 	bl	8015bb4 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801806c:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 801806e:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8018070:	681a      	ldr	r2, [r3, #0]
 8018072:	0712      	lsls	r2, r2, #28
 8018074:	d40e      	bmi.n	8018094 <UART_CheckIdleState+0x38>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8018076:	681b      	ldr	r3, [r3, #0]
 8018078:	075b      	lsls	r3, r3, #29
 801807a:	d41a      	bmi.n	80180b2 <UART_CheckIdleState+0x56>
  huart->gState = HAL_UART_STATE_READY;
 801807c:	2320      	movs	r3, #32
  huart->RxState = HAL_UART_STATE_READY;
 801807e:	2280      	movs	r2, #128	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 8018080:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8018082:	50a3      	str	r3, [r4, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8018084:	2300      	movs	r3, #0
  return HAL_OK;
 8018086:	2000      	movs	r0, #0
  __HAL_UNLOCK(huart);
 8018088:	3a08      	subs	r2, #8
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801808a:	6623      	str	r3, [r4, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801808c:	6663      	str	r3, [r4, #100]	; 0x64
  __HAL_UNLOCK(huart);
 801808e:	54a3      	strb	r3, [r4, r2]
}
 8018090:	b002      	add	sp, #8
 8018092:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8018094:	2180      	movs	r1, #128	; 0x80
 8018096:	4b24      	ldr	r3, [pc, #144]	; (8018128 <UART_CheckIdleState+0xcc>)
 8018098:	2200      	movs	r2, #0
 801809a:	9300      	str	r3, [sp, #0]
 801809c:	0389      	lsls	r1, r1, #14
 801809e:	0003      	movs	r3, r0
 80180a0:	0020      	movs	r0, r4
 80180a2:	f7ff ff0d 	bl	8017ec0 <UART_WaitOnFlagUntilTimeout>
 80180a6:	2800      	cmp	r0, #0
 80180a8:	d12c      	bne.n	8018104 <UART_CheckIdleState+0xa8>
 80180aa:	6823      	ldr	r3, [r4, #0]
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80180ac:	681b      	ldr	r3, [r3, #0]
 80180ae:	075b      	lsls	r3, r3, #29
 80180b0:	d5e4      	bpl.n	801807c <UART_CheckIdleState+0x20>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80180b2:	2180      	movs	r1, #128	; 0x80
 80180b4:	4b1c      	ldr	r3, [pc, #112]	; (8018128 <UART_CheckIdleState+0xcc>)
 80180b6:	2200      	movs	r2, #0
 80180b8:	9300      	str	r3, [sp, #0]
 80180ba:	0020      	movs	r0, r4
 80180bc:	002b      	movs	r3, r5
 80180be:	03c9      	lsls	r1, r1, #15
 80180c0:	f7ff fefe 	bl	8017ec0 <UART_WaitOnFlagUntilTimeout>
 80180c4:	2800      	cmp	r0, #0
 80180c6:	d0d9      	beq.n	801807c <UART_CheckIdleState+0x20>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80180c8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80180cc:	2201      	movs	r2, #1
 80180ce:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80180d2:	6821      	ldr	r1, [r4, #0]
 80180d4:	4d15      	ldr	r5, [pc, #84]	; (801812c <UART_CheckIdleState+0xd0>)
 80180d6:	680b      	ldr	r3, [r1, #0]
 80180d8:	402b      	ands	r3, r5
 80180da:	600b      	str	r3, [r1, #0]
 80180dc:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80180e0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80180e4:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80180e8:	6821      	ldr	r1, [r4, #0]
 80180ea:	688b      	ldr	r3, [r1, #8]
 80180ec:	4393      	bics	r3, r2
 80180ee:	608b      	str	r3, [r1, #8]
 80180f0:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 80180f4:	2380      	movs	r3, #128	; 0x80
 80180f6:	321f      	adds	r2, #31
 80180f8:	50e2      	str	r2, [r4, r3]
      __HAL_UNLOCK(huart);
 80180fa:	2200      	movs	r2, #0
 80180fc:	3b08      	subs	r3, #8
      return HAL_TIMEOUT;
 80180fe:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 8018100:	54e2      	strb	r2, [r4, r3]
      return HAL_TIMEOUT;
 8018102:	e7c5      	b.n	8018090 <UART_CheckIdleState+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018104:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018108:	2301      	movs	r3, #1
 801810a:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 801810e:	2080      	movs	r0, #128	; 0x80
 8018110:	6822      	ldr	r2, [r4, #0]
 8018112:	6813      	ldr	r3, [r2, #0]
 8018114:	4383      	bics	r3, r0
 8018116:	6013      	str	r3, [r2, #0]
 8018118:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 801811c:	2320      	movs	r3, #32
 801811e:	67e3      	str	r3, [r4, #124]	; 0x7c
      __HAL_UNLOCK(huart);
 8018120:	3358      	adds	r3, #88	; 0x58
 8018122:	54e6      	strb	r6, [r4, r3]
      return HAL_TIMEOUT;
 8018124:	387d      	subs	r0, #125	; 0x7d
 8018126:	e7b3      	b.n	8018090 <UART_CheckIdleState+0x34>
 8018128:	01ffffff 	.word	0x01ffffff
 801812c:	fffffedf 	.word	0xfffffedf

08018130 <HAL_UART_Init>:
{
 8018130:	b510      	push	{r4, lr}
 8018132:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8018134:	d022      	beq.n	801817c <HAL_UART_Init+0x4c>
  if (huart->gState == HAL_UART_STATE_RESET)
 8018136:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8018138:	2b00      	cmp	r3, #0
 801813a:	d025      	beq.n	8018188 <HAL_UART_Init+0x58>
  huart->gState = HAL_UART_STATE_BUSY;
 801813c:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 801813e:	2101      	movs	r1, #1
 8018140:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8018142:	67e3      	str	r3, [r4, #124]	; 0x7c
  __HAL_UART_DISABLE(huart);
 8018144:	6813      	ldr	r3, [r2, #0]
 8018146:	438b      	bics	r3, r1
 8018148:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 801814a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801814c:	2b00      	cmp	r3, #0
 801814e:	d117      	bne.n	8018180 <HAL_UART_Init+0x50>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8018150:	0020      	movs	r0, r4
 8018152:	f7ff fd9d 	bl	8017c90 <UART_SetConfig>
 8018156:	2801      	cmp	r0, #1
 8018158:	d010      	beq.n	801817c <HAL_UART_Init+0x4c>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 801815a:	6823      	ldr	r3, [r4, #0]
 801815c:	490d      	ldr	r1, [pc, #52]	; (8018194 <HAL_UART_Init+0x64>)
 801815e:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 8018160:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8018162:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8018164:	2108      	movs	r1, #8
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8018166:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8018168:	689a      	ldr	r2, [r3, #8]
 801816a:	438a      	bics	r2, r1
 801816c:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 801816e:	681a      	ldr	r2, [r3, #0]
 8018170:	3907      	subs	r1, #7
 8018172:	430a      	orrs	r2, r1
 8018174:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8018176:	f7ff ff71 	bl	801805c <UART_CheckIdleState>
}
 801817a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 801817c:	2001      	movs	r0, #1
 801817e:	e7fc      	b.n	801817a <HAL_UART_Init+0x4a>
    UART_AdvFeatureConfig(huart);
 8018180:	0020      	movs	r0, r4
 8018182:	f7ff fe35 	bl	8017df0 <UART_AdvFeatureConfig>
 8018186:	e7e3      	b.n	8018150 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 8018188:	2278      	movs	r2, #120	; 0x78
 801818a:	5483      	strb	r3, [r0, r2]
    HAL_UART_MspInit(huart);
 801818c:	f7fb fa76 	bl	801367c <HAL_UART_MspInit>
 8018190:	e7d4      	b.n	801813c <HAL_UART_Init+0xc>
 8018192:	46c0      	nop			; (mov r8, r8)
 8018194:	fffff7ff 	.word	0xfffff7ff

08018198 <UART_Start_Receive_IT>:
  huart->RxXferSize  = Size;
 8018198:	2358      	movs	r3, #88	; 0x58
{
 801819a:	b510      	push	{r4, lr}
  huart->pRxBuffPtr  = pData;
 801819c:	6541      	str	r1, [r0, #84]	; 0x54
  huart->RxXferSize  = Size;
 801819e:	52c2      	strh	r2, [r0, r3]
  huart->RxXferCount = Size;
 80181a0:	3302      	adds	r3, #2
 80181a2:	52c2      	strh	r2, [r0, r3]
  UART_MASK_COMPUTATION(huart);
 80181a4:	2180      	movs	r1, #128	; 0x80
  huart->RxISR       = NULL;
 80181a6:	2200      	movs	r2, #0
  UART_MASK_COMPUTATION(huart);
 80181a8:	6883      	ldr	r3, [r0, #8]
  huart->RxISR       = NULL;
 80181aa:	6682      	str	r2, [r0, #104]	; 0x68
  UART_MASK_COMPUTATION(huart);
 80181ac:	0149      	lsls	r1, r1, #5
 80181ae:	428b      	cmp	r3, r1
 80181b0:	d04e      	beq.n	8018250 <UART_Start_Receive_IT+0xb8>
 80181b2:	2b00      	cmp	r3, #0
 80181b4:	d02f      	beq.n	8018216 <UART_Start_Receive_IT+0x7e>
 80181b6:	2180      	movs	r1, #128	; 0x80
 80181b8:	0549      	lsls	r1, r1, #21
 80181ba:	428b      	cmp	r3, r1
 80181bc:	d052      	beq.n	8018264 <UART_Start_Receive_IT+0xcc>
 80181be:	235c      	movs	r3, #92	; 0x5c
 80181c0:	52c2      	strh	r2, [r0, r3]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80181c2:	2384      	movs	r3, #132	; 0x84
 80181c4:	2200      	movs	r2, #0
 80181c6:	50c2      	str	r2, [r0, r3]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80181c8:	3b04      	subs	r3, #4
 80181ca:	3222      	adds	r2, #34	; 0x22
 80181cc:	50c2      	str	r2, [r0, r3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80181ce:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80181d2:	2101      	movs	r1, #1
 80181d4:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80181d8:	6802      	ldr	r2, [r0, #0]
 80181da:	6893      	ldr	r3, [r2, #8]
 80181dc:	430b      	orrs	r3, r1
 80181de:	6093      	str	r3, [r2, #8]
 80181e0:	f384 8810 	msr	PRIMASK, r4
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80181e4:	2380      	movs	r3, #128	; 0x80
 80181e6:	6882      	ldr	r2, [r0, #8]
 80181e8:	015b      	lsls	r3, r3, #5
 80181ea:	429a      	cmp	r2, r3
 80181ec:	d01e      	beq.n	801822c <UART_Start_Receive_IT+0x94>
    huart->RxISR = UART_RxISR_8BIT;
 80181ee:	4b21      	ldr	r3, [pc, #132]	; (8018274 <UART_Start_Receive_IT+0xdc>)
 80181f0:	6683      	str	r3, [r0, #104]	; 0x68
  if (huart->Init.Parity != UART_PARITY_NONE)
 80181f2:	6903      	ldr	r3, [r0, #16]
 80181f4:	2b00      	cmp	r3, #0
 80181f6:	d01e      	beq.n	8018236 <UART_Start_Receive_IT+0x9e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80181f8:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80181fc:	2301      	movs	r3, #1
 80181fe:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8018202:	6802      	ldr	r2, [r0, #0]
 8018204:	3320      	adds	r3, #32
 8018206:	6810      	ldr	r0, [r2, #0]
 8018208:	33ff      	adds	r3, #255	; 0xff
 801820a:	4303      	orrs	r3, r0
 801820c:	6013      	str	r3, [r2, #0]
 801820e:	f381 8810 	msr	PRIMASK, r1
}
 8018212:	2000      	movs	r0, #0
 8018214:	bd10      	pop	{r4, pc}
  UART_MASK_COMPUTATION(huart);
 8018216:	6903      	ldr	r3, [r0, #16]
 8018218:	2b00      	cmp	r3, #0
 801821a:	d103      	bne.n	8018224 <UART_Start_Receive_IT+0x8c>
 801821c:	235c      	movs	r3, #92	; 0x5c
 801821e:	22ff      	movs	r2, #255	; 0xff
 8018220:	52c2      	strh	r2, [r0, r3]
 8018222:	e7ce      	b.n	80181c2 <UART_Start_Receive_IT+0x2a>
 8018224:	235c      	movs	r3, #92	; 0x5c
 8018226:	227f      	movs	r2, #127	; 0x7f
 8018228:	52c2      	strh	r2, [r0, r3]
 801822a:	e7ca      	b.n	80181c2 <UART_Start_Receive_IT+0x2a>
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801822c:	6903      	ldr	r3, [r0, #16]
 801822e:	2b00      	cmp	r3, #0
 8018230:	d115      	bne.n	801825e <UART_Start_Receive_IT+0xc6>
 8018232:	4b11      	ldr	r3, [pc, #68]	; (8018278 <UART_Start_Receive_IT+0xe0>)
 8018234:	6683      	str	r3, [r0, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018236:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801823a:	2301      	movs	r3, #1
 801823c:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8018240:	6802      	ldr	r2, [r0, #0]
 8018242:	2020      	movs	r0, #32
 8018244:	6813      	ldr	r3, [r2, #0]
 8018246:	4303      	orrs	r3, r0
 8018248:	6013      	str	r3, [r2, #0]
 801824a:	f381 8810 	msr	PRIMASK, r1
  return HAL_OK;
 801824e:	e7e0      	b.n	8018212 <UART_Start_Receive_IT+0x7a>
  UART_MASK_COMPUTATION(huart);
 8018250:	6903      	ldr	r3, [r0, #16]
 8018252:	2b00      	cmp	r3, #0
 8018254:	d1e2      	bne.n	801821c <UART_Start_Receive_IT+0x84>
 8018256:	4a09      	ldr	r2, [pc, #36]	; (801827c <UART_Start_Receive_IT+0xe4>)
 8018258:	335c      	adds	r3, #92	; 0x5c
 801825a:	52c2      	strh	r2, [r0, r3]
 801825c:	e7b1      	b.n	80181c2 <UART_Start_Receive_IT+0x2a>
    huart->RxISR = UART_RxISR_8BIT;
 801825e:	4b05      	ldr	r3, [pc, #20]	; (8018274 <UART_Start_Receive_IT+0xdc>)
 8018260:	6683      	str	r3, [r0, #104]	; 0x68
  if (huart->Init.Parity != UART_PARITY_NONE)
 8018262:	e7c9      	b.n	80181f8 <UART_Start_Receive_IT+0x60>
  UART_MASK_COMPUTATION(huart);
 8018264:	6903      	ldr	r3, [r0, #16]
 8018266:	2b00      	cmp	r3, #0
 8018268:	d0dc      	beq.n	8018224 <UART_Start_Receive_IT+0x8c>
 801826a:	235c      	movs	r3, #92	; 0x5c
 801826c:	223f      	movs	r2, #63	; 0x3f
 801826e:	52c2      	strh	r2, [r0, r3]
 8018270:	e7a7      	b.n	80181c2 <UART_Start_Receive_IT+0x2a>
 8018272:	46c0      	nop			; (mov r8, r8)
 8018274:	08017c51 	.word	0x08017c51
 8018278:	08017c11 	.word	0x08017c11
 801827c:	000001ff 	.word	0x000001ff

08018280 <HAL_UART_Receive_IT>:
{
 8018280:	0003      	movs	r3, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 8018282:	2080      	movs	r0, #128	; 0x80
 8018284:	5818      	ldr	r0, [r3, r0]
{
 8018286:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8018288:	2820      	cmp	r0, #32
 801828a:	d127      	bne.n	80182dc <HAL_UART_Receive_IT+0x5c>
    if ((pData == NULL) || (Size == 0U))
 801828c:	2900      	cmp	r1, #0
 801828e:	d023      	beq.n	80182d8 <HAL_UART_Receive_IT+0x58>
 8018290:	2a00      	cmp	r2, #0
 8018292:	d021      	beq.n	80182d8 <HAL_UART_Receive_IT+0x58>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8018294:	2080      	movs	r0, #128	; 0x80
 8018296:	689c      	ldr	r4, [r3, #8]
 8018298:	0140      	lsls	r0, r0, #5
 801829a:	4284      	cmp	r4, r0
 801829c:	d105      	bne.n	80182aa <HAL_UART_Receive_IT+0x2a>
 801829e:	6918      	ldr	r0, [r3, #16]
 80182a0:	2800      	cmp	r0, #0
 80182a2:	d102      	bne.n	80182aa <HAL_UART_Receive_IT+0x2a>
      return HAL_ERROR;
 80182a4:	3001      	adds	r0, #1
      if ((((uint32_t)pData) & 1U) != 0U)
 80182a6:	07cc      	lsls	r4, r1, #31
 80182a8:	d417      	bmi.n	80182da <HAL_UART_Receive_IT+0x5a>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80182aa:	2000      	movs	r0, #0
 80182ac:	6618      	str	r0, [r3, #96]	; 0x60
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80182ae:	6818      	ldr	r0, [r3, #0]
 80182b0:	6840      	ldr	r0, [r0, #4]
 80182b2:	0200      	lsls	r0, r0, #8
 80182b4:	d50c      	bpl.n	80182d0 <HAL_UART_Receive_IT+0x50>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80182b6:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80182ba:	2001      	movs	r0, #1
 80182bc:	f380 8810 	msr	PRIMASK, r0
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80182c0:	2080      	movs	r0, #128	; 0x80
 80182c2:	681c      	ldr	r4, [r3, #0]
 80182c4:	04c0      	lsls	r0, r0, #19
 80182c6:	6826      	ldr	r6, [r4, #0]
 80182c8:	4330      	orrs	r0, r6
 80182ca:	6020      	str	r0, [r4, #0]
 80182cc:	f385 8810 	msr	PRIMASK, r5
    return (UART_Start_Receive_IT(huart, pData, Size));
 80182d0:	0018      	movs	r0, r3
 80182d2:	f7ff ff61 	bl	8018198 <UART_Start_Receive_IT>
 80182d6:	e000      	b.n	80182da <HAL_UART_Receive_IT+0x5a>
      return HAL_ERROR;
 80182d8:	2001      	movs	r0, #1
}
 80182da:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 80182dc:	2002      	movs	r0, #2
 80182de:	e7fc      	b.n	80182da <HAL_UART_Receive_IT+0x5a>

080182e0 <__libc_init_array>:
 80182e0:	b570      	push	{r4, r5, r6, lr}
 80182e2:	2600      	movs	r6, #0
 80182e4:	4d0c      	ldr	r5, [pc, #48]	; (8018318 <__libc_init_array+0x38>)
 80182e6:	4c0d      	ldr	r4, [pc, #52]	; (801831c <__libc_init_array+0x3c>)
 80182e8:	1b64      	subs	r4, r4, r5
 80182ea:	10a4      	asrs	r4, r4, #2
 80182ec:	42a6      	cmp	r6, r4
 80182ee:	d109      	bne.n	8018304 <__libc_init_array+0x24>
 80182f0:	2600      	movs	r6, #0
 80182f2:	f001 fb4f 	bl	8019994 <_init>
 80182f6:	4d0a      	ldr	r5, [pc, #40]	; (8018320 <__libc_init_array+0x40>)
 80182f8:	4c0a      	ldr	r4, [pc, #40]	; (8018324 <__libc_init_array+0x44>)
 80182fa:	1b64      	subs	r4, r4, r5
 80182fc:	10a4      	asrs	r4, r4, #2
 80182fe:	42a6      	cmp	r6, r4
 8018300:	d105      	bne.n	801830e <__libc_init_array+0x2e>
 8018302:	bd70      	pop	{r4, r5, r6, pc}
 8018304:	00b3      	lsls	r3, r6, #2
 8018306:	58eb      	ldr	r3, [r5, r3]
 8018308:	4798      	blx	r3
 801830a:	3601      	adds	r6, #1
 801830c:	e7ee      	b.n	80182ec <__libc_init_array+0xc>
 801830e:	00b3      	lsls	r3, r6, #2
 8018310:	58eb      	ldr	r3, [r5, r3]
 8018312:	4798      	blx	r3
 8018314:	3601      	adds	r6, #1
 8018316:	e7f2      	b.n	80182fe <__libc_init_array+0x1e>
 8018318:	0801a708 	.word	0x0801a708
 801831c:	0801a708 	.word	0x0801a708
 8018320:	0801a708 	.word	0x0801a708
 8018324:	0801a70c 	.word	0x0801a70c

08018328 <free>:
 8018328:	b510      	push	{r4, lr}
 801832a:	4b03      	ldr	r3, [pc, #12]	; (8018338 <free+0x10>)
 801832c:	0001      	movs	r1, r0
 801832e:	6818      	ldr	r0, [r3, #0]
 8018330:	f000 f820 	bl	8018374 <_free_r>
 8018334:	bd10      	pop	{r4, pc}
 8018336:	46c0      	nop			; (mov r8, r8)
 8018338:	200008b4 	.word	0x200008b4

0801833c <memchr>:
 801833c:	b2c9      	uxtb	r1, r1
 801833e:	1882      	adds	r2, r0, r2
 8018340:	4290      	cmp	r0, r2
 8018342:	d101      	bne.n	8018348 <memchr+0xc>
 8018344:	2000      	movs	r0, #0
 8018346:	4770      	bx	lr
 8018348:	7803      	ldrb	r3, [r0, #0]
 801834a:	428b      	cmp	r3, r1
 801834c:	d0fb      	beq.n	8018346 <memchr+0xa>
 801834e:	3001      	adds	r0, #1
 8018350:	e7f6      	b.n	8018340 <memchr+0x4>

08018352 <memcpy>:
 8018352:	2300      	movs	r3, #0
 8018354:	b510      	push	{r4, lr}
 8018356:	429a      	cmp	r2, r3
 8018358:	d100      	bne.n	801835c <memcpy+0xa>
 801835a:	bd10      	pop	{r4, pc}
 801835c:	5ccc      	ldrb	r4, [r1, r3]
 801835e:	54c4      	strb	r4, [r0, r3]
 8018360:	3301      	adds	r3, #1
 8018362:	e7f8      	b.n	8018356 <memcpy+0x4>

08018364 <memset>:
 8018364:	0003      	movs	r3, r0
 8018366:	1882      	adds	r2, r0, r2
 8018368:	4293      	cmp	r3, r2
 801836a:	d100      	bne.n	801836e <memset+0xa>
 801836c:	4770      	bx	lr
 801836e:	7019      	strb	r1, [r3, #0]
 8018370:	3301      	adds	r3, #1
 8018372:	e7f9      	b.n	8018368 <memset+0x4>

08018374 <_free_r>:
 8018374:	b570      	push	{r4, r5, r6, lr}
 8018376:	0005      	movs	r5, r0
 8018378:	2900      	cmp	r1, #0
 801837a:	d010      	beq.n	801839e <_free_r+0x2a>
 801837c:	1f0c      	subs	r4, r1, #4
 801837e:	6823      	ldr	r3, [r4, #0]
 8018380:	2b00      	cmp	r3, #0
 8018382:	da00      	bge.n	8018386 <_free_r+0x12>
 8018384:	18e4      	adds	r4, r4, r3
 8018386:	0028      	movs	r0, r5
 8018388:	f000 ff86 	bl	8019298 <__malloc_lock>
 801838c:	4a1d      	ldr	r2, [pc, #116]	; (8018404 <_free_r+0x90>)
 801838e:	6813      	ldr	r3, [r2, #0]
 8018390:	2b00      	cmp	r3, #0
 8018392:	d105      	bne.n	80183a0 <_free_r+0x2c>
 8018394:	6063      	str	r3, [r4, #4]
 8018396:	6014      	str	r4, [r2, #0]
 8018398:	0028      	movs	r0, r5
 801839a:	f000 ff85 	bl	80192a8 <__malloc_unlock>
 801839e:	bd70      	pop	{r4, r5, r6, pc}
 80183a0:	42a3      	cmp	r3, r4
 80183a2:	d908      	bls.n	80183b6 <_free_r+0x42>
 80183a4:	6821      	ldr	r1, [r4, #0]
 80183a6:	1860      	adds	r0, r4, r1
 80183a8:	4283      	cmp	r3, r0
 80183aa:	d1f3      	bne.n	8018394 <_free_r+0x20>
 80183ac:	6818      	ldr	r0, [r3, #0]
 80183ae:	685b      	ldr	r3, [r3, #4]
 80183b0:	1841      	adds	r1, r0, r1
 80183b2:	6021      	str	r1, [r4, #0]
 80183b4:	e7ee      	b.n	8018394 <_free_r+0x20>
 80183b6:	001a      	movs	r2, r3
 80183b8:	685b      	ldr	r3, [r3, #4]
 80183ba:	2b00      	cmp	r3, #0
 80183bc:	d001      	beq.n	80183c2 <_free_r+0x4e>
 80183be:	42a3      	cmp	r3, r4
 80183c0:	d9f9      	bls.n	80183b6 <_free_r+0x42>
 80183c2:	6811      	ldr	r1, [r2, #0]
 80183c4:	1850      	adds	r0, r2, r1
 80183c6:	42a0      	cmp	r0, r4
 80183c8:	d10b      	bne.n	80183e2 <_free_r+0x6e>
 80183ca:	6820      	ldr	r0, [r4, #0]
 80183cc:	1809      	adds	r1, r1, r0
 80183ce:	1850      	adds	r0, r2, r1
 80183d0:	6011      	str	r1, [r2, #0]
 80183d2:	4283      	cmp	r3, r0
 80183d4:	d1e0      	bne.n	8018398 <_free_r+0x24>
 80183d6:	6818      	ldr	r0, [r3, #0]
 80183d8:	685b      	ldr	r3, [r3, #4]
 80183da:	1841      	adds	r1, r0, r1
 80183dc:	6011      	str	r1, [r2, #0]
 80183de:	6053      	str	r3, [r2, #4]
 80183e0:	e7da      	b.n	8018398 <_free_r+0x24>
 80183e2:	42a0      	cmp	r0, r4
 80183e4:	d902      	bls.n	80183ec <_free_r+0x78>
 80183e6:	230c      	movs	r3, #12
 80183e8:	602b      	str	r3, [r5, #0]
 80183ea:	e7d5      	b.n	8018398 <_free_r+0x24>
 80183ec:	6821      	ldr	r1, [r4, #0]
 80183ee:	1860      	adds	r0, r4, r1
 80183f0:	4283      	cmp	r3, r0
 80183f2:	d103      	bne.n	80183fc <_free_r+0x88>
 80183f4:	6818      	ldr	r0, [r3, #0]
 80183f6:	685b      	ldr	r3, [r3, #4]
 80183f8:	1841      	adds	r1, r0, r1
 80183fa:	6021      	str	r1, [r4, #0]
 80183fc:	6063      	str	r3, [r4, #4]
 80183fe:	6054      	str	r4, [r2, #4]
 8018400:	e7ca      	b.n	8018398 <_free_r+0x24>
 8018402:	46c0      	nop			; (mov r8, r8)
 8018404:	20001010 	.word	0x20001010

08018408 <_malloc_r>:
 8018408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801840a:	2303      	movs	r3, #3
 801840c:	1ccd      	adds	r5, r1, #3
 801840e:	439d      	bics	r5, r3
 8018410:	3508      	adds	r5, #8
 8018412:	0006      	movs	r6, r0
 8018414:	2d0c      	cmp	r5, #12
 8018416:	d21f      	bcs.n	8018458 <_malloc_r+0x50>
 8018418:	250c      	movs	r5, #12
 801841a:	42a9      	cmp	r1, r5
 801841c:	d81e      	bhi.n	801845c <_malloc_r+0x54>
 801841e:	0030      	movs	r0, r6
 8018420:	f000 ff3a 	bl	8019298 <__malloc_lock>
 8018424:	4925      	ldr	r1, [pc, #148]	; (80184bc <_malloc_r+0xb4>)
 8018426:	680a      	ldr	r2, [r1, #0]
 8018428:	0014      	movs	r4, r2
 801842a:	2c00      	cmp	r4, #0
 801842c:	d11a      	bne.n	8018464 <_malloc_r+0x5c>
 801842e:	4f24      	ldr	r7, [pc, #144]	; (80184c0 <_malloc_r+0xb8>)
 8018430:	683b      	ldr	r3, [r7, #0]
 8018432:	2b00      	cmp	r3, #0
 8018434:	d104      	bne.n	8018440 <_malloc_r+0x38>
 8018436:	0021      	movs	r1, r4
 8018438:	0030      	movs	r0, r6
 801843a:	f000 fbbd 	bl	8018bb8 <_sbrk_r>
 801843e:	6038      	str	r0, [r7, #0]
 8018440:	0029      	movs	r1, r5
 8018442:	0030      	movs	r0, r6
 8018444:	f000 fbb8 	bl	8018bb8 <_sbrk_r>
 8018448:	1c43      	adds	r3, r0, #1
 801844a:	d12b      	bne.n	80184a4 <_malloc_r+0x9c>
 801844c:	230c      	movs	r3, #12
 801844e:	0030      	movs	r0, r6
 8018450:	6033      	str	r3, [r6, #0]
 8018452:	f000 ff29 	bl	80192a8 <__malloc_unlock>
 8018456:	e003      	b.n	8018460 <_malloc_r+0x58>
 8018458:	2d00      	cmp	r5, #0
 801845a:	dade      	bge.n	801841a <_malloc_r+0x12>
 801845c:	230c      	movs	r3, #12
 801845e:	6033      	str	r3, [r6, #0]
 8018460:	2000      	movs	r0, #0
 8018462:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018464:	6823      	ldr	r3, [r4, #0]
 8018466:	1b5b      	subs	r3, r3, r5
 8018468:	d419      	bmi.n	801849e <_malloc_r+0x96>
 801846a:	2b0b      	cmp	r3, #11
 801846c:	d903      	bls.n	8018476 <_malloc_r+0x6e>
 801846e:	6023      	str	r3, [r4, #0]
 8018470:	18e4      	adds	r4, r4, r3
 8018472:	6025      	str	r5, [r4, #0]
 8018474:	e003      	b.n	801847e <_malloc_r+0x76>
 8018476:	6863      	ldr	r3, [r4, #4]
 8018478:	42a2      	cmp	r2, r4
 801847a:	d10e      	bne.n	801849a <_malloc_r+0x92>
 801847c:	600b      	str	r3, [r1, #0]
 801847e:	0030      	movs	r0, r6
 8018480:	f000 ff12 	bl	80192a8 <__malloc_unlock>
 8018484:	0020      	movs	r0, r4
 8018486:	2207      	movs	r2, #7
 8018488:	300b      	adds	r0, #11
 801848a:	1d23      	adds	r3, r4, #4
 801848c:	4390      	bics	r0, r2
 801848e:	1ac2      	subs	r2, r0, r3
 8018490:	4298      	cmp	r0, r3
 8018492:	d0e6      	beq.n	8018462 <_malloc_r+0x5a>
 8018494:	1a1b      	subs	r3, r3, r0
 8018496:	50a3      	str	r3, [r4, r2]
 8018498:	e7e3      	b.n	8018462 <_malloc_r+0x5a>
 801849a:	6053      	str	r3, [r2, #4]
 801849c:	e7ef      	b.n	801847e <_malloc_r+0x76>
 801849e:	0022      	movs	r2, r4
 80184a0:	6864      	ldr	r4, [r4, #4]
 80184a2:	e7c2      	b.n	801842a <_malloc_r+0x22>
 80184a4:	2303      	movs	r3, #3
 80184a6:	1cc4      	adds	r4, r0, #3
 80184a8:	439c      	bics	r4, r3
 80184aa:	42a0      	cmp	r0, r4
 80184ac:	d0e1      	beq.n	8018472 <_malloc_r+0x6a>
 80184ae:	1a21      	subs	r1, r4, r0
 80184b0:	0030      	movs	r0, r6
 80184b2:	f000 fb81 	bl	8018bb8 <_sbrk_r>
 80184b6:	1c43      	adds	r3, r0, #1
 80184b8:	d1db      	bne.n	8018472 <_malloc_r+0x6a>
 80184ba:	e7c7      	b.n	801844c <_malloc_r+0x44>
 80184bc:	20001010 	.word	0x20001010
 80184c0:	20001014 	.word	0x20001014

080184c4 <__sfputc_r>:
 80184c4:	6893      	ldr	r3, [r2, #8]
 80184c6:	b510      	push	{r4, lr}
 80184c8:	3b01      	subs	r3, #1
 80184ca:	6093      	str	r3, [r2, #8]
 80184cc:	2b00      	cmp	r3, #0
 80184ce:	da04      	bge.n	80184da <__sfputc_r+0x16>
 80184d0:	6994      	ldr	r4, [r2, #24]
 80184d2:	42a3      	cmp	r3, r4
 80184d4:	db07      	blt.n	80184e6 <__sfputc_r+0x22>
 80184d6:	290a      	cmp	r1, #10
 80184d8:	d005      	beq.n	80184e6 <__sfputc_r+0x22>
 80184da:	6813      	ldr	r3, [r2, #0]
 80184dc:	1c58      	adds	r0, r3, #1
 80184de:	6010      	str	r0, [r2, #0]
 80184e0:	7019      	strb	r1, [r3, #0]
 80184e2:	0008      	movs	r0, r1
 80184e4:	bd10      	pop	{r4, pc}
 80184e6:	f000 fbb7 	bl	8018c58 <__swbuf_r>
 80184ea:	0001      	movs	r1, r0
 80184ec:	e7f9      	b.n	80184e2 <__sfputc_r+0x1e>

080184ee <__sfputs_r>:
 80184ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80184f0:	0006      	movs	r6, r0
 80184f2:	000f      	movs	r7, r1
 80184f4:	0014      	movs	r4, r2
 80184f6:	18d5      	adds	r5, r2, r3
 80184f8:	42ac      	cmp	r4, r5
 80184fa:	d101      	bne.n	8018500 <__sfputs_r+0x12>
 80184fc:	2000      	movs	r0, #0
 80184fe:	e007      	b.n	8018510 <__sfputs_r+0x22>
 8018500:	7821      	ldrb	r1, [r4, #0]
 8018502:	003a      	movs	r2, r7
 8018504:	0030      	movs	r0, r6
 8018506:	f7ff ffdd 	bl	80184c4 <__sfputc_r>
 801850a:	3401      	adds	r4, #1
 801850c:	1c43      	adds	r3, r0, #1
 801850e:	d1f3      	bne.n	80184f8 <__sfputs_r+0xa>
 8018510:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08018514 <_vfiprintf_r>:
 8018514:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018516:	b0a1      	sub	sp, #132	; 0x84
 8018518:	0006      	movs	r6, r0
 801851a:	000c      	movs	r4, r1
 801851c:	001f      	movs	r7, r3
 801851e:	9203      	str	r2, [sp, #12]
 8018520:	2800      	cmp	r0, #0
 8018522:	d004      	beq.n	801852e <_vfiprintf_r+0x1a>
 8018524:	6983      	ldr	r3, [r0, #24]
 8018526:	2b00      	cmp	r3, #0
 8018528:	d101      	bne.n	801852e <_vfiprintf_r+0x1a>
 801852a:	f000 fd91 	bl	8019050 <__sinit>
 801852e:	4b8e      	ldr	r3, [pc, #568]	; (8018768 <_vfiprintf_r+0x254>)
 8018530:	429c      	cmp	r4, r3
 8018532:	d11c      	bne.n	801856e <_vfiprintf_r+0x5a>
 8018534:	6874      	ldr	r4, [r6, #4]
 8018536:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8018538:	07db      	lsls	r3, r3, #31
 801853a:	d405      	bmi.n	8018548 <_vfiprintf_r+0x34>
 801853c:	89a3      	ldrh	r3, [r4, #12]
 801853e:	059b      	lsls	r3, r3, #22
 8018540:	d402      	bmi.n	8018548 <_vfiprintf_r+0x34>
 8018542:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018544:	f000 fe25 	bl	8019192 <__retarget_lock_acquire_recursive>
 8018548:	89a3      	ldrh	r3, [r4, #12]
 801854a:	071b      	lsls	r3, r3, #28
 801854c:	d502      	bpl.n	8018554 <_vfiprintf_r+0x40>
 801854e:	6923      	ldr	r3, [r4, #16]
 8018550:	2b00      	cmp	r3, #0
 8018552:	d11d      	bne.n	8018590 <_vfiprintf_r+0x7c>
 8018554:	0021      	movs	r1, r4
 8018556:	0030      	movs	r0, r6
 8018558:	f000 fbd4 	bl	8018d04 <__swsetup_r>
 801855c:	2800      	cmp	r0, #0
 801855e:	d017      	beq.n	8018590 <_vfiprintf_r+0x7c>
 8018560:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8018562:	07db      	lsls	r3, r3, #31
 8018564:	d50d      	bpl.n	8018582 <_vfiprintf_r+0x6e>
 8018566:	2001      	movs	r0, #1
 8018568:	4240      	negs	r0, r0
 801856a:	b021      	add	sp, #132	; 0x84
 801856c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801856e:	4b7f      	ldr	r3, [pc, #508]	; (801876c <_vfiprintf_r+0x258>)
 8018570:	429c      	cmp	r4, r3
 8018572:	d101      	bne.n	8018578 <_vfiprintf_r+0x64>
 8018574:	68b4      	ldr	r4, [r6, #8]
 8018576:	e7de      	b.n	8018536 <_vfiprintf_r+0x22>
 8018578:	4b7d      	ldr	r3, [pc, #500]	; (8018770 <_vfiprintf_r+0x25c>)
 801857a:	429c      	cmp	r4, r3
 801857c:	d1db      	bne.n	8018536 <_vfiprintf_r+0x22>
 801857e:	68f4      	ldr	r4, [r6, #12]
 8018580:	e7d9      	b.n	8018536 <_vfiprintf_r+0x22>
 8018582:	89a3      	ldrh	r3, [r4, #12]
 8018584:	059b      	lsls	r3, r3, #22
 8018586:	d4ee      	bmi.n	8018566 <_vfiprintf_r+0x52>
 8018588:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801858a:	f000 fe03 	bl	8019194 <__retarget_lock_release_recursive>
 801858e:	e7ea      	b.n	8018566 <_vfiprintf_r+0x52>
 8018590:	2300      	movs	r3, #0
 8018592:	ad08      	add	r5, sp, #32
 8018594:	616b      	str	r3, [r5, #20]
 8018596:	3320      	adds	r3, #32
 8018598:	766b      	strb	r3, [r5, #25]
 801859a:	3310      	adds	r3, #16
 801859c:	76ab      	strb	r3, [r5, #26]
 801859e:	9707      	str	r7, [sp, #28]
 80185a0:	9f03      	ldr	r7, [sp, #12]
 80185a2:	783b      	ldrb	r3, [r7, #0]
 80185a4:	2b00      	cmp	r3, #0
 80185a6:	d001      	beq.n	80185ac <_vfiprintf_r+0x98>
 80185a8:	2b25      	cmp	r3, #37	; 0x25
 80185aa:	d14e      	bne.n	801864a <_vfiprintf_r+0x136>
 80185ac:	9b03      	ldr	r3, [sp, #12]
 80185ae:	1afb      	subs	r3, r7, r3
 80185b0:	9305      	str	r3, [sp, #20]
 80185b2:	9b03      	ldr	r3, [sp, #12]
 80185b4:	429f      	cmp	r7, r3
 80185b6:	d00d      	beq.n	80185d4 <_vfiprintf_r+0xc0>
 80185b8:	9b05      	ldr	r3, [sp, #20]
 80185ba:	0021      	movs	r1, r4
 80185bc:	0030      	movs	r0, r6
 80185be:	9a03      	ldr	r2, [sp, #12]
 80185c0:	f7ff ff95 	bl	80184ee <__sfputs_r>
 80185c4:	1c43      	adds	r3, r0, #1
 80185c6:	d100      	bne.n	80185ca <_vfiprintf_r+0xb6>
 80185c8:	e0b5      	b.n	8018736 <_vfiprintf_r+0x222>
 80185ca:	696a      	ldr	r2, [r5, #20]
 80185cc:	9b05      	ldr	r3, [sp, #20]
 80185ce:	4694      	mov	ip, r2
 80185d0:	4463      	add	r3, ip
 80185d2:	616b      	str	r3, [r5, #20]
 80185d4:	783b      	ldrb	r3, [r7, #0]
 80185d6:	2b00      	cmp	r3, #0
 80185d8:	d100      	bne.n	80185dc <_vfiprintf_r+0xc8>
 80185da:	e0ac      	b.n	8018736 <_vfiprintf_r+0x222>
 80185dc:	2201      	movs	r2, #1
 80185de:	1c7b      	adds	r3, r7, #1
 80185e0:	9303      	str	r3, [sp, #12]
 80185e2:	2300      	movs	r3, #0
 80185e4:	4252      	negs	r2, r2
 80185e6:	606a      	str	r2, [r5, #4]
 80185e8:	a904      	add	r1, sp, #16
 80185ea:	3254      	adds	r2, #84	; 0x54
 80185ec:	1852      	adds	r2, r2, r1
 80185ee:	602b      	str	r3, [r5, #0]
 80185f0:	60eb      	str	r3, [r5, #12]
 80185f2:	60ab      	str	r3, [r5, #8]
 80185f4:	7013      	strb	r3, [r2, #0]
 80185f6:	65ab      	str	r3, [r5, #88]	; 0x58
 80185f8:	9b03      	ldr	r3, [sp, #12]
 80185fa:	2205      	movs	r2, #5
 80185fc:	7819      	ldrb	r1, [r3, #0]
 80185fe:	485d      	ldr	r0, [pc, #372]	; (8018774 <_vfiprintf_r+0x260>)
 8018600:	f7ff fe9c 	bl	801833c <memchr>
 8018604:	9b03      	ldr	r3, [sp, #12]
 8018606:	1c5f      	adds	r7, r3, #1
 8018608:	2800      	cmp	r0, #0
 801860a:	d120      	bne.n	801864e <_vfiprintf_r+0x13a>
 801860c:	682a      	ldr	r2, [r5, #0]
 801860e:	06d3      	lsls	r3, r2, #27
 8018610:	d504      	bpl.n	801861c <_vfiprintf_r+0x108>
 8018612:	2353      	movs	r3, #83	; 0x53
 8018614:	a904      	add	r1, sp, #16
 8018616:	185b      	adds	r3, r3, r1
 8018618:	2120      	movs	r1, #32
 801861a:	7019      	strb	r1, [r3, #0]
 801861c:	0713      	lsls	r3, r2, #28
 801861e:	d504      	bpl.n	801862a <_vfiprintf_r+0x116>
 8018620:	2353      	movs	r3, #83	; 0x53
 8018622:	a904      	add	r1, sp, #16
 8018624:	185b      	adds	r3, r3, r1
 8018626:	212b      	movs	r1, #43	; 0x2b
 8018628:	7019      	strb	r1, [r3, #0]
 801862a:	9b03      	ldr	r3, [sp, #12]
 801862c:	781b      	ldrb	r3, [r3, #0]
 801862e:	2b2a      	cmp	r3, #42	; 0x2a
 8018630:	d016      	beq.n	8018660 <_vfiprintf_r+0x14c>
 8018632:	2100      	movs	r1, #0
 8018634:	68eb      	ldr	r3, [r5, #12]
 8018636:	9f03      	ldr	r7, [sp, #12]
 8018638:	783a      	ldrb	r2, [r7, #0]
 801863a:	1c78      	adds	r0, r7, #1
 801863c:	3a30      	subs	r2, #48	; 0x30
 801863e:	4684      	mov	ip, r0
 8018640:	2a09      	cmp	r2, #9
 8018642:	d94f      	bls.n	80186e4 <_vfiprintf_r+0x1d0>
 8018644:	2900      	cmp	r1, #0
 8018646:	d111      	bne.n	801866c <_vfiprintf_r+0x158>
 8018648:	e017      	b.n	801867a <_vfiprintf_r+0x166>
 801864a:	3701      	adds	r7, #1
 801864c:	e7a9      	b.n	80185a2 <_vfiprintf_r+0x8e>
 801864e:	4b49      	ldr	r3, [pc, #292]	; (8018774 <_vfiprintf_r+0x260>)
 8018650:	682a      	ldr	r2, [r5, #0]
 8018652:	1ac0      	subs	r0, r0, r3
 8018654:	2301      	movs	r3, #1
 8018656:	4083      	lsls	r3, r0
 8018658:	4313      	orrs	r3, r2
 801865a:	602b      	str	r3, [r5, #0]
 801865c:	9703      	str	r7, [sp, #12]
 801865e:	e7cb      	b.n	80185f8 <_vfiprintf_r+0xe4>
 8018660:	9b07      	ldr	r3, [sp, #28]
 8018662:	1d19      	adds	r1, r3, #4
 8018664:	681b      	ldr	r3, [r3, #0]
 8018666:	9107      	str	r1, [sp, #28]
 8018668:	2b00      	cmp	r3, #0
 801866a:	db01      	blt.n	8018670 <_vfiprintf_r+0x15c>
 801866c:	930b      	str	r3, [sp, #44]	; 0x2c
 801866e:	e004      	b.n	801867a <_vfiprintf_r+0x166>
 8018670:	425b      	negs	r3, r3
 8018672:	60eb      	str	r3, [r5, #12]
 8018674:	2302      	movs	r3, #2
 8018676:	4313      	orrs	r3, r2
 8018678:	602b      	str	r3, [r5, #0]
 801867a:	783b      	ldrb	r3, [r7, #0]
 801867c:	2b2e      	cmp	r3, #46	; 0x2e
 801867e:	d10a      	bne.n	8018696 <_vfiprintf_r+0x182>
 8018680:	787b      	ldrb	r3, [r7, #1]
 8018682:	2b2a      	cmp	r3, #42	; 0x2a
 8018684:	d137      	bne.n	80186f6 <_vfiprintf_r+0x1e2>
 8018686:	9b07      	ldr	r3, [sp, #28]
 8018688:	3702      	adds	r7, #2
 801868a:	1d1a      	adds	r2, r3, #4
 801868c:	681b      	ldr	r3, [r3, #0]
 801868e:	9207      	str	r2, [sp, #28]
 8018690:	2b00      	cmp	r3, #0
 8018692:	db2d      	blt.n	80186f0 <_vfiprintf_r+0x1dc>
 8018694:	9309      	str	r3, [sp, #36]	; 0x24
 8018696:	2203      	movs	r2, #3
 8018698:	7839      	ldrb	r1, [r7, #0]
 801869a:	4837      	ldr	r0, [pc, #220]	; (8018778 <_vfiprintf_r+0x264>)
 801869c:	f7ff fe4e 	bl	801833c <memchr>
 80186a0:	2800      	cmp	r0, #0
 80186a2:	d007      	beq.n	80186b4 <_vfiprintf_r+0x1a0>
 80186a4:	4b34      	ldr	r3, [pc, #208]	; (8018778 <_vfiprintf_r+0x264>)
 80186a6:	682a      	ldr	r2, [r5, #0]
 80186a8:	1ac0      	subs	r0, r0, r3
 80186aa:	2340      	movs	r3, #64	; 0x40
 80186ac:	4083      	lsls	r3, r0
 80186ae:	4313      	orrs	r3, r2
 80186b0:	3701      	adds	r7, #1
 80186b2:	602b      	str	r3, [r5, #0]
 80186b4:	7839      	ldrb	r1, [r7, #0]
 80186b6:	1c7b      	adds	r3, r7, #1
 80186b8:	2206      	movs	r2, #6
 80186ba:	4830      	ldr	r0, [pc, #192]	; (801877c <_vfiprintf_r+0x268>)
 80186bc:	9303      	str	r3, [sp, #12]
 80186be:	7629      	strb	r1, [r5, #24]
 80186c0:	f7ff fe3c 	bl	801833c <memchr>
 80186c4:	2800      	cmp	r0, #0
 80186c6:	d045      	beq.n	8018754 <_vfiprintf_r+0x240>
 80186c8:	4b2d      	ldr	r3, [pc, #180]	; (8018780 <_vfiprintf_r+0x26c>)
 80186ca:	2b00      	cmp	r3, #0
 80186cc:	d127      	bne.n	801871e <_vfiprintf_r+0x20a>
 80186ce:	2207      	movs	r2, #7
 80186d0:	9b07      	ldr	r3, [sp, #28]
 80186d2:	3307      	adds	r3, #7
 80186d4:	4393      	bics	r3, r2
 80186d6:	3308      	adds	r3, #8
 80186d8:	9307      	str	r3, [sp, #28]
 80186da:	696b      	ldr	r3, [r5, #20]
 80186dc:	9a04      	ldr	r2, [sp, #16]
 80186de:	189b      	adds	r3, r3, r2
 80186e0:	616b      	str	r3, [r5, #20]
 80186e2:	e75d      	b.n	80185a0 <_vfiprintf_r+0x8c>
 80186e4:	210a      	movs	r1, #10
 80186e6:	434b      	muls	r3, r1
 80186e8:	4667      	mov	r7, ip
 80186ea:	189b      	adds	r3, r3, r2
 80186ec:	3909      	subs	r1, #9
 80186ee:	e7a3      	b.n	8018638 <_vfiprintf_r+0x124>
 80186f0:	2301      	movs	r3, #1
 80186f2:	425b      	negs	r3, r3
 80186f4:	e7ce      	b.n	8018694 <_vfiprintf_r+0x180>
 80186f6:	2300      	movs	r3, #0
 80186f8:	001a      	movs	r2, r3
 80186fa:	3701      	adds	r7, #1
 80186fc:	606b      	str	r3, [r5, #4]
 80186fe:	7839      	ldrb	r1, [r7, #0]
 8018700:	1c78      	adds	r0, r7, #1
 8018702:	3930      	subs	r1, #48	; 0x30
 8018704:	4684      	mov	ip, r0
 8018706:	2909      	cmp	r1, #9
 8018708:	d903      	bls.n	8018712 <_vfiprintf_r+0x1fe>
 801870a:	2b00      	cmp	r3, #0
 801870c:	d0c3      	beq.n	8018696 <_vfiprintf_r+0x182>
 801870e:	9209      	str	r2, [sp, #36]	; 0x24
 8018710:	e7c1      	b.n	8018696 <_vfiprintf_r+0x182>
 8018712:	230a      	movs	r3, #10
 8018714:	435a      	muls	r2, r3
 8018716:	4667      	mov	r7, ip
 8018718:	1852      	adds	r2, r2, r1
 801871a:	3b09      	subs	r3, #9
 801871c:	e7ef      	b.n	80186fe <_vfiprintf_r+0x1ea>
 801871e:	ab07      	add	r3, sp, #28
 8018720:	9300      	str	r3, [sp, #0]
 8018722:	0022      	movs	r2, r4
 8018724:	0029      	movs	r1, r5
 8018726:	0030      	movs	r0, r6
 8018728:	4b16      	ldr	r3, [pc, #88]	; (8018784 <_vfiprintf_r+0x270>)
 801872a:	e000      	b.n	801872e <_vfiprintf_r+0x21a>
 801872c:	bf00      	nop
 801872e:	9004      	str	r0, [sp, #16]
 8018730:	9b04      	ldr	r3, [sp, #16]
 8018732:	3301      	adds	r3, #1
 8018734:	d1d1      	bne.n	80186da <_vfiprintf_r+0x1c6>
 8018736:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8018738:	07db      	lsls	r3, r3, #31
 801873a:	d405      	bmi.n	8018748 <_vfiprintf_r+0x234>
 801873c:	89a3      	ldrh	r3, [r4, #12]
 801873e:	059b      	lsls	r3, r3, #22
 8018740:	d402      	bmi.n	8018748 <_vfiprintf_r+0x234>
 8018742:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018744:	f000 fd26 	bl	8019194 <__retarget_lock_release_recursive>
 8018748:	89a3      	ldrh	r3, [r4, #12]
 801874a:	065b      	lsls	r3, r3, #25
 801874c:	d500      	bpl.n	8018750 <_vfiprintf_r+0x23c>
 801874e:	e70a      	b.n	8018566 <_vfiprintf_r+0x52>
 8018750:	980d      	ldr	r0, [sp, #52]	; 0x34
 8018752:	e70a      	b.n	801856a <_vfiprintf_r+0x56>
 8018754:	ab07      	add	r3, sp, #28
 8018756:	9300      	str	r3, [sp, #0]
 8018758:	0022      	movs	r2, r4
 801875a:	0029      	movs	r1, r5
 801875c:	0030      	movs	r0, r6
 801875e:	4b09      	ldr	r3, [pc, #36]	; (8018784 <_vfiprintf_r+0x270>)
 8018760:	f000 f882 	bl	8018868 <_printf_i>
 8018764:	e7e3      	b.n	801872e <_vfiprintf_r+0x21a>
 8018766:	46c0      	nop			; (mov r8, r8)
 8018768:	0801a6c8 	.word	0x0801a6c8
 801876c:	0801a6e8 	.word	0x0801a6e8
 8018770:	0801a6a8 	.word	0x0801a6a8
 8018774:	0801a674 	.word	0x0801a674
 8018778:	0801a67a 	.word	0x0801a67a
 801877c:	0801a67e 	.word	0x0801a67e
 8018780:	00000000 	.word	0x00000000
 8018784:	080184ef 	.word	0x080184ef

08018788 <_printf_common>:
 8018788:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801878a:	0015      	movs	r5, r2
 801878c:	9301      	str	r3, [sp, #4]
 801878e:	688a      	ldr	r2, [r1, #8]
 8018790:	690b      	ldr	r3, [r1, #16]
 8018792:	000c      	movs	r4, r1
 8018794:	9000      	str	r0, [sp, #0]
 8018796:	4293      	cmp	r3, r2
 8018798:	da00      	bge.n	801879c <_printf_common+0x14>
 801879a:	0013      	movs	r3, r2
 801879c:	0022      	movs	r2, r4
 801879e:	602b      	str	r3, [r5, #0]
 80187a0:	3243      	adds	r2, #67	; 0x43
 80187a2:	7812      	ldrb	r2, [r2, #0]
 80187a4:	2a00      	cmp	r2, #0
 80187a6:	d001      	beq.n	80187ac <_printf_common+0x24>
 80187a8:	3301      	adds	r3, #1
 80187aa:	602b      	str	r3, [r5, #0]
 80187ac:	6823      	ldr	r3, [r4, #0]
 80187ae:	069b      	lsls	r3, r3, #26
 80187b0:	d502      	bpl.n	80187b8 <_printf_common+0x30>
 80187b2:	682b      	ldr	r3, [r5, #0]
 80187b4:	3302      	adds	r3, #2
 80187b6:	602b      	str	r3, [r5, #0]
 80187b8:	6822      	ldr	r2, [r4, #0]
 80187ba:	2306      	movs	r3, #6
 80187bc:	0017      	movs	r7, r2
 80187be:	401f      	ands	r7, r3
 80187c0:	421a      	tst	r2, r3
 80187c2:	d027      	beq.n	8018814 <_printf_common+0x8c>
 80187c4:	0023      	movs	r3, r4
 80187c6:	3343      	adds	r3, #67	; 0x43
 80187c8:	781b      	ldrb	r3, [r3, #0]
 80187ca:	1e5a      	subs	r2, r3, #1
 80187cc:	4193      	sbcs	r3, r2
 80187ce:	6822      	ldr	r2, [r4, #0]
 80187d0:	0692      	lsls	r2, r2, #26
 80187d2:	d430      	bmi.n	8018836 <_printf_common+0xae>
 80187d4:	0022      	movs	r2, r4
 80187d6:	9901      	ldr	r1, [sp, #4]
 80187d8:	9800      	ldr	r0, [sp, #0]
 80187da:	9e08      	ldr	r6, [sp, #32]
 80187dc:	3243      	adds	r2, #67	; 0x43
 80187de:	47b0      	blx	r6
 80187e0:	1c43      	adds	r3, r0, #1
 80187e2:	d025      	beq.n	8018830 <_printf_common+0xa8>
 80187e4:	2306      	movs	r3, #6
 80187e6:	6820      	ldr	r0, [r4, #0]
 80187e8:	682a      	ldr	r2, [r5, #0]
 80187ea:	68e1      	ldr	r1, [r4, #12]
 80187ec:	2500      	movs	r5, #0
 80187ee:	4003      	ands	r3, r0
 80187f0:	2b04      	cmp	r3, #4
 80187f2:	d103      	bne.n	80187fc <_printf_common+0x74>
 80187f4:	1a8d      	subs	r5, r1, r2
 80187f6:	43eb      	mvns	r3, r5
 80187f8:	17db      	asrs	r3, r3, #31
 80187fa:	401d      	ands	r5, r3
 80187fc:	68a3      	ldr	r3, [r4, #8]
 80187fe:	6922      	ldr	r2, [r4, #16]
 8018800:	4293      	cmp	r3, r2
 8018802:	dd01      	ble.n	8018808 <_printf_common+0x80>
 8018804:	1a9b      	subs	r3, r3, r2
 8018806:	18ed      	adds	r5, r5, r3
 8018808:	2700      	movs	r7, #0
 801880a:	42bd      	cmp	r5, r7
 801880c:	d120      	bne.n	8018850 <_printf_common+0xc8>
 801880e:	2000      	movs	r0, #0
 8018810:	e010      	b.n	8018834 <_printf_common+0xac>
 8018812:	3701      	adds	r7, #1
 8018814:	68e3      	ldr	r3, [r4, #12]
 8018816:	682a      	ldr	r2, [r5, #0]
 8018818:	1a9b      	subs	r3, r3, r2
 801881a:	42bb      	cmp	r3, r7
 801881c:	ddd2      	ble.n	80187c4 <_printf_common+0x3c>
 801881e:	0022      	movs	r2, r4
 8018820:	2301      	movs	r3, #1
 8018822:	9901      	ldr	r1, [sp, #4]
 8018824:	9800      	ldr	r0, [sp, #0]
 8018826:	9e08      	ldr	r6, [sp, #32]
 8018828:	3219      	adds	r2, #25
 801882a:	47b0      	blx	r6
 801882c:	1c43      	adds	r3, r0, #1
 801882e:	d1f0      	bne.n	8018812 <_printf_common+0x8a>
 8018830:	2001      	movs	r0, #1
 8018832:	4240      	negs	r0, r0
 8018834:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8018836:	2030      	movs	r0, #48	; 0x30
 8018838:	18e1      	adds	r1, r4, r3
 801883a:	3143      	adds	r1, #67	; 0x43
 801883c:	7008      	strb	r0, [r1, #0]
 801883e:	0021      	movs	r1, r4
 8018840:	1c5a      	adds	r2, r3, #1
 8018842:	3145      	adds	r1, #69	; 0x45
 8018844:	7809      	ldrb	r1, [r1, #0]
 8018846:	18a2      	adds	r2, r4, r2
 8018848:	3243      	adds	r2, #67	; 0x43
 801884a:	3302      	adds	r3, #2
 801884c:	7011      	strb	r1, [r2, #0]
 801884e:	e7c1      	b.n	80187d4 <_printf_common+0x4c>
 8018850:	0022      	movs	r2, r4
 8018852:	2301      	movs	r3, #1
 8018854:	9901      	ldr	r1, [sp, #4]
 8018856:	9800      	ldr	r0, [sp, #0]
 8018858:	9e08      	ldr	r6, [sp, #32]
 801885a:	321a      	adds	r2, #26
 801885c:	47b0      	blx	r6
 801885e:	1c43      	adds	r3, r0, #1
 8018860:	d0e6      	beq.n	8018830 <_printf_common+0xa8>
 8018862:	3701      	adds	r7, #1
 8018864:	e7d1      	b.n	801880a <_printf_common+0x82>
	...

08018868 <_printf_i>:
 8018868:	b5f0      	push	{r4, r5, r6, r7, lr}
 801886a:	b08b      	sub	sp, #44	; 0x2c
 801886c:	9206      	str	r2, [sp, #24]
 801886e:	000a      	movs	r2, r1
 8018870:	3243      	adds	r2, #67	; 0x43
 8018872:	9307      	str	r3, [sp, #28]
 8018874:	9005      	str	r0, [sp, #20]
 8018876:	9204      	str	r2, [sp, #16]
 8018878:	7e0a      	ldrb	r2, [r1, #24]
 801887a:	000c      	movs	r4, r1
 801887c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801887e:	2a78      	cmp	r2, #120	; 0x78
 8018880:	d806      	bhi.n	8018890 <_printf_i+0x28>
 8018882:	2a62      	cmp	r2, #98	; 0x62
 8018884:	d808      	bhi.n	8018898 <_printf_i+0x30>
 8018886:	2a00      	cmp	r2, #0
 8018888:	d100      	bne.n	801888c <_printf_i+0x24>
 801888a:	e0c0      	b.n	8018a0e <_printf_i+0x1a6>
 801888c:	2a58      	cmp	r2, #88	; 0x58
 801888e:	d052      	beq.n	8018936 <_printf_i+0xce>
 8018890:	0026      	movs	r6, r4
 8018892:	3642      	adds	r6, #66	; 0x42
 8018894:	7032      	strb	r2, [r6, #0]
 8018896:	e022      	b.n	80188de <_printf_i+0x76>
 8018898:	0010      	movs	r0, r2
 801889a:	3863      	subs	r0, #99	; 0x63
 801889c:	2815      	cmp	r0, #21
 801889e:	d8f7      	bhi.n	8018890 <_printf_i+0x28>
 80188a0:	f7f7 fc38 	bl	8010114 <__gnu_thumb1_case_shi>
 80188a4:	001f0016 	.word	0x001f0016
 80188a8:	fff6fff6 	.word	0xfff6fff6
 80188ac:	fff6fff6 	.word	0xfff6fff6
 80188b0:	fff6001f 	.word	0xfff6001f
 80188b4:	fff6fff6 	.word	0xfff6fff6
 80188b8:	00a8fff6 	.word	0x00a8fff6
 80188bc:	009a0036 	.word	0x009a0036
 80188c0:	fff6fff6 	.word	0xfff6fff6
 80188c4:	fff600b9 	.word	0xfff600b9
 80188c8:	fff60036 	.word	0xfff60036
 80188cc:	009efff6 	.word	0x009efff6
 80188d0:	0026      	movs	r6, r4
 80188d2:	681a      	ldr	r2, [r3, #0]
 80188d4:	3642      	adds	r6, #66	; 0x42
 80188d6:	1d11      	adds	r1, r2, #4
 80188d8:	6019      	str	r1, [r3, #0]
 80188da:	6813      	ldr	r3, [r2, #0]
 80188dc:	7033      	strb	r3, [r6, #0]
 80188de:	2301      	movs	r3, #1
 80188e0:	e0a7      	b.n	8018a32 <_printf_i+0x1ca>
 80188e2:	6808      	ldr	r0, [r1, #0]
 80188e4:	6819      	ldr	r1, [r3, #0]
 80188e6:	1d0a      	adds	r2, r1, #4
 80188e8:	0605      	lsls	r5, r0, #24
 80188ea:	d50b      	bpl.n	8018904 <_printf_i+0x9c>
 80188ec:	680d      	ldr	r5, [r1, #0]
 80188ee:	601a      	str	r2, [r3, #0]
 80188f0:	2d00      	cmp	r5, #0
 80188f2:	da03      	bge.n	80188fc <_printf_i+0x94>
 80188f4:	232d      	movs	r3, #45	; 0x2d
 80188f6:	9a04      	ldr	r2, [sp, #16]
 80188f8:	426d      	negs	r5, r5
 80188fa:	7013      	strb	r3, [r2, #0]
 80188fc:	4b61      	ldr	r3, [pc, #388]	; (8018a84 <_printf_i+0x21c>)
 80188fe:	270a      	movs	r7, #10
 8018900:	9303      	str	r3, [sp, #12]
 8018902:	e032      	b.n	801896a <_printf_i+0x102>
 8018904:	680d      	ldr	r5, [r1, #0]
 8018906:	601a      	str	r2, [r3, #0]
 8018908:	0641      	lsls	r1, r0, #25
 801890a:	d5f1      	bpl.n	80188f0 <_printf_i+0x88>
 801890c:	b22d      	sxth	r5, r5
 801890e:	e7ef      	b.n	80188f0 <_printf_i+0x88>
 8018910:	680d      	ldr	r5, [r1, #0]
 8018912:	6819      	ldr	r1, [r3, #0]
 8018914:	1d08      	adds	r0, r1, #4
 8018916:	6018      	str	r0, [r3, #0]
 8018918:	062e      	lsls	r6, r5, #24
 801891a:	d501      	bpl.n	8018920 <_printf_i+0xb8>
 801891c:	680d      	ldr	r5, [r1, #0]
 801891e:	e003      	b.n	8018928 <_printf_i+0xc0>
 8018920:	066d      	lsls	r5, r5, #25
 8018922:	d5fb      	bpl.n	801891c <_printf_i+0xb4>
 8018924:	680d      	ldr	r5, [r1, #0]
 8018926:	b2ad      	uxth	r5, r5
 8018928:	4b56      	ldr	r3, [pc, #344]	; (8018a84 <_printf_i+0x21c>)
 801892a:	270a      	movs	r7, #10
 801892c:	9303      	str	r3, [sp, #12]
 801892e:	2a6f      	cmp	r2, #111	; 0x6f
 8018930:	d117      	bne.n	8018962 <_printf_i+0xfa>
 8018932:	2708      	movs	r7, #8
 8018934:	e015      	b.n	8018962 <_printf_i+0xfa>
 8018936:	3145      	adds	r1, #69	; 0x45
 8018938:	700a      	strb	r2, [r1, #0]
 801893a:	4a52      	ldr	r2, [pc, #328]	; (8018a84 <_printf_i+0x21c>)
 801893c:	9203      	str	r2, [sp, #12]
 801893e:	681a      	ldr	r2, [r3, #0]
 8018940:	6821      	ldr	r1, [r4, #0]
 8018942:	ca20      	ldmia	r2!, {r5}
 8018944:	601a      	str	r2, [r3, #0]
 8018946:	0608      	lsls	r0, r1, #24
 8018948:	d550      	bpl.n	80189ec <_printf_i+0x184>
 801894a:	07cb      	lsls	r3, r1, #31
 801894c:	d502      	bpl.n	8018954 <_printf_i+0xec>
 801894e:	2320      	movs	r3, #32
 8018950:	4319      	orrs	r1, r3
 8018952:	6021      	str	r1, [r4, #0]
 8018954:	2710      	movs	r7, #16
 8018956:	2d00      	cmp	r5, #0
 8018958:	d103      	bne.n	8018962 <_printf_i+0xfa>
 801895a:	2320      	movs	r3, #32
 801895c:	6822      	ldr	r2, [r4, #0]
 801895e:	439a      	bics	r2, r3
 8018960:	6022      	str	r2, [r4, #0]
 8018962:	0023      	movs	r3, r4
 8018964:	2200      	movs	r2, #0
 8018966:	3343      	adds	r3, #67	; 0x43
 8018968:	701a      	strb	r2, [r3, #0]
 801896a:	6863      	ldr	r3, [r4, #4]
 801896c:	60a3      	str	r3, [r4, #8]
 801896e:	2b00      	cmp	r3, #0
 8018970:	db03      	blt.n	801897a <_printf_i+0x112>
 8018972:	2204      	movs	r2, #4
 8018974:	6821      	ldr	r1, [r4, #0]
 8018976:	4391      	bics	r1, r2
 8018978:	6021      	str	r1, [r4, #0]
 801897a:	2d00      	cmp	r5, #0
 801897c:	d102      	bne.n	8018984 <_printf_i+0x11c>
 801897e:	9e04      	ldr	r6, [sp, #16]
 8018980:	2b00      	cmp	r3, #0
 8018982:	d00c      	beq.n	801899e <_printf_i+0x136>
 8018984:	9e04      	ldr	r6, [sp, #16]
 8018986:	0028      	movs	r0, r5
 8018988:	0039      	movs	r1, r7
 801898a:	f7f7 fc53 	bl	8010234 <__aeabi_uidivmod>
 801898e:	9b03      	ldr	r3, [sp, #12]
 8018990:	3e01      	subs	r6, #1
 8018992:	5c5b      	ldrb	r3, [r3, r1]
 8018994:	7033      	strb	r3, [r6, #0]
 8018996:	002b      	movs	r3, r5
 8018998:	0005      	movs	r5, r0
 801899a:	429f      	cmp	r7, r3
 801899c:	d9f3      	bls.n	8018986 <_printf_i+0x11e>
 801899e:	2f08      	cmp	r7, #8
 80189a0:	d109      	bne.n	80189b6 <_printf_i+0x14e>
 80189a2:	6823      	ldr	r3, [r4, #0]
 80189a4:	07db      	lsls	r3, r3, #31
 80189a6:	d506      	bpl.n	80189b6 <_printf_i+0x14e>
 80189a8:	6863      	ldr	r3, [r4, #4]
 80189aa:	6922      	ldr	r2, [r4, #16]
 80189ac:	4293      	cmp	r3, r2
 80189ae:	dc02      	bgt.n	80189b6 <_printf_i+0x14e>
 80189b0:	2330      	movs	r3, #48	; 0x30
 80189b2:	3e01      	subs	r6, #1
 80189b4:	7033      	strb	r3, [r6, #0]
 80189b6:	9b04      	ldr	r3, [sp, #16]
 80189b8:	1b9b      	subs	r3, r3, r6
 80189ba:	6123      	str	r3, [r4, #16]
 80189bc:	9b07      	ldr	r3, [sp, #28]
 80189be:	0021      	movs	r1, r4
 80189c0:	9300      	str	r3, [sp, #0]
 80189c2:	9805      	ldr	r0, [sp, #20]
 80189c4:	9b06      	ldr	r3, [sp, #24]
 80189c6:	aa09      	add	r2, sp, #36	; 0x24
 80189c8:	f7ff fede 	bl	8018788 <_printf_common>
 80189cc:	1c43      	adds	r3, r0, #1
 80189ce:	d135      	bne.n	8018a3c <_printf_i+0x1d4>
 80189d0:	2001      	movs	r0, #1
 80189d2:	4240      	negs	r0, r0
 80189d4:	b00b      	add	sp, #44	; 0x2c
 80189d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80189d8:	2220      	movs	r2, #32
 80189da:	6809      	ldr	r1, [r1, #0]
 80189dc:	430a      	orrs	r2, r1
 80189de:	6022      	str	r2, [r4, #0]
 80189e0:	0022      	movs	r2, r4
 80189e2:	2178      	movs	r1, #120	; 0x78
 80189e4:	3245      	adds	r2, #69	; 0x45
 80189e6:	7011      	strb	r1, [r2, #0]
 80189e8:	4a27      	ldr	r2, [pc, #156]	; (8018a88 <_printf_i+0x220>)
 80189ea:	e7a7      	b.n	801893c <_printf_i+0xd4>
 80189ec:	0648      	lsls	r0, r1, #25
 80189ee:	d5ac      	bpl.n	801894a <_printf_i+0xe2>
 80189f0:	b2ad      	uxth	r5, r5
 80189f2:	e7aa      	b.n	801894a <_printf_i+0xe2>
 80189f4:	681a      	ldr	r2, [r3, #0]
 80189f6:	680d      	ldr	r5, [r1, #0]
 80189f8:	1d10      	adds	r0, r2, #4
 80189fa:	6949      	ldr	r1, [r1, #20]
 80189fc:	6018      	str	r0, [r3, #0]
 80189fe:	6813      	ldr	r3, [r2, #0]
 8018a00:	062e      	lsls	r6, r5, #24
 8018a02:	d501      	bpl.n	8018a08 <_printf_i+0x1a0>
 8018a04:	6019      	str	r1, [r3, #0]
 8018a06:	e002      	b.n	8018a0e <_printf_i+0x1a6>
 8018a08:	066d      	lsls	r5, r5, #25
 8018a0a:	d5fb      	bpl.n	8018a04 <_printf_i+0x19c>
 8018a0c:	8019      	strh	r1, [r3, #0]
 8018a0e:	2300      	movs	r3, #0
 8018a10:	9e04      	ldr	r6, [sp, #16]
 8018a12:	6123      	str	r3, [r4, #16]
 8018a14:	e7d2      	b.n	80189bc <_printf_i+0x154>
 8018a16:	681a      	ldr	r2, [r3, #0]
 8018a18:	1d11      	adds	r1, r2, #4
 8018a1a:	6019      	str	r1, [r3, #0]
 8018a1c:	6816      	ldr	r6, [r2, #0]
 8018a1e:	2100      	movs	r1, #0
 8018a20:	0030      	movs	r0, r6
 8018a22:	6862      	ldr	r2, [r4, #4]
 8018a24:	f7ff fc8a 	bl	801833c <memchr>
 8018a28:	2800      	cmp	r0, #0
 8018a2a:	d001      	beq.n	8018a30 <_printf_i+0x1c8>
 8018a2c:	1b80      	subs	r0, r0, r6
 8018a2e:	6060      	str	r0, [r4, #4]
 8018a30:	6863      	ldr	r3, [r4, #4]
 8018a32:	6123      	str	r3, [r4, #16]
 8018a34:	2300      	movs	r3, #0
 8018a36:	9a04      	ldr	r2, [sp, #16]
 8018a38:	7013      	strb	r3, [r2, #0]
 8018a3a:	e7bf      	b.n	80189bc <_printf_i+0x154>
 8018a3c:	6923      	ldr	r3, [r4, #16]
 8018a3e:	0032      	movs	r2, r6
 8018a40:	9906      	ldr	r1, [sp, #24]
 8018a42:	9805      	ldr	r0, [sp, #20]
 8018a44:	9d07      	ldr	r5, [sp, #28]
 8018a46:	47a8      	blx	r5
 8018a48:	1c43      	adds	r3, r0, #1
 8018a4a:	d0c1      	beq.n	80189d0 <_printf_i+0x168>
 8018a4c:	6823      	ldr	r3, [r4, #0]
 8018a4e:	079b      	lsls	r3, r3, #30
 8018a50:	d415      	bmi.n	8018a7e <_printf_i+0x216>
 8018a52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018a54:	68e0      	ldr	r0, [r4, #12]
 8018a56:	4298      	cmp	r0, r3
 8018a58:	dabc      	bge.n	80189d4 <_printf_i+0x16c>
 8018a5a:	0018      	movs	r0, r3
 8018a5c:	e7ba      	b.n	80189d4 <_printf_i+0x16c>
 8018a5e:	0022      	movs	r2, r4
 8018a60:	2301      	movs	r3, #1
 8018a62:	9906      	ldr	r1, [sp, #24]
 8018a64:	9805      	ldr	r0, [sp, #20]
 8018a66:	9e07      	ldr	r6, [sp, #28]
 8018a68:	3219      	adds	r2, #25
 8018a6a:	47b0      	blx	r6
 8018a6c:	1c43      	adds	r3, r0, #1
 8018a6e:	d0af      	beq.n	80189d0 <_printf_i+0x168>
 8018a70:	3501      	adds	r5, #1
 8018a72:	68e3      	ldr	r3, [r4, #12]
 8018a74:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8018a76:	1a9b      	subs	r3, r3, r2
 8018a78:	42ab      	cmp	r3, r5
 8018a7a:	dcf0      	bgt.n	8018a5e <_printf_i+0x1f6>
 8018a7c:	e7e9      	b.n	8018a52 <_printf_i+0x1ea>
 8018a7e:	2500      	movs	r5, #0
 8018a80:	e7f7      	b.n	8018a72 <_printf_i+0x20a>
 8018a82:	46c0      	nop			; (mov r8, r8)
 8018a84:	0801a685 	.word	0x0801a685
 8018a88:	0801a696 	.word	0x0801a696

08018a8c <iprintf>:
 8018a8c:	b40f      	push	{r0, r1, r2, r3}
 8018a8e:	4b0b      	ldr	r3, [pc, #44]	; (8018abc <iprintf+0x30>)
 8018a90:	b513      	push	{r0, r1, r4, lr}
 8018a92:	681c      	ldr	r4, [r3, #0]
 8018a94:	2c00      	cmp	r4, #0
 8018a96:	d005      	beq.n	8018aa4 <iprintf+0x18>
 8018a98:	69a3      	ldr	r3, [r4, #24]
 8018a9a:	2b00      	cmp	r3, #0
 8018a9c:	d102      	bne.n	8018aa4 <iprintf+0x18>
 8018a9e:	0020      	movs	r0, r4
 8018aa0:	f000 fad6 	bl	8019050 <__sinit>
 8018aa4:	ab05      	add	r3, sp, #20
 8018aa6:	0020      	movs	r0, r4
 8018aa8:	9a04      	ldr	r2, [sp, #16]
 8018aaa:	68a1      	ldr	r1, [r4, #8]
 8018aac:	9301      	str	r3, [sp, #4]
 8018aae:	f7ff fd31 	bl	8018514 <_vfiprintf_r>
 8018ab2:	bc16      	pop	{r1, r2, r4}
 8018ab4:	bc08      	pop	{r3}
 8018ab6:	b004      	add	sp, #16
 8018ab8:	4718      	bx	r3
 8018aba:	46c0      	nop			; (mov r8, r8)
 8018abc:	200008b4 	.word	0x200008b4

08018ac0 <_puts_r>:
 8018ac0:	b570      	push	{r4, r5, r6, lr}
 8018ac2:	0005      	movs	r5, r0
 8018ac4:	000e      	movs	r6, r1
 8018ac6:	2800      	cmp	r0, #0
 8018ac8:	d004      	beq.n	8018ad4 <_puts_r+0x14>
 8018aca:	6983      	ldr	r3, [r0, #24]
 8018acc:	2b00      	cmp	r3, #0
 8018ace:	d101      	bne.n	8018ad4 <_puts_r+0x14>
 8018ad0:	f000 fabe 	bl	8019050 <__sinit>
 8018ad4:	69ab      	ldr	r3, [r5, #24]
 8018ad6:	68ac      	ldr	r4, [r5, #8]
 8018ad8:	2b00      	cmp	r3, #0
 8018ada:	d102      	bne.n	8018ae2 <_puts_r+0x22>
 8018adc:	0028      	movs	r0, r5
 8018ade:	f000 fab7 	bl	8019050 <__sinit>
 8018ae2:	4b2d      	ldr	r3, [pc, #180]	; (8018b98 <_puts_r+0xd8>)
 8018ae4:	429c      	cmp	r4, r3
 8018ae6:	d122      	bne.n	8018b2e <_puts_r+0x6e>
 8018ae8:	686c      	ldr	r4, [r5, #4]
 8018aea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8018aec:	07db      	lsls	r3, r3, #31
 8018aee:	d405      	bmi.n	8018afc <_puts_r+0x3c>
 8018af0:	89a3      	ldrh	r3, [r4, #12]
 8018af2:	059b      	lsls	r3, r3, #22
 8018af4:	d402      	bmi.n	8018afc <_puts_r+0x3c>
 8018af6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018af8:	f000 fb4b 	bl	8019192 <__retarget_lock_acquire_recursive>
 8018afc:	89a3      	ldrh	r3, [r4, #12]
 8018afe:	071b      	lsls	r3, r3, #28
 8018b00:	d502      	bpl.n	8018b08 <_puts_r+0x48>
 8018b02:	6923      	ldr	r3, [r4, #16]
 8018b04:	2b00      	cmp	r3, #0
 8018b06:	d129      	bne.n	8018b5c <_puts_r+0x9c>
 8018b08:	0021      	movs	r1, r4
 8018b0a:	0028      	movs	r0, r5
 8018b0c:	f000 f8fa 	bl	8018d04 <__swsetup_r>
 8018b10:	2800      	cmp	r0, #0
 8018b12:	d023      	beq.n	8018b5c <_puts_r+0x9c>
 8018b14:	2501      	movs	r5, #1
 8018b16:	426d      	negs	r5, r5
 8018b18:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8018b1a:	07db      	lsls	r3, r3, #31
 8018b1c:	d405      	bmi.n	8018b2a <_puts_r+0x6a>
 8018b1e:	89a3      	ldrh	r3, [r4, #12]
 8018b20:	059b      	lsls	r3, r3, #22
 8018b22:	d402      	bmi.n	8018b2a <_puts_r+0x6a>
 8018b24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018b26:	f000 fb35 	bl	8019194 <__retarget_lock_release_recursive>
 8018b2a:	0028      	movs	r0, r5
 8018b2c:	bd70      	pop	{r4, r5, r6, pc}
 8018b2e:	4b1b      	ldr	r3, [pc, #108]	; (8018b9c <_puts_r+0xdc>)
 8018b30:	429c      	cmp	r4, r3
 8018b32:	d101      	bne.n	8018b38 <_puts_r+0x78>
 8018b34:	68ac      	ldr	r4, [r5, #8]
 8018b36:	e7d8      	b.n	8018aea <_puts_r+0x2a>
 8018b38:	4b19      	ldr	r3, [pc, #100]	; (8018ba0 <_puts_r+0xe0>)
 8018b3a:	429c      	cmp	r4, r3
 8018b3c:	d1d5      	bne.n	8018aea <_puts_r+0x2a>
 8018b3e:	68ec      	ldr	r4, [r5, #12]
 8018b40:	e7d3      	b.n	8018aea <_puts_r+0x2a>
 8018b42:	3601      	adds	r6, #1
 8018b44:	60a3      	str	r3, [r4, #8]
 8018b46:	2b00      	cmp	r3, #0
 8018b48:	da04      	bge.n	8018b54 <_puts_r+0x94>
 8018b4a:	69a2      	ldr	r2, [r4, #24]
 8018b4c:	429a      	cmp	r2, r3
 8018b4e:	dc16      	bgt.n	8018b7e <_puts_r+0xbe>
 8018b50:	290a      	cmp	r1, #10
 8018b52:	d014      	beq.n	8018b7e <_puts_r+0xbe>
 8018b54:	6823      	ldr	r3, [r4, #0]
 8018b56:	1c5a      	adds	r2, r3, #1
 8018b58:	6022      	str	r2, [r4, #0]
 8018b5a:	7019      	strb	r1, [r3, #0]
 8018b5c:	68a3      	ldr	r3, [r4, #8]
 8018b5e:	7831      	ldrb	r1, [r6, #0]
 8018b60:	3b01      	subs	r3, #1
 8018b62:	2900      	cmp	r1, #0
 8018b64:	d1ed      	bne.n	8018b42 <_puts_r+0x82>
 8018b66:	60a3      	str	r3, [r4, #8]
 8018b68:	2b00      	cmp	r3, #0
 8018b6a:	da0f      	bge.n	8018b8c <_puts_r+0xcc>
 8018b6c:	0028      	movs	r0, r5
 8018b6e:	0022      	movs	r2, r4
 8018b70:	310a      	adds	r1, #10
 8018b72:	f000 f871 	bl	8018c58 <__swbuf_r>
 8018b76:	250a      	movs	r5, #10
 8018b78:	1c43      	adds	r3, r0, #1
 8018b7a:	d1cd      	bne.n	8018b18 <_puts_r+0x58>
 8018b7c:	e7ca      	b.n	8018b14 <_puts_r+0x54>
 8018b7e:	0022      	movs	r2, r4
 8018b80:	0028      	movs	r0, r5
 8018b82:	f000 f869 	bl	8018c58 <__swbuf_r>
 8018b86:	1c43      	adds	r3, r0, #1
 8018b88:	d1e8      	bne.n	8018b5c <_puts_r+0x9c>
 8018b8a:	e7c3      	b.n	8018b14 <_puts_r+0x54>
 8018b8c:	250a      	movs	r5, #10
 8018b8e:	6823      	ldr	r3, [r4, #0]
 8018b90:	1c5a      	adds	r2, r3, #1
 8018b92:	6022      	str	r2, [r4, #0]
 8018b94:	701d      	strb	r5, [r3, #0]
 8018b96:	e7bf      	b.n	8018b18 <_puts_r+0x58>
 8018b98:	0801a6c8 	.word	0x0801a6c8
 8018b9c:	0801a6e8 	.word	0x0801a6e8
 8018ba0:	0801a6a8 	.word	0x0801a6a8

08018ba4 <puts>:
 8018ba4:	b510      	push	{r4, lr}
 8018ba6:	4b03      	ldr	r3, [pc, #12]	; (8018bb4 <puts+0x10>)
 8018ba8:	0001      	movs	r1, r0
 8018baa:	6818      	ldr	r0, [r3, #0]
 8018bac:	f7ff ff88 	bl	8018ac0 <_puts_r>
 8018bb0:	bd10      	pop	{r4, pc}
 8018bb2:	46c0      	nop			; (mov r8, r8)
 8018bb4:	200008b4 	.word	0x200008b4

08018bb8 <_sbrk_r>:
 8018bb8:	2300      	movs	r3, #0
 8018bba:	b570      	push	{r4, r5, r6, lr}
 8018bbc:	4d06      	ldr	r5, [pc, #24]	; (8018bd8 <_sbrk_r+0x20>)
 8018bbe:	0004      	movs	r4, r0
 8018bc0:	0008      	movs	r0, r1
 8018bc2:	602b      	str	r3, [r5, #0]
 8018bc4:	f000 fed6 	bl	8019974 <_sbrk>
 8018bc8:	1c43      	adds	r3, r0, #1
 8018bca:	d103      	bne.n	8018bd4 <_sbrk_r+0x1c>
 8018bcc:	682b      	ldr	r3, [r5, #0]
 8018bce:	2b00      	cmp	r3, #0
 8018bd0:	d000      	beq.n	8018bd4 <_sbrk_r+0x1c>
 8018bd2:	6023      	str	r3, [r4, #0]
 8018bd4:	bd70      	pop	{r4, r5, r6, pc}
 8018bd6:	46c0      	nop			; (mov r8, r8)
 8018bd8:	200013e4 	.word	0x200013e4

08018bdc <siprintf>:
 8018bdc:	b40e      	push	{r1, r2, r3}
 8018bde:	b500      	push	{lr}
 8018be0:	490b      	ldr	r1, [pc, #44]	; (8018c10 <siprintf+0x34>)
 8018be2:	b09c      	sub	sp, #112	; 0x70
 8018be4:	ab1d      	add	r3, sp, #116	; 0x74
 8018be6:	9002      	str	r0, [sp, #8]
 8018be8:	9006      	str	r0, [sp, #24]
 8018bea:	9107      	str	r1, [sp, #28]
 8018bec:	9104      	str	r1, [sp, #16]
 8018bee:	4809      	ldr	r0, [pc, #36]	; (8018c14 <siprintf+0x38>)
 8018bf0:	4909      	ldr	r1, [pc, #36]	; (8018c18 <siprintf+0x3c>)
 8018bf2:	cb04      	ldmia	r3!, {r2}
 8018bf4:	9105      	str	r1, [sp, #20]
 8018bf6:	6800      	ldr	r0, [r0, #0]
 8018bf8:	a902      	add	r1, sp, #8
 8018bfa:	9301      	str	r3, [sp, #4]
 8018bfc:	f000 fbe4 	bl	80193c8 <_svfiprintf_r>
 8018c00:	2300      	movs	r3, #0
 8018c02:	9a02      	ldr	r2, [sp, #8]
 8018c04:	7013      	strb	r3, [r2, #0]
 8018c06:	b01c      	add	sp, #112	; 0x70
 8018c08:	bc08      	pop	{r3}
 8018c0a:	b003      	add	sp, #12
 8018c0c:	4718      	bx	r3
 8018c0e:	46c0      	nop			; (mov r8, r8)
 8018c10:	7fffffff 	.word	0x7fffffff
 8018c14:	200008b4 	.word	0x200008b4
 8018c18:	ffff0208 	.word	0xffff0208

08018c1c <strcpy>:
 8018c1c:	0003      	movs	r3, r0
 8018c1e:	780a      	ldrb	r2, [r1, #0]
 8018c20:	3101      	adds	r1, #1
 8018c22:	701a      	strb	r2, [r3, #0]
 8018c24:	3301      	adds	r3, #1
 8018c26:	2a00      	cmp	r2, #0
 8018c28:	d1f9      	bne.n	8018c1e <strcpy+0x2>
 8018c2a:	4770      	bx	lr

08018c2c <strstr>:
 8018c2c:	780a      	ldrb	r2, [r1, #0]
 8018c2e:	b530      	push	{r4, r5, lr}
 8018c30:	2a00      	cmp	r2, #0
 8018c32:	d10c      	bne.n	8018c4e <strstr+0x22>
 8018c34:	bd30      	pop	{r4, r5, pc}
 8018c36:	429a      	cmp	r2, r3
 8018c38:	d108      	bne.n	8018c4c <strstr+0x20>
 8018c3a:	2301      	movs	r3, #1
 8018c3c:	5ccc      	ldrb	r4, [r1, r3]
 8018c3e:	2c00      	cmp	r4, #0
 8018c40:	d0f8      	beq.n	8018c34 <strstr+0x8>
 8018c42:	5cc5      	ldrb	r5, [r0, r3]
 8018c44:	42a5      	cmp	r5, r4
 8018c46:	d101      	bne.n	8018c4c <strstr+0x20>
 8018c48:	3301      	adds	r3, #1
 8018c4a:	e7f7      	b.n	8018c3c <strstr+0x10>
 8018c4c:	3001      	adds	r0, #1
 8018c4e:	7803      	ldrb	r3, [r0, #0]
 8018c50:	2b00      	cmp	r3, #0
 8018c52:	d1f0      	bne.n	8018c36 <strstr+0xa>
 8018c54:	0018      	movs	r0, r3
 8018c56:	e7ed      	b.n	8018c34 <strstr+0x8>

08018c58 <__swbuf_r>:
 8018c58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018c5a:	0005      	movs	r5, r0
 8018c5c:	000e      	movs	r6, r1
 8018c5e:	0014      	movs	r4, r2
 8018c60:	2800      	cmp	r0, #0
 8018c62:	d004      	beq.n	8018c6e <__swbuf_r+0x16>
 8018c64:	6983      	ldr	r3, [r0, #24]
 8018c66:	2b00      	cmp	r3, #0
 8018c68:	d101      	bne.n	8018c6e <__swbuf_r+0x16>
 8018c6a:	f000 f9f1 	bl	8019050 <__sinit>
 8018c6e:	4b22      	ldr	r3, [pc, #136]	; (8018cf8 <__swbuf_r+0xa0>)
 8018c70:	429c      	cmp	r4, r3
 8018c72:	d12e      	bne.n	8018cd2 <__swbuf_r+0x7a>
 8018c74:	686c      	ldr	r4, [r5, #4]
 8018c76:	69a3      	ldr	r3, [r4, #24]
 8018c78:	60a3      	str	r3, [r4, #8]
 8018c7a:	89a3      	ldrh	r3, [r4, #12]
 8018c7c:	071b      	lsls	r3, r3, #28
 8018c7e:	d532      	bpl.n	8018ce6 <__swbuf_r+0x8e>
 8018c80:	6923      	ldr	r3, [r4, #16]
 8018c82:	2b00      	cmp	r3, #0
 8018c84:	d02f      	beq.n	8018ce6 <__swbuf_r+0x8e>
 8018c86:	6823      	ldr	r3, [r4, #0]
 8018c88:	6922      	ldr	r2, [r4, #16]
 8018c8a:	b2f7      	uxtb	r7, r6
 8018c8c:	1a98      	subs	r0, r3, r2
 8018c8e:	6963      	ldr	r3, [r4, #20]
 8018c90:	b2f6      	uxtb	r6, r6
 8018c92:	4283      	cmp	r3, r0
 8018c94:	dc05      	bgt.n	8018ca2 <__swbuf_r+0x4a>
 8018c96:	0021      	movs	r1, r4
 8018c98:	0028      	movs	r0, r5
 8018c9a:	f000 f937 	bl	8018f0c <_fflush_r>
 8018c9e:	2800      	cmp	r0, #0
 8018ca0:	d127      	bne.n	8018cf2 <__swbuf_r+0x9a>
 8018ca2:	68a3      	ldr	r3, [r4, #8]
 8018ca4:	3001      	adds	r0, #1
 8018ca6:	3b01      	subs	r3, #1
 8018ca8:	60a3      	str	r3, [r4, #8]
 8018caa:	6823      	ldr	r3, [r4, #0]
 8018cac:	1c5a      	adds	r2, r3, #1
 8018cae:	6022      	str	r2, [r4, #0]
 8018cb0:	701f      	strb	r7, [r3, #0]
 8018cb2:	6963      	ldr	r3, [r4, #20]
 8018cb4:	4283      	cmp	r3, r0
 8018cb6:	d004      	beq.n	8018cc2 <__swbuf_r+0x6a>
 8018cb8:	89a3      	ldrh	r3, [r4, #12]
 8018cba:	07db      	lsls	r3, r3, #31
 8018cbc:	d507      	bpl.n	8018cce <__swbuf_r+0x76>
 8018cbe:	2e0a      	cmp	r6, #10
 8018cc0:	d105      	bne.n	8018cce <__swbuf_r+0x76>
 8018cc2:	0021      	movs	r1, r4
 8018cc4:	0028      	movs	r0, r5
 8018cc6:	f000 f921 	bl	8018f0c <_fflush_r>
 8018cca:	2800      	cmp	r0, #0
 8018ccc:	d111      	bne.n	8018cf2 <__swbuf_r+0x9a>
 8018cce:	0030      	movs	r0, r6
 8018cd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018cd2:	4b0a      	ldr	r3, [pc, #40]	; (8018cfc <__swbuf_r+0xa4>)
 8018cd4:	429c      	cmp	r4, r3
 8018cd6:	d101      	bne.n	8018cdc <__swbuf_r+0x84>
 8018cd8:	68ac      	ldr	r4, [r5, #8]
 8018cda:	e7cc      	b.n	8018c76 <__swbuf_r+0x1e>
 8018cdc:	4b08      	ldr	r3, [pc, #32]	; (8018d00 <__swbuf_r+0xa8>)
 8018cde:	429c      	cmp	r4, r3
 8018ce0:	d1c9      	bne.n	8018c76 <__swbuf_r+0x1e>
 8018ce2:	68ec      	ldr	r4, [r5, #12]
 8018ce4:	e7c7      	b.n	8018c76 <__swbuf_r+0x1e>
 8018ce6:	0021      	movs	r1, r4
 8018ce8:	0028      	movs	r0, r5
 8018cea:	f000 f80b 	bl	8018d04 <__swsetup_r>
 8018cee:	2800      	cmp	r0, #0
 8018cf0:	d0c9      	beq.n	8018c86 <__swbuf_r+0x2e>
 8018cf2:	2601      	movs	r6, #1
 8018cf4:	4276      	negs	r6, r6
 8018cf6:	e7ea      	b.n	8018cce <__swbuf_r+0x76>
 8018cf8:	0801a6c8 	.word	0x0801a6c8
 8018cfc:	0801a6e8 	.word	0x0801a6e8
 8018d00:	0801a6a8 	.word	0x0801a6a8

08018d04 <__swsetup_r>:
 8018d04:	4b37      	ldr	r3, [pc, #220]	; (8018de4 <__swsetup_r+0xe0>)
 8018d06:	b570      	push	{r4, r5, r6, lr}
 8018d08:	681d      	ldr	r5, [r3, #0]
 8018d0a:	0006      	movs	r6, r0
 8018d0c:	000c      	movs	r4, r1
 8018d0e:	2d00      	cmp	r5, #0
 8018d10:	d005      	beq.n	8018d1e <__swsetup_r+0x1a>
 8018d12:	69ab      	ldr	r3, [r5, #24]
 8018d14:	2b00      	cmp	r3, #0
 8018d16:	d102      	bne.n	8018d1e <__swsetup_r+0x1a>
 8018d18:	0028      	movs	r0, r5
 8018d1a:	f000 f999 	bl	8019050 <__sinit>
 8018d1e:	4b32      	ldr	r3, [pc, #200]	; (8018de8 <__swsetup_r+0xe4>)
 8018d20:	429c      	cmp	r4, r3
 8018d22:	d10f      	bne.n	8018d44 <__swsetup_r+0x40>
 8018d24:	686c      	ldr	r4, [r5, #4]
 8018d26:	230c      	movs	r3, #12
 8018d28:	5ee2      	ldrsh	r2, [r4, r3]
 8018d2a:	b293      	uxth	r3, r2
 8018d2c:	0711      	lsls	r1, r2, #28
 8018d2e:	d42d      	bmi.n	8018d8c <__swsetup_r+0x88>
 8018d30:	06d9      	lsls	r1, r3, #27
 8018d32:	d411      	bmi.n	8018d58 <__swsetup_r+0x54>
 8018d34:	2309      	movs	r3, #9
 8018d36:	2001      	movs	r0, #1
 8018d38:	6033      	str	r3, [r6, #0]
 8018d3a:	3337      	adds	r3, #55	; 0x37
 8018d3c:	4313      	orrs	r3, r2
 8018d3e:	81a3      	strh	r3, [r4, #12]
 8018d40:	4240      	negs	r0, r0
 8018d42:	bd70      	pop	{r4, r5, r6, pc}
 8018d44:	4b29      	ldr	r3, [pc, #164]	; (8018dec <__swsetup_r+0xe8>)
 8018d46:	429c      	cmp	r4, r3
 8018d48:	d101      	bne.n	8018d4e <__swsetup_r+0x4a>
 8018d4a:	68ac      	ldr	r4, [r5, #8]
 8018d4c:	e7eb      	b.n	8018d26 <__swsetup_r+0x22>
 8018d4e:	4b28      	ldr	r3, [pc, #160]	; (8018df0 <__swsetup_r+0xec>)
 8018d50:	429c      	cmp	r4, r3
 8018d52:	d1e8      	bne.n	8018d26 <__swsetup_r+0x22>
 8018d54:	68ec      	ldr	r4, [r5, #12]
 8018d56:	e7e6      	b.n	8018d26 <__swsetup_r+0x22>
 8018d58:	075b      	lsls	r3, r3, #29
 8018d5a:	d513      	bpl.n	8018d84 <__swsetup_r+0x80>
 8018d5c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8018d5e:	2900      	cmp	r1, #0
 8018d60:	d008      	beq.n	8018d74 <__swsetup_r+0x70>
 8018d62:	0023      	movs	r3, r4
 8018d64:	3344      	adds	r3, #68	; 0x44
 8018d66:	4299      	cmp	r1, r3
 8018d68:	d002      	beq.n	8018d70 <__swsetup_r+0x6c>
 8018d6a:	0030      	movs	r0, r6
 8018d6c:	f7ff fb02 	bl	8018374 <_free_r>
 8018d70:	2300      	movs	r3, #0
 8018d72:	6363      	str	r3, [r4, #52]	; 0x34
 8018d74:	2224      	movs	r2, #36	; 0x24
 8018d76:	89a3      	ldrh	r3, [r4, #12]
 8018d78:	4393      	bics	r3, r2
 8018d7a:	81a3      	strh	r3, [r4, #12]
 8018d7c:	2300      	movs	r3, #0
 8018d7e:	6063      	str	r3, [r4, #4]
 8018d80:	6923      	ldr	r3, [r4, #16]
 8018d82:	6023      	str	r3, [r4, #0]
 8018d84:	2308      	movs	r3, #8
 8018d86:	89a2      	ldrh	r2, [r4, #12]
 8018d88:	4313      	orrs	r3, r2
 8018d8a:	81a3      	strh	r3, [r4, #12]
 8018d8c:	6923      	ldr	r3, [r4, #16]
 8018d8e:	2b00      	cmp	r3, #0
 8018d90:	d10b      	bne.n	8018daa <__swsetup_r+0xa6>
 8018d92:	21a0      	movs	r1, #160	; 0xa0
 8018d94:	2280      	movs	r2, #128	; 0x80
 8018d96:	89a3      	ldrh	r3, [r4, #12]
 8018d98:	0089      	lsls	r1, r1, #2
 8018d9a:	0092      	lsls	r2, r2, #2
 8018d9c:	400b      	ands	r3, r1
 8018d9e:	4293      	cmp	r3, r2
 8018da0:	d003      	beq.n	8018daa <__swsetup_r+0xa6>
 8018da2:	0021      	movs	r1, r4
 8018da4:	0030      	movs	r0, r6
 8018da6:	f000 fa1f 	bl	80191e8 <__smakebuf_r>
 8018daa:	220c      	movs	r2, #12
 8018dac:	5ea3      	ldrsh	r3, [r4, r2]
 8018dae:	2001      	movs	r0, #1
 8018db0:	001a      	movs	r2, r3
 8018db2:	b299      	uxth	r1, r3
 8018db4:	4002      	ands	r2, r0
 8018db6:	4203      	tst	r3, r0
 8018db8:	d00f      	beq.n	8018dda <__swsetup_r+0xd6>
 8018dba:	2200      	movs	r2, #0
 8018dbc:	60a2      	str	r2, [r4, #8]
 8018dbe:	6962      	ldr	r2, [r4, #20]
 8018dc0:	4252      	negs	r2, r2
 8018dc2:	61a2      	str	r2, [r4, #24]
 8018dc4:	2000      	movs	r0, #0
 8018dc6:	6922      	ldr	r2, [r4, #16]
 8018dc8:	4282      	cmp	r2, r0
 8018dca:	d1ba      	bne.n	8018d42 <__swsetup_r+0x3e>
 8018dcc:	060a      	lsls	r2, r1, #24
 8018dce:	d5b8      	bpl.n	8018d42 <__swsetup_r+0x3e>
 8018dd0:	2240      	movs	r2, #64	; 0x40
 8018dd2:	4313      	orrs	r3, r2
 8018dd4:	81a3      	strh	r3, [r4, #12]
 8018dd6:	3801      	subs	r0, #1
 8018dd8:	e7b3      	b.n	8018d42 <__swsetup_r+0x3e>
 8018dda:	0788      	lsls	r0, r1, #30
 8018ddc:	d400      	bmi.n	8018de0 <__swsetup_r+0xdc>
 8018dde:	6962      	ldr	r2, [r4, #20]
 8018de0:	60a2      	str	r2, [r4, #8]
 8018de2:	e7ef      	b.n	8018dc4 <__swsetup_r+0xc0>
 8018de4:	200008b4 	.word	0x200008b4
 8018de8:	0801a6c8 	.word	0x0801a6c8
 8018dec:	0801a6e8 	.word	0x0801a6e8
 8018df0:	0801a6a8 	.word	0x0801a6a8

08018df4 <__sflush_r>:
 8018df4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8018df6:	898b      	ldrh	r3, [r1, #12]
 8018df8:	0005      	movs	r5, r0
 8018dfa:	000c      	movs	r4, r1
 8018dfc:	071a      	lsls	r2, r3, #28
 8018dfe:	d45f      	bmi.n	8018ec0 <__sflush_r+0xcc>
 8018e00:	684a      	ldr	r2, [r1, #4]
 8018e02:	2a00      	cmp	r2, #0
 8018e04:	dc04      	bgt.n	8018e10 <__sflush_r+0x1c>
 8018e06:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8018e08:	2a00      	cmp	r2, #0
 8018e0a:	dc01      	bgt.n	8018e10 <__sflush_r+0x1c>
 8018e0c:	2000      	movs	r0, #0
 8018e0e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8018e10:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8018e12:	2f00      	cmp	r7, #0
 8018e14:	d0fa      	beq.n	8018e0c <__sflush_r+0x18>
 8018e16:	2200      	movs	r2, #0
 8018e18:	2180      	movs	r1, #128	; 0x80
 8018e1a:	682e      	ldr	r6, [r5, #0]
 8018e1c:	602a      	str	r2, [r5, #0]
 8018e1e:	001a      	movs	r2, r3
 8018e20:	0149      	lsls	r1, r1, #5
 8018e22:	400a      	ands	r2, r1
 8018e24:	420b      	tst	r3, r1
 8018e26:	d034      	beq.n	8018e92 <__sflush_r+0x9e>
 8018e28:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8018e2a:	89a3      	ldrh	r3, [r4, #12]
 8018e2c:	075b      	lsls	r3, r3, #29
 8018e2e:	d506      	bpl.n	8018e3e <__sflush_r+0x4a>
 8018e30:	6863      	ldr	r3, [r4, #4]
 8018e32:	1ac0      	subs	r0, r0, r3
 8018e34:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8018e36:	2b00      	cmp	r3, #0
 8018e38:	d001      	beq.n	8018e3e <__sflush_r+0x4a>
 8018e3a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8018e3c:	1ac0      	subs	r0, r0, r3
 8018e3e:	0002      	movs	r2, r0
 8018e40:	6a21      	ldr	r1, [r4, #32]
 8018e42:	2300      	movs	r3, #0
 8018e44:	0028      	movs	r0, r5
 8018e46:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8018e48:	47b8      	blx	r7
 8018e4a:	89a1      	ldrh	r1, [r4, #12]
 8018e4c:	1c43      	adds	r3, r0, #1
 8018e4e:	d106      	bne.n	8018e5e <__sflush_r+0x6a>
 8018e50:	682b      	ldr	r3, [r5, #0]
 8018e52:	2b1d      	cmp	r3, #29
 8018e54:	d831      	bhi.n	8018eba <__sflush_r+0xc6>
 8018e56:	4a2c      	ldr	r2, [pc, #176]	; (8018f08 <__sflush_r+0x114>)
 8018e58:	40da      	lsrs	r2, r3
 8018e5a:	07d3      	lsls	r3, r2, #31
 8018e5c:	d52d      	bpl.n	8018eba <__sflush_r+0xc6>
 8018e5e:	2300      	movs	r3, #0
 8018e60:	6063      	str	r3, [r4, #4]
 8018e62:	6923      	ldr	r3, [r4, #16]
 8018e64:	6023      	str	r3, [r4, #0]
 8018e66:	04cb      	lsls	r3, r1, #19
 8018e68:	d505      	bpl.n	8018e76 <__sflush_r+0x82>
 8018e6a:	1c43      	adds	r3, r0, #1
 8018e6c:	d102      	bne.n	8018e74 <__sflush_r+0x80>
 8018e6e:	682b      	ldr	r3, [r5, #0]
 8018e70:	2b00      	cmp	r3, #0
 8018e72:	d100      	bne.n	8018e76 <__sflush_r+0x82>
 8018e74:	6560      	str	r0, [r4, #84]	; 0x54
 8018e76:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8018e78:	602e      	str	r6, [r5, #0]
 8018e7a:	2900      	cmp	r1, #0
 8018e7c:	d0c6      	beq.n	8018e0c <__sflush_r+0x18>
 8018e7e:	0023      	movs	r3, r4
 8018e80:	3344      	adds	r3, #68	; 0x44
 8018e82:	4299      	cmp	r1, r3
 8018e84:	d002      	beq.n	8018e8c <__sflush_r+0x98>
 8018e86:	0028      	movs	r0, r5
 8018e88:	f7ff fa74 	bl	8018374 <_free_r>
 8018e8c:	2000      	movs	r0, #0
 8018e8e:	6360      	str	r0, [r4, #52]	; 0x34
 8018e90:	e7bd      	b.n	8018e0e <__sflush_r+0x1a>
 8018e92:	2301      	movs	r3, #1
 8018e94:	0028      	movs	r0, r5
 8018e96:	6a21      	ldr	r1, [r4, #32]
 8018e98:	47b8      	blx	r7
 8018e9a:	1c43      	adds	r3, r0, #1
 8018e9c:	d1c5      	bne.n	8018e2a <__sflush_r+0x36>
 8018e9e:	682b      	ldr	r3, [r5, #0]
 8018ea0:	2b00      	cmp	r3, #0
 8018ea2:	d0c2      	beq.n	8018e2a <__sflush_r+0x36>
 8018ea4:	2b1d      	cmp	r3, #29
 8018ea6:	d001      	beq.n	8018eac <__sflush_r+0xb8>
 8018ea8:	2b16      	cmp	r3, #22
 8018eaa:	d101      	bne.n	8018eb0 <__sflush_r+0xbc>
 8018eac:	602e      	str	r6, [r5, #0]
 8018eae:	e7ad      	b.n	8018e0c <__sflush_r+0x18>
 8018eb0:	2340      	movs	r3, #64	; 0x40
 8018eb2:	89a2      	ldrh	r2, [r4, #12]
 8018eb4:	4313      	orrs	r3, r2
 8018eb6:	81a3      	strh	r3, [r4, #12]
 8018eb8:	e7a9      	b.n	8018e0e <__sflush_r+0x1a>
 8018eba:	2340      	movs	r3, #64	; 0x40
 8018ebc:	430b      	orrs	r3, r1
 8018ebe:	e7fa      	b.n	8018eb6 <__sflush_r+0xc2>
 8018ec0:	690f      	ldr	r7, [r1, #16]
 8018ec2:	2f00      	cmp	r7, #0
 8018ec4:	d0a2      	beq.n	8018e0c <__sflush_r+0x18>
 8018ec6:	680a      	ldr	r2, [r1, #0]
 8018ec8:	600f      	str	r7, [r1, #0]
 8018eca:	1bd2      	subs	r2, r2, r7
 8018ecc:	9201      	str	r2, [sp, #4]
 8018ece:	2200      	movs	r2, #0
 8018ed0:	079b      	lsls	r3, r3, #30
 8018ed2:	d100      	bne.n	8018ed6 <__sflush_r+0xe2>
 8018ed4:	694a      	ldr	r2, [r1, #20]
 8018ed6:	60a2      	str	r2, [r4, #8]
 8018ed8:	9b01      	ldr	r3, [sp, #4]
 8018eda:	2b00      	cmp	r3, #0
 8018edc:	dc00      	bgt.n	8018ee0 <__sflush_r+0xec>
 8018ede:	e795      	b.n	8018e0c <__sflush_r+0x18>
 8018ee0:	003a      	movs	r2, r7
 8018ee2:	0028      	movs	r0, r5
 8018ee4:	9b01      	ldr	r3, [sp, #4]
 8018ee6:	6a21      	ldr	r1, [r4, #32]
 8018ee8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8018eea:	47b0      	blx	r6
 8018eec:	2800      	cmp	r0, #0
 8018eee:	dc06      	bgt.n	8018efe <__sflush_r+0x10a>
 8018ef0:	2340      	movs	r3, #64	; 0x40
 8018ef2:	2001      	movs	r0, #1
 8018ef4:	89a2      	ldrh	r2, [r4, #12]
 8018ef6:	4240      	negs	r0, r0
 8018ef8:	4313      	orrs	r3, r2
 8018efa:	81a3      	strh	r3, [r4, #12]
 8018efc:	e787      	b.n	8018e0e <__sflush_r+0x1a>
 8018efe:	9b01      	ldr	r3, [sp, #4]
 8018f00:	183f      	adds	r7, r7, r0
 8018f02:	1a1b      	subs	r3, r3, r0
 8018f04:	9301      	str	r3, [sp, #4]
 8018f06:	e7e7      	b.n	8018ed8 <__sflush_r+0xe4>
 8018f08:	20400001 	.word	0x20400001

08018f0c <_fflush_r>:
 8018f0c:	690b      	ldr	r3, [r1, #16]
 8018f0e:	b570      	push	{r4, r5, r6, lr}
 8018f10:	0005      	movs	r5, r0
 8018f12:	000c      	movs	r4, r1
 8018f14:	2b00      	cmp	r3, #0
 8018f16:	d102      	bne.n	8018f1e <_fflush_r+0x12>
 8018f18:	2500      	movs	r5, #0
 8018f1a:	0028      	movs	r0, r5
 8018f1c:	bd70      	pop	{r4, r5, r6, pc}
 8018f1e:	2800      	cmp	r0, #0
 8018f20:	d004      	beq.n	8018f2c <_fflush_r+0x20>
 8018f22:	6983      	ldr	r3, [r0, #24]
 8018f24:	2b00      	cmp	r3, #0
 8018f26:	d101      	bne.n	8018f2c <_fflush_r+0x20>
 8018f28:	f000 f892 	bl	8019050 <__sinit>
 8018f2c:	4b14      	ldr	r3, [pc, #80]	; (8018f80 <_fflush_r+0x74>)
 8018f2e:	429c      	cmp	r4, r3
 8018f30:	d11b      	bne.n	8018f6a <_fflush_r+0x5e>
 8018f32:	686c      	ldr	r4, [r5, #4]
 8018f34:	220c      	movs	r2, #12
 8018f36:	5ea3      	ldrsh	r3, [r4, r2]
 8018f38:	2b00      	cmp	r3, #0
 8018f3a:	d0ed      	beq.n	8018f18 <_fflush_r+0xc>
 8018f3c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8018f3e:	07d2      	lsls	r2, r2, #31
 8018f40:	d404      	bmi.n	8018f4c <_fflush_r+0x40>
 8018f42:	059b      	lsls	r3, r3, #22
 8018f44:	d402      	bmi.n	8018f4c <_fflush_r+0x40>
 8018f46:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018f48:	f000 f923 	bl	8019192 <__retarget_lock_acquire_recursive>
 8018f4c:	0028      	movs	r0, r5
 8018f4e:	0021      	movs	r1, r4
 8018f50:	f7ff ff50 	bl	8018df4 <__sflush_r>
 8018f54:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8018f56:	0005      	movs	r5, r0
 8018f58:	07db      	lsls	r3, r3, #31
 8018f5a:	d4de      	bmi.n	8018f1a <_fflush_r+0xe>
 8018f5c:	89a3      	ldrh	r3, [r4, #12]
 8018f5e:	059b      	lsls	r3, r3, #22
 8018f60:	d4db      	bmi.n	8018f1a <_fflush_r+0xe>
 8018f62:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018f64:	f000 f916 	bl	8019194 <__retarget_lock_release_recursive>
 8018f68:	e7d7      	b.n	8018f1a <_fflush_r+0xe>
 8018f6a:	4b06      	ldr	r3, [pc, #24]	; (8018f84 <_fflush_r+0x78>)
 8018f6c:	429c      	cmp	r4, r3
 8018f6e:	d101      	bne.n	8018f74 <_fflush_r+0x68>
 8018f70:	68ac      	ldr	r4, [r5, #8]
 8018f72:	e7df      	b.n	8018f34 <_fflush_r+0x28>
 8018f74:	4b04      	ldr	r3, [pc, #16]	; (8018f88 <_fflush_r+0x7c>)
 8018f76:	429c      	cmp	r4, r3
 8018f78:	d1dc      	bne.n	8018f34 <_fflush_r+0x28>
 8018f7a:	68ec      	ldr	r4, [r5, #12]
 8018f7c:	e7da      	b.n	8018f34 <_fflush_r+0x28>
 8018f7e:	46c0      	nop			; (mov r8, r8)
 8018f80:	0801a6c8 	.word	0x0801a6c8
 8018f84:	0801a6e8 	.word	0x0801a6e8
 8018f88:	0801a6a8 	.word	0x0801a6a8

08018f8c <std>:
 8018f8c:	2300      	movs	r3, #0
 8018f8e:	b510      	push	{r4, lr}
 8018f90:	0004      	movs	r4, r0
 8018f92:	6003      	str	r3, [r0, #0]
 8018f94:	6043      	str	r3, [r0, #4]
 8018f96:	6083      	str	r3, [r0, #8]
 8018f98:	8181      	strh	r1, [r0, #12]
 8018f9a:	6643      	str	r3, [r0, #100]	; 0x64
 8018f9c:	0019      	movs	r1, r3
 8018f9e:	81c2      	strh	r2, [r0, #14]
 8018fa0:	6103      	str	r3, [r0, #16]
 8018fa2:	6143      	str	r3, [r0, #20]
 8018fa4:	6183      	str	r3, [r0, #24]
 8018fa6:	2208      	movs	r2, #8
 8018fa8:	305c      	adds	r0, #92	; 0x5c
 8018faa:	f7ff f9db 	bl	8018364 <memset>
 8018fae:	4b05      	ldr	r3, [pc, #20]	; (8018fc4 <std+0x38>)
 8018fb0:	6263      	str	r3, [r4, #36]	; 0x24
 8018fb2:	4b05      	ldr	r3, [pc, #20]	; (8018fc8 <std+0x3c>)
 8018fb4:	6224      	str	r4, [r4, #32]
 8018fb6:	62a3      	str	r3, [r4, #40]	; 0x28
 8018fb8:	4b04      	ldr	r3, [pc, #16]	; (8018fcc <std+0x40>)
 8018fba:	62e3      	str	r3, [r4, #44]	; 0x2c
 8018fbc:	4b04      	ldr	r3, [pc, #16]	; (8018fd0 <std+0x44>)
 8018fbe:	6323      	str	r3, [r4, #48]	; 0x30
 8018fc0:	bd10      	pop	{r4, pc}
 8018fc2:	46c0      	nop			; (mov r8, r8)
 8018fc4:	080195c9 	.word	0x080195c9
 8018fc8:	080195f1 	.word	0x080195f1
 8018fcc:	08019629 	.word	0x08019629
 8018fd0:	08019655 	.word	0x08019655

08018fd4 <_cleanup_r>:
 8018fd4:	b510      	push	{r4, lr}
 8018fd6:	4902      	ldr	r1, [pc, #8]	; (8018fe0 <_cleanup_r+0xc>)
 8018fd8:	f000 f8ba 	bl	8019150 <_fwalk_reent>
 8018fdc:	bd10      	pop	{r4, pc}
 8018fde:	46c0      	nop			; (mov r8, r8)
 8018fe0:	08018f0d 	.word	0x08018f0d

08018fe4 <__sfmoreglue>:
 8018fe4:	b570      	push	{r4, r5, r6, lr}
 8018fe6:	2568      	movs	r5, #104	; 0x68
 8018fe8:	1e4a      	subs	r2, r1, #1
 8018fea:	4355      	muls	r5, r2
 8018fec:	000e      	movs	r6, r1
 8018fee:	0029      	movs	r1, r5
 8018ff0:	3174      	adds	r1, #116	; 0x74
 8018ff2:	f7ff fa09 	bl	8018408 <_malloc_r>
 8018ff6:	1e04      	subs	r4, r0, #0
 8018ff8:	d008      	beq.n	801900c <__sfmoreglue+0x28>
 8018ffa:	2100      	movs	r1, #0
 8018ffc:	002a      	movs	r2, r5
 8018ffe:	6001      	str	r1, [r0, #0]
 8019000:	6046      	str	r6, [r0, #4]
 8019002:	300c      	adds	r0, #12
 8019004:	60a0      	str	r0, [r4, #8]
 8019006:	3268      	adds	r2, #104	; 0x68
 8019008:	f7ff f9ac 	bl	8018364 <memset>
 801900c:	0020      	movs	r0, r4
 801900e:	bd70      	pop	{r4, r5, r6, pc}

08019010 <__sfp_lock_acquire>:
 8019010:	b510      	push	{r4, lr}
 8019012:	4802      	ldr	r0, [pc, #8]	; (801901c <__sfp_lock_acquire+0xc>)
 8019014:	f000 f8bd 	bl	8019192 <__retarget_lock_acquire_recursive>
 8019018:	bd10      	pop	{r4, pc}
 801901a:	46c0      	nop			; (mov r8, r8)
 801901c:	200013e0 	.word	0x200013e0

08019020 <__sfp_lock_release>:
 8019020:	b510      	push	{r4, lr}
 8019022:	4802      	ldr	r0, [pc, #8]	; (801902c <__sfp_lock_release+0xc>)
 8019024:	f000 f8b6 	bl	8019194 <__retarget_lock_release_recursive>
 8019028:	bd10      	pop	{r4, pc}
 801902a:	46c0      	nop			; (mov r8, r8)
 801902c:	200013e0 	.word	0x200013e0

08019030 <__sinit_lock_acquire>:
 8019030:	b510      	push	{r4, lr}
 8019032:	4802      	ldr	r0, [pc, #8]	; (801903c <__sinit_lock_acquire+0xc>)
 8019034:	f000 f8ad 	bl	8019192 <__retarget_lock_acquire_recursive>
 8019038:	bd10      	pop	{r4, pc}
 801903a:	46c0      	nop			; (mov r8, r8)
 801903c:	200013db 	.word	0x200013db

08019040 <__sinit_lock_release>:
 8019040:	b510      	push	{r4, lr}
 8019042:	4802      	ldr	r0, [pc, #8]	; (801904c <__sinit_lock_release+0xc>)
 8019044:	f000 f8a6 	bl	8019194 <__retarget_lock_release_recursive>
 8019048:	bd10      	pop	{r4, pc}
 801904a:	46c0      	nop			; (mov r8, r8)
 801904c:	200013db 	.word	0x200013db

08019050 <__sinit>:
 8019050:	b513      	push	{r0, r1, r4, lr}
 8019052:	0004      	movs	r4, r0
 8019054:	f7ff ffec 	bl	8019030 <__sinit_lock_acquire>
 8019058:	69a3      	ldr	r3, [r4, #24]
 801905a:	2b00      	cmp	r3, #0
 801905c:	d002      	beq.n	8019064 <__sinit+0x14>
 801905e:	f7ff ffef 	bl	8019040 <__sinit_lock_release>
 8019062:	bd13      	pop	{r0, r1, r4, pc}
 8019064:	64a3      	str	r3, [r4, #72]	; 0x48
 8019066:	64e3      	str	r3, [r4, #76]	; 0x4c
 8019068:	6523      	str	r3, [r4, #80]	; 0x50
 801906a:	4b13      	ldr	r3, [pc, #76]	; (80190b8 <__sinit+0x68>)
 801906c:	4a13      	ldr	r2, [pc, #76]	; (80190bc <__sinit+0x6c>)
 801906e:	681b      	ldr	r3, [r3, #0]
 8019070:	62a2      	str	r2, [r4, #40]	; 0x28
 8019072:	9301      	str	r3, [sp, #4]
 8019074:	42a3      	cmp	r3, r4
 8019076:	d101      	bne.n	801907c <__sinit+0x2c>
 8019078:	2301      	movs	r3, #1
 801907a:	61a3      	str	r3, [r4, #24]
 801907c:	0020      	movs	r0, r4
 801907e:	f000 f81f 	bl	80190c0 <__sfp>
 8019082:	6060      	str	r0, [r4, #4]
 8019084:	0020      	movs	r0, r4
 8019086:	f000 f81b 	bl	80190c0 <__sfp>
 801908a:	60a0      	str	r0, [r4, #8]
 801908c:	0020      	movs	r0, r4
 801908e:	f000 f817 	bl	80190c0 <__sfp>
 8019092:	2200      	movs	r2, #0
 8019094:	2104      	movs	r1, #4
 8019096:	60e0      	str	r0, [r4, #12]
 8019098:	6860      	ldr	r0, [r4, #4]
 801909a:	f7ff ff77 	bl	8018f8c <std>
 801909e:	2201      	movs	r2, #1
 80190a0:	2109      	movs	r1, #9
 80190a2:	68a0      	ldr	r0, [r4, #8]
 80190a4:	f7ff ff72 	bl	8018f8c <std>
 80190a8:	2202      	movs	r2, #2
 80190aa:	2112      	movs	r1, #18
 80190ac:	68e0      	ldr	r0, [r4, #12]
 80190ae:	f7ff ff6d 	bl	8018f8c <std>
 80190b2:	2301      	movs	r3, #1
 80190b4:	61a3      	str	r3, [r4, #24]
 80190b6:	e7d2      	b.n	801905e <__sinit+0xe>
 80190b8:	0801a670 	.word	0x0801a670
 80190bc:	08018fd5 	.word	0x08018fd5

080190c0 <__sfp>:
 80190c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80190c2:	0007      	movs	r7, r0
 80190c4:	f7ff ffa4 	bl	8019010 <__sfp_lock_acquire>
 80190c8:	4b1f      	ldr	r3, [pc, #124]	; (8019148 <__sfp+0x88>)
 80190ca:	681e      	ldr	r6, [r3, #0]
 80190cc:	69b3      	ldr	r3, [r6, #24]
 80190ce:	2b00      	cmp	r3, #0
 80190d0:	d102      	bne.n	80190d8 <__sfp+0x18>
 80190d2:	0030      	movs	r0, r6
 80190d4:	f7ff ffbc 	bl	8019050 <__sinit>
 80190d8:	3648      	adds	r6, #72	; 0x48
 80190da:	68b4      	ldr	r4, [r6, #8]
 80190dc:	6873      	ldr	r3, [r6, #4]
 80190de:	3b01      	subs	r3, #1
 80190e0:	d504      	bpl.n	80190ec <__sfp+0x2c>
 80190e2:	6833      	ldr	r3, [r6, #0]
 80190e4:	2b00      	cmp	r3, #0
 80190e6:	d022      	beq.n	801912e <__sfp+0x6e>
 80190e8:	6836      	ldr	r6, [r6, #0]
 80190ea:	e7f6      	b.n	80190da <__sfp+0x1a>
 80190ec:	220c      	movs	r2, #12
 80190ee:	5ea5      	ldrsh	r5, [r4, r2]
 80190f0:	2d00      	cmp	r5, #0
 80190f2:	d11a      	bne.n	801912a <__sfp+0x6a>
 80190f4:	0020      	movs	r0, r4
 80190f6:	4b15      	ldr	r3, [pc, #84]	; (801914c <__sfp+0x8c>)
 80190f8:	3058      	adds	r0, #88	; 0x58
 80190fa:	60e3      	str	r3, [r4, #12]
 80190fc:	6665      	str	r5, [r4, #100]	; 0x64
 80190fe:	f000 f847 	bl	8019190 <__retarget_lock_init_recursive>
 8019102:	f7ff ff8d 	bl	8019020 <__sfp_lock_release>
 8019106:	0020      	movs	r0, r4
 8019108:	2208      	movs	r2, #8
 801910a:	0029      	movs	r1, r5
 801910c:	6025      	str	r5, [r4, #0]
 801910e:	60a5      	str	r5, [r4, #8]
 8019110:	6065      	str	r5, [r4, #4]
 8019112:	6125      	str	r5, [r4, #16]
 8019114:	6165      	str	r5, [r4, #20]
 8019116:	61a5      	str	r5, [r4, #24]
 8019118:	305c      	adds	r0, #92	; 0x5c
 801911a:	f7ff f923 	bl	8018364 <memset>
 801911e:	6365      	str	r5, [r4, #52]	; 0x34
 8019120:	63a5      	str	r5, [r4, #56]	; 0x38
 8019122:	64a5      	str	r5, [r4, #72]	; 0x48
 8019124:	64e5      	str	r5, [r4, #76]	; 0x4c
 8019126:	0020      	movs	r0, r4
 8019128:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801912a:	3468      	adds	r4, #104	; 0x68
 801912c:	e7d7      	b.n	80190de <__sfp+0x1e>
 801912e:	2104      	movs	r1, #4
 8019130:	0038      	movs	r0, r7
 8019132:	f7ff ff57 	bl	8018fe4 <__sfmoreglue>
 8019136:	1e04      	subs	r4, r0, #0
 8019138:	6030      	str	r0, [r6, #0]
 801913a:	d1d5      	bne.n	80190e8 <__sfp+0x28>
 801913c:	f7ff ff70 	bl	8019020 <__sfp_lock_release>
 8019140:	230c      	movs	r3, #12
 8019142:	603b      	str	r3, [r7, #0]
 8019144:	e7ef      	b.n	8019126 <__sfp+0x66>
 8019146:	46c0      	nop			; (mov r8, r8)
 8019148:	0801a670 	.word	0x0801a670
 801914c:	ffff0001 	.word	0xffff0001

08019150 <_fwalk_reent>:
 8019150:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8019152:	0004      	movs	r4, r0
 8019154:	0006      	movs	r6, r0
 8019156:	2700      	movs	r7, #0
 8019158:	9101      	str	r1, [sp, #4]
 801915a:	3448      	adds	r4, #72	; 0x48
 801915c:	6863      	ldr	r3, [r4, #4]
 801915e:	68a5      	ldr	r5, [r4, #8]
 8019160:	9300      	str	r3, [sp, #0]
 8019162:	9b00      	ldr	r3, [sp, #0]
 8019164:	3b01      	subs	r3, #1
 8019166:	9300      	str	r3, [sp, #0]
 8019168:	d504      	bpl.n	8019174 <_fwalk_reent+0x24>
 801916a:	6824      	ldr	r4, [r4, #0]
 801916c:	2c00      	cmp	r4, #0
 801916e:	d1f5      	bne.n	801915c <_fwalk_reent+0xc>
 8019170:	0038      	movs	r0, r7
 8019172:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8019174:	89ab      	ldrh	r3, [r5, #12]
 8019176:	2b01      	cmp	r3, #1
 8019178:	d908      	bls.n	801918c <_fwalk_reent+0x3c>
 801917a:	220e      	movs	r2, #14
 801917c:	5eab      	ldrsh	r3, [r5, r2]
 801917e:	3301      	adds	r3, #1
 8019180:	d004      	beq.n	801918c <_fwalk_reent+0x3c>
 8019182:	0029      	movs	r1, r5
 8019184:	0030      	movs	r0, r6
 8019186:	9b01      	ldr	r3, [sp, #4]
 8019188:	4798      	blx	r3
 801918a:	4307      	orrs	r7, r0
 801918c:	3568      	adds	r5, #104	; 0x68
 801918e:	e7e8      	b.n	8019162 <_fwalk_reent+0x12>

08019190 <__retarget_lock_init_recursive>:
 8019190:	4770      	bx	lr

08019192 <__retarget_lock_acquire_recursive>:
 8019192:	4770      	bx	lr

08019194 <__retarget_lock_release_recursive>:
 8019194:	4770      	bx	lr
	...

08019198 <__swhatbuf_r>:
 8019198:	b570      	push	{r4, r5, r6, lr}
 801919a:	000e      	movs	r6, r1
 801919c:	001d      	movs	r5, r3
 801919e:	230e      	movs	r3, #14
 80191a0:	5ec9      	ldrsh	r1, [r1, r3]
 80191a2:	0014      	movs	r4, r2
 80191a4:	b096      	sub	sp, #88	; 0x58
 80191a6:	2900      	cmp	r1, #0
 80191a8:	da07      	bge.n	80191ba <__swhatbuf_r+0x22>
 80191aa:	2300      	movs	r3, #0
 80191ac:	602b      	str	r3, [r5, #0]
 80191ae:	89b3      	ldrh	r3, [r6, #12]
 80191b0:	061b      	lsls	r3, r3, #24
 80191b2:	d411      	bmi.n	80191d8 <__swhatbuf_r+0x40>
 80191b4:	2380      	movs	r3, #128	; 0x80
 80191b6:	00db      	lsls	r3, r3, #3
 80191b8:	e00f      	b.n	80191da <__swhatbuf_r+0x42>
 80191ba:	466a      	mov	r2, sp
 80191bc:	f000 fa76 	bl	80196ac <_fstat_r>
 80191c0:	2800      	cmp	r0, #0
 80191c2:	dbf2      	blt.n	80191aa <__swhatbuf_r+0x12>
 80191c4:	23f0      	movs	r3, #240	; 0xf0
 80191c6:	9901      	ldr	r1, [sp, #4]
 80191c8:	021b      	lsls	r3, r3, #8
 80191ca:	4019      	ands	r1, r3
 80191cc:	4b05      	ldr	r3, [pc, #20]	; (80191e4 <__swhatbuf_r+0x4c>)
 80191ce:	18c9      	adds	r1, r1, r3
 80191d0:	424b      	negs	r3, r1
 80191d2:	4159      	adcs	r1, r3
 80191d4:	6029      	str	r1, [r5, #0]
 80191d6:	e7ed      	b.n	80191b4 <__swhatbuf_r+0x1c>
 80191d8:	2340      	movs	r3, #64	; 0x40
 80191da:	2000      	movs	r0, #0
 80191dc:	6023      	str	r3, [r4, #0]
 80191de:	b016      	add	sp, #88	; 0x58
 80191e0:	bd70      	pop	{r4, r5, r6, pc}
 80191e2:	46c0      	nop			; (mov r8, r8)
 80191e4:	ffffe000 	.word	0xffffe000

080191e8 <__smakebuf_r>:
 80191e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80191ea:	2602      	movs	r6, #2
 80191ec:	898b      	ldrh	r3, [r1, #12]
 80191ee:	0005      	movs	r5, r0
 80191f0:	000c      	movs	r4, r1
 80191f2:	4233      	tst	r3, r6
 80191f4:	d006      	beq.n	8019204 <__smakebuf_r+0x1c>
 80191f6:	0023      	movs	r3, r4
 80191f8:	3347      	adds	r3, #71	; 0x47
 80191fa:	6023      	str	r3, [r4, #0]
 80191fc:	6123      	str	r3, [r4, #16]
 80191fe:	2301      	movs	r3, #1
 8019200:	6163      	str	r3, [r4, #20]
 8019202:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8019204:	466a      	mov	r2, sp
 8019206:	ab01      	add	r3, sp, #4
 8019208:	f7ff ffc6 	bl	8019198 <__swhatbuf_r>
 801920c:	9900      	ldr	r1, [sp, #0]
 801920e:	0007      	movs	r7, r0
 8019210:	0028      	movs	r0, r5
 8019212:	f7ff f8f9 	bl	8018408 <_malloc_r>
 8019216:	2800      	cmp	r0, #0
 8019218:	d108      	bne.n	801922c <__smakebuf_r+0x44>
 801921a:	220c      	movs	r2, #12
 801921c:	5ea3      	ldrsh	r3, [r4, r2]
 801921e:	059a      	lsls	r2, r3, #22
 8019220:	d4ef      	bmi.n	8019202 <__smakebuf_r+0x1a>
 8019222:	2203      	movs	r2, #3
 8019224:	4393      	bics	r3, r2
 8019226:	431e      	orrs	r6, r3
 8019228:	81a6      	strh	r6, [r4, #12]
 801922a:	e7e4      	b.n	80191f6 <__smakebuf_r+0xe>
 801922c:	4b0f      	ldr	r3, [pc, #60]	; (801926c <__smakebuf_r+0x84>)
 801922e:	62ab      	str	r3, [r5, #40]	; 0x28
 8019230:	2380      	movs	r3, #128	; 0x80
 8019232:	89a2      	ldrh	r2, [r4, #12]
 8019234:	6020      	str	r0, [r4, #0]
 8019236:	4313      	orrs	r3, r2
 8019238:	81a3      	strh	r3, [r4, #12]
 801923a:	9b00      	ldr	r3, [sp, #0]
 801923c:	6120      	str	r0, [r4, #16]
 801923e:	6163      	str	r3, [r4, #20]
 8019240:	9b01      	ldr	r3, [sp, #4]
 8019242:	2b00      	cmp	r3, #0
 8019244:	d00d      	beq.n	8019262 <__smakebuf_r+0x7a>
 8019246:	0028      	movs	r0, r5
 8019248:	230e      	movs	r3, #14
 801924a:	5ee1      	ldrsh	r1, [r4, r3]
 801924c:	f000 fa40 	bl	80196d0 <_isatty_r>
 8019250:	2800      	cmp	r0, #0
 8019252:	d006      	beq.n	8019262 <__smakebuf_r+0x7a>
 8019254:	2203      	movs	r2, #3
 8019256:	89a3      	ldrh	r3, [r4, #12]
 8019258:	4393      	bics	r3, r2
 801925a:	001a      	movs	r2, r3
 801925c:	2301      	movs	r3, #1
 801925e:	4313      	orrs	r3, r2
 8019260:	81a3      	strh	r3, [r4, #12]
 8019262:	89a0      	ldrh	r0, [r4, #12]
 8019264:	4307      	orrs	r7, r0
 8019266:	81a7      	strh	r7, [r4, #12]
 8019268:	e7cb      	b.n	8019202 <__smakebuf_r+0x1a>
 801926a:	46c0      	nop			; (mov r8, r8)
 801926c:	08018fd5 	.word	0x08018fd5

08019270 <memmove>:
 8019270:	b510      	push	{r4, lr}
 8019272:	4288      	cmp	r0, r1
 8019274:	d902      	bls.n	801927c <memmove+0xc>
 8019276:	188b      	adds	r3, r1, r2
 8019278:	4298      	cmp	r0, r3
 801927a:	d303      	bcc.n	8019284 <memmove+0x14>
 801927c:	2300      	movs	r3, #0
 801927e:	e007      	b.n	8019290 <memmove+0x20>
 8019280:	5c8b      	ldrb	r3, [r1, r2]
 8019282:	5483      	strb	r3, [r0, r2]
 8019284:	3a01      	subs	r2, #1
 8019286:	d2fb      	bcs.n	8019280 <memmove+0x10>
 8019288:	bd10      	pop	{r4, pc}
 801928a:	5ccc      	ldrb	r4, [r1, r3]
 801928c:	54c4      	strb	r4, [r0, r3]
 801928e:	3301      	adds	r3, #1
 8019290:	429a      	cmp	r2, r3
 8019292:	d1fa      	bne.n	801928a <memmove+0x1a>
 8019294:	e7f8      	b.n	8019288 <memmove+0x18>
	...

08019298 <__malloc_lock>:
 8019298:	b510      	push	{r4, lr}
 801929a:	4802      	ldr	r0, [pc, #8]	; (80192a4 <__malloc_lock+0xc>)
 801929c:	f7ff ff79 	bl	8019192 <__retarget_lock_acquire_recursive>
 80192a0:	bd10      	pop	{r4, pc}
 80192a2:	46c0      	nop			; (mov r8, r8)
 80192a4:	200013dc 	.word	0x200013dc

080192a8 <__malloc_unlock>:
 80192a8:	b510      	push	{r4, lr}
 80192aa:	4802      	ldr	r0, [pc, #8]	; (80192b4 <__malloc_unlock+0xc>)
 80192ac:	f7ff ff72 	bl	8019194 <__retarget_lock_release_recursive>
 80192b0:	bd10      	pop	{r4, pc}
 80192b2:	46c0      	nop			; (mov r8, r8)
 80192b4:	200013dc 	.word	0x200013dc

080192b8 <_realloc_r>:
 80192b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80192ba:	0007      	movs	r7, r0
 80192bc:	000d      	movs	r5, r1
 80192be:	0016      	movs	r6, r2
 80192c0:	2900      	cmp	r1, #0
 80192c2:	d105      	bne.n	80192d0 <_realloc_r+0x18>
 80192c4:	0011      	movs	r1, r2
 80192c6:	f7ff f89f 	bl	8018408 <_malloc_r>
 80192ca:	0004      	movs	r4, r0
 80192cc:	0020      	movs	r0, r4
 80192ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80192d0:	2a00      	cmp	r2, #0
 80192d2:	d103      	bne.n	80192dc <_realloc_r+0x24>
 80192d4:	f7ff f84e 	bl	8018374 <_free_r>
 80192d8:	0034      	movs	r4, r6
 80192da:	e7f7      	b.n	80192cc <_realloc_r+0x14>
 80192dc:	f000 fa1e 	bl	801971c <_malloc_usable_size_r>
 80192e0:	002c      	movs	r4, r5
 80192e2:	42b0      	cmp	r0, r6
 80192e4:	d2f2      	bcs.n	80192cc <_realloc_r+0x14>
 80192e6:	0031      	movs	r1, r6
 80192e8:	0038      	movs	r0, r7
 80192ea:	f7ff f88d 	bl	8018408 <_malloc_r>
 80192ee:	1e04      	subs	r4, r0, #0
 80192f0:	d0ec      	beq.n	80192cc <_realloc_r+0x14>
 80192f2:	0029      	movs	r1, r5
 80192f4:	0032      	movs	r2, r6
 80192f6:	f7ff f82c 	bl	8018352 <memcpy>
 80192fa:	0029      	movs	r1, r5
 80192fc:	0038      	movs	r0, r7
 80192fe:	f7ff f839 	bl	8018374 <_free_r>
 8019302:	e7e3      	b.n	80192cc <_realloc_r+0x14>

08019304 <__ssputs_r>:
 8019304:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019306:	688e      	ldr	r6, [r1, #8]
 8019308:	b085      	sub	sp, #20
 801930a:	0007      	movs	r7, r0
 801930c:	000c      	movs	r4, r1
 801930e:	9203      	str	r2, [sp, #12]
 8019310:	9301      	str	r3, [sp, #4]
 8019312:	429e      	cmp	r6, r3
 8019314:	d83c      	bhi.n	8019390 <__ssputs_r+0x8c>
 8019316:	2390      	movs	r3, #144	; 0x90
 8019318:	898a      	ldrh	r2, [r1, #12]
 801931a:	00db      	lsls	r3, r3, #3
 801931c:	421a      	tst	r2, r3
 801931e:	d034      	beq.n	801938a <__ssputs_r+0x86>
 8019320:	2503      	movs	r5, #3
 8019322:	6909      	ldr	r1, [r1, #16]
 8019324:	6823      	ldr	r3, [r4, #0]
 8019326:	1a5b      	subs	r3, r3, r1
 8019328:	9302      	str	r3, [sp, #8]
 801932a:	6963      	ldr	r3, [r4, #20]
 801932c:	9802      	ldr	r0, [sp, #8]
 801932e:	435d      	muls	r5, r3
 8019330:	0feb      	lsrs	r3, r5, #31
 8019332:	195d      	adds	r5, r3, r5
 8019334:	9b01      	ldr	r3, [sp, #4]
 8019336:	106d      	asrs	r5, r5, #1
 8019338:	3301      	adds	r3, #1
 801933a:	181b      	adds	r3, r3, r0
 801933c:	42ab      	cmp	r3, r5
 801933e:	d900      	bls.n	8019342 <__ssputs_r+0x3e>
 8019340:	001d      	movs	r5, r3
 8019342:	0553      	lsls	r3, r2, #21
 8019344:	d532      	bpl.n	80193ac <__ssputs_r+0xa8>
 8019346:	0029      	movs	r1, r5
 8019348:	0038      	movs	r0, r7
 801934a:	f7ff f85d 	bl	8018408 <_malloc_r>
 801934e:	1e06      	subs	r6, r0, #0
 8019350:	d109      	bne.n	8019366 <__ssputs_r+0x62>
 8019352:	230c      	movs	r3, #12
 8019354:	603b      	str	r3, [r7, #0]
 8019356:	2340      	movs	r3, #64	; 0x40
 8019358:	2001      	movs	r0, #1
 801935a:	89a2      	ldrh	r2, [r4, #12]
 801935c:	4240      	negs	r0, r0
 801935e:	4313      	orrs	r3, r2
 8019360:	81a3      	strh	r3, [r4, #12]
 8019362:	b005      	add	sp, #20
 8019364:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019366:	9a02      	ldr	r2, [sp, #8]
 8019368:	6921      	ldr	r1, [r4, #16]
 801936a:	f7fe fff2 	bl	8018352 <memcpy>
 801936e:	89a3      	ldrh	r3, [r4, #12]
 8019370:	4a14      	ldr	r2, [pc, #80]	; (80193c4 <__ssputs_r+0xc0>)
 8019372:	401a      	ands	r2, r3
 8019374:	2380      	movs	r3, #128	; 0x80
 8019376:	4313      	orrs	r3, r2
 8019378:	81a3      	strh	r3, [r4, #12]
 801937a:	9b02      	ldr	r3, [sp, #8]
 801937c:	6126      	str	r6, [r4, #16]
 801937e:	18f6      	adds	r6, r6, r3
 8019380:	6026      	str	r6, [r4, #0]
 8019382:	6165      	str	r5, [r4, #20]
 8019384:	9e01      	ldr	r6, [sp, #4]
 8019386:	1aed      	subs	r5, r5, r3
 8019388:	60a5      	str	r5, [r4, #8]
 801938a:	9b01      	ldr	r3, [sp, #4]
 801938c:	429e      	cmp	r6, r3
 801938e:	d900      	bls.n	8019392 <__ssputs_r+0x8e>
 8019390:	9e01      	ldr	r6, [sp, #4]
 8019392:	0032      	movs	r2, r6
 8019394:	9903      	ldr	r1, [sp, #12]
 8019396:	6820      	ldr	r0, [r4, #0]
 8019398:	f7ff ff6a 	bl	8019270 <memmove>
 801939c:	68a3      	ldr	r3, [r4, #8]
 801939e:	2000      	movs	r0, #0
 80193a0:	1b9b      	subs	r3, r3, r6
 80193a2:	60a3      	str	r3, [r4, #8]
 80193a4:	6823      	ldr	r3, [r4, #0]
 80193a6:	199e      	adds	r6, r3, r6
 80193a8:	6026      	str	r6, [r4, #0]
 80193aa:	e7da      	b.n	8019362 <__ssputs_r+0x5e>
 80193ac:	002a      	movs	r2, r5
 80193ae:	0038      	movs	r0, r7
 80193b0:	f7ff ff82 	bl	80192b8 <_realloc_r>
 80193b4:	1e06      	subs	r6, r0, #0
 80193b6:	d1e0      	bne.n	801937a <__ssputs_r+0x76>
 80193b8:	0038      	movs	r0, r7
 80193ba:	6921      	ldr	r1, [r4, #16]
 80193bc:	f7fe ffda 	bl	8018374 <_free_r>
 80193c0:	e7c7      	b.n	8019352 <__ssputs_r+0x4e>
 80193c2:	46c0      	nop			; (mov r8, r8)
 80193c4:	fffffb7f 	.word	0xfffffb7f

080193c8 <_svfiprintf_r>:
 80193c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80193ca:	b0a1      	sub	sp, #132	; 0x84
 80193cc:	9003      	str	r0, [sp, #12]
 80193ce:	001d      	movs	r5, r3
 80193d0:	898b      	ldrh	r3, [r1, #12]
 80193d2:	000f      	movs	r7, r1
 80193d4:	0016      	movs	r6, r2
 80193d6:	061b      	lsls	r3, r3, #24
 80193d8:	d511      	bpl.n	80193fe <_svfiprintf_r+0x36>
 80193da:	690b      	ldr	r3, [r1, #16]
 80193dc:	2b00      	cmp	r3, #0
 80193de:	d10e      	bne.n	80193fe <_svfiprintf_r+0x36>
 80193e0:	2140      	movs	r1, #64	; 0x40
 80193e2:	f7ff f811 	bl	8018408 <_malloc_r>
 80193e6:	6038      	str	r0, [r7, #0]
 80193e8:	6138      	str	r0, [r7, #16]
 80193ea:	2800      	cmp	r0, #0
 80193ec:	d105      	bne.n	80193fa <_svfiprintf_r+0x32>
 80193ee:	230c      	movs	r3, #12
 80193f0:	9a03      	ldr	r2, [sp, #12]
 80193f2:	3801      	subs	r0, #1
 80193f4:	6013      	str	r3, [r2, #0]
 80193f6:	b021      	add	sp, #132	; 0x84
 80193f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80193fa:	2340      	movs	r3, #64	; 0x40
 80193fc:	617b      	str	r3, [r7, #20]
 80193fe:	2300      	movs	r3, #0
 8019400:	ac08      	add	r4, sp, #32
 8019402:	6163      	str	r3, [r4, #20]
 8019404:	3320      	adds	r3, #32
 8019406:	7663      	strb	r3, [r4, #25]
 8019408:	3310      	adds	r3, #16
 801940a:	76a3      	strb	r3, [r4, #26]
 801940c:	9507      	str	r5, [sp, #28]
 801940e:	0035      	movs	r5, r6
 8019410:	782b      	ldrb	r3, [r5, #0]
 8019412:	2b00      	cmp	r3, #0
 8019414:	d001      	beq.n	801941a <_svfiprintf_r+0x52>
 8019416:	2b25      	cmp	r3, #37	; 0x25
 8019418:	d147      	bne.n	80194aa <_svfiprintf_r+0xe2>
 801941a:	1bab      	subs	r3, r5, r6
 801941c:	9305      	str	r3, [sp, #20]
 801941e:	42b5      	cmp	r5, r6
 8019420:	d00c      	beq.n	801943c <_svfiprintf_r+0x74>
 8019422:	0032      	movs	r2, r6
 8019424:	0039      	movs	r1, r7
 8019426:	9803      	ldr	r0, [sp, #12]
 8019428:	f7ff ff6c 	bl	8019304 <__ssputs_r>
 801942c:	1c43      	adds	r3, r0, #1
 801942e:	d100      	bne.n	8019432 <_svfiprintf_r+0x6a>
 8019430:	e0ae      	b.n	8019590 <_svfiprintf_r+0x1c8>
 8019432:	6962      	ldr	r2, [r4, #20]
 8019434:	9b05      	ldr	r3, [sp, #20]
 8019436:	4694      	mov	ip, r2
 8019438:	4463      	add	r3, ip
 801943a:	6163      	str	r3, [r4, #20]
 801943c:	782b      	ldrb	r3, [r5, #0]
 801943e:	2b00      	cmp	r3, #0
 8019440:	d100      	bne.n	8019444 <_svfiprintf_r+0x7c>
 8019442:	e0a5      	b.n	8019590 <_svfiprintf_r+0x1c8>
 8019444:	2201      	movs	r2, #1
 8019446:	2300      	movs	r3, #0
 8019448:	4252      	negs	r2, r2
 801944a:	6062      	str	r2, [r4, #4]
 801944c:	a904      	add	r1, sp, #16
 801944e:	3254      	adds	r2, #84	; 0x54
 8019450:	1852      	adds	r2, r2, r1
 8019452:	1c6e      	adds	r6, r5, #1
 8019454:	6023      	str	r3, [r4, #0]
 8019456:	60e3      	str	r3, [r4, #12]
 8019458:	60a3      	str	r3, [r4, #8]
 801945a:	7013      	strb	r3, [r2, #0]
 801945c:	65a3      	str	r3, [r4, #88]	; 0x58
 801945e:	2205      	movs	r2, #5
 8019460:	7831      	ldrb	r1, [r6, #0]
 8019462:	4854      	ldr	r0, [pc, #336]	; (80195b4 <_svfiprintf_r+0x1ec>)
 8019464:	f7fe ff6a 	bl	801833c <memchr>
 8019468:	1c75      	adds	r5, r6, #1
 801946a:	2800      	cmp	r0, #0
 801946c:	d11f      	bne.n	80194ae <_svfiprintf_r+0xe6>
 801946e:	6822      	ldr	r2, [r4, #0]
 8019470:	06d3      	lsls	r3, r2, #27
 8019472:	d504      	bpl.n	801947e <_svfiprintf_r+0xb6>
 8019474:	2353      	movs	r3, #83	; 0x53
 8019476:	a904      	add	r1, sp, #16
 8019478:	185b      	adds	r3, r3, r1
 801947a:	2120      	movs	r1, #32
 801947c:	7019      	strb	r1, [r3, #0]
 801947e:	0713      	lsls	r3, r2, #28
 8019480:	d504      	bpl.n	801948c <_svfiprintf_r+0xc4>
 8019482:	2353      	movs	r3, #83	; 0x53
 8019484:	a904      	add	r1, sp, #16
 8019486:	185b      	adds	r3, r3, r1
 8019488:	212b      	movs	r1, #43	; 0x2b
 801948a:	7019      	strb	r1, [r3, #0]
 801948c:	7833      	ldrb	r3, [r6, #0]
 801948e:	2b2a      	cmp	r3, #42	; 0x2a
 8019490:	d016      	beq.n	80194c0 <_svfiprintf_r+0xf8>
 8019492:	0035      	movs	r5, r6
 8019494:	2100      	movs	r1, #0
 8019496:	200a      	movs	r0, #10
 8019498:	68e3      	ldr	r3, [r4, #12]
 801949a:	782a      	ldrb	r2, [r5, #0]
 801949c:	1c6e      	adds	r6, r5, #1
 801949e:	3a30      	subs	r2, #48	; 0x30
 80194a0:	2a09      	cmp	r2, #9
 80194a2:	d94e      	bls.n	8019542 <_svfiprintf_r+0x17a>
 80194a4:	2900      	cmp	r1, #0
 80194a6:	d111      	bne.n	80194cc <_svfiprintf_r+0x104>
 80194a8:	e017      	b.n	80194da <_svfiprintf_r+0x112>
 80194aa:	3501      	adds	r5, #1
 80194ac:	e7b0      	b.n	8019410 <_svfiprintf_r+0x48>
 80194ae:	4b41      	ldr	r3, [pc, #260]	; (80195b4 <_svfiprintf_r+0x1ec>)
 80194b0:	6822      	ldr	r2, [r4, #0]
 80194b2:	1ac0      	subs	r0, r0, r3
 80194b4:	2301      	movs	r3, #1
 80194b6:	4083      	lsls	r3, r0
 80194b8:	4313      	orrs	r3, r2
 80194ba:	002e      	movs	r6, r5
 80194bc:	6023      	str	r3, [r4, #0]
 80194be:	e7ce      	b.n	801945e <_svfiprintf_r+0x96>
 80194c0:	9b07      	ldr	r3, [sp, #28]
 80194c2:	1d19      	adds	r1, r3, #4
 80194c4:	681b      	ldr	r3, [r3, #0]
 80194c6:	9107      	str	r1, [sp, #28]
 80194c8:	2b00      	cmp	r3, #0
 80194ca:	db01      	blt.n	80194d0 <_svfiprintf_r+0x108>
 80194cc:	930b      	str	r3, [sp, #44]	; 0x2c
 80194ce:	e004      	b.n	80194da <_svfiprintf_r+0x112>
 80194d0:	425b      	negs	r3, r3
 80194d2:	60e3      	str	r3, [r4, #12]
 80194d4:	2302      	movs	r3, #2
 80194d6:	4313      	orrs	r3, r2
 80194d8:	6023      	str	r3, [r4, #0]
 80194da:	782b      	ldrb	r3, [r5, #0]
 80194dc:	2b2e      	cmp	r3, #46	; 0x2e
 80194de:	d10a      	bne.n	80194f6 <_svfiprintf_r+0x12e>
 80194e0:	786b      	ldrb	r3, [r5, #1]
 80194e2:	2b2a      	cmp	r3, #42	; 0x2a
 80194e4:	d135      	bne.n	8019552 <_svfiprintf_r+0x18a>
 80194e6:	9b07      	ldr	r3, [sp, #28]
 80194e8:	3502      	adds	r5, #2
 80194ea:	1d1a      	adds	r2, r3, #4
 80194ec:	681b      	ldr	r3, [r3, #0]
 80194ee:	9207      	str	r2, [sp, #28]
 80194f0:	2b00      	cmp	r3, #0
 80194f2:	db2b      	blt.n	801954c <_svfiprintf_r+0x184>
 80194f4:	9309      	str	r3, [sp, #36]	; 0x24
 80194f6:	4e30      	ldr	r6, [pc, #192]	; (80195b8 <_svfiprintf_r+0x1f0>)
 80194f8:	2203      	movs	r2, #3
 80194fa:	0030      	movs	r0, r6
 80194fc:	7829      	ldrb	r1, [r5, #0]
 80194fe:	f7fe ff1d 	bl	801833c <memchr>
 8019502:	2800      	cmp	r0, #0
 8019504:	d006      	beq.n	8019514 <_svfiprintf_r+0x14c>
 8019506:	2340      	movs	r3, #64	; 0x40
 8019508:	1b80      	subs	r0, r0, r6
 801950a:	4083      	lsls	r3, r0
 801950c:	6822      	ldr	r2, [r4, #0]
 801950e:	3501      	adds	r5, #1
 8019510:	4313      	orrs	r3, r2
 8019512:	6023      	str	r3, [r4, #0]
 8019514:	7829      	ldrb	r1, [r5, #0]
 8019516:	2206      	movs	r2, #6
 8019518:	4828      	ldr	r0, [pc, #160]	; (80195bc <_svfiprintf_r+0x1f4>)
 801951a:	1c6e      	adds	r6, r5, #1
 801951c:	7621      	strb	r1, [r4, #24]
 801951e:	f7fe ff0d 	bl	801833c <memchr>
 8019522:	2800      	cmp	r0, #0
 8019524:	d03c      	beq.n	80195a0 <_svfiprintf_r+0x1d8>
 8019526:	4b26      	ldr	r3, [pc, #152]	; (80195c0 <_svfiprintf_r+0x1f8>)
 8019528:	2b00      	cmp	r3, #0
 801952a:	d125      	bne.n	8019578 <_svfiprintf_r+0x1b0>
 801952c:	2207      	movs	r2, #7
 801952e:	9b07      	ldr	r3, [sp, #28]
 8019530:	3307      	adds	r3, #7
 8019532:	4393      	bics	r3, r2
 8019534:	3308      	adds	r3, #8
 8019536:	9307      	str	r3, [sp, #28]
 8019538:	6963      	ldr	r3, [r4, #20]
 801953a:	9a04      	ldr	r2, [sp, #16]
 801953c:	189b      	adds	r3, r3, r2
 801953e:	6163      	str	r3, [r4, #20]
 8019540:	e765      	b.n	801940e <_svfiprintf_r+0x46>
 8019542:	4343      	muls	r3, r0
 8019544:	0035      	movs	r5, r6
 8019546:	2101      	movs	r1, #1
 8019548:	189b      	adds	r3, r3, r2
 801954a:	e7a6      	b.n	801949a <_svfiprintf_r+0xd2>
 801954c:	2301      	movs	r3, #1
 801954e:	425b      	negs	r3, r3
 8019550:	e7d0      	b.n	80194f4 <_svfiprintf_r+0x12c>
 8019552:	2300      	movs	r3, #0
 8019554:	200a      	movs	r0, #10
 8019556:	001a      	movs	r2, r3
 8019558:	3501      	adds	r5, #1
 801955a:	6063      	str	r3, [r4, #4]
 801955c:	7829      	ldrb	r1, [r5, #0]
 801955e:	1c6e      	adds	r6, r5, #1
 8019560:	3930      	subs	r1, #48	; 0x30
 8019562:	2909      	cmp	r1, #9
 8019564:	d903      	bls.n	801956e <_svfiprintf_r+0x1a6>
 8019566:	2b00      	cmp	r3, #0
 8019568:	d0c5      	beq.n	80194f6 <_svfiprintf_r+0x12e>
 801956a:	9209      	str	r2, [sp, #36]	; 0x24
 801956c:	e7c3      	b.n	80194f6 <_svfiprintf_r+0x12e>
 801956e:	4342      	muls	r2, r0
 8019570:	0035      	movs	r5, r6
 8019572:	2301      	movs	r3, #1
 8019574:	1852      	adds	r2, r2, r1
 8019576:	e7f1      	b.n	801955c <_svfiprintf_r+0x194>
 8019578:	ab07      	add	r3, sp, #28
 801957a:	9300      	str	r3, [sp, #0]
 801957c:	003a      	movs	r2, r7
 801957e:	0021      	movs	r1, r4
 8019580:	4b10      	ldr	r3, [pc, #64]	; (80195c4 <_svfiprintf_r+0x1fc>)
 8019582:	9803      	ldr	r0, [sp, #12]
 8019584:	e000      	b.n	8019588 <_svfiprintf_r+0x1c0>
 8019586:	bf00      	nop
 8019588:	9004      	str	r0, [sp, #16]
 801958a:	9b04      	ldr	r3, [sp, #16]
 801958c:	3301      	adds	r3, #1
 801958e:	d1d3      	bne.n	8019538 <_svfiprintf_r+0x170>
 8019590:	89bb      	ldrh	r3, [r7, #12]
 8019592:	980d      	ldr	r0, [sp, #52]	; 0x34
 8019594:	065b      	lsls	r3, r3, #25
 8019596:	d400      	bmi.n	801959a <_svfiprintf_r+0x1d2>
 8019598:	e72d      	b.n	80193f6 <_svfiprintf_r+0x2e>
 801959a:	2001      	movs	r0, #1
 801959c:	4240      	negs	r0, r0
 801959e:	e72a      	b.n	80193f6 <_svfiprintf_r+0x2e>
 80195a0:	ab07      	add	r3, sp, #28
 80195a2:	9300      	str	r3, [sp, #0]
 80195a4:	003a      	movs	r2, r7
 80195a6:	0021      	movs	r1, r4
 80195a8:	4b06      	ldr	r3, [pc, #24]	; (80195c4 <_svfiprintf_r+0x1fc>)
 80195aa:	9803      	ldr	r0, [sp, #12]
 80195ac:	f7ff f95c 	bl	8018868 <_printf_i>
 80195b0:	e7ea      	b.n	8019588 <_svfiprintf_r+0x1c0>
 80195b2:	46c0      	nop			; (mov r8, r8)
 80195b4:	0801a674 	.word	0x0801a674
 80195b8:	0801a67a 	.word	0x0801a67a
 80195bc:	0801a67e 	.word	0x0801a67e
 80195c0:	00000000 	.word	0x00000000
 80195c4:	08019305 	.word	0x08019305

080195c8 <__sread>:
 80195c8:	b570      	push	{r4, r5, r6, lr}
 80195ca:	000c      	movs	r4, r1
 80195cc:	250e      	movs	r5, #14
 80195ce:	5f49      	ldrsh	r1, [r1, r5]
 80195d0:	f000 f8ac 	bl	801972c <_read_r>
 80195d4:	2800      	cmp	r0, #0
 80195d6:	db03      	blt.n	80195e0 <__sread+0x18>
 80195d8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80195da:	181b      	adds	r3, r3, r0
 80195dc:	6563      	str	r3, [r4, #84]	; 0x54
 80195de:	bd70      	pop	{r4, r5, r6, pc}
 80195e0:	89a3      	ldrh	r3, [r4, #12]
 80195e2:	4a02      	ldr	r2, [pc, #8]	; (80195ec <__sread+0x24>)
 80195e4:	4013      	ands	r3, r2
 80195e6:	81a3      	strh	r3, [r4, #12]
 80195e8:	e7f9      	b.n	80195de <__sread+0x16>
 80195ea:	46c0      	nop			; (mov r8, r8)
 80195ec:	ffffefff 	.word	0xffffefff

080195f0 <__swrite>:
 80195f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80195f2:	001f      	movs	r7, r3
 80195f4:	898b      	ldrh	r3, [r1, #12]
 80195f6:	0005      	movs	r5, r0
 80195f8:	000c      	movs	r4, r1
 80195fa:	0016      	movs	r6, r2
 80195fc:	05db      	lsls	r3, r3, #23
 80195fe:	d505      	bpl.n	801960c <__swrite+0x1c>
 8019600:	230e      	movs	r3, #14
 8019602:	5ec9      	ldrsh	r1, [r1, r3]
 8019604:	2200      	movs	r2, #0
 8019606:	2302      	movs	r3, #2
 8019608:	f000 f874 	bl	80196f4 <_lseek_r>
 801960c:	89a3      	ldrh	r3, [r4, #12]
 801960e:	4a05      	ldr	r2, [pc, #20]	; (8019624 <__swrite+0x34>)
 8019610:	0028      	movs	r0, r5
 8019612:	4013      	ands	r3, r2
 8019614:	81a3      	strh	r3, [r4, #12]
 8019616:	0032      	movs	r2, r6
 8019618:	230e      	movs	r3, #14
 801961a:	5ee1      	ldrsh	r1, [r4, r3]
 801961c:	003b      	movs	r3, r7
 801961e:	f000 f81f 	bl	8019660 <_write_r>
 8019622:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019624:	ffffefff 	.word	0xffffefff

08019628 <__sseek>:
 8019628:	b570      	push	{r4, r5, r6, lr}
 801962a:	000c      	movs	r4, r1
 801962c:	250e      	movs	r5, #14
 801962e:	5f49      	ldrsh	r1, [r1, r5]
 8019630:	f000 f860 	bl	80196f4 <_lseek_r>
 8019634:	89a3      	ldrh	r3, [r4, #12]
 8019636:	1c42      	adds	r2, r0, #1
 8019638:	d103      	bne.n	8019642 <__sseek+0x1a>
 801963a:	4a05      	ldr	r2, [pc, #20]	; (8019650 <__sseek+0x28>)
 801963c:	4013      	ands	r3, r2
 801963e:	81a3      	strh	r3, [r4, #12]
 8019640:	bd70      	pop	{r4, r5, r6, pc}
 8019642:	2280      	movs	r2, #128	; 0x80
 8019644:	0152      	lsls	r2, r2, #5
 8019646:	4313      	orrs	r3, r2
 8019648:	81a3      	strh	r3, [r4, #12]
 801964a:	6560      	str	r0, [r4, #84]	; 0x54
 801964c:	e7f8      	b.n	8019640 <__sseek+0x18>
 801964e:	46c0      	nop			; (mov r8, r8)
 8019650:	ffffefff 	.word	0xffffefff

08019654 <__sclose>:
 8019654:	b510      	push	{r4, lr}
 8019656:	230e      	movs	r3, #14
 8019658:	5ec9      	ldrsh	r1, [r1, r3]
 801965a:	f000 f815 	bl	8019688 <_close_r>
 801965e:	bd10      	pop	{r4, pc}

08019660 <_write_r>:
 8019660:	b570      	push	{r4, r5, r6, lr}
 8019662:	0004      	movs	r4, r0
 8019664:	0008      	movs	r0, r1
 8019666:	0011      	movs	r1, r2
 8019668:	001a      	movs	r2, r3
 801966a:	2300      	movs	r3, #0
 801966c:	4d05      	ldr	r5, [pc, #20]	; (8019684 <_write_r+0x24>)
 801966e:	602b      	str	r3, [r5, #0]
 8019670:	f7fa fe66 	bl	8014340 <_write>
 8019674:	1c43      	adds	r3, r0, #1
 8019676:	d103      	bne.n	8019680 <_write_r+0x20>
 8019678:	682b      	ldr	r3, [r5, #0]
 801967a:	2b00      	cmp	r3, #0
 801967c:	d000      	beq.n	8019680 <_write_r+0x20>
 801967e:	6023      	str	r3, [r4, #0]
 8019680:	bd70      	pop	{r4, r5, r6, pc}
 8019682:	46c0      	nop			; (mov r8, r8)
 8019684:	200013e4 	.word	0x200013e4

08019688 <_close_r>:
 8019688:	2300      	movs	r3, #0
 801968a:	b570      	push	{r4, r5, r6, lr}
 801968c:	4d06      	ldr	r5, [pc, #24]	; (80196a8 <_close_r+0x20>)
 801968e:	0004      	movs	r4, r0
 8019690:	0008      	movs	r0, r1
 8019692:	602b      	str	r3, [r5, #0]
 8019694:	f000 f946 	bl	8019924 <_close>
 8019698:	1c43      	adds	r3, r0, #1
 801969a:	d103      	bne.n	80196a4 <_close_r+0x1c>
 801969c:	682b      	ldr	r3, [r5, #0]
 801969e:	2b00      	cmp	r3, #0
 80196a0:	d000      	beq.n	80196a4 <_close_r+0x1c>
 80196a2:	6023      	str	r3, [r4, #0]
 80196a4:	bd70      	pop	{r4, r5, r6, pc}
 80196a6:	46c0      	nop			; (mov r8, r8)
 80196a8:	200013e4 	.word	0x200013e4

080196ac <_fstat_r>:
 80196ac:	2300      	movs	r3, #0
 80196ae:	b570      	push	{r4, r5, r6, lr}
 80196b0:	4d06      	ldr	r5, [pc, #24]	; (80196cc <_fstat_r+0x20>)
 80196b2:	0004      	movs	r4, r0
 80196b4:	0008      	movs	r0, r1
 80196b6:	0011      	movs	r1, r2
 80196b8:	602b      	str	r3, [r5, #0]
 80196ba:	f000 f93b 	bl	8019934 <_fstat>
 80196be:	1c43      	adds	r3, r0, #1
 80196c0:	d103      	bne.n	80196ca <_fstat_r+0x1e>
 80196c2:	682b      	ldr	r3, [r5, #0]
 80196c4:	2b00      	cmp	r3, #0
 80196c6:	d000      	beq.n	80196ca <_fstat_r+0x1e>
 80196c8:	6023      	str	r3, [r4, #0]
 80196ca:	bd70      	pop	{r4, r5, r6, pc}
 80196cc:	200013e4 	.word	0x200013e4

080196d0 <_isatty_r>:
 80196d0:	2300      	movs	r3, #0
 80196d2:	b570      	push	{r4, r5, r6, lr}
 80196d4:	4d06      	ldr	r5, [pc, #24]	; (80196f0 <_isatty_r+0x20>)
 80196d6:	0004      	movs	r4, r0
 80196d8:	0008      	movs	r0, r1
 80196da:	602b      	str	r3, [r5, #0]
 80196dc:	f000 f932 	bl	8019944 <_isatty>
 80196e0:	1c43      	adds	r3, r0, #1
 80196e2:	d103      	bne.n	80196ec <_isatty_r+0x1c>
 80196e4:	682b      	ldr	r3, [r5, #0]
 80196e6:	2b00      	cmp	r3, #0
 80196e8:	d000      	beq.n	80196ec <_isatty_r+0x1c>
 80196ea:	6023      	str	r3, [r4, #0]
 80196ec:	bd70      	pop	{r4, r5, r6, pc}
 80196ee:	46c0      	nop			; (mov r8, r8)
 80196f0:	200013e4 	.word	0x200013e4

080196f4 <_lseek_r>:
 80196f4:	b570      	push	{r4, r5, r6, lr}
 80196f6:	0004      	movs	r4, r0
 80196f8:	0008      	movs	r0, r1
 80196fa:	0011      	movs	r1, r2
 80196fc:	001a      	movs	r2, r3
 80196fe:	2300      	movs	r3, #0
 8019700:	4d05      	ldr	r5, [pc, #20]	; (8019718 <_lseek_r+0x24>)
 8019702:	602b      	str	r3, [r5, #0]
 8019704:	f000 f926 	bl	8019954 <_lseek>
 8019708:	1c43      	adds	r3, r0, #1
 801970a:	d103      	bne.n	8019714 <_lseek_r+0x20>
 801970c:	682b      	ldr	r3, [r5, #0]
 801970e:	2b00      	cmp	r3, #0
 8019710:	d000      	beq.n	8019714 <_lseek_r+0x20>
 8019712:	6023      	str	r3, [r4, #0]
 8019714:	bd70      	pop	{r4, r5, r6, pc}
 8019716:	46c0      	nop			; (mov r8, r8)
 8019718:	200013e4 	.word	0x200013e4

0801971c <_malloc_usable_size_r>:
 801971c:	1f0b      	subs	r3, r1, #4
 801971e:	681b      	ldr	r3, [r3, #0]
 8019720:	1f18      	subs	r0, r3, #4
 8019722:	2b00      	cmp	r3, #0
 8019724:	da01      	bge.n	801972a <_malloc_usable_size_r+0xe>
 8019726:	580b      	ldr	r3, [r1, r0]
 8019728:	18c0      	adds	r0, r0, r3
 801972a:	4770      	bx	lr

0801972c <_read_r>:
 801972c:	b570      	push	{r4, r5, r6, lr}
 801972e:	0004      	movs	r4, r0
 8019730:	0008      	movs	r0, r1
 8019732:	0011      	movs	r1, r2
 8019734:	001a      	movs	r2, r3
 8019736:	2300      	movs	r3, #0
 8019738:	4d05      	ldr	r5, [pc, #20]	; (8019750 <_read_r+0x24>)
 801973a:	602b      	str	r3, [r5, #0]
 801973c:	f000 f912 	bl	8019964 <_read>
 8019740:	1c43      	adds	r3, r0, #1
 8019742:	d103      	bne.n	801974c <_read_r+0x20>
 8019744:	682b      	ldr	r3, [r5, #0]
 8019746:	2b00      	cmp	r3, #0
 8019748:	d000      	beq.n	801974c <_read_r+0x20>
 801974a:	6023      	str	r3, [r4, #0]
 801974c:	bd70      	pop	{r4, r5, r6, pc}
 801974e:	46c0      	nop			; (mov r8, r8)
 8019750:	200013e4 	.word	0x200013e4

08019754 <sqrt>:
 8019754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019756:	0004      	movs	r4, r0
 8019758:	000d      	movs	r5, r1
 801975a:	f000 f829 	bl	80197b0 <__ieee754_sqrt>
 801975e:	4b13      	ldr	r3, [pc, #76]	; (80197ac <sqrt+0x58>)
 8019760:	0006      	movs	r6, r0
 8019762:	781b      	ldrb	r3, [r3, #0]
 8019764:	000f      	movs	r7, r1
 8019766:	b25b      	sxtb	r3, r3
 8019768:	3301      	adds	r3, #1
 801976a:	d01b      	beq.n	80197a4 <sqrt+0x50>
 801976c:	0022      	movs	r2, r4
 801976e:	002b      	movs	r3, r5
 8019770:	0020      	movs	r0, r4
 8019772:	0029      	movs	r1, r5
 8019774:	f7f9 f96a 	bl	8012a4c <__aeabi_dcmpun>
 8019778:	2800      	cmp	r0, #0
 801977a:	d113      	bne.n	80197a4 <sqrt+0x50>
 801977c:	2200      	movs	r2, #0
 801977e:	2300      	movs	r3, #0
 8019780:	0020      	movs	r0, r4
 8019782:	0029      	movs	r1, r5
 8019784:	f7f6 fd72 	bl	801026c <__aeabi_dcmplt>
 8019788:	2800      	cmp	r0, #0
 801978a:	d00b      	beq.n	80197a4 <sqrt+0x50>
 801978c:	f000 f8c4 	bl	8019918 <__errno>
 8019790:	2321      	movs	r3, #33	; 0x21
 8019792:	2200      	movs	r2, #0
 8019794:	6003      	str	r3, [r0, #0]
 8019796:	2300      	movs	r3, #0
 8019798:	0010      	movs	r0, r2
 801979a:	0019      	movs	r1, r3
 801979c:	f7f7 ff52 	bl	8011644 <__aeabi_ddiv>
 80197a0:	0006      	movs	r6, r0
 80197a2:	000f      	movs	r7, r1
 80197a4:	0030      	movs	r0, r6
 80197a6:	0039      	movs	r1, r7
 80197a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80197aa:	46c0      	nop			; (mov r8, r8)
 80197ac:	20000918 	.word	0x20000918

080197b0 <__ieee754_sqrt>:
 80197b0:	4b56      	ldr	r3, [pc, #344]	; (801990c <__ieee754_sqrt+0x15c>)
 80197b2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80197b4:	0002      	movs	r2, r0
 80197b6:	0005      	movs	r5, r0
 80197b8:	0018      	movs	r0, r3
 80197ba:	000c      	movs	r4, r1
 80197bc:	b085      	sub	sp, #20
 80197be:	4008      	ands	r0, r1
 80197c0:	4298      	cmp	r0, r3
 80197c2:	d10f      	bne.n	80197e4 <__ieee754_sqrt+0x34>
 80197c4:	000b      	movs	r3, r1
 80197c6:	0028      	movs	r0, r5
 80197c8:	f7f8 fb42 	bl	8011e50 <__aeabi_dmul>
 80197cc:	0002      	movs	r2, r0
 80197ce:	000b      	movs	r3, r1
 80197d0:	0028      	movs	r0, r5
 80197d2:	0021      	movs	r1, r4
 80197d4:	f7f7 fbcc 	bl	8010f70 <__aeabi_dadd>
 80197d8:	0005      	movs	r5, r0
 80197da:	000c      	movs	r4, r1
 80197dc:	0028      	movs	r0, r5
 80197de:	0021      	movs	r1, r4
 80197e0:	b005      	add	sp, #20
 80197e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80197e4:	2900      	cmp	r1, #0
 80197e6:	dc10      	bgt.n	801980a <__ieee754_sqrt+0x5a>
 80197e8:	004b      	lsls	r3, r1, #1
 80197ea:	085b      	lsrs	r3, r3, #1
 80197ec:	432b      	orrs	r3, r5
 80197ee:	d0f5      	beq.n	80197dc <__ieee754_sqrt+0x2c>
 80197f0:	2000      	movs	r0, #0
 80197f2:	4281      	cmp	r1, r0
 80197f4:	d100      	bne.n	80197f8 <__ieee754_sqrt+0x48>
 80197f6:	e080      	b.n	80198fa <__ieee754_sqrt+0x14a>
 80197f8:	000b      	movs	r3, r1
 80197fa:	0028      	movs	r0, r5
 80197fc:	f7f8 fd94 	bl	8012328 <__aeabi_dsub>
 8019800:	0002      	movs	r2, r0
 8019802:	000b      	movs	r3, r1
 8019804:	f7f7 ff1e 	bl	8011644 <__aeabi_ddiv>
 8019808:	e7e6      	b.n	80197d8 <__ieee754_sqrt+0x28>
 801980a:	1508      	asrs	r0, r1, #20
 801980c:	d075      	beq.n	80198fa <__ieee754_sqrt+0x14a>
 801980e:	4b40      	ldr	r3, [pc, #256]	; (8019910 <__ieee754_sqrt+0x160>)
 8019810:	0309      	lsls	r1, r1, #12
 8019812:	18c4      	adds	r4, r0, r3
 8019814:	2380      	movs	r3, #128	; 0x80
 8019816:	0b09      	lsrs	r1, r1, #12
 8019818:	035b      	lsls	r3, r3, #13
 801981a:	4319      	orrs	r1, r3
 801981c:	07c3      	lsls	r3, r0, #31
 801981e:	d403      	bmi.n	8019828 <__ieee754_sqrt+0x78>
 8019820:	0fd3      	lsrs	r3, r2, #31
 8019822:	0049      	lsls	r1, r1, #1
 8019824:	18c9      	adds	r1, r1, r3
 8019826:	0052      	lsls	r2, r2, #1
 8019828:	1063      	asrs	r3, r4, #1
 801982a:	2400      	movs	r4, #0
 801982c:	0049      	lsls	r1, r1, #1
 801982e:	9303      	str	r3, [sp, #12]
 8019830:	0fd3      	lsrs	r3, r2, #31
 8019832:	18cb      	adds	r3, r1, r3
 8019834:	2180      	movs	r1, #128	; 0x80
 8019836:	2516      	movs	r5, #22
 8019838:	0020      	movs	r0, r4
 801983a:	0052      	lsls	r2, r2, #1
 801983c:	0389      	lsls	r1, r1, #14
 801983e:	1846      	adds	r6, r0, r1
 8019840:	429e      	cmp	r6, r3
 8019842:	dc02      	bgt.n	801984a <__ieee754_sqrt+0x9a>
 8019844:	1870      	adds	r0, r6, r1
 8019846:	1b9b      	subs	r3, r3, r6
 8019848:	1864      	adds	r4, r4, r1
 801984a:	0fd6      	lsrs	r6, r2, #31
 801984c:	005b      	lsls	r3, r3, #1
 801984e:	3d01      	subs	r5, #1
 8019850:	18f3      	adds	r3, r6, r3
 8019852:	0052      	lsls	r2, r2, #1
 8019854:	0849      	lsrs	r1, r1, #1
 8019856:	2d00      	cmp	r5, #0
 8019858:	d1f1      	bne.n	801983e <__ieee754_sqrt+0x8e>
 801985a:	2620      	movs	r6, #32
 801985c:	2780      	movs	r7, #128	; 0x80
 801985e:	0029      	movs	r1, r5
 8019860:	9601      	str	r6, [sp, #4]
 8019862:	063f      	lsls	r7, r7, #24
 8019864:	197e      	adds	r6, r7, r5
 8019866:	46b4      	mov	ip, r6
 8019868:	4283      	cmp	r3, r0
 801986a:	dc02      	bgt.n	8019872 <__ieee754_sqrt+0xc2>
 801986c:	d114      	bne.n	8019898 <__ieee754_sqrt+0xe8>
 801986e:	4296      	cmp	r6, r2
 8019870:	d812      	bhi.n	8019898 <__ieee754_sqrt+0xe8>
 8019872:	4665      	mov	r5, ip
 8019874:	4666      	mov	r6, ip
 8019876:	19ed      	adds	r5, r5, r7
 8019878:	9002      	str	r0, [sp, #8]
 801987a:	2e00      	cmp	r6, #0
 801987c:	da03      	bge.n	8019886 <__ieee754_sqrt+0xd6>
 801987e:	43ee      	mvns	r6, r5
 8019880:	0ff6      	lsrs	r6, r6, #31
 8019882:	1986      	adds	r6, r0, r6
 8019884:	9602      	str	r6, [sp, #8]
 8019886:	1a1b      	subs	r3, r3, r0
 8019888:	4562      	cmp	r2, ip
 801988a:	4180      	sbcs	r0, r0
 801988c:	4240      	negs	r0, r0
 801988e:	1a1b      	subs	r3, r3, r0
 8019890:	4660      	mov	r0, ip
 8019892:	1a12      	subs	r2, r2, r0
 8019894:	9802      	ldr	r0, [sp, #8]
 8019896:	19c9      	adds	r1, r1, r7
 8019898:	0fd6      	lsrs	r6, r2, #31
 801989a:	005b      	lsls	r3, r3, #1
 801989c:	18f3      	adds	r3, r6, r3
 801989e:	9e01      	ldr	r6, [sp, #4]
 80198a0:	0052      	lsls	r2, r2, #1
 80198a2:	3e01      	subs	r6, #1
 80198a4:	087f      	lsrs	r7, r7, #1
 80198a6:	9601      	str	r6, [sp, #4]
 80198a8:	2e00      	cmp	r6, #0
 80198aa:	d1db      	bne.n	8019864 <__ieee754_sqrt+0xb4>
 80198ac:	4313      	orrs	r3, r2
 80198ae:	d003      	beq.n	80198b8 <__ieee754_sqrt+0x108>
 80198b0:	1c4b      	adds	r3, r1, #1
 80198b2:	d127      	bne.n	8019904 <__ieee754_sqrt+0x154>
 80198b4:	0031      	movs	r1, r6
 80198b6:	3401      	adds	r4, #1
 80198b8:	4b16      	ldr	r3, [pc, #88]	; (8019914 <__ieee754_sqrt+0x164>)
 80198ba:	1060      	asrs	r0, r4, #1
 80198bc:	18c0      	adds	r0, r0, r3
 80198be:	0849      	lsrs	r1, r1, #1
 80198c0:	07e3      	lsls	r3, r4, #31
 80198c2:	d502      	bpl.n	80198ca <__ieee754_sqrt+0x11a>
 80198c4:	2380      	movs	r3, #128	; 0x80
 80198c6:	061b      	lsls	r3, r3, #24
 80198c8:	4319      	orrs	r1, r3
 80198ca:	9b03      	ldr	r3, [sp, #12]
 80198cc:	000d      	movs	r5, r1
 80198ce:	051c      	lsls	r4, r3, #20
 80198d0:	1823      	adds	r3, r4, r0
 80198d2:	001c      	movs	r4, r3
 80198d4:	e782      	b.n	80197dc <__ieee754_sqrt+0x2c>
 80198d6:	0ad1      	lsrs	r1, r2, #11
 80198d8:	3b15      	subs	r3, #21
 80198da:	0552      	lsls	r2, r2, #21
 80198dc:	2900      	cmp	r1, #0
 80198de:	d0fa      	beq.n	80198d6 <__ieee754_sqrt+0x126>
 80198e0:	2480      	movs	r4, #128	; 0x80
 80198e2:	0364      	lsls	r4, r4, #13
 80198e4:	4221      	tst	r1, r4
 80198e6:	d00a      	beq.n	80198fe <__ieee754_sqrt+0x14e>
 80198e8:	2420      	movs	r4, #32
 80198ea:	0016      	movs	r6, r2
 80198ec:	1a24      	subs	r4, r4, r0
 80198ee:	40e6      	lsrs	r6, r4
 80198f0:	1e45      	subs	r5, r0, #1
 80198f2:	4082      	lsls	r2, r0
 80198f4:	4331      	orrs	r1, r6
 80198f6:	1b58      	subs	r0, r3, r5
 80198f8:	e789      	b.n	801980e <__ieee754_sqrt+0x5e>
 80198fa:	2300      	movs	r3, #0
 80198fc:	e7ee      	b.n	80198dc <__ieee754_sqrt+0x12c>
 80198fe:	0049      	lsls	r1, r1, #1
 8019900:	3001      	adds	r0, #1
 8019902:	e7ef      	b.n	80198e4 <__ieee754_sqrt+0x134>
 8019904:	2301      	movs	r3, #1
 8019906:	3101      	adds	r1, #1
 8019908:	4399      	bics	r1, r3
 801990a:	e7d5      	b.n	80198b8 <__ieee754_sqrt+0x108>
 801990c:	7ff00000 	.word	0x7ff00000
 8019910:	fffffc01 	.word	0xfffffc01
 8019914:	3fe00000 	.word	0x3fe00000

08019918 <__errno>:
 8019918:	4b01      	ldr	r3, [pc, #4]	; (8019920 <__errno+0x8>)
 801991a:	6818      	ldr	r0, [r3, #0]
 801991c:	4770      	bx	lr
 801991e:	46c0      	nop			; (mov r8, r8)
 8019920:	200008b4 	.word	0x200008b4

08019924 <_close>:
 8019924:	2258      	movs	r2, #88	; 0x58
 8019926:	2001      	movs	r0, #1
 8019928:	4b01      	ldr	r3, [pc, #4]	; (8019930 <_close+0xc>)
 801992a:	4240      	negs	r0, r0
 801992c:	601a      	str	r2, [r3, #0]
 801992e:	4770      	bx	lr
 8019930:	200013e4 	.word	0x200013e4

08019934 <_fstat>:
 8019934:	2258      	movs	r2, #88	; 0x58
 8019936:	2001      	movs	r0, #1
 8019938:	4b01      	ldr	r3, [pc, #4]	; (8019940 <_fstat+0xc>)
 801993a:	4240      	negs	r0, r0
 801993c:	601a      	str	r2, [r3, #0]
 801993e:	4770      	bx	lr
 8019940:	200013e4 	.word	0x200013e4

08019944 <_isatty>:
 8019944:	2258      	movs	r2, #88	; 0x58
 8019946:	4b02      	ldr	r3, [pc, #8]	; (8019950 <_isatty+0xc>)
 8019948:	2000      	movs	r0, #0
 801994a:	601a      	str	r2, [r3, #0]
 801994c:	4770      	bx	lr
 801994e:	46c0      	nop			; (mov r8, r8)
 8019950:	200013e4 	.word	0x200013e4

08019954 <_lseek>:
 8019954:	2258      	movs	r2, #88	; 0x58
 8019956:	2001      	movs	r0, #1
 8019958:	4b01      	ldr	r3, [pc, #4]	; (8019960 <_lseek+0xc>)
 801995a:	4240      	negs	r0, r0
 801995c:	601a      	str	r2, [r3, #0]
 801995e:	4770      	bx	lr
 8019960:	200013e4 	.word	0x200013e4

08019964 <_read>:
 8019964:	2258      	movs	r2, #88	; 0x58
 8019966:	2001      	movs	r0, #1
 8019968:	4b01      	ldr	r3, [pc, #4]	; (8019970 <_read+0xc>)
 801996a:	4240      	negs	r0, r0
 801996c:	601a      	str	r2, [r3, #0]
 801996e:	4770      	bx	lr
 8019970:	200013e4 	.word	0x200013e4

08019974 <_sbrk>:
 8019974:	4a05      	ldr	r2, [pc, #20]	; (801998c <_sbrk+0x18>)
 8019976:	0003      	movs	r3, r0
 8019978:	6811      	ldr	r1, [r2, #0]
 801997a:	2900      	cmp	r1, #0
 801997c:	d101      	bne.n	8019982 <_sbrk+0xe>
 801997e:	4904      	ldr	r1, [pc, #16]	; (8019990 <_sbrk+0x1c>)
 8019980:	6011      	str	r1, [r2, #0]
 8019982:	6810      	ldr	r0, [r2, #0]
 8019984:	18c3      	adds	r3, r0, r3
 8019986:	6013      	str	r3, [r2, #0]
 8019988:	4770      	bx	lr
 801998a:	46c0      	nop			; (mov r8, r8)
 801998c:	20001018 	.word	0x20001018
 8019990:	200013e8 	.word	0x200013e8

08019994 <_init>:
 8019994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019996:	46c0      	nop			; (mov r8, r8)
 8019998:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801999a:	bc08      	pop	{r3}
 801999c:	469e      	mov	lr, r3
 801999e:	4770      	bx	lr

080199a0 <_fini>:
 80199a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80199a2:	46c0      	nop			; (mov r8, r8)
 80199a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80199a6:	bc08      	pop	{r3}
 80199a8:	469e      	mov	lr, r3
 80199aa:	4770      	bx	lr
