{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676648753840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676648753847 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 17 23:45:53 2023 " "Processing started: Fri Feb 17 23:45:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676648753847 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648753847 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cnn -c cnn " "Command: quartus_map --read_settings_files=on --write_settings_files=off cnn -c cnn" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648753847 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676648755415 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676648755415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-behav " "Found design unit 1: top-behav" {  } { { "top/top.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764508 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top/top.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg-behav " "Found design unit 1: seg-behav" {  } { { "seg.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764517 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg " "Found entity 1: seg" {  } { { "seg.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmos_lcd_pll_sdram/wrfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/wrfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrfifo-SYN " "Found design unit 1: wrfifo-SYN" {  } { { "cmos_lcd_pll_sdram/wrfifo.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/wrfifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764526 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Found entity 1: wrfifo" {  } { { "cmos_lcd_pll_sdram/wrfifo.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/wrfifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmos_lcd_pll_sdram/sdram_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/sdram_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_top-structure " "Found design unit 1: sdram_top-structure" {  } { { "cmos_lcd_pll_sdram/sdram_top.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_top.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764536 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "cmos_lcd_pll_sdram/sdram_top.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmos_lcd_pll_sdram/sdram_fifo_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/sdram_fifo_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_fifo_ctrl-behav " "Found design unit 1: sdram_fifo_ctrl-behav" {  } { { "cmos_lcd_pll_sdram/sdram_fifo_ctrl.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_fifo_ctrl.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764546 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_fifo_ctrl " "Found entity 1: sdram_fifo_ctrl" {  } { { "cmos_lcd_pll_sdram/sdram_fifo_ctrl.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_fifo_ctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmos_lcd_pll_sdram/sdram_datas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/sdram_datas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_datas-behav " "Found design unit 1: sdram_datas-behav" {  } { { "cmos_lcd_pll_sdram/sdram_datas.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_datas.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764555 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_datas " "Found entity 1: sdram_datas" {  } { { "cmos_lcd_pll_sdram/sdram_datas.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_datas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmos_lcd_pll_sdram/sdram_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/sdram_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_ctrl-behav " "Found design unit 1: sdram_ctrl-behav" {  } { { "cmos_lcd_pll_sdram/sdram_ctrl.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_ctrl.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764565 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "cmos_lcd_pll_sdram/sdram_ctrl.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_ctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmos_lcd_pll_sdram/sdram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/sdram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_controller-structure " "Found design unit 1: sdram_controller-structure" {  } { { "cmos_lcd_pll_sdram/sdram_controller.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_controller.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764575 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "cmos_lcd_pll_sdram/sdram_controller.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmos_lcd_pll_sdram/sdram_cmd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/sdram_cmd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_cmd-behav " "Found design unit 1: sdram_cmd-behav" {  } { { "cmos_lcd_pll_sdram/sdram_cmd.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_cmd.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764584 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Found entity 1: sdram_cmd" {  } { { "cmos_lcd_pll_sdram/sdram_cmd.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_cmd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmos_lcd_pll_sdram/rdfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/rdfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rdfifo-SYN " "Found design unit 1: rdfifo-SYN" {  } { { "cmos_lcd_pll_sdram/rdfifo.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/rdfifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764592 ""} { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Found entity 1: rdfifo" {  } { { "cmos_lcd_pll_sdram/rdfifo.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/rdfifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmos_lcd_pll_sdram/rd_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/rd_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rd_id-behav " "Found design unit 1: rd_id-behav" {  } { { "cmos_lcd_pll_sdram/rd_id.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/rd_id.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764601 ""} { "Info" "ISGN_ENTITY_NAME" "1 rd_id " "Found entity 1: rd_id" {  } { { "cmos_lcd_pll_sdram/rd_id.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/rd_id.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7725_rgb565_lcd-structure " "Found design unit 1: ov7725_rgb565_lcd-structure" {  } { { "cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764610 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7725_rgb565_lcd " "Found entity 1: ov7725_rgb565_lcd" {  } { { "cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmos_lcd_pll_sdram/lcd_rgb_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/lcd_rgb_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_rgb_top-stru " "Found design unit 1: lcd_rgb_top-stru" {  } { { "cmos_lcd_pll_sdram/lcd_rgb_top.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/lcd_rgb_top.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764619 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_rgb_top " "Found entity 1: lcd_rgb_top" {  } { { "cmos_lcd_pll_sdram/lcd_rgb_top.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/lcd_rgb_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmos_lcd_pll_sdram/lcd_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/lcd_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_driver-behav " "Found design unit 1: lcd_driver-behav" {  } { { "cmos_lcd_pll_sdram/lcd_driver.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/lcd_driver.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764628 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "cmos_lcd_pll_sdram/lcd_driver.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/lcd_driver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmos_lcd_pll_sdram/lcd_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/lcd_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display-behav " "Found design unit 1: lcd_display-behav" {  } { { "cmos_lcd_pll_sdram/lcd_display.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/lcd_display.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764639 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display " "Found entity 1: lcd_display" {  } { { "cmos_lcd_pll_sdram/lcd_display.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/lcd_display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmos_lcd_pll_sdram/i2c_ov7725_rgb565_cfg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/i2c_ov7725_rgb565_cfg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_ov7725_rgb565_cfg-behav " "Found design unit 1: i2c_ov7725_rgb565_cfg-behav" {  } { { "cmos_lcd_pll_sdram/i2c_ov7725_rgb565_cfg.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/i2c_ov7725_rgb565_cfg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764649 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_ov7725_rgb565_cfg " "Found entity 1: i2c_ov7725_rgb565_cfg" {  } { { "cmos_lcd_pll_sdram/i2c_ov7725_rgb565_cfg.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/i2c_ov7725_rgb565_cfg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmos_lcd_pll_sdram/i2c_dri.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/i2c_dri.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_dri-behav " "Found design unit 1: i2c_dri-behav" {  } { { "cmos_lcd_pll_sdram/i2c_dri.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/i2c_dri.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764660 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_dri " "Found entity 1: i2c_dri" {  } { { "cmos_lcd_pll_sdram/i2c_dri.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/i2c_dri.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmos_lcd_pll_sdram/cmos_tailor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/cmos_tailor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmos_tailor-behav " "Found design unit 1: cmos_tailor-behav" {  } { { "cmos_lcd_pll_sdram/cmos_tailor.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/cmos_tailor.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764668 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmos_tailor " "Found entity 1: cmos_tailor" {  } { { "cmos_lcd_pll_sdram/cmos_tailor.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/cmos_tailor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmos_lcd_pll_sdram/cmos_data_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/cmos_data_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmos_data_top-structure " "Found design unit 1: cmos_data_top-structure" {  } { { "cmos_lcd_pll_sdram/cmos_data_top.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/cmos_data_top.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764676 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmos_data_top " "Found entity 1: cmos_data_top" {  } { { "cmos_lcd_pll_sdram/cmos_data_top.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/cmos_data_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmos_lcd_pll_sdram/cmos_capture_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/cmos_capture_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmos_capture_data-behav " "Found design unit 1: cmos_capture_data-behav" {  } { { "cmos_lcd_pll_sdram/cmos_capture_data.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/cmos_capture_data.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764684 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmos_capture_data " "Found entity 1: cmos_capture_data" {  } { { "cmos_lcd_pll_sdram/cmos_capture_data.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/cmos_capture_data.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmos_lcd_pll_sdram/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-behav " "Found design unit 1: clk_div-behav" {  } { { "cmos_lcd_pll_sdram/clk_div.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/clk_div.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764693 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "cmos_lcd_pll_sdram/clk_div.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/clk_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_cnn/wr_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_cnn/wr_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wr_control-behav " "Found design unit 1: wr_control-behav" {  } { { "rtl_cnn/wr_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/wr_control.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764702 ""} { "Info" "ISGN_ENTITY_NAME" "1 wr_control " "Found entity 1: wr_control" {  } { { "rtl_cnn/wr_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/wr_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_cnn/top_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_cnn/top_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_control-behav " "Found design unit 1: top_control-behav" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764710 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_control " "Found entity 1: top_control" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_cnn/to_gray.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_cnn/to_gray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 to_gray-stru " "Found design unit 1: to_gray-stru" {  } { { "rtl_cnn/to_gray.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/to_gray.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764720 ""} { "Info" "ISGN_ENTITY_NAME" "1 to_gray " "Found entity 1: to_gray" {  } { { "rtl_cnn/to_gray.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/to_gray.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_cnn/rom_weight.vhd 6 3 " "Found 6 design units, including 3 entities, in source file rtl_cnn/rom_weight.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_weight-behav " "Found design unit 1: rom_weight-behav" {  } { { "rtl_cnn/rom_weight.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/rom_weight.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764727 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 weight_addr_ctrl-behav " "Found design unit 2: weight_addr_ctrl-behav" {  } { { "rtl_cnn/rom_weight.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/rom_weight.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764727 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 w_buffer-behav " "Found design unit 3: w_buffer-behav" {  } { { "rtl_cnn/rom_weight.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/rom_weight.vhd" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764727 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_weight " "Found entity 1: rom_weight" {  } { { "rtl_cnn/rom_weight.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/rom_weight.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764727 ""} { "Info" "ISGN_ENTITY_NAME" "2 weight_addr_ctrl " "Found entity 2: weight_addr_ctrl" {  } { { "rtl_cnn/rom_weight.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/rom_weight.vhd" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764727 ""} { "Info" "ISGN_ENTITY_NAME" "3 w_buffer " "Found entity 3: w_buffer" {  } { { "rtl_cnn/rom_weight.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/rom_weight.vhd" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_cnn/ram_pixel.vhd 4 2 " "Found 4 design units, including 2 entities, in source file rtl_cnn/ram_pixel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_pixel-structure " "Found design unit 1: ram_pixel-structure" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764734 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 data_enable-behav " "Found design unit 2: data_enable-behav" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 388 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764734 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_pixel " "Found entity 1: ram_pixel" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764734 ""} { "Info" "ISGN_ENTITY_NAME" "2 data_enable " "Found entity 2: data_enable" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_cnn/gray_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_cnn/gray_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gray_in-behav " "Found design unit 1: gray_in-behav" {  } { { "rtl_cnn/gray_in.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/gray_in.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764741 ""} { "Info" "ISGN_ENTITY_NAME" "1 gray_in " "Found entity 1: gray_in" {  } { { "rtl_cnn/gray_in.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/gray_in.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_cnn/full_connect.vhd 6 3 " "Found 6 design units, including 3 entities, in source file rtl_cnn/full_connect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_connect-behav " "Found design unit 1: full_connect-behav" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764750 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 multi-behav " "Found design unit 2: multi-behav" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 364 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764750 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 full_sipo-behav " "Found design unit 3: full_sipo-behav" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 399 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764750 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_connect " "Found entity 1: full_connect" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764750 ""} { "Info" "ISGN_ENTITY_NAME" "2 multi " "Found entity 2: multi" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764750 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_sipo " "Found entity 3: full_sipo" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 386 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_cnn/conv_maxpool.vhd 16 8 " "Found 16 design units, including 8 entities, in source file rtl_cnn/conv_maxpool.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_maxpool-structure " "Found design unit 1: conv_maxpool-structure" {  } { { "rtl_cnn/conv_maxpool.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764758 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 read_data_sipo-behav " "Found design unit 2: read_data_sipo-behav" {  } { { "rtl_cnn/conv_maxpool.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 221 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764758 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 Parallel_Conv-behav " "Found design unit 3: Parallel_Conv-behav" {  } { { "rtl_cnn/conv_maxpool.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 301 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764758 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 pool2d-behav " "Found design unit 4: pool2d-behav" {  } { { "rtl_cnn/conv_maxpool.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 541 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764758 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 maxpool_one-behav " "Found design unit 5: maxpool_one-behav" {  } { { "rtl_cnn/conv_maxpool.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 601 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764758 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 ftoe-behav " "Found design unit 6: ftoe-behav" {  } { { "rtl_cnn/conv_maxpool.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 715 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764758 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 sig_select-dataflow " "Found design unit 7: sig_select-dataflow" {  } { { "rtl_cnn/conv_maxpool.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 843 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764758 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 result_select-dataflow " "Found design unit 8: result_select-dataflow" {  } { { "rtl_cnn/conv_maxpool.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 874 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764758 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_maxpool " "Found entity 1: conv_maxpool" {  } { { "rtl_cnn/conv_maxpool.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764758 ""} { "Info" "ISGN_ENTITY_NAME" "2 read_data_sipo " "Found entity 2: read_data_sipo" {  } { { "rtl_cnn/conv_maxpool.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764758 ""} { "Info" "ISGN_ENTITY_NAME" "3 Parallel_Conv " "Found entity 3: Parallel_Conv" {  } { { "rtl_cnn/conv_maxpool.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764758 ""} { "Info" "ISGN_ENTITY_NAME" "4 pool2d " "Found entity 4: pool2d" {  } { { "rtl_cnn/conv_maxpool.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 520 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764758 ""} { "Info" "ISGN_ENTITY_NAME" "5 maxpool_one " "Found entity 5: maxpool_one" {  } { { "rtl_cnn/conv_maxpool.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 586 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764758 ""} { "Info" "ISGN_ENTITY_NAME" "6 ftoe " "Found entity 6: ftoe" {  } { { "rtl_cnn/conv_maxpool.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764758 ""} { "Info" "ISGN_ENTITY_NAME" "7 sig_select " "Found entity 7: sig_select" {  } { { "rtl_cnn/conv_maxpool.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764758 ""} { "Info" "ISGN_ENTITY_NAME" "8 result_select " "Found entity 8: result_select" {  } { { "rtl_cnn/conv_maxpool.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 860 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_cnn/conv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_cnn/conv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv-behav " "Found design unit 1: conv-behav" {  } { { "rtl_cnn/conv.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764767 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv " "Found entity 1: conv" {  } { { "rtl_cnn/conv.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_cnn/cnnst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_cnn/cnnst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnnst-behav " "Found design unit 1: cnnst-behav" {  } { { "rtl_cnn/cnnst.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/cnnst.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764776 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnnst " "Found entity 1: cnnst" {  } { { "rtl_cnn/cnnst.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/cnnst.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_cnn/cnn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_cnn/cnn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnn-behav " "Found design unit 1: cnn-behav" {  } { { "rtl_cnn/cnn.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/cnn.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764784 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnn " "Found entity 1: cnn" {  } { { "rtl_cnn/cnn.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/cnn.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_cnn/addr_init.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl_cnn/addr_init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_init-behav " "Found design unit 1: addr_init-behav" {  } { { "rtl_cnn/addr_init.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/addr_init.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764793 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr_init " "Found entity 1: addr_init" {  } { { "rtl_cnn/addr_init.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/addr_init.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_input-SYN " "Found design unit 1: ram_input-SYN" {  } { { "ram_input.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/ram_input.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764801 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_input " "Found entity 1: ram_input" {  } { { "ram_input.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/ram_input.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_input_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_input_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_input_b-SYN " "Found design unit 1: ram_input_b-SYN" {  } { { "ram_input_b.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/ram_input_b.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764809 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_input_b " "Found entity 1: ram_input_b" {  } { { "ram_input_b.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/ram_input_b.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_input_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_input_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_input_c-SYN " "Found design unit 1: ram_input_c-SYN" {  } { { "ram_input_c.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/ram_input_c.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764816 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_input_c " "Found entity 1: ram_input_c" {  } { { "ram_input_c.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/ram_input_c.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_input_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_input_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_input_d-SYN " "Found design unit 1: ram_input_d-SYN" {  } { { "ram_input_d.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/ram_input_d.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764825 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_input_d " "Found entity 1: ram_input_d" {  } { { "ram_input_d.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/ram_input_d.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_output1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_output1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_output1-SYN " "Found design unit 1: ram_output1-SYN" {  } { { "ram_output1.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output1.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764832 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_output1 " "Found entity 1: ram_output1" {  } { { "ram_output1.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_output1_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_output1_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_output1_b-SYN " "Found design unit 1: ram_output1_b-SYN" {  } { { "ram_output1_b.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output1_b.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764841 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_output1_b " "Found entity 1: ram_output1_b" {  } { { "ram_output1_b.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output1_b.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_output1_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_output1_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_output1_c-SYN " "Found design unit 1: ram_output1_c-SYN" {  } { { "ram_output1_c.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output1_c.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764847 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_output1_c " "Found entity 1: ram_output1_c" {  } { { "ram_output1_c.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output1_c.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_output1_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_output1_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_output1_d-SYN " "Found design unit 1: ram_output1_d-SYN" {  } { { "ram_output1_d.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output1_d.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764855 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_output1_d " "Found entity 1: ram_output1_d" {  } { { "ram_output1_d.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output1_d.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_output2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_output2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_output2-SYN " "Found design unit 1: ram_output2-SYN" {  } { { "ram_output2.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output2.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764863 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_output2 " "Found entity 1: ram_output2" {  } { { "ram_output2.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_output2_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_output2_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_output2_b-SYN " "Found design unit 1: ram_output2_b-SYN" {  } { { "ram_output2_b.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output2_b.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764871 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_output2_b " "Found entity 1: ram_output2_b" {  } { { "ram_output2_b.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output2_b.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_output2_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_output2_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_output2_c-SYN " "Found design unit 1: ram_output2_c-SYN" {  } { { "ram_output2_c.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output2_c.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764879 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_output2_c " "Found entity 1: ram_output2_c" {  } { { "ram_output2_c.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output2_c.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_output2_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_output2_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_output2_d-SYN " "Found design unit 1: ram_output2_d-SYN" {  } { { "ram_output2_d.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output2_d.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764887 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_output2_d " "Found entity 1: ram_output2_d" {  } { { "ram_output2_d.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output2_d.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_read.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_read.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_read-SYN " "Found design unit 1: rom_read-SYN" {  } { { "rom_read.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rom_read.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764895 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_read " "Found entity 1: rom_read" {  } { { "rom_read.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rom_read.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_clk-SYN " "Found design unit 1: pll_clk-SYN" {  } { { "pll_clk.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/pll_clk.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764904 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_clk " "Found entity 1: pll_clk" {  } { { "pll_clk.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/pll_clk.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648764904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648764904 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676648767519 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnn_finish top.vhd(48) " "Verilog HDL or VHDL warning at top.vhd(48): object \"cnn_finish\" assigned a value but never read" {  } { { "top/top.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676648767520 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i top.vhd(51) " "Verilog HDL or VHDL warning at top.vhd(51): object \"i\" assigned a value but never read" {  } { { "top/top.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676648767520 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j top.vhd(51) " "Verilog HDL or VHDL warning at top.vhd(51): object \"j\" assigned a value but never read" {  } { { "top/top.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676648767520 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7725_rgb565_lcd ov7725_rgb565_lcd:U0 " "Elaborating entity \"ov7725_rgb565_lcd\" for hierarchy \"ov7725_rgb565_lcd:U0\"" {  } { { "top/top.vhd" "U0" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648767541 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rb ov7725_rgb565_lcd.vhd(39) " "VHDL Signal Declaration warning at ov7725_rgb565_lcd.vhd(39): used implicit default value for signal \"rb\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676648767542 "|top|ov7725_rgb565_lcd:U0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmos_frame_vsync ov7725_rgb565_lcd.vhd(203) " "Verilog HDL or VHDL warning at ov7725_rgb565_lcd.vhd(203): object \"cmos_frame_vsync\" assigned a value but never read" {  } { { "cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676648767542 "|top|ov7725_rgb565_lcd:U0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmos_frame_href ov7725_rgb565_lcd.vhd(204) " "Verilog HDL or VHDL warning at ov7725_rgb565_lcd.vhd(204): object \"cmos_frame_href\" assigned a value but never read" {  } { { "cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676648767542 "|top|ov7725_rgb565_lcd:U0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h_pixel ov7725_rgb565_lcd.vhd(211) " "Verilog HDL or VHDL warning at ov7725_rgb565_lcd.vhd(211): object \"h_pixel\" assigned a value but never read" {  } { { "cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676648767542 "|top|ov7725_rgb565_lcd:U0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "v_pixel ov7725_rgb565_lcd.vhd(212) " "Verilog HDL or VHDL warning at ov7725_rgb565_lcd.vhd(212): object \"v_pixel\" assigned a value but never read" {  } { { "cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676648767542 "|top|ov7725_rgb565_lcd:U0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_vsync ov7725_rgb565_lcd.vhd(216) " "Verilog HDL or VHDL warning at ov7725_rgb565_lcd.vhd(216): object \"rd_vsync\" assigned a value but never read" {  } { { "cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676648767542 "|top|ov7725_rgb565_lcd:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk ov7725_rgb565_lcd:U0\|pll_clk:u_pll_clk " "Elaborating entity \"pll_clk\" for hierarchy \"ov7725_rgb565_lcd:U0\|pll_clk:u_pll_clk\"" {  } { { "cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd" "u_pll_clk" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648767569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ov7725_rgb565_lcd:U0\|pll_clk:u_pll_clk\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ov7725_rgb565_lcd:U0\|pll_clk:u_pll_clk\|altpll:altpll_component\"" {  } { { "pll_clk.vhd" "altpll_component" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/pll_clk.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648767695 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ov7725_rgb565_lcd:U0\|pll_clk:u_pll_clk\|altpll:altpll_component " "Elaborated megafunction instantiation \"ov7725_rgb565_lcd:U0\|pll_clk:u_pll_clk\|altpll:altpll_component\"" {  } { { "pll_clk.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/pll_clk.vhd" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648767705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ov7725_rgb565_lcd:U0\|pll_clk:u_pll_clk\|altpll:altpll_component " "Instantiated megafunction \"ov7725_rgb565_lcd:U0\|pll_clk:u_pll_clk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2083 " "Parameter \"clk1_phase_shift\" = \"-2083\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648767705 ""}  } { { "pll_clk.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/pll_clk.vhd" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676648767705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk_altpll " "Found entity 1: pll_clk_altpll" {  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/pll_clk_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648767794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648767794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk_altpll ov7725_rgb565_lcd:U0\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated " "Elaborating entity \"pll_clk_altpll\" for hierarchy \"ov7725_rgb565_lcd:U0\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648767802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ov7725_rgb565_cfg ov7725_rgb565_lcd:U0\|i2c_ov7725_rgb565_cfg:u_i2c_cfg " "Elaborating entity \"i2c_ov7725_rgb565_cfg\" for hierarchy \"ov7725_rgb565_lcd:U0\|i2c_ov7725_rgb565_cfg:u_i2c_cfg\"" {  } { { "cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd" "u_i2c_cfg" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648767835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_dri ov7725_rgb565_lcd:U0\|i2c_dri:u_i2c_dri " "Elaborating entity \"i2c_dri\" for hierarchy \"ov7725_rgb565_lcd:U0\|i2c_dri:u_i2c_dri\"" {  } { { "cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd" "u_i2c_dri" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648767854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos_data_top ov7725_rgb565_lcd:U0\|cmos_data_top:u_cmos_data_top " "Elaborating entity \"cmos_data_top\" for hierarchy \"ov7725_rgb565_lcd:U0\|cmos_data_top:u_cmos_data_top\"" {  } { { "cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd" "u_cmos_data_top" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648767928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos_tailor ov7725_rgb565_lcd:U0\|cmos_data_top:u_cmos_data_top\|cmos_tailor:u_cmos_tailor " "Elaborating entity \"cmos_tailor\" for hierarchy \"ov7725_rgb565_lcd:U0\|cmos_data_top:u_cmos_data_top\|cmos_tailor:u_cmos_tailor\"" {  } { { "cmos_lcd_pll_sdram/cmos_data_top.vhd" "u_cmos_tailor" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/cmos_data_top.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648767939 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cam_border_pos_r cmos_tailor.vhd(44) " "VHDL Signal Declaration warning at cmos_tailor.vhd(44): used implicit default value for signal \"cam_border_pos_r\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cmos_lcd_pll_sdram/cmos_tailor.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/cmos_tailor.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676648767940 "|top|ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos_capture_data ov7725_rgb565_lcd:U0\|cmos_data_top:u_cmos_data_top\|cmos_capture_data:u_cmos_capture_data " "Elaborating entity \"cmos_capture_data\" for hierarchy \"ov7725_rgb565_lcd:U0\|cmos_data_top:u_cmos_data_top\|cmos_capture_data:u_cmos_capture_data\"" {  } { { "cmos_lcd_pll_sdram/cmos_data_top.vhd" "u_cmos_capture_data" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/cmos_data_top.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648767954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top " "Elaborating entity \"sdram_top\" for hierarchy \"ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\"" {  } { { "cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd" "u_sdram_top" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648767966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_fifo_ctrl ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl " "Elaborating entity \"sdram_fifo_ctrl\" for hierarchy \"ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\"" {  } { { "cmos_lcd_pll_sdram/sdram_top.vhd" "u_sdram_fifo_ctrl" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_top.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648767979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrfifo ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo " "Elaborating entity \"wrfifo\" for hierarchy \"ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\"" {  } { { "cmos_lcd_pll_sdram/sdram_fifo_ctrl.vhd" "u_wrfifo" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_fifo_ctrl.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648767997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "cmos_lcd_pll_sdram/wrfifo.vhd" "dcfifo_component" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/wrfifo.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648768420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "cmos_lcd_pll_sdram/wrfifo.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/wrfifo.vhd" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648768422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648768422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648768422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648768422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648768422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648768422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648768422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648768422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648768422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648768422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648768422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648768422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648768422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648768422 ""}  } { { "cmos_lcd_pll_sdram/wrfifo.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/wrfifo.vhd" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676648768422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ilj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ilj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ilj1 " "Found entity 1: dcfifo_ilj1" {  } { { "db/dcfifo_ilj1.tdf" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_ilj1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648768531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648768531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ilj1 ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated " "Elaborating entity \"dcfifo_ilj1\" for hierarchy \"ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648768536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648768582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648768582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_ilj1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_ilj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648768591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/a_graycounter_677.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648768674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648768674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_ilj1.tdf" "rdptr_g1p" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_ilj1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648768684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/a_graycounter_2lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648768758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648768758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_ilj1.tdf" "wrptr_g1p" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_ilj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648768767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8271.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8271.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8271 " "Found entity 1: altsyncram_8271" {  } { { "db/altsyncram_8271.tdf" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/altsyncram_8271.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648768839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648768839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8271 ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|altsyncram_8271:fifo_ram " "Elaborating entity \"altsyncram_8271\" for hierarchy \"ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|altsyncram_8271:fifo_ram\"" {  } { { "db/dcfifo_ilj1.tdf" "fifo_ram" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_ilj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648768849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648768893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648768893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_ilj1.tdf" "rs_brp" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_ilj1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648768902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648768963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648768963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\"" {  } { { "db/dcfifo_ilj1.tdf" "rs_dgwp" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_ilj1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648768973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648769016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648769016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_qe9:dffpipe11 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_qe9:dffpipe11\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe11" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648769031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_ilj1.tdf" "ws_dgrp" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_ilj1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648769048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/cmpr_c66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648769168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648769168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_c66\" for hierarchy \"ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_ilj1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_ilj1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648769189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648769278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648769278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_b66\" for hierarchy \"ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_ilj1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_ilj1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648769289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648769462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648769462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_ilj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_ilj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_ilj1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648769472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdfifo ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo " "Elaborating entity \"rdfifo\" for hierarchy \"ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\"" {  } { { "cmos_lcd_pll_sdram/sdram_fifo_ctrl.vhd" "u_rdfifo" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_fifo_ctrl.vhd" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648769583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "cmos_lcd_pll_sdram/rdfifo.vhd" "dcfifo_component" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/rdfifo.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648769804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "cmos_lcd_pll_sdram/rdfifo.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/rdfifo.vhd" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648769806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648769806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648769806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648769806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648769806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648769806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648769806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648769806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648769806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648769806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648769806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648769806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648769806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648769806 ""}  } { { "cmos_lcd_pll_sdram/rdfifo.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/rdfifo.vhd" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676648769806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_5mj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_5mj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_5mj1 " "Found entity 1: dcfifo_5mj1" {  } { { "db/dcfifo_5mj1.tdf" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_5mj1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648769913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648769913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_5mj1 ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_5mj1:auto_generated " "Elaborating entity \"dcfifo_5mj1\" for hierarchy \"ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_5mj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648769920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_e98.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_e98 " "Found entity 1: alt_synch_pipe_e98" {  } { { "db/alt_synch_pipe_e98.tdf" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/alt_synch_pipe_e98.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648770039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648770039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_e98 ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_5mj1:auto_generated\|alt_synch_pipe_e98:rs_dgwp " "Elaborating entity \"alt_synch_pipe_e98\" for hierarchy \"ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_5mj1:auto_generated\|alt_synch_pipe_e98:rs_dgwp\"" {  } { { "db/dcfifo_5mj1.tdf" "rs_dgwp" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_5mj1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648770049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648770144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648770144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_5mj1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_5mj1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\"" {  } { { "db/dcfifo_5mj1.tdf" "ws_dgrp" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_5mj1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648770155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648770214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648770214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_5mj1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe4 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_5mj1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe4\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe4" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648770230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller " "Elaborating entity \"sdram_controller\" for hierarchy \"ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\"" {  } { { "cmos_lcd_pll_sdram/sdram_top.vhd" "u_sdram_controller" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_top.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648770483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl " "Elaborating entity \"sdram_ctrl\" for hierarchy \"ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\"" {  } { { "cmos_lcd_pll_sdram/sdram_controller.vhd" "u_sdram_ctrl" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_controller.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648770494 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig12 sdram_ctrl.vhd(335) " "VHDL Process Statement warning at sdram_ctrl.vhd(335): signal \"sig12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cmos_lcd_pll_sdram/sdram_ctrl.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_ctrl.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648770498 "|top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig13 sdram_ctrl.vhd(339) " "VHDL Process Statement warning at sdram_ctrl.vhd(339): signal \"sig13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cmos_lcd_pll_sdram/sdram_ctrl.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_ctrl.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648770498 "|top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig14 sdram_ctrl.vhd(343) " "VHDL Process Statement warning at sdram_ctrl.vhd(343): signal \"sig14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cmos_lcd_pll_sdram/sdram_ctrl.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_ctrl.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648770498 "|top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig15 sdram_ctrl.vhd(351) " "VHDL Process Statement warning at sdram_ctrl.vhd(351): signal \"sig15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cmos_lcd_pll_sdram/sdram_ctrl.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_ctrl.vhd" 351 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648770498 "|top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig16 sdram_ctrl.vhd(353) " "VHDL Process Statement warning at sdram_ctrl.vhd(353): signal \"sig16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cmos_lcd_pll_sdram/sdram_ctrl.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_ctrl.vhd" 353 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648770498 "|top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig17 sdram_ctrl.vhd(355) " "VHDL Process Statement warning at sdram_ctrl.vhd(355): signal \"sig17\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cmos_lcd_pll_sdram/sdram_ctrl.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_ctrl.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648770498 "|top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig18 sdram_ctrl.vhd(357) " "VHDL Process Statement warning at sdram_ctrl.vhd(357): signal \"sig18\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cmos_lcd_pll_sdram/sdram_ctrl.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_ctrl.vhd" 357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648770498 "|top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig19 sdram_ctrl.vhd(359) " "VHDL Process Statement warning at sdram_ctrl.vhd(359): signal \"sig19\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cmos_lcd_pll_sdram/sdram_ctrl.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_ctrl.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648770498 "|top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig20 sdram_ctrl.vhd(361) " "VHDL Process Statement warning at sdram_ctrl.vhd(361): signal \"sig20\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cmos_lcd_pll_sdram/sdram_ctrl.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_ctrl.vhd" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648770499 "|top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig21 sdram_ctrl.vhd(363) " "VHDL Process Statement warning at sdram_ctrl.vhd(363): signal \"sig21\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cmos_lcd_pll_sdram/sdram_ctrl.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_ctrl.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648770499 "|top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cmd ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd " "Elaborating entity \"sdram_cmd\" for hierarchy \"ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\"" {  } { { "cmos_lcd_pll_sdram/sdram_controller.vhd" "u_sdram_cmd" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_controller.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648770512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_datas ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_datas:u_sdram_datas " "Elaborating entity \"sdram_datas\" for hierarchy \"ov7725_rgb565_lcd:U0\|sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_datas:u_sdram_datas\"" {  } { { "cmos_lcd_pll_sdram/sdram_controller.vhd" "u_sdram_datas" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_controller.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648770527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_rgb_top ov7725_rgb565_lcd:U0\|lcd_rgb_top:u_lcd_rgb_top " "Elaborating entity \"lcd_rgb_top\" for hierarchy \"ov7725_rgb565_lcd:U0\|lcd_rgb_top:u_lcd_rgb_top\"" {  } { { "cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd" "u_lcd_rgb_top" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648770542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div ov7725_rgb565_lcd:U0\|lcd_rgb_top:u_lcd_rgb_top\|clk_div:u_clk_div " "Elaborating entity \"clk_div\" for hierarchy \"ov7725_rgb565_lcd:U0\|lcd_rgb_top:u_lcd_rgb_top\|clk_div:u_clk_div\"" {  } { { "cmos_lcd_pll_sdram/lcd_rgb_top.vhd" "u_clk_div" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/lcd_rgb_top.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648770559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rd_id ov7725_rgb565_lcd:U0\|lcd_rgb_top:u_lcd_rgb_top\|rd_id:u_rd_id " "Elaborating entity \"rd_id\" for hierarchy \"ov7725_rgb565_lcd:U0\|lcd_rgb_top:u_lcd_rgb_top\|rd_id:u_rd_id\"" {  } { { "cmos_lcd_pll_sdram/lcd_rgb_top.vhd" "u_rd_id" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/lcd_rgb_top.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648770574 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lcd_rgb rd_id.vhd(20) " "VHDL Process Statement warning at rd_id.vhd(20): signal \"lcd_rgb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cmos_lcd_pll_sdram/rd_id.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/rd_id.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648770574 "|top|ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver ov7725_rgb565_lcd:U0\|lcd_rgb_top:u_lcd_rgb_top\|lcd_driver:u_lcd_driver " "Elaborating entity \"lcd_driver\" for hierarchy \"ov7725_rgb565_lcd:U0\|lcd_rgb_top:u_lcd_rgb_top\|lcd_driver:u_lcd_driver\"" {  } { { "cmos_lcd_pll_sdram/lcd_rgb_top.vhd" "u_lcd_driver" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/lcd_rgb_top.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648770590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display ov7725_rgb565_lcd:U0\|lcd_rgb_top:u_lcd_rgb_top\|lcd_display:u_lcd_display " "Elaborating entity \"lcd_display\" for hierarchy \"ov7725_rgb565_lcd:U0\|lcd_rgb_top:u_lcd_rgb_top\|lcd_display:u_lcd_display\"" {  } { { "cmos_lcd_pll_sdram/lcd_rgb_top.vhd" "u_lcd_display" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/lcd_rgb_top.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648770616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_gray to_gray:U1 " "Elaborating entity \"to_gray\" for hierarchy \"to_gray:U1\"" {  } { { "top/top.vhd" "U1" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648770631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnn cnn:U2 " "Elaborating entity \"cnn\" for hierarchy \"cnn:U2\"" {  } { { "top/top.vhd" "U2" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648770987 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rd_data.vhd 2 1 " "Using design file rd_data.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rd_data-structure " "Found design unit 1: rd_data-structure" {  } { { "rd_data.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_data.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648771042 ""} { "Info" "ISGN_ENTITY_NAME" "1 rd_data " "Found entity 1: rd_data" {  } { { "rd_data.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_data.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648771042 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1676648771042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rd_data cnn:U2\|rd_data:U0 " "Elaborating entity \"rd_data\" for hierarchy \"cnn:U2\|rd_data:U0\"" {  } { { "rtl_cnn/cnn.vhd" "U0" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/cnn.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648771048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_weight cnn:U2\|rd_data:U0\|rom_weight:U0 " "Elaborating entity \"rom_weight\" for hierarchy \"cnn:U2\|rd_data:U0\|rom_weight:U0\"" {  } { { "rd_data.vhd" "U0" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_data.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648771059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_addr_ctrl cnn:U2\|rd_data:U0\|rom_weight:U0\|weight_addr_ctrl:U0 " "Elaborating entity \"weight_addr_ctrl\" for hierarchy \"cnn:U2\|rd_data:U0\|rom_weight:U0\|weight_addr_ctrl:U0\"" {  } { { "rtl_cnn/rom_weight.vhd" "U0" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/rom_weight.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648771083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "w_buffer cnn:U2\|rd_data:U0\|rom_weight:U0\|w_buffer:U1 " "Elaborating entity \"w_buffer\" for hierarchy \"cnn:U2\|rd_data:U0\|rom_weight:U0\|w_buffer:U1\"" {  } { { "rtl_cnn/rom_weight.vhd" "U1" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/rom_weight.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648771103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_read cnn:U2\|rd_data:U0\|rom_weight:U0\|rom_read:rom_read_inst " "Elaborating entity \"rom_read\" for hierarchy \"cnn:U2\|rd_data:U0\|rom_weight:U0\|rom_read:rom_read_inst\"" {  } { { "rtl_cnn/rom_weight.vhd" "rom_read_inst" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/rom_weight.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648771142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cnn:U2\|rd_data:U0\|rom_weight:U0\|rom_read:rom_read_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cnn:U2\|rd_data:U0\|rom_weight:U0\|rom_read:rom_read_inst\|altsyncram:altsyncram_component\"" {  } { { "rom_read.vhd" "altsyncram_component" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rom_read.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648771402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cnn:U2\|rd_data:U0\|rom_weight:U0\|rom_read:rom_read_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cnn:U2\|rd_data:U0\|rom_weight:U0\|rom_read:rom_read_inst\|altsyncram:altsyncram_component\"" {  } { { "rom_read.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rom_read.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648771419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cnn:U2\|rd_data:U0\|rom_weight:U0\|rom_read:rom_read_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"cnn:U2\|rd_data:U0\|rom_weight:U0\|rom_read:rom_read_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.hex " "Parameter \"init_file\" = \"rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648771419 ""}  } { { "rom_read.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rom_read.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676648771419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3bs3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3bs3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3bs3 " "Found entity 1: altsyncram_3bs3" {  } { { "db/altsyncram_3bs3.tdf" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/altsyncram_3bs3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648771531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648771531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3bs3 cnn:U2\|rd_data:U0\|rom_weight:U0\|rom_read:rom_read_inst\|altsyncram:altsyncram_component\|altsyncram_3bs3:auto_generated " "Elaborating entity \"altsyncram_3bs3\" for hierarchy \"cnn:U2\|rd_data:U0\|rom_weight:U0\|rom_read:rom_read_inst\|altsyncram:altsyncram_component\|altsyncram_3bs3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648771541 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rd_control.vhd 14 7 " "Using design file rd_control.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rd_control-structure " "Found design unit 1: rd_control-structure" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648771650 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 conv_position-behav " "Found design unit 2: conv_position-behav" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 184 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648771650 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 conv_ctrl-behav " "Found design unit 3: conv_ctrl-behav" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 316 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648771650 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 gobal_maxpool_ctrl-behav " "Found design unit 4: gobal_maxpool_ctrl-behav" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 387 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648771650 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 maxpool_ctrl-behav " "Found design unit 5: maxpool_ctrl-behav" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 457 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648771650 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 rd_addr_enable-behav " "Found design unit 6: rd_addr_enable-behav" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 572 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648771650 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 read_enable-behav " "Found design unit 7: read_enable-behav" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 608 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648771650 ""} { "Info" "ISGN_ENTITY_NAME" "1 rd_control " "Found entity 1: rd_control" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648771650 ""} { "Info" "ISGN_ENTITY_NAME" "2 conv_position " "Found entity 2: conv_position" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648771650 ""} { "Info" "ISGN_ENTITY_NAME" "3 conv_ctrl " "Found entity 3: conv_ctrl" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648771650 ""} { "Info" "ISGN_ENTITY_NAME" "4 gobal_maxpool_ctrl " "Found entity 4: gobal_maxpool_ctrl" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648771650 ""} { "Info" "ISGN_ENTITY_NAME" "5 maxpool_ctrl " "Found entity 5: maxpool_ctrl" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648771650 ""} { "Info" "ISGN_ENTITY_NAME" "6 rd_addr_enable " "Found entity 6: rd_addr_enable" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 561 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648771650 ""} { "Info" "ISGN_ENTITY_NAME" "7 read_enable " "Found entity 7: read_enable" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648771650 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1676648771650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rd_control cnn:U2\|rd_data:U0\|rd_control:U1 " "Elaborating entity \"rd_control\" for hierarchy \"cnn:U2\|rd_data:U0\|rd_control:U1\"" {  } { { "rd_data.vhd" "U1" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_data.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648771659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_position cnn:U2\|rd_data:U0\|rd_control:U1\|conv_position:U0 " "Elaborating entity \"conv_position\" for hierarchy \"cnn:U2\|rd_data:U0\|rd_control:U1\|conv_position:U0\"" {  } { { "rd_control.vhd" "U0" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648771674 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stop_delay rd_control.vhd(190) " "Verilog HDL or VHDL warning at rd_control.vhd(190): object \"stop_delay\" assigned a value but never read" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676648771675 "|cnn|rd_data:U0|rd_control:U1|conv_position:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n rd_control.vhd(196) " "VHDL Process Statement warning at rd_control.vhd(196): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648771675 "|cnn|rd_data:U0|rd_control:U1|conv_position:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n rd_control.vhd(226) " "VHDL Process Statement warning at rd_control.vhd(226): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648771675 "|cnn|rd_data:U0|rd_control:U1|conv_position:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n rd_control.vhd(244) " "VHDL Process Statement warning at rd_control.vhd(244): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648771675 "|cnn|rd_data:U0|rd_control:U1|conv_position:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n rd_control.vhd(264) " "VHDL Process Statement warning at rd_control.vhd(264): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648771675 "|cnn|rd_data:U0|rd_control:U1|conv_position:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_ctrl cnn:U2\|rd_data:U0\|rd_control:U1\|conv_ctrl:U1 " "Elaborating entity \"conv_ctrl\" for hierarchy \"cnn:U2\|rd_data:U0\|rd_control:U1\|conv_ctrl:U1\"" {  } { { "rd_control.vhd" "U1" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648771688 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n rd_control.vhd(326) " "VHDL Process Statement warning at rd_control.vhd(326): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648771689 "|cnn|rd_data:U0|rd_control:U1|conv_ctrl:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_enable cnn:U2\|rd_data:U0\|rd_control:U1\|read_enable:U2 " "Elaborating entity \"read_enable\" for hierarchy \"cnn:U2\|rd_data:U0\|rd_control:U1\|read_enable:U2\"" {  } { { "rd_control.vhd" "U2" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648771701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maxpool_ctrl cnn:U2\|rd_data:U0\|rd_control:U1\|maxpool_ctrl:U3 " "Elaborating entity \"maxpool_ctrl\" for hierarchy \"cnn:U2\|rd_data:U0\|rd_control:U1\|maxpool_ctrl:U3\"" {  } { { "rd_control.vhd" "U3" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648771715 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n rd_control.vhd(469) " "VHDL Process Statement warning at rd_control.vhd(469): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 469 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648771716 "|cnn|rd_data:U0|rd_control:U1|maxpool_ctrl:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n rd_control.vhd(488) " "VHDL Process Statement warning at rd_control.vhd(488): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 488 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648771716 "|cnn|rd_data:U0|rd_control:U1|maxpool_ctrl:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n rd_control.vhd(504) " "VHDL Process Statement warning at rd_control.vhd(504): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 504 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648771716 "|cnn|rd_data:U0|rd_control:U1|maxpool_ctrl:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n rd_control.vhd(539) " "VHDL Process Statement warning at rd_control.vhd(539): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 539 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648771716 "|cnn|rd_data:U0|rd_control:U1|maxpool_ctrl:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gobal_maxpool_ctrl cnn:U2\|rd_data:U0\|rd_control:U1\|gobal_maxpool_ctrl:U4 " "Elaborating entity \"gobal_maxpool_ctrl\" for hierarchy \"cnn:U2\|rd_data:U0\|rd_control:U1\|gobal_maxpool_ctrl:U4\"" {  } { { "rd_control.vhd" "U4" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648771728 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n rd_control.vhd(396) " "VHDL Process Statement warning at rd_control.vhd(396): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 396 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648771729 "|cnn|rd_data:U0|rd_control:U1|gobal_maxpool_ctrl:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n rd_control.vhd(423) " "VHDL Process Statement warning at rd_control.vhd(423): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648771730 "|cnn|rd_data:U0|rd_control:U1|gobal_maxpool_ctrl:U4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rd_addr_enable cnn:U2\|rd_data:U0\|rd_control:U1\|rd_addr_enable:U5 " "Elaborating entity \"rd_addr_enable\" for hierarchy \"cnn:U2\|rd_data:U0\|rd_control:U1\|rd_addr_enable:U5\"" {  } { { "rd_control.vhd" "U5" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648771741 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd_addr rd_control.vhd(574) " "VHDL Process Statement warning at rd_control.vhd(574): inferring latch(es) for signal or variable \"rd_addr\", which holds its previous value in one or more paths through the process" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 574 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676648771743 "|cnn|rd_data:U0|rd_control:U1|rd_addr_enable:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr\[0\] rd_control.vhd(574) " "Inferred latch for \"rd_addr\[0\]\" at rd_control.vhd(574)" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 574 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648771743 "|cnn|rd_data:U0|rd_control:U1|rd_addr_enable:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr\[1\] rd_control.vhd(574) " "Inferred latch for \"rd_addr\[1\]\" at rd_control.vhd(574)" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 574 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648771743 "|cnn|rd_data:U0|rd_control:U1|rd_addr_enable:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr\[2\] rd_control.vhd(574) " "Inferred latch for \"rd_addr\[2\]\" at rd_control.vhd(574)" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 574 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648771743 "|cnn|rd_data:U0|rd_control:U1|rd_addr_enable:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr\[3\] rd_control.vhd(574) " "Inferred latch for \"rd_addr\[3\]\" at rd_control.vhd(574)" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 574 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648771743 "|cnn|rd_data:U0|rd_control:U1|rd_addr_enable:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr\[4\] rd_control.vhd(574) " "Inferred latch for \"rd_addr\[4\]\" at rd_control.vhd(574)" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 574 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648771743 "|cnn|rd_data:U0|rd_control:U1|rd_addr_enable:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr\[5\] rd_control.vhd(574) " "Inferred latch for \"rd_addr\[5\]\" at rd_control.vhd(574)" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 574 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648771743 "|cnn|rd_data:U0|rd_control:U1|rd_addr_enable:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr\[6\] rd_control.vhd(574) " "Inferred latch for \"rd_addr\[6\]\" at rd_control.vhd(574)" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 574 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648771743 "|cnn|rd_data:U0|rd_control:U1|rd_addr_enable:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr\[7\] rd_control.vhd(574) " "Inferred latch for \"rd_addr\[7\]\" at rd_control.vhd(574)" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 574 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648771743 "|cnn|rd_data:U0|rd_control:U1|rd_addr_enable:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr\[8\] rd_control.vhd(574) " "Inferred latch for \"rd_addr\[8\]\" at rd_control.vhd(574)" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 574 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648771743 "|cnn|rd_data:U0|rd_control:U1|rd_addr_enable:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr\[9\] rd_control.vhd(574) " "Inferred latch for \"rd_addr\[9\]\" at rd_control.vhd(574)" {  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 574 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648771743 "|cnn|rd_data:U0|rd_control:U1|rd_addr_enable:U5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gray_in cnn:U2\|rd_data:U0\|gray_in:U2 " "Elaborating entity \"gray_in\" for hierarchy \"cnn:U2\|rd_data:U0\|gray_in:U2\"" {  } { { "rd_data.vhd" "U2" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_data.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648771751 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n gray_in.vhd(27) " "VHDL Process Statement warning at gray_in.vhd(27): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/gray_in.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/gray_in.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648771751 "|top|cnn:U2|rd_data:U0|gray_in:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_maxpool cnn:U2\|rd_data:U0\|conv_maxpool:U3 " "Elaborating entity \"conv_maxpool\" for hierarchy \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\"" {  } { { "rd_data.vhd" "U3" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_data.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648771778 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n conv_maxpool.vhd(180) " "VHDL Process Statement warning at conv_maxpool.vhd(180): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/conv_maxpool.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648771784 "|top|cnn:U2|rd_data:U0|conv_maxpool:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_data_sipo cnn:U2\|rd_data:U0\|conv_maxpool:U3\|read_data_sipo:U0 " "Elaborating entity \"read_data_sipo\" for hierarchy \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|read_data_sipo:U0\"" {  } { { "rtl_cnn/conv_maxpool.vhd" "U0" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648771803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Parallel_Conv cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1 " "Elaborating entity \"Parallel_Conv\" for hierarchy \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\"" {  } { { "rtl_cnn/conv_maxpool.vhd" "U1" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648771886 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "layer conv_maxpool.vhd(428) " "VHDL Process Statement warning at conv_maxpool.vhd(428): signal \"layer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/conv_maxpool.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648771893 "|top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "layer conv_maxpool.vhd(446) " "VHDL Process Statement warning at conv_maxpool.vhd(446): signal \"layer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/conv_maxpool.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 446 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648771894 "|top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "layer conv_maxpool.vhd(464) " "VHDL Process Statement warning at conv_maxpool.vhd(464): signal \"layer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/conv_maxpool.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 464 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648771894 "|top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "layer conv_maxpool.vhd(482) " "VHDL Process Statement warning at conv_maxpool.vhd(482): signal \"layer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/conv_maxpool.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 482 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648771895 "|top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1 " "Elaborating entity \"conv\" for hierarchy \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\"" {  } { { "rtl_cnn/conv_maxpool.vhd" "c1" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648771915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pool2d cnn:U2\|rd_data:U0\|conv_maxpool:U3\|pool2d:U2 " "Elaborating entity \"pool2d\" for hierarchy \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|pool2d:U2\"" {  } { { "rtl_cnn/conv_maxpool.vhd" "U2" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648771942 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "finish2 conv_maxpool.vhd(557) " "Verilog HDL or VHDL warning at conv_maxpool.vhd(557): object \"finish2\" assigned a value but never read" {  } { { "rtl_cnn/conv_maxpool.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 557 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676648771943 "|top|cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "finish3 conv_maxpool.vhd(558) " "Verilog HDL or VHDL warning at conv_maxpool.vhd(558): object \"finish3\" assigned a value but never read" {  } { { "rtl_cnn/conv_maxpool.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 558 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676648771943 "|top|cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "finish4 conv_maxpool.vhd(559) " "Verilog HDL or VHDL warning at conv_maxpool.vhd(559): object \"finish4\" assigned a value but never read" {  } { { "rtl_cnn/conv_maxpool.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 559 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676648771943 "|top|cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maxpool_one cnn:U2\|rd_data:U0\|conv_maxpool:U3\|pool2d:U2\|maxpool_one:u0 " "Elaborating entity \"maxpool_one\" for hierarchy \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|pool2d:U2\|maxpool_one:u0\"" {  } { { "rtl_cnn/conv_maxpool.vhd" "u0" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648771953 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start conv_maxpool.vhd(605) " "Verilog HDL or VHDL warning at conv_maxpool.vhd(605): object \"start\" assigned a value but never read" {  } { { "rtl_cnn/conv_maxpool.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 605 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676648771953 "|top|cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ftoe cnn:U2\|rd_data:U0\|conv_maxpool:U3\|ftoe:U3 " "Elaborating entity \"ftoe\" for hierarchy \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|ftoe:U3\"" {  } { { "rtl_cnn/conv_maxpool.vhd" "U3" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648771978 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp conv_maxpool.vhd(737) " "Verilog HDL or VHDL warning at conv_maxpool.vhd(737): object \"tmp\" assigned a value but never read" {  } { { "rtl_cnn/conv_maxpool.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 737 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676648771980 "|top|cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sig_select cnn:U2\|rd_data:U0\|conv_maxpool:U3\|sig_select:U4 " "Elaborating entity \"sig_select\" for hierarchy \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|sig_select:U4\"" {  } { { "rtl_cnn/conv_maxpool.vhd" "U4" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648772148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "result_select cnn:U2\|rd_data:U0\|conv_maxpool:U3\|result_select:U5 " "Elaborating entity \"result_select\" for hierarchy \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|result_select:U5\"" {  } { { "rtl_cnn/conv_maxpool.vhd" "U5" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648772164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wr_control cnn:U2\|rd_data:U0\|wr_control:U4 " "Elaborating entity \"wr_control\" for hierarchy \"cnn:U2\|rd_data:U0\|wr_control:U4\"" {  } { { "rd_data.vhd" "U4" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_data.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648772188 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n wr_control.vhd(51) " "VHDL Process Statement warning at wr_control.vhd(51): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/wr_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/wr_control.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772190 "|top|cnn:U2|rd_data:U0|wr_control:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n wr_control.vhd(64) " "VHDL Process Statement warning at wr_control.vhd(64): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/wr_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/wr_control.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772190 "|top|cnn:U2|rd_data:U0|wr_control:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n wr_control.vhd(125) " "VHDL Process Statement warning at wr_control.vhd(125): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/wr_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/wr_control.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772194 "|top|cnn:U2|rd_data:U0|wr_control:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n wr_control.vhd(140) " "VHDL Process Statement warning at wr_control.vhd(140): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/wr_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/wr_control.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772194 "|top|cnn:U2|rd_data:U0|wr_control:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n wr_control.vhd(160) " "VHDL Process Statement warning at wr_control.vhd(160): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/wr_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/wr_control.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772195 "|top|cnn:U2|rd_data:U0|wr_control:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n wr_control.vhd(173) " "VHDL Process Statement warning at wr_control.vhd(173): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/wr_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/wr_control.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772195 "|top|cnn:U2|rd_data:U0|wr_control:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n wr_control.vhd(212) " "VHDL Process Statement warning at wr_control.vhd(212): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/wr_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/wr_control.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772196 "|top|cnn:U2|rd_data:U0|wr_control:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_channel wr_control.vhd(232) " "VHDL Process Statement warning at wr_control.vhd(232): signal \"current_channel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/wr_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/wr_control.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772197 "|top|cnn:U2|rd_data:U0|wr_control:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_channel wr_control.vhd(238) " "VHDL Process Statement warning at wr_control.vhd(238): signal \"current_channel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/wr_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/wr_control.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772197 "|top|cnn:U2|rd_data:U0|wr_control:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_channel wr_control.vhd(244) " "VHDL Process Statement warning at wr_control.vhd(244): signal \"current_channel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/wr_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/wr_control.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772209 "|top|cnn:U2|rd_data:U0|wr_control:U4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_connect cnn:U2\|rd_data:U0\|full_connect:U5 " "Elaborating entity \"full_connect\" for hierarchy \"cnn:U2\|rd_data:U0\|full_connect:U5\"" {  } { { "rd_data.vhd" "U5" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_data.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648772240 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oo1 full_connect.vhd(288) " "VHDL Process Statement warning at full_connect.vhd(288): signal \"oo1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772255 "|top|cnn:U2|rd_data:U0|full_connect:U5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oo2 full_connect.vhd(288) " "VHDL Process Statement warning at full_connect.vhd(288): signal \"oo2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772255 "|top|cnn:U2|rd_data:U0|full_connect:U5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "o0 full_connect.vhd(289) " "VHDL Process Statement warning at full_connect.vhd(289): signal \"o0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772255 "|top|cnn:U2|rd_data:U0|full_connect:U5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "o1 full_connect.vhd(289) " "VHDL Process Statement warning at full_connect.vhd(289): signal \"o1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772255 "|top|cnn:U2|rd_data:U0|full_connect:U5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "o2 full_connect.vhd(295) " "VHDL Process Statement warning at full_connect.vhd(295): signal \"o2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772255 "|top|cnn:U2|rd_data:U0|full_connect:U5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "o3 full_connect.vhd(295) " "VHDL Process Statement warning at full_connect.vhd(295): signal \"o3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772255 "|top|cnn:U2|rd_data:U0|full_connect:U5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oo3 full_connect.vhd(302) " "VHDL Process Statement warning at full_connect.vhd(302): signal \"oo3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772255 "|top|cnn:U2|rd_data:U0|full_connect:U5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oo4 full_connect.vhd(302) " "VHDL Process Statement warning at full_connect.vhd(302): signal \"oo4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772255 "|top|cnn:U2|rd_data:U0|full_connect:U5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "o4 full_connect.vhd(303) " "VHDL Process Statement warning at full_connect.vhd(303): signal \"o4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772255 "|top|cnn:U2|rd_data:U0|full_connect:U5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "o5 full_connect.vhd(303) " "VHDL Process Statement warning at full_connect.vhd(303): signal \"o5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772255 "|top|cnn:U2|rd_data:U0|full_connect:U5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "o6 full_connect.vhd(309) " "VHDL Process Statement warning at full_connect.vhd(309): signal \"o6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772256 "|top|cnn:U2|rd_data:U0|full_connect:U5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "o7 full_connect.vhd(309) " "VHDL Process Statement warning at full_connect.vhd(309): signal \"o7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772256 "|top|cnn:U2|rd_data:U0|full_connect:U5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "o8 full_connect.vhd(316) " "VHDL Process Statement warning at full_connect.vhd(316): signal \"o8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772256 "|top|cnn:U2|rd_data:U0|full_connect:U5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "o9 full_connect.vhd(316) " "VHDL Process Statement warning at full_connect.vhd(316): signal \"o9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772256 "|top|cnn:U2|rd_data:U0|full_connect:U5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cnt full_connect.vhd(285) " "VHDL Process Statement warning at full_connect.vhd(285): inferring latch(es) for signal or variable \"cnt\", which holds its previous value in one or more paths through the process" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 285 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676648772256 "|top|cnn:U2|rd_data:U0|full_connect:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] full_connect.vhd(285) " "Inferred latch for \"cnt\[0\]\" at full_connect.vhd(285)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 285 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772261 "|top|cnn:U2|rd_data:U0|full_connect:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] full_connect.vhd(285) " "Inferred latch for \"cnt\[1\]\" at full_connect.vhd(285)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 285 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772261 "|top|cnn:U2|rd_data:U0|full_connect:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[2\] full_connect.vhd(285) " "Inferred latch for \"cnt\[2\]\" at full_connect.vhd(285)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 285 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772261 "|top|cnn:U2|rd_data:U0|full_connect:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[3\] full_connect.vhd(285) " "Inferred latch for \"cnt\[3\]\" at full_connect.vhd(285)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 285 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772261 "|top|cnn:U2|rd_data:U0|full_connect:U5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_sipo cnn:U2\|rd_data:U0\|full_connect:U5\|full_sipo:c1 " "Elaborating entity \"full_sipo\" for hierarchy \"cnn:U2\|rd_data:U0\|full_connect:U5\|full_sipo:c1\"" {  } { { "rtl_cnn/full_connect.vhd" "c1" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648772280 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data1 full_connect.vhd(426) " "VHDL Process Statement warning at full_connect.vhd(426): signal \"data1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 426 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772281 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data2 full_connect.vhd(426) " "VHDL Process Statement warning at full_connect.vhd(426): signal \"data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 426 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772281 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data3 full_connect.vhd(426) " "VHDL Process Statement warning at full_connect.vhd(426): signal \"data3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 426 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772281 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data4 full_connect.vhd(426) " "VHDL Process Statement warning at full_connect.vhd(426): signal \"data4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 426 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772281 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data1 full_connect.vhd(427) " "VHDL Process Statement warning at full_connect.vhd(427): signal \"data1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772281 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data2 full_connect.vhd(427) " "VHDL Process Statement warning at full_connect.vhd(427): signal \"data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772281 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data3 full_connect.vhd(427) " "VHDL Process Statement warning at full_connect.vhd(427): signal \"data3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772281 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data4 full_connect.vhd(427) " "VHDL Process Statement warning at full_connect.vhd(427): signal \"data4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772281 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data1 full_connect.vhd(428) " "VHDL Process Statement warning at full_connect.vhd(428): signal \"data1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772281 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data2 full_connect.vhd(428) " "VHDL Process Statement warning at full_connect.vhd(428): signal \"data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772281 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data3 full_connect.vhd(428) " "VHDL Process Statement warning at full_connect.vhd(428): signal \"data3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772281 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data4 full_connect.vhd(428) " "VHDL Process Statement warning at full_connect.vhd(428): signal \"data4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772281 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data1 full_connect.vhd(429) " "VHDL Process Statement warning at full_connect.vhd(429): signal \"data1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772282 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data2 full_connect.vhd(429) " "VHDL Process Statement warning at full_connect.vhd(429): signal \"data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772282 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data3 full_connect.vhd(429) " "VHDL Process Statement warning at full_connect.vhd(429): signal \"data3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772282 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data4 full_connect.vhd(429) " "VHDL Process Statement warning at full_connect.vhd(429): signal \"data4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772282 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a1 full_connect.vhd(423) " "VHDL Process Statement warning at full_connect.vhd(423): inferring latch(es) for signal or variable \"a1\", which holds its previous value in one or more paths through the process" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676648772282 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a2 full_connect.vhd(423) " "VHDL Process Statement warning at full_connect.vhd(423): inferring latch(es) for signal or variable \"a2\", which holds its previous value in one or more paths through the process" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676648772282 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a3 full_connect.vhd(423) " "VHDL Process Statement warning at full_connect.vhd(423): inferring latch(es) for signal or variable \"a3\", which holds its previous value in one or more paths through the process" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676648772282 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a4 full_connect.vhd(423) " "VHDL Process Statement warning at full_connect.vhd(423): inferring latch(es) for signal or variable \"a4\", which holds its previous value in one or more paths through the process" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676648772282 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a5 full_connect.vhd(423) " "VHDL Process Statement warning at full_connect.vhd(423): inferring latch(es) for signal or variable \"a5\", which holds its previous value in one or more paths through the process" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676648772282 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a6 full_connect.vhd(423) " "VHDL Process Statement warning at full_connect.vhd(423): inferring latch(es) for signal or variable \"a6\", which holds its previous value in one or more paths through the process" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676648772282 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a7 full_connect.vhd(423) " "VHDL Process Statement warning at full_connect.vhd(423): inferring latch(es) for signal or variable \"a7\", which holds its previous value in one or more paths through the process" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676648772282 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a8 full_connect.vhd(423) " "VHDL Process Statement warning at full_connect.vhd(423): inferring latch(es) for signal or variable \"a8\", which holds its previous value in one or more paths through the process" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676648772283 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a9 full_connect.vhd(423) " "VHDL Process Statement warning at full_connect.vhd(423): inferring latch(es) for signal or variable \"a9\", which holds its previous value in one or more paths through the process" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676648772283 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a10 full_connect.vhd(423) " "VHDL Process Statement warning at full_connect.vhd(423): inferring latch(es) for signal or variable \"a10\", which holds its previous value in one or more paths through the process" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676648772283 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a11 full_connect.vhd(423) " "VHDL Process Statement warning at full_connect.vhd(423): inferring latch(es) for signal or variable \"a11\", which holds its previous value in one or more paths through the process" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676648772283 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a12 full_connect.vhd(423) " "VHDL Process Statement warning at full_connect.vhd(423): inferring latch(es) for signal or variable \"a12\", which holds its previous value in one or more paths through the process" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676648772283 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a13 full_connect.vhd(423) " "VHDL Process Statement warning at full_connect.vhd(423): inferring latch(es) for signal or variable \"a13\", which holds its previous value in one or more paths through the process" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676648772283 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a14 full_connect.vhd(423) " "VHDL Process Statement warning at full_connect.vhd(423): inferring latch(es) for signal or variable \"a14\", which holds its previous value in one or more paths through the process" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676648772283 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a15 full_connect.vhd(423) " "VHDL Process Statement warning at full_connect.vhd(423): inferring latch(es) for signal or variable \"a15\", which holds its previous value in one or more paths through the process" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676648772283 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a16 full_connect.vhd(423) " "VHDL Process Statement warning at full_connect.vhd(423): inferring latch(es) for signal or variable \"a16\", which holds its previous value in one or more paths through the process" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676648772283 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a16\[0\] full_connect.vhd(423) " "Inferred latch for \"a16\[0\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772287 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a16\[1\] full_connect.vhd(423) " "Inferred latch for \"a16\[1\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772287 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a16\[2\] full_connect.vhd(423) " "Inferred latch for \"a16\[2\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772287 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a16\[3\] full_connect.vhd(423) " "Inferred latch for \"a16\[3\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772287 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a16\[4\] full_connect.vhd(423) " "Inferred latch for \"a16\[4\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772287 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a16\[5\] full_connect.vhd(423) " "Inferred latch for \"a16\[5\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772288 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a16\[6\] full_connect.vhd(423) " "Inferred latch for \"a16\[6\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772288 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a16\[7\] full_connect.vhd(423) " "Inferred latch for \"a16\[7\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772288 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a15\[0\] full_connect.vhd(423) " "Inferred latch for \"a15\[0\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772288 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a15\[1\] full_connect.vhd(423) " "Inferred latch for \"a15\[1\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772288 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a15\[2\] full_connect.vhd(423) " "Inferred latch for \"a15\[2\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772288 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a15\[3\] full_connect.vhd(423) " "Inferred latch for \"a15\[3\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772288 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a15\[4\] full_connect.vhd(423) " "Inferred latch for \"a15\[4\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772288 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a15\[5\] full_connect.vhd(423) " "Inferred latch for \"a15\[5\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772288 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a15\[6\] full_connect.vhd(423) " "Inferred latch for \"a15\[6\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772288 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a15\[7\] full_connect.vhd(423) " "Inferred latch for \"a15\[7\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772288 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a14\[0\] full_connect.vhd(423) " "Inferred latch for \"a14\[0\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772289 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a14\[1\] full_connect.vhd(423) " "Inferred latch for \"a14\[1\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772289 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a14\[2\] full_connect.vhd(423) " "Inferred latch for \"a14\[2\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772289 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a14\[3\] full_connect.vhd(423) " "Inferred latch for \"a14\[3\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772289 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a14\[4\] full_connect.vhd(423) " "Inferred latch for \"a14\[4\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772289 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a14\[5\] full_connect.vhd(423) " "Inferred latch for \"a14\[5\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772289 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a14\[6\] full_connect.vhd(423) " "Inferred latch for \"a14\[6\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772289 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a14\[7\] full_connect.vhd(423) " "Inferred latch for \"a14\[7\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772289 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a13\[0\] full_connect.vhd(423) " "Inferred latch for \"a13\[0\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772289 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a13\[1\] full_connect.vhd(423) " "Inferred latch for \"a13\[1\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772289 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a13\[2\] full_connect.vhd(423) " "Inferred latch for \"a13\[2\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772289 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a13\[3\] full_connect.vhd(423) " "Inferred latch for \"a13\[3\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772289 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a13\[4\] full_connect.vhd(423) " "Inferred latch for \"a13\[4\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772290 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a13\[5\] full_connect.vhd(423) " "Inferred latch for \"a13\[5\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772290 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a13\[6\] full_connect.vhd(423) " "Inferred latch for \"a13\[6\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772290 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a13\[7\] full_connect.vhd(423) " "Inferred latch for \"a13\[7\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772290 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a12\[0\] full_connect.vhd(423) " "Inferred latch for \"a12\[0\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772290 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a12\[1\] full_connect.vhd(423) " "Inferred latch for \"a12\[1\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772290 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a12\[2\] full_connect.vhd(423) " "Inferred latch for \"a12\[2\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772290 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a12\[3\] full_connect.vhd(423) " "Inferred latch for \"a12\[3\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772290 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a12\[4\] full_connect.vhd(423) " "Inferred latch for \"a12\[4\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772290 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a12\[5\] full_connect.vhd(423) " "Inferred latch for \"a12\[5\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772290 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a12\[6\] full_connect.vhd(423) " "Inferred latch for \"a12\[6\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772290 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a12\[7\] full_connect.vhd(423) " "Inferred latch for \"a12\[7\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772290 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a11\[0\] full_connect.vhd(423) " "Inferred latch for \"a11\[0\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772291 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a11\[1\] full_connect.vhd(423) " "Inferred latch for \"a11\[1\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772291 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a11\[2\] full_connect.vhd(423) " "Inferred latch for \"a11\[2\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772291 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a11\[3\] full_connect.vhd(423) " "Inferred latch for \"a11\[3\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772291 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a11\[4\] full_connect.vhd(423) " "Inferred latch for \"a11\[4\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772291 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a11\[5\] full_connect.vhd(423) " "Inferred latch for \"a11\[5\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772291 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a11\[6\] full_connect.vhd(423) " "Inferred latch for \"a11\[6\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772291 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a11\[7\] full_connect.vhd(423) " "Inferred latch for \"a11\[7\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772291 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a10\[0\] full_connect.vhd(423) " "Inferred latch for \"a10\[0\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772291 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a10\[1\] full_connect.vhd(423) " "Inferred latch for \"a10\[1\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772291 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a10\[2\] full_connect.vhd(423) " "Inferred latch for \"a10\[2\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772291 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a10\[3\] full_connect.vhd(423) " "Inferred latch for \"a10\[3\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772292 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a10\[4\] full_connect.vhd(423) " "Inferred latch for \"a10\[4\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772292 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a10\[5\] full_connect.vhd(423) " "Inferred latch for \"a10\[5\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772292 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a10\[6\] full_connect.vhd(423) " "Inferred latch for \"a10\[6\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772292 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a10\[7\] full_connect.vhd(423) " "Inferred latch for \"a10\[7\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772292 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a9\[0\] full_connect.vhd(423) " "Inferred latch for \"a9\[0\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772292 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a9\[1\] full_connect.vhd(423) " "Inferred latch for \"a9\[1\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772292 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a9\[2\] full_connect.vhd(423) " "Inferred latch for \"a9\[2\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772292 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a9\[3\] full_connect.vhd(423) " "Inferred latch for \"a9\[3\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772292 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a9\[4\] full_connect.vhd(423) " "Inferred latch for \"a9\[4\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772292 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a9\[5\] full_connect.vhd(423) " "Inferred latch for \"a9\[5\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772292 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a9\[6\] full_connect.vhd(423) " "Inferred latch for \"a9\[6\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772293 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a9\[7\] full_connect.vhd(423) " "Inferred latch for \"a9\[7\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772293 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a8\[0\] full_connect.vhd(423) " "Inferred latch for \"a8\[0\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772293 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a8\[1\] full_connect.vhd(423) " "Inferred latch for \"a8\[1\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772293 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a8\[2\] full_connect.vhd(423) " "Inferred latch for \"a8\[2\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772293 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a8\[3\] full_connect.vhd(423) " "Inferred latch for \"a8\[3\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772293 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a8\[4\] full_connect.vhd(423) " "Inferred latch for \"a8\[4\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772293 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a8\[5\] full_connect.vhd(423) " "Inferred latch for \"a8\[5\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772293 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a8\[6\] full_connect.vhd(423) " "Inferred latch for \"a8\[6\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772293 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a8\[7\] full_connect.vhd(423) " "Inferred latch for \"a8\[7\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772293 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a7\[0\] full_connect.vhd(423) " "Inferred latch for \"a7\[0\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772293 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a7\[1\] full_connect.vhd(423) " "Inferred latch for \"a7\[1\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772293 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a7\[2\] full_connect.vhd(423) " "Inferred latch for \"a7\[2\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772294 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a7\[3\] full_connect.vhd(423) " "Inferred latch for \"a7\[3\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772294 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a7\[4\] full_connect.vhd(423) " "Inferred latch for \"a7\[4\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772294 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a7\[5\] full_connect.vhd(423) " "Inferred latch for \"a7\[5\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772294 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a7\[6\] full_connect.vhd(423) " "Inferred latch for \"a7\[6\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772294 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a7\[7\] full_connect.vhd(423) " "Inferred latch for \"a7\[7\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772294 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a6\[0\] full_connect.vhd(423) " "Inferred latch for \"a6\[0\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772294 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a6\[1\] full_connect.vhd(423) " "Inferred latch for \"a6\[1\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772294 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a6\[2\] full_connect.vhd(423) " "Inferred latch for \"a6\[2\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772294 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a6\[3\] full_connect.vhd(423) " "Inferred latch for \"a6\[3\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772294 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a6\[4\] full_connect.vhd(423) " "Inferred latch for \"a6\[4\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772294 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a6\[5\] full_connect.vhd(423) " "Inferred latch for \"a6\[5\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772295 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a6\[6\] full_connect.vhd(423) " "Inferred latch for \"a6\[6\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772295 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a6\[7\] full_connect.vhd(423) " "Inferred latch for \"a6\[7\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772295 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a5\[0\] full_connect.vhd(423) " "Inferred latch for \"a5\[0\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772295 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a5\[1\] full_connect.vhd(423) " "Inferred latch for \"a5\[1\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772295 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a5\[2\] full_connect.vhd(423) " "Inferred latch for \"a5\[2\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772295 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a5\[3\] full_connect.vhd(423) " "Inferred latch for \"a5\[3\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772295 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a5\[4\] full_connect.vhd(423) " "Inferred latch for \"a5\[4\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772295 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a5\[5\] full_connect.vhd(423) " "Inferred latch for \"a5\[5\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772295 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a5\[6\] full_connect.vhd(423) " "Inferred latch for \"a5\[6\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772295 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a5\[7\] full_connect.vhd(423) " "Inferred latch for \"a5\[7\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772295 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a4\[0\] full_connect.vhd(423) " "Inferred latch for \"a4\[0\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772295 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a4\[1\] full_connect.vhd(423) " "Inferred latch for \"a4\[1\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772295 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a4\[2\] full_connect.vhd(423) " "Inferred latch for \"a4\[2\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772295 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a4\[3\] full_connect.vhd(423) " "Inferred latch for \"a4\[3\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772295 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a4\[4\] full_connect.vhd(423) " "Inferred latch for \"a4\[4\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772296 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a4\[5\] full_connect.vhd(423) " "Inferred latch for \"a4\[5\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772296 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a4\[6\] full_connect.vhd(423) " "Inferred latch for \"a4\[6\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772296 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a4\[7\] full_connect.vhd(423) " "Inferred latch for \"a4\[7\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772296 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[0\] full_connect.vhd(423) " "Inferred latch for \"a3\[0\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772296 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[1\] full_connect.vhd(423) " "Inferred latch for \"a3\[1\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772296 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[2\] full_connect.vhd(423) " "Inferred latch for \"a3\[2\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772296 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[3\] full_connect.vhd(423) " "Inferred latch for \"a3\[3\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772296 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[4\] full_connect.vhd(423) " "Inferred latch for \"a3\[4\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772297 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[5\] full_connect.vhd(423) " "Inferred latch for \"a3\[5\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772297 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[6\] full_connect.vhd(423) " "Inferred latch for \"a3\[6\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772297 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[7\] full_connect.vhd(423) " "Inferred latch for \"a3\[7\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772297 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[0\] full_connect.vhd(423) " "Inferred latch for \"a2\[0\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772297 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[1\] full_connect.vhd(423) " "Inferred latch for \"a2\[1\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772297 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[2\] full_connect.vhd(423) " "Inferred latch for \"a2\[2\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772297 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[3\] full_connect.vhd(423) " "Inferred latch for \"a2\[3\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772297 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[4\] full_connect.vhd(423) " "Inferred latch for \"a2\[4\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772297 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[5\] full_connect.vhd(423) " "Inferred latch for \"a2\[5\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772297 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[6\] full_connect.vhd(423) " "Inferred latch for \"a2\[6\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772297 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[7\] full_connect.vhd(423) " "Inferred latch for \"a2\[7\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772298 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[0\] full_connect.vhd(423) " "Inferred latch for \"a1\[0\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772298 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[1\] full_connect.vhd(423) " "Inferred latch for \"a1\[1\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772298 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[2\] full_connect.vhd(423) " "Inferred latch for \"a1\[2\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772298 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[3\] full_connect.vhd(423) " "Inferred latch for \"a1\[3\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772298 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[4\] full_connect.vhd(423) " "Inferred latch for \"a1\[4\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772298 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[5\] full_connect.vhd(423) " "Inferred latch for \"a1\[5\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772298 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[6\] full_connect.vhd(423) " "Inferred latch for \"a1\[6\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772298 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[7\] full_connect.vhd(423) " "Inferred latch for \"a1\[7\]\" at full_connect.vhd(423)" {  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772298 "|top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u0 " "Elaborating entity \"multi\" for hierarchy \"cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u0\"" {  } { { "rtl_cnn/full_connect.vhd" "u0" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648772358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_control cnn:U2\|top_control:U1 " "Elaborating entity \"top_control\" for hierarchy \"cnn:U2\|top_control:U1\"" {  } { { "rtl_cnn/cnn.vhd" "U1" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/cnn.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648772433 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "weight_en top_control.vhd(28) " "Verilog HDL or VHDL warning at top_control.vhd(28): object \"weight_en\" assigned a value but never read" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676648772433 "|top|cnn:U2|top_control:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n top_control.vhd(38) " "VHDL Process Statement warning at top_control.vhd(38): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772434 "|top|cnn:U2|top_control:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n top_control.vhd(50) " "VHDL Process Statement warning at top_control.vhd(50): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772434 "|top|cnn:U2|top_control:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n top_control.vhd(63) " "VHDL Process Statement warning at top_control.vhd(63): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772434 "|top|cnn:U2|top_control:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n top_control.vhd(75) " "VHDL Process Statement warning at top_control.vhd(75): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772434 "|top|cnn:U2|top_control:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n top_control.vhd(89) " "VHDL Process Statement warning at top_control.vhd(89): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772435 "|top|cnn:U2|top_control:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n top_control.vhd(101) " "VHDL Process Statement warning at top_control.vhd(101): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772435 "|top|cnn:U2|top_control:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n top_control.vhd(117) " "VHDL Process Statement warning at top_control.vhd(117): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772435 "|top|cnn:U2|top_control:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n top_control.vhd(167) " "VHDL Process Statement warning at top_control.vhd(167): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772436 "|top|cnn:U2|top_control:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w_addr_init top_control.vhd(164) " "VHDL Process Statement warning at top_control.vhd(164): inferring latch(es) for signal or variable \"w_addr_init\", which holds its previous value in one or more paths through the process" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 164 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676648772437 "|top|cnn:U2|top_control:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n top_control.vhd(196) " "VHDL Process Statement warning at top_control.vhd(196): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772437 "|top|cnn:U2|top_control:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n top_control.vhd(238) " "VHDL Process Statement warning at top_control.vhd(238): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772438 "|top|cnn:U2|top_control:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pix_start_addr top_control.vhd(250) " "VHDL Process Statement warning at top_control.vhd(250): inferring latch(es) for signal or variable \"pix_start_addr\", which holds its previous value in one or more paths through the process" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 250 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676648772438 "|top|cnn:U2|top_control:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_start_addr\[0\] top_control.vhd(250) " "Inferred latch for \"pix_start_addr\[0\]\" at top_control.vhd(250)" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772439 "|top|cnn:U2|top_control:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_start_addr\[1\] top_control.vhd(250) " "Inferred latch for \"pix_start_addr\[1\]\" at top_control.vhd(250)" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772439 "|top|cnn:U2|top_control:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_start_addr\[2\] top_control.vhd(250) " "Inferred latch for \"pix_start_addr\[2\]\" at top_control.vhd(250)" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772439 "|top|cnn:U2|top_control:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_start_addr\[3\] top_control.vhd(250) " "Inferred latch for \"pix_start_addr\[3\]\" at top_control.vhd(250)" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772439 "|top|cnn:U2|top_control:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_start_addr\[4\] top_control.vhd(250) " "Inferred latch for \"pix_start_addr\[4\]\" at top_control.vhd(250)" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772439 "|top|cnn:U2|top_control:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_start_addr\[5\] top_control.vhd(250) " "Inferred latch for \"pix_start_addr\[5\]\" at top_control.vhd(250)" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772439 "|top|cnn:U2|top_control:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_start_addr\[6\] top_control.vhd(250) " "Inferred latch for \"pix_start_addr\[6\]\" at top_control.vhd(250)" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772439 "|top|cnn:U2|top_control:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_start_addr\[7\] top_control.vhd(250) " "Inferred latch for \"pix_start_addr\[7\]\" at top_control.vhd(250)" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772439 "|top|cnn:U2|top_control:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_start_addr\[8\] top_control.vhd(250) " "Inferred latch for \"pix_start_addr\[8\]\" at top_control.vhd(250)" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772439 "|top|cnn:U2|top_control:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_start_addr\[9\] top_control.vhd(250) " "Inferred latch for \"pix_start_addr\[9\]\" at top_control.vhd(250)" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772439 "|top|cnn:U2|top_control:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_addr_init\[0\] top_control.vhd(164) " "Inferred latch for \"w_addr_init\[0\]\" at top_control.vhd(164)" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772440 "|top|cnn:U2|top_control:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_addr_init\[1\] top_control.vhd(164) " "Inferred latch for \"w_addr_init\[1\]\" at top_control.vhd(164)" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772440 "|top|cnn:U2|top_control:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_pixel cnn:U2\|ram_pixel:U2 " "Elaborating entity \"ram_pixel\" for hierarchy \"cnn:U2\|ram_pixel:U2\"" {  } { { "rtl_cnn/cnn.vhd" "U2" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/cnn.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648772456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_enable cnn:U2\|ram_pixel:U2\|data_enable:U " "Elaborating entity \"data_enable\" for hierarchy \"cnn:U2\|ram_pixel:U2\|data_enable:U\"" {  } { { "rtl_cnn/ram_pixel.vhd" "U" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648772477 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "group2_a ram_pixel.vhd(394) " "VHDL Process Statement warning at ram_pixel.vhd(394): signal \"group2_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772478 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "group2_b ram_pixel.vhd(394) " "VHDL Process Statement warning at ram_pixel.vhd(394): signal \"group2_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772478 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "group2_c ram_pixel.vhd(394) " "VHDL Process Statement warning at ram_pixel.vhd(394): signal \"group2_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772478 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "group2_d ram_pixel.vhd(394) " "VHDL Process Statement warning at ram_pixel.vhd(394): signal \"group2_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772478 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "group3_a ram_pixel.vhd(395) " "VHDL Process Statement warning at ram_pixel.vhd(395): signal \"group3_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 395 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772478 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "group3_b ram_pixel.vhd(395) " "VHDL Process Statement warning at ram_pixel.vhd(395): signal \"group3_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 395 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772478 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "group3_c ram_pixel.vhd(395) " "VHDL Process Statement warning at ram_pixel.vhd(395): signal \"group3_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 395 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772478 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "group3_d ram_pixel.vhd(395) " "VHDL Process Statement warning at ram_pixel.vhd(395): signal \"group3_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 395 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676648772478 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q_out_a ram_pixel.vhd(390) " "VHDL Process Statement warning at ram_pixel.vhd(390): inferring latch(es) for signal or variable \"q_out_a\", which holds its previous value in one or more paths through the process" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676648772479 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q_out_b ram_pixel.vhd(390) " "VHDL Process Statement warning at ram_pixel.vhd(390): inferring latch(es) for signal or variable \"q_out_b\", which holds its previous value in one or more paths through the process" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676648772479 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q_out_c ram_pixel.vhd(390) " "VHDL Process Statement warning at ram_pixel.vhd(390): inferring latch(es) for signal or variable \"q_out_c\", which holds its previous value in one or more paths through the process" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676648772479 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q_out_d ram_pixel.vhd(390) " "VHDL Process Statement warning at ram_pixel.vhd(390): inferring latch(es) for signal or variable \"q_out_d\", which holds its previous value in one or more paths through the process" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676648772479 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out_d\[0\] ram_pixel.vhd(390) " "Inferred latch for \"q_out_d\[0\]\" at ram_pixel.vhd(390)" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772480 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out_d\[1\] ram_pixel.vhd(390) " "Inferred latch for \"q_out_d\[1\]\" at ram_pixel.vhd(390)" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772480 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out_d\[2\] ram_pixel.vhd(390) " "Inferred latch for \"q_out_d\[2\]\" at ram_pixel.vhd(390)" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772480 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out_d\[3\] ram_pixel.vhd(390) " "Inferred latch for \"q_out_d\[3\]\" at ram_pixel.vhd(390)" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772480 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out_d\[4\] ram_pixel.vhd(390) " "Inferred latch for \"q_out_d\[4\]\" at ram_pixel.vhd(390)" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772480 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out_d\[5\] ram_pixel.vhd(390) " "Inferred latch for \"q_out_d\[5\]\" at ram_pixel.vhd(390)" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772480 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out_d\[6\] ram_pixel.vhd(390) " "Inferred latch for \"q_out_d\[6\]\" at ram_pixel.vhd(390)" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772480 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out_d\[7\] ram_pixel.vhd(390) " "Inferred latch for \"q_out_d\[7\]\" at ram_pixel.vhd(390)" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772480 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out_c\[0\] ram_pixel.vhd(390) " "Inferred latch for \"q_out_c\[0\]\" at ram_pixel.vhd(390)" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772480 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out_c\[1\] ram_pixel.vhd(390) " "Inferred latch for \"q_out_c\[1\]\" at ram_pixel.vhd(390)" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772480 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out_c\[2\] ram_pixel.vhd(390) " "Inferred latch for \"q_out_c\[2\]\" at ram_pixel.vhd(390)" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772480 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out_c\[3\] ram_pixel.vhd(390) " "Inferred latch for \"q_out_c\[3\]\" at ram_pixel.vhd(390)" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772480 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out_c\[4\] ram_pixel.vhd(390) " "Inferred latch for \"q_out_c\[4\]\" at ram_pixel.vhd(390)" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772480 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out_c\[5\] ram_pixel.vhd(390) " "Inferred latch for \"q_out_c\[5\]\" at ram_pixel.vhd(390)" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772481 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out_c\[6\] ram_pixel.vhd(390) " "Inferred latch for \"q_out_c\[6\]\" at ram_pixel.vhd(390)" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772481 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out_c\[7\] ram_pixel.vhd(390) " "Inferred latch for \"q_out_c\[7\]\" at ram_pixel.vhd(390)" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772481 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out_b\[0\] ram_pixel.vhd(390) " "Inferred latch for \"q_out_b\[0\]\" at ram_pixel.vhd(390)" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772481 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out_b\[1\] ram_pixel.vhd(390) " "Inferred latch for \"q_out_b\[1\]\" at ram_pixel.vhd(390)" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772481 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out_b\[2\] ram_pixel.vhd(390) " "Inferred latch for \"q_out_b\[2\]\" at ram_pixel.vhd(390)" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772481 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out_b\[3\] ram_pixel.vhd(390) " "Inferred latch for \"q_out_b\[3\]\" at ram_pixel.vhd(390)" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772481 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out_b\[4\] ram_pixel.vhd(390) " "Inferred latch for \"q_out_b\[4\]\" at ram_pixel.vhd(390)" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772481 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out_b\[5\] ram_pixel.vhd(390) " "Inferred latch for \"q_out_b\[5\]\" at ram_pixel.vhd(390)" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772481 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out_b\[6\] ram_pixel.vhd(390) " "Inferred latch for \"q_out_b\[6\]\" at ram_pixel.vhd(390)" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772481 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out_b\[7\] ram_pixel.vhd(390) " "Inferred latch for \"q_out_b\[7\]\" at ram_pixel.vhd(390)" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772482 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out_a\[0\] ram_pixel.vhd(390) " "Inferred latch for \"q_out_a\[0\]\" at ram_pixel.vhd(390)" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772482 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out_a\[1\] ram_pixel.vhd(390) " "Inferred latch for \"q_out_a\[1\]\" at ram_pixel.vhd(390)" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772482 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out_a\[2\] ram_pixel.vhd(390) " "Inferred latch for \"q_out_a\[2\]\" at ram_pixel.vhd(390)" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772482 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out_a\[3\] ram_pixel.vhd(390) " "Inferred latch for \"q_out_a\[3\]\" at ram_pixel.vhd(390)" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772482 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out_a\[4\] ram_pixel.vhd(390) " "Inferred latch for \"q_out_a\[4\]\" at ram_pixel.vhd(390)" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772482 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out_a\[5\] ram_pixel.vhd(390) " "Inferred latch for \"q_out_a\[5\]\" at ram_pixel.vhd(390)" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772482 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out_a\[6\] ram_pixel.vhd(390) " "Inferred latch for \"q_out_a\[6\]\" at ram_pixel.vhd(390)" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772482 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_out_a\[7\] ram_pixel.vhd(390) " "Inferred latch for \"q_out_a\[7\]\" at ram_pixel.vhd(390)" {  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772482 "|top|cnn:U2|ram_pixel:U2|data_enable:U"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_input cnn:U2\|ram_pixel:U2\|ram_input:ram_input_inst " "Elaborating entity \"ram_input\" for hierarchy \"cnn:U2\|ram_pixel:U2\|ram_input:ram_input_inst\"" {  } { { "rtl_cnn/ram_pixel.vhd" "ram_input_inst" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648772505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cnn:U2\|ram_pixel:U2\|ram_input:ram_input_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cnn:U2\|ram_pixel:U2\|ram_input:ram_input_inst\|altsyncram:altsyncram_component\"" {  } { { "ram_input.vhd" "altsyncram_component" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/ram_input.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648772536 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cnn:U2\|ram_pixel:U2\|ram_input:ram_input_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cnn:U2\|ram_pixel:U2\|ram_input:ram_input_inst\|altsyncram:altsyncram_component\"" {  } { { "ram_input.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/ram_input.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648772577 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cnn:U2\|ram_pixel:U2\|ram_input:ram_input_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"cnn:U2\|ram_pixel:U2\|ram_input:ram_input_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram_test.hex " "Parameter \"init_file\" = \"ram_test.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 785 " "Parameter \"numwords_a\" = \"785\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 785 " "Parameter \"numwords_b\" = \"785\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772578 ""}  } { { "ram_input.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/ram_input.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676648772578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_njr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_njr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_njr3 " "Found entity 1: altsyncram_njr3" {  } { { "db/altsyncram_njr3.tdf" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/altsyncram_njr3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648772719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648772719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_njr3 cnn:U2\|ram_pixel:U2\|ram_input:ram_input_inst\|altsyncram:altsyncram_component\|altsyncram_njr3:auto_generated " "Elaborating entity \"altsyncram_njr3\" for hierarchy \"cnn:U2\|ram_pixel:U2\|ram_input:ram_input_inst\|altsyncram:altsyncram_component\|altsyncram_njr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648772729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_input_b cnn:U2\|ram_pixel:U2\|ram_input_b:ram_input_b_inst " "Elaborating entity \"ram_input_b\" for hierarchy \"cnn:U2\|ram_pixel:U2\|ram_input_b:ram_input_b_inst\"" {  } { { "rtl_cnn/ram_pixel.vhd" "ram_input_b_inst" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648772816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_input_c cnn:U2\|ram_pixel:U2\|ram_input_c:ram_input_c_inst " "Elaborating entity \"ram_input_c\" for hierarchy \"cnn:U2\|ram_pixel:U2\|ram_input_c:ram_input_c_inst\"" {  } { { "rtl_cnn/ram_pixel.vhd" "ram_input_c_inst" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648772909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cnn:U2\|ram_pixel:U2\|ram_input_c:ram_input_c_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cnn:U2\|ram_pixel:U2\|ram_input_c:ram_input_c_inst\|altsyncram:altsyncram_component\"" {  } { { "ram_input_c.vhd" "altsyncram_component" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/ram_input_c.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648772938 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cnn:U2\|ram_pixel:U2\|ram_input_c:ram_input_c_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cnn:U2\|ram_pixel:U2\|ram_input_c:ram_input_c_inst\|altsyncram:altsyncram_component\"" {  } { { "ram_input_c.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/ram_input_c.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648772969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cnn:U2\|ram_pixel:U2\|ram_input_c:ram_input_c_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"cnn:U2\|ram_pixel:U2\|ram_input_c:ram_input_c_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 785 " "Parameter \"numwords_a\" = \"785\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 785 " "Parameter \"numwords_b\" = \"785\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648772969 ""}  } { { "ram_input_c.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/ram_input_c.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676648772969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hap3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hap3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hap3 " "Found entity 1: altsyncram_hap3" {  } { { "db/altsyncram_hap3.tdf" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/altsyncram_hap3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648773078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648773078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hap3 cnn:U2\|ram_pixel:U2\|ram_input_c:ram_input_c_inst\|altsyncram:altsyncram_component\|altsyncram_hap3:auto_generated " "Elaborating entity \"altsyncram_hap3\" for hierarchy \"cnn:U2\|ram_pixel:U2\|ram_input_c:ram_input_c_inst\|altsyncram:altsyncram_component\|altsyncram_hap3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648773087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_input_d cnn:U2\|ram_pixel:U2\|ram_input_d:ram_input_d_inst " "Elaborating entity \"ram_input_d\" for hierarchy \"cnn:U2\|ram_pixel:U2\|ram_input_d:ram_input_d_inst\"" {  } { { "rtl_cnn/ram_pixel.vhd" "ram_input_d_inst" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648773150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_output1 cnn:U2\|ram_pixel:U2\|ram_output1:ram_output1_inst " "Elaborating entity \"ram_output1\" for hierarchy \"cnn:U2\|ram_pixel:U2\|ram_output1:ram_output1_inst\"" {  } { { "rtl_cnn/ram_pixel.vhd" "ram_output1_inst" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648773240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_output1_b cnn:U2\|ram_pixel:U2\|ram_output1_b:ram_output1_b_inst " "Elaborating entity \"ram_output1_b\" for hierarchy \"cnn:U2\|ram_pixel:U2\|ram_output1_b:ram_output1_b_inst\"" {  } { { "rtl_cnn/ram_pixel.vhd" "ram_output1_b_inst" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648773331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_output1_c cnn:U2\|ram_pixel:U2\|ram_output1_c:ram_output1_c_inst " "Elaborating entity \"ram_output1_c\" for hierarchy \"cnn:U2\|ram_pixel:U2\|ram_output1_c:ram_output1_c_inst\"" {  } { { "rtl_cnn/ram_pixel.vhd" "ram_output1_c_inst" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648773445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_output1_d cnn:U2\|ram_pixel:U2\|ram_output1_d:ram_output1_d_inst " "Elaborating entity \"ram_output1_d\" for hierarchy \"cnn:U2\|ram_pixel:U2\|ram_output1_d:ram_output1_d_inst\"" {  } { { "rtl_cnn/ram_pixel.vhd" "ram_output1_d_inst" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648773573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_output2 cnn:U2\|ram_pixel:U2\|ram_output2:ram_output2_inst " "Elaborating entity \"ram_output2\" for hierarchy \"cnn:U2\|ram_pixel:U2\|ram_output2:ram_output2_inst\"" {  } { { "rtl_cnn/ram_pixel.vhd" "ram_output2_inst" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648773676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_output2_b cnn:U2\|ram_pixel:U2\|ram_output2_b:ram_output2_b_inst " "Elaborating entity \"ram_output2_b\" for hierarchy \"cnn:U2\|ram_pixel:U2\|ram_output2_b:ram_output2_b_inst\"" {  } { { "rtl_cnn/ram_pixel.vhd" "ram_output2_b_inst" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648773777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_output2_c cnn:U2\|ram_pixel:U2\|ram_output2_c:ram_output2_c_inst " "Elaborating entity \"ram_output2_c\" for hierarchy \"cnn:U2\|ram_pixel:U2\|ram_output2_c:ram_output2_c_inst\"" {  } { { "rtl_cnn/ram_pixel.vhd" "ram_output2_c_inst" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648773879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_output2_d cnn:U2\|ram_pixel:U2\|ram_output2_d:ram_output2_d_inst " "Elaborating entity \"ram_output2_d\" for hierarchy \"cnn:U2\|ram_pixel:U2\|ram_output2_d:ram_output2_d_inst\"" {  } { { "rtl_cnn/ram_pixel.vhd" "ram_output2_d_inst" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648773970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:U3 " "Elaborating entity \"seg\" for hierarchy \"seg:U3\"" {  } { { "top/top.vhd" "U3" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648774059 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|result_select:U5\|Mux1 " "Found clock multiplexer cnn:U2\|rd_data:U0\|conv_maxpool:U3\|result_select:U5\|Mux1" {  } { { "rtl_cnn/conv_maxpool.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 887 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1676648774946 "|top|cnn:U2|rd_data:U0|conv_maxpool:U3|result_select:U5|Mux1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|sig_select:U4\|finish_select " "Found clock multiplexer cnn:U2\|rd_data:U0\|conv_maxpool:U3\|sig_select:U4\|finish_select" {  } { { "rtl_cnn/conv_maxpool.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 839 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1676648774946 "|top|cnn:U2|rd_data:U0|conv_maxpool:U3|sig_select:U4|finish_select"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1676648774946 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "56 " "Inferred 56 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ov7725_rgb565_lcd:U0\|cmos_data_top:u_cmos_data_top\|cmos_tailor:u_cmos_tailor\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ov7725_rgb565_lcd:U0\|cmos_data_top:u_cmos_data_top\|cmos_tailor:u_cmos_tailor\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|Mult14\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult14" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|Mult12\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult12" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|Mult4\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult4" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|Mult13\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult13" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u2\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u2\|Mult10\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult10" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u6\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u6\|Mult15\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult15" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|Mult3\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult3" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|Mult5\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult5" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u3\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u3\|Mult11\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult11" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|Mult6\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult6" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|Mult8\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult8" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|Mult8\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult8" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|Mult7\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult7" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|Mult9\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult9" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u8\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u8\|Mult2\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult2" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|Mult8\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult8" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|Mult8\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult8" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|Mult6\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult6" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|Mult7\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult7" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|Mult6\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult6" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|Mult7\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult7" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|Mult4\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult4" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|Mult5\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult5" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|Mult4\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult4" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|Mult5\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult5" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|Mult6\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult6" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|Mult7\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult7" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|Mult6\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult6" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|Mult7\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult7" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|Mult2\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult2" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|Mult3\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult3" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|rd_control:U1\|maxpool_ctrl:U3\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|rd_control:U1\|maxpool_ctrl:U3\|Mult2\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult2" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|Mult2\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult2" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|Mult3\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult3" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|Mult4\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult4" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|Mult5\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult5" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|Mult4\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult4" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|Mult5\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult5" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|rd_control:U1\|conv_ctrl:U1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|rd_control:U1\|conv_ctrl:U1\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|rd_control:U1\|maxpool_ctrl:U3\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|rd_control:U1\|maxpool_ctrl:U3\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|rd_control:U1\|maxpool_ctrl:U3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|rd_control:U1\|maxpool_ctrl:U3\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|Mult2\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult2" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|Mult3\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult3" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|Mult2\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult2" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|Mult3\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult3" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648784279 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1676648784279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ov7725_rgb565_lcd:U0\|cmos_data_top:u_cmos_data_top\|cmos_tailor:u_cmos_tailor\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ov7725_rgb565_lcd:U0\|cmos_data_top:u_cmos_data_top\|cmos_tailor:u_cmos_tailor\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648784470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ov7725_rgb565_lcd:U0\|cmos_data_top:u_cmos_data_top\|cmos_tailor:u_cmos_tailor\|lpm_mult:Mult0 " "Instantiated megafunction \"ov7725_rgb565_lcd:U0\|cmos_data_top:u_cmos_data_top\|cmos_tailor:u_cmos_tailor\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648784470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648784470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648784470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648784470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648784470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648784470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648784470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648784470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648784470 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676648784470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_sct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_sct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_sct " "Found entity 1: mult_sct" {  } { { "db/mult_sct.tdf" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/mult_sct.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648784563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648784563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|lpm_mult:Mult14\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648784607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|lpm_mult:Mult14 " "Instantiated megafunction \"cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|lpm_mult:Mult14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648784608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 1 " "Parameter \"LPM_WIDTHB\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648784608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 9 " "Parameter \"LPM_WIDTHP\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648784608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 9 " "Parameter \"LPM_WIDTHR\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648784608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648784608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648784608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648784608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648784608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648784608 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676648784608 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|lpm_mult:Mult14\|multcore:mult_core cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|lpm_mult:Mult14\|multcore:mult_core\", which is child of megafunction instantiation \"cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|lpm_mult:Mult14\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648784916 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|lpm_mult:Mult14\|multcore:mult_core\|lpm_add_sub:adder cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|lpm_mult:Mult14\|multcore:mult_core\|lpm_add_sub:adder\", which is child of megafunction instantiation \"cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|lpm_mult:Mult14\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf" 439 6 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648785192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_88h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_88h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_88h " "Found entity 1: add_sub_88h" {  } { { "db/add_sub_88h.tdf" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/add_sub_88h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648785304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648785304 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|lpm_mult:Mult14\|altshift:external_latency_ffs cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|lpm_mult:Mult14\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"cnn:U2\|rd_data:U0\|full_connect:U5\|multi:u9\|lpm_mult:Mult14\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648785402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648787786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8 " "Instantiated megafunction \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648787787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648787787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648787787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648787787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648787787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648787787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648787787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648787787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648787787 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676648787787 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\|multcore:mult_core cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\|multcore:mult_core\", which is child of megafunction instantiation \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648787832 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod\", which is child of megafunction instantiation \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf" 298 9 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648787978 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\|multcore:mult_core\|mul_lfrg:mul_lfrg_last_mod cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\|multcore:mult_core\|mul_lfrg:mul_lfrg_last_mod\", which is child of megafunction instantiation \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf" 310 10 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648788009 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf" 407 9 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648788130 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\", which is child of megafunction instantiation \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 110 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648788182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5of " "Found entity 1: add_sub_5of" {  } { { "db/add_sub_5of.tdf" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/add_sub_5of.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648788292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648788292 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648788368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u5h " "Found entity 1: add_sub_u5h" {  } { { "db/add_sub_u5h.tdf" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/add_sub_u5h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648788478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648788478 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\|multcore:mult_core\|mul_lfrg:\$00031 cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\|multcore:mult_core\|mul_lfrg:\$00031\", which is child of megafunction instantiation \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf" 958 39 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648788541 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\|multcore:mult_core\|mul_lfrg:\$00033 cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\|multcore:mult_core\|mul_lfrg:\$00033\", which is child of megafunction instantiation \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf" 970 44 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648788572 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\|multcore:mult_core\|mul_lfrg:\$00035 cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\|multcore:mult_core\|mul_lfrg:\$00035\", which is child of megafunction instantiation \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf" 1014 54 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648788605 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\|multcore:mult_core\|mul_lfrg:\$00037 cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\|multcore:mult_core\|mul_lfrg:\$00037\", which is child of megafunction instantiation \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf" 1025 59 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648788640 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\|altshift:external_latency_ffs cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648788666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cnn:U2\|rd_data:U0\|rd_control:U1\|maxpool_ctrl:U3\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"cnn:U2\|rd_data:U0\|rd_control:U1\|maxpool_ctrl:U3\|lpm_mult:Mult2\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648800490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cnn:U2\|rd_data:U0\|rd_control:U1\|maxpool_ctrl:U3\|lpm_mult:Mult2 " "Instantiated megafunction \"cnn:U2\|rd_data:U0\|rd_control:U1\|maxpool_ctrl:U3\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648800490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648800490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648800490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648800490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648800490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648800490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648800490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648800490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648800490 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676648800490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v2t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v2t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v2t " "Found entity 1: mult_v2t" {  } { { "db/mult_v2t.tdf" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/mult_v2t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648800587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648800587 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cnn:U2\|rd_data:U0\|rd_control:U1\|conv_ctrl:U1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cnn:U2\|rd_data:U0\|rd_control:U1\|conv_ctrl:U1\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648805169 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cnn:U2\|rd_data:U0\|rd_control:U1\|conv_ctrl:U1\|lpm_mult:Mult0 " "Instantiated megafunction \"cnn:U2\|rd_data:U0\|rd_control:U1\|conv_ctrl:U1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648805169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648805169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648805169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648805169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648805169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648805169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648805169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648805169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648805169 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676648805169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cnn:U2\|rd_data:U0\|rd_control:U1\|maxpool_ctrl:U3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"cnn:U2\|rd_data:U0\|rd_control:U1\|maxpool_ctrl:U3\|lpm_mult:Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648805241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cnn:U2\|rd_data:U0\|rd_control:U1\|maxpool_ctrl:U3\|lpm_mult:Mult1 " "Instantiated megafunction \"cnn:U2\|rd_data:U0\|rd_control:U1\|maxpool_ctrl:U3\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648805241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648805241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648805241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648805241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648805241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648805241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648805241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648805241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648805241 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676648805241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cnn:U2\|rd_data:U0\|rd_control:U1\|maxpool_ctrl:U3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cnn:U2\|rd_data:U0\|rd_control:U1\|maxpool_ctrl:U3\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648805315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cnn:U2\|rd_data:U0\|rd_control:U1\|maxpool_ctrl:U3\|lpm_mult:Mult0 " "Instantiated megafunction \"cnn:U2\|rd_data:U0\|rd_control:U1\|maxpool_ctrl:U3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648805315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648805315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648805315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648805315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648805315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648805315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648805315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648805315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648805315 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676648805315 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1676648810774 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cnn:U2\|top_control:U1\|pix_start_addr\[6\] cnn:U2\|top_control:U1\|pix_start_addr\[2\] " "Duplicate LATCH primitive \"cnn:U2\|top_control:U1\|pix_start_addr\[6\]\" merged with LATCH primitive \"cnn:U2\|top_control:U1\|pix_start_addr\[2\]\"" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 250 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676648810921 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1676648810921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|rd_data:U0\|full_connect:U5\|cnt\[1\] " "Latch cnn:U2\|rd_data:U0\|full_connect:U5\|cnt\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|rd_data:U0\|full_connect:U5\|process_7~synth " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|rd_data:U0\|full_connect:U5\|process_7~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810926 ""}  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 285 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|rd_data:U0\|full_connect:U5\|cnt\[0\] " "Latch cnn:U2\|rd_data:U0\|full_connect:U5\|cnt\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|rd_data:U0\|full_connect:U5\|process_7~synth " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|rd_data:U0\|full_connect:U5\|process_7~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810926 ""}  } { { "rtl_cnn/full_connect.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd" 285 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_d\[7\] " "Latch cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_d\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810927 ""}  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_d\[6\] " "Latch cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_d\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810927 ""}  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_d\[5\] " "Latch cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_d\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810927 ""}  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_d\[4\] " "Latch cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_d\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810927 ""}  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_d\[3\] " "Latch cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_d\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810927 ""}  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_d\[2\] " "Latch cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_d\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810927 ""}  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_d\[1\] " "Latch cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_d\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810927 ""}  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_d\[0\] " "Latch cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_d\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810927 ""}  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_c\[0\] " "Latch cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_c\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810927 ""}  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_c\[7\] " "Latch cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_c\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810927 ""}  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_c\[6\] " "Latch cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_c\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810928 ""}  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_c\[5\] " "Latch cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_c\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810928 ""}  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_c\[4\] " "Latch cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_c\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810928 ""}  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_c\[3\] " "Latch cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_c\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810928 ""}  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_c\[2\] " "Latch cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_c\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810928 ""}  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_c\[1\] " "Latch cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_c\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810928 ""}  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_a\[0\] " "Latch cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_a\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810928 ""}  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_a\[7\] " "Latch cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_a\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810928 ""}  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_a\[6\] " "Latch cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_a\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810928 ""}  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_a\[5\] " "Latch cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_a\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810928 ""}  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_a\[4\] " "Latch cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_a\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810928 ""}  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_a\[3\] " "Latch cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_a\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810928 ""}  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_a\[2\] " "Latch cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_a\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810928 ""}  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_a\[1\] " "Latch cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_a\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810928 ""}  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_b\[0\] " "Latch cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_b\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810929 ""}  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_b\[7\] " "Latch cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_b\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810929 ""}  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_b\[6\] " "Latch cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_b\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810929 ""}  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_b\[5\] " "Latch cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_b\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810929 ""}  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_b\[4\] " "Latch cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_b\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810929 ""}  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_b\[3\] " "Latch cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_b\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810929 ""}  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_b\[2\] " "Latch cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_b\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810929 ""}  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_b\[1\] " "Latch cnn:U2\|ram_pixel:U2\|data_enable:U\|q_out_b\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810929 ""}  } { { "rtl_cnn/ram_pixel.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd" 390 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|rd_data:U0\|rd_control:U1\|rd_addr_enable:U5\|rd_addr\[0\] " "Latch cnn:U2\|rd_data:U0\|rd_control:U1\|rd_addr_enable:U5\|rd_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810929 ""}  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 574 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|rd_data:U0\|rd_control:U1\|rd_addr_enable:U5\|rd_addr\[1\] " "Latch cnn:U2\|rd_data:U0\|rd_control:U1\|rd_addr_enable:U5\|rd_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810929 ""}  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 574 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|rd_data:U0\|rd_control:U1\|rd_addr_enable:U5\|rd_addr\[2\] " "Latch cnn:U2\|rd_data:U0\|rd_control:U1\|rd_addr_enable:U5\|rd_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810930 ""}  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 574 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|rd_data:U0\|rd_control:U1\|rd_addr_enable:U5\|rd_addr\[3\] " "Latch cnn:U2\|rd_data:U0\|rd_control:U1\|rd_addr_enable:U5\|rd_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810930 ""}  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 574 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|rd_data:U0\|rd_control:U1\|rd_addr_enable:U5\|rd_addr\[4\] " "Latch cnn:U2\|rd_data:U0\|rd_control:U1\|rd_addr_enable:U5\|rd_addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810930 ""}  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 574 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|rd_data:U0\|rd_control:U1\|rd_addr_enable:U5\|rd_addr\[5\] " "Latch cnn:U2\|rd_data:U0\|rd_control:U1\|rd_addr_enable:U5\|rd_addr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810930 ""}  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 574 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|rd_data:U0\|rd_control:U1\|rd_addr_enable:U5\|rd_addr\[6\] " "Latch cnn:U2\|rd_data:U0\|rd_control:U1\|rd_addr_enable:U5\|rd_addr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810930 ""}  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 574 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|rd_data:U0\|rd_control:U1\|rd_addr_enable:U5\|rd_addr\[7\] " "Latch cnn:U2\|rd_data:U0\|rd_control:U1\|rd_addr_enable:U5\|rd_addr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810930 ""}  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 574 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|rd_data:U0\|rd_control:U1\|rd_addr_enable:U5\|rd_addr\[8\] " "Latch cnn:U2\|rd_data:U0\|rd_control:U1\|rd_addr_enable:U5\|rd_addr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810930 ""}  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 574 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|rd_data:U0\|rd_control:U1\|rd_addr_enable:U5\|rd_addr\[9\] " "Latch cnn:U2\|rd_data:U0\|rd_control:U1\|rd_addr_enable:U5\|rd_addr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810930 ""}  } { { "rd_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd" 574 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|top_control:U1\|pix_start_addr\[2\] " "Latch cnn:U2\|top_control:U1\|pix_start_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810930 ""}  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 250 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|top_control:U1\|pix_start_addr\[3\] " "Latch cnn:U2\|top_control:U1\|pix_start_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810930 ""}  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 250 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|top_control:U1\|pix_start_addr\[7\] " "Latch cnn:U2\|top_control:U1\|pix_start_addr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810930 ""}  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 250 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|top_control:U1\|pix_start_addr\[8\] " "Latch cnn:U2\|top_control:U1\|pix_start_addr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[3\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[3\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810930 ""}  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 250 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cnn:U2\|top_control:U1\|pix_start_addr\[9\] " "Latch cnn:U2\|top_control:U1\|pix_start_addr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cnn:U2\|top_control:U1\|layer\[2\] " "Ports D and ENA on the latch are fed by the same signal cnn:U2\|top_control:U1\|layer\[2\]" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676648810930 ""}  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 250 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676648810930 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "cmos_lcd_pll_sdram/i2c_dri.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/i2c_dri.vhd" 17 -1 0 } } { "cmos_lcd_pll_sdram/sdram_cmd.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_cmd.vhd" 100 -1 0 } } { "seg.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/seg.vhd" 43 -1 0 } } { "cmos_lcd_pll_sdram/i2c_dri.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/i2c_dri.vhd" 76 -1 0 } } { "cmos_lcd_pll_sdram/i2c_dri.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/i2c_dri.vhd" 38 -1 0 } } { "cmos_lcd_pll_sdram/i2c_dri.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/i2c_dri.vhd" 37 -1 0 } } { "db/dcfifo_ilj1.tdf" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_ilj1.tdf" 60 2 0 } } { "db/dcfifo_ilj1.tdf" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_ilj1.tdf" 64 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/a_graycounter_677.tdf" 32 2 0 } } { "db/dcfifo_5mj1.tdf" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_5mj1.tdf" 62 2 0 } } { "db/dcfifo_5mj1.tdf" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_5mj1.tdf" 66 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/a_graycounter_2lc.tdf" 32 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/a_graycounter_677.tdf" 46 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/db/a_graycounter_2lc.tdf" 46 2 0 } } { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 238 -1 0 } } { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 25 -1 0 } } { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1676648810978 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1676648810978 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cam_rst_n VCC " "Pin \"cam_rst_n\" is stuck at VCC" {  } { { "top/top.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648813124 "|top|cam_rst_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cam_sgm_ctrl VCC " "Pin \"cam_sgm_ctrl\" is stuck at VCC" {  } { { "top/top.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648813124 "|top|cam_sgm_ctrl"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "top/top.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648813124 "|top|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "top/top.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648813124 "|top|sdram_dqm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_hs VCC " "Pin \"lcd_hs\" is stuck at VCC" {  } { { "top/top.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648813124 "|top|lcd_hs"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_vs VCC " "Pin \"lcd_vs\" is stuck at VCC" {  } { { "top/top.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648813124 "|top|lcd_vs"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_bl VCC " "Pin \"lcd_bl\" is stuck at VCC" {  } { { "top/top.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648813124 "|top|lcd_bl"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rst VCC " "Pin \"lcd_rst\" is stuck at VCC" {  } { { "top/top.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648813124 "|top|lcd_rst"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_w\[0\] VCC " "Pin \"seg_w\[0\]\" is stuck at VCC" {  } { { "top/top.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648813124 "|top|seg_w[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_w\[1\] VCC " "Pin \"seg_w\[1\]\" is stuck at VCC" {  } { { "top/top.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648813124 "|top|seg_w[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_w\[2\] VCC " "Pin \"seg_w\[2\]\" is stuck at VCC" {  } { { "top/top.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648813124 "|top|seg_w[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_w\[3\] GND " "Pin \"seg_w\[3\]\" is stuck at GND" {  } { { "top/top.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648813124 "|top|seg_w[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_w\[4\] VCC " "Pin \"seg_w\[4\]\" is stuck at VCC" {  } { { "top/top.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648813124 "|top|seg_w[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_w\[5\] VCC " "Pin \"seg_w\[5\]\" is stuck at VCC" {  } { { "top/top.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648813124 "|top|seg_w[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[7\] VCC " "Pin \"seg_d\[7\]\" is stuck at VCC" {  } { { "top/top.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648813124 "|top|seg_d[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1676648813124 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1676648813415 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|pool2d:U2\|maxpool_one:u0\|cnt\[31\] Low " "Register cnn:U2\|rd_data:U0\|conv_maxpool:U3\|pool2d:U2\|maxpool_one:u0\|cnt\[31\] will power up to Low" {  } { { "rtl_cnn/conv_maxpool.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 633 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1676648813588 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|pool2d:U2\|maxpool_one:u0\|cnt\[0\] Low " "Register cnn:U2\|rd_data:U0\|conv_maxpool:U3\|pool2d:U2\|maxpool_one:u0\|cnt\[0\] will power up to Low" {  } { { "rtl_cnn/conv_maxpool.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd" 633 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1676648813588 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cnn:U2\|top_control:U1\|delay2 High " "Register cnn:U2\|top_control:U1\|delay2 will power up to High" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 238 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1676648813588 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cnn:U2\|top_control:U1\|delay1 High " "Register cnn:U2\|top_control:U1\|delay1 will power up to High" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1676648813588 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cnn:U2\|top_control:U1\|delay High " "Register cnn:U2\|top_control:U1\|delay will power up to High" {  } { { "rtl_cnn/top_control.vhd" "" { Text "C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1676648813588 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1676648813588 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "279 " "279 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676648818161 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ov7725_rgb565_lcd:U0\|lcd_rgb_top:u_lcd_rgb_top\|lcd_display:u_lcd_display\|Add4~0 " "Logic cell \"ov7725_rgb565_lcd:U0\|lcd_rgb_top:u_lcd_rgb_top\|lcd_display:u_lcd_display\|Add4~0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add4~0" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "ov7725_rgb565_lcd:U0\|lcd_rgb_top:u_lcd_rgb_top\|lcd_display:u_lcd_display\|Add2~0 " "Logic cell \"ov7725_rgb565_lcd:U0\|lcd_rgb_top:u_lcd_rgb_top\|lcd_display:u_lcd_display\|Add2~0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add2~0" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "ov7725_rgb565_lcd:U0\|lcd_rgb_top:u_lcd_rgb_top\|lcd_display:u_lcd_display\|Add2~2 " "Logic cell \"ov7725_rgb565_lcd:U0\|lcd_rgb_top:u_lcd_rgb_top\|lcd_display:u_lcd_display\|Add2~2\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add2~2" { Text "c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c3\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8 " "Logic cell \"cnn:U2\|rd_data:U0\|conv_maxpool:U3\|Parallel_Conv:U1\|conv:c4\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_5of:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648818207 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1676648818207 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676648819920 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648819920 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9677 " "Implemented 9677 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676648820579 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676648820579 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1676648820579 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9448 " "Implemented 9448 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676648820579 ""} { "Info" "ICUT_CUT_TM_RAMS" "130 " "Implemented 130 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1676648820579 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1676648820579 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1676648820579 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676648820579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 254 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 254 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4935 " "Peak virtual memory: 4935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676648820660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 17 23:47:00 2023 " "Processing ended: Fri Feb 17 23:47:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676648820660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676648820660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676648820660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648820660 ""}
