[2025-09-17 01:21:38] START suite=qualcomm_srv trace=srv750_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv750_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2578657 heartbeat IPC: 3.878 cumulative IPC: 3.878 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 4999737 heartbeat IPC: 4.13 cumulative IPC: 4 (Simulation time: 00 hr 01 min 13 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4999737 cumulative IPC: 4 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4999737 cumulative IPC: 4 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13167095 heartbeat IPC: 1.224 cumulative IPC: 1.224 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 21354091 heartbeat IPC: 1.221 cumulative IPC: 1.223 (Simulation time: 00 hr 03 min 28 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 29514513 heartbeat IPC: 1.225 cumulative IPC: 1.224 (Simulation time: 00 hr 04 min 28 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 37674807 heartbeat IPC: 1.225 cumulative IPC: 1.224 (Simulation time: 00 hr 05 min 31 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 45825261 heartbeat IPC: 1.227 cumulative IPC: 1.225 (Simulation time: 00 hr 06 min 32 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 53979477 heartbeat IPC: 1.226 cumulative IPC: 1.225 (Simulation time: 00 hr 07 min 31 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv750_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000016 cycles: 62231574 heartbeat IPC: 1.212 cumulative IPC: 1.223 (Simulation time: 00 hr 08 min 35 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 70509954 heartbeat IPC: 1.208 cumulative IPC: 1.221 (Simulation time: 00 hr 09 min 39 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 78777718 heartbeat IPC: 1.21 cumulative IPC: 1.22 (Simulation time: 00 hr 10 min 39 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 82007891 cumulative IPC: 1.219 (Simulation time: 00 hr 11 min 39 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 82007891 cumulative IPC: 1.219 (Simulation time: 00 hr 11 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv750_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.219 instructions: 100000004 cycles: 82007891
CPU 0 Branch Prediction Accuracy: 92.65% MPKI: 13.05 Average ROB Occupancy at Mispredict: 30.03
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08587
BRANCH_INDIRECT: 0.3712
BRANCH_CONDITIONAL: 11.22
BRANCH_DIRECT_CALL: 0.4211
BRANCH_INDIRECT_CALL: 0.5444
BRANCH_RETURN: 0.4062


====Backend Stall Breakdown====
ROB_STALL: 29957
LQ_STALL: 0
SQ_STALL: 57920


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 351.5
REPLAY_LOAD: 117
NON_REPLAY_LOAD: 6.618016

== Total ==
ADDR_TRANS: 703
REPLAY_LOAD: 234
NON_REPLAY_LOAD: 29020

== Counts ==
ADDR_TRANS: 2
REPLAY_LOAD: 2
NON_REPLAY_LOAD: 4385

cpu0->cpu0_STLB TOTAL        ACCESS:    2120782 HIT:    2120020 MISS:        762 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2120782 HIT:    2120020 MISS:        762 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 130 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9452572 HIT:    8766101 MISS:     686471 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7722569 HIT:    7089234 MISS:     633335 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     581254 HIT:     539953 MISS:      41301 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1147376 HIT:    1136427 MISS:      10949 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1373 HIT:        487 MISS:        886 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.17 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15836384 HIT:    7748803 MISS:    8087581 MSHR_MERGE:    1992975
cpu0->cpu0_L1I LOAD         ACCESS:   15836384 HIT:    7748803 MISS:    8087581 MSHR_MERGE:    1992975
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.59 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30609590 HIT:   26752163 MISS:    3857427 MSHR_MERGE:    1646837
cpu0->cpu0_L1D LOAD         ACCESS:   16745189 HIT:   14642068 MISS:    2103121 MSHR_MERGE:     475159
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13862866 HIT:   12109964 MISS:    1752902 MSHR_MERGE:    1171647
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1535 HIT:        131 MISS:       1404 MSHR_MERGE:         31
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.32 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12966700 HIT:   10681758 MISS:    2284942 MSHR_MERGE:    1156033
cpu0->cpu0_ITLB LOAD         ACCESS:   12966700 HIT:   10681758 MISS:    2284942 MSHR_MERGE:    1156033
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.015 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29106901 HIT:   27774457 MISS:    1332444 MSHR_MERGE:     340571
cpu0->cpu0_DTLB LOAD         ACCESS:   29106901 HIT:   27774457 MISS:    1332444 MSHR_MERGE:     340571
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.096 cycles
cpu0->LLC TOTAL        ACCESS:     745100 HIT:     735020 MISS:      10080 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     633335 HIT:     623561 MISS:       9774 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      41301 HIT:      41268 MISS:         33 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      69578 HIT:      69570 MISS:          8 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        886 HIT:        621 MISS:        265 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 114.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         70
  ROW_BUFFER_MISS:      10002
  AVG DBUS CONGESTED CYCLE: 2.991
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         13
  FULL:          0
Channel 0 REFRESHES ISSUED:       6834

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       556230       537843        55872          704
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6           55           50           29
  STLB miss resolved @ L2C                0           42          309          210           30
  STLB miss resolved @ LLC                0           31          256          370           60
  STLB miss resolved @ MEM                0            1           91          142          127

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             197630        61354      1557131       124090           10
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            5            8            7
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0           12           21           40            9
  STLB miss resolved @ MEM                0            0            2           13           18
[2025-09-17 01:33:18] END   suite=qualcomm_srv trace=srv750_ap (rc=0)
