\hypertarget{group__UART__Private__Macros}{}\doxysection{U\+A\+RT Private Macros}
\label{group__UART__Private__Macros}\index{UART Private Macros@{UART Private Macros}}
U\+A\+RT Private Macros 的协作图\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=278pt]{group__UART__Private__Macros}
\end{center}
\end{figure}
\doxysubsection*{宏定义}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__UART__Private__Macros_ga4fb6c975f14bd141ec282820823a2fff}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+W\+O\+R\+D\+\_\+\+L\+E\+N\+G\+TH}}(L\+E\+N\+G\+TH)
\item 
\#define \mbox{\hyperlink{group__UART__Private__Macros_ga12e732e82119829947fb0c97da82bd69}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+L\+I\+N\+\_\+\+W\+O\+R\+D\+\_\+\+L\+E\+N\+G\+TH}}(L\+E\+N\+G\+TH)~(((L\+E\+N\+G\+TH) == \mbox{\hyperlink{group__UART__Word__Length_gaf394e9abaf17932ee89591f990fe6407}{U\+A\+R\+T\+\_\+\+W\+O\+R\+D\+L\+E\+N\+G\+T\+H\+\_\+8B}}))
\item 
\#define \mbox{\hyperlink{group__UART__Private__Macros_ga2c61795ef4affdddf3854c8f59568e41}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+O\+P\+B\+I\+TS}}(S\+T\+O\+P\+B\+I\+TS)
\item 
\#define \mbox{\hyperlink{group__UART__Private__Macros_gaf2f542d273738ee3cb4a93d169827744}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+P\+A\+R\+I\+TY}}(P\+A\+R\+I\+TY)
\item 
\#define \mbox{\hyperlink{group__UART__Private__Macros_ga4da792d3bbb8e04d97dd45b963ac2464}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+H\+A\+R\+D\+W\+A\+R\+E\+\_\+\+F\+L\+O\+W\+\_\+\+C\+O\+N\+T\+R\+OL}}(C\+O\+N\+T\+R\+OL)
\item 
\#define \mbox{\hyperlink{group__UART__Private__Macros_ga748d45fbdc96c743bee170b749f961ba}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+M\+O\+DE}}(M\+O\+DE)~((((M\+O\+DE) \& 0x0000\+F\+F\+F3U) == 0x00U) \&\& ((M\+O\+DE) != 0x00U))
\item 
\#define \mbox{\hyperlink{group__UART__Private__Macros_ga202315393e18f29b20eb49ad9f8934dd}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+TE}}(S\+T\+A\+TE)
\item 
\#define \mbox{\hyperlink{group__UART__Private__Macros_ga8486e4a622ab62a11d82389d4aa0305d}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+O\+V\+E\+R\+S\+A\+M\+P\+L\+I\+NG}}(S\+A\+M\+P\+L\+I\+NG)
\item 
\#define \mbox{\hyperlink{group__UART__Private__Macros_gacd5577cca731f8ef51badd665f6aa5e6}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+L\+I\+N\+\_\+\+O\+V\+E\+R\+S\+A\+M\+P\+L\+I\+NG}}(S\+A\+M\+P\+L\+I\+NG)~(((S\+A\+M\+P\+L\+I\+NG) == \mbox{\hyperlink{group__UART__Over__Sampling_gaa6a320ec65d248d76f21de818db1a2f0}{U\+A\+R\+T\+\_\+\+O\+V\+E\+R\+S\+A\+M\+P\+L\+I\+N\+G\+\_\+16}}))
\item 
\#define \mbox{\hyperlink{group__UART__Private__Macros_ga5f09f62c88629a872d9b6ebf1d068950}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+\+L\+E\+N\+G\+TH}}(L\+E\+N\+G\+TH)
\item 
\#define \mbox{\hyperlink{group__UART__Private__Macros_ga6fea268c66482e36fb38844b808cf695}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+W\+A\+K\+E\+U\+P\+M\+E\+T\+H\+OD}}(W\+A\+K\+E\+UP)
\item 
\#define \mbox{\hyperlink{group__UART__Private__Macros_ga5d657d5c8e47b147a834e0018e9407c2}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+R\+A\+TE}}(B\+A\+U\+D\+R\+A\+TE)~((B\+A\+U\+D\+R\+A\+TE) $<$= 10500000U)
\item 
\#define \mbox{\hyperlink{group__UART__Private__Macros_ga2c4dce8c60f202455e6f1481fc441f98}{I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+A\+D\+D\+R\+E\+SS}}(A\+D\+D\+R\+E\+SS)~((A\+D\+D\+R\+E\+SS) $<$= 0x0\+FU)
\item 
\#define \mbox{\hyperlink{group__UART__Private__Macros_gabd6dd99fff6cd5c0374780fd72a61e6e}{U\+A\+R\+T\+\_\+\+D\+I\+V\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G16}}(\+\_\+\+P\+C\+L\+K\+\_\+,  \+\_\+\+B\+A\+U\+D\+\_\+)~(((\+\_\+\+P\+C\+L\+K\+\_\+)$\ast$25U)/(4U$\ast$(\+\_\+\+B\+A\+U\+D\+\_\+)))
\item 
\#define \mbox{\hyperlink{group__UART__Private__Macros_ga9cd479aff25c454d9d4f3c1c20517c86}{U\+A\+R\+T\+\_\+\+D\+I\+V\+M\+A\+N\+T\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G16}}(\+\_\+\+P\+C\+L\+K\+\_\+,  \+\_\+\+B\+A\+U\+D\+\_\+)~(\mbox{\hyperlink{group__UART__Private__Macros_gabd6dd99fff6cd5c0374780fd72a61e6e}{U\+A\+R\+T\+\_\+\+D\+I\+V\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G16}}((\+\_\+\+P\+C\+L\+K\+\_\+), (\+\_\+\+B\+A\+U\+D\+\_\+))/100U)
\item 
\#define \mbox{\hyperlink{group__UART__Private__Macros_gade99ebfd7502df11b366c48fac5417d7}{U\+A\+R\+T\+\_\+\+D\+I\+V\+F\+R\+A\+Q\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G16}}(\+\_\+\+P\+C\+L\+K\+\_\+,  \+\_\+\+B\+A\+U\+D\+\_\+)~(((\mbox{\hyperlink{group__UART__Private__Macros_gabd6dd99fff6cd5c0374780fd72a61e6e}{U\+A\+R\+T\+\_\+\+D\+I\+V\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G16}}((\+\_\+\+P\+C\+L\+K\+\_\+), (\+\_\+\+B\+A\+U\+D\+\_\+)) -\/ (\mbox{\hyperlink{group__UART__Private__Macros_ga9cd479aff25c454d9d4f3c1c20517c86}{U\+A\+R\+T\+\_\+\+D\+I\+V\+M\+A\+N\+T\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G16}}((\+\_\+\+P\+C\+L\+K\+\_\+), (\+\_\+\+B\+A\+U\+D\+\_\+)) $\ast$ 100U)) $\ast$ 16U + 50U) / 100U)
\item 
\#define \mbox{\hyperlink{group__UART__Private__Macros_gaed98b14acfc939985cc9909a6fa64d71}{U\+A\+R\+T\+\_\+\+B\+R\+R\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G16}}(\+\_\+\+P\+C\+L\+K\+\_\+,  \+\_\+\+B\+A\+U\+D\+\_\+)
\item 
\#define \mbox{\hyperlink{group__UART__Private__Macros_ga97075bc06a62c182b0b9a00bbf04b170}{U\+A\+R\+T\+\_\+\+D\+I\+V\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G8}}(\+\_\+\+P\+C\+L\+K\+\_\+,  \+\_\+\+B\+A\+U\+D\+\_\+)~(((\+\_\+\+P\+C\+L\+K\+\_\+)$\ast$25U)/(2U$\ast$(\+\_\+\+B\+A\+U\+D\+\_\+)))
\item 
\#define \mbox{\hyperlink{group__UART__Private__Macros_ga3dafeed17fc4cf319b0dd88d7d0fb614}{U\+A\+R\+T\+\_\+\+D\+I\+V\+M\+A\+N\+T\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G8}}(\+\_\+\+P\+C\+L\+K\+\_\+,  \+\_\+\+B\+A\+U\+D\+\_\+)~(\mbox{\hyperlink{group__UART__Private__Macros_ga97075bc06a62c182b0b9a00bbf04b170}{U\+A\+R\+T\+\_\+\+D\+I\+V\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G8}}((\+\_\+\+P\+C\+L\+K\+\_\+), (\+\_\+\+B\+A\+U\+D\+\_\+))/100U)
\item 
\#define \mbox{\hyperlink{group__UART__Private__Macros_gae0c8a28dbc006a93dd8e90e8ff8a37a0}{U\+A\+R\+T\+\_\+\+D\+I\+V\+F\+R\+A\+Q\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G8}}(\+\_\+\+P\+C\+L\+K\+\_\+,  \+\_\+\+B\+A\+U\+D\+\_\+)~(((\mbox{\hyperlink{group__UART__Private__Macros_ga97075bc06a62c182b0b9a00bbf04b170}{U\+A\+R\+T\+\_\+\+D\+I\+V\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G8}}((\+\_\+\+P\+C\+L\+K\+\_\+), (\+\_\+\+B\+A\+U\+D\+\_\+)) -\/ (\mbox{\hyperlink{group__UART__Private__Macros_ga3dafeed17fc4cf319b0dd88d7d0fb614}{U\+A\+R\+T\+\_\+\+D\+I\+V\+M\+A\+N\+T\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G8}}((\+\_\+\+P\+C\+L\+K\+\_\+), (\+\_\+\+B\+A\+U\+D\+\_\+)) $\ast$ 100U)) $\ast$ 8U + 50U) / 100U)
\item 
\#define \mbox{\hyperlink{group__UART__Private__Macros_gae36ed9e94681494a31a9d8a7bbcc1a2c}{U\+A\+R\+T\+\_\+\+B\+R\+R\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G8}}(\+\_\+\+P\+C\+L\+K\+\_\+,  \+\_\+\+B\+A\+U\+D\+\_\+)
\end{DoxyCompactItemize}


\doxysubsection{详细描述}


\doxysubsection{宏定义说明}
\mbox{\Hypertarget{group__UART__Private__Macros_ga2c4dce8c60f202455e6f1481fc441f98}\label{group__UART__Private__Macros_ga2c4dce8c60f202455e6f1481fc441f98}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_ADDRESS@{IS\_UART\_ADDRESS}}
\index{IS\_UART\_ADDRESS@{IS\_UART\_ADDRESS}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_UART\_ADDRESS}{IS\_UART\_ADDRESS}}
{\footnotesize\ttfamily \#define I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+A\+D\+D\+R\+E\+SS(\begin{DoxyParamCaption}\item[{}]{A\+D\+D\+R\+E\+SS }\end{DoxyParamCaption})~((A\+D\+D\+R\+E\+SS) $<$= 0x0\+FU)}



在文件 stm32f4xx\+\_\+hal\+\_\+uart.\+h 第 800 行定义.

\mbox{\Hypertarget{group__UART__Private__Macros_ga5d657d5c8e47b147a834e0018e9407c2}\label{group__UART__Private__Macros_ga5d657d5c8e47b147a834e0018e9407c2}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_BAUDRATE@{IS\_UART\_BAUDRATE}}
\index{IS\_UART\_BAUDRATE@{IS\_UART\_BAUDRATE}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_UART\_BAUDRATE}{IS\_UART\_BAUDRATE}}
{\footnotesize\ttfamily \#define I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+R\+A\+TE(\begin{DoxyParamCaption}\item[{}]{B\+A\+U\+D\+R\+A\+TE }\end{DoxyParamCaption})~((B\+A\+U\+D\+R\+A\+TE) $<$= 10500000U)}



在文件 stm32f4xx\+\_\+hal\+\_\+uart.\+h 第 799 行定义.

\mbox{\Hypertarget{group__UART__Private__Macros_ga4da792d3bbb8e04d97dd45b963ac2464}\label{group__UART__Private__Macros_ga4da792d3bbb8e04d97dd45b963ac2464}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_HARDWARE\_FLOW\_CONTROL@{IS\_UART\_HARDWARE\_FLOW\_CONTROL}}
\index{IS\_UART\_HARDWARE\_FLOW\_CONTROL@{IS\_UART\_HARDWARE\_FLOW\_CONTROL}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_UART\_HARDWARE\_FLOW\_CONTROL}{IS\_UART\_HARDWARE\_FLOW\_CONTROL}}
{\footnotesize\ttfamily \#define I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+H\+A\+R\+D\+W\+A\+R\+E\+\_\+\+F\+L\+O\+W\+\_\+\+C\+O\+N\+T\+R\+OL(\begin{DoxyParamCaption}\item[{}]{C\+O\+N\+T\+R\+OL }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                              (((CONTROL) == \mbox{\hyperlink{group__UART__Hardware__Flow__Control_gae0569001c06b7760cd38c481f84116cf}{UART\_HWCONTROL\_NONE}}) || \(\backslash\)}
\DoxyCodeLine{                               ((CONTROL) == \mbox{\hyperlink{group__UART__Hardware__Flow__Control_ga6d5dad09c6abf30f252084ba0f8c0b7d}{UART\_HWCONTROL\_RTS}}) || \(\backslash\)}
\DoxyCodeLine{                               ((CONTROL) == \mbox{\hyperlink{group__UART__Hardware__Flow__Control_ga352f517245986e3b86bc75f8472c51ea}{UART\_HWCONTROL\_CTS}}) || \(\backslash\)}
\DoxyCodeLine{                               ((CONTROL) == \mbox{\hyperlink{group__UART__Hardware__Flow__Control_ga7c91698e8f08ba7ed3f2a0ba9aa27d73}{UART\_HWCONTROL\_RTS\_CTS}}))}

\end{DoxyCode}


在文件 stm32f4xx\+\_\+hal\+\_\+uart.\+h 第 784 行定义.

\mbox{\Hypertarget{group__UART__Private__Macros_ga5f09f62c88629a872d9b6ebf1d068950}\label{group__UART__Private__Macros_ga5f09f62c88629a872d9b6ebf1d068950}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_LIN\_BREAK\_DETECT\_LENGTH@{IS\_UART\_LIN\_BREAK\_DETECT\_LENGTH}}
\index{IS\_UART\_LIN\_BREAK\_DETECT\_LENGTH@{IS\_UART\_LIN\_BREAK\_DETECT\_LENGTH}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_UART\_LIN\_BREAK\_DETECT\_LENGTH}{IS\_UART\_LIN\_BREAK\_DETECT\_LENGTH}}
{\footnotesize\ttfamily \#define I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+L\+I\+N\+\_\+\+B\+R\+E\+A\+K\+\_\+\+D\+E\+T\+E\+C\+T\+\_\+\+L\+E\+N\+G\+TH(\begin{DoxyParamCaption}\item[{}]{L\+E\+N\+G\+TH }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 (((LENGTH) == \mbox{\hyperlink{group__UART__LIN__Break__Detection__Length_ga027616b7a36b36e0e51ffee947533624}{UART\_LINBREAKDETECTLENGTH\_10B}}) || \(\backslash\)}
\DoxyCodeLine{                                                 ((LENGTH) == \mbox{\hyperlink{group__UART__LIN__Break__Detection__Length_ga2f66fcd37de7a3ca9e1101305f2e23e6}{UART\_LINBREAKDETECTLENGTH\_11B}}))}

\end{DoxyCode}


在文件 stm32f4xx\+\_\+hal\+\_\+uart.\+h 第 795 行定义.

\mbox{\Hypertarget{group__UART__Private__Macros_gacd5577cca731f8ef51badd665f6aa5e6}\label{group__UART__Private__Macros_gacd5577cca731f8ef51badd665f6aa5e6}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_LIN\_OVERSAMPLING@{IS\_UART\_LIN\_OVERSAMPLING}}
\index{IS\_UART\_LIN\_OVERSAMPLING@{IS\_UART\_LIN\_OVERSAMPLING}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_UART\_LIN\_OVERSAMPLING}{IS\_UART\_LIN\_OVERSAMPLING}}
{\footnotesize\ttfamily \#define I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+L\+I\+N\+\_\+\+O\+V\+E\+R\+S\+A\+M\+P\+L\+I\+NG(\begin{DoxyParamCaption}\item[{}]{S\+A\+M\+P\+L\+I\+NG }\end{DoxyParamCaption})~(((S\+A\+M\+P\+L\+I\+NG) == \mbox{\hyperlink{group__UART__Over__Sampling_gaa6a320ec65d248d76f21de818db1a2f0}{U\+A\+R\+T\+\_\+\+O\+V\+E\+R\+S\+A\+M\+P\+L\+I\+N\+G\+\_\+16}}))}



在文件 stm32f4xx\+\_\+hal\+\_\+uart.\+h 第 794 行定义.

\mbox{\Hypertarget{group__UART__Private__Macros_ga12e732e82119829947fb0c97da82bd69}\label{group__UART__Private__Macros_ga12e732e82119829947fb0c97da82bd69}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_LIN\_WORD\_LENGTH@{IS\_UART\_LIN\_WORD\_LENGTH}}
\index{IS\_UART\_LIN\_WORD\_LENGTH@{IS\_UART\_LIN\_WORD\_LENGTH}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_UART\_LIN\_WORD\_LENGTH}{IS\_UART\_LIN\_WORD\_LENGTH}}
{\footnotesize\ttfamily \#define I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+L\+I\+N\+\_\+\+W\+O\+R\+D\+\_\+\+L\+E\+N\+G\+TH(\begin{DoxyParamCaption}\item[{}]{L\+E\+N\+G\+TH }\end{DoxyParamCaption})~(((L\+E\+N\+G\+TH) == \mbox{\hyperlink{group__UART__Word__Length_gaf394e9abaf17932ee89591f990fe6407}{U\+A\+R\+T\+\_\+\+W\+O\+R\+D\+L\+E\+N\+G\+T\+H\+\_\+8B}}))}



在文件 stm32f4xx\+\_\+hal\+\_\+uart.\+h 第 778 行定义.

\mbox{\Hypertarget{group__UART__Private__Macros_ga748d45fbdc96c743bee170b749f961ba}\label{group__UART__Private__Macros_ga748d45fbdc96c743bee170b749f961ba}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_MODE@{IS\_UART\_MODE}}
\index{IS\_UART\_MODE@{IS\_UART\_MODE}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_UART\_MODE}{IS\_UART\_MODE}}
{\footnotesize\ttfamily \#define I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+M\+O\+DE(\begin{DoxyParamCaption}\item[{}]{M\+O\+DE }\end{DoxyParamCaption})~((((M\+O\+DE) \& 0x0000\+F\+F\+F3U) == 0x00U) \&\& ((M\+O\+DE) != 0x00U))}



在文件 stm32f4xx\+\_\+hal\+\_\+uart.\+h 第 789 行定义.

\mbox{\Hypertarget{group__UART__Private__Macros_ga8486e4a622ab62a11d82389d4aa0305d}\label{group__UART__Private__Macros_ga8486e4a622ab62a11d82389d4aa0305d}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_OVERSAMPLING@{IS\_UART\_OVERSAMPLING}}
\index{IS\_UART\_OVERSAMPLING@{IS\_UART\_OVERSAMPLING}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_UART\_OVERSAMPLING}{IS\_UART\_OVERSAMPLING}}
{\footnotesize\ttfamily \#define I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+O\+V\+E\+R\+S\+A\+M\+P\+L\+I\+NG(\begin{DoxyParamCaption}\item[{}]{S\+A\+M\+P\+L\+I\+NG }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        (((SAMPLING) == \mbox{\hyperlink{group__UART__Over__Sampling_gaa6a320ec65d248d76f21de818db1a2f0}{UART\_OVERSAMPLING\_16}}) || \(\backslash\)}
\DoxyCodeLine{                                        ((SAMPLING) == \mbox{\hyperlink{group__UART__Over__Sampling_gaeb13896e8bdc1bb041e01a86a868ee0b}{UART\_OVERSAMPLING\_8}}))}

\end{DoxyCode}


在文件 stm32f4xx\+\_\+hal\+\_\+uart.\+h 第 792 行定义.

\mbox{\Hypertarget{group__UART__Private__Macros_gaf2f542d273738ee3cb4a93d169827744}\label{group__UART__Private__Macros_gaf2f542d273738ee3cb4a93d169827744}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_PARITY@{IS\_UART\_PARITY}}
\index{IS\_UART\_PARITY@{IS\_UART\_PARITY}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_UART\_PARITY}{IS\_UART\_PARITY}}
{\footnotesize\ttfamily \#define I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+P\+A\+R\+I\+TY(\begin{DoxyParamCaption}\item[{}]{P\+A\+R\+I\+TY }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                (((PARITY) == \mbox{\hyperlink{group__UART__Parity_ga270dea6e1a92dd83fe58802450bdd60c}{UART\_PARITY\_NONE}}) || \(\backslash\)}
\DoxyCodeLine{                                ((PARITY) == \mbox{\hyperlink{group__UART__Parity_ga063b14ac42ef9e8f4246c17a586b14eb}{UART\_PARITY\_EVEN}}) || \(\backslash\)}
\DoxyCodeLine{                                ((PARITY) == \mbox{\hyperlink{group__UART__Parity_ga229615e64964f68f7a856ea6ffea359e}{UART\_PARITY\_ODD}}))}

\end{DoxyCode}


在文件 stm32f4xx\+\_\+hal\+\_\+uart.\+h 第 781 行定义.

\mbox{\Hypertarget{group__UART__Private__Macros_ga202315393e18f29b20eb49ad9f8934dd}\label{group__UART__Private__Macros_ga202315393e18f29b20eb49ad9f8934dd}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_STATE@{IS\_UART\_STATE}}
\index{IS\_UART\_STATE@{IS\_UART\_STATE}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_UART\_STATE}{IS\_UART\_STATE}}
{\footnotesize\ttfamily \#define I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+TE(\begin{DoxyParamCaption}\item[{}]{S\+T\+A\+TE }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                              (((STATE) == \mbox{\hyperlink{group__UART__State_gaf32492459be708981ebc5615194cdae9}{UART\_STATE\_DISABLE}}) || \(\backslash\)}
\DoxyCodeLine{                              ((STATE) == \mbox{\hyperlink{group__UART__State_gab6b470dccef2a518a45554b171acff5b}{UART\_STATE\_ENABLE}}))}

\end{DoxyCode}


在文件 stm32f4xx\+\_\+hal\+\_\+uart.\+h 第 790 行定义.

\mbox{\Hypertarget{group__UART__Private__Macros_ga2c61795ef4affdddf3854c8f59568e41}\label{group__UART__Private__Macros_ga2c61795ef4affdddf3854c8f59568e41}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_STOPBITS@{IS\_UART\_STOPBITS}}
\index{IS\_UART\_STOPBITS@{IS\_UART\_STOPBITS}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_UART\_STOPBITS}{IS\_UART\_STOPBITS}}
{\footnotesize\ttfamily \#define I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+O\+P\+B\+I\+TS(\begin{DoxyParamCaption}\item[{}]{S\+T\+O\+P\+B\+I\+TS }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                    (((STOPBITS) == \mbox{\hyperlink{group__UART__Stop__Bits_ga7cf97e555292d574de8abc596ba0e2ce}{UART\_STOPBITS\_1}}) || \(\backslash\)}
\DoxyCodeLine{                                    ((STOPBITS) == \mbox{\hyperlink{group__UART__Stop__Bits_ga91616523380f7450aac6cb7e17f0c0f2}{UART\_STOPBITS\_2}}))}

\end{DoxyCode}


在文件 stm32f4xx\+\_\+hal\+\_\+uart.\+h 第 779 行定义.

\mbox{\Hypertarget{group__UART__Private__Macros_ga6fea268c66482e36fb38844b808cf695}\label{group__UART__Private__Macros_ga6fea268c66482e36fb38844b808cf695}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_WAKEUPMETHOD@{IS\_UART\_WAKEUPMETHOD}}
\index{IS\_UART\_WAKEUPMETHOD@{IS\_UART\_WAKEUPMETHOD}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_UART\_WAKEUPMETHOD}{IS\_UART\_WAKEUPMETHOD}}
{\footnotesize\ttfamily \#define I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+W\+A\+K\+E\+U\+P\+M\+E\+T\+H\+OD(\begin{DoxyParamCaption}\item[{}]{W\+A\+K\+E\+UP }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                      (((WAKEUP) == \mbox{\hyperlink{group__UART__WakeUp__functions_ga2411ed44c5d82db84c5819e1e2b5b8b3}{UART\_WAKEUPMETHOD\_IDLELINE}}) || \(\backslash\)}
\DoxyCodeLine{                                      ((WAKEUP) == \mbox{\hyperlink{group__UART__WakeUp__functions_ga4c6935f26f8f2a9fe70fd6306a9882cb}{UART\_WAKEUPMETHOD\_ADDRESSMARK}}))}

\end{DoxyCode}


在文件 stm32f4xx\+\_\+hal\+\_\+uart.\+h 第 797 行定义.

\mbox{\Hypertarget{group__UART__Private__Macros_ga4fb6c975f14bd141ec282820823a2fff}\label{group__UART__Private__Macros_ga4fb6c975f14bd141ec282820823a2fff}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_WORD\_LENGTH@{IS\_UART\_WORD\_LENGTH}}
\index{IS\_UART\_WORD\_LENGTH@{IS\_UART\_WORD\_LENGTH}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{IS\_UART\_WORD\_LENGTH}{IS\_UART\_WORD\_LENGTH}}
{\footnotesize\ttfamily \#define I\+S\+\_\+\+U\+A\+R\+T\+\_\+\+W\+O\+R\+D\+\_\+\+L\+E\+N\+G\+TH(\begin{DoxyParamCaption}\item[{}]{L\+E\+N\+G\+TH }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                     (((LENGTH) == \mbox{\hyperlink{group__UART__Word__Length_gaf394e9abaf17932ee89591f990fe6407}{UART\_WORDLENGTH\_8B}}) || \(\backslash\)}
\DoxyCodeLine{                                     ((LENGTH) == \mbox{\hyperlink{group__UART__Word__Length_gaf867be43de35fd3c32fe0b4dd4058f7e}{UART\_WORDLENGTH\_9B}}))}

\end{DoxyCode}


在文件 stm32f4xx\+\_\+hal\+\_\+uart.\+h 第 776 行定义.

\mbox{\Hypertarget{group__UART__Private__Macros_gaed98b14acfc939985cc9909a6fa64d71}\label{group__UART__Private__Macros_gaed98b14acfc939985cc9909a6fa64d71}} 
\index{UART Private Macros@{UART Private Macros}!UART\_BRR\_SAMPLING16@{UART\_BRR\_SAMPLING16}}
\index{UART\_BRR\_SAMPLING16@{UART\_BRR\_SAMPLING16}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{UART\_BRR\_SAMPLING16}{UART\_BRR\_SAMPLING16}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+B\+R\+R\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G16(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+P\+C\+L\+K\+\_\+,  }\item[{}]{\+\_\+\+B\+A\+U\+D\+\_\+ }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                        (((\mbox{\hyperlink{group__UART__Private__Macros_ga9cd479aff25c454d9d4f3c1c20517c86}{UART\_DIVMANT\_SAMPLING16}}((\_PCLK\_), (\_BAUD\_)) << 4U) + \(\backslash\)}
\DoxyCodeLine{                                                        (\mbox{\hyperlink{group__UART__Private__Macros_gade99ebfd7502df11b366c48fac5417d7}{UART\_DIVFRAQ\_SAMPLING16}}((\_PCLK\_), (\_BAUD\_)) \& 0xF0U)) + \(\backslash\)}
\DoxyCodeLine{                                                        (\mbox{\hyperlink{group__UART__Private__Macros_gade99ebfd7502df11b366c48fac5417d7}{UART\_DIVFRAQ\_SAMPLING16}}((\_PCLK\_), (\_BAUD\_)) \& 0x0FU))}

\end{DoxyCode}


在文件 stm32f4xx\+\_\+hal\+\_\+uart.\+h 第 807 行定义.

\mbox{\Hypertarget{group__UART__Private__Macros_gae36ed9e94681494a31a9d8a7bbcc1a2c}\label{group__UART__Private__Macros_gae36ed9e94681494a31a9d8a7bbcc1a2c}} 
\index{UART Private Macros@{UART Private Macros}!UART\_BRR\_SAMPLING8@{UART\_BRR\_SAMPLING8}}
\index{UART\_BRR\_SAMPLING8@{UART\_BRR\_SAMPLING8}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{UART\_BRR\_SAMPLING8}{UART\_BRR\_SAMPLING8}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+B\+R\+R\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G8(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+P\+C\+L\+K\+\_\+,  }\item[{}]{\+\_\+\+B\+A\+U\+D\+\_\+ }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                        (((\mbox{\hyperlink{group__UART__Private__Macros_ga3dafeed17fc4cf319b0dd88d7d0fb614}{UART\_DIVMANT\_SAMPLING8}}((\_PCLK\_), (\_BAUD\_)) << 4U) + \(\backslash\)}
\DoxyCodeLine{                                                        ((\mbox{\hyperlink{group__UART__Private__Macros_gae0c8a28dbc006a93dd8e90e8ff8a37a0}{UART\_DIVFRAQ\_SAMPLING8}}((\_PCLK\_), (\_BAUD\_)) \& 0xF8U) << 1U)) + \(\backslash\)}
\DoxyCodeLine{                                                        (\mbox{\hyperlink{group__UART__Private__Macros_gae0c8a28dbc006a93dd8e90e8ff8a37a0}{UART\_DIVFRAQ\_SAMPLING8}}((\_PCLK\_), (\_BAUD\_)) \& 0x07U))}

\end{DoxyCode}


在文件 stm32f4xx\+\_\+hal\+\_\+uart.\+h 第 816 行定义.

\mbox{\Hypertarget{group__UART__Private__Macros_gabd6dd99fff6cd5c0374780fd72a61e6e}\label{group__UART__Private__Macros_gabd6dd99fff6cd5c0374780fd72a61e6e}} 
\index{UART Private Macros@{UART Private Macros}!UART\_DIV\_SAMPLING16@{UART\_DIV\_SAMPLING16}}
\index{UART\_DIV\_SAMPLING16@{UART\_DIV\_SAMPLING16}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{UART\_DIV\_SAMPLING16}{UART\_DIV\_SAMPLING16}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+D\+I\+V\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G16(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+P\+C\+L\+K\+\_\+,  }\item[{}]{\+\_\+\+B\+A\+U\+D\+\_\+ }\end{DoxyParamCaption})~(((\+\_\+\+P\+C\+L\+K\+\_\+)$\ast$25U)/(4U$\ast$(\+\_\+\+B\+A\+U\+D\+\_\+)))}



在文件 stm32f4xx\+\_\+hal\+\_\+uart.\+h 第 802 行定义.

\mbox{\Hypertarget{group__UART__Private__Macros_ga97075bc06a62c182b0b9a00bbf04b170}\label{group__UART__Private__Macros_ga97075bc06a62c182b0b9a00bbf04b170}} 
\index{UART Private Macros@{UART Private Macros}!UART\_DIV\_SAMPLING8@{UART\_DIV\_SAMPLING8}}
\index{UART\_DIV\_SAMPLING8@{UART\_DIV\_SAMPLING8}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{UART\_DIV\_SAMPLING8}{UART\_DIV\_SAMPLING8}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+D\+I\+V\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G8(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+P\+C\+L\+K\+\_\+,  }\item[{}]{\+\_\+\+B\+A\+U\+D\+\_\+ }\end{DoxyParamCaption})~(((\+\_\+\+P\+C\+L\+K\+\_\+)$\ast$25U)/(2U$\ast$(\+\_\+\+B\+A\+U\+D\+\_\+)))}



在文件 stm32f4xx\+\_\+hal\+\_\+uart.\+h 第 811 行定义.

\mbox{\Hypertarget{group__UART__Private__Macros_gade99ebfd7502df11b366c48fac5417d7}\label{group__UART__Private__Macros_gade99ebfd7502df11b366c48fac5417d7}} 
\index{UART Private Macros@{UART Private Macros}!UART\_DIVFRAQ\_SAMPLING16@{UART\_DIVFRAQ\_SAMPLING16}}
\index{UART\_DIVFRAQ\_SAMPLING16@{UART\_DIVFRAQ\_SAMPLING16}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{UART\_DIVFRAQ\_SAMPLING16}{UART\_DIVFRAQ\_SAMPLING16}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+D\+I\+V\+F\+R\+A\+Q\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G16(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+P\+C\+L\+K\+\_\+,  }\item[{}]{\+\_\+\+B\+A\+U\+D\+\_\+ }\end{DoxyParamCaption})~(((\mbox{\hyperlink{group__UART__Private__Macros_gabd6dd99fff6cd5c0374780fd72a61e6e}{U\+A\+R\+T\+\_\+\+D\+I\+V\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G16}}((\+\_\+\+P\+C\+L\+K\+\_\+), (\+\_\+\+B\+A\+U\+D\+\_\+)) -\/ (\mbox{\hyperlink{group__UART__Private__Macros_ga9cd479aff25c454d9d4f3c1c20517c86}{U\+A\+R\+T\+\_\+\+D\+I\+V\+M\+A\+N\+T\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G16}}((\+\_\+\+P\+C\+L\+K\+\_\+), (\+\_\+\+B\+A\+U\+D\+\_\+)) $\ast$ 100U)) $\ast$ 16U + 50U) / 100U)}



在文件 stm32f4xx\+\_\+hal\+\_\+uart.\+h 第 804 行定义.

\mbox{\Hypertarget{group__UART__Private__Macros_gae0c8a28dbc006a93dd8e90e8ff8a37a0}\label{group__UART__Private__Macros_gae0c8a28dbc006a93dd8e90e8ff8a37a0}} 
\index{UART Private Macros@{UART Private Macros}!UART\_DIVFRAQ\_SAMPLING8@{UART\_DIVFRAQ\_SAMPLING8}}
\index{UART\_DIVFRAQ\_SAMPLING8@{UART\_DIVFRAQ\_SAMPLING8}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{UART\_DIVFRAQ\_SAMPLING8}{UART\_DIVFRAQ\_SAMPLING8}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+D\+I\+V\+F\+R\+A\+Q\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G8(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+P\+C\+L\+K\+\_\+,  }\item[{}]{\+\_\+\+B\+A\+U\+D\+\_\+ }\end{DoxyParamCaption})~(((\mbox{\hyperlink{group__UART__Private__Macros_ga97075bc06a62c182b0b9a00bbf04b170}{U\+A\+R\+T\+\_\+\+D\+I\+V\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G8}}((\+\_\+\+P\+C\+L\+K\+\_\+), (\+\_\+\+B\+A\+U\+D\+\_\+)) -\/ (\mbox{\hyperlink{group__UART__Private__Macros_ga3dafeed17fc4cf319b0dd88d7d0fb614}{U\+A\+R\+T\+\_\+\+D\+I\+V\+M\+A\+N\+T\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G8}}((\+\_\+\+P\+C\+L\+K\+\_\+), (\+\_\+\+B\+A\+U\+D\+\_\+)) $\ast$ 100U)) $\ast$ 8U + 50U) / 100U)}



在文件 stm32f4xx\+\_\+hal\+\_\+uart.\+h 第 813 行定义.

\mbox{\Hypertarget{group__UART__Private__Macros_ga9cd479aff25c454d9d4f3c1c20517c86}\label{group__UART__Private__Macros_ga9cd479aff25c454d9d4f3c1c20517c86}} 
\index{UART Private Macros@{UART Private Macros}!UART\_DIVMANT\_SAMPLING16@{UART\_DIVMANT\_SAMPLING16}}
\index{UART\_DIVMANT\_SAMPLING16@{UART\_DIVMANT\_SAMPLING16}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{UART\_DIVMANT\_SAMPLING16}{UART\_DIVMANT\_SAMPLING16}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+D\+I\+V\+M\+A\+N\+T\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G16(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+P\+C\+L\+K\+\_\+,  }\item[{}]{\+\_\+\+B\+A\+U\+D\+\_\+ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group__UART__Private__Macros_gabd6dd99fff6cd5c0374780fd72a61e6e}{U\+A\+R\+T\+\_\+\+D\+I\+V\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G16}}((\+\_\+\+P\+C\+L\+K\+\_\+), (\+\_\+\+B\+A\+U\+D\+\_\+))/100U)}



在文件 stm32f4xx\+\_\+hal\+\_\+uart.\+h 第 803 行定义.

\mbox{\Hypertarget{group__UART__Private__Macros_ga3dafeed17fc4cf319b0dd88d7d0fb614}\label{group__UART__Private__Macros_ga3dafeed17fc4cf319b0dd88d7d0fb614}} 
\index{UART Private Macros@{UART Private Macros}!UART\_DIVMANT\_SAMPLING8@{UART\_DIVMANT\_SAMPLING8}}
\index{UART\_DIVMANT\_SAMPLING8@{UART\_DIVMANT\_SAMPLING8}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{\texorpdfstring{UART\_DIVMANT\_SAMPLING8}{UART\_DIVMANT\_SAMPLING8}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+D\+I\+V\+M\+A\+N\+T\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G8(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+P\+C\+L\+K\+\_\+,  }\item[{}]{\+\_\+\+B\+A\+U\+D\+\_\+ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group__UART__Private__Macros_ga97075bc06a62c182b0b9a00bbf04b170}{U\+A\+R\+T\+\_\+\+D\+I\+V\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G8}}((\+\_\+\+P\+C\+L\+K\+\_\+), (\+\_\+\+B\+A\+U\+D\+\_\+))/100U)}



在文件 stm32f4xx\+\_\+hal\+\_\+uart.\+h 第 812 行定义.

