/home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/src/adder.sv {1 {vlog -work work -sv -stats=none /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/src/adder.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module adder

Top level modules:
	adder

} {} {}} /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/sequencer.sv {0 {vlog -work work -sv -stats=none /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/sequencer.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
** Error: (vlog-13069) /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/sequencer.sv(1): near "uvm_sequencer": syntax error, unexpected IDENTIFIER.
** Error: /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/sequencer.sv(1): Error in class extension specification.

} {3.0 5.0} {}} /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/agent_out.sv {0 {vlog -work work -sv -stats=none /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/agent_out.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
** Error: (vlog-13069) /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/agent_out.sv(1): near "uvm_agent": syntax error, unexpected IDENTIFIER.
** Error: /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/agent_out.sv(1): Error in class extension specification.

} {3.0 5.0} {}} /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/src/DUT.sv {1 {vlog -work work -sv -stats=none /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/src/DUT.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module DUT

Top level modules:
	DUT

} {} {}} /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/packet_out.sv {0 {vlog -work work -sv -stats=none /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/packet_out.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
** Error: (vlog-13069) /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/packet_out.sv(1): near "uvm_sequence_item": syntax error, unexpected IDENTIFIER.
** Error: /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/packet_out.sv(1): Error in class extension specification.

} {3.0 5.0} {}} /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/monitor_out.sv {0 {vlog -work work -sv -stats=none /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/monitor_out.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
** Error: (vlog-13069) /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/monitor_out.sv(1): near "uvm_monitor": syntax error, unexpected IDENTIFIER.
** Error: /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/monitor_out.sv(1): Error in class extension specification.

} {3.0 5.0} {}} /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/agent.sv {0 {vlog -work work -sv -stats=none /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/agent.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
** Error: (vlog-13069) /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/agent.sv(1): near "uvm_agent": syntax error, unexpected IDENTIFIER.
** Error: /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/agent.sv(1): Error in class extension specification.

} {3.0 5.0} {}} /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/monitor.sv {0 {vlog -work work -sv -stats=none /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/monitor.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
** Error: (vlog-13069) /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/monitor.sv(1): near "uvm_monitor": syntax error, unexpected IDENTIFIER.
** Error: /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/monitor.sv(1): Error in class extension specification.

} {3.0 5.0} {}} /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/env.sv {0 {vlog -work work -sv -stats=none /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/env.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
** Error: (vlog-13069) /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/env.sv(1): near "uvm_env": syntax error, unexpected IDENTIFIER.
** Error: /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/env.sv(1): Error in class extension specification.

} {3.0 5.0} {}} /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/top.sv {0 {vlog -work work -sv -stats=none /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/top.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
** Error: /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/top.sv(1): (vlog-13006) Could not find the package (uvm_pkg).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
** Error: /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/top.sv(2): Cannot open `include file "uvm_macros.svh".
** Error: (vlog-13069) ** while parsing file included at /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/top.sv(6)
** at ../tb/packet_in.sv(1): near "uvm_sequence_item": syntax error, unexpected IDENTIFIER.
** Error: ** while parsing file included at /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/top.sv(6)
** at ../tb/packet_in.sv(1): Error in class extension specification.

} {3.0 6.0 7.0 8.0} {}} /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/driver_out.sv {0 {vlog -work work -sv -stats=none /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/driver_out.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
** Error: (vlog-13069) /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/driver_out.sv(3): near "uvm_driver": syntax error, unexpected IDENTIFIER.
** Error: /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/driver_out.sv(3): Error in class extension specification.

} {3.0 5.0} {}} /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/driver.sv {0 {vlog -work work -sv -stats=none /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/driver.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
** Error: (vlog-13069) /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/driver.sv(3): near "uvm_driver": syntax error, unexpected IDENTIFIER.
** Error: /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/driver.sv(3): Error in class extension specification.

} {3.0 5.0} {}} /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/src/dut_if.sv {1 {vlog -work work -sv -stats=none /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/src/dut_if.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling interface dut_if

Top level modules:
	--none--

} {} {}} /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/refmod.sv {0 {vlog -work work -sv -stats=none /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/refmod.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
** Error: (vlog-13069) /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/refmod.sv(1): near "uvm_component": syntax error, unexpected IDENTIFIER.
** Error: /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/refmod.sv(1): Error in class extension specification.

} {3.0 5.0} {}} /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/packet_in.sv {0 {vlog -work work -sv -stats=none /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/packet_in.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
** Error: (vlog-13069) /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/packet_in.sv(1): near "uvm_sequence_item": syntax error, unexpected IDENTIFIER.
** Error: /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/packet_in.sv(1): Error in class extension specification.

} {3.0 5.0} {}} /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/sequence_in.sv {0 {vlog -work work -sv -stats=none /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/sequence_in.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
** Error: (vlog-13069) /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/sequence_in.sv(1): near "uvm_sequence": syntax error, unexpected IDENTIFIER.
** Error: /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/sequence_in.sv(1): Error in class extension specification.

} {3.0 5.0} {}} /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/comparator.sv {0 {vlog -work work -sv -stats=none /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/comparator.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
** Error: /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/comparator.sv(1): (vlog-2730) Undefined variable: 'packet_out'.
** Error: (vlog-13069) /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/comparator.sv(1): near "uvm_scoreboard": syntax error, unexpected IDENTIFIER.
** Error: /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/comparator.sv(1): Error in class extension specification.

} {3.0 6.0} {}} /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/simple_test.sv {0 {vlog -work work -sv -stats=none /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/simple_test.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
** Error: (vlog-13069) /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/simple_test.sv(1): near "uvm_test": syntax error, unexpected IDENTIFIER.
** Error: /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB4/ISA-LAB4_group07/tb/simple_test.sv(1): Error in class extension specification.

} {3.0 5.0} {}}
