Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Sep 30 16:37:13 2020
| Host         : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.390        0.000                      0                 1761        0.061        0.000                      0                 1761        3.000        0.000                       0                   884  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
GCLK                    {0.000 5.000}        10.000          100.000         
  clk_125MHz_LCLK_MMCM  {0.000 4.000}        8.000           125.000         
  clkfbout_LCLK_MMCM    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_125MHz_LCLK_MMCM        0.390        0.000                      0                 1759        0.061        0.000                      0                 1759        3.500        0.000                       0                   880  
  clkfbout_LCLK_MMCM                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_125MHz_LCLK_MMCM  clk_125MHz_LCLK_MMCM        3.513        0.000                      0                    2        0.847        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125MHz_LCLK_MMCM
  To Clock:  clk_125MHz_LCLK_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        0.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 SPIM_0/IILC_MISO_0/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SPIM_0/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        7.552ns  (logic 2.978ns (39.432%)  route 4.574ns (60.568%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 6.548 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         1.799    -0.813    SPIM_0/IILC_MISO_0/clk_125MHz
    SLICE_X100Y43        FDRE                                         r  SPIM_0/IILC_MISO_0/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y43        FDRE (Prop_fdre_C_Q)         0.518    -0.295 r  SPIM_0/IILC_MISO_0/y_reg[2]/Q
                         net (fo=9, routed)           1.148     0.854    SPIM_0/IILC_MISO_0/Q[1]
    SLICE_X99Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.978 r  SPIM_0/IILC_MISO_0/FSM_sequential_fsm[1]_i_263/O
                         net (fo=1, routed)           0.000     0.978    SPIM_0/IILC_MISO_0/FSM_sequential_fsm[1]_i_263_n_0
    SLICE_X99Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.528 r  SPIM_0/IILC_MISO_0/FSM_sequential_fsm_reg[1]_i_211/CO[3]
                         net (fo=1, routed)           0.000     1.528    SPIM_0/IILC_MISO_0/FSM_sequential_fsm_reg[1]_i_211_n_0
    SLICE_X99Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.642 r  SPIM_0/IILC_MISO_0/FSM_sequential_fsm_reg[1]_i_157/CO[3]
                         net (fo=1, routed)           0.000     1.642    SPIM_0/IILC_MISO_0/FSM_sequential_fsm_reg[1]_i_157_n_0
    SLICE_X99Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.756 r  SPIM_0/IILC_MISO_0/FSM_sequential_fsm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000     1.756    SPIM_0/IILC_MISO_0/FSM_sequential_fsm_reg[1]_i_101_n_0
    SLICE_X99Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.870 f  SPIM_0/IILC_MISO_0/FSM_sequential_fsm_reg[1]_i_43/CO[3]
                         net (fo=4, routed)           1.058     2.927    SPIM_0/IILC_MISO_0/CO[0]
    SLICE_X98Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.051 f  SPIM_0/IILC_MISO_0/FSM_sequential_fsm[1]_i_45/O
                         net (fo=29, routed)          0.976     4.028    SPIM_0/IILC_MOSI_0/max_cnt1
    SLICE_X96Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.152 r  SPIM_0/IILC_MOSI_0/FSM_sequential_fsm[1]_i_33/O
                         net (fo=1, routed)           0.950     5.102    SPIM_0/IILC_MOSI_0/max_cnt[17]
    SLICE_X98Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.226 r  SPIM_0/IILC_MOSI_0/FSM_sequential_fsm[1]_i_11/O
                         net (fo=1, routed)           0.000     5.226    SPIM_0/IILC_MOSI_0/FSM_sequential_fsm[1]_i_11_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.759 r  SPIM_0/IILC_MOSI_0/FSM_sequential_fsm_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.759    SPIM_0/IILC_MOSI_0/FSM_sequential_fsm_reg[1]_i_4_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.988 r  SPIM_0/IILC_MOSI_0/FSM_sequential_fsm_reg[1]_i_3/CO[2]
                         net (fo=2, routed)           0.442     6.430    SPIM_0/IILC_MOSI_0/p_0_in
    SLICE_X96Y46         LUT5 (Prop_lut5_I4_O)        0.310     6.740 r  SPIM_0/IILC_MOSI_0/FSM_sequential_fsm[0]_i_1__2/O
                         net (fo=1, routed)           0.000     6.740    SPIM_0/IILC_MOSI_0_n_1
    SLICE_X96Y46         FDCE                                         r  SPIM_0/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         1.621     6.548    SPIM_0/clk_125MHz
    SLICE_X96Y46         FDCE                                         r  SPIM_0/FSM_sequential_fsm_reg[0]/C
                         clock pessimism              0.577     7.124    
                         clock uncertainty           -0.072     7.052    
    SLICE_X96Y46         FDCE (Setup_fdce_C_D)        0.077     7.129    SPIM_0/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.740    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 SPIM_0/IILC_MISO_0/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SPIM_0/FSM_sequential_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        7.544ns  (logic 2.970ns (39.368%)  route 4.574ns (60.632%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 6.548 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         1.799    -0.813    SPIM_0/IILC_MISO_0/clk_125MHz
    SLICE_X100Y43        FDRE                                         r  SPIM_0/IILC_MISO_0/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y43        FDRE (Prop_fdre_C_Q)         0.518    -0.295 r  SPIM_0/IILC_MISO_0/y_reg[2]/Q
                         net (fo=9, routed)           1.148     0.854    SPIM_0/IILC_MISO_0/Q[1]
    SLICE_X99Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.978 r  SPIM_0/IILC_MISO_0/FSM_sequential_fsm[1]_i_263/O
                         net (fo=1, routed)           0.000     0.978    SPIM_0/IILC_MISO_0/FSM_sequential_fsm[1]_i_263_n_0
    SLICE_X99Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.528 r  SPIM_0/IILC_MISO_0/FSM_sequential_fsm_reg[1]_i_211/CO[3]
                         net (fo=1, routed)           0.000     1.528    SPIM_0/IILC_MISO_0/FSM_sequential_fsm_reg[1]_i_211_n_0
    SLICE_X99Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.642 r  SPIM_0/IILC_MISO_0/FSM_sequential_fsm_reg[1]_i_157/CO[3]
                         net (fo=1, routed)           0.000     1.642    SPIM_0/IILC_MISO_0/FSM_sequential_fsm_reg[1]_i_157_n_0
    SLICE_X99Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.756 r  SPIM_0/IILC_MISO_0/FSM_sequential_fsm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000     1.756    SPIM_0/IILC_MISO_0/FSM_sequential_fsm_reg[1]_i_101_n_0
    SLICE_X99Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.870 f  SPIM_0/IILC_MISO_0/FSM_sequential_fsm_reg[1]_i_43/CO[3]
                         net (fo=4, routed)           1.058     2.927    SPIM_0/IILC_MISO_0/CO[0]
    SLICE_X98Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.051 f  SPIM_0/IILC_MISO_0/FSM_sequential_fsm[1]_i_45/O
                         net (fo=29, routed)          0.976     4.028    SPIM_0/IILC_MOSI_0/max_cnt1
    SLICE_X96Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.152 r  SPIM_0/IILC_MOSI_0/FSM_sequential_fsm[1]_i_33/O
                         net (fo=1, routed)           0.950     5.102    SPIM_0/IILC_MOSI_0/max_cnt[17]
    SLICE_X98Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.226 r  SPIM_0/IILC_MOSI_0/FSM_sequential_fsm[1]_i_11/O
                         net (fo=1, routed)           0.000     5.226    SPIM_0/IILC_MOSI_0/FSM_sequential_fsm[1]_i_11_n_0
    SLICE_X98Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.759 r  SPIM_0/IILC_MOSI_0/FSM_sequential_fsm_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.759    SPIM_0/IILC_MOSI_0/FSM_sequential_fsm_reg[1]_i_4_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.988 r  SPIM_0/IILC_MOSI_0/FSM_sequential_fsm_reg[1]_i_3/CO[2]
                         net (fo=2, routed)           0.442     6.430    SPIM_0/IILC_MOSI_0/p_0_in
    SLICE_X96Y46         LUT5 (Prop_lut5_I4_O)        0.302     6.732 r  SPIM_0/IILC_MOSI_0/FSM_sequential_fsm[1]_i_1__2/O
                         net (fo=1, routed)           0.000     6.732    SPIM_0/IILC_MOSI_0_n_0
    SLICE_X96Y46         FDCE                                         r  SPIM_0/FSM_sequential_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         1.621     6.548    SPIM_0/clk_125MHz
    SLICE_X96Y46         FDCE                                         r  SPIM_0/FSM_sequential_fsm_reg[1]/C
                         clock pessimism              0.577     7.124    
                         clock uncertainty           -0.072     7.052    
    SLICE_X96Y46         FDCE (Setup_fdce_C_D)        0.118     7.170    SPIM_0/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                          7.170    
                         arrival time                          -6.732    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 SPIM_0/is_wr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SPIM_0/SERIAL_CK_0/i_cnt_2_1_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 2.150ns (38.625%)  route 3.416ns (61.375%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 6.544 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         1.793    -0.819    SPIM_0/clk_125MHz
    SLICE_X91Y37         FDCE                                         r  SPIM_0/is_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.363 r  SPIM_0/is_wr_reg/Q
                         net (fo=121, routed)         0.926     0.563    SPIM_0/SERIAL_CK_0/i_cnt_2_1_reg[0]_0
    SLICE_X92Y38         LUT2 (Prop_lut2_I0_O)        0.150     0.713 r  SPIM_0/SERIAL_CK_0/sr_cnt[7]_i_42/O
                         net (fo=3, routed)           0.983     1.696    SPIM_0/SERIAL_CK_0/is_wr_reg_25
    SLICE_X90Y42         LUT6 (Prop_lut6_I0_O)        0.355     2.051 r  SPIM_0/SERIAL_CK_0/FSM_onehot_fsm[2]_i_38/O
                         net (fo=1, routed)           0.000     2.051    SPIM_0/SERIAL_CK_0/FSM_onehot_fsm[2]_i_38_n_0
    SLICE_X90Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.584 r  SPIM_0/SERIAL_CK_0/FSM_onehot_fsm_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.584    SPIM_0/SERIAL_CK_0/FSM_onehot_fsm_reg[2]_i_22_n_0
    SLICE_X90Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.701 r  SPIM_0/SERIAL_CK_0/FSM_onehot_fsm_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.701    SPIM_0/SERIAL_CK_0/FSM_onehot_fsm_reg[2]_i_9_n_0
    SLICE_X90Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.930 r  SPIM_0/SERIAL_CK_0/FSM_onehot_fsm_reg[2]_i_3/CO[2]
                         net (fo=6, routed)           0.638     3.568    SPIM_0/SERIAL_CK_0/FSM_onehot_fsm_reg[2]_i_3_n_1
    SLICE_X93Y46         LUT5 (Prop_lut5_I2_O)        0.310     3.878 r  SPIM_0/SERIAL_CK_0/i_cnt_2_1[31]_i_1/O
                         net (fo=32, routed)          0.870     4.748    SPIM_0/SERIAL_CK_0/i_cnt_2_1[31]_i_1_n_0
    SLICE_X90Y39         FDSE                                         r  SPIM_0/SERIAL_CK_0/i_cnt_2_1_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         1.617     6.544    SPIM_0/SERIAL_CK_0/clk_125MHz
    SLICE_X90Y39         FDSE                                         r  SPIM_0/SERIAL_CK_0/i_cnt_2_1_reg[0]/C
                         clock pessimism              0.615     7.158    
                         clock uncertainty           -0.072     7.086    
    SLICE_X90Y39         FDSE (Setup_fdse_C_S)       -0.524     6.562    SPIM_0/SERIAL_CK_0/i_cnt_2_1_reg[0]
  -------------------------------------------------------------------
                         required time                          6.562    
                         arrival time                          -4.748    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 SPIM_0/is_wr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SPIM_0/SERIAL_CK_0/i_cnt_2_1_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 2.150ns (38.625%)  route 3.416ns (61.375%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 6.544 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         1.793    -0.819    SPIM_0/clk_125MHz
    SLICE_X91Y37         FDCE                                         r  SPIM_0/is_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.363 r  SPIM_0/is_wr_reg/Q
                         net (fo=121, routed)         0.926     0.563    SPIM_0/SERIAL_CK_0/i_cnt_2_1_reg[0]_0
    SLICE_X92Y38         LUT2 (Prop_lut2_I0_O)        0.150     0.713 r  SPIM_0/SERIAL_CK_0/sr_cnt[7]_i_42/O
                         net (fo=3, routed)           0.983     1.696    SPIM_0/SERIAL_CK_0/is_wr_reg_25
    SLICE_X90Y42         LUT6 (Prop_lut6_I0_O)        0.355     2.051 r  SPIM_0/SERIAL_CK_0/FSM_onehot_fsm[2]_i_38/O
                         net (fo=1, routed)           0.000     2.051    SPIM_0/SERIAL_CK_0/FSM_onehot_fsm[2]_i_38_n_0
    SLICE_X90Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.584 r  SPIM_0/SERIAL_CK_0/FSM_onehot_fsm_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.584    SPIM_0/SERIAL_CK_0/FSM_onehot_fsm_reg[2]_i_22_n_0
    SLICE_X90Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.701 r  SPIM_0/SERIAL_CK_0/FSM_onehot_fsm_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.701    SPIM_0/SERIAL_CK_0/FSM_onehot_fsm_reg[2]_i_9_n_0
    SLICE_X90Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.930 r  SPIM_0/SERIAL_CK_0/FSM_onehot_fsm_reg[2]_i_3/CO[2]
                         net (fo=6, routed)           0.638     3.568    SPIM_0/SERIAL_CK_0/FSM_onehot_fsm_reg[2]_i_3_n_1
    SLICE_X93Y46         LUT5 (Prop_lut5_I2_O)        0.310     3.878 r  SPIM_0/SERIAL_CK_0/i_cnt_2_1[31]_i_1/O
                         net (fo=32, routed)          0.870     4.748    SPIM_0/SERIAL_CK_0/i_cnt_2_1[31]_i_1_n_0
    SLICE_X90Y39         FDSE                                         r  SPIM_0/SERIAL_CK_0/i_cnt_2_1_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         1.617     6.544    SPIM_0/SERIAL_CK_0/clk_125MHz
    SLICE_X90Y39         FDSE                                         r  SPIM_0/SERIAL_CK_0/i_cnt_2_1_reg[1]/C
                         clock pessimism              0.615     7.158    
                         clock uncertainty           -0.072     7.086    
    SLICE_X90Y39         FDSE (Setup_fdse_C_S)       -0.524     6.562    SPIM_0/SERIAL_CK_0/i_cnt_2_1_reg[1]
  -------------------------------------------------------------------
                         required time                          6.562    
                         arrival time                          -4.748    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 SPIM_0/is_wr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SPIM_0/SERIAL_CK_0/i_cnt_2_1_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 2.150ns (38.625%)  route 3.416ns (61.375%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 6.544 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         1.793    -0.819    SPIM_0/clk_125MHz
    SLICE_X91Y37         FDCE                                         r  SPIM_0/is_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.363 r  SPIM_0/is_wr_reg/Q
                         net (fo=121, routed)         0.926     0.563    SPIM_0/SERIAL_CK_0/i_cnt_2_1_reg[0]_0
    SLICE_X92Y38         LUT2 (Prop_lut2_I0_O)        0.150     0.713 r  SPIM_0/SERIAL_CK_0/sr_cnt[7]_i_42/O
                         net (fo=3, routed)           0.983     1.696    SPIM_0/SERIAL_CK_0/is_wr_reg_25
    SLICE_X90Y42         LUT6 (Prop_lut6_I0_O)        0.355     2.051 r  SPIM_0/SERIAL_CK_0/FSM_onehot_fsm[2]_i_38/O
                         net (fo=1, routed)           0.000     2.051    SPIM_0/SERIAL_CK_0/FSM_onehot_fsm[2]_i_38_n_0
    SLICE_X90Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.584 r  SPIM_0/SERIAL_CK_0/FSM_onehot_fsm_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.584    SPIM_0/SERIAL_CK_0/FSM_onehot_fsm_reg[2]_i_22_n_0
    SLICE_X90Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.701 r  SPIM_0/SERIAL_CK_0/FSM_onehot_fsm_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.701    SPIM_0/SERIAL_CK_0/FSM_onehot_fsm_reg[2]_i_9_n_0
    SLICE_X90Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.930 r  SPIM_0/SERIAL_CK_0/FSM_onehot_fsm_reg[2]_i_3/CO[2]
                         net (fo=6, routed)           0.638     3.568    SPIM_0/SERIAL_CK_0/FSM_onehot_fsm_reg[2]_i_3_n_1
    SLICE_X93Y46         LUT5 (Prop_lut5_I2_O)        0.310     3.878 r  SPIM_0/SERIAL_CK_0/i_cnt_2_1[31]_i_1/O
                         net (fo=32, routed)          0.870     4.748    SPIM_0/SERIAL_CK_0/i_cnt_2_1[31]_i_1_n_0
    SLICE_X90Y39         FDSE                                         r  SPIM_0/SERIAL_CK_0/i_cnt_2_1_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         1.617     6.544    SPIM_0/SERIAL_CK_0/clk_125MHz
    SLICE_X90Y39         FDSE                                         r  SPIM_0/SERIAL_CK_0/i_cnt_2_1_reg[2]/C
                         clock pessimism              0.615     7.158    
                         clock uncertainty           -0.072     7.086    
    SLICE_X90Y39         FDSE (Setup_fdse_C_S)       -0.524     6.562    SPIM_0/SERIAL_CK_0/i_cnt_2_1_reg[2]
  -------------------------------------------------------------------
                         required time                          6.562    
                         arrival time                          -4.748    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 SPIM_0/is_wr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SPIM_0/SERIAL_CK_0/i_cnt_2_1_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 2.150ns (38.625%)  route 3.416ns (61.375%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 6.544 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         1.793    -0.819    SPIM_0/clk_125MHz
    SLICE_X91Y37         FDCE                                         r  SPIM_0/is_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.363 r  SPIM_0/is_wr_reg/Q
                         net (fo=121, routed)         0.926     0.563    SPIM_0/SERIAL_CK_0/i_cnt_2_1_reg[0]_0
    SLICE_X92Y38         LUT2 (Prop_lut2_I0_O)        0.150     0.713 r  SPIM_0/SERIAL_CK_0/sr_cnt[7]_i_42/O
                         net (fo=3, routed)           0.983     1.696    SPIM_0/SERIAL_CK_0/is_wr_reg_25
    SLICE_X90Y42         LUT6 (Prop_lut6_I0_O)        0.355     2.051 r  SPIM_0/SERIAL_CK_0/FSM_onehot_fsm[2]_i_38/O
                         net (fo=1, routed)           0.000     2.051    SPIM_0/SERIAL_CK_0/FSM_onehot_fsm[2]_i_38_n_0
    SLICE_X90Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.584 r  SPIM_0/SERIAL_CK_0/FSM_onehot_fsm_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.584    SPIM_0/SERIAL_CK_0/FSM_onehot_fsm_reg[2]_i_22_n_0
    SLICE_X90Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.701 r  SPIM_0/SERIAL_CK_0/FSM_onehot_fsm_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.701    SPIM_0/SERIAL_CK_0/FSM_onehot_fsm_reg[2]_i_9_n_0
    SLICE_X90Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.930 r  SPIM_0/SERIAL_CK_0/FSM_onehot_fsm_reg[2]_i_3/CO[2]
                         net (fo=6, routed)           0.638     3.568    SPIM_0/SERIAL_CK_0/FSM_onehot_fsm_reg[2]_i_3_n_1
    SLICE_X93Y46         LUT5 (Prop_lut5_I2_O)        0.310     3.878 r  SPIM_0/SERIAL_CK_0/i_cnt_2_1[31]_i_1/O
                         net (fo=32, routed)          0.870     4.748    SPIM_0/SERIAL_CK_0/i_cnt_2_1[31]_i_1_n_0
    SLICE_X90Y39         FDSE                                         r  SPIM_0/SERIAL_CK_0/i_cnt_2_1_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         1.617     6.544    SPIM_0/SERIAL_CK_0/clk_125MHz
    SLICE_X90Y39         FDSE                                         r  SPIM_0/SERIAL_CK_0/i_cnt_2_1_reg[3]/C
                         clock pessimism              0.615     7.158    
                         clock uncertainty           -0.072     7.086    
    SLICE_X90Y39         FDSE (Setup_fdse_C_S)       -0.524     6.562    SPIM_0/SERIAL_CK_0/i_cnt_2_1_reg[3]
  -------------------------------------------------------------------
                         required time                          6.562    
                         arrival time                          -4.748    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 SPIM_0/is_wr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SPIM_0/SERIAL_TX_0/y_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.774ns  (logic 2.166ns (37.516%)  route 3.608ns (62.484%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 6.480 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         1.793    -0.819    SPIM_0/clk_125MHz
    SLICE_X91Y37         FDCE                                         r  SPIM_0/is_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.363 r  SPIM_0/is_wr_reg/Q
                         net (fo=121, routed)         0.926     0.563    SPIM_0/SERIAL_CK_0/i_cnt_2_1_reg[0]_0
    SLICE_X92Y38         LUT2 (Prop_lut2_I0_O)        0.150     0.713 r  SPIM_0/SERIAL_CK_0/sr_cnt[7]_i_42/O
                         net (fo=3, routed)           1.016     1.729    SPIM_0/SERIAL_TX_0/sr_cnt_reg[7]_i_9_3
    SLICE_X89Y41         LUT6 (Prop_lut6_I0_O)        0.355     2.084 r  SPIM_0/SERIAL_TX_0/sr_cnt[7]_i_22/O
                         net (fo=1, routed)           0.000     2.084    SPIM_0/SERIAL_TX_0/sr_cnt[7]_i_22_n_0
    SLICE_X89Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.634 r  SPIM_0/SERIAL_TX_0/sr_cnt_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.634    SPIM_0/SERIAL_TX_0/sr_cnt_reg[7]_i_9_n_0
    SLICE_X89Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.748 r  SPIM_0/SERIAL_TX_0/sr_cnt_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.748    SPIM_0/SERIAL_TX_0/sr_cnt_reg[7]_i_4_n_0
    SLICE_X89Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.976 r  SPIM_0/SERIAL_TX_0/sr_cnt_reg[7]_i_2/CO[2]
                         net (fo=13, routed)          1.050     4.026    SPIM_0/SERIAL_TX_0/sr_cnt_reg[7]_i_2_n_1
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.313     4.339 r  SPIM_0/SERIAL_TX_0/sr[23]_i_1/O
                         net (fo=25, routed)          0.616     4.955    SPIM_0/SERIAL_TX_0/sr[23]_i_1_n_0
    SLICE_X87Y33         FDRE                                         r  SPIM_0/SERIAL_TX_0/y_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         1.553     6.480    SPIM_0/SERIAL_TX_0/clk_125MHz
    SLICE_X87Y33         FDRE                                         r  SPIM_0/SERIAL_TX_0/y_reg/C
                         clock pessimism              0.577     7.056    
                         clock uncertainty           -0.072     6.984    
    SLICE_X87Y33         FDRE (Setup_fdre_C_CE)      -0.205     6.779    SPIM_0/SERIAL_TX_0/y_reg
  -------------------------------------------------------------------
                         required time                          6.779    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.868ns  (required time - arrival time)
  Source:                 SPIM_0/is_wr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SPIM_0/SERIAL_TX_0/sr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.725ns  (logic 2.166ns (37.833%)  route 3.559ns (62.167%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 6.475 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         1.793    -0.819    SPIM_0/clk_125MHz
    SLICE_X91Y37         FDCE                                         r  SPIM_0/is_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.363 r  SPIM_0/is_wr_reg/Q
                         net (fo=121, routed)         0.926     0.563    SPIM_0/SERIAL_CK_0/i_cnt_2_1_reg[0]_0
    SLICE_X92Y38         LUT2 (Prop_lut2_I0_O)        0.150     0.713 r  SPIM_0/SERIAL_CK_0/sr_cnt[7]_i_42/O
                         net (fo=3, routed)           1.016     1.729    SPIM_0/SERIAL_TX_0/sr_cnt_reg[7]_i_9_3
    SLICE_X89Y41         LUT6 (Prop_lut6_I0_O)        0.355     2.084 r  SPIM_0/SERIAL_TX_0/sr_cnt[7]_i_22/O
                         net (fo=1, routed)           0.000     2.084    SPIM_0/SERIAL_TX_0/sr_cnt[7]_i_22_n_0
    SLICE_X89Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.634 r  SPIM_0/SERIAL_TX_0/sr_cnt_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.634    SPIM_0/SERIAL_TX_0/sr_cnt_reg[7]_i_9_n_0
    SLICE_X89Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.748 r  SPIM_0/SERIAL_TX_0/sr_cnt_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.748    SPIM_0/SERIAL_TX_0/sr_cnt_reg[7]_i_4_n_0
    SLICE_X89Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.976 r  SPIM_0/SERIAL_TX_0/sr_cnt_reg[7]_i_2/CO[2]
                         net (fo=13, routed)          1.050     4.026    SPIM_0/SERIAL_TX_0/sr_cnt_reg[7]_i_2_n_1
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.313     4.339 r  SPIM_0/SERIAL_TX_0/sr[23]_i_1/O
                         net (fo=25, routed)          0.568     4.907    SPIM_0/SERIAL_TX_0/sr[23]_i_1_n_0
    SLICE_X85Y30         FDRE                                         r  SPIM_0/SERIAL_TX_0/sr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         1.548     6.475    SPIM_0/SERIAL_TX_0/clk_125MHz
    SLICE_X85Y30         FDRE                                         r  SPIM_0/SERIAL_TX_0/sr_reg[15]/C
                         clock pessimism              0.577     7.051    
                         clock uncertainty           -0.072     6.979    
    SLICE_X85Y30         FDRE (Setup_fdre_C_CE)      -0.205     6.774    SPIM_0/SERIAL_TX_0/sr_reg[15]
  -------------------------------------------------------------------
                         required time                          6.774    
                         arrival time                          -4.907    
  -------------------------------------------------------------------
                         slack                                  1.868    

Slack (MET) :             1.868ns  (required time - arrival time)
  Source:                 SPIM_0/is_wr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SPIM_0/SERIAL_TX_0/sr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.725ns  (logic 2.166ns (37.833%)  route 3.559ns (62.167%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 6.475 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         1.793    -0.819    SPIM_0/clk_125MHz
    SLICE_X91Y37         FDCE                                         r  SPIM_0/is_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.363 r  SPIM_0/is_wr_reg/Q
                         net (fo=121, routed)         0.926     0.563    SPIM_0/SERIAL_CK_0/i_cnt_2_1_reg[0]_0
    SLICE_X92Y38         LUT2 (Prop_lut2_I0_O)        0.150     0.713 r  SPIM_0/SERIAL_CK_0/sr_cnt[7]_i_42/O
                         net (fo=3, routed)           1.016     1.729    SPIM_0/SERIAL_TX_0/sr_cnt_reg[7]_i_9_3
    SLICE_X89Y41         LUT6 (Prop_lut6_I0_O)        0.355     2.084 r  SPIM_0/SERIAL_TX_0/sr_cnt[7]_i_22/O
                         net (fo=1, routed)           0.000     2.084    SPIM_0/SERIAL_TX_0/sr_cnt[7]_i_22_n_0
    SLICE_X89Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.634 r  SPIM_0/SERIAL_TX_0/sr_cnt_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.634    SPIM_0/SERIAL_TX_0/sr_cnt_reg[7]_i_9_n_0
    SLICE_X89Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.748 r  SPIM_0/SERIAL_TX_0/sr_cnt_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.748    SPIM_0/SERIAL_TX_0/sr_cnt_reg[7]_i_4_n_0
    SLICE_X89Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.976 r  SPIM_0/SERIAL_TX_0/sr_cnt_reg[7]_i_2/CO[2]
                         net (fo=13, routed)          1.050     4.026    SPIM_0/SERIAL_TX_0/sr_cnt_reg[7]_i_2_n_1
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.313     4.339 r  SPIM_0/SERIAL_TX_0/sr[23]_i_1/O
                         net (fo=25, routed)          0.568     4.907    SPIM_0/SERIAL_TX_0/sr[23]_i_1_n_0
    SLICE_X84Y30         FDRE                                         r  SPIM_0/SERIAL_TX_0/sr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         1.548     6.475    SPIM_0/SERIAL_TX_0/clk_125MHz
    SLICE_X84Y30         FDRE                                         r  SPIM_0/SERIAL_TX_0/sr_reg[16]/C
                         clock pessimism              0.577     7.051    
                         clock uncertainty           -0.072     6.979    
    SLICE_X84Y30         FDRE (Setup_fdre_C_CE)      -0.205     6.774    SPIM_0/SERIAL_TX_0/sr_reg[16]
  -------------------------------------------------------------------
                         required time                          6.774    
                         arrival time                          -4.907    
  -------------------------------------------------------------------
                         slack                                  1.868    

Slack (MET) :             1.868ns  (required time - arrival time)
  Source:                 SPIM_0/is_wr_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SPIM_0/SERIAL_TX_0/sr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        5.725ns  (logic 2.166ns (37.833%)  route 3.559ns (62.167%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 6.475 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         1.793    -0.819    SPIM_0/clk_125MHz
    SLICE_X91Y37         FDCE                                         r  SPIM_0/is_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.363 r  SPIM_0/is_wr_reg/Q
                         net (fo=121, routed)         0.926     0.563    SPIM_0/SERIAL_CK_0/i_cnt_2_1_reg[0]_0
    SLICE_X92Y38         LUT2 (Prop_lut2_I0_O)        0.150     0.713 r  SPIM_0/SERIAL_CK_0/sr_cnt[7]_i_42/O
                         net (fo=3, routed)           1.016     1.729    SPIM_0/SERIAL_TX_0/sr_cnt_reg[7]_i_9_3
    SLICE_X89Y41         LUT6 (Prop_lut6_I0_O)        0.355     2.084 r  SPIM_0/SERIAL_TX_0/sr_cnt[7]_i_22/O
                         net (fo=1, routed)           0.000     2.084    SPIM_0/SERIAL_TX_0/sr_cnt[7]_i_22_n_0
    SLICE_X89Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.634 r  SPIM_0/SERIAL_TX_0/sr_cnt_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.634    SPIM_0/SERIAL_TX_0/sr_cnt_reg[7]_i_9_n_0
    SLICE_X89Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.748 r  SPIM_0/SERIAL_TX_0/sr_cnt_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.748    SPIM_0/SERIAL_TX_0/sr_cnt_reg[7]_i_4_n_0
    SLICE_X89Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.976 r  SPIM_0/SERIAL_TX_0/sr_cnt_reg[7]_i_2/CO[2]
                         net (fo=13, routed)          1.050     4.026    SPIM_0/SERIAL_TX_0/sr_cnt_reg[7]_i_2_n_1
    SLICE_X87Y33         LUT3 (Prop_lut3_I1_O)        0.313     4.339 r  SPIM_0/SERIAL_TX_0/sr[23]_i_1/O
                         net (fo=25, routed)          0.568     4.907    SPIM_0/SERIAL_TX_0/sr[23]_i_1_n_0
    SLICE_X84Y30         FDRE                                         r  SPIM_0/SERIAL_TX_0/sr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         1.548     6.475    SPIM_0/SERIAL_TX_0/clk_125MHz
    SLICE_X84Y30         FDRE                                         r  SPIM_0/SERIAL_TX_0/sr_reg[17]/C
                         clock pessimism              0.577     7.051    
                         clock uncertainty           -0.072     6.979    
    SLICE_X84Y30         FDRE (Setup_fdre_C_CE)      -0.205     6.774    SPIM_0/SERIAL_TX_0/sr_reg[17]
  -------------------------------------------------------------------
                         required time                          6.774    
                         arrival time                          -4.907    
  -------------------------------------------------------------------
                         slack                                  1.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 CUPPA_0/CRSM_0/y_wr_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.222%)  route 0.235ns (64.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         0.597    -0.582    CUPPA_0/CRSM_0/clk_125MHz
    SLICE_X91Y25         FDRE                                         r  CUPPA_0/CRSM_0/y_wr_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y25         FDRE (Prop_fdre_C_Q)         0.128    -0.454 r  CUPPA_0/CRSM_0/y_wr_data_reg[9]/Q
                         net (fo=3, routed)           0.235    -0.218    CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB36_X4Y5          RAMB36E1                                     r  CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         0.909    -0.775    CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y5          RAMB36E1                                     r  CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.522    
    RAMB36_X4Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.243    -0.279    CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.956%)  route 0.180ns (56.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         0.605    -0.574    CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X91Y16         FDRE                                         r  CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.180    -0.253    CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[4]
    RAMB36_X4Y3          RAMB36E1                                     r  CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         0.912    -0.772    CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y3          RAMB36E1                                     r  CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.519    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.336    CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 CUPPA_0/CRSM_0/y_wr_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.148ns (38.179%)  route 0.240ns (61.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         0.597    -0.582    CUPPA_0/CRSM_0/clk_125MHz
    SLICE_X90Y25         FDRE                                         r  CUPPA_0/CRSM_0/y_wr_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y25         FDRE (Prop_fdre_C_Q)         0.148    -0.434 r  CUPPA_0/CRSM_0/y_wr_data_reg[5]/Q
                         net (fo=4, routed)           0.240    -0.194    CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X4Y5          RAMB36E1                                     r  CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         0.909    -0.775    CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y5          RAMB36E1                                     r  CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.522    
    RAMB36_X4Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.242    -0.280    CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 CUPPA_0/CRSM_0/y_wr_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.148ns (37.029%)  route 0.252ns (62.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         0.597    -0.582    CUPPA_0/CRSM_0/clk_125MHz
    SLICE_X90Y25         FDRE                                         r  CUPPA_0/CRSM_0/y_wr_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y25         FDRE (Prop_fdre_C_Q)         0.148    -0.434 r  CUPPA_0/CRSM_0/y_wr_data_reg[15]/Q
                         net (fo=3, routed)           0.252    -0.182    CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[15]
    RAMB36_X4Y5          RAMB36E1                                     r  CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         0.909    -0.775    CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y5          RAMB36E1                                     r  CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.522    
    RAMB36_X4Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.243    -0.279    CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/logic_adr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.261%)  route 0.295ns (69.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         0.600    -0.579    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X93Y22         FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/logic_adr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y22         FDRE (Prop_fdre_C_Q)         0.128    -0.451 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/logic_adr_reg[8]/Q
                         net (fo=5, routed)           0.295    -0.156    CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[6]
    RAMB36_X4Y3          RAMB36E1                                     r  CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         0.912    -0.772    CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y3          RAMB36E1                                     r  CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.499    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.243    -0.256    CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/logic_adr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.402%)  route 0.313ns (65.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         0.600    -0.579    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X92Y21         FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/logic_adr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/logic_adr_reg[3]/Q
                         net (fo=3, routed)           0.313    -0.102    CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[1]
    RAMB36_X4Y3          RAMB36E1                                     r  CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         0.912    -0.772    CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y3          RAMB36E1                                     r  CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.499    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.203    CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.521%)  route 0.181ns (52.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         0.604    -0.575    CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X90Y17         FDRE                                         r  CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/Q
                         net (fo=5, routed)           0.181    -0.230    CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[6]
    RAMB36_X4Y3          RAMB36E1                                     r  CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         0.912    -0.772    CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y3          RAMB36E1                                     r  CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.519    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.336    CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 SPIM_0/IILC_SCLK_0/i_dy_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SPIM_0/IILC_SCLK_0/y_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.272ns (56.069%)  route 0.213ns (43.931%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         0.610    -0.569    SPIM_0/IILC_SCLK_0/clk_125MHz
    SLICE_X94Y50         FDCE                                         r  SPIM_0/IILC_SCLK_0/i_dy_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  SPIM_0/IILC_SCLK_0/i_dy_reg[30]/Q
                         net (fo=3, routed)           0.213    -0.191    SPIM_0/IILC_SCLK_0/i_dy_reg[30]
    SLICE_X95Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.083 r  SPIM_0/IILC_SCLK_0/y_reg[30]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.083    SPIM_0/IILC_SCLK_0/next_y[30]
    SLICE_X95Y49         FDRE                                         r  SPIM_0/IILC_SCLK_0/y_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         0.882    -0.803    SPIM_0/IILC_SCLK_0/clk_125MHz
    SLICE_X95Y49         FDRE                                         r  SPIM_0/IILC_SCLK_0/y_reg[30]/C
                         clock pessimism              0.507    -0.296    
    SLICE_X95Y49         FDRE (Hold_fdre_C_D)         0.105    -0.191    SPIM_0/IILC_SCLK_0/y_reg[30]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 SPIM_0/IILC_MISO_0/i_dy_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SPIM_0/IILC_MISO_0/y_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.313ns (61.039%)  route 0.200ns (38.961%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         0.612    -0.567    SPIM_0/IILC_MISO_0/clk_125MHz
    SLICE_X97Y49         FDCE                                         r  SPIM_0/IILC_MISO_0/i_dy_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  SPIM_0/IILC_MISO_0/i_dy_reg[28]/Q
                         net (fo=3, routed)           0.199    -0.227    SPIM_0/IILC_MISO_0/i_dy_reg[28]
    SLICE_X100Y49        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119    -0.108 r  SPIM_0/IILC_MISO_0/y_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.107    SPIM_0/IILC_MISO_0/y_reg[29]_i_1_n_0
    SLICE_X100Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.054 r  SPIM_0/IILC_MISO_0/y_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.054    SPIM_0/IILC_MISO_0/next_y[30]
    SLICE_X100Y50        FDRE                                         r  SPIM_0/IILC_MISO_0/y_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         0.881    -0.804    SPIM_0/IILC_MISO_0/clk_125MHz
    SLICE_X100Y50        FDRE                                         r  SPIM_0/IILC_MISO_0/y_reg[30]/C
                         clock pessimism              0.507    -0.297    
    SLICE_X100Y50        FDRE (Hold_fdre_C_D)         0.134    -0.163    SPIM_0/IILC_MISO_0/y_reg[30]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/logic_adr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.128ns (29.363%)  route 0.308ns (70.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         0.600    -0.579    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X93Y22         FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/logic_adr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y22         FDRE (Prop_fdre_C_Q)         0.128    -0.451 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/logic_adr_reg[9]/Q
                         net (fo=5, routed)           0.308    -0.143    CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[7]
    RAMB36_X4Y3          RAMB36E1                                     r  CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         0.912    -0.772    CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y3          RAMB36E1                                     r  CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.499    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.242    -0.257    CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125MHz_LCLK_MMCM
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X4Y5      CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y3      CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y3      CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y4      CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y4      CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y5      CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    lclk_mmcm_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X92Y26     CUPPA_0/CRSM_0/FSM_sequential_fsm_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X92Y26     CUPPA_0/CRSM_0/FSM_sequential_fsm_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X94Y43     SPIM_0/IILC_SCLK_0/i_dy_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X94Y43     SPIM_0/IILC_SCLK_0/i_dy_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X94Y43     SPIM_0/IILC_SCLK_0/i_dy_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X94Y44     SPIM_0/IILC_SCLK_0/i_dy_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X94Y44     SPIM_0/IILC_SCLK_0/i_dy_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X94Y44     SPIM_0/IILC_SCLK_0/i_dy_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X94Y44     SPIM_0/IILC_SCLK_0/i_dy_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X91Y39     SPIM_0/SERIAL_TX_0/i_cnt_1_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X91Y40     SPIM_0/SERIAL_TX_0/i_cnt_1_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X91Y40     SPIM_0/SERIAL_TX_0/i_cnt_1_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X92Y27     CUPPA_0/CRSM_0/FSM_sequential_i_index_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X92Y27     CUPPA_0/CRSM_0/FSM_sequential_i_index_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X98Y24     CUPPA_0/UART_DEBUG_0/FT232R_HS_0/FSM_sequential_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X98Y24     CUPPA_0/UART_DEBUG_0/FT232R_HS_0/FSM_sequential_fsm_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X98Y25     CUPPA_0/UART_DEBUG_0/FT232R_HS_0/NEDGE_0/ff_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X99Y31     CUPPA_0/UART_DEBUG_0/FT232R_HS_0/PEDGE_0/ff_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X99Y31     CUPPA_0/UART_DEBUG_0/FT232R_HS_0/PEDGE_0/ff_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X89Y30     CUPPA_0/dac_spi_wr_data_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X89Y30     CUPPA_0/dac_spi_wr_data_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X89Y27     CUPPA_0/dac_spi_wr_data_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_LCLK_MMCM
  To Clock:  clkfbout_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_LCLK_MMCM
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    lclk_mmcm_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125MHz_LCLK_MMCM
  To Clock:  clk_125MHz_LCLK_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        3.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.847ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.513ns  (required time - arrival time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
                            (recovery check against rising-edge clock clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 0.828ns (20.530%)  route 3.205ns (79.470%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 6.539 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         1.790    -0.822    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X91Y34         FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.366 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[22]/Q
                         net (fo=2, routed)           0.854     0.488    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[22]
    SLICE_X90Y34         LUT4 (Prop_lut4_I0_O)        0.124     0.612 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_18/O
                         net (fo=1, routed)           0.456     1.068    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_18_n_0
    SLICE_X90Y31         LUT5 (Prop_lut5_I4_O)        0.124     1.192 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7/O
                         net (fo=1, routed)           0.680     1.872    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7_n_0
    SLICE_X90Y31         LUT5 (Prop_lut5_I3_O)        0.124     1.996 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          1.215     3.211    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/SR[0]
    SLICE_X98Y31         FDCE                                         f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         1.612     6.539    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/clk_125MHz
    SLICE_X98Y31         FDCE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/C
                         clock pessimism              0.577     7.115    
                         clock uncertainty           -0.072     7.043    
    SLICE_X98Y31         FDCE (Recov_fdce_C_CLR)     -0.319     6.724    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg
  -------------------------------------------------------------------
                         required time                          6.724    
                         arrival time                          -3.211    
  -------------------------------------------------------------------
                         slack                                  3.513    

Slack (MET) :             3.779ns  (required time - arrival time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
                            (recovery check against rising-edge clock clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 0.828ns (22.544%)  route 2.845ns (77.456%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 6.531 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         1.790    -0.822    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X91Y34         FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.366 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[22]/Q
                         net (fo=2, routed)           0.854     0.488    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[22]
    SLICE_X90Y34         LUT4 (Prop_lut4_I0_O)        0.124     0.612 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_18/O
                         net (fo=1, routed)           0.456     1.068    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_18_n_0
    SLICE_X90Y31         LUT5 (Prop_lut5_I4_O)        0.124     1.192 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7/O
                         net (fo=1, routed)           0.680     1.872    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_7_n_0
    SLICE_X90Y31         LUT5 (Prop_lut5_I3_O)        0.124     1.996 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.855     2.851    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/SR[0]
    SLICE_X93Y26         FDCE                                         f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         1.604     6.531    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/clk_125MHz
    SLICE_X93Y26         FDCE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/C
                         clock pessimism              0.577     7.107    
                         clock uncertainty           -0.072     7.035    
    SLICE_X93Y26         FDCE (Recov_fdce_C_CLR)     -0.405     6.630    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg
  -------------------------------------------------------------------
                         required time                          6.630    
                         arrival time                          -2.851    
  -------------------------------------------------------------------
                         slack                                  3.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
                            (removal check against rising-edge clock clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.231ns (29.477%)  route 0.553ns (70.523%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         0.603    -0.576    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X91Y31         FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[10]/Q
                         net (fo=2, routed)           0.149    -0.286    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[10]
    SLICE_X90Y31         LUT5 (Prop_lut5_I2_O)        0.045    -0.241 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_5/O
                         net (fo=1, routed)           0.056    -0.185    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_5_n_0
    SLICE_X90Y31         LUT5 (Prop_lut5_I1_O)        0.045    -0.140 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.348     0.208    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/SR[0]
    SLICE_X93Y26         FDCE                                         f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         0.865    -0.820    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/clk_125MHz
    SLICE_X93Y26         FDCE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/C
                         clock pessimism              0.273    -0.547    
    SLICE_X93Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.639    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
                            (removal check against rising-edge clock clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.231ns (24.164%)  route 0.725ns (75.836%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         0.603    -0.576    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X91Y31         FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[10]/Q
                         net (fo=2, routed)           0.149    -0.286    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[10]
    SLICE_X90Y31         LUT5 (Prop_lut5_I2_O)        0.045    -0.241 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_5/O
                         net (fo=1, routed)           0.056    -0.185    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_5_n_0
    SLICE_X90Y31         LUT5 (Prop_lut5_I1_O)        0.045    -0.140 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.520     0.380    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/SR[0]
    SLICE_X98Y31         FDCE                                         f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=878, routed)         0.872    -0.813    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/clk_125MHz
    SLICE_X98Y31         FDCE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/C
                         clock pessimism              0.273    -0.540    
    SLICE_X98Y31         FDCE (Remov_fdce_C_CLR)     -0.067    -0.607    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.987    





