Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f141886ef955443aab58ecdf8fad8213 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_ALU_8_behav xil_defaultlib.sim_ALU_8 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/VerlilogCode/ComputerStructure/exp3/ALU/ALU.srcs/sources_1/new/ADD.v:33]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
