---
outline: 2
---

# Bit da ULA <Badge type="info" text="RV32I_ALU_BIT.vhd"/>

::: danger TO DO

Diagrama de portas

:::

[Ver código fonte](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/src/RV32I_ALU_BIT.vhd).

## Interface genérica

::: danger TO DO

Work in progress.

:::

## Interface de portas

::: danger TO DO

Work in progress.

:::

## Diagrama RTL

<img src="../../public/images/referencia/componentes/rv32i_alu_bit_netlist.svg" alt="Diagrama de RTL do bit da ULA" style="width: 100%; background-color: white;">

## Casos de teste

`test_RV32I_ALU_BIT.py`.
[Ver código fonte](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/test/test_RV32I_ALU_BIT.py).

::: danger TO DO

Work in progress.

:::
