{"vcs1":{"timestamp_begin":1741688905.589757530, "rt":5.65, "ut":5.37, "st":0.22}}
{"vcselab":{"timestamp_begin":1741688911.323378136, "rt":0.28, "ut":0.17, "st":0.10}}
{"link":{"timestamp_begin":1741688911.665517988, "rt":0.28, "ut":0.13, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741688905.281004310}
{"VCS_COMP_START_TIME": 1741688905.281004310}
{"VCS_COMP_END_TIME": 1741688912.014752658}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 378572}}
{"vcselab": {"peak_mem": 174724}}
