<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ver5.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="binary_bcd.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="clk_gen_1Hz2_v1.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="clk_gen_Hz_v2.fdo"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="clk_gen_Hz_v2.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="czestotliwosci.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="czestotliwosci.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="czestotliwosci.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="czestotliwosci.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="czestotliwosci.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="czestotliwosci.fdo"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="czestotliwosci.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="czestotliwosci.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="czestotliwosci.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="czestotliwosci.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="czestotliwosci.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="czestotliwosci.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="czestotliwosci.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="czestotliwosci.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="czestotliwosci.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="czestotliwosci.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="czestotliwosci.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="czestotliwosci.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="czestotliwosci.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="czestotliwosci.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="czestotliwosci.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="czestotliwosci.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="czestotliwosci.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="czestotliwosci.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="czestotliwosci.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="czestotliwosci.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="czestotliwosci.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="czestotliwosci_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="czestotliwosci_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="czestotliwosci_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="czestotliwosci_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="czestotliwosci_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="czestotliwosci_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="czestotliwosci_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="czestotliwosci_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="czestotliwosci_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="czestotliwosci_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="czestotliwosci_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="czestotliwosci_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="czestotliwosci_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="czestotliwosci_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="czestotliwosci_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="gen66_BT.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="led4_driver.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="sel10_4.fdo"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="sel10_4.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="trigger.fdo"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="trigger.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1525601686" xil_pn:in_ck="2438988021855931639" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1525601686">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clk_gen_1Hz2_v1.vhd"/>
      <outfile xil_pn:name="gen66_BT.vhd"/>
      <outfile xil_pn:name="led4_driver.vhd"/>
      <outfile xil_pn:name="sel10_4.vhd"/>
      <outfile xil_pn:name="trigger.vhd"/>
      <outfile xil_pn:name="vhdl1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1525601994" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2386633310242474188" xil_pn:start_ts="1525601994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525601996" xil_pn:in_ck="-484436432195304654" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4923414070452586738" xil_pn:start_ts="1525601994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="czestotliwosci.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1525600128" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4766593540038631269" xil_pn:start_ts="1525600128">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525601997" xil_pn:in_ck="8357913720969782479" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1525601996">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clk_gen_1Hz2_v1.vhd"/>
      <outfile xil_pn:name="czestotliwosci.vhf"/>
      <outfile xil_pn:name="gen66_BT.vhd"/>
      <outfile xil_pn:name="led4_driver.vhd"/>
      <outfile xil_pn:name="sel10_4.vhd"/>
      <outfile xil_pn:name="trigger.vhd"/>
      <outfile xil_pn:name="vhdl1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1525602001" xil_pn:in_ck="8357913720969782479" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="7256766304810292024" xil_pn:start_ts="1525601997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="czestotliwosci.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1525601884" xil_pn:in_ck="-484436432195304654" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2512880474392483250" xil_pn:start_ts="1525601881">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="czestotliwosci.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1525601884" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4766593540038631269" xil_pn:start_ts="1525601884">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525601884" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1525601884">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525601884" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2386633310242474188" xil_pn:start_ts="1525601884">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525601884" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1525601884">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525601884" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7736488985144449381" xil_pn:start_ts="1525601884">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525601900" xil_pn:in_ck="8357913720969782479" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-4758453207420031099" xil_pn:start_ts="1525601884">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="czestotliwosci.jhd"/>
      <outfile xil_pn:name="czestotliwosci.lso"/>
      <outfile xil_pn:name="czestotliwosci.ngc"/>
      <outfile xil_pn:name="czestotliwosci.ngr"/>
      <outfile xil_pn:name="czestotliwosci.prj"/>
      <outfile xil_pn:name="czestotliwosci.stx"/>
      <outfile xil_pn:name="czestotliwosci.syr"/>
      <outfile xil_pn:name="czestotliwosci.xst"/>
      <outfile xil_pn:name="czestotliwosci_vhdl.prj"/>
      <outfile xil_pn:name="czestotliwosci_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1525601900" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4687050524811115672" xil_pn:start_ts="1525601900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525601908" xil_pn:in_ck="-484436432195309972" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8664697694699487880" xil_pn:start_ts="1525601900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="czestotliwosci.bld"/>
      <outfile xil_pn:name="czestotliwosci.ngd"/>
      <outfile xil_pn:name="czestotliwosci_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1525601913" xil_pn:in_ck="-484436432195309971" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1525601908">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="czestotliwosci.pcf"/>
      <outfile xil_pn:name="czestotliwosci_map.map"/>
      <outfile xil_pn:name="czestotliwosci_map.mrp"/>
      <outfile xil_pn:name="czestotliwosci_map.ncd"/>
      <outfile xil_pn:name="czestotliwosci_map.ngm"/>
      <outfile xil_pn:name="czestotliwosci_map.xrpt"/>
      <outfile xil_pn:name="czestotliwosci_summary.xml"/>
      <outfile xil_pn:name="czestotliwosci_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1525601933" xil_pn:in_ck="2059328202872843270" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-3872219738485705569" xil_pn:start_ts="1525601913">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="czestotliwosci.ncd"/>
      <outfile xil_pn:name="czestotliwosci.pad"/>
      <outfile xil_pn:name="czestotliwosci.par"/>
      <outfile xil_pn:name="czestotliwosci.ptwx"/>
      <outfile xil_pn:name="czestotliwosci.unroutes"/>
      <outfile xil_pn:name="czestotliwosci.xpi"/>
      <outfile xil_pn:name="czestotliwosci_pad.csv"/>
      <outfile xil_pn:name="czestotliwosci_pad.txt"/>
      <outfile xil_pn:name="czestotliwosci_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1525601945" xil_pn:in_ck="-484436432195310103" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1525601933">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="czestotliwosci.bgn"/>
      <outfile xil_pn:name="czestotliwosci.bit"/>
      <outfile xil_pn:name="czestotliwosci.drc"/>
      <outfile xil_pn:name="czestotliwosci.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1525601933" xil_pn:in_ck="-484436432195310103" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1525601930">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="czestotliwosci.twr"/>
      <outfile xil_pn:name="czestotliwosci.twx"/>
    </transform>
  </transforms>

</generated_project>
