[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of DRV8876PWPR production of TEXAS INSTRUMENTS from the text:DRV887x\nH-Bridge \nMotor Driver4.5 to 37 VControllerControl InputsnSLEEP\nProtectionIPROPIIPROPInFAULT RIPROPICurrent Sense\nxxxxxx\nxxxx\nx\nx\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheendofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.DRV8876\nSLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019\nDRV8876 H-Bridge Motor Driver WithIntegrated Current Sense andRegulation\n11Features\n1•N-channel H-bridge motor driver\n–Drives onebidirectional brushed DCmotor\n–Two unidirectional brushed DCmotors\n–Other resistive andinductive loads\n•4.5-V to37-V operating supply voltage range\n•PintopinRDS(on) variants\n–DRV8874 :200-mΩ(High-Side +Low-Side)\n–DRV8876: 700-mΩ(High-Side +Low-Side)\n•High output current capability\n–DRV8874: 6-APeak\n–DRV8876: 3.5-A Peak\n•Integrated current sensing andregulation\n•Proportional current output (IPROPI)\n•Selectable current regulation (IMODE)\n–Cycle-by-cycle orfixed offtime\n•Selectable input control modes (PMODE)\n–PH/EN andPWM H-bridge control modes\n–Independent half-bridge control mode\n•Supports 1.8-V, 3.3-V, and5-Vlogic inputs\n•Ultra low-power sleep mode\n–<1-µA@VVM=24-V, TJ=25°C\n•Spread spectrum clocking forlowelectromagnetic\ninterference (EMI)\n•Integrated protection features\n–Undervoltage lockout (UVLO)\n–Charge pump undervoltage (CPUV)\n–Overcurrent protection (OCP)\n–Automatic retry oroutputs latched off\n(IMODE)\n–Thermal shutdown (TSD)\n–Automatic fault recovery\n–Fault indicator pin(nFAULT)\n2Applications\n•Brushed DCmotors\n•Major andsmall home appliances\n•Vacuum ,humanoid ,andtoyrobotics\n•Printers andscanners\n•Smart meters\n•ATMs, currency counters, andEPOS\n•Servo motors andactuators3Description\nThe DRV887x family ofdevices areflexible motor\ndrivers forawide variety ofapplications .Thedevices\nintegrate anN-channel H-bridge, charge pump\nregulator, current sensing and regulation, current\nproportional output, and protection circuitry. The\ncharge pump improves efficiency byallowing forboth\nhigh-side and low-side N-channels MOSFETs and\n100% duty cycle support. Thefamily ofdevices come\ninpin-to-pin, scalable RDS(on) options tosupport\ndifferent loads with minimal design changes.\nIntegrated current sensing allows forthedriver to\nregulate themotor current during start upand high\nload events. Acurrent limit can besetwith an\nadjustable external voltage reference. Additionally,\nthedevices provide anoutput current proportional to\nthemotor load current. This can beused todetect\nmotor stall orchange inload conditions. The\nintegrated current sensing uses aninternal current\nmirror architecture, removing theneed foralarge\npower shunt resistor, saving board area andreducing\nsystem cost.\nAlow-power sleep mode isprovided toachieve ultra-\nlowquiescent current draw byshutting down most of\ntheinternal circuitry. Internal protection features are\nprovided forsupply undervoltage lockout (UVLO),\ncharge pump undervoltage (CPUV), output\novercurrent (OCP), and device overtemperature\n(TSD). Fault conditions areindicated onnFAULT.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nDRV8876HTSSOP (16) 5.00 mm×4.40 mm\nVQFN (16) 3.00 mm×3.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nSimplified Schematic\n2DRV8876\nSLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019 www.ti.com\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ...................................... 4\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information .................................................. 5\n6.5 Electrical Characteristics ........................................... 5\n6.6 Typical Characteristics .............................................. 7\n7Detailed Description .............................................. 9\n7.1 Overview ................................................................... 9\n7.2 Functional Block Diagram ......................................... 9\n7.3 Feature Description ................................................. 10\n7.4 Device Functional Modes ........................................ 178Application andImplementation ........................ 19\n8.1 Application Information ............................................ 19\n8.2 Typical Application .................................................. 19\n9Power Supply Recommendations ...................... 31\n9.1 Bulk Capacitance .................................................... 31\n10Layout ................................................................... 32\n10.1 Layout Guidelines ................................................. 32\n10.2 Layout Example .................................................... 32\n11Device andDocumentation Support ................. 34\n11.1 Documentation Support ........................................ 34\n11.2 Receiving Notification ofDocumentation Updates 34\n11.3 Community Resources .......................................... 34\n11.4 Trademarks ........................................................... 34\n11.5 Electrostatic Discharge Caution ............................ 34\n11.6 Glossary ................................................................ 34\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 35\n4Revision History\nChanges from Original (October 2018) toRevision A Page\n•Changed device status toProduction Data ........................................................................................................................... 1\nChanges from Revision A(April 2019) toRevision B Page\n•Added load condition totPDtestconditions ............................................................................................................................ 6\n•Added PWP package designator toAERRtestconditions. ...................................................................................................... 6\nnSLEEP 1\nIMODE 5\nOUT1 6\nPGND 7\nOUT2 8CPL 12PH/IN2 16\nEN/IN1 15\nPMODE 14\nGND 13\nThermal \nPad\nIPROPI 4 VM 9nFAULT 2\nVREF 3CPH 11\nVCP 10\nEN/IN1 1 PMODE 16\nThermal \nPadPH/IN2 2\nnSLEEP 3\nnFAULT 4\nVREF 5\nIPROPI 6\nOUT1 8GND 15\nCPL 14\nCPH 13\nVCP 12\nVM 11\nOUT2 10\nPGND 9IMODE 7\n3DRV8876\nwww.ti.com SLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated5PinConfiguration andFunctions\nDRV8876 RGT Package\n16-Pin VQFN With Exposed Thermal Pad\nTopViewDRV8876 PWP Package\n16-Pin HTSSOP With Exposed Thermal Pad\nTopView\n(1) PWR =power, I=input, O=output, NC=noconnection, OD=open-drainPinFunctions\nPIN\nTYPE(1)DESCRIPTION\nNAME RGT PWP\nCPH 11 13 PWR Charge pump switching node. Connect aX5R orX7R, 22-nF, VM-rated ceramic\ncapacitor between theCPH andCPL pins. CPL 12 14 PWR\nEN/IN1 15 1 I H-bridge control input. See Control Modes .Internal pulldown resistor.\nGND 13 15 PWR Device ground. Connect tosystem ground.\nIMODE 5 7 ICurrent regulation andovercurrent protection mode. See Current Regulation .Quad-\nlevel input.\nIPROPI 4 6 O Analog current output proportional toload current. See Current Sensing .\nnFAULT 2 4 ODFault indicator output. Pulled lowduring afault condition. Connect anexternal pullup\nresistor foropen-drain operation. See Protection Circuits .\nnSLEEP 1 3 ISleep mode input. Logic high toenable device. Logic lowtoenter low-power sleep\nmode. See Device Functional Modes .Internal pulldown resistor.\nOUT1 6 8 O H-bridge output. Connect tothemotor orother load.\nOUT2 8 10 O H-bridge output. Connect tothemotor orother load.\nPGND 7 9 PWR Device power ground. Connect tosystem ground.\nPH/IN2 16 2 I H-bridge control input. See Control Modes .Internal pulldown resistor.\nPMODE 14 16 I H-bridge control input mode. See Control Modes .Tri-level input.\nVCP 10 12 PWRCharge pump output. Connect aX5R orX7R, 100-nF, 16-V ceramic capacitor\nbetween theVCP andVMpins.\nVM 9 11 PWR4.5-V to37-V power supply input. Connect a0.1-µFbypass capacitor toground, as\nwellassufficient Bulk Capacitance rated forVM.\nVREF 3 5 IExternal reference voltage input tosetinternal current regulation limit. See Current\nRegulation .\nPAD — — — Thermal pad. Connect tosystem ground.\n4DRV8876\nSLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019 www.ti.com\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Condition .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings\nover operating temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nPower supply pinvoltage VM –0.3 40 V\nVoltage difference between ground pins GND, PGND –0.3 0.3 V\nCharge pump pinvoltage CPH, VCP VVM–0.3 VVM+7 V\nCharge pump low-side pinvoltage CPL –0.3 VVM+0.3 V\nLogic pinvoltageEN/IN1, IMODE, nSLEEP, PH/IN2,\nPMODE–0.3 5.75 V\nOpen-drain output pinvoltage nFAULT –0.3 5.75 V\nOutput pinvoltage OUT1, OUT2 –0.9 VVM+0.9 V\nOutput pincurrent OUT1, OUT2Internally\nLimitedInternally\nLimitedA\nProportional current output pinvoltage IPROPI–0.3 5.75 V\n–0.3 VVM+0.3 V\nReference input pinvoltage VREF –0.3 5.75 V\nAmbient temperature, TA –40 125 °C\nJunction temperature, TJ –40 150 °C\nStorage temperature, Tstg –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process. Pins listed as±2000\nVmay actually have higher performance.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process. Pins listed as±500\nVmay actually have higher performance.6.2 ESD Ratings\nVALUE UNIT\nV(ESD)Electrostatic\ndischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV\nCharged device model (CDM), perJEDEC specification JESD22-C101(2)±500\n(1) Power dissipation andthermal limits must beobserved6.3 Recommended Operating Conditions\nover operating temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVVM Power supply voltage VM 4.5 37 V\nVIN Logic input voltage EN/IN1, MODE, nSLEEP, PH/IN2 0 5.5 V\nfPWM PWM frequency EN/IN1, PH/IN2 0 100 kHz\nVOD Open drain pullup voltage nFAULT 0 5.5 V\nIOD Open drain output current nFAULT 0 5 mA\nIOUT(1)Peak output current OUT1, OUT2 0 3.5 A\nIIPROPI Current sense output current IPROPI 0 3 mA\nVVREF Current limit reference voltage VREF 0 3.6 V\nTA Operating ambient temperature –40 125 °C\nTJ Operating junction temperature –40 150 °C\n5DRV8876\nwww.ti.com SLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.6.4 Thermal Information\nTHERMAL METRIC(1)DRV8876 DRV8876\nUNIT RGT (VQFN) PWP (HTSSOP)\n16PINS 16PINS\nRθJA Junction-to-ambient thermal resistance 45.9 44.3 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 48.8 38.3 °C/W\nRθJB Junction-to-board thermal resistance 19.9 20.5 °C/W\nΨJT Junction-to-top characterization parameter 1.1 1.0 °C/W\nΨJB Junction-to-board characterization parameter 19.9 20.4 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 7.1 5.0 °C/W\n6.5 Electrical Characteristics\n4.5V≤VVM≤37V,–40°C≤TJ≤150°C(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nPOWER SUPPLIES (VCP, VM)\nIVMQ VMsleep mode currentVVM=24V,nSLEEP =0V,TJ=25°C 0.75 1 µA\nnSLEEP =0V 5 µA\nIVM VMactive mode currentVVM=24V,nSLEEP =5V,\nEN/IN1 =PH/IN2 =0V3 7 mA\ntWAKE Turnon time VVM>VUVLO,nSLEEP =5Vtoactive 1 ms\ntSLEEP Turnoff time nSLEEP =0Vtosleep mode 1 ms\nVVCP Charge pump regulator voltage VCP with respect toVM, VVM=24V 5 V\nfVCP Charge pump switching frequency 400 kHz\nLOGIC-LEVEL INPUTS (EN/IN1, PH/IN2, nSLEEP)\nVIL Input logic lowvoltageVVM<5V 0 0.7\nV\nVVM≥5V 0 0.8\nVIH Input logic high voltage 1.5 5.5 V\nVHYS Input hysteresis200 mV\nnSLEEP 50 mV\nIIL Input logic lowcurrent VI=0V –5 5 µA\nIIH Input logic high current VI=5V 50 75 µA\nRPD Input pulldown resistance ToGND 100 kΩ\nTRI-LEVEL INPUTS (PMODE)\nVTIL Tri-level input logic lowvoltage 0 0.65 V\nVTIZ Tri-level input Hi-Z voltage 0.9 1.1 1.2 V\nVTIH Tri-level input logic high voltage 1.5 5.5 V\nITIL Tri-level input logic lowcurrent VI=0V –50 –32 µA\nITIZ Tri-level input Hi-Z current VI=1.1V –5 5 µA\nITIH Tri-level input logic high current VI=5V 113 150 µA\nRTPD Tri-level pulldown resistance ToGND 44 kΩ\nRTPU Tri-level pullup resistance Tointernal 5V 156 kΩ\nQUAD-LEVEL INPUTS (IMODE)\nVQI2 Quad-level input level 1 Voltage tosetquad-level 1 0 0.45 V\nRQI2 Quad-level input level 2 Resistance toGND tosetquad-level 2 18.6 20 21.4 kΩ\nRQI3 Quad-level input level 3 Resistance toGND tosetquad-level 3 57.6 62 66.4 kΩ\nVQI4 Quad-level input level 4 Voltage tosetquad-level 4 2.5 5.5 V\nRQPD Quad-level pulldown resistance ToGND 136 kΩ\nRQPU Quad-level pullup resistance Tointernal 5V 68 kΩ\n6DRV8876\nSLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019 www.ti.com\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedElectrical Characteristics (continued)\n4.5V≤VVM≤37V,–40°C≤TJ≤150°C(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(1) Atlowcurrents, theIPROPI output hasafixed offset error with respect totheIOUTcurrent through thelow-side power MOSFETs.OPEN-DRAIN OUTPUTS (nFAULT)\nVOL Output logic lowvoltage IOD=5mA 0.3 V\nIOZ Output logic high current VOD=5V –2 2 µA\nDRIVER OUTPUTS (OUT1, OUT2)\nRDS(on)_HS High-side MOSFET onresistance VVM=24V,IO=1A,TJ=25°C 350 420 mΩ\nRDS(on)_LS Low-side MOSFET onresistance VVM=24V,IO=–1A,TJ=25°C 350 420 mΩ\nVSD Body diode forward voltage ISD=1A 0.9 V\ntRISE Output risetime VVM=24V,OUTx rising 10% to90% 150 ns\ntFALL Output falltime VVM=24V,OUTx falling 90% to10% 150 ns\ntPD Input tooutput propagation delayEN/IN1, PH/IN2 toOUTx, 200Ωfrom\nOUTx toGND650 ns\ntDEAD Output dead time Body diode conducting 300 ns\nCURRENT SENSE AND REGULATION (IPROPI, VREF)\nAIPROPI Current mirror scaling factor 1000 µA/A\nAERR(1)Current mirror scaling errorIOUT<0.15 A,\n5.5V≤VVM≤37V–7.5 7.5 mA\n0.15 A≤IOUT<0.5A,\n5.5V≤VVM≤37V–5 5\n%0.5A≤IOUT≤2A,5.5V≤VVM≤37V,\nPWP, –40℃≤TJ<125℃–4 4\n0.5A≤IOUT≤2A,5.5V≤VVM≤37V,\nPWP, 125℃≤TJ≤150℃–5 5\n0.5A≤IOUT≤2A,5.5V≤VVM≤37V,\nRGT–6.5 6.5\ntOFF Current regulation offtime 25 µs\ntDELAY Current sense delay time 1.6 µs\ntDEG Current regulation deglitch time 0.6 µs\ntBLK Current regulation blanking time 1.1 µs\nPROTECTION CIRCUITS\nVUVLO Supply undervoltage lockout (UVLO)VVMrising 4.3 4.45 4.6 V\nVVMfalling 4.2 4.35 4.5 V\nVUVLO_HYS Supply UVLO hysteresis 100 mV\ntUVLO Supply undervoltage deglitch time 10 µs\nVCPUV Charge pump undervoltage lockout VCP with respect toVM, VVCPfalling 2.25 V\nIOCP Overcurrent protection trippoint 3.5 5.5 A\ntOCP Overcurrent protection deglitch time 3 µs\ntRETRY Overcurrent protection retry time 2 ms\nTTSD Thermal shutdown temperature 160 175 190 °C\nTHYS Thermal shutdown hysteresis 20 °C\nSupply Voltage (V)Supply Current (µA)\n0 5 10 15 20 25 30 35 4000.20.40.60.811.21.4\nD001TJ = -40°C\nTJ = 25°C\nTJ = 85°C\nTJ = 125°C\nTJ = 150°C\nJunction Temperature (°C)Supply Current (µA)\n-40 -20 0 20 40 60 80 100 120 140 16000.40.81.21.62\nD002VVM = 4.5 V\nVVM = 13.5 V\nVVM = 24 V\nVVM = 37 V\ntRISE\ntDEGOUTx (A)EN/IN1 or \nPH/IN2\nttPDt\nITRIP\nIPROPI (V)\nttDELAY tOUTx (V)\nttBLKt\nVREFttOFFttFALL\n7DRV8876\nwww.ti.com SLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedFigure 1.Timing Parameter Diagram\n6.6 Typical Characteristics\nFigure 2.Sleep Current (IVMQ)vs.Supply Voltage (VVM) Figure 3.Sleep Current (IVMQ)vs.Junction Temperature\nJunction Temperature ( qC)AIPROPI  Scaling Factor ( PA/A)\n-40 -20 0 20 40 60 80 100 120 140 160900920940960980100010201040106010801100\nD007IOUT = 0.15 A\nIOUT = 0.2 A\nIOUT = 0.5 A\nIOUT = 1 A\nIOUT = 2 A\nJunction Temperature ( qC)AIPROPI  Scaling Factor ( PA/A)\n-40 -20 0 20 40 60 80 100 120 140 160900920940960980100010201040106010801100\nD008IOUT = 0.15 A\nIOUT = 0.2 A\nIOUT = 0.5 A\nIOUT = 1 A\nIOUT = 2 A\nJunction Temperature (°C)RDS(on)  (:)\n-40 -20 0 20 40 60 80 100 120 140 1600.10.20.30.40.50.60.70.8\nD005VVM = 4.5 V\nVVM = 13.5 V\nVVM = 24 V\nVVM = 37 V\nJunction Temperature (°C)RDS(on)  (:)\n-40 -20 0 20 40 60 80 100 120 140 1600.10.20.30.40.50.60.70.8\nD006VVM = 4.5 V\nVVM = 13.5 V\nVVM = 24 V\nVVM = 37 V\nSupply Voltage (V)Supply Current (mA)\n0 5 10 15 20 25 30 35 402.52.7533.253.5\nD003TJ = -40°C\nTJ = 25°C\nTJ = 85°C\nTJ = 125°C\nTJ = 150°C\nJunction Temperature (°C)Supply Current (mA)\n-40 -20 0 20 40 60 80 100 120 140 1602.52.7533.253.5\nD004VVM = 4.5 V\nVVM = 13.5 V\nVVM = 24 V\nVVM = 37 V\n8DRV8876\nSLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019 www.ti.com\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 4.Active Current (IVM)vs.Supply Voltage (VVM) Figure 5.Active Current (IVM)vs.Junction Temperature\nFigure 6.Low-Side RDS(on) vs.Junction Temperature Figure 7.High-Side RDS(on) vs.Junction Temperature\nFigure 8.OUT1 Current Sense Error vs.Junction\nTemperatureFigure 9.OUT2 Current Sense Error vs.Junction\nTemperature\nVM\nGate Driver\nLSVDDHSVVCP\nOUT1\nVM\nGate Driver\nLSVDDHSVVCP\nPGNDOUT2\nFault Output\nnFAULTRPUPowerVM\n0.1 \x85FVM\nVCP\n0.1 \x85FVCP\nCharge \nPump\nInternal\n Regulator\nDigital \nCore\nControl\nInputsEN/IN1\nPH/IN2\nPMODEnSLEEPISEN1\nISEN2\nCurrent \nSenseISEN2ISEN1 IPROPICPH\nCPL0.022 \x85F\nVVCC\nRIPROPIVREF\n+\n±IMODE\nVVCCGND\n3-Level\n4-Level\nIPROPI \nClampVVCP\nVDD\n9DRV8876\nwww.ti.com SLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe DRV887x family ofdevices arebrushed DCmotor drivers thatoperate from 4.5to37-V supporting awide\nrange ofoutput load currents forvarious types ofmotors and loads. The devices integrate anH-bridge output\npower stage thatcanbeoperated indifferent control modes setbythePMODE pinsetting. This allows fordriving\nasingle bidirectional brushed DC motor, two unidirectional brushed DC motors, orother output load\nconfigurations. The devices integrate acharge pump regulator tosupport more efficient high-side N-channel\nMOSFETs and100% duty cycle operation. Thedevices operate from asingle power supply input (VM) which can\nbedirectly connected toabattery orDCvoltage supply. The nSLEEP pinprovides anultra-low power mode to\nminimize current draw during system inactivity.\nThe DRV887x family ofdevices also integrate current sense output using current mirrors onthelow-side power\nMOSFETs. The IPROPI pinsources asmall current that isproportional tothecurrent intheMOSFETs. This\ncurrent canbeconverted toaproportional voltage using anexternal resistor (RIPROPI ).The integrated current\nsensing allows theDRV887x devices tolimit theoutput current with afixed off-time PWM chopping scheme and\nprovide load information totheexternal controller todetect changes inload orstall conditions. The integrated\ncurrent sensing outperforms traditional external shunt resistor sensing byproviding current information even\nduring theoff-time slow decay recirculating period andremoving theneed foranexternal power shunt resistor.\nThe off-time PWM current regulation level canbeconfigured during motor operation through theVREF pinto\nlimittheload current accordingly tothesystem demands.\nAvariety ofintegrated protection features protect thedevice inthecase ofasystem fault. These include\nundervoltage lockout (UVLO), charge pump undervoltage (CPUV), overcurrent protection (OCP), and\novertemperature shutdown (TSD). Fault conditions areindicated onthenFAULT pin.\n7.2 Functional Block Diagram\nForward ReverseOUT1 OUT21\n2Forward drive\nSlow decay (brake)VM\nOUT1 OUT21\n22Reverse drive\nSlow decay (brake)VM\n3High-Z (coast) 3High-Z (coast)\n21\n3 321\n10DRV8876\nSLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019 www.ti.com\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated7.3 Feature Description\n7.3.1 External Components\nTable 1liststherecommended external components forthedevice.\nTable 1.Recommended External Components\nCOMPONENT PIN1 PIN2 RECOMMENDED\nCVM1 VM GND 0.1-µF,lowESR ceramic capacitor, VM-rated.\nCVM2 VM GND Bulk Capacitance ,VM-rated.\nCVCP VCP VM X5R orX7R, 100-nF, 16-V ceramic capacitor\nCFLY CPH CPL X5R orX7R, 22-nF, VM-rated ceramic capacitor\nRIMODE IMODE GND See Current Regulation .\nRPMODE PMODE GND See Control Modes .\nRnFAULT VCC nFAULT Pullup resistor, IOD≤5-mA\nRIPROPI IPROPI GND See Current Sensing .\n7.3.2 Control Modes\nTheDRV887x family ofdevices provides three modes tosupport different control schemes with theEN/IN1 and\nPH/IN2 pins. Thecontrol mode isselected through thePMODE pinwith either logic low, logic high, orsetting the\npinHi-Z asshown inTable 2.ThePMODE pinstate islatched when thedevice isenabled through thenSLEEP\npin.ThePMODE state canbechanged bytaking thenSLEEP pinlogic low, waiting thetSLEEP time, changing the\nPMODE pininput, andthen enabling thedevice bytaking thenSLEEP pinback logic high.\nTable 2.PMODE Functions\nPMODE STATE CONTROL MODE\nPMODE =Logic Low PH/EN\nPMODE =Logic High PWM\nPMODE =Hi-Z Independent Half-Bridge\nFigure 10.H-Bridge States\n11DRV8876\nwww.ti.com SLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedThe inputs canaccept static orpulse-width modulated (PWM) voltage signals foreither 100% orPWM drive\nmodes. The device input pins canbepowered before VMisapplied with noissues. Bydefault, theEN/IN1 and\nPH/IN2 pins have aninternal pulldown resistor toensure theoutputs areHi-Z ifnoinputs arepresent.\nThe sections below show thetruth table foreach control mode. Note thatthese tables donottake intoaccount\ntheinternal current regulation feature. Additionally, theDRV887x family ofdevices automatically handles the\ndead-time generation when switching between thehigh-side andlow-side MOSFET ofahalf-bridge.\nFigure 10describes thenaming andconfiguration forthevarious H-bridge states.\n7.3.2.1 PH/EN Control Mode (PMODE =Logic Low)\nWhen thePMODE pinislogic lowonpower up,thedevice islatched intoPH/EN mode. PH/EN mode allows for\ntheH-bridge tobecontrolled with aspeed and direction type ofinterface. The truth table forPH/EN mode is\nshown inTable 3.\nTable 3.PH/EN Control Mode\nnSLEEP EN PH OUT1 OUT2 DESCRIPTION\n0 X X Hi-Z Hi-Z Sleep, (H-Bridge Hi-Z)\n1 0 X L L Brake, (Low-Side Slow Decay)\n1 1 0 L H Reverse (OUT2→OUT1)\n1 1 1 H L Forward (OUT1→OUT2)\n7.3.2.2 PWM Control Mode (PMODE =Logic High)\nWhen thePMODE pinislogic high onpower up,thedevice islatched intoPWM mode. PWM mode allows for\ntheH-bridge toenter theHi-Z state without taking thenSLEEP pinlogic low. The truth table forPWM mode is\nshown inTable 4.\nTable 4.PWM Control Mode\nnSLEEP IN1 IN2 OUT1 OUT2 DESCRIPTION\n0 X X Hi-Z Hi-Z Sleep, (H-Bridge Hi-Z)\n1 0 0 Hi-Z Hi-Z Coast, (H-Bridge Hi-Z)\n1 0 1 L H Reverse (OUT2→OUT1)\n1 1 0 H L Forward (OUT1→OUT2)\n1 1 1 L L Brake, (Low-Side Slow Decay)\n7.3.2.3 Independent Half-Bridge Control Mode (PMODE =Hi-Z)\nWhen thePMODE pinisHi-Z onpower up,thedevice islatched intoindependent half-bridge control mode. This\nmode allows foreach half-bridge tobedirectly controlled inorder tosupport high-side slow decay ordriving two\nindependent loads. Thetruth table forindependent half-bridge mode isshown inTable 5.\nInindependent half-bridge control mode, current sensing andfeedback arestillavailable, buttheinternal current\nregulation isdisabled since each half-bridge isoperating independently. Additionally, ifboth low-side MOSFETs\nareconducting current atthesame time, theIPROPI scaled output willbethesum ofthecurrents. See Current\nSense andRegulation formore information.\nTable 5.Independent Half-Bridge Control Mode\nnSLEEP INx OUTx DESCRIPTION\n0 X Hi-Z Sleep, (H-Bridge Hi-Z)\n1 0 L OUTx Low-Side On\n1 1 H OUTx High-Side On\nOUT\nGNDLS\nIntegrated \nCurrent Sense\nAIPROPIILOAD\nIPROPI\nRIPROPIIPROPIMCU\nADC+\n±VPROPI+\n±Control \nInputs\nVREF\nIPROPI \nClamp\nCopyright © 2017, Texas Instruments Incorporated\n12DRV8876\nSLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019 www.ti.com\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated7.3.3 Current Sense andRegulation\nTheDRV887x family ofdevices integrate current sensing, regulation, andfeedback. These features allow forthe\ndevice tosense theoutput current without anexternal sense resistor orsense circuitry reducing system size,\ncost, andcomplexity. This also allows forthedevices tolimit theoutput current inthecase ofmotor stall orhigh\ntorque events andgive detailed feedback tothecontroller about theload current through acurrent proportional\noutput.\n7.3.3.1 Current Sensing\nThe IPROPI pinoutputs ananalog current proportional tothecurrent flowing through thelow-side power\nMOSFETs intheH-bridge scaled byAIPROPI .The IPROPI output current canbecalculated byEquation 1.The\nILSxinEquation 1isonly valid when thecurrent flows from drain tosource inthelow-side MOSFET. Ifwhen\ncurrent flows from source todrain, thevalue ofILSxforthatchannel iszero. Forinstance, ifthebridge isinthe\nbrake, slow-decay state, then thecurrent outofIPROPI isonly proportional tothecurrent inoneofthelow-side\nMOSFETs.\nIPROPI (μA)=(ILS1+ILS2)(A)xAIPROPI (μA/A) (1)\nThecurrent ismeasured byaninternal current mirror architecture thatremoves theneeds foranexternal power\nsense resistor. Additionally, thecurrent mirror architecture allows forthemotor winding current tobesensed in\nboth thedrive and brake low-side slow-decay periods allowing forcontinuous current monitoring intypical\nbidirectional brushed DCmotor applications. Incoast mode, thecurrent isfreewheeling andcannot besensed\nbecause itflow from source todrain. However, thecurrent canbesampled bybriefly reenabling thedriver in\neither drive orslow-decay modes andmeasuring thecurrent before switching back tocoast mode again. Inthe\ncase ofindependent PWM mode andboth low-side MOSFETs arecarrying current, theIPROPI output willbethe\nsum ofthetwolow-side MOSFET currents.\nThe IPROPI pinshould beconnected toanexternal resistor (RIPROPI )toground inorder togenerate a\nproportional voltage (VIPROPI )ontheIPROPI pinwith theIIPROPI analog current output. This allows fortheload\ncurrent tobemeasured asthevoltage drop across theRIPROPI resistor with astandard analog todigital converter\n(ADC). The RIPROPI resistor canbesized based ontheexpected load current intheapplication sothatthefull\nrange ofthecontroller ADC isutilized. Additionally, theDRV887x devices implements aninternal IPROPI voltage\nclamp circuit tolimit VIPROPI with respect toVVREF ontheVREF pinand protect theexternal ADC incase of\noutput overcurrent orunexpected high current events.\nThecorresponding IPROPI voltage totheoutput current canbecalculated byEquation 2.\nVIPROPI (V)=IPROPI (A)xRIPROPI (Ω) (2)\nFigure 11.Integrated Current Sensing\n13DRV8876\nwww.ti.com SLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedTheIPROPI output bandwidth islimited bythesense delay time (tDELAY )oftheDRV887x internal current sensing\ncircuit. This time isthedelay from thelow-side MOSFET enable command totheIPROPI output being ready. If\nthedevice isalternating between drive and slow-decay (brake) inanH-bridge PWM pattern then thelow-side\nMOSFET sensing thecurrent iscontinuously onandthesense delay time hasnoimpact totheIPROPI output.\n7.3.3.2 Current Regulation\nThe DRV887x family ofdevices integrate current regulation using either afixed off-time orcycle-by-cycle PWM\ncurrent chopping scheme. Thecurrent chopping scheme isselectable through theIMODE quad-level input. This\nallows thedevices tolimittheoutput current incase ofmotor stall, high torque, orother high current load events.\nThe IMODE level can besetbyleaving thepinfloating (Hi-Z), connecting thepintoGND, orconnecting a\nresistor between IMODE and GND. The IMODE pinstate islatched when thedevice isenabled through the\nnSLEEP pin.The IMODE state canbechanged bytaking thenSLEEP pinlogic low, waiting thetSLEEP time,\nchanging theIMODE pininput, and then enabling thedevice bytaking thenSLEEP pinback logic high. The\nIMODE input isalso used toselect thedevice response toanovercurrent event. See more details inthe\nProtection Circuits section.\nTheinternal current regulation canbedisabled bytying IPROPI toGND andsetting theVREF pinvoltage greater\nthan GND (ifcurrent feedback isnotrequired) orifcurrent feedback isrequired, setting VVREF andRIPROPI such\nthatVIPROPI never reaches theVVREF threshold. Inindependent half-bridge control mode (PMODE =Hi-Z), the\ninternal current regulation isautomatically disabled since theoutputs areoperating independently andthecurrent\nsense andregulation isshared between half-bridges.\nTable 6.IMODE Functions\nIMODE STATEIMODE FUNCTION\nnFAULT\nResponse Current Chopping\nModeOvercurrent\nResponse\nQuad-Level 1 RIMODE =GND Fixed Off-Time Automatic Retry Overcurrent Only\nQuad-Level 2 RIMODE =20kΩtoGND Cycle-By-Cycle Automatic RetryCurrent Chopping and\nOvercurrent\nQuad-Level 3 RIMODE =62kΩtoGND Cycle-By-Cycle Outputs Latched OffCurrent Chopping and\nOvercurrent\nQuad-Level 4 RIMODE =Hi-Z Fixed Off-Time Outputs Latched Off Overcurrent Only\nThe current chopping threshold (ITRIP)issetthrough acombination oftheVREF voltage (VVREF)and IPROPI\noutput resistor (RIPROPI ).This isdone bycomparing thevoltage drop across theexternal RIPROPI resistor toVVREF\nwith aninternal comparator.\nITRIP(A)xAIPROPI (μA/A) =VVREF (V)/RIPROPI (Ω) (3)\nForexample, ifVVREF =2.5V,RIPROPI =1500Ω,andAIPROPI =1000μA/A, then ITRIPwillbeapproximately 1.67\nA.\nWhen theITRIPthreshold isexceeded, theoutputs willenter acurrent chopping mode according totheIMODE\nsetting. TheITRIPcomparator hasboth ablanking time (tBLK)andadeglitch time (tDEG).Theinternal blanking time\nhelps toprevent voltage and current transients during output switching from effecting thecurrent regulation.\nThese transients may becaused byacapacitor inside themotor orontheconnections tothemotor terminals.\nThe internal deglitch time ensures thattransient conditions donotprematurely trigger thecurrent regulation. In\ncertain cases where thetransient conditions arelonger than thedeglitch time, placing a10-nF capacitor onthe\nIPROPI pin,close totheDRV887x, willhelp filter thetransients onIPROPI output socurrent regulation does not\nprematurely trigger. The capacitor value canbeadjusted asneeded, however large capacitor values may slow\ndown theresponse time ofthecurrent regulation circuitry.\nThe AERRparameter intheElectrical Characteristics table istheerror associated with theAIPROPI gain. It\nindicates thecombined effect ofoffset error added totheIOUTcurrent andgain error.\nIOUT\nVOUT\nControl \nInputITRIP\nRe-enable Re-enable\nIOUT\nVOUT\nControl \nInputITRIP\ntOFF tOFF tOFF\n14DRV8876\nSLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019 www.ti.com\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated7.3.3.2.1 Fixed Off-Time Current Chopping\nInthefixed off-time mode, theH-bridge enters abrake/low-side slow decay state (both low-side MOSFETs ON)\nfortOFFduration after IOUTexceeds ITRIP.After tOFFtheoutputs arere-enabled according tothecontrol inputs\nunless IOUTisstillgreater than ITRIP.IfIOUTisstillgreater than ITRIP,theH-bridge willenter another period of\nbrake/low-side slow decay fortOFF.Ifthestate oftheEN/IN1 orPH/IN2 control pininputs changes during thetOFF\ntime, theremainder ofthetOFFtime isignored, andtheoutputs willagain follow theinputs.\nThe fixed off-time mode allows forasimple current chopping scheme without involvement from theexternal\ncontroller. This isshown inFigure 12.Fixed off-time mode willsupport 100% duty cycle current regulation since\ntheH-bridge automatically enables after thetOFFperiod and does notrequire anew control input edge onthe\nEN/IN1 orPH/IN2 pins toreset theoutputs.\nFigure 12.Off-Time Current-Regulation\n7.3.3.2.2 Cycle-By-Cycle Current Chopping\nIncycle-by-cycle mode, theH-bridge enters abrake, low-side slow decay state (both low-side MOSFETs ON)\nafter IOUTexceeds ITRIPuntil thenext control input edge ontheEN/IN1 orPH/IN2 pins. This allows foradditional\ncontrol ofthecurrent chopping scheme bytheexternal controller. This isshown inFigure 13.Cycle-by-cycle\nmode willnotsupport 100% duty cycle current regulation asanew control input edge isrequired toreset the\noutputs after thebrake, low-side slow decay state hasbeen entered.\nFigure 13.Cycle-By-Cycle Current Regulation\nIncycle-by-cycle mode, thedevice willalso indicates whenever theH-bridge has entered internal current\nchopping bypulling thenFAULT pinlow. This canbeused todetermine when thedevice outputs willdiffer from\nthecontrol inputs ortheload has reached theITRIP threshold. This isshown inFigure 14.nFAULT willbe\nreleased whenever thenext control input edge isreceived bythedevice andtheoutputs arereset.\nIOUT Drive Decay Drive Decay\nVIPROPIControl \nInput\nDrive\nnFAULT ChopITRIP\nVOUT\n15DRV8876\nwww.ti.com SLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedFigure 14.Cycle-By-Cycle Current Regulation\nNodevice functionality isaffected when thenFAULT pinispulled lowforthecurrent chopping indicator. The\nnFAULT pinisonly used asanindicator and thedevice willcontinue normal operation. Todistinguish from a\ndevice fault (outlined intheProtection Circuits section) from thecurrent chopping indicator, thenFAULT pincan\nbecompared with thecontrol inputs. Thecurrent chopping indicator canonly assert when thecontrol inputs are\ncommanding aforward orreverse drive state (Figure 10).IfthenFAULT pinispulled lowandthecontrol inputs\narecommanding thehigh-Z orslow-decay states, then adevice fault hasoccurred.\n16DRV8876\nSLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019 www.ti.com\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated7.3.4 Protection Circuits\nThe DRV887x family ofdevices arefully protected against supply undervoltage, charge pump undervoltage,\noutput overcurrent, anddevice overtemperature events.\n7.3.4.1 VMSupply Undervoltage Lockout (UVLO)\nIfatanytime thesupply voltage ontheVMpinfalls below theundervoltage lockout threshold voltage (VUVLO),all\nMOSFETs intheH-bridge willbedisabled andthenFAULT pindriven low. The charge pump isdisabled inthis\ncondition. Normal operation willresume when theundervoltage condition isremoved and VMrises above the\nVUVLO threshold.\n7.3.4.2 VCP Charge Pump Undervoltage Lockout (CPUV)\nIfatanytime thecharge pump voltage ontheVCP pinfalls below theundervoltage lockout threshold voltage\n(VCPUV),allMOSFETs intheH-bridge willbedisabled and thenFAULT pindriven low. Normal operation will\nresume when theundervoltage condition isremoved andVCP rises above theVCPUV threshold.\n7.3.4.3 OUTx Overcurrent Protection (OCP)\nAnanalog current limit circuit oneach MOSFET limits thepeak current outofthedevice even inhard short\ncircuit events.\nIftheoutput current exceeds theovercurrent threshold, IOCP,forlonger than tOCP,allMOSFETs intheH-bridge\nwillbedisabled andthenFAULT pindriven low. Theovercurrent response canbeconfigured through theIMODE\npinasshown inTable 6.\nInautomatic retry mode, theMOSFETs willbedisabled andnFAULT pindriven lowforaduration oftRETRY .After\ntRETRY ,theMOSFETs arere-enabled according tothestate oftheEN/IN1 and PH/IN2 pins. Iftheovercurrent\ncondition isstillpresent, thecycle repeats; otherwise normal device operation resumes.\nInlatched offmode, theMOSFETs willremain disabled and nFAULT pindriven lowuntil thedevice isreset\nthrough either thenSLEEP pinorbyremoving theVMpower supply.\nInIndependent Half-Bridge Control Mode (PMODE =Hi-Z) ,theOCP behavior isslightly modified. Ifan\novercurrent event isdetected, only thecorresponding half-bridge willbedisabled andthenFAULT pindriven low.\nThe other half-bridge willcontinue normal operation. This allows forthedevice tomanage independent fault\nevents when driving independent loads. Ifanovercurrent event isdetected inboth half-bridges, both half-bridges\nwillbedisabled and thenFAULT pindriven low. Inautomatic retry mode, both half-bridges share thesame\novercurrent retry timer. Ifanovercurrent event occurs firstinonehalf-bridge andthen later inthesecondary half-\nbridge, butbefore tRETRY hasexpired, theretry timer forthefirsthalf-bridge willbereset totRETRY andboth half-\nbridges willenable again after theretry timer expires.\n7.3.4.4 Thermal Shutdown (TSD)\nIfthedietemperature exceeds theovertemperature limit TTSD,allMOSFET intheH-bridge willbedisabled and\nthenFAULT pindriven low. Normal operation willresume when theovertemperature condition isremoved and\nthedietemperature drops below theTTSDthreshold.\n7.3.4.5 Fault Condition Summary\nTable 7.Fault Condition Summary\nFAULT CONDITION REPORT H-BRIDGE RECOVERY\nITRIPIndicatorCBC Mode &\nIOUT>ITRIPnFAULTActive\nLow-Side Slow DecayControl Input Edge\nVMUndervoltage Lockout (UVLO) VM<VUVLO nFAULT Disabled VM>VUVLO\nVCP Undervoltage Lockout (CPUV) VCP <VCPUV nFAULT Disabled VCP >VCPUV\nOvercurrent (OCP) IOUT>IOCP nFAULT DisabledtRETRY orReset\n(Set byIMODE)\nThermal Shutdown (TSD) TJ>TTSD nFAULT Disabled TJ<TTSD–THYS\n136 k\r68 k\r5 V\n+\n±\n+\n±+\n±\n44 k\r156 k\r5 V\n+\n±\n+\n±\n100 k\r\n17DRV8876\nwww.ti.com SLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated7.3.5 PinDiagrams\n7.3.5.1 Logic-Level Inputs\nFigure 15shows theinput structure forthelogic-level input pins EN/IN1, PH/IN2, andnSLEEP.\nFigure 15.Logic-Level Input\n7.3.5.2 Tri-Level Inputs\nFigure 16shows theinput structure forthetri-level input pinPMODE.\nFigure 16.PMODE Tri-Level Input\n7.3.5.3 Quad-Level Inputs\nFigure 17shows theinput structure forthequad-level input pinIMODE.\nFigure 17.Quad-Level Input\n7.4 Device Functional Modes\nTheDRV887x family ofdevices have several different modes ofoperation depending onthesystem inputs.\n7.4.1 Active Mode\nAfter thesupply voltage ontheVMpinhascrossed theundervoltage threshold VUVLO,thenSLEEP pinislogic\nhigh, andtWAKE haselapsed, thedevice enters itsactive mode. Inthismode, theH-bridge, charge pump, and\ninternal logic areactive andthedevice isready toreceive inputs. Theinput control mode (PMODE) andcurrent\ncontrol modes (IMODE) willbelatched when thedevice enters active mode.\n18DRV8876\nSLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019 www.ti.com\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedDevice Functional Modes (continued)\n7.4.2 Low-Power Sleep Mode\nTheDRV887x family ofdevices support alowpower mode toreduce current consumption from theVMpinwhen\nthedriver isnotactive. This mode isentered bysetting thenSLEEP pinlogic lowandwaiting fortSLEEP toelapse.\nInsleep mode, theH-bridge, charge pump, internal 5-Vregulator, and internal logic aredisabled. The device\nrelies onaweak pulldown toensure alloftheinternal MOSFETs remain disabled. Thedevice willnotrespond to\nanyinputs besides nSLEEP while inlow-power sleep mode.\n7.4.3 Fault Mode\nThe DRV887x family ofdevices enter afault mode when afault isencountered. This isutilized toprotect the\ndevice andtheoutput load. The device behavior inthefault mode isdescribed inTable 7anddepends onthe\nfault condition. Thedevice willleave thefault mode andre-enter theactive mode when therecovery condition is\nmet.\nDRV887xEN/IN11\nPH/IN22\nnSLEEP3\nnFAULT4\nVREF5\nIPROPI6\nIMODE7\nOUT18PMODE16\nGND15\nCPL14\nCPH13\nVCP12\nVM11\nOUT210\nPGND9Thermal \nPad\nBDCController\nPWM\nI/O\nI/O\nI/O\nADC\n0.1 \x85FCBulkVM0.1 \x85F0.022 \x85F\n10 k\rVCC\nRIPROPIVREF\nRREF2RREF1VCC\nVREFVCC\n19DRV8876\nwww.ti.com SLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe DRV887x family ofdevices canbeused inavariety ofapplications thatrequire either ahalf-bridge orH-\nbridge power stage configuration. Common application examples include brushed DCmotors, solenoids, and\nactuators. The device can also beutilized todrive many common passive loads such asLEDs, resistive\nelements, relays, etc.Theapplication examples below willhighlight how tousethedevice inbidirectional current\ncontrol applications requiring anH-bridge driver anddual unidirectional current control applications requiring two\nhalf-bridge drivers.\n8.2 Typical Application\n8.2.1 Primary Application\nIntheprimary application example, thedevice isconfigured todrive abidirectional current through anexternal\nload (such asabrushed DCmotor) using anH-bridge configuration. The H-bridge polarity and duty cycle are\ncontrolled with aPWM andIOresource from theexternal controller totheEN/IN1 andPH/IN2 pins. Thedevice is\nconfigured forthePH/EN control mode bytying thePMODE pintoGND. The current limit threshold (ITRIP)is\ngenerated with anexternal resistor divider from thecontrol logic supply voltage (VCC).The device isconfigured\nforthefixed off-time current regulation scheme bytying theIMODE pintoGND. The load current ismonitored\nwith anADC from thecontroller todetect thevoltage across RIPROPI .\nFigure 18.Typical Application Schematic\n20DRV8876\nSLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019 www.ti.com\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedTypical Application (continued)\n8.2.1.1 Design Requirements\nTable 8.Design Parameters\nREFERENCE DESIGN PARAMETER EXAMPLE VALUE\nVM Motor anddriver supply voltage 24V\nVCC Controller supply voltage 3.3V\nIRMS Output RMS current 0.5A\nfPWM Switching frequency 20kHz\nITRIP Current regulation trippoint 1A\nAIPROPI Current sense scaling factor 1000 µA/A\nRIPROPI IPROPI external resistor 2.5kΩ\nVREF Current regulation reference voltage 2.5V\nVADC Controller ADC reference voltage 2.5V\nRREF1 VREF external resistor 16kΩ\nRREF2 VREF external resistor 50kΩ\nTA PCB ambient temperature –20to85°C\nTJ Device max junction temperature 150°C\nRθJA Device junction toambient thermal resistance 35°C/W\n8.2.1.2 Detailed Design Procedure\n8.2.1.2.1 Current Sense andRegulation\nTheDRV887x family ofdevices provide integrated regulation andsensing outtheoutput current.\nThe current sense feedback isconfigured byscaling theRIPROPI resistor toproperly sense thescaled down\noutput current from IPROPI within thedynamic voltage range ofthecontroller ADC. Anexample ofthisisshown.\nRIPROPI <=VADC/(ITRIPxAIPROPI ) (4)\nRIPROPI =2.5kΩ<=2.5V/(1Ax1000 µA/A) (5)\nIfVADC=2.5V,ITRIP=1A,andAIPROPI =1000 µA/Athen tomaximize thedynamic IPROPI voltage range an\nRIPROPI ofapproximately 2.5kΩshould beselected.\nThe accuracy tolerance ofRIPROPI canbeselected based ontheapplication requirements. 10%, 5%, 1%, 0.1%\nareallvalid tolerance values. Thetypical recommendation is1%forbest tradeoff between performance andcost.\nTheoutput current regulation trippoint (ITRIP)isconfigured with acombination ofVREFandRIPROPI .Since RIPROPI\nwas previously calculated andAIPROPI isaconstant, alltheremains istocalculate VREF.\nVREF=RIPROPI x(ITRIPxAIPROPI ) (6)\nVREF=2.5V=2.5kΩx(1Ax1000 µA/A) (7)\nIfRIPROPI =2.5kΩ,ITRIP=1A,andAIPROPI =1000 µA/Athen VREFshould besetto2.5V.\nVREFcanbegenerated with asimple resistor divider (RREF1 andRREF2)from thecontroller supply voltage. The\nresistor sizing canbeachieved byselecting avalue forRREF1 andcalculating therequired value forRREF2.\n8.2.1.2.2 Power Dissipation andOutput Current Capability\nTheoutput current andpower dissipation capabilities ofthedevice areheavily dependent onthePCB design and\nexternal system conditions. This section provides some guidelines forcalculating these values.\nTotal power dissipation forthedevice iscomposed ofthree main components. These arethequiescent supply\ncurrent dissipation, thepower MOSFET switching losses. and thepower MOSFET RDS(on) (conduction) losses.\nWhile other factors may contribute additional power losses, these other items aretypically insignificant compared\ntothethree main items.\nPTOT=PVM+PSW+PRDS (8)\nPVMcanbecalculated from thenominal supply voltage (VM)andtheIVMactive mode current specification.\n21DRV8876\nwww.ti.com SLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedPVM=VMxIVM (9)\nPVM=0.096 W=24Vx4mA (10)\nPSWcanbecalculated from thenominal supply voltage (VM),average output current (IRMS),switching frequency\n(fPWM)andthedevice output rise(tRISE)andfall(tFALL)time specifications.\nPSW=PSW_RISE +PSW_FALL (11)\nPSW_RISE =0.5xVMxIRMSxtRISExfPWM (12)\nPSW_FALL =0.5 xVMxIRMSxtFALLxfPWM (13)\nPSW_RISE =0.018 W=0.5x24Vx0.5Ax150nsx20kHz (14)\nPSW_FALL =0.018 W=0.5x24Vx0.5Ax150nsx20kHz (15)\nPSW=0.036 W=0.018 W+0.018 W (16)\nPRDScanbecalculated from thedevice RDS(on) andaverage output current (IRMS)\nPRDS=IRMS2x(RDS(ON)_HS +RDS(ON)_LS ) (17)\nItshould benoted that RDS(ON) has astrong correlation with thedevice temperature. Acurve showing the\nnormalized RDS(on) with temperature can befound intheTypical Characteristics curves. Assuming adevice\ntemperature of85°Citcanbeexpected that RDS(on) willseeanincreases of~1.25 based onthenormalized\ntemperature data.\nPRDS=0.219 W=(0.5A)2x(350 mΩx1.25 +350mΩx1.25) (18)\nByadding together thedifferent power dissipation components itcan beverified that theexpected power\ndissipation anddevice junction temperature iswithin design targets.\nPTOT=PVM+PSW+PRDS (19)\nPTOT=0.351 W=0.096 W+0.036 W+0.219 W (20)\nThedevice junction temperature canbecalculated with thePTOT,device ambient temperature (TA),andpackage\nthermal resistance (RθJA).The value forRθJAisheavily dependent onthePCB design andcopper heat sinking\naround thedevice.\nTJ=(PTOTxRθJA)+TA (21)\nTJ=97°C=(0.351 Wx35°C/W) +85°C (22)\nItshould beensured thatthedevice junction temperature iswithin thespecified operating region. Other methods\nexist forverifying thedevice junction temperature depending onthemeasurements available.\nAdditional information onmotor driver current ratings and power dissipation can befound inThermal\nPerformance andRelated Documentation .\n8.2.1.2.3 Thermal Performance\nThe datasheet-specified junction-to-ambient thermal resistance, RθJA,isprimarily useful forcomparing various\ndrivers orapproximating thermal performance. However, theactual system performance may bebetter orworse\nthan thisvalue depending onPCB stackup, routing, number ofvias, andcopper area around thethermal pad.\nThe length oftime thedriver drives aparticular current willalso impact power dissipation and thermal\nperformance. This section considers how todesign forsteady-state andtransient thermal conditions.\nThedata inthissection was simulated using thefollowing criteria:\nHTSSOP (PWP package)\n•2-layer PCB, standard FR4, 1-oz (35mmcopper thickness) or2-oz copper thickness.\n•Top layer: DRV887x HTSSOP package footprint and copper plane heatsink. Top layer copper area is\nvaried insimulation.\n•Bottom layer: ground plane thermally connected through vias under thethermal padforDRV887x. Bottom\nlayer copper area varies with topcopper area. Thermal vias areonly present under thethermal pad(grid\npattern with 1.2mm spacing).\n•4-layer PCB, standard FR4. Outer planes are1-oz (35mmcopper thickness) or2-oz copper thickness.\n•Top layer: DRV887x HTSSOP package footprint and copper plane heatsink. Top layer copper area is\nvaried insimulation. Inner planes were kept at1-oz.\n•Mid layer 1:GND plane thermally connected toDRV887x thermal pad through vias. The area ofthe\nground plane is74.2 mmx74.2 mm.\nA\nA\n6.0 mmTrace 0.22 mm x 34.5 mm \nat 0.65-mm pitch\n2.46 mm\nPTH via at 1.2 mm\nDrill diameter = 300 \x1dm; \nplating = 25 \x1dm\n22DRV8876\nSLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019 www.ti.com\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated•Midlayer 2:power plane, nothermal connection.\n•Bottom layer: signal layer with small copper padunderneath DRV887x andthermally connected through\nviastitching from theTOP andinternal GND planes. Bottom layer thermal padisthesame size asthe\npackage (5mmx4.4mm). Bottom padsize remains constant astopcopper plane isvaried. Thermal vias\nareonly present under thethermal pad(grid pattern with 1.2mm spacing).\nFigure 19shows anexample ofthesimulated board fortheHTSSOP package. Table 9shows thedimensions of\ntheboard thatwere varied foreach simulation.\nFigure 19.HTSSOP PCB model toplayer\nTable 9.Dimension Afor16-pin PWP package\nCuarea (mm2) Dimension A(mm)\n2 17.0\n4 22.8\n8 31.0\n16 42.8\nVQFN (RGT package)\n•2-layer PCB, standard FR4, 1-oz (35mmcopper thickness) or2-oz copper thickness.\n•Toplayer: DRV887x VQFN package footprint.\n•Bottom layer: ground plane thermally connected through vias under thethermal padforDRV887x. Bottom\nlayer copper area isvaried insimulation. Thermal vias areonly present under thethermal pad (grid\nA\nA\n23DRV8876\nwww.ti.com SLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporatedpattern with 1.2mm spacing).\n•4-layer PCB, standard FR4. Outer planes are1-oz (35mmcopper thickness) or2-oz copper thickness.\n•Toplayer: DRV887x VQFN package footprint. Inner planes were kept at1-oz.\n•Mid layer 1:GND plane thermally connected toDRV887x thermal pad through vias. The area ofthe\nground plane is74.2 mmx74.2 mm.\n•Midlayer 2:power plane, nothermal connection.\n•Bottom layer: signal layer with small copper padunderneath DRV887x andthermally connected through\nviastitching from theTOP andinternal GND planes. Bottom layer thermal padisthesame size asthe\npackage (3mm x3mm). Bottom pad size remains constant. Thermal vias areonly present under the\nthermal pad(grid pattern with 1.2mm spacing).\nFigure 20shows anexample ofthesimulated board. Table 10shows thedimensions oftheboard that were\nvaried foreach simulation.\nFigure 20.VQFN PCB model toplayer\nTable 10.Dimension Afor16-pin VQFN package\nCuarea (mm2) Dimension A(mm)\n2 14.14\n4 20.00\n8 28.28\n16 40.00\nTop and bottom layer copper area (cm2)RTJA (qC/W)\n0 2 4 6 8 10 12 14 1620406080100120140160\n2L_R2L 1oz\n2L 2oz\nTop and bottom layer copper area (cm2)<JB (qC/W)\n0 2 4 6 8 10 12 14 161015202530354045\n2L_P2L 1oz\n2L 2oz\nTop layer copper area (cm2)RTJA (qC/W)\n0 2 4 6 8 10 12 14 163032343638404244464850\n4L_R4L 1oz\n4L 2oz\nTop layer copper area (cm2)<JB (qC/W)\n0 2 4 6 8 10 12 14 1612131415161718192021\n4L_P4L 1oz\n4L 2oz\n24DRV8876\nSLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019 www.ti.com\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated8.2.1.2.3.1 Steady-State Thermal Performance\n"Steady-state" conditions assume thatthemotor driver operates with aconstant RMS current over along period\noftime. Figure 21,Figure 22,Figure 23,and Figure 24show how RθJAandΨJB(junction-to-board\ncharacterization parameter) change depending oncopper area, copper thickness, and number oflayers ofthe\nPCB fortheHTSSOP package. More copper area, more layers, and thicker copper planes decrease RθJAand\nΨJB,which indicate better thermal performance from thePCB layout.\nFigure 21.HTSSOP, 4-layer PCB junction-to-ambient\nthermal resistance vscopper areaFigure 22.HTSSOP, 4-layer PCB junction-to-board\ncharacterization parameter vscopper area\nFigure 23.HTSSOP, 2-layer PCB junction-to-ambient\nthermal resistance vscopper areaFigure 24.HTSSOP, 2-layer PCB junction-to-board\ncharacterization parameter vscopper area\nFigure 25andFigure 26show how RθJAandΨJBvary with thebottom layer copper area fortheVQFN package\nmounted ona2-layer board. Inthecase ofthe4-layer board, thetop-layer copper area cannot bevaried.\nFigure 29andFigure 30at1000 sshow thesteady-state RθJAofthe4-layer board.\nPulse duration (s)ZTJA (qC/W)\n0.001 0.002 0.005 0.01 0.02 0.05 0.1 0.20.3 0.50.71 234567810 2030 5070100 200300 500 10000.50.7123457102030405070100\n1oz_4 cm^2, 4-layer\n8 cm^2, 4-layer\n16 cm^2, 4-layer\n4 cm^2, 2-layer\n8 cm^2, 2-layer\n16 cm^2, 2-layer\nBottom layer copper area (cm2)RTJA (qC/W)\n0 2 4 6 8 10 12 14 166080100120140160180\n2L_R2L 1oz\n2L 2oz\nBottom layer copper area (cm2)<JB (qC/W)\n0 2 4 6 8 10 12 14 162025303540455055\n2L_P2L 1oz\n2L 2oz\n25DRV8876\nwww.ti.com SLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedFigure 25.VQFN, 2-layer PCB junction-to-ambient thermal\nresistance vscopper areaFigure 26.VQFN, 2-layer PCB junction-to-board\ncharacterization parameter vscopper area\n8.2.1.2.3.2 Transient Thermal Performance\nThemotor driver may experience different transient driving conditions thatcause large currents toflow forashort\nduration oftime. These may include\n•Motor start-up when therotor isnotyetspinning atfullspeed.\n•Fault conditions when there isasupply orground short tooneofthemotor outputs, andthedevice goes into\nandoutofovercurrent protection.\n•Briefly energizing amotor orsolenoid foralimited time, then de-energizing.\nForthese transient cases, theduration ofdrive time isanother factor that impacts thermal performance. In\ntransient cases, thethermal impedance parameter ZθJAdenotes thejunction-to-ambient thermal performance.\nFigure 27and Figure 28show thesimulated thermal impedances for1-oz and 2-oz copper layouts forthe\nHTSSOP package. These graphs indicate better thermal performance with short current pulses. For short\nperiods ofdrive time, thedevice diesize and package dominates thethermal performance. Forlonger drive\npulses, board layout hasamore significant impact onthermal performance. Both graphs show thecurves for\nthermal impedance split due tonumber oflayers and copper area astheduration ofthedrive pulse duration\nincreases. Long pulses canbeconsidered steady-state performance.\nFigure 27.HTSSOP package junction-to-ambient thermal impedance for1-oz copper layouts\nPulse duration (s)ZTJA (qC/W)\n0.0005 0.002 0.005 0.01 0.02 0.05 0.1 0.20.30.5 1 23456710 20305070100 200 500 10000.50.7123571020305070100200\n1oz_2 cm^2, 2-layer\n4 cm^2, 2-layer\n8 cm^2, 2-layer\n16 cm^2, 2-layer\n4-layer\nPulse duration (s)ZTJA (qC/W)\n0.001 0.002 0.005 0.01 0.02 0.05 0.1 0.20.3 0.50.71 234567810 2030 5070100 200300 500 10000.50.7123457102030405070100\n2oz_4 cm^2, 4-layer\n8 cm^2, 4-layer\n16 cm^2, 4-layer\n4 cm^2, 2-layer\n8 cm^2, 2-layer\n16 cm^2, 2-layer\n26DRV8876\nSLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019 www.ti.com\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedFigure 28.HTSSOP package Junction-to-ambient thermal impedance for2-oz copper layouts\nFigure 29andFigure 30show thetransient thermal performance fortheVQFN package with 2-layer and4-layer\nPCB layouts. Forthissimulation, only thebottom layer was varied forthe2-layer case because thepins ofthe\nVQFN package constrain thecopper area under thechip onthetoplayer.\nFigure 29.VQFN package junction-to-ambient thermal impedance for1-oz copper layouts\nPulse Duration (s)ZTJA (qC/W)\n0.001 0.002 0.005 0.01 0.02 0.05 0.1 0.20.3 0.50.71 234567810 2030 5070100 200300 500 10000.50.7123457102030405070100\n2oz_2 cm^2, 2-layer\n4 cm^2, 2-layer\n8 cm^2, 2-layer\n16 cm^2, 2 layer\n4-layer\n27DRV8876\nwww.ti.com SLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedFigure 30.VQFN package Junction-to-ambient thermal impedance for2-oz copper layouts\n8.2.1.3 Application Curves\nChan. 1=VM Chan. 2=nFAULT Chan. 3=nSLEEP\nChan 4=IOUT\nFigure 31.Device Power-up with Supply Voltage (VM)\nRampChan. 1=VM Chan. 2=nFAULT Chan. 3=nSLEEP\nChan 4=IOUT\nFigure 32.Device Power-up with nSLEEP\n28DRV8876\nSLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019 www.ti.com\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedChan. 1=OUT1 Chan. 2=OUT2 Chan. 3=EN/IN1\nChan 4=IOUT\nFigure 33.Driver PWM Operation (PH/EN)Chan. 1=OUT1 Chan. 2=OUT2 Chan. 3=IPROPI\nChan 4=IOUT\nFigure 34.Driver PWM Operation With Current Feedback\nChan. 1=OUT1 Chan. 2=OUT2 Chan. 3=EN/IN1\nChan 4=IOUT\nFigure 35.Driver PWM Operation With Current ChoppingChan. 1=OUT1 Chan. 2=OUT2 Chan. 3=EN/IN1\nChan 4=IOUT\nFigure 36.Driver FullOnOperation With Current Chopping\n8.2.2 Alternative Application\nInthealternative application example, thedevice isconfigured todrive aunidirectional current through two\nexternal loads (such astwobrushed DCmotors) using adual half-bridge configuration. The duty cycle ofeach\nhalf-bridge iscontrolled with aPWM resource from theexternal controller totheEN/IN1 andPH/IN2 pins. The\ndevice isconfigured fortheindependent half-bridge control mode byleaving thePMODE pinfloating. Since the\ncurrent regulation scheme isdisabled intheindependent half-bridge control mode, theVREF pinistiedtoVCC.\nThecombined load current ismonitored with anADC from thecontroller todetect thevoltage across RIPROPI .\nDRV887xEN/IN11\nPH/IN22\nnSLEEP3\nnFAULT4\nVREF5\nIPROPI6\nIMODE7\nOUT18PMODE16\nGND15\nCPL14\nCPH13\nVCP12\nVM11\nOUT210\nPGND9Thermal \nPad\nBDCController\nPWM\nPWM\nI/O\nI/O\nADC\n0.1 \x85FCBulkVM0.1 \x85F0.022 \x85F\n10 k\rVCC\nRIPROPIVCCVCC\nX\nBDCVM VM\n29DRV8876\nwww.ti.com SLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedFigure 37.Typical Application Schematic\n8.2.2.1 Design Requirements\nTable 11.Design Parameters\nREFERENCE DESIGN PARAMETER EXAMPLE VALUE\nVM Motor anddriver supply voltage 24V\nVCC Controller supply voltage 3.3V\nIRMS1 Output 1RMS current 0.5A\nIPEAK1 Output 1peak current 1A\nIRMS2 Output 2RMS current 0.25 A\nIPEAK2 Output 2peak current 0.5A\nfPWM Switching frequency 20kHz\nAIPROPI Current sense scaling factor 1000 µA/A\nRIPROPI IPROPI external resistor 2.2kΩ\nVADC Controller ADC reference voltage 3.3V\nTA PCB ambient temperature –20to85°C\nTJ Device max junction temperature 150°C\nRθJA Device junction toambient thermal resistance 35°C/W\n8.2.2.2 Detailed Design Procedure\nRefer tothePrimary Application Detailed Design Procedure section foradetailed design procedure example.\nThemajority ofthedesign concepts apply tothealternative application example. Afewchanges totheprocedure\nareoutlined below.\n8.2.2.2.1 Current Sense andRegulation\nInthealternative application fortwohalf-bridge loads, theIPROPI output willbethecombination ofthetwo\noutputs currents. The current sense feedback resistor RIPROPI should bescaled appropriately tostay within the\ndynamic voltage range ofthecontroller ADC. Anexample ofthisisshown\nRIPROPI <=VADC/((IPEAK1 +IPEAK2 )xAIPROPI ) (23)\nRIPROPI =2.2kΩ<=3.3V/((1A+0.5A)x1000 µA/A) (24)\n30DRV8876\nSLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019 www.ti.com\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedIfVADC=3.3V,IPEAK1 =1A,IPEAK2 =0.5A,andAIPROPI =1000 µA/A455 µA/Athen tomaximize thedynamic\nIPROPI voltage range anRIPROPI ofapproximately 2.2kΩshould beselected.\nThe accuracy tolerance ofRIPROPI canbeselected based ontheapplication requirements. 10%, 5%, 1%, 0.1%\nareallvalid tolerance values. Thetypical recommendation is1%forbest tradeoff between performance andcost.\nInindependent half-bridge mode, theinternal current regulation ofthedevice isdisabled. VREFcanbesetdirectly\ntothesupply reference forthecontroller ADC.\n8.2.2.3 Application Curves\nChan. 1=OUT1 Chan. 2=OUT2 Chan. 3=EN/IN1\nChan. 4=PH/IN2\nFigure 38.Independent Half-Bridge PWM OperationChan. 1=OUT1 Chan. 2=OUT2 Chan. 3=EN/IN1\nChan. 4=PH/IN2\nFigure 39.Independent Half-Bridge PWM Operation\nLocal \nBulk CapacitorParasitic Wire\nInductance\n+\n±Motor \nDriverPower Supply Motor Drive System\nVBB\nGND+\nIC Bypass \nCapacitor\n31DRV8876\nwww.ti.com SLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated9Power Supply Recommendations\n9.1 Bulk Capacitance\nHaving appropriate local bulk capacitance isanimportant factor inmotor drive system design. Having more bulk\ncapacitance isgenerally beneficial, while thedisadvantages areincreased cost andphysical size.\nTheamount oflocal bulk capacitance needed depends onavariety offactors, including:\n•Thehighest current required bythemotor orload\n•Thecapacitance ofthepower supply andability tosource current\n•Theamount ofparasitic inductance between thepower supply andmotor system\n•Theacceptable voltage ripple ofthesystem\n•Themotor braking method (ifapplicable)\nThe inductance between thepower supply andmotor drive system limits how therate current canchange from\nthepower supply. Ifthelocal bulk capacitance istoosmall, thesystem responds toexcessive current demands\nordumps from themotor with achange involtage. When adequate bulk capacitance isused, themotor voltage\nremains stable andhigh current canbequickly supplied.\nThe data sheet generally provides arecommended minimum value, butsystem level testing isrequired to\ndetermine theappropriately sized bulk capacitor.\nFigure 40.System Supply Parasitics Example\nEN/IN1 1 PMODE 16\nThermal \nPadPH/IN2 2\nnSLEEP 3\nnFAULT 4\nVREF 5\nIPROPI 6\nOUT1 8GND 15\nCPL 14\nCPH 13\nVCP 12\nVM 11\nOUT2 10\nPGND 9IMODE 7RIPROPIVIPROPI\nMOT+ MOT-VM0.022 \x85F\n0.1 \x85F\n0.1 \x85F CBULK\n32DRV8876\nSLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019 www.ti.com\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated10Layout\n10.1 Layout Guidelines\nSince theDRV887x family ofdevices areintegrated power MOSFETs device capable ofdriving high current,\ncareful attention should bepaid tothelayout design andexternal component placement. Some design andlayout\nguidelines areprovided below.\n•Low ESR ceramic capacitors should beutilized fortheVMtoGND bypass capacitor, theVCP toVMcharge\npump storage capacitor, andthecharge pump flying capacitor. X5R andX7R types arerecommended.\n•TheVMpower supply andVCP, CPH, CPL charge pump capacitors should beplaced asclose tothedevice\naspossible tominimize theloop inductance.\n•TheVMpower supply bulk capacitor canbeofceramic orelectrolytic type, butshould also beplaced asclose\naspossible tothedevice tominimize theloop inductance.\n•VM, OUT1, OUT2, and PGND carry thehigh current from thepower supply totheoutputs and back to\nground. Thick metal routing should beutilized forthese traces asisfeasible.\n•PGND and GND should connect together directly onthePCB ground plane. They arenotintended tobe\nisolated from each other.\n•The device thermal pad should beattached tothePCB toplayer ground plane and internal ground plane\n(when available) through thermal vias tomaximize thePCB heat sinking.\n•Arecommended land pattern forthethermal vias isprovided inthepackage drawing section.\n•Thecopper plane area attached tothethermal padshould bemaximized toensure optimal heat sinking.\n10.2 Layout Example\n10.2.1 HTSSOP Layout Example\nFigure 41.HTSSOP (PWP) Example Layout\nnSLEEP 1\nIMODE 5\nOUT1 6\nPGND 7\nOUT2 8CPL 12PH/IN2 16\nEN/IN1 15\nPMODE 14\nGND 13\nThermal \nPad\nIPROPI 4 VM 9nFAULT 2\nVREF 3CPH 11\nVCP 10\nRIPROPI0.022 \x85F\n0.1 \x85F\n0.1 \x85F CBULK\nMOT+ MOT-VM VIPROPIVREF\n33DRV8876\nwww.ti.com SLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedLayout Example (continued)\n10.2.2 VQFN Layout Example\nFigure 42.VQFN (RGT) Example Layout\n34DRV8876\nSLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019 www.ti.com\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Documentation Support\n11.1.1 Related Documentation\nForrelated documentation, seethefollowing:\n•Texas Instruments, Calculating Motor Driver Power Dissipation application report\n•Texas Instruments, Current Recirculation andDecay Modes application report\n•Texas Instruments, PowerPAD ™Made Easy application report\n•Texas Instruments, PowerPAD ™Thermally Enhanced Package application report\n•Texas Instruments, Understanding Motor Driver Current Ratings application report\n•Texas Instruments, Best Practices forBoard Layout ofMotor Drivers application report\n11.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.3 Community Resources\nTIE2E™support forums areanengineer\'s go-to source forfast, verified answers and design help —straight\nfrom theexperts. Search existing answers oraskyour own question togetthequick design help youneed.\nLinked content isprovided "ASIS"bytherespective contributors. They donotconstitute TIspecifications anddo\nnotnecessarily reflect TI\'sviews; seeTI\'sTerms ofUse.\n11.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.5 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n11.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n35DRV8876\nwww.ti.com SLVSDS7B –AUGUST 2019 –REVISED NOVEMBER 2019\nSubmit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice andrevision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 28-Sep-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nDRV8876PWPR ACTIVE HTSSOP PWP 162000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 125 8876\nDRV8876PWPT ACTIVE HTSSOP PWP 16250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 125 8876\nDRV8876RGTR ACTIVE VQFN RGT 163000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 8876\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 28-Sep-2021\nAddendum-Page 2In no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF DRV8876 :\n•Automotive : DRV8876-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nDRV8876PWPR HTSSOP PWP 162000 330.0 12.4 6.95.61.68.012.0 Q1\nDRV8876RGTR VQFN RGT 163000 330.0 12.4 3.33.31.18.012.0 Q2PACKAGE MATERIALS INFORMATION\nwww.ti.com 12-Oct-2021\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nDRV8876PWPR HTSSOP PWP 162000 350.0 350.0 43.0\nDRV8876RGTR VQFN RGT 163000 367.0 367.0 35.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 12-Oct-2021\nPack Materials-Page 2\n\nwww.ti.comPACKAGE OUTLINE\nC\n16X 0.30\n0.181.68 0.07\n16X 0.50.31.00.8\n(DIM A) TYP0.050.00\n12X 0.5\n4X\n1.5A3.12.9 B\n3.12.9VQFN - 1 mm max height RGT0016C\nPLASTIC QUAD FLATPACK - NO LEAD\n4222419/D   04/2022SIDE WALL \nMETAL THICKNESS\nDIM A\nOPTION 1\nOPTION 2\n0.1 0.2PIN 1 INDEX AREA\n0.08SEATING PLANE\n14\n9\n125 8\n16 13\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05EXPOSEDTHERMAL PAD\nSYMM\nSYMM\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  3.600\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND16X (0.24)16X (0.6)\n(0.2) TYP\nVIA12X (0.5)(2.8)\n(2.8)(0.58)\nTYP(1.68)\n(R0.05)\nALL PAD CORNERS(0.58) TYPVQFN - 1 mm max height RGT0016C\nPLASTIC QUAD FLATPACK - NO LEAD\n4222419/D   04/2022SYMM\n1\n4\n5 891213 16\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:20X\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.  SOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED\nMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (0.6)\n16X (0.24)\n12X (0.5)\n(2.8)(2.8)(1.55)\n(R0.05) TYPVQFN - 1 mm max height RGT0016C\nPLASTIC QUAD FLATPACK - NO LEAD\n4222419/D   04/2022\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SYMMALL AROUNDMETAL\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 17:\n85% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:25XSYMM1\n4\n5 891213 16\n17\n\nwww.ti.comPACKAGE OUTLINE\nC\n14X 0.65\n2X\n4.55\n16X 0.30\n0.196.66.2 TYP\nSEATINGPLANE\n0.150.050.25\nGAGE PLANE\n0-81.2 MAX2X 0.95 MAX\nNOTE 5\n2X 0.23 MAXNOTE 5\n2.311.75\n2.461.75B4.54.3A\n5.14.9\nNOTE 3\n0.750.50(0.15) TYP\n4X (0.3)PowerPAD   TSSOP - 1.2 mm max height PWP0016C\nSMALL OUTLINE PACKAGE\n4224559/B   01/20191\n8\n916\n0.1 C A BPIN 1 INDEXAREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.5. Features may differ or may not be present. TM\nPowerPAD is a trademark of Texas Instruments.A  20DETAIL A\nTYPICALSCALE  2.500\nTHERMAL\nPAD18 9\n1617\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYP(3.4)\nNOTE 9\n(5)\nNOTE 9\n(1) TYP(0.6)(1.2) TYP\n(0.2) TYP\nVIA(2.46)\n(2.31)PowerPAD   TSSOP - 1.2 mm max height PWP0016C\nSMALL OUTLINE PACKAGE\n4224559/B   01/2019\nNOTES: (continued)   6. Publication IPC-7351 may have alternate designs.   7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.  8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature      numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).  9. Size of metal pad may vary due to creepage requirement.10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged      or tented. TM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n8 916METAL COVEREDBY SOLDER MASK\nSOLDER MASK\nDEFINED PADSEE DETAILS17\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINEDSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYP\n(2.31)\nBASED ON\n0.125 THICK\nSTENCIL(2.46)\nBASED ON\n0.125 THICK\nSTENCILPowerPAD   TSSOP - 1.2 mm max height PWP0016C\nSMALL OUTLINE PACKAGE\n4224559/B   01/20192.08 X 1.95 0.1752.25 X 2.11 0.152.46 X 2.31 (SHOWN) 0.1252.75 X 2.58 0.1SOLDER STENCIL\nOPENINGSTENCIL\nTHICKNESS\nNOTES: (continued)\n 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate      design recommendations.   12. Board assembly site may have different recommendations for stencil design. TM\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMMSYMM1\n8 916METAL COVEREDBY SOLDER MASK\nSEE TABLE FORDIFFERENT OPENINGSFOR OTHER STENCILTHICKNESSES17\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: DRV8876PWPR

#### Key Specifications:
- **Voltage Ratings**: 
  - Operating Supply Voltage (VM): 4.5 V to 37 V
  - Absolute Maximum Voltage: 40 V
- **Current Ratings**: 
  - Peak Output Current: 3.5 A
- **Power Consumption**: 
  - Active Mode Current: 3 mA to 7 mA (at VM = 24 V)
  - Sleep Mode Current: < 1 µA (at VM = 24 V)
- **Operating Temperature Range**: 
  - Ambient Temperature: -40 °C to 125 °C
  - Junction Temperature: -40 °C to 150 °C
- **Package Type**: 
  - HTSSOP (16 pins) or VQFN (16 pins)
- **Special Features**: 
  - Integrated current sensing and regulation
  - Ultra-low power sleep mode
  - Multiple control modes (PH/EN, PWM, Independent Half-Bridge)
  - Integrated protection features (UVLO, OCP, TSD)
- **Moisture Sensitive Level**: 
  - MSL Level 3 (JEDEC J-STD-020E)

#### Description:
The **DRV8876** is an N-channel H-bridge motor driver designed for driving brushed DC motors and other inductive loads. It integrates a charge pump regulator, current sensing, and regulation features, allowing for efficient control of motor currents. The device supports various control modes, enabling flexible operation for different applications.

#### Typical Applications:
- **Brushed DC Motors**: Ideal for driving both bidirectional and unidirectional motors.
- **Home Appliances**: Suitable for major and small appliances requiring motor control.
- **Robotics**: Used in vacuum cleaners, humanoid robots, and toy robotics for precise motor control.
- **Printers and Scanners**: Effective in applications requiring controlled motor movements.
- **Smart Meters and ATMs**: Utilized in devices that require reliable motor operation.
- **Servo Motors and Actuators**: Can be employed in applications needing precise position control.

### Conclusion:
The DRV8876PWPR from Texas Instruments is a versatile motor driver that combines high efficiency, integrated current sensing, and multiple control modes, making it suitable for a wide range of applications in motor control and automation. Its robust protection features and low power consumption in sleep mode enhance its reliability and efficiency in various operational environments.