\doxysubsubsection{SPI\+\_\+\+CR2\+\_\+\+BIT\+\_\+\+POSITIONS }
\hypertarget{group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s}{}\label{group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s}\index{SPI\_CR2\_BIT\_POSITIONS@{SPI\_CR2\_BIT\_POSITIONS}}


Bit positions for SPI Control Register 2 (CR2).  


Collaboration diagram for SPI\+\_\+\+CR2\+\_\+\+BIT\+\_\+\+POSITIONS\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s}
\end{center}
\end{figure}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s_ga3079c4eebd0aef7bd22817bb99f21021}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s_ga24ae89d7e48296566cd18fb7495a2c81}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Pos}}~1U
\item 
\#define \mbox{\hyperlink{group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s_gaa0d0f5f51a5804e1a204bf1643516896}{SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Pos}}~2U
\item 
\#define \mbox{\hyperlink{group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s_gaa192ac1c1066c8867a6fec7de630d222}{SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Pos}}~4U
\item 
\#define \mbox{\hyperlink{group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s_ga632cdba8557df9c3bbd2561b93f4e0f7}{SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Pos}}~5U
\item 
\#define \mbox{\hyperlink{group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s_gaf2e1e16fa6007b96880333d0321c5971}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Pos}}~6U
\item 
\#define \mbox{\hyperlink{group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s_ga01e9b00dc195c10d1baefd0687ab9262}{SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Pos}}~7U
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}
Bit positions for SPI Control Register 2 (CR2). 

Used to enable interrupts, DMA, and SS output.

\begin{DoxyNote}{Note}
Use (1U \texorpdfstring{$<$}{<}\texorpdfstring{$<$}{<} $<$macro$>$) to form masks. 
\end{DoxyNote}


\label{doc-define-members}
\Hypertarget{group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s_doc-define-members}
\doxysubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s_ga632cdba8557df9c3bbd2561b93f4e0f7}\index{SPI\_CR2\_BIT\_POSITIONS@{SPI\_CR2\_BIT\_POSITIONS}!SPI\_CR2\_ERRIE\_Pos@{SPI\_CR2\_ERRIE\_Pos}}
\index{SPI\_CR2\_ERRIE\_Pos@{SPI\_CR2\_ERRIE\_Pos}!SPI\_CR2\_BIT\_POSITIONS@{SPI\_CR2\_BIT\_POSITIONS}}
\doxysubsubsubsubsection{\texorpdfstring{SPI\_CR2\_ERRIE\_Pos}{SPI\_CR2\_ERRIE\_Pos}}
{\footnotesize\ttfamily \label{group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s_ga632cdba8557df9c3bbd2561b93f4e0f7} 
\#define SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Pos~5U}

Error interrupt enable 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00410}{410}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

\Hypertarget{group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s_gaa192ac1c1066c8867a6fec7de630d222}\index{SPI\_CR2\_BIT\_POSITIONS@{SPI\_CR2\_BIT\_POSITIONS}!SPI\_CR2\_FRF\_Pos@{SPI\_CR2\_FRF\_Pos}}
\index{SPI\_CR2\_FRF\_Pos@{SPI\_CR2\_FRF\_Pos}!SPI\_CR2\_BIT\_POSITIONS@{SPI\_CR2\_BIT\_POSITIONS}}
\doxysubsubsubsubsection{\texorpdfstring{SPI\_CR2\_FRF\_Pos}{SPI\_CR2\_FRF\_Pos}}
{\footnotesize\ttfamily \label{group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s_gaa192ac1c1066c8867a6fec7de630d222} 
\#define SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Pos~4U}

Frame format 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00409}{409}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

\Hypertarget{group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s_ga3079c4eebd0aef7bd22817bb99f21021}\index{SPI\_CR2\_BIT\_POSITIONS@{SPI\_CR2\_BIT\_POSITIONS}!SPI\_CR2\_RXDMAEN\_Pos@{SPI\_CR2\_RXDMAEN\_Pos}}
\index{SPI\_CR2\_RXDMAEN\_Pos@{SPI\_CR2\_RXDMAEN\_Pos}!SPI\_CR2\_BIT\_POSITIONS@{SPI\_CR2\_BIT\_POSITIONS}}
\doxysubsubsubsubsection{\texorpdfstring{SPI\_CR2\_RXDMAEN\_Pos}{SPI\_CR2\_RXDMAEN\_Pos}}
{\footnotesize\ttfamily \label{group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s_ga3079c4eebd0aef7bd22817bb99f21021} 
\#define SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Pos~0U}

RX DMA enable 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00406}{406}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

\Hypertarget{group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s_gaf2e1e16fa6007b96880333d0321c5971}\index{SPI\_CR2\_BIT\_POSITIONS@{SPI\_CR2\_BIT\_POSITIONS}!SPI\_CR2\_RXNEIE\_Pos@{SPI\_CR2\_RXNEIE\_Pos}}
\index{SPI\_CR2\_RXNEIE\_Pos@{SPI\_CR2\_RXNEIE\_Pos}!SPI\_CR2\_BIT\_POSITIONS@{SPI\_CR2\_BIT\_POSITIONS}}
\doxysubsubsubsubsection{\texorpdfstring{SPI\_CR2\_RXNEIE\_Pos}{SPI\_CR2\_RXNEIE\_Pos}}
{\footnotesize\ttfamily \label{group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s_gaf2e1e16fa6007b96880333d0321c5971} 
\#define SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Pos~6U}

RX interrupt enable 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00411}{411}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

\Hypertarget{group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s_gaa0d0f5f51a5804e1a204bf1643516896}\index{SPI\_CR2\_BIT\_POSITIONS@{SPI\_CR2\_BIT\_POSITIONS}!SPI\_CR2\_SSOE\_Pos@{SPI\_CR2\_SSOE\_Pos}}
\index{SPI\_CR2\_SSOE\_Pos@{SPI\_CR2\_SSOE\_Pos}!SPI\_CR2\_BIT\_POSITIONS@{SPI\_CR2\_BIT\_POSITIONS}}
\doxysubsubsubsubsection{\texorpdfstring{SPI\_CR2\_SSOE\_Pos}{SPI\_CR2\_SSOE\_Pos}}
{\footnotesize\ttfamily \label{group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s_gaa0d0f5f51a5804e1a204bf1643516896} 
\#define SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Pos~2U}

SS output enable 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00408}{408}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

\Hypertarget{group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s_ga24ae89d7e48296566cd18fb7495a2c81}\index{SPI\_CR2\_BIT\_POSITIONS@{SPI\_CR2\_BIT\_POSITIONS}!SPI\_CR2\_TXDMAEN\_Pos@{SPI\_CR2\_TXDMAEN\_Pos}}
\index{SPI\_CR2\_TXDMAEN\_Pos@{SPI\_CR2\_TXDMAEN\_Pos}!SPI\_CR2\_BIT\_POSITIONS@{SPI\_CR2\_BIT\_POSITIONS}}
\doxysubsubsubsubsection{\texorpdfstring{SPI\_CR2\_TXDMAEN\_Pos}{SPI\_CR2\_TXDMAEN\_Pos}}
{\footnotesize\ttfamily \label{group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s_ga24ae89d7e48296566cd18fb7495a2c81} 
\#define SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Pos~1U}

TX DMA enable 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00407}{407}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

\Hypertarget{group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s_ga01e9b00dc195c10d1baefd0687ab9262}\index{SPI\_CR2\_BIT\_POSITIONS@{SPI\_CR2\_BIT\_POSITIONS}!SPI\_CR2\_TXEIE\_Pos@{SPI\_CR2\_TXEIE\_Pos}}
\index{SPI\_CR2\_TXEIE\_Pos@{SPI\_CR2\_TXEIE\_Pos}!SPI\_CR2\_BIT\_POSITIONS@{SPI\_CR2\_BIT\_POSITIONS}}
\doxysubsubsubsubsection{\texorpdfstring{SPI\_CR2\_TXEIE\_Pos}{SPI\_CR2\_TXEIE\_Pos}}
{\footnotesize\ttfamily \label{group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s_ga01e9b00dc195c10d1baefd0687ab9262} 
\#define SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Pos~7U}

TX interrupt enable 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00412}{412}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

