-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2.2 (lin64) Build 3118627 Tue Feb  9 05:13:49 MST 2021
-- Date        : Wed Mar 16 11:25:31 2022
-- Host        : ubuntu3 running 64-bit Ubuntu 20.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/video_cp/ip/video_cp_colorthresholding_accel_0/video_cp_colorthresholding_accel_0_sim_netlist.vhdl
-- Design      : video_cp_colorthresholding_accel_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc is
  port (
    start_once_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    start_once_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc : entity is "colorthresholding_accel_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc is
begin
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_reg_0,
      Q => start_once_reg,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc is
  port (
    ap_done_reg : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg_reg_0 : out STD_LOGIC;
    ap_return_0_preg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_1_preg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_src_mat_cols_c_i_empty_n : in STD_LOGIC;
    colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start : in STD_LOGIC;
    p_src_mat_rows_c_i_empty_n : in STD_LOGIC;
    \ap_return_0_preg_reg[15]_0\ : in STD_LOGIC;
    \ap_return_0_preg_reg[14]_0\ : in STD_LOGIC;
    \ap_return_0_preg_reg[13]_0\ : in STD_LOGIC;
    \ap_return_0_preg_reg[12]_0\ : in STD_LOGIC;
    \ap_return_0_preg_reg[11]_0\ : in STD_LOGIC;
    \ap_return_0_preg_reg[10]_0\ : in STD_LOGIC;
    \ap_return_0_preg_reg[9]_0\ : in STD_LOGIC;
    \ap_return_0_preg_reg[8]_0\ : in STD_LOGIC;
    \ap_return_0_preg_reg[7]_0\ : in STD_LOGIC;
    \ap_return_0_preg_reg[6]_0\ : in STD_LOGIC;
    \ap_return_0_preg_reg[5]_0\ : in STD_LOGIC;
    \ap_return_0_preg_reg[4]_0\ : in STD_LOGIC;
    \ap_return_0_preg_reg[3]_0\ : in STD_LOGIC;
    \ap_return_0_preg_reg[2]_0\ : in STD_LOGIC;
    \ap_return_0_preg_reg[1]_0\ : in STD_LOGIC;
    \ap_return_0_preg_reg[0]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[15]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[14]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[13]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[12]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[11]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[10]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[9]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[8]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[7]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[6]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[5]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[4]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[3]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[2]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[1]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc : entity is "colorthresholding_accel_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc is
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_done_reg\ : STD_LOGIC;
  signal \^ap_done_reg_reg_0\ : STD_LOGIC;
begin
  SS(0) <= \^ss\(0);
  ap_done_reg <= \^ap_done_reg\;
  ap_done_reg_reg_0 <= \^ap_done_reg_reg_0\;
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ss\(0)
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg_1,
      Q => \^ap_done_reg\,
      R => '0'
    );
\ap_return_0_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => p_src_mat_cols_c_i_empty_n,
      I2 => colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start,
      I3 => p_src_mat_rows_c_i_empty_n,
      O => \^ap_done_reg_reg_0\
    );
\ap_return_0_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_0_preg_reg[0]_0\,
      Q => ap_return_0_preg(0),
      R => \^ss\(0)
    );
\ap_return_0_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_0_preg_reg[10]_0\,
      Q => ap_return_0_preg(10),
      R => \^ss\(0)
    );
\ap_return_0_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_0_preg_reg[11]_0\,
      Q => ap_return_0_preg(11),
      R => \^ss\(0)
    );
\ap_return_0_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_0_preg_reg[12]_0\,
      Q => ap_return_0_preg(12),
      R => \^ss\(0)
    );
\ap_return_0_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_0_preg_reg[13]_0\,
      Q => ap_return_0_preg(13),
      R => \^ss\(0)
    );
\ap_return_0_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_0_preg_reg[14]_0\,
      Q => ap_return_0_preg(14),
      R => \^ss\(0)
    );
\ap_return_0_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_0_preg_reg[15]_0\,
      Q => ap_return_0_preg(15),
      R => \^ss\(0)
    );
\ap_return_0_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_0_preg_reg[1]_0\,
      Q => ap_return_0_preg(1),
      R => \^ss\(0)
    );
\ap_return_0_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_0_preg_reg[2]_0\,
      Q => ap_return_0_preg(2),
      R => \^ss\(0)
    );
\ap_return_0_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_0_preg_reg[3]_0\,
      Q => ap_return_0_preg(3),
      R => \^ss\(0)
    );
\ap_return_0_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_0_preg_reg[4]_0\,
      Q => ap_return_0_preg(4),
      R => \^ss\(0)
    );
\ap_return_0_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_0_preg_reg[5]_0\,
      Q => ap_return_0_preg(5),
      R => \^ss\(0)
    );
\ap_return_0_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_0_preg_reg[6]_0\,
      Q => ap_return_0_preg(6),
      R => \^ss\(0)
    );
\ap_return_0_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_0_preg_reg[7]_0\,
      Q => ap_return_0_preg(7),
      R => \^ss\(0)
    );
\ap_return_0_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_0_preg_reg[8]_0\,
      Q => ap_return_0_preg(8),
      R => \^ss\(0)
    );
\ap_return_0_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_0_preg_reg[9]_0\,
      Q => ap_return_0_preg(9),
      R => \^ss\(0)
    );
\ap_return_1_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_1_preg_reg[0]_0\,
      Q => ap_return_1_preg(0),
      R => \^ss\(0)
    );
\ap_return_1_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_1_preg_reg[10]_0\,
      Q => ap_return_1_preg(10),
      R => \^ss\(0)
    );
\ap_return_1_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_1_preg_reg[11]_0\,
      Q => ap_return_1_preg(11),
      R => \^ss\(0)
    );
\ap_return_1_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_1_preg_reg[12]_0\,
      Q => ap_return_1_preg(12),
      R => \^ss\(0)
    );
\ap_return_1_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_1_preg_reg[13]_0\,
      Q => ap_return_1_preg(13),
      R => \^ss\(0)
    );
\ap_return_1_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_1_preg_reg[14]_0\,
      Q => ap_return_1_preg(14),
      R => \^ss\(0)
    );
\ap_return_1_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_1_preg_reg[15]_0\,
      Q => ap_return_1_preg(15),
      R => \^ss\(0)
    );
\ap_return_1_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_1_preg_reg[1]_0\,
      Q => ap_return_1_preg(1),
      R => \^ss\(0)
    );
\ap_return_1_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_1_preg_reg[2]_0\,
      Q => ap_return_1_preg(2),
      R => \^ss\(0)
    );
\ap_return_1_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_1_preg_reg[3]_0\,
      Q => ap_return_1_preg(3),
      R => \^ss\(0)
    );
\ap_return_1_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_1_preg_reg[4]_0\,
      Q => ap_return_1_preg(4),
      R => \^ss\(0)
    );
\ap_return_1_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_1_preg_reg[5]_0\,
      Q => ap_return_1_preg(5),
      R => \^ss\(0)
    );
\ap_return_1_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_1_preg_reg[6]_0\,
      Q => ap_return_1_preg(6),
      R => \^ss\(0)
    );
\ap_return_1_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_1_preg_reg[7]_0\,
      Q => ap_return_1_preg(7),
      R => \^ss\(0)
    );
\ap_return_1_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_1_preg_reg[8]_0\,
      Q => ap_return_1_preg(8),
      R => \^ss\(0)
    );
\ap_return_1_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_1_preg_reg[9]_0\,
      Q => ap_return_1_preg(9),
      R => \^ss\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc is
  port (
    ap_sync_ready : out STD_LOGIC;
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_ce0 : out STD_LOGIC;
    ap_sync_reg_channel_write_low_th_2_2 : out STD_LOGIC;
    ap_sync_channel_write_high_th_2_2 : out STD_LOGIC;
    ap_done_reg_reg_0 : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    ap_sync_channel_write_high_th_2_1 : out STD_LOGIC;
    shiftReg_ce_0 : out STD_LOGIC;
    ap_sync_channel_write_high_th_2_0 : out STD_LOGIC;
    shiftReg_ce_1 : out STD_LOGIC;
    ap_sync_channel_write_low_th_2_2 : out STD_LOGIC;
    shiftReg_ce_3 : out STD_LOGIC;
    ap_sync_channel_write_low_th_2_1 : out STD_LOGIC;
    shiftReg_ce_4 : out STD_LOGIC;
    ap_sync_channel_write_low_th_2_0 : out STD_LOGIC;
    shiftReg_ce_5 : out STD_LOGIC;
    ap_sync_channel_write_high_th_1_2 : out STD_LOGIC;
    shiftReg_ce_6 : out STD_LOGIC;
    ap_sync_channel_write_high_th_1_1 : out STD_LOGIC;
    shiftReg_ce_7 : out STD_LOGIC;
    ap_sync_channel_write_high_th_1_0 : out STD_LOGIC;
    shiftReg_ce_8 : out STD_LOGIC;
    ap_sync_channel_write_low_th_1_2 : out STD_LOGIC;
    shiftReg_ce_9 : out STD_LOGIC;
    ap_sync_channel_write_low_th_1_1 : out STD_LOGIC;
    shiftReg_ce_10 : out STD_LOGIC;
    ap_sync_channel_write_low_th_1_0 : out STD_LOGIC;
    shiftReg_ce_11 : out STD_LOGIC;
    ap_sync_channel_write_high_th_0_2 : out STD_LOGIC;
    shiftReg_ce_12 : out STD_LOGIC;
    ap_sync_channel_write_high_th_0_1 : out STD_LOGIC;
    shiftReg_ce_13 : out STD_LOGIC;
    ap_sync_channel_write_high_th_0_0 : out STD_LOGIC;
    shiftReg_ce_14 : out STD_LOGIC;
    ap_sync_channel_write_low_th_0_2 : out STD_LOGIC;
    shiftReg_ce_15 : out STD_LOGIC;
    ap_sync_channel_write_low_th_0_1 : out STD_LOGIC;
    shiftReg_ce_16 : out STD_LOGIC;
    ap_sync_channel_write_low_th_0_0 : out STD_LOGIC;
    shiftReg_ce_17 : out STD_LOGIC;
    \trunc_ln144_reg_638_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \low_th_2_0_fu_58_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \low_th_2_1_fu_70_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \low_th_2_2_1_fu_82_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_th_2_0_1_fu_94_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_th_2_1_2_fu_106_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_th_2_2_2_fu_118_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \low_th_2_0_2_fu_114_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \low_th_2_1_2_fu_110_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \low_th_2_2_2_fu_102_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_th_2_0_2_fu_98_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_th_2_1_1_fu_90_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_th_2_2_1_fu_86_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \low_th_2_0_1_fu_78_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \low_th_2_1_1_fu_74_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \low_th_2_2_fu_66_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_th_2_0_fu_62_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_th_2_1_fu_54_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_th_2_2_fu_50_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_ready_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    shiftReg_ce_2 : in STD_LOGIC;
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready : in STD_LOGIC;
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_channel_write_high_th_2_2 : in STD_LOGIC;
    high_th_2_2_full_n : in STD_LOGIC;
    low_th_1_0_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_low_th_1_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_high_th_2_1 : in STD_LOGIC;
    high_th_2_1_full_n : in STD_LOGIC;
    low_th_0_0_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_low_th_0_0 : in STD_LOGIC;
    high_th_2_0_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_high_th_2_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_low_th_2_1 : in STD_LOGIC;
    low_th_2_1_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_low_th_2_2_reg : in STD_LOGIC;
    low_th_2_2_full_n : in STD_LOGIC;
    low_th_2_0_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_low_th_2_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_high_th_1_2 : in STD_LOGIC;
    high_th_1_2_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_high_th_0_2 : in STD_LOGIC;
    high_th_0_2_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_high_th_1_1 : in STD_LOGIC;
    high_th_1_1_full_n : in STD_LOGIC;
    low_th_0_1_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_low_th_0_1 : in STD_LOGIC;
    ap_sync_reg_channel_write_high_th_1_0 : in STD_LOGIC;
    high_th_1_0_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_high_th_0_1 : in STD_LOGIC;
    high_th_0_1_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_low_th_1_2 : in STD_LOGIC;
    low_th_1_2_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_high_th_0_0 : in STD_LOGIC;
    high_th_0_0_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_low_th_1_1 : in STD_LOGIC;
    low_th_1_1_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_low_th_0_2 : in STD_LOGIC;
    low_th_0_2_full_n : in STD_LOGIC;
    lower_threshold_q00 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_th_2_2_fu_50_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc : entity is "colorthresholding_accel_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln138_reg_619 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln138_reg_6190 : STD_LOGIC;
  signal \add_ln138_reg_619[0]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln138_reg_619[1]_i_1_n_3\ : STD_LOGIC;
  signal add_ln149_fu_268_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln149_reg_653 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln149_reg_6530 : STD_LOGIC;
  signal \add_ln149_reg_653[2]_i_1_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_NS_fsm116_out : STD_LOGIC;
  signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal \ap_done_reg_i_1__0_n_3\ : STD_LOGIC;
  signal \^ap_done_reg_reg_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__0_n_3\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_3 : STD_LOGIC;
  signal ap_phi_mux_i_phi_fu_184_p41 : STD_LOGIC;
  signal ap_sync_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_2_1_i_10_n_3 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_2_1_i_11_n_3 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_2_1_i_12_n_3 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_2_1_i_3_n_3 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_2_1_i_4_n_3 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_2_1_i_5_n_3 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_2_1_i_6_n_3 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_2_1_i_7_n_3 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_2_1_i_8_n_3 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_2_1_i_9_n_3 : STD_LOGIC;
  signal \^ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_u0_ap_ready_reg\ : STD_LOGIC;
  signal colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^colorthresholding_9_0_3_1080_1920_1_u0_upper_threshold_ce0\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_10_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_9_n_3\ : STD_LOGIC;
  signal high_th_2_0_2_fu_980 : STD_LOGIC;
  signal high_th_2_0_fu_620 : STD_LOGIC;
  signal high_th_2_1_1_fu_900 : STD_LOGIC;
  signal high_th_2_1_fu_540 : STD_LOGIC;
  signal high_th_2_2_1_fu_860 : STD_LOGIC;
  signal high_th_2_2_2_fu_1180 : STD_LOGIC;
  signal high_th_2_2_fu_500 : STD_LOGIC;
  signal i_reg_180 : STD_LOGIC;
  signal \i_reg_180_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_reg_180_reg_n_3_[1]\ : STD_LOGIC;
  signal \icmp_ln138_reg_624[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln138_reg_624_reg_n_3_[0]\ : STD_LOGIC;
  signal \int_lower_threshold_shift[1]_i_2_n_3\ : STD_LOGIC;
  signal j_reg_192 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \low_th_2_0_fu_58[7]_i_1_n_3\ : STD_LOGIC;
  signal \low_th_2_1_fu_70[7]_i_1_n_3\ : STD_LOGIC;
  signal trunc_ln144_reg_638 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \trunc_ln144_reg_638[0]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln144_reg_638[1]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln144_reg_638[2]_i_1_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__10\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__11\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__12\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__13\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__14\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__15\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__16\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__3\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__4\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__5\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__6\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__7\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__8\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__9\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \add_ln138_reg_619[1]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \add_ln149_reg_653[0]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \add_ln149_reg_653[1]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \add_ln149_reg_653[2]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \add_ln149_reg_653[3]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__1\ : label is "soft_lutpair71";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_done_reg_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_high_th_0_0_i_1 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_high_th_0_1_i_1 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_high_th_0_2_i_1 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_high_th_1_0_i_1 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_high_th_1_1_i_1 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_high_th_1_2_i_1 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_high_th_2_0_i_1 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_high_th_2_1_i_1 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_high_th_2_2_i_1 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_low_th_0_0_i_1 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_low_th_0_1_i_1 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_low_th_0_2_i_1 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_low_th_1_0_i_1 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_low_th_1_1_i_1 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_low_th_1_2_i_1 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_low_th_2_0_i_1 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_low_th_2_1_i_1 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_low_th_2_1_i_2 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_low_th_2_2_i_1 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of int_ap_start_i_4 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_lower_threshold_shift[1]_i_3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2__0\ : label is "soft_lutpair73";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  ap_done_reg_reg_0 <= \^ap_done_reg_reg_0\;
  ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg <= \^ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_u0_ap_ready_reg\;
  colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_ce0 <= \^colorthresholding_9_0_3_1080_1920_1_u0_upper_threshold_ce0\;
\SRL_SIG_reg[2][0]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => ap_sync_reg_channel_write_high_th_2_2,
      I1 => high_th_2_2_full_n,
      I2 => ap_done_reg,
      I3 => \^q\(1),
      O => shiftReg_ce
    );
\SRL_SIG_reg[2][0]_srl3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => ap_sync_reg_channel_write_high_th_2_1,
      I1 => high_th_2_1_full_n,
      I2 => ap_done_reg,
      I3 => \^q\(1),
      O => shiftReg_ce_0
    );
\SRL_SIG_reg[2][0]_srl3_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => ap_sync_reg_channel_write_high_th_2_0,
      I1 => high_th_2_0_full_n,
      I2 => ap_done_reg,
      I3 => \^q\(1),
      O => shiftReg_ce_1
    );
\SRL_SIG_reg[2][0]_srl3_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => ap_sync_reg_channel_write_low_th_1_0,
      I1 => low_th_1_0_full_n,
      I2 => ap_done_reg,
      I3 => \^q\(1),
      O => shiftReg_ce_11
    );
\SRL_SIG_reg[2][0]_srl3_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => ap_sync_reg_channel_write_high_th_0_2,
      I1 => high_th_0_2_full_n,
      I2 => ap_done_reg,
      I3 => \^q\(1),
      O => shiftReg_ce_12
    );
\SRL_SIG_reg[2][0]_srl3_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => ap_sync_reg_channel_write_high_th_0_1,
      I1 => high_th_0_1_full_n,
      I2 => ap_done_reg,
      I3 => \^q\(1),
      O => shiftReg_ce_13
    );
\SRL_SIG_reg[2][0]_srl3_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => ap_sync_reg_channel_write_high_th_0_0,
      I1 => high_th_0_0_full_n,
      I2 => ap_done_reg,
      I3 => \^q\(1),
      O => shiftReg_ce_14
    );
\SRL_SIG_reg[2][0]_srl3_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => ap_sync_reg_channel_write_low_th_0_2,
      I1 => low_th_0_2_full_n,
      I2 => ap_done_reg,
      I3 => \^q\(1),
      O => shiftReg_ce_15
    );
\SRL_SIG_reg[2][0]_srl3_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => ap_sync_reg_channel_write_low_th_0_1,
      I1 => low_th_0_1_full_n,
      I2 => ap_done_reg,
      I3 => \^q\(1),
      O => shiftReg_ce_16
    );
\SRL_SIG_reg[2][0]_srl3_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => ap_sync_reg_channel_write_low_th_0_0,
      I1 => low_th_0_0_full_n,
      I2 => ap_done_reg,
      I3 => \^q\(1),
      O => shiftReg_ce_17
    );
\SRL_SIG_reg[2][0]_srl3_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => ap_sync_reg_channel_write_low_th_2_2_reg,
      I1 => low_th_2_2_full_n,
      I2 => ap_done_reg,
      I3 => \^q\(1),
      O => shiftReg_ce_3
    );
\SRL_SIG_reg[2][0]_srl3_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => ap_sync_reg_channel_write_low_th_2_1,
      I1 => low_th_2_1_full_n,
      I2 => ap_done_reg,
      I3 => \^q\(1),
      O => shiftReg_ce_4
    );
\SRL_SIG_reg[2][0]_srl3_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => ap_sync_reg_channel_write_low_th_2_0,
      I1 => low_th_2_0_full_n,
      I2 => ap_done_reg,
      I3 => \^q\(1),
      O => shiftReg_ce_5
    );
\SRL_SIG_reg[2][0]_srl3_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => ap_sync_reg_channel_write_high_th_1_2,
      I1 => high_th_1_2_full_n,
      I2 => ap_done_reg,
      I3 => \^q\(1),
      O => shiftReg_ce_6
    );
\SRL_SIG_reg[2][0]_srl3_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => ap_sync_reg_channel_write_high_th_1_1,
      I1 => high_th_1_1_full_n,
      I2 => ap_done_reg,
      I3 => \^q\(1),
      O => shiftReg_ce_7
    );
\SRL_SIG_reg[2][0]_srl3_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => ap_sync_reg_channel_write_high_th_1_0,
      I1 => high_th_1_0_full_n,
      I2 => ap_done_reg,
      I3 => \^q\(1),
      O => shiftReg_ce_8
    );
\SRL_SIG_reg[2][0]_srl3_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => ap_sync_reg_channel_write_low_th_1_2,
      I1 => low_th_1_2_full_n,
      I2 => ap_done_reg,
      I3 => \^q\(1),
      O => shiftReg_ce_9
    );
\SRL_SIG_reg[2][0]_srl3_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => ap_sync_reg_channel_write_low_th_1_1,
      I1 => low_th_1_1_full_n,
      I2 => ap_done_reg,
      I3 => \^q\(1),
      O => shiftReg_ce_10
    );
\add_ln138_reg_619[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFFFFFF2F000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_3,
      I1 => \icmp_ln138_reg_624_reg_n_3_[0]\,
      I2 => \i_reg_180_reg_n_3_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => add_ln138_reg_619(0),
      O => \add_ln138_reg_619[0]_i_1_n_3\
    );
\add_ln138_reg_619[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06F6FFFFF6060000"
    )
        port map (
      I0 => \i_reg_180_reg_n_3_[1]\,
      I1 => \i_reg_180_reg_n_3_[0]\,
      I2 => ap_phi_mux_i_phi_fu_184_p41,
      I3 => add_ln138_reg_619(0),
      I4 => add_ln138_reg_6190,
      I5 => add_ln138_reg_619(1),
      O => \add_ln138_reg_619[1]_i_1_n_3\
    );
\add_ln138_reg_619[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter0,
      O => add_ln138_reg_6190
    );
\add_ln138_reg_619_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln138_reg_619[0]_i_1_n_3\,
      Q => add_ln138_reg_619(0),
      R => '0'
    );
\add_ln138_reg_619_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln138_reg_619[1]_i_1_n_3\,
      Q => add_ln138_reg_619(1),
      R => '0'
    );
\add_ln149_reg_653[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg_192(0),
      O => add_ln149_fu_268_p2(0)
    );
\add_ln149_reg_653[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => j_reg_192(0),
      I1 => j_reg_192(1),
      O => add_ln149_fu_268_p2(1)
    );
\add_ln149_reg_653[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => j_reg_192(2),
      I1 => j_reg_192(0),
      I2 => j_reg_192(1),
      O => \add_ln149_reg_653[2]_i_1_n_3\
    );
\add_ln149_reg_653[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \icmp_ln138_reg_624_reg_n_3_[0]\,
      I2 => ap_CS_fsm_pp0_stage1,
      O => add_ln149_reg_6530
    );
\add_ln149_reg_653[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => j_reg_192(3),
      I1 => j_reg_192(1),
      I2 => j_reg_192(0),
      I3 => j_reg_192(2),
      O => add_ln149_fu_268_p2(3)
    );
\add_ln149_reg_653_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln149_reg_6530,
      D => add_ln149_fu_268_p2(0),
      Q => add_ln149_reg_653(0),
      R => '0'
    );
\add_ln149_reg_653_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln149_reg_6530,
      D => add_ln149_fu_268_p2(1),
      Q => add_ln149_reg_653(1),
      R => '0'
    );
\add_ln149_reg_653_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln149_reg_6530,
      D => \add_ln149_reg_653[2]_i_1_n_3\,
      Q => add_ln149_reg_653(2),
      R => '0'
    );
\add_ln149_reg_653_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln149_reg_6530,
      D => add_ln149_fu_268_p2(3),
      Q => add_ln149_reg_653(3),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAFFEFAAAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \ap_CS_fsm_reg[0]_0\,
      I2 => ap_start,
      I3 => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready,
      I4 => \^q\(0),
      I5 => ap_done_reg,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAABAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_done_reg,
      I2 => \^q\(0),
      I3 => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready,
      I4 => ap_start,
      I5 => \ap_CS_fsm_reg[0]_0\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_condition_pp0_exit_iter0_state2,
      I2 => ap_enable_reg_pp0_iter0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_condition_pp0_exit_iter0_state2,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \i_reg_180_reg_n_3_[1]\,
      I1 => add_ln138_reg_619(1),
      I2 => \i_reg_180_reg_n_3_[0]\,
      I3 => ap_phi_mux_i_phi_fu_184_p41,
      I4 => add_ln138_reg_619(0),
      O => ap_condition_pp0_exit_iter0_state2
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage1,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => \^q\(1),
      R => SS(0)
    );
\ap_done_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^q\(1),
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_low_th_2_1_i_3_n_3,
      O => \ap_done_reg_i_1__0_n_3\
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_reg_i_1__0_n_3\,
      Q => ap_done_reg,
      R => '0'
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70707000"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_rst_n,
      I3 => ap_NS_fsm116_out,
      I4 => ap_enable_reg_pp0_iter0,
      O => \ap_enable_reg_pp0_iter0_i_1__0_n_3\
    );
ap_enable_reg_pp0_iter0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]_0\,
      I1 => ap_start,
      I2 => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready,
      I3 => \^q\(0),
      I4 => ap_done_reg,
      O => ap_NS_fsm116_out
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__0_n_3\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C400C404C000C000"
    )
        port map (
      I0 => ap_NS_fsm116_out,
      I1 => ap_rst_n,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_enable_reg_pp0_iter1_reg_n_3,
      O => ap_enable_reg_pp0_iter1_i_1_n_3
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_3,
      Q => ap_enable_reg_pp0_iter1_reg_n_3,
      R => '0'
    );
ap_sync_reg_channel_write_high_th_0_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_high_th_0_0,
      I1 => \^q\(1),
      I2 => ap_done_reg,
      I3 => high_th_0_0_full_n,
      O => ap_sync_channel_write_high_th_0_0
    );
ap_sync_reg_channel_write_high_th_0_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_high_th_0_1,
      I1 => \^q\(1),
      I2 => ap_done_reg,
      I3 => high_th_0_1_full_n,
      O => ap_sync_channel_write_high_th_0_1
    );
ap_sync_reg_channel_write_high_th_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_high_th_0_2,
      I1 => \^q\(1),
      I2 => ap_done_reg,
      I3 => high_th_0_2_full_n,
      O => ap_sync_channel_write_high_th_0_2
    );
ap_sync_reg_channel_write_high_th_1_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_high_th_1_0,
      I1 => \^q\(1),
      I2 => ap_done_reg,
      I3 => high_th_1_0_full_n,
      O => ap_sync_channel_write_high_th_1_0
    );
ap_sync_reg_channel_write_high_th_1_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_high_th_1_1,
      I1 => \^q\(1),
      I2 => ap_done_reg,
      I3 => high_th_1_1_full_n,
      O => ap_sync_channel_write_high_th_1_1
    );
ap_sync_reg_channel_write_high_th_1_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_high_th_1_2,
      I1 => \^q\(1),
      I2 => ap_done_reg,
      I3 => high_th_1_2_full_n,
      O => ap_sync_channel_write_high_th_1_2
    );
ap_sync_reg_channel_write_high_th_2_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_high_th_2_0,
      I1 => high_th_2_0_full_n,
      I2 => ap_done_reg,
      I3 => \^q\(1),
      O => ap_sync_channel_write_high_th_2_0
    );
ap_sync_reg_channel_write_high_th_2_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_high_th_2_1,
      I1 => \^q\(1),
      I2 => ap_done_reg,
      I3 => high_th_2_1_full_n,
      O => ap_sync_channel_write_high_th_2_1
    );
ap_sync_reg_channel_write_high_th_2_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_high_th_2_2,
      I1 => \^q\(1),
      I2 => ap_done_reg,
      I3 => high_th_2_2_full_n,
      O => ap_sync_channel_write_high_th_2_2
    );
ap_sync_reg_channel_write_low_th_0_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_low_th_0_0,
      I1 => \^q\(1),
      I2 => ap_done_reg,
      I3 => low_th_0_0_full_n,
      O => ap_sync_channel_write_low_th_0_0
    );
ap_sync_reg_channel_write_low_th_0_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_low_th_0_1,
      I1 => \^q\(1),
      I2 => ap_done_reg,
      I3 => low_th_0_1_full_n,
      O => ap_sync_channel_write_low_th_0_1
    );
ap_sync_reg_channel_write_low_th_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_low_th_0_2,
      I1 => \^q\(1),
      I2 => ap_done_reg,
      I3 => low_th_0_2_full_n,
      O => ap_sync_channel_write_low_th_0_2
    );
ap_sync_reg_channel_write_low_th_1_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_low_th_1_0,
      I1 => \^q\(1),
      I2 => ap_done_reg,
      I3 => low_th_1_0_full_n,
      O => ap_sync_channel_write_low_th_1_0
    );
ap_sync_reg_channel_write_low_th_1_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_low_th_1_1,
      I1 => \^q\(1),
      I2 => ap_done_reg,
      I3 => low_th_1_1_full_n,
      O => ap_sync_channel_write_low_th_1_1
    );
ap_sync_reg_channel_write_low_th_1_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_low_th_1_2,
      I1 => \^q\(1),
      I2 => ap_done_reg,
      I3 => low_th_1_2_full_n,
      O => ap_sync_channel_write_low_th_1_2
    );
ap_sync_reg_channel_write_low_th_2_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_low_th_2_0,
      I1 => \^q\(1),
      I2 => ap_done_reg,
      I3 => low_th_2_0_full_n,
      O => ap_sync_channel_write_low_th_2_0
    );
ap_sync_reg_channel_write_low_th_2_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => ap_sync_reg_channel_write_low_th_2_1_i_3_n_3,
      I1 => ap_rst_n,
      I2 => ap_done_reg,
      I3 => \^q\(1),
      O => ap_sync_reg_channel_write_low_th_2_2
    );
ap_sync_reg_channel_write_low_th_2_1_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111115F1F1F1F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_high_th_0_2,
      I1 => high_th_0_2_full_n,
      I2 => ap_sync_reg_channel_write_high_th_1_2,
      I3 => \^q\(1),
      I4 => ap_done_reg,
      I5 => high_th_1_2_full_n,
      O => ap_sync_reg_channel_write_low_th_2_1_i_10_n_3
    );
ap_sync_reg_channel_write_low_th_2_1_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111115F1F1F1F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_high_th_0_0,
      I1 => high_th_0_0_full_n,
      I2 => ap_sync_reg_channel_write_low_th_1_2,
      I3 => \^q\(1),
      I4 => ap_done_reg,
      I5 => low_th_1_2_full_n,
      O => ap_sync_reg_channel_write_low_th_2_1_i_11_n_3
    );
ap_sync_reg_channel_write_low_th_2_1_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111115F1F1F1F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_low_th_1_1,
      I1 => low_th_1_1_full_n,
      I2 => ap_sync_reg_channel_write_low_th_0_2,
      I3 => \^q\(1),
      I4 => ap_done_reg,
      I5 => low_th_0_2_full_n,
      O => ap_sync_reg_channel_write_low_th_2_1_i_12_n_3
    );
ap_sync_reg_channel_write_low_th_2_1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_low_th_2_1,
      I1 => \^q\(1),
      I2 => ap_done_reg,
      I3 => low_th_2_1_full_n,
      O => ap_sync_channel_write_low_th_2_1
    );
ap_sync_reg_channel_write_low_th_2_1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000100FFFFFFFF"
    )
        port map (
      I0 => ap_sync_reg_channel_write_low_th_2_1_i_4_n_3,
      I1 => ap_sync_reg_channel_write_low_th_2_1_i_5_n_3,
      I2 => ap_sync_reg_channel_write_low_th_2_1_i_6_n_3,
      I3 => ap_sync_reg_channel_write_low_th_2_1_i_7_n_3,
      I4 => ap_sync_reg_channel_write_low_th_2_1_i_8_n_3,
      I5 => ap_rst_n,
      O => ap_sync_reg_channel_write_low_th_2_1_i_3_n_3
    );
ap_sync_reg_channel_write_low_th_2_1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0D0DCDFF"
    )
        port map (
      I0 => low_th_2_0_full_n,
      I1 => \^ap_done_reg_reg_0\,
      I2 => ap_sync_reg_channel_write_low_th_2_0,
      I3 => low_th_2_2_full_n,
      I4 => ap_sync_reg_channel_write_low_th_2_2_reg,
      I5 => ap_sync_reg_channel_write_low_th_2_1_i_9_n_3,
      O => ap_sync_reg_channel_write_low_th_2_1_i_4_n_3
    );
ap_sync_reg_channel_write_low_th_2_1_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0D0DCDFF"
    )
        port map (
      I0 => high_th_2_2_full_n,
      I1 => \^ap_done_reg_reg_0\,
      I2 => ap_sync_reg_channel_write_high_th_2_2,
      I3 => low_th_1_0_full_n,
      I4 => ap_sync_reg_channel_write_low_th_1_0,
      I5 => ap_sync_reg_channel_write_low_th_2_1_i_10_n_3,
      O => ap_sync_reg_channel_write_low_th_2_1_i_5_n_3
    );
ap_sync_reg_channel_write_low_th_2_1_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0D0DCDFF"
    )
        port map (
      I0 => low_th_0_1_full_n,
      I1 => \^ap_done_reg_reg_0\,
      I2 => ap_sync_reg_channel_write_low_th_0_1,
      I3 => high_th_1_1_full_n,
      I4 => ap_sync_reg_channel_write_high_th_1_1,
      I5 => ap_sync_reg_channel_write_low_th_2_1_i_11_n_3,
      O => ap_sync_reg_channel_write_low_th_2_1_i_6_n_3
    );
ap_sync_reg_channel_write_low_th_2_1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEC0E0E0E0C0"
    )
        port map (
      I0 => high_th_2_0_full_n,
      I1 => ap_sync_reg_channel_write_high_th_2_0,
      I2 => ap_sync_reg_channel_write_low_th_2_1,
      I3 => \^q\(1),
      I4 => ap_done_reg,
      I5 => low_th_2_1_full_n,
      O => ap_sync_reg_channel_write_low_th_2_1_i_7_n_3
    );
ap_sync_reg_channel_write_low_th_2_1_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0D0DCDFF"
    )
        port map (
      I0 => high_th_2_1_full_n,
      I1 => \^ap_done_reg_reg_0\,
      I2 => ap_sync_reg_channel_write_high_th_2_1,
      I3 => low_th_0_0_full_n,
      I4 => ap_sync_reg_channel_write_low_th_0_0,
      I5 => ap_sync_reg_channel_write_low_th_2_1_i_12_n_3,
      O => ap_sync_reg_channel_write_low_th_2_1_i_8_n_3
    );
ap_sync_reg_channel_write_low_th_2_1_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111115F1F1F1F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_high_th_1_0,
      I1 => high_th_1_0_full_n,
      I2 => ap_sync_reg_channel_write_high_th_0_1,
      I3 => \^q\(1),
      I4 => ap_done_reg,
      I5 => high_th_0_1_full_n,
      O => ap_sync_reg_channel_write_low_th_2_1_i_9_n_3
    );
ap_sync_reg_channel_write_low_th_2_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_low_th_2_2_reg,
      I1 => \^q\(1),
      I2 => ap_done_reg,
      I3 => low_th_2_2_full_n,
      O => ap_sync_channel_write_low_th_2_2
    );
\gen_write[1].mem_reg_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F707F7F8F808080"
    )
        port map (
      I0 => j_reg_192(0),
      I1 => j_reg_192(1),
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => add_ln149_reg_653(2),
      I4 => ap_phi_mux_i_phi_fu_184_p41,
      I5 => j_reg_192(2),
      O => \gen_write[1].mem_reg_i_10_n_3\
    );
\gen_write[1].mem_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => trunc_ln144_reg_638(1),
      I1 => trunc_ln144_reg_638(2),
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \gen_write[1].mem_reg_i_9_n_3\,
      O => address0(1)
    );
\gen_write[1].mem_reg_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => trunc_ln144_reg_638(1),
      I1 => trunc_ln144_reg_638(2),
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \gen_write[1].mem_reg_i_10_n_3\,
      O => address0(0)
    );
\gen_write[1].mem_reg_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BAAA8AAA"
    )
        port map (
      I0 => j_reg_192(3),
      I1 => \icmp_ln138_reg_624_reg_n_3_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_3,
      I4 => add_ln149_reg_653(3),
      I5 => ap_CS_fsm_pp0_stage1,
      O => \gen_write[1].mem_reg_i_9_n_3\
    );
\high_th_2_0_1_fu_94_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58[7]_i_1_n_3\,
      D => \high_th_2_2_fu_50_reg[7]_1\(0),
      Q => \high_th_2_0_1_fu_94_reg[7]_0\(0),
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58[7]_i_1_n_3\,
      D => \high_th_2_2_fu_50_reg[7]_1\(1),
      Q => \high_th_2_0_1_fu_94_reg[7]_0\(1),
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58[7]_i_1_n_3\,
      D => \high_th_2_2_fu_50_reg[7]_1\(2),
      Q => \high_th_2_0_1_fu_94_reg[7]_0\(2),
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58[7]_i_1_n_3\,
      D => \high_th_2_2_fu_50_reg[7]_1\(3),
      Q => \high_th_2_0_1_fu_94_reg[7]_0\(3),
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58[7]_i_1_n_3\,
      D => \high_th_2_2_fu_50_reg[7]_1\(4),
      Q => \high_th_2_0_1_fu_94_reg[7]_0\(4),
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58[7]_i_1_n_3\,
      D => \high_th_2_2_fu_50_reg[7]_1\(5),
      Q => \high_th_2_0_1_fu_94_reg[7]_0\(5),
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58[7]_i_1_n_3\,
      D => \high_th_2_2_fu_50_reg[7]_1\(6),
      Q => \high_th_2_0_1_fu_94_reg[7]_0\(6),
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58[7]_i_1_n_3\,
      D => \high_th_2_2_fu_50_reg[7]_1\(7),
      Q => \high_th_2_0_1_fu_94_reg[7]_0\(7),
      R => '0'
    );
\high_th_2_0_2_fu_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_2_fu_980,
      D => \high_th_2_2_fu_50_reg[7]_1\(0),
      Q => \high_th_2_0_2_fu_98_reg[7]_0\(0),
      R => '0'
    );
\high_th_2_0_2_fu_98_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_2_fu_980,
      D => \high_th_2_2_fu_50_reg[7]_1\(1),
      Q => \high_th_2_0_2_fu_98_reg[7]_0\(1),
      R => '0'
    );
\high_th_2_0_2_fu_98_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_2_fu_980,
      D => \high_th_2_2_fu_50_reg[7]_1\(2),
      Q => \high_th_2_0_2_fu_98_reg[7]_0\(2),
      R => '0'
    );
\high_th_2_0_2_fu_98_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_2_fu_980,
      D => \high_th_2_2_fu_50_reg[7]_1\(3),
      Q => \high_th_2_0_2_fu_98_reg[7]_0\(3),
      R => '0'
    );
\high_th_2_0_2_fu_98_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_2_fu_980,
      D => \high_th_2_2_fu_50_reg[7]_1\(4),
      Q => \high_th_2_0_2_fu_98_reg[7]_0\(4),
      R => '0'
    );
\high_th_2_0_2_fu_98_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_2_fu_980,
      D => \high_th_2_2_fu_50_reg[7]_1\(5),
      Q => \high_th_2_0_2_fu_98_reg[7]_0\(5),
      R => '0'
    );
\high_th_2_0_2_fu_98_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_2_fu_980,
      D => \high_th_2_2_fu_50_reg[7]_1\(6),
      Q => \high_th_2_0_2_fu_98_reg[7]_0\(6),
      R => '0'
    );
\high_th_2_0_2_fu_98_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_2_fu_980,
      D => \high_th_2_2_fu_50_reg[7]_1\(7),
      Q => \high_th_2_0_2_fu_98_reg[7]_0\(7),
      R => '0'
    );
\high_th_2_0_fu_62_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_fu_620,
      D => \high_th_2_2_fu_50_reg[7]_1\(0),
      Q => \high_th_2_0_fu_62_reg[7]_0\(0),
      R => '0'
    );
\high_th_2_0_fu_62_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_fu_620,
      D => \high_th_2_2_fu_50_reg[7]_1\(1),
      Q => \high_th_2_0_fu_62_reg[7]_0\(1),
      R => '0'
    );
\high_th_2_0_fu_62_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_fu_620,
      D => \high_th_2_2_fu_50_reg[7]_1\(2),
      Q => \high_th_2_0_fu_62_reg[7]_0\(2),
      R => '0'
    );
\high_th_2_0_fu_62_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_fu_620,
      D => \high_th_2_2_fu_50_reg[7]_1\(3),
      Q => \high_th_2_0_fu_62_reg[7]_0\(3),
      R => '0'
    );
\high_th_2_0_fu_62_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_fu_620,
      D => \high_th_2_2_fu_50_reg[7]_1\(4),
      Q => \high_th_2_0_fu_62_reg[7]_0\(4),
      R => '0'
    );
\high_th_2_0_fu_62_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_fu_620,
      D => \high_th_2_2_fu_50_reg[7]_1\(5),
      Q => \high_th_2_0_fu_62_reg[7]_0\(5),
      R => '0'
    );
\high_th_2_0_fu_62_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_fu_620,
      D => \high_th_2_2_fu_50_reg[7]_1\(6),
      Q => \high_th_2_0_fu_62_reg[7]_0\(6),
      R => '0'
    );
\high_th_2_0_fu_62_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_fu_620,
      D => \high_th_2_2_fu_50_reg[7]_1\(7),
      Q => \high_th_2_0_fu_62_reg[7]_0\(7),
      R => '0'
    );
\high_th_2_1_1_fu_90_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_1_fu_900,
      D => \high_th_2_2_fu_50_reg[7]_1\(0),
      Q => \high_th_2_1_1_fu_90_reg[7]_0\(0),
      R => '0'
    );
\high_th_2_1_1_fu_90_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_1_fu_900,
      D => \high_th_2_2_fu_50_reg[7]_1\(1),
      Q => \high_th_2_1_1_fu_90_reg[7]_0\(1),
      R => '0'
    );
\high_th_2_1_1_fu_90_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_1_fu_900,
      D => \high_th_2_2_fu_50_reg[7]_1\(2),
      Q => \high_th_2_1_1_fu_90_reg[7]_0\(2),
      R => '0'
    );
\high_th_2_1_1_fu_90_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_1_fu_900,
      D => \high_th_2_2_fu_50_reg[7]_1\(3),
      Q => \high_th_2_1_1_fu_90_reg[7]_0\(3),
      R => '0'
    );
\high_th_2_1_1_fu_90_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_1_fu_900,
      D => \high_th_2_2_fu_50_reg[7]_1\(4),
      Q => \high_th_2_1_1_fu_90_reg[7]_0\(4),
      R => '0'
    );
\high_th_2_1_1_fu_90_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_1_fu_900,
      D => \high_th_2_2_fu_50_reg[7]_1\(5),
      Q => \high_th_2_1_1_fu_90_reg[7]_0\(5),
      R => '0'
    );
\high_th_2_1_1_fu_90_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_1_fu_900,
      D => \high_th_2_2_fu_50_reg[7]_1\(6),
      Q => \high_th_2_1_1_fu_90_reg[7]_0\(6),
      R => '0'
    );
\high_th_2_1_1_fu_90_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_1_fu_900,
      D => \high_th_2_2_fu_50_reg[7]_1\(7),
      Q => \high_th_2_1_1_fu_90_reg[7]_0\(7),
      R => '0'
    );
\high_th_2_1_2_fu_106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_1_fu_70[7]_i_1_n_3\,
      D => \high_th_2_2_fu_50_reg[7]_1\(0),
      Q => \high_th_2_1_2_fu_106_reg[7]_0\(0),
      R => '0'
    );
\high_th_2_1_2_fu_106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_1_fu_70[7]_i_1_n_3\,
      D => \high_th_2_2_fu_50_reg[7]_1\(1),
      Q => \high_th_2_1_2_fu_106_reg[7]_0\(1),
      R => '0'
    );
\high_th_2_1_2_fu_106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_1_fu_70[7]_i_1_n_3\,
      D => \high_th_2_2_fu_50_reg[7]_1\(2),
      Q => \high_th_2_1_2_fu_106_reg[7]_0\(2),
      R => '0'
    );
\high_th_2_1_2_fu_106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_1_fu_70[7]_i_1_n_3\,
      D => \high_th_2_2_fu_50_reg[7]_1\(3),
      Q => \high_th_2_1_2_fu_106_reg[7]_0\(3),
      R => '0'
    );
\high_th_2_1_2_fu_106_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_1_fu_70[7]_i_1_n_3\,
      D => \high_th_2_2_fu_50_reg[7]_1\(4),
      Q => \high_th_2_1_2_fu_106_reg[7]_0\(4),
      R => '0'
    );
\high_th_2_1_2_fu_106_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_1_fu_70[7]_i_1_n_3\,
      D => \high_th_2_2_fu_50_reg[7]_1\(5),
      Q => \high_th_2_1_2_fu_106_reg[7]_0\(5),
      R => '0'
    );
\high_th_2_1_2_fu_106_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_1_fu_70[7]_i_1_n_3\,
      D => \high_th_2_2_fu_50_reg[7]_1\(6),
      Q => \high_th_2_1_2_fu_106_reg[7]_0\(6),
      R => '0'
    );
\high_th_2_1_2_fu_106_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_1_fu_70[7]_i_1_n_3\,
      D => \high_th_2_2_fu_50_reg[7]_1\(7),
      Q => \high_th_2_1_2_fu_106_reg[7]_0\(7),
      R => '0'
    );
\high_th_2_1_fu_54_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_fu_540,
      D => \high_th_2_2_fu_50_reg[7]_1\(0),
      Q => \high_th_2_1_fu_54_reg[7]_0\(0),
      R => '0'
    );
\high_th_2_1_fu_54_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_fu_540,
      D => \high_th_2_2_fu_50_reg[7]_1\(1),
      Q => \high_th_2_1_fu_54_reg[7]_0\(1),
      R => '0'
    );
\high_th_2_1_fu_54_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_fu_540,
      D => \high_th_2_2_fu_50_reg[7]_1\(2),
      Q => \high_th_2_1_fu_54_reg[7]_0\(2),
      R => '0'
    );
\high_th_2_1_fu_54_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_fu_540,
      D => \high_th_2_2_fu_50_reg[7]_1\(3),
      Q => \high_th_2_1_fu_54_reg[7]_0\(3),
      R => '0'
    );
\high_th_2_1_fu_54_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_fu_540,
      D => \high_th_2_2_fu_50_reg[7]_1\(4),
      Q => \high_th_2_1_fu_54_reg[7]_0\(4),
      R => '0'
    );
\high_th_2_1_fu_54_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_fu_540,
      D => \high_th_2_2_fu_50_reg[7]_1\(5),
      Q => \high_th_2_1_fu_54_reg[7]_0\(5),
      R => '0'
    );
\high_th_2_1_fu_54_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_fu_540,
      D => \high_th_2_2_fu_50_reg[7]_1\(6),
      Q => \high_th_2_1_fu_54_reg[7]_0\(6),
      R => '0'
    );
\high_th_2_1_fu_54_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_fu_540,
      D => \high_th_2_2_fu_50_reg[7]_1\(7),
      Q => \high_th_2_1_fu_54_reg[7]_0\(7),
      R => '0'
    );
\high_th_2_2_1_fu_86_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_1_fu_860,
      D => \high_th_2_2_fu_50_reg[7]_1\(0),
      Q => \high_th_2_2_1_fu_86_reg[7]_0\(0),
      R => '0'
    );
\high_th_2_2_1_fu_86_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_1_fu_860,
      D => \high_th_2_2_fu_50_reg[7]_1\(1),
      Q => \high_th_2_2_1_fu_86_reg[7]_0\(1),
      R => '0'
    );
\high_th_2_2_1_fu_86_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_1_fu_860,
      D => \high_th_2_2_fu_50_reg[7]_1\(2),
      Q => \high_th_2_2_1_fu_86_reg[7]_0\(2),
      R => '0'
    );
\high_th_2_2_1_fu_86_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_1_fu_860,
      D => \high_th_2_2_fu_50_reg[7]_1\(3),
      Q => \high_th_2_2_1_fu_86_reg[7]_0\(3),
      R => '0'
    );
\high_th_2_2_1_fu_86_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_1_fu_860,
      D => \high_th_2_2_fu_50_reg[7]_1\(4),
      Q => \high_th_2_2_1_fu_86_reg[7]_0\(4),
      R => '0'
    );
\high_th_2_2_1_fu_86_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_1_fu_860,
      D => \high_th_2_2_fu_50_reg[7]_1\(5),
      Q => \high_th_2_2_1_fu_86_reg[7]_0\(5),
      R => '0'
    );
\high_th_2_2_1_fu_86_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_1_fu_860,
      D => \high_th_2_2_fu_50_reg[7]_1\(6),
      Q => \high_th_2_2_1_fu_86_reg[7]_0\(6),
      R => '0'
    );
\high_th_2_2_1_fu_86_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_1_fu_860,
      D => \high_th_2_2_fu_50_reg[7]_1\(7),
      Q => \high_th_2_2_1_fu_86_reg[7]_0\(7),
      R => '0'
    );
\high_th_2_2_2_fu_118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_2_fu_1180,
      D => \high_th_2_2_fu_50_reg[7]_1\(0),
      Q => \high_th_2_2_2_fu_118_reg[7]_0\(0),
      R => '0'
    );
\high_th_2_2_2_fu_118_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_2_fu_1180,
      D => \high_th_2_2_fu_50_reg[7]_1\(1),
      Q => \high_th_2_2_2_fu_118_reg[7]_0\(1),
      R => '0'
    );
\high_th_2_2_2_fu_118_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_2_fu_1180,
      D => \high_th_2_2_fu_50_reg[7]_1\(2),
      Q => \high_th_2_2_2_fu_118_reg[7]_0\(2),
      R => '0'
    );
\high_th_2_2_2_fu_118_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_2_fu_1180,
      D => \high_th_2_2_fu_50_reg[7]_1\(3),
      Q => \high_th_2_2_2_fu_118_reg[7]_0\(3),
      R => '0'
    );
\high_th_2_2_2_fu_118_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_2_fu_1180,
      D => \high_th_2_2_fu_50_reg[7]_1\(4),
      Q => \high_th_2_2_2_fu_118_reg[7]_0\(4),
      R => '0'
    );
\high_th_2_2_2_fu_118_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_2_fu_1180,
      D => \high_th_2_2_fu_50_reg[7]_1\(5),
      Q => \high_th_2_2_2_fu_118_reg[7]_0\(5),
      R => '0'
    );
\high_th_2_2_2_fu_118_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_2_fu_1180,
      D => \high_th_2_2_fu_50_reg[7]_1\(6),
      Q => \high_th_2_2_2_fu_118_reg[7]_0\(6),
      R => '0'
    );
\high_th_2_2_2_fu_118_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_2_fu_1180,
      D => \high_th_2_2_fu_50_reg[7]_1\(7),
      Q => \high_th_2_2_2_fu_118_reg[7]_0\(7),
      R => '0'
    );
\high_th_2_2_fu_50_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_fu_500,
      D => \high_th_2_2_fu_50_reg[7]_1\(0),
      Q => \high_th_2_2_fu_50_reg[7]_0\(0),
      R => '0'
    );
\high_th_2_2_fu_50_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_fu_500,
      D => \high_th_2_2_fu_50_reg[7]_1\(1),
      Q => \high_th_2_2_fu_50_reg[7]_0\(1),
      R => '0'
    );
\high_th_2_2_fu_50_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_fu_500,
      D => \high_th_2_2_fu_50_reg[7]_1\(2),
      Q => \high_th_2_2_fu_50_reg[7]_0\(2),
      R => '0'
    );
\high_th_2_2_fu_50_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_fu_500,
      D => \high_th_2_2_fu_50_reg[7]_1\(3),
      Q => \high_th_2_2_fu_50_reg[7]_0\(3),
      R => '0'
    );
\high_th_2_2_fu_50_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_fu_500,
      D => \high_th_2_2_fu_50_reg[7]_1\(4),
      Q => \high_th_2_2_fu_50_reg[7]_0\(4),
      R => '0'
    );
\high_th_2_2_fu_50_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_fu_500,
      D => \high_th_2_2_fu_50_reg[7]_1\(5),
      Q => \high_th_2_2_fu_50_reg[7]_0\(5),
      R => '0'
    );
\high_th_2_2_fu_50_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_fu_500,
      D => \high_th_2_2_fu_50_reg[7]_1\(6),
      Q => \high_th_2_2_fu_50_reg[7]_0\(6),
      R => '0'
    );
\high_th_2_2_fu_50_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_fu_500,
      D => \high_th_2_2_fu_50_reg[7]_1\(7),
      Q => \high_th_2_2_fu_50_reg[7]_0\(7),
      R => '0'
    );
\i_reg_180[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^q\(0),
      I2 => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready,
      I3 => ap_start,
      I4 => \ap_CS_fsm_reg[0]_0\,
      I5 => ap_phi_mux_i_phi_fu_184_p41,
      O => i_reg_180
    );
\i_reg_180[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_3,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \icmp_ln138_reg_624_reg_n_3_[0]\,
      O => ap_phi_mux_i_phi_fu_184_p41
    );
\i_reg_180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_i_phi_fu_184_p41,
      D => add_ln138_reg_619(0),
      Q => \i_reg_180_reg_n_3_[0]\,
      R => i_reg_180
    );
\i_reg_180_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_i_phi_fu_184_p41,
      D => add_ln138_reg_619(1),
      Q => \i_reg_180_reg_n_3_[1]\,
      R => i_reg_180
    );
\icmp_ln138_reg_624[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \icmp_ln138_reg_624_reg_n_3_[0]\,
      O => \icmp_ln138_reg_624[0]_i_1_n_3\
    );
\icmp_ln138_reg_624_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln138_reg_624[0]_i_1_n_3\,
      Q => \icmp_ln138_reg_624_reg_n_3_[0]\,
      R => '0'
    );
int_ap_ready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_u0_ap_ready_reg\,
      O => ap_sync_ready
    );
int_ap_start_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005700570057FFFF"
    )
        port map (
      I0 => ap_sync_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready,
      I1 => E(0),
      I2 => int_ap_ready_reg,
      I3 => \ap_CS_fsm_reg[0]_0\,
      I4 => shiftReg_ce_2,
      I5 => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
      O => \^ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_u0_ap_ready_reg\
    );
int_ap_start_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready,
      O => ap_sync_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready
    );
\int_lower_threshold_shift[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABFFFFAAA80000"
    )
        port map (
      I0 => colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_address0(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => lower_threshold_q00(0),
      O => \ap_CS_fsm_reg[1]_0\
    );
\int_lower_threshold_shift[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B8BBBB8B8B8"
    )
        port map (
      I0 => trunc_ln144_reg_638(0),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => add_ln149_reg_653(0),
      I4 => ap_phi_mux_i_phi_fu_184_p41,
      I5 => j_reg_192(0),
      O => colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_address0(0)
    );
\int_lower_threshold_shift[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => trunc_ln144_reg_638(1),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => \int_lower_threshold_shift[1]_i_2_n_3\,
      I3 => \^colorthresholding_9_0_3_1080_1920_1_u0_upper_threshold_ce0\,
      I4 => lower_threshold_q00(1),
      O => \trunc_ln144_reg_638_reg[1]_0\
    );
\int_lower_threshold_shift[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055E2AAE2"
    )
        port map (
      I0 => j_reg_192(1),
      I1 => ap_phi_mux_i_phi_fu_184_p41,
      I2 => add_ln149_reg_653(1),
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => j_reg_192(0),
      I5 => ap_CS_fsm_pp0_stage2,
      O => \int_lower_threshold_shift[1]_i_2_n_3\
    );
\int_lower_threshold_shift[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => ap_enable_reg_pp0_iter0,
      O => \^colorthresholding_9_0_3_1080_1920_1_u0_upper_threshold_ce0\
    );
\j_reg_192_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_i_phi_fu_184_p41,
      D => add_ln149_reg_653(0),
      Q => j_reg_192(0),
      R => i_reg_180
    );
\j_reg_192_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_i_phi_fu_184_p41,
      D => add_ln149_reg_653(1),
      Q => j_reg_192(1),
      R => i_reg_180
    );
\j_reg_192_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_i_phi_fu_184_p41,
      D => add_ln149_reg_653(2),
      Q => j_reg_192(2),
      R => i_reg_180
    );
\j_reg_192_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_mux_i_phi_fu_184_p41,
      D => add_ln149_reg_653(3),
      Q => j_reg_192(3),
      R => i_reg_180
    );
\low_th_2_0_1_fu_78[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \i_reg_180_reg_n_3_[1]\,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => \icmp_ln138_reg_624_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp0_iter0,
      O => high_th_2_0_fu_620
    );
\low_th_2_0_1_fu_78_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_fu_620,
      D => D(0),
      Q => \low_th_2_0_1_fu_78_reg[7]_0\(0),
      R => '0'
    );
\low_th_2_0_1_fu_78_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_fu_620,
      D => D(1),
      Q => \low_th_2_0_1_fu_78_reg[7]_0\(1),
      R => '0'
    );
\low_th_2_0_1_fu_78_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_fu_620,
      D => D(2),
      Q => \low_th_2_0_1_fu_78_reg[7]_0\(2),
      R => '0'
    );
\low_th_2_0_1_fu_78_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_fu_620,
      D => D(3),
      Q => \low_th_2_0_1_fu_78_reg[7]_0\(3),
      R => '0'
    );
\low_th_2_0_1_fu_78_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_fu_620,
      D => D(4),
      Q => \low_th_2_0_1_fu_78_reg[7]_0\(4),
      R => '0'
    );
\low_th_2_0_1_fu_78_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_fu_620,
      D => D(5),
      Q => \low_th_2_0_1_fu_78_reg[7]_0\(5),
      R => '0'
    );
\low_th_2_0_1_fu_78_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_fu_620,
      D => D(6),
      Q => \low_th_2_0_1_fu_78_reg[7]_0\(6),
      R => '0'
    );
\low_th_2_0_1_fu_78_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_fu_620,
      D => D(7),
      Q => \low_th_2_0_1_fu_78_reg[7]_0\(7),
      R => '0'
    );
\low_th_2_0_2_fu_114[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \icmp_ln138_reg_624_reg_n_3_[0]\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \i_reg_180_reg_n_3_[0]\,
      I4 => \i_reg_180_reg_n_3_[1]\,
      O => high_th_2_0_2_fu_980
    );
\low_th_2_0_2_fu_114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_2_fu_980,
      D => D(0),
      Q => \low_th_2_0_2_fu_114_reg[7]_0\(0),
      R => '0'
    );
\low_th_2_0_2_fu_114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_2_fu_980,
      D => D(1),
      Q => \low_th_2_0_2_fu_114_reg[7]_0\(1),
      R => '0'
    );
\low_th_2_0_2_fu_114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_2_fu_980,
      D => D(2),
      Q => \low_th_2_0_2_fu_114_reg[7]_0\(2),
      R => '0'
    );
\low_th_2_0_2_fu_114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_2_fu_980,
      D => D(3),
      Q => \low_th_2_0_2_fu_114_reg[7]_0\(3),
      R => '0'
    );
\low_th_2_0_2_fu_114_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_2_fu_980,
      D => D(4),
      Q => \low_th_2_0_2_fu_114_reg[7]_0\(4),
      R => '0'
    );
\low_th_2_0_2_fu_114_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_2_fu_980,
      D => D(5),
      Q => \low_th_2_0_2_fu_114_reg[7]_0\(5),
      R => '0'
    );
\low_th_2_0_2_fu_114_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_2_fu_980,
      D => D(6),
      Q => \low_th_2_0_2_fu_114_reg[7]_0\(6),
      R => '0'
    );
\low_th_2_0_2_fu_114_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_2_fu_980,
      D => D(7),
      Q => \low_th_2_0_2_fu_114_reg[7]_0\(7),
      R => '0'
    );
\low_th_2_0_fu_58[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \icmp_ln138_reg_624_reg_n_3_[0]\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \i_reg_180_reg_n_3_[1]\,
      I4 => \i_reg_180_reg_n_3_[0]\,
      O => \low_th_2_0_fu_58[7]_i_1_n_3\
    );
\low_th_2_0_fu_58_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58[7]_i_1_n_3\,
      D => D(0),
      Q => \low_th_2_0_fu_58_reg[7]_0\(0),
      R => '0'
    );
\low_th_2_0_fu_58_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58[7]_i_1_n_3\,
      D => D(1),
      Q => \low_th_2_0_fu_58_reg[7]_0\(1),
      R => '0'
    );
\low_th_2_0_fu_58_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58[7]_i_1_n_3\,
      D => D(2),
      Q => \low_th_2_0_fu_58_reg[7]_0\(2),
      R => '0'
    );
\low_th_2_0_fu_58_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58[7]_i_1_n_3\,
      D => D(3),
      Q => \low_th_2_0_fu_58_reg[7]_0\(3),
      R => '0'
    );
\low_th_2_0_fu_58_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58[7]_i_1_n_3\,
      D => D(4),
      Q => \low_th_2_0_fu_58_reg[7]_0\(4),
      R => '0'
    );
\low_th_2_0_fu_58_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58[7]_i_1_n_3\,
      D => D(5),
      Q => \low_th_2_0_fu_58_reg[7]_0\(5),
      R => '0'
    );
\low_th_2_0_fu_58_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58[7]_i_1_n_3\,
      D => D(6),
      Q => \low_th_2_0_fu_58_reg[7]_0\(6),
      R => '0'
    );
\low_th_2_0_fu_58_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58[7]_i_1_n_3\,
      D => D(7),
      Q => \low_th_2_0_fu_58_reg[7]_0\(7),
      R => '0'
    );
\low_th_2_1_1_fu_74[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \i_reg_180_reg_n_3_[1]\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \icmp_ln138_reg_624_reg_n_3_[0]\,
      O => high_th_2_1_fu_540
    );
\low_th_2_1_1_fu_74_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_fu_540,
      D => D(0),
      Q => \low_th_2_1_1_fu_74_reg[7]_0\(0),
      R => '0'
    );
\low_th_2_1_1_fu_74_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_fu_540,
      D => D(1),
      Q => \low_th_2_1_1_fu_74_reg[7]_0\(1),
      R => '0'
    );
\low_th_2_1_1_fu_74_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_fu_540,
      D => D(2),
      Q => \low_th_2_1_1_fu_74_reg[7]_0\(2),
      R => '0'
    );
\low_th_2_1_1_fu_74_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_fu_540,
      D => D(3),
      Q => \low_th_2_1_1_fu_74_reg[7]_0\(3),
      R => '0'
    );
\low_th_2_1_1_fu_74_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_fu_540,
      D => D(4),
      Q => \low_th_2_1_1_fu_74_reg[7]_0\(4),
      R => '0'
    );
\low_th_2_1_1_fu_74_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_fu_540,
      D => D(5),
      Q => \low_th_2_1_1_fu_74_reg[7]_0\(5),
      R => '0'
    );
\low_th_2_1_1_fu_74_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_fu_540,
      D => D(6),
      Q => \low_th_2_1_1_fu_74_reg[7]_0\(6),
      R => '0'
    );
\low_th_2_1_1_fu_74_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_fu_540,
      D => D(7),
      Q => \low_th_2_1_1_fu_74_reg[7]_0\(7),
      R => '0'
    );
\low_th_2_1_2_fu_110[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => \icmp_ln138_reg_624_reg_n_3_[0]\,
      I3 => \i_reg_180_reg_n_3_[0]\,
      I4 => \i_reg_180_reg_n_3_[1]\,
      O => high_th_2_1_1_fu_900
    );
\low_th_2_1_2_fu_110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_1_fu_900,
      D => D(0),
      Q => \low_th_2_1_2_fu_110_reg[7]_0\(0),
      R => '0'
    );
\low_th_2_1_2_fu_110_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_1_fu_900,
      D => D(1),
      Q => \low_th_2_1_2_fu_110_reg[7]_0\(1),
      R => '0'
    );
\low_th_2_1_2_fu_110_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_1_fu_900,
      D => D(2),
      Q => \low_th_2_1_2_fu_110_reg[7]_0\(2),
      R => '0'
    );
\low_th_2_1_2_fu_110_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_1_fu_900,
      D => D(3),
      Q => \low_th_2_1_2_fu_110_reg[7]_0\(3),
      R => '0'
    );
\low_th_2_1_2_fu_110_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_1_fu_900,
      D => D(4),
      Q => \low_th_2_1_2_fu_110_reg[7]_0\(4),
      R => '0'
    );
\low_th_2_1_2_fu_110_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_1_fu_900,
      D => D(5),
      Q => \low_th_2_1_2_fu_110_reg[7]_0\(5),
      R => '0'
    );
\low_th_2_1_2_fu_110_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_1_fu_900,
      D => D(6),
      Q => \low_th_2_1_2_fu_110_reg[7]_0\(6),
      R => '0'
    );
\low_th_2_1_2_fu_110_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_1_fu_900,
      D => D(7),
      Q => \low_th_2_1_2_fu_110_reg[7]_0\(7),
      R => '0'
    );
\low_th_2_1_fu_70[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => \icmp_ln138_reg_624_reg_n_3_[0]\,
      I3 => \i_reg_180_reg_n_3_[1]\,
      I4 => \i_reg_180_reg_n_3_[0]\,
      O => \low_th_2_1_fu_70[7]_i_1_n_3\
    );
\low_th_2_1_fu_70_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_1_fu_70[7]_i_1_n_3\,
      D => D(0),
      Q => \low_th_2_1_fu_70_reg[7]_0\(0),
      R => '0'
    );
\low_th_2_1_fu_70_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_1_fu_70[7]_i_1_n_3\,
      D => D(1),
      Q => \low_th_2_1_fu_70_reg[7]_0\(1),
      R => '0'
    );
\low_th_2_1_fu_70_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_1_fu_70[7]_i_1_n_3\,
      D => D(2),
      Q => \low_th_2_1_fu_70_reg[7]_0\(2),
      R => '0'
    );
\low_th_2_1_fu_70_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_1_fu_70[7]_i_1_n_3\,
      D => D(3),
      Q => \low_th_2_1_fu_70_reg[7]_0\(3),
      R => '0'
    );
\low_th_2_1_fu_70_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_1_fu_70[7]_i_1_n_3\,
      D => D(4),
      Q => \low_th_2_1_fu_70_reg[7]_0\(4),
      R => '0'
    );
\low_th_2_1_fu_70_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_1_fu_70[7]_i_1_n_3\,
      D => D(5),
      Q => \low_th_2_1_fu_70_reg[7]_0\(5),
      R => '0'
    );
\low_th_2_1_fu_70_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_1_fu_70[7]_i_1_n_3\,
      D => D(6),
      Q => \low_th_2_1_fu_70_reg[7]_0\(6),
      R => '0'
    );
\low_th_2_1_fu_70_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_1_fu_70[7]_i_1_n_3\,
      D => D(7),
      Q => \low_th_2_1_fu_70_reg[7]_0\(7),
      R => '0'
    );
\low_th_2_2_1_fu_82[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_3,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \i_reg_180_reg_n_3_[1]\,
      I3 => \i_reg_180_reg_n_3_[0]\,
      O => high_th_2_2_2_fu_1180
    );
\low_th_2_2_1_fu_82_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_2_fu_1180,
      D => D(0),
      Q => \low_th_2_2_1_fu_82_reg[7]_0\(0),
      R => '0'
    );
\low_th_2_2_1_fu_82_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_2_fu_1180,
      D => D(1),
      Q => \low_th_2_2_1_fu_82_reg[7]_0\(1),
      R => '0'
    );
\low_th_2_2_1_fu_82_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_2_fu_1180,
      D => D(2),
      Q => \low_th_2_2_1_fu_82_reg[7]_0\(2),
      R => '0'
    );
\low_th_2_2_1_fu_82_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_2_fu_1180,
      D => D(3),
      Q => \low_th_2_2_1_fu_82_reg[7]_0\(3),
      R => '0'
    );
\low_th_2_2_1_fu_82_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_2_fu_1180,
      D => D(4),
      Q => \low_th_2_2_1_fu_82_reg[7]_0\(4),
      R => '0'
    );
\low_th_2_2_1_fu_82_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_2_fu_1180,
      D => D(5),
      Q => \low_th_2_2_1_fu_82_reg[7]_0\(5),
      R => '0'
    );
\low_th_2_2_1_fu_82_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_2_fu_1180,
      D => D(6),
      Q => \low_th_2_2_1_fu_82_reg[7]_0\(6),
      R => '0'
    );
\low_th_2_2_1_fu_82_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_2_fu_1180,
      D => D(7),
      Q => \low_th_2_2_1_fu_82_reg[7]_0\(7),
      R => '0'
    );
\low_th_2_2_2_fu_102[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_3,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \i_reg_180_reg_n_3_[0]\,
      I3 => \i_reg_180_reg_n_3_[1]\,
      O => high_th_2_2_1_fu_860
    );
\low_th_2_2_2_fu_102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_1_fu_860,
      D => D(0),
      Q => \low_th_2_2_2_fu_102_reg[7]_0\(0),
      R => '0'
    );
\low_th_2_2_2_fu_102_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_1_fu_860,
      D => D(1),
      Q => \low_th_2_2_2_fu_102_reg[7]_0\(1),
      R => '0'
    );
\low_th_2_2_2_fu_102_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_1_fu_860,
      D => D(2),
      Q => \low_th_2_2_2_fu_102_reg[7]_0\(2),
      R => '0'
    );
\low_th_2_2_2_fu_102_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_1_fu_860,
      D => D(3),
      Q => \low_th_2_2_2_fu_102_reg[7]_0\(3),
      R => '0'
    );
\low_th_2_2_2_fu_102_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_1_fu_860,
      D => D(4),
      Q => \low_th_2_2_2_fu_102_reg[7]_0\(4),
      R => '0'
    );
\low_th_2_2_2_fu_102_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_1_fu_860,
      D => D(5),
      Q => \low_th_2_2_2_fu_102_reg[7]_0\(5),
      R => '0'
    );
\low_th_2_2_2_fu_102_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_1_fu_860,
      D => D(6),
      Q => \low_th_2_2_2_fu_102_reg[7]_0\(6),
      R => '0'
    );
\low_th_2_2_2_fu_102_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_1_fu_860,
      D => D(7),
      Q => \low_th_2_2_2_fu_102_reg[7]_0\(7),
      R => '0'
    );
\low_th_2_2_fu_66[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \i_reg_180_reg_n_3_[1]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_3,
      I2 => ap_CS_fsm_pp0_stage0,
      O => high_th_2_2_fu_500
    );
\low_th_2_2_fu_66_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_fu_500,
      D => D(0),
      Q => \low_th_2_2_fu_66_reg[7]_0\(0),
      R => '0'
    );
\low_th_2_2_fu_66_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_fu_500,
      D => D(1),
      Q => \low_th_2_2_fu_66_reg[7]_0\(1),
      R => '0'
    );
\low_th_2_2_fu_66_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_fu_500,
      D => D(2),
      Q => \low_th_2_2_fu_66_reg[7]_0\(2),
      R => '0'
    );
\low_th_2_2_fu_66_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_fu_500,
      D => D(3),
      Q => \low_th_2_2_fu_66_reg[7]_0\(3),
      R => '0'
    );
\low_th_2_2_fu_66_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_fu_500,
      D => D(4),
      Q => \low_th_2_2_fu_66_reg[7]_0\(4),
      R => '0'
    );
\low_th_2_2_fu_66_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_fu_500,
      D => D(5),
      Q => \low_th_2_2_fu_66_reg[7]_0\(5),
      R => '0'
    );
\low_th_2_2_fu_66_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_fu_500,
      D => D(6),
      Q => \low_th_2_2_fu_66_reg[7]_0\(6),
      R => '0'
    );
\low_th_2_2_fu_66_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_fu_500,
      D => D(7),
      Q => \low_th_2_2_fu_66_reg[7]_0\(7),
      R => '0'
    );
\mOutPtr[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^q\(1),
      O => \^ap_done_reg_reg_0\
    );
\trunc_ln144_reg_638[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => j_reg_192(0),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => \icmp_ln138_reg_624_reg_n_3_[0]\,
      I3 => trunc_ln144_reg_638(0),
      O => \trunc_ln144_reg_638[0]_i_1_n_3\
    );
\trunc_ln144_reg_638[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => j_reg_192(1),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => \icmp_ln138_reg_624_reg_n_3_[0]\,
      I3 => trunc_ln144_reg_638(1),
      O => \trunc_ln144_reg_638[1]_i_1_n_3\
    );
\trunc_ln144_reg_638[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => j_reg_192(2),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => \icmp_ln138_reg_624_reg_n_3_[0]\,
      I3 => trunc_ln144_reg_638(2),
      O => \trunc_ln144_reg_638[2]_i_1_n_3\
    );
\trunc_ln144_reg_638_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln144_reg_638[0]_i_1_n_3\,
      Q => trunc_ln144_reg_638(0),
      R => '0'
    );
\trunc_ln144_reg_638_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln144_reg_638[1]_i_1_n_3\,
      Q => trunc_ln144_reg_638(1),
      R => '0'
    );
\trunc_ln144_reg_638_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln144_reg_638[2]_i_1_n_3\,
      Q => trunc_ln144_reg_638(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_colorthresholding_9_0_3_1080_1920_1_entry12 is
  port (
    start_once_reg : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_once_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_colorthresholding_9_0_3_1080_1920_1_entry12 : entity is "colorthresholding_accel_colorthresholding_9_0_3_1080_1920_1_entry12";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_colorthresholding_9_0_3_1080_1920_1_entry12;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_colorthresholding_9_0_3_1080_1920_1_entry12 is
begin
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_reg_0,
      Q => start_once_reg,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_control_s_axi_ram is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_write[1].mem_reg_0\ : out STD_LOGIC;
    \gen_write[1].mem_reg_1\ : out STD_LOGIC;
    \gen_write[1].mem_reg_2\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 28 downto 0 );
    s_axi_control_ARVALID_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[31]\ : in STD_LOGIC;
    \rdata_reg[0]\ : in STD_LOGIC;
    \rdata_reg[1]\ : in STD_LOGIC;
    \rdata_reg[2]\ : in STD_LOGIC;
    \rdata_reg[3]\ : in STD_LOGIC;
    \rdata_reg[4]\ : in STD_LOGIC;
    \rdata_reg[5]\ : in STD_LOGIC;
    \rdata_reg[6]\ : in STD_LOGIC;
    \rdata_reg[7]\ : in STD_LOGIC;
    \rdata_reg[8]\ : in STD_LOGIC;
    \rdata_reg[9]\ : in STD_LOGIC;
    \rdata_reg[10]\ : in STD_LOGIC;
    \rdata_reg[11]\ : in STD_LOGIC;
    \rdata_reg[12]\ : in STD_LOGIC;
    \rdata_reg[13]\ : in STD_LOGIC;
    \rdata_reg[14]\ : in STD_LOGIC;
    \rdata_reg[15]\ : in STD_LOGIC;
    \rdata_reg[16]\ : in STD_LOGIC;
    \rdata_reg[17]\ : in STD_LOGIC;
    \rdata_reg[18]\ : in STD_LOGIC;
    \rdata_reg[19]\ : in STD_LOGIC;
    \rdata_reg[20]\ : in STD_LOGIC;
    \rdata_reg[21]\ : in STD_LOGIC;
    \rdata_reg[22]\ : in STD_LOGIC;
    \rdata_reg[23]\ : in STD_LOGIC;
    \rdata_reg[24]\ : in STD_LOGIC;
    \rdata_reg[25]\ : in STD_LOGIC;
    \rdata_reg[26]\ : in STD_LOGIC;
    \rdata_reg[27]\ : in STD_LOGIC;
    \rdata_reg[28]\ : in STD_LOGIC;
    \rdata_reg[29]\ : in STD_LOGIC;
    \rdata_reg[30]\ : in STD_LOGIC;
    \rdata_reg[31]_0\ : in STD_LOGIC;
    int_lower_threshold_read : in STD_LOGIC;
    \rdata_reg[0]_0\ : in STD_LOGIC;
    \rdata_reg[0]_1\ : in STD_LOGIC;
    \rdata_reg[0]_2\ : in STD_LOGIC;
    \rdata_reg[1]_0\ : in STD_LOGIC;
    \rdata_reg[1]_1\ : in STD_LOGIC;
    \rdata_reg[4]_0\ : in STD_LOGIC;
    \rdata_reg[4]_1\ : in STD_LOGIC;
    \rdata_reg[4]_2\ : in STD_LOGIC;
    \rdata_reg[5]_0\ : in STD_LOGIC;
    \rdata_reg[5]_1\ : in STD_LOGIC;
    \rdata_reg[6]_0\ : in STD_LOGIC;
    \rdata_reg[6]_1\ : in STD_LOGIC;
    \rdata_reg[8]_0\ : in STD_LOGIC;
    \rdata_reg[8]_1\ : in STD_LOGIC;
    \rdata_reg[9]_0\ : in STD_LOGIC;
    \rdata_reg[9]_1\ : in STD_LOGIC;
    \rdata_reg[10]_0\ : in STD_LOGIC;
    \rdata_reg[10]_1\ : in STD_LOGIC;
    \rdata_reg[11]_0\ : in STD_LOGIC;
    \rdata_reg[11]_1\ : in STD_LOGIC;
    \rdata_reg[12]_0\ : in STD_LOGIC;
    \rdata_reg[12]_1\ : in STD_LOGIC;
    \rdata_reg[13]_0\ : in STD_LOGIC;
    \rdata_reg[13]_1\ : in STD_LOGIC;
    \rdata_reg[14]_0\ : in STD_LOGIC;
    \rdata_reg[14]_1\ : in STD_LOGIC;
    \rdata_reg[15]_0\ : in STD_LOGIC;
    \rdata_reg[15]_1\ : in STD_LOGIC;
    \rdata_reg[16]_0\ : in STD_LOGIC;
    \rdata_reg[16]_1\ : in STD_LOGIC;
    \rdata_reg[17]_0\ : in STD_LOGIC;
    \rdata_reg[17]_1\ : in STD_LOGIC;
    \rdata_reg[18]_0\ : in STD_LOGIC;
    \rdata_reg[18]_1\ : in STD_LOGIC;
    \rdata_reg[19]_0\ : in STD_LOGIC;
    \rdata_reg[19]_1\ : in STD_LOGIC;
    \rdata_reg[20]_0\ : in STD_LOGIC;
    \rdata_reg[20]_1\ : in STD_LOGIC;
    \rdata_reg[21]_0\ : in STD_LOGIC;
    \rdata_reg[21]_1\ : in STD_LOGIC;
    \rdata_reg[22]_0\ : in STD_LOGIC;
    \rdata_reg[22]_1\ : in STD_LOGIC;
    \rdata_reg[23]_0\ : in STD_LOGIC;
    \rdata_reg[23]_1\ : in STD_LOGIC;
    \rdata_reg[24]_0\ : in STD_LOGIC;
    \rdata_reg[24]_1\ : in STD_LOGIC;
    \rdata_reg[25]_0\ : in STD_LOGIC;
    \rdata_reg[25]_1\ : in STD_LOGIC;
    \rdata_reg[26]_0\ : in STD_LOGIC;
    \rdata_reg[26]_1\ : in STD_LOGIC;
    \rdata_reg[27]_0\ : in STD_LOGIC;
    \rdata_reg[27]_1\ : in STD_LOGIC;
    \rdata_reg[28]_0\ : in STD_LOGIC;
    \rdata_reg[28]_1\ : in STD_LOGIC;
    \rdata_reg[29]_0\ : in STD_LOGIC;
    \rdata_reg[29]_1\ : in STD_LOGIC;
    \rdata_reg[30]_0\ : in STD_LOGIC;
    \rdata_reg[30]_1\ : in STD_LOGIC;
    \rdata_reg[31]_1\ : in STD_LOGIC;
    \rdata_reg[31]_2\ : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    wstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_write[1].mem_reg_3\ : in STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    rstate : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_control_s_axi_ram : entity is "colorthresholding_accel_control_s_axi_ram";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_control_s_axi_ram;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_control_s_axi_ram is
  signal \^doado\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_write[1].mem_reg_i_5_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_6_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_7_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_8_n_3\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[10]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[11]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[12]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[13]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[14]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[15]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[16]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[17]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[18]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[19]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[20]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[21]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[22]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[23]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[24]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[25]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[26]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[27]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[28]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[29]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[30]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_6_n_3\ : STD_LOGIC;
  signal \rdata[4]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[5]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[6]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[8]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_3\ : STD_LOGIC;
  signal \^s_axi_control_arvalid_0\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_write[1].mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_write[1].mem_reg\ : label is 96;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_write[1].mem_reg\ : label is "control_s_axi_U/int_lower_threshold/gen_write[1].mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_write[1].mem_reg\ : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_write[1].mem_reg\ : label is 2;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_write[1].mem_reg\ : label is 1020;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_write[1].mem_reg\ : label is 31;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rdata[0]_i_2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \rdata[10]_i_3\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \rdata[11]_i_3\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \rdata[12]_i_3\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \rdata[13]_i_3\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \rdata[14]_i_3\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \rdata[15]_i_3\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \rdata[16]_i_3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \rdata[17]_i_3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \rdata[18]_i_3\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \rdata[19]_i_3\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \rdata[1]_i_2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \rdata[20]_i_3\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \rdata[21]_i_3\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \rdata[22]_i_3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \rdata[23]_i_3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \rdata[24]_i_3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \rdata[25]_i_3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \rdata[26]_i_3\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \rdata[27]_i_3\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \rdata[28]_i_3\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \rdata[29]_i_3\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \rdata[2]_i_5\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \rdata[30]_i_3\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \rdata[31]_i_6\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \rdata[3]_i_5\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \rdata[4]_i_3\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \rdata[5]_i_3\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \rdata[6]_i_3\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \rdata[7]_i_5\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \rdata[8]_i_3\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \rdata[9]_i_3\ : label is "soft_lutpair133";
begin
  DOADO(31 downto 0) <= \^doado\(31 downto 0);
  s_axi_control_ARVALID_0 <= \^s_axi_control_arvalid_0\;
\gen_write[1].mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 7) => B"111111111",
      ADDRARDADDR(6 downto 5) => ADDRARDADDR(1 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 7) => B"111111111",
      ADDRBWRADDR(6 downto 5) => address0(1 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \^doado\(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\,
      WEA(3) => \gen_write[1].mem_reg_i_5_n_3\,
      WEA(2) => \gen_write[1].mem_reg_i_6_n_3\,
      WEA(1) => \gen_write[1].mem_reg_i_7_n_3\,
      WEA(0) => \gen_write[1].mem_reg_i_8_n_3\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_write[1].mem_reg_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => s_axi_control_WVALID,
      I2 => wstate(1),
      I3 => wstate(0),
      I4 => \^s_axi_control_arvalid_0\,
      I5 => \gen_write[1].mem_reg_3\,
      O => \gen_write[1].mem_reg_i_5_n_3\
    );
\gen_write[1].mem_reg_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => s_axi_control_WSTRB(2),
      I1 => s_axi_control_WVALID,
      I2 => wstate(1),
      I3 => wstate(0),
      I4 => \^s_axi_control_arvalid_0\,
      I5 => \gen_write[1].mem_reg_3\,
      O => \gen_write[1].mem_reg_i_6_n_3\
    );
\gen_write[1].mem_reg_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => s_axi_control_WSTRB(1),
      I1 => s_axi_control_WVALID,
      I2 => wstate(1),
      I3 => wstate(0),
      I4 => \^s_axi_control_arvalid_0\,
      I5 => \gen_write[1].mem_reg_3\,
      O => \gen_write[1].mem_reg_i_7_n_3\
    );
\gen_write[1].mem_reg_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => s_axi_control_WVALID,
      I2 => wstate(1),
      I3 => wstate(0),
      I4 => \^s_axi_control_arvalid_0\,
      I5 => \gen_write[1].mem_reg_3\,
      O => \gen_write[1].mem_reg_i_8_n_3\
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^s_axi_control_arvalid_0\,
      I1 => \rdata[0]_i_2_n_3\,
      I2 => int_lower_threshold_read,
      I3 => \rdata_reg[0]_0\,
      I4 => \rdata_reg[0]_1\,
      I5 => \rdata_reg[0]_2\,
      O => D(0)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[0]\,
      O => \rdata[0]_i_2_n_3\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_reg[10]_0\,
      I1 => \rdata_reg[4]_1\,
      I2 => \^s_axi_control_arvalid_0\,
      I3 => \rdata[10]_i_3_n_3\,
      I4 => int_lower_threshold_read,
      I5 => \rdata_reg[10]_1\,
      O => D(7)
    );
\rdata[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(10),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[10]\,
      O => \rdata[10]_i_3_n_3\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_reg[11]_0\,
      I1 => \rdata_reg[4]_1\,
      I2 => \^s_axi_control_arvalid_0\,
      I3 => \rdata[11]_i_3_n_3\,
      I4 => int_lower_threshold_read,
      I5 => \rdata_reg[11]_1\,
      O => D(8)
    );
\rdata[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(11),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[11]\,
      O => \rdata[11]_i_3_n_3\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_reg[12]_0\,
      I1 => \rdata_reg[4]_1\,
      I2 => \^s_axi_control_arvalid_0\,
      I3 => \rdata[12]_i_3_n_3\,
      I4 => int_lower_threshold_read,
      I5 => \rdata_reg[12]_1\,
      O => D(9)
    );
\rdata[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(12),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[12]\,
      O => \rdata[12]_i_3_n_3\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_reg[13]_0\,
      I1 => \rdata_reg[4]_1\,
      I2 => \^s_axi_control_arvalid_0\,
      I3 => \rdata[13]_i_3_n_3\,
      I4 => int_lower_threshold_read,
      I5 => \rdata_reg[13]_1\,
      O => D(10)
    );
\rdata[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(13),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[13]\,
      O => \rdata[13]_i_3_n_3\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_reg[14]_0\,
      I1 => \rdata_reg[4]_1\,
      I2 => \^s_axi_control_arvalid_0\,
      I3 => \rdata[14]_i_3_n_3\,
      I4 => int_lower_threshold_read,
      I5 => \rdata_reg[14]_1\,
      O => D(11)
    );
\rdata[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(14),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[14]\,
      O => \rdata[14]_i_3_n_3\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_reg[15]_0\,
      I1 => \rdata_reg[4]_1\,
      I2 => \^s_axi_control_arvalid_0\,
      I3 => \rdata[15]_i_3_n_3\,
      I4 => int_lower_threshold_read,
      I5 => \rdata_reg[15]_1\,
      O => D(12)
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(15),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[15]\,
      O => \rdata[15]_i_3_n_3\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_reg[16]_0\,
      I1 => \rdata_reg[4]_1\,
      I2 => \^s_axi_control_arvalid_0\,
      I3 => \rdata[16]_i_3_n_3\,
      I4 => int_lower_threshold_read,
      I5 => \rdata_reg[16]_1\,
      O => D(13)
    );
\rdata[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(16),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[16]\,
      O => \rdata[16]_i_3_n_3\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_reg[17]_0\,
      I1 => \rdata_reg[4]_1\,
      I2 => \^s_axi_control_arvalid_0\,
      I3 => \rdata[17]_i_3_n_3\,
      I4 => int_lower_threshold_read,
      I5 => \rdata_reg[17]_1\,
      O => D(14)
    );
\rdata[17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(17),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[17]\,
      O => \rdata[17]_i_3_n_3\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_reg[18]_0\,
      I1 => \rdata_reg[4]_1\,
      I2 => \^s_axi_control_arvalid_0\,
      I3 => \rdata[18]_i_3_n_3\,
      I4 => int_lower_threshold_read,
      I5 => \rdata_reg[18]_1\,
      O => D(15)
    );
\rdata[18]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(18),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[18]\,
      O => \rdata[18]_i_3_n_3\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_reg[19]_0\,
      I1 => \rdata_reg[4]_1\,
      I2 => \^s_axi_control_arvalid_0\,
      I3 => \rdata[19]_i_3_n_3\,
      I4 => int_lower_threshold_read,
      I5 => \rdata_reg[19]_1\,
      O => D(16)
    );
\rdata[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(19),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[19]\,
      O => \rdata[19]_i_3_n_3\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \^s_axi_control_arvalid_0\,
      I1 => \rdata[1]_i_2_n_3\,
      I2 => int_lower_threshold_read,
      I3 => \rdata_reg[1]_0\,
      I4 => \rdata_reg[1]_1\,
      I5 => \rdata_reg[0]_2\,
      O => D(1)
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[1]\,
      O => \rdata[1]_i_2_n_3\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_reg[20]_0\,
      I1 => \rdata_reg[4]_1\,
      I2 => \^s_axi_control_arvalid_0\,
      I3 => \rdata[20]_i_3_n_3\,
      I4 => int_lower_threshold_read,
      I5 => \rdata_reg[20]_1\,
      O => D(17)
    );
\rdata[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(20),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[20]\,
      O => \rdata[20]_i_3_n_3\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_reg[21]_0\,
      I1 => \rdata_reg[4]_1\,
      I2 => \^s_axi_control_arvalid_0\,
      I3 => \rdata[21]_i_3_n_3\,
      I4 => int_lower_threshold_read,
      I5 => \rdata_reg[21]_1\,
      O => D(18)
    );
\rdata[21]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(21),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[21]\,
      O => \rdata[21]_i_3_n_3\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_reg[22]_0\,
      I1 => \rdata_reg[4]_1\,
      I2 => \^s_axi_control_arvalid_0\,
      I3 => \rdata[22]_i_3_n_3\,
      I4 => int_lower_threshold_read,
      I5 => \rdata_reg[22]_1\,
      O => D(19)
    );
\rdata[22]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(22),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[22]\,
      O => \rdata[22]_i_3_n_3\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_reg[23]_0\,
      I1 => \rdata_reg[4]_1\,
      I2 => \^s_axi_control_arvalid_0\,
      I3 => \rdata[23]_i_3_n_3\,
      I4 => int_lower_threshold_read,
      I5 => \rdata_reg[23]_1\,
      O => D(20)
    );
\rdata[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(23),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[23]\,
      O => \rdata[23]_i_3_n_3\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_reg[24]_0\,
      I1 => \rdata_reg[4]_1\,
      I2 => \^s_axi_control_arvalid_0\,
      I3 => \rdata[24]_i_3_n_3\,
      I4 => int_lower_threshold_read,
      I5 => \rdata_reg[24]_1\,
      O => D(21)
    );
\rdata[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(24),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[24]\,
      O => \rdata[24]_i_3_n_3\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_reg[25]_0\,
      I1 => \rdata_reg[4]_1\,
      I2 => \^s_axi_control_arvalid_0\,
      I3 => \rdata[25]_i_3_n_3\,
      I4 => int_lower_threshold_read,
      I5 => \rdata_reg[25]_1\,
      O => D(22)
    );
\rdata[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(25),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[25]\,
      O => \rdata[25]_i_3_n_3\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_reg[26]_0\,
      I1 => \rdata_reg[4]_1\,
      I2 => \^s_axi_control_arvalid_0\,
      I3 => \rdata[26]_i_3_n_3\,
      I4 => int_lower_threshold_read,
      I5 => \rdata_reg[26]_1\,
      O => D(23)
    );
\rdata[26]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(26),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[26]\,
      O => \rdata[26]_i_3_n_3\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_reg[27]_0\,
      I1 => \rdata_reg[4]_1\,
      I2 => \^s_axi_control_arvalid_0\,
      I3 => \rdata[27]_i_3_n_3\,
      I4 => int_lower_threshold_read,
      I5 => \rdata_reg[27]_1\,
      O => D(24)
    );
\rdata[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(27),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[27]\,
      O => \rdata[27]_i_3_n_3\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_reg[28]_0\,
      I1 => \rdata_reg[4]_1\,
      I2 => \^s_axi_control_arvalid_0\,
      I3 => \rdata[28]_i_3_n_3\,
      I4 => int_lower_threshold_read,
      I5 => \rdata_reg[28]_1\,
      O => D(25)
    );
\rdata[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(28),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[28]\,
      O => \rdata[28]_i_3_n_3\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_reg[29]_0\,
      I1 => \rdata_reg[4]_1\,
      I2 => \^s_axi_control_arvalid_0\,
      I3 => \rdata[29]_i_3_n_3\,
      I4 => int_lower_threshold_read,
      I5 => \rdata_reg[29]_1\,
      O => D(26)
    );
\rdata[29]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(29),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[29]\,
      O => \rdata[29]_i_3_n_3\
    );
\rdata[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[2]\,
      O => \gen_write[1].mem_reg_0\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_reg[30]_0\,
      I1 => \rdata_reg[4]_1\,
      I2 => \^s_axi_control_arvalid_0\,
      I3 => \rdata[30]_i_3_n_3\,
      I4 => int_lower_threshold_read,
      I5 => \rdata_reg[30]_1\,
      O => D(27)
    );
\rdata[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(30),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[30]\,
      O => \rdata[30]_i_3_n_3\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[4]_1\,
      I1 => \rdata_reg[31]_1\,
      I2 => \^s_axi_control_arvalid_0\,
      I3 => \rdata[31]_i_6_n_3\,
      I4 => int_lower_threshold_read,
      I5 => \rdata_reg[31]_2\,
      O => D(28)
    );
\rdata[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => rstate(1),
      I2 => rstate(0),
      O => \^s_axi_control_arvalid_0\
    );
\rdata[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(31),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[31]_0\,
      O => \rdata[31]_i_6_n_3\
    );
\rdata[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[3]\,
      O => \gen_write[1].mem_reg_1\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_reg[4]_0\,
      I1 => \rdata_reg[4]_1\,
      I2 => \^s_axi_control_arvalid_0\,
      I3 => \rdata[4]_i_3_n_3\,
      I4 => int_lower_threshold_read,
      I5 => \rdata_reg[4]_2\,
      O => D(2)
    );
\rdata[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[4]\,
      O => \rdata[4]_i_3_n_3\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_reg[5]_0\,
      I1 => \rdata_reg[4]_1\,
      I2 => \^s_axi_control_arvalid_0\,
      I3 => \rdata[5]_i_3_n_3\,
      I4 => int_lower_threshold_read,
      I5 => \rdata_reg[5]_1\,
      O => D(3)
    );
\rdata[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[5]\,
      O => \rdata[5]_i_3_n_3\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_reg[6]_0\,
      I1 => \rdata_reg[4]_1\,
      I2 => \^s_axi_control_arvalid_0\,
      I3 => \rdata[6]_i_3_n_3\,
      I4 => int_lower_threshold_read,
      I5 => \rdata_reg[6]_1\,
      O => D(4)
    );
\rdata[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[6]\,
      O => \rdata[6]_i_3_n_3\
    );
\rdata[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[7]\,
      O => \gen_write[1].mem_reg_2\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_reg[8]_0\,
      I1 => \rdata_reg[4]_1\,
      I2 => \^s_axi_control_arvalid_0\,
      I3 => \rdata[8]_i_3_n_3\,
      I4 => int_lower_threshold_read,
      I5 => \rdata_reg[8]_1\,
      O => D(5)
    );
\rdata[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(8),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[8]\,
      O => \rdata[8]_i_3_n_3\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_reg[9]_0\,
      I1 => \rdata_reg[4]_1\,
      I2 => \^s_axi_control_arvalid_0\,
      I3 => \rdata[9]_i_3_n_3\,
      I4 => int_lower_threshold_read,
      I5 => \rdata_reg[9]_1\,
      O => D(6)
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(9),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[9]\,
      O => \rdata[9]_i_3_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_control_s_axi_ram_9 is
  port (
    \gen_write[1].mem_reg_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_write[1].mem_reg_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_write[1].mem_reg_2\ : out STD_LOGIC;
    \gen_write[1].mem_reg_3\ : out STD_LOGIC;
    \gen_write[1].mem_reg_4\ : out STD_LOGIC;
    \gen_write[1].mem_reg_5\ : out STD_LOGIC;
    \gen_write[1].mem_reg_6\ : out STD_LOGIC;
    \gen_write[1].mem_reg_7\ : out STD_LOGIC;
    \gen_write[1].mem_reg_8\ : out STD_LOGIC;
    \gen_write[1].mem_reg_9\ : out STD_LOGIC;
    \gen_write[1].mem_reg_10\ : out STD_LOGIC;
    \gen_write[1].mem_reg_11\ : out STD_LOGIC;
    \gen_write[1].mem_reg_12\ : out STD_LOGIC;
    \gen_write[1].mem_reg_13\ : out STD_LOGIC;
    \gen_write[1].mem_reg_14\ : out STD_LOGIC;
    \gen_write[1].mem_reg_15\ : out STD_LOGIC;
    \gen_write[1].mem_reg_16\ : out STD_LOGIC;
    \gen_write[1].mem_reg_17\ : out STD_LOGIC;
    \gen_write[1].mem_reg_18\ : out STD_LOGIC;
    \gen_write[1].mem_reg_19\ : out STD_LOGIC;
    \gen_write[1].mem_reg_20\ : out STD_LOGIC;
    \gen_write[1].mem_reg_21\ : out STD_LOGIC;
    \gen_write[1].mem_reg_22\ : out STD_LOGIC;
    \gen_write[1].mem_reg_23\ : out STD_LOGIC;
    \gen_write[1].mem_reg_24\ : out STD_LOGIC;
    \gen_write[1].mem_reg_25\ : out STD_LOGIC;
    \gen_write[1].mem_reg_26\ : out STD_LOGIC;
    \gen_write[1].mem_reg_27\ : out STD_LOGIC;
    \gen_write[1].mem_reg_28\ : out STD_LOGIC;
    \gen_write[1].mem_reg_29\ : out STD_LOGIC;
    \gen_write[1].mem_reg_30\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[31]\ : in STD_LOGIC;
    \rdata_reg[0]\ : in STD_LOGIC;
    \rdata_reg[1]\ : in STD_LOGIC;
    \rdata_reg[2]\ : in STD_LOGIC;
    \rdata_reg[3]\ : in STD_LOGIC;
    \rdata_reg[4]\ : in STD_LOGIC;
    \rdata_reg[5]\ : in STD_LOGIC;
    \rdata_reg[6]\ : in STD_LOGIC;
    \rdata_reg[7]\ : in STD_LOGIC;
    \rdata_reg[8]\ : in STD_LOGIC;
    \rdata_reg[9]\ : in STD_LOGIC;
    \rdata_reg[10]\ : in STD_LOGIC;
    \rdata_reg[11]\ : in STD_LOGIC;
    \rdata_reg[12]\ : in STD_LOGIC;
    \rdata_reg[13]\ : in STD_LOGIC;
    \rdata_reg[14]\ : in STD_LOGIC;
    \rdata_reg[15]\ : in STD_LOGIC;
    \rdata_reg[16]\ : in STD_LOGIC;
    \rdata_reg[17]\ : in STD_LOGIC;
    \rdata_reg[18]\ : in STD_LOGIC;
    \rdata_reg[19]\ : in STD_LOGIC;
    \rdata_reg[20]\ : in STD_LOGIC;
    \rdata_reg[21]\ : in STD_LOGIC;
    \rdata_reg[22]\ : in STD_LOGIC;
    \rdata_reg[23]\ : in STD_LOGIC;
    \rdata_reg[24]\ : in STD_LOGIC;
    \rdata_reg[25]\ : in STD_LOGIC;
    \rdata_reg[26]\ : in STD_LOGIC;
    \rdata_reg[27]\ : in STD_LOGIC;
    \rdata_reg[28]\ : in STD_LOGIC;
    \rdata_reg[29]\ : in STD_LOGIC;
    \rdata_reg[30]\ : in STD_LOGIC;
    \rdata_reg[31]_0\ : in STD_LOGIC;
    \rdata_reg[2]_0\ : in STD_LOGIC;
    \rdata_reg[2]_1\ : in STD_LOGIC;
    int_lower_threshold_read : in STD_LOGIC;
    \rdata_reg[2]_2\ : in STD_LOGIC;
    \rdata_reg[2]_3\ : in STD_LOGIC;
    \rdata_reg[3]_0\ : in STD_LOGIC;
    \rdata_reg[3]_1\ : in STD_LOGIC;
    \rdata_reg[3]_2\ : in STD_LOGIC;
    \rdata_reg[7]_0\ : in STD_LOGIC;
    \rdata_reg[7]_1\ : in STD_LOGIC;
    \rdata_reg[7]_2\ : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    rstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    wstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_write[1].mem_reg_31\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_control_s_axi_ram_9 : entity is "colorthresholding_accel_control_s_axi_ram";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_control_s_axi_ram_9;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_control_s_axi_ram_9 is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gen_write[1].mem_reg_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_write[1].mem_reg_i_1__0_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_2__0_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_3_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_4_n_3\ : STD_LOGIC;
  signal \rdata[2]_i_4_n_3\ : STD_LOGIC;
  signal \rdata[3]_i_4_n_3\ : STD_LOGIC;
  signal \rdata[7]_i_4_n_3\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_write[1].mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_write[1].mem_reg\ : label is 96;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_write[1].mem_reg\ : label is "control_s_axi_U/int_upper_threshold/gen_write[1].mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_write[1].mem_reg\ : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_write[1].mem_reg\ : label is 2;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_write[1].mem_reg\ : label is 1020;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_write[1].mem_reg\ : label is 31;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rdata[0]_i_3\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \rdata[10]_i_4\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \rdata[11]_i_4\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \rdata[12]_i_4\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \rdata[13]_i_4\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \rdata[14]_i_4\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \rdata[15]_i_4\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \rdata[16]_i_4\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \rdata[17]_i_4\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \rdata[18]_i_4\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \rdata[19]_i_4\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \rdata[1]_i_3\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \rdata[20]_i_4\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \rdata[21]_i_4\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \rdata[22]_i_4\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \rdata[23]_i_4\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \rdata[24]_i_4\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \rdata[25]_i_4\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \rdata[26]_i_4\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \rdata[27]_i_4\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \rdata[28]_i_4\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \rdata[29]_i_4\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \rdata[2]_i_4\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \rdata[30]_i_4\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \rdata[31]_i_7\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \rdata[3]_i_4\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \rdata[4]_i_4\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \rdata[5]_i_4\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \rdata[6]_i_4\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \rdata[7]_i_4\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \rdata[8]_i_4\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \rdata[9]_i_4\ : label is "soft_lutpair149";
begin
  ADDRARDADDR(1 downto 0) <= \^addrardaddr\(1 downto 0);
  \gen_write[1].mem_reg_0\(31 downto 0) <= \^gen_write[1].mem_reg_0\(31 downto 0);
\gen_write[1].mem_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 7) => B"111111111",
      ADDRARDADDR(6 downto 5) => \^addrardaddr\(1 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 7) => B"111111111",
      ADDRBWRADDR(6 downto 5) => address0(1 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \^gen_write[1].mem_reg_0\(31 downto 0),
      DOBDO(31 downto 0) => \gen_write[1].mem_reg_1\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\,
      WEA(3) => \gen_write[1].mem_reg_i_1__0_n_3\,
      WEA(2) => \gen_write[1].mem_reg_i_2__0_n_3\,
      WEA(1) => \gen_write[1].mem_reg_i_3_n_3\,
      WEA(0) => \gen_write[1].mem_reg_i_4_n_3\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_write[1].mem_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARVALID,
      I2 => rstate(1),
      I3 => rstate(0),
      I4 => Q(1),
      O => \^addrardaddr\(1)
    );
\gen_write[1].mem_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => s_axi_control_WVALID,
      I2 => wstate(1),
      I3 => wstate(0),
      I4 => \rdata_reg[2]_3\,
      I5 => \gen_write[1].mem_reg_31\,
      O => \gen_write[1].mem_reg_i_1__0_n_3\
    );
\gen_write[1].mem_reg_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARVALID,
      I2 => rstate(1),
      I3 => rstate(0),
      I4 => Q(0),
      O => \^addrardaddr\(0)
    );
\gen_write[1].mem_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => s_axi_control_WSTRB(2),
      I1 => s_axi_control_WVALID,
      I2 => wstate(1),
      I3 => wstate(0),
      I4 => \rdata_reg[2]_3\,
      I5 => \gen_write[1].mem_reg_31\,
      O => \gen_write[1].mem_reg_i_2__0_n_3\
    );
\gen_write[1].mem_reg_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => s_axi_control_WSTRB(1),
      I1 => s_axi_control_WVALID,
      I2 => wstate(1),
      I3 => wstate(0),
      I4 => \rdata_reg[2]_3\,
      I5 => \gen_write[1].mem_reg_31\,
      O => \gen_write[1].mem_reg_i_3_n_3\
    );
\gen_write[1].mem_reg_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => s_axi_control_WVALID,
      I2 => wstate(1),
      I3 => wstate(0),
      I4 => \rdata_reg[2]_3\,
      I5 => \gen_write[1].mem_reg_31\,
      O => \gen_write[1].mem_reg_i_4_n_3\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(0),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[0]\,
      O => \gen_write[1].mem_reg_2\
    );
\rdata[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(10),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[10]\,
      O => \gen_write[1].mem_reg_9\
    );
\rdata[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(11),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[11]\,
      O => \gen_write[1].mem_reg_10\
    );
\rdata[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(12),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[12]\,
      O => \gen_write[1].mem_reg_11\
    );
\rdata[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(13),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[13]\,
      O => \gen_write[1].mem_reg_12\
    );
\rdata[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(14),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[14]\,
      O => \gen_write[1].mem_reg_13\
    );
\rdata[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(15),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[15]\,
      O => \gen_write[1].mem_reg_14\
    );
\rdata[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(16),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[16]\,
      O => \gen_write[1].mem_reg_15\
    );
\rdata[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(17),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[17]\,
      O => \gen_write[1].mem_reg_16\
    );
\rdata[18]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(18),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[18]\,
      O => \gen_write[1].mem_reg_17\
    );
\rdata[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(19),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[19]\,
      O => \gen_write[1].mem_reg_18\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(1),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[1]\,
      O => \gen_write[1].mem_reg_3\
    );
\rdata[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(20),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[20]\,
      O => \gen_write[1].mem_reg_19\
    );
\rdata[21]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(21),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[21]\,
      O => \gen_write[1].mem_reg_20\
    );
\rdata[22]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(22),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[22]\,
      O => \gen_write[1].mem_reg_21\
    );
\rdata[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(23),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[23]\,
      O => \gen_write[1].mem_reg_22\
    );
\rdata[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(24),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[24]\,
      O => \gen_write[1].mem_reg_23\
    );
\rdata[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(25),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[25]\,
      O => \gen_write[1].mem_reg_24\
    );
\rdata[26]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(26),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[26]\,
      O => \gen_write[1].mem_reg_25\
    );
\rdata[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(27),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[27]\,
      O => \gen_write[1].mem_reg_26\
    );
\rdata[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(28),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[28]\,
      O => \gen_write[1].mem_reg_27\
    );
\rdata[29]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(29),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[29]\,
      O => \gen_write[1].mem_reg_28\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEEFE"
    )
        port map (
      I0 => \rdata_reg[2]_0\,
      I1 => \rdata_reg[2]_1\,
      I2 => \rdata[2]_i_4_n_3\,
      I3 => int_lower_threshold_read,
      I4 => \rdata_reg[2]_2\,
      I5 => \rdata_reg[2]_3\,
      O => D(0)
    );
\rdata[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(2),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[2]\,
      O => \rdata[2]_i_4_n_3\
    );
\rdata[30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(30),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[30]\,
      O => \gen_write[1].mem_reg_29\
    );
\rdata[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(31),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[31]_0\,
      O => \gen_write[1].mem_reg_30\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEEFE"
    )
        port map (
      I0 => \rdata_reg[3]_0\,
      I1 => \rdata_reg[3]_1\,
      I2 => \rdata[3]_i_4_n_3\,
      I3 => int_lower_threshold_read,
      I4 => \rdata_reg[3]_2\,
      I5 => \rdata_reg[2]_3\,
      O => D(1)
    );
\rdata[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(3),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[3]\,
      O => \rdata[3]_i_4_n_3\
    );
\rdata[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(4),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[4]\,
      O => \gen_write[1].mem_reg_4\
    );
\rdata[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(5),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[5]\,
      O => \gen_write[1].mem_reg_5\
    );
\rdata[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(6),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[6]\,
      O => \gen_write[1].mem_reg_6\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFEEEFE"
    )
        port map (
      I0 => \rdata_reg[7]_0\,
      I1 => \rdata_reg[7]_1\,
      I2 => \rdata[7]_i_4_n_3\,
      I3 => int_lower_threshold_read,
      I4 => \rdata_reg[7]_2\,
      I5 => \rdata_reg[2]_3\,
      O => D(2)
    );
\rdata[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(7),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[7]\,
      O => \rdata[7]_i_4_n_3\
    );
\rdata[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(8),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[8]\,
      O => \gen_write[1].mem_reg_7\
    );
\rdata[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(9),
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[9]\,
      O => \gen_write[1].mem_reg_8\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_shiftReg is
  port (
    \SRL_SIG_reg[0][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][6]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][8]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][9]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][10]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][11]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][12]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][13]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][14]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][15]_1\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[0][15]_2\ : in STD_LOGIC;
    ap_return_0_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_shiftReg : entity is "colorthresholding_accel_fifo_w16_d2_S_shiftReg";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_shiftReg;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      I4 => \SRL_SIG_reg[0][15]_2\,
      I5 => ap_return_0_preg(0),
      O => \SRL_SIG_reg[0][15]_0\(0)
    );
\SRL_SIG[0][10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(10),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(10),
      I4 => \SRL_SIG_reg[0][15]_2\,
      I5 => ap_return_0_preg(10),
      O => \SRL_SIG_reg[0][15]_0\(10)
    );
\SRL_SIG[0][11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(11),
      I4 => \SRL_SIG_reg[0][15]_2\,
      I5 => ap_return_0_preg(11),
      O => \SRL_SIG_reg[0][15]_0\(11)
    );
\SRL_SIG[0][12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(12),
      I4 => \SRL_SIG_reg[0][15]_2\,
      I5 => ap_return_0_preg(12),
      O => \SRL_SIG_reg[0][15]_0\(12)
    );
\SRL_SIG[0][13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(13),
      I4 => \SRL_SIG_reg[0][15]_2\,
      I5 => ap_return_0_preg(13),
      O => \SRL_SIG_reg[0][15]_0\(13)
    );
\SRL_SIG[0][14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(14),
      I4 => \SRL_SIG_reg[0][15]_2\,
      I5 => ap_return_0_preg(14),
      O => \SRL_SIG_reg[0][15]_0\(14)
    );
\SRL_SIG[0][15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(15),
      I4 => \SRL_SIG_reg[0][15]_2\,
      I5 => ap_return_0_preg(15),
      O => \SRL_SIG_reg[0][15]_0\(15)
    );
\SRL_SIG[0][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(1),
      I4 => \SRL_SIG_reg[0][15]_2\,
      I5 => ap_return_0_preg(1),
      O => \SRL_SIG_reg[0][15]_0\(1)
    );
\SRL_SIG[0][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(2),
      I4 => \SRL_SIG_reg[0][15]_2\,
      I5 => ap_return_0_preg(2),
      O => \SRL_SIG_reg[0][15]_0\(2)
    );
\SRL_SIG[0][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(3),
      I4 => \SRL_SIG_reg[0][15]_2\,
      I5 => ap_return_0_preg(3),
      O => \SRL_SIG_reg[0][15]_0\(3)
    );
\SRL_SIG[0][4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(4),
      I4 => \SRL_SIG_reg[0][15]_2\,
      I5 => ap_return_0_preg(4),
      O => \SRL_SIG_reg[0][15]_0\(4)
    );
\SRL_SIG[0][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(5),
      I4 => \SRL_SIG_reg[0][15]_2\,
      I5 => ap_return_0_preg(5),
      O => \SRL_SIG_reg[0][15]_0\(5)
    );
\SRL_SIG[0][6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(6),
      I4 => \SRL_SIG_reg[0][15]_2\,
      I5 => ap_return_0_preg(6),
      O => \SRL_SIG_reg[0][15]_0\(6)
    );
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(7),
      I4 => \SRL_SIG_reg[0][15]_2\,
      I5 => ap_return_0_preg(7),
      O => \SRL_SIG_reg[0][15]_0\(7)
    );
\SRL_SIG[0][8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(8),
      I4 => \SRL_SIG_reg[0][15]_2\,
      I5 => ap_return_0_preg(8),
      O => \SRL_SIG_reg[0][15]_0\(8)
    );
\SRL_SIG[0][9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(9),
      I4 => \SRL_SIG_reg[0][15]_2\,
      I5 => ap_return_0_preg(9),
      O => \SRL_SIG_reg[0][15]_0\(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_3\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_3\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_3\(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_3\(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_3\(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_3\(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_3\(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_3\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_3\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_3\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_3\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_3\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_3\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_3\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_3\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_3\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\ap_return_0_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => \SRL_SIG_reg[0][0]_0\
    );
\ap_return_0_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(10),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(10),
      O => \SRL_SIG_reg[0][10]_0\
    );
\ap_return_0_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(11),
      O => \SRL_SIG_reg[0][11]_0\
    );
\ap_return_0_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(12),
      O => \SRL_SIG_reg[0][12]_0\
    );
\ap_return_0_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(13),
      O => \SRL_SIG_reg[0][13]_0\
    );
\ap_return_0_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(14),
      O => \SRL_SIG_reg[0][14]_0\
    );
\ap_return_0_preg[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(15),
      O => \SRL_SIG_reg[0][15]_1\
    );
\ap_return_0_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => \SRL_SIG_reg[0][1]_0\
    );
\ap_return_0_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => \SRL_SIG_reg[0][2]_0\
    );
\ap_return_0_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => \SRL_SIG_reg[0][3]_0\
    );
\ap_return_0_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => \SRL_SIG_reg[0][4]_0\
    );
\ap_return_0_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => \SRL_SIG_reg[0][5]_0\
    );
\ap_return_0_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => \SRL_SIG_reg[0][6]_0\
    );
\ap_return_0_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => \SRL_SIG_reg[0][7]_0\
    );
\ap_return_0_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(8),
      O => \SRL_SIG_reg[0][8]_0\
    );
\ap_return_0_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(9),
      O => \SRL_SIG_reg[0][9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_shiftReg_30 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][6]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][8]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][9]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][10]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][11]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][12]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][13]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][14]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[0][15]_1\ : in STD_LOGIC;
    ap_return_1_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][15]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_shiftReg_30 : entity is "colorthresholding_accel_fifo_w16_d2_S_shiftReg";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_shiftReg_30;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_shiftReg_30 is
  signal \SRL_SIG_reg_n_3_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][9]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][9]\ : STD_LOGIC;
begin
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][0]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_3_[1][0]\,
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_1_preg(0),
      O => D(0)
    );
\SRL_SIG[0][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][10]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_3_[1][10]\,
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_1_preg(10),
      O => D(10)
    );
\SRL_SIG[0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][11]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_3_[1][11]\,
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_1_preg(11),
      O => D(11)
    );
\SRL_SIG[0][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][12]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_3_[1][12]\,
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_1_preg(12),
      O => D(12)
    );
\SRL_SIG[0][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][13]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_3_[1][13]\,
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_1_preg(13),
      O => D(13)
    );
\SRL_SIG[0][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][14]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_3_[1][14]\,
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_1_preg(14),
      O => D(14)
    );
\SRL_SIG[0][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][15]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_3_[1][15]\,
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_1_preg(15),
      O => D(15)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][1]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_3_[1][1]\,
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_1_preg(1),
      O => D(1)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][2]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_3_[1][2]\,
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_1_preg(2),
      O => D(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][3]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_3_[1][3]\,
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_1_preg(3),
      O => D(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][4]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_3_[1][4]\,
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_1_preg(4),
      O => D(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][5]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_3_[1][5]\,
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_1_preg(5),
      O => D(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][6]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_3_[1][6]\,
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_1_preg(6),
      O => D(6)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][7]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_3_[1][7]\,
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_1_preg(7),
      O => D(7)
    );
\SRL_SIG[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][8]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_3_[1][8]\,
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_1_preg(8),
      O => D(8)
    );
\SRL_SIG[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][9]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_3_[1][9]\,
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_1_preg(9),
      O => D(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_2\(0),
      Q => \SRL_SIG_reg_n_3_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_2\(10),
      Q => \SRL_SIG_reg_n_3_[0][10]\,
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_2\(11),
      Q => \SRL_SIG_reg_n_3_[0][11]\,
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_2\(12),
      Q => \SRL_SIG_reg_n_3_[0][12]\,
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_2\(13),
      Q => \SRL_SIG_reg_n_3_[0][13]\,
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_2\(14),
      Q => \SRL_SIG_reg_n_3_[0][14]\,
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_2\(15),
      Q => \SRL_SIG_reg_n_3_[0][15]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_2\(1),
      Q => \SRL_SIG_reg_n_3_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_2\(2),
      Q => \SRL_SIG_reg_n_3_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_2\(3),
      Q => \SRL_SIG_reg_n_3_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_2\(4),
      Q => \SRL_SIG_reg_n_3_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_2\(5),
      Q => \SRL_SIG_reg_n_3_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_2\(6),
      Q => \SRL_SIG_reg_n_3_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_2\(7),
      Q => \SRL_SIG_reg_n_3_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_2\(8),
      Q => \SRL_SIG_reg_n_3_[0][8]\,
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_2\(9),
      Q => \SRL_SIG_reg_n_3_[0][9]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_3_[0][0]\,
      Q => \SRL_SIG_reg_n_3_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_3_[0][10]\,
      Q => \SRL_SIG_reg_n_3_[1][10]\,
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_3_[0][11]\,
      Q => \SRL_SIG_reg_n_3_[1][11]\,
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_3_[0][12]\,
      Q => \SRL_SIG_reg_n_3_[1][12]\,
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_3_[0][13]\,
      Q => \SRL_SIG_reg_n_3_[1][13]\,
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_3_[0][14]\,
      Q => \SRL_SIG_reg_n_3_[1][14]\,
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_3_[0][15]\,
      Q => \SRL_SIG_reg_n_3_[1][15]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_3_[0][1]\,
      Q => \SRL_SIG_reg_n_3_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_3_[0][2]\,
      Q => \SRL_SIG_reg_n_3_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_3_[0][3]\,
      Q => \SRL_SIG_reg_n_3_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_3_[0][4]\,
      Q => \SRL_SIG_reg_n_3_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_3_[0][5]\,
      Q => \SRL_SIG_reg_n_3_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_3_[0][6]\,
      Q => \SRL_SIG_reg_n_3_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_3_[0][7]\,
      Q => \SRL_SIG_reg_n_3_[1][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_3_[0][8]\,
      Q => \SRL_SIG_reg_n_3_[1][8]\,
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_3_[0][9]\,
      Q => \SRL_SIG_reg_n_3_[1][9]\,
      R => '0'
    );
\ap_return_1_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][0]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_3_[1][0]\,
      O => \SRL_SIG_reg[0][0]_0\
    );
\ap_return_1_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][10]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_3_[1][10]\,
      O => \SRL_SIG_reg[0][10]_0\
    );
\ap_return_1_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][11]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_3_[1][11]\,
      O => \SRL_SIG_reg[0][11]_0\
    );
\ap_return_1_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][12]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_3_[1][12]\,
      O => \SRL_SIG_reg[0][12]_0\
    );
\ap_return_1_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][13]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_3_[1][13]\,
      O => \SRL_SIG_reg[0][13]_0\
    );
\ap_return_1_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][14]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_3_[1][14]\,
      O => \SRL_SIG_reg[0][14]_0\
    );
\ap_return_1_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][15]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_3_[1][15]\,
      O => \SRL_SIG_reg[0][15]_0\
    );
\ap_return_1_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][1]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_3_[1][1]\,
      O => \SRL_SIG_reg[0][1]_0\
    );
\ap_return_1_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][2]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_3_[1][2]\,
      O => \SRL_SIG_reg[0][2]_0\
    );
\ap_return_1_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][3]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_3_[1][3]\,
      O => \SRL_SIG_reg[0][3]_0\
    );
\ap_return_1_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][4]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_3_[1][4]\,
      O => \SRL_SIG_reg[0][4]_0\
    );
\ap_return_1_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][5]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_3_[1][5]\,
      O => \SRL_SIG_reg[0][5]_0\
    );
\ap_return_1_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][6]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_3_[1][6]\,
      O => \SRL_SIG_reg[0][6]_0\
    );
\ap_return_1_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][7]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_3_[1][7]\,
      O => \SRL_SIG_reg[0][7]_0\
    );
\ap_return_1_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][8]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_3_[1][8]\,
      O => \SRL_SIG_reg[0][8]_0\
    );
\ap_return_1_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][9]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_3_[1][9]\,
      O => \SRL_SIG_reg[0][9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_shiftReg_39 is
  port (
    shiftReg_ce : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC;
    img_width_loc_i_channel_full_n : in STD_LOGIC;
    p_src_mat_rows_c_i_empty_n : in STD_LOGIC;
    colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start : in STD_LOGIC;
    p_src_mat_cols_c_i_empty_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_shiftReg_39 : entity is "colorthresholding_accel_fifo_w16_d2_S_shiftReg";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_shiftReg_39;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_shiftReg_39 is
  signal \SRL_SIG_reg_n_3_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][9]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][9]\ : STD_LOGIC;
  signal \^shiftreg_ce\ : STD_LOGIC;
begin
  shiftReg_ce <= \^shiftreg_ce\;
\SRL_SIG[0][15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440000000"
    )
        port map (
      I0 => \SRL_SIG_reg[0][15]_0\,
      I1 => img_width_loc_i_channel_full_n,
      I2 => p_src_mat_rows_c_i_empty_n,
      I3 => colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start,
      I4 => p_src_mat_cols_c_i_empty_n,
      I5 => ap_done_reg,
      O => \^shiftreg_ce\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(0),
      Q => \SRL_SIG_reg_n_3_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(10),
      Q => \SRL_SIG_reg_n_3_[0][10]\,
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(11),
      Q => \SRL_SIG_reg_n_3_[0][11]\,
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(12),
      Q => \SRL_SIG_reg_n_3_[0][12]\,
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(13),
      Q => \SRL_SIG_reg_n_3_[0][13]\,
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(14),
      Q => \SRL_SIG_reg_n_3_[0][14]\,
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(15),
      Q => \SRL_SIG_reg_n_3_[0][15]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(1),
      Q => \SRL_SIG_reg_n_3_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(2),
      Q => \SRL_SIG_reg_n_3_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(3),
      Q => \SRL_SIG_reg_n_3_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(4),
      Q => \SRL_SIG_reg_n_3_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(5),
      Q => \SRL_SIG_reg_n_3_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(6),
      Q => \SRL_SIG_reg_n_3_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(7),
      Q => \SRL_SIG_reg_n_3_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(8),
      Q => \SRL_SIG_reg_n_3_[0][8]\,
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(9),
      Q => \SRL_SIG_reg_n_3_[0][9]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_3_[0][0]\,
      Q => \SRL_SIG_reg_n_3_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_3_[0][10]\,
      Q => \SRL_SIG_reg_n_3_[1][10]\,
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_3_[0][11]\,
      Q => \SRL_SIG_reg_n_3_[1][11]\,
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_3_[0][12]\,
      Q => \SRL_SIG_reg_n_3_[1][12]\,
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_3_[0][13]\,
      Q => \SRL_SIG_reg_n_3_[1][13]\,
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_3_[0][14]\,
      Q => \SRL_SIG_reg_n_3_[1][14]\,
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_3_[0][15]\,
      Q => \SRL_SIG_reg_n_3_[1][15]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_3_[0][1]\,
      Q => \SRL_SIG_reg_n_3_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_3_[0][2]\,
      Q => \SRL_SIG_reg_n_3_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_3_[0][3]\,
      Q => \SRL_SIG_reg_n_3_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_3_[0][4]\,
      Q => \SRL_SIG_reg_n_3_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_3_[0][5]\,
      Q => \SRL_SIG_reg_n_3_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_3_[0][6]\,
      Q => \SRL_SIG_reg_n_3_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_3_[0][7]\,
      Q => \SRL_SIG_reg_n_3_[1][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_3_[0][8]\,
      Q => \SRL_SIG_reg_n_3_[1][8]\,
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_3_[0][9]\,
      Q => \SRL_SIG_reg_n_3_[1][9]\,
      R => '0'
    );
p_reg_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][7]\,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg_n_3_[1][7]\,
      O => B(7)
    );
p_reg_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][6]\,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg_n_3_[1][6]\,
      O => B(6)
    );
p_reg_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][5]\,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg_n_3_[1][5]\,
      O => B(5)
    );
p_reg_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][4]\,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg_n_3_[1][4]\,
      O => B(4)
    );
p_reg_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][3]\,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg_n_3_[1][3]\,
      O => B(3)
    );
p_reg_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][2]\,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg_n_3_[1][2]\,
      O => B(2)
    );
p_reg_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][1]\,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg_n_3_[1][1]\,
      O => B(1)
    );
p_reg_reg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][0]\,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg_n_3_[1][0]\,
      O => B(0)
    );
p_reg_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][15]\,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg_n_3_[1][15]\,
      O => B(15)
    );
p_reg_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][14]\,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg_n_3_[1][14]\,
      O => B(14)
    );
p_reg_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][13]\,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg_n_3_[1][13]\,
      O => B(13)
    );
p_reg_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][12]\,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg_n_3_[1][12]\,
      O => B(12)
    );
p_reg_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][11]\,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg_n_3_[1][11]\,
      O => B(11)
    );
p_reg_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][10]\,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg_n_3_[1][10]\,
      O => B(10)
    );
p_reg_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][9]\,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg_n_3_[1][9]\,
      O => B(9)
    );
p_reg_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][8]\,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg_n_3_[1][8]\,
      O => B(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_shiftReg_40 is
  port (
    shiftReg_ce : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_sync_reg_channel_write_img_height_loc_i_channel : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC;
    p_src_mat_rows_c_i_empty_n : in STD_LOGIC;
    colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start : in STD_LOGIC;
    p_src_mat_cols_c_i_empty_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_shiftReg_40 : entity is "colorthresholding_accel_fifo_w16_d2_S_shiftReg";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_shiftReg_40;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_shiftReg_40 is
  signal \SRL_SIG_reg_n_3_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[0][9]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_3_[1][9]\ : STD_LOGIC;
  signal \^shiftreg_ce\ : STD_LOGIC;
begin
  shiftReg_ce <= \^shiftreg_ce\;
\SRL_SIG[0][15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440000000"
    )
        port map (
      I0 => ap_sync_reg_channel_write_img_height_loc_i_channel,
      I1 => \SRL_SIG_reg[0][15]_0\,
      I2 => p_src_mat_rows_c_i_empty_n,
      I3 => colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start,
      I4 => p_src_mat_cols_c_i_empty_n,
      I5 => ap_done_reg,
      O => \^shiftreg_ce\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0][15]_1\(0),
      Q => \SRL_SIG_reg_n_3_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0][15]_1\(10),
      Q => \SRL_SIG_reg_n_3_[0][10]\,
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0][15]_1\(11),
      Q => \SRL_SIG_reg_n_3_[0][11]\,
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0][15]_1\(12),
      Q => \SRL_SIG_reg_n_3_[0][12]\,
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0][15]_1\(13),
      Q => \SRL_SIG_reg_n_3_[0][13]\,
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0][15]_1\(14),
      Q => \SRL_SIG_reg_n_3_[0][14]\,
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0][15]_1\(15),
      Q => \SRL_SIG_reg_n_3_[0][15]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0][15]_1\(1),
      Q => \SRL_SIG_reg_n_3_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0][15]_1\(2),
      Q => \SRL_SIG_reg_n_3_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0][15]_1\(3),
      Q => \SRL_SIG_reg_n_3_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0][15]_1\(4),
      Q => \SRL_SIG_reg_n_3_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0][15]_1\(5),
      Q => \SRL_SIG_reg_n_3_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0][15]_1\(6),
      Q => \SRL_SIG_reg_n_3_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0][15]_1\(7),
      Q => \SRL_SIG_reg_n_3_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0][15]_1\(8),
      Q => \SRL_SIG_reg_n_3_[0][8]\,
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0][15]_1\(9),
      Q => \SRL_SIG_reg_n_3_[0][9]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_3_[0][0]\,
      Q => \SRL_SIG_reg_n_3_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_3_[0][10]\,
      Q => \SRL_SIG_reg_n_3_[1][10]\,
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_3_[0][11]\,
      Q => \SRL_SIG_reg_n_3_[1][11]\,
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_3_[0][12]\,
      Q => \SRL_SIG_reg_n_3_[1][12]\,
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_3_[0][13]\,
      Q => \SRL_SIG_reg_n_3_[1][13]\,
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_3_[0][14]\,
      Q => \SRL_SIG_reg_n_3_[1][14]\,
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_3_[0][15]\,
      Q => \SRL_SIG_reg_n_3_[1][15]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_3_[0][1]\,
      Q => \SRL_SIG_reg_n_3_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_3_[0][2]\,
      Q => \SRL_SIG_reg_n_3_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_3_[0][3]\,
      Q => \SRL_SIG_reg_n_3_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_3_[0][4]\,
      Q => \SRL_SIG_reg_n_3_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_3_[0][5]\,
      Q => \SRL_SIG_reg_n_3_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_3_[0][6]\,
      Q => \SRL_SIG_reg_n_3_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_3_[0][7]\,
      Q => \SRL_SIG_reg_n_3_[1][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_3_[0][8]\,
      Q => \SRL_SIG_reg_n_3_[1][8]\,
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg_n_3_[0][9]\,
      Q => \SRL_SIG_reg_n_3_[1][9]\,
      R => '0'
    );
p_reg_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][15]\,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg_n_3_[1][15]\,
      O => A(15)
    );
p_reg_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][14]\,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg_n_3_[1][14]\,
      O => A(14)
    );
p_reg_reg_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][13]\,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg_n_3_[1][13]\,
      O => A(13)
    );
p_reg_reg_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][12]\,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg_n_3_[1][12]\,
      O => A(12)
    );
p_reg_reg_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][11]\,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg_n_3_[1][11]\,
      O => A(11)
    );
p_reg_reg_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][10]\,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg_n_3_[1][10]\,
      O => A(10)
    );
p_reg_reg_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][9]\,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg_n_3_[1][9]\,
      O => A(9)
    );
p_reg_reg_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][8]\,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg_n_3_[1][8]\,
      O => A(8)
    );
p_reg_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][7]\,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg_n_3_[1][7]\,
      O => A(7)
    );
p_reg_reg_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][6]\,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg_n_3_[1][6]\,
      O => A(6)
    );
p_reg_reg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][5]\,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg_n_3_[1][5]\,
      O => A(5)
    );
p_reg_reg_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][4]\,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg_n_3_[1][4]\,
      O => A(4)
    );
p_reg_reg_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][3]\,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg_n_3_[1][3]\,
      O => A(3)
    );
p_reg_reg_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][2]\,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg_n_3_[1][2]\,
      O => A(2)
    );
p_reg_reg_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][1]\,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg_n_3_[1][1]\,
      O => A(1)
    );
p_reg_reg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_3_[0][0]\,
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg_n_3_[1][0]\,
      O => A(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w24_d2_S_shiftReg is
  port (
    \SRL_SIG_reg[0][23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][22]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][23]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][22]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][23]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][22]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][23]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][22]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][23]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][22]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][23]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][22]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][6]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][7]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][6]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][7]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][6]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][7]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][6]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][14]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][15]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][14]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][15]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][14]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][15]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][14]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln890_5_reg_774_reg[0]\ : in STD_LOGIC;
    \icmp_ln890_5_reg_774_reg[0]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln56_11_reg_779_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln890_3_reg_744_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln56_7_reg_749_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln890_1_reg_714_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln56_3_reg_719_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln890_4_fu_353_p2_carry_i_4_0 : in STD_LOGIC;
    icmp_ln890_5_fu_363_p2_carry_i_5_0 : in STD_LOGIC;
    \icmp_ln56_9_reg_759_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln56_8_reg_754_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln56_5_reg_729_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln56_4_reg_724_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln56_1_reg_699_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln890_4_reg_764_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln56_10_reg_769_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln890_2_reg_734_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln56_6_reg_739_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln890_reg_704_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln56_2_reg_709_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w24_d2_S_shiftReg : entity is "colorthresholding_accel_fifo_w24_d2_S_shiftReg";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w24_d2_S_shiftReg;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w24_d2_S_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal icmp_ln56_2_fu_298_p2_carry_i_11_n_3 : STD_LOGIC;
  signal icmp_ln56_2_fu_298_p2_carry_i_12_n_3 : STD_LOGIC;
  signal icmp_ln56_2_fu_298_p2_carry_i_13_n_3 : STD_LOGIC;
  signal icmp_ln56_2_fu_298_p2_carry_i_14_n_3 : STD_LOGIC;
  signal icmp_ln56_2_fu_298_p2_carry_i_15_n_3 : STD_LOGIC;
  signal icmp_ln56_2_fu_298_p2_carry_i_16_n_3 : STD_LOGIC;
  signal icmp_ln56_2_fu_298_p2_carry_i_17_n_3 : STD_LOGIC;
  signal icmp_ln56_2_fu_298_p2_carry_i_9_n_3 : STD_LOGIC;
  signal icmp_ln56_3_fu_308_p2_carry_i_10_n_3 : STD_LOGIC;
  signal icmp_ln56_3_fu_308_p2_carry_i_11_n_3 : STD_LOGIC;
  signal icmp_ln56_3_fu_308_p2_carry_i_12_n_3 : STD_LOGIC;
  signal icmp_ln56_3_fu_308_p2_carry_i_13_n_3 : STD_LOGIC;
  signal icmp_ln56_3_fu_308_p2_carry_i_14_n_3 : STD_LOGIC;
  signal icmp_ln56_3_fu_308_p2_carry_i_15_n_3 : STD_LOGIC;
  signal icmp_ln56_3_fu_308_p2_carry_i_16_n_3 : STD_LOGIC;
  signal icmp_ln56_3_fu_308_p2_carry_i_9_n_3 : STD_LOGIC;
  signal icmp_ln56_fu_283_p2_carry_i_10_n_3 : STD_LOGIC;
  signal icmp_ln56_fu_283_p2_carry_i_11_n_3 : STD_LOGIC;
  signal icmp_ln56_fu_283_p2_carry_i_12_n_3 : STD_LOGIC;
  signal icmp_ln56_fu_283_p2_carry_i_13_n_3 : STD_LOGIC;
  signal icmp_ln56_fu_283_p2_carry_i_14_n_3 : STD_LOGIC;
  signal icmp_ln56_fu_283_p2_carry_i_15_n_3 : STD_LOGIC;
  signal icmp_ln56_fu_283_p2_carry_i_16_n_3 : STD_LOGIC;
  signal icmp_ln56_fu_283_p2_carry_i_9_n_3 : STD_LOGIC;
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
icmp_ln56_10_fu_358_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln56_10_reg_769_reg[0]\(7),
      I1 => icmp_ln56_2_fu_298_p2_carry_i_9_n_3,
      I2 => \icmp_ln56_10_reg_769_reg[0]\(6),
      I3 => \SRL_SIG_reg[1]_1\(14),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(14),
      O => \SRL_SIG_reg[1][14]_1\(3)
    );
icmp_ln56_10_fu_358_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln56_10_reg_769_reg[0]\(5),
      I1 => icmp_ln56_2_fu_298_p2_carry_i_11_n_3,
      I2 => \icmp_ln56_10_reg_769_reg[0]\(4),
      I3 => \SRL_SIG_reg[1]_1\(12),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(12),
      O => \SRL_SIG_reg[1][14]_1\(2)
    );
icmp_ln56_10_fu_358_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln56_10_reg_769_reg[0]\(3),
      I1 => icmp_ln56_2_fu_298_p2_carry_i_12_n_3,
      I2 => \icmp_ln56_10_reg_769_reg[0]\(2),
      I3 => \SRL_SIG_reg[1]_1\(10),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(10),
      O => \SRL_SIG_reg[1][14]_1\(1)
    );
icmp_ln56_10_fu_358_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln56_10_reg_769_reg[0]\(1),
      I1 => icmp_ln56_2_fu_298_p2_carry_i_13_n_3,
      I2 => \icmp_ln56_10_reg_769_reg[0]\(0),
      I3 => \SRL_SIG_reg[1]_1\(8),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(8),
      O => \SRL_SIG_reg[1][14]_1\(0)
    );
icmp_ln56_10_fu_358_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(15),
      I3 => \icmp_ln56_10_reg_769_reg[0]\(7),
      I4 => icmp_ln56_2_fu_298_p2_carry_i_14_n_3,
      I5 => \icmp_ln56_10_reg_769_reg[0]\(6),
      O => \SRL_SIG_reg[0][15]_1\(3)
    );
icmp_ln56_10_fu_358_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(13),
      I3 => \icmp_ln56_10_reg_769_reg[0]\(5),
      I4 => icmp_ln56_2_fu_298_p2_carry_i_15_n_3,
      I5 => \icmp_ln56_10_reg_769_reg[0]\(4),
      O => \SRL_SIG_reg[0][15]_1\(2)
    );
icmp_ln56_10_fu_358_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(11),
      I3 => \icmp_ln56_10_reg_769_reg[0]\(3),
      I4 => icmp_ln56_2_fu_298_p2_carry_i_16_n_3,
      I5 => \icmp_ln56_10_reg_769_reg[0]\(2),
      O => \SRL_SIG_reg[0][15]_1\(1)
    );
icmp_ln56_10_fu_358_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(9),
      I3 => \icmp_ln56_10_reg_769_reg[0]\(1),
      I4 => icmp_ln56_2_fu_298_p2_carry_i_17_n_3,
      I5 => \icmp_ln56_10_reg_769_reg[0]\(0),
      O => \SRL_SIG_reg[0][15]_1\(0)
    );
icmp_ln56_11_fu_368_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln56_11_reg_779_reg[0]\(7),
      I1 => icmp_ln56_3_fu_308_p2_carry_i_9_n_3,
      I2 => \icmp_ln56_11_reg_779_reg[0]\(6),
      I3 => \SRL_SIG_reg[1]_1\(22),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(22),
      O => \SRL_SIG_reg[1][22]_1\(3)
    );
icmp_ln56_11_fu_368_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln56_11_reg_779_reg[0]\(5),
      I1 => icmp_ln56_3_fu_308_p2_carry_i_10_n_3,
      I2 => \icmp_ln56_11_reg_779_reg[0]\(4),
      I3 => \SRL_SIG_reg[1]_1\(20),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(20),
      O => \SRL_SIG_reg[1][22]_1\(2)
    );
icmp_ln56_11_fu_368_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln56_11_reg_779_reg[0]\(3),
      I1 => icmp_ln56_3_fu_308_p2_carry_i_11_n_3,
      I2 => \icmp_ln56_11_reg_779_reg[0]\(2),
      I3 => \SRL_SIG_reg[1]_1\(18),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(18),
      O => \SRL_SIG_reg[1][22]_1\(1)
    );
icmp_ln56_11_fu_368_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln56_11_reg_779_reg[0]\(1),
      I1 => icmp_ln56_3_fu_308_p2_carry_i_12_n_3,
      I2 => \icmp_ln56_11_reg_779_reg[0]\(0),
      I3 => \SRL_SIG_reg[1]_1\(16),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(16),
      O => \SRL_SIG_reg[1][22]_1\(0)
    );
icmp_ln56_11_fu_368_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(23),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(23),
      I3 => \icmp_ln56_11_reg_779_reg[0]\(7),
      I4 => icmp_ln56_3_fu_308_p2_carry_i_13_n_3,
      I5 => \icmp_ln56_11_reg_779_reg[0]\(6),
      O => \SRL_SIG_reg[0][23]_1\(3)
    );
icmp_ln56_11_fu_368_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(21),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(21),
      I3 => \icmp_ln56_11_reg_779_reg[0]\(5),
      I4 => icmp_ln56_3_fu_308_p2_carry_i_14_n_3,
      I5 => \icmp_ln56_11_reg_779_reg[0]\(4),
      O => \SRL_SIG_reg[0][23]_1\(2)
    );
icmp_ln56_11_fu_368_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(19),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(19),
      I3 => \icmp_ln56_11_reg_779_reg[0]\(3),
      I4 => icmp_ln56_3_fu_308_p2_carry_i_15_n_3,
      I5 => \icmp_ln56_11_reg_779_reg[0]\(2),
      O => \SRL_SIG_reg[0][23]_1\(1)
    );
icmp_ln56_11_fu_368_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(17),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(17),
      I3 => \icmp_ln56_11_reg_779_reg[0]\(1),
      I4 => icmp_ln56_3_fu_308_p2_carry_i_16_n_3,
      I5 => \icmp_ln56_11_reg_779_reg[0]\(0),
      O => \SRL_SIG_reg[0][23]_1\(0)
    );
icmp_ln56_1_fu_288_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln56_1_reg_699_reg[0]\(7),
      I1 => icmp_ln56_fu_283_p2_carry_i_9_n_3,
      I2 => \SRL_SIG_reg[1]_1\(6),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(6),
      I5 => \icmp_ln56_1_reg_699_reg[0]\(6),
      O => \SRL_SIG_reg[1][6]_4\(3)
    );
icmp_ln56_1_fu_288_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln56_1_reg_699_reg[0]\(5),
      I1 => icmp_ln56_fu_283_p2_carry_i_10_n_3,
      I2 => \SRL_SIG_reg[1]_1\(4),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(4),
      I5 => \icmp_ln56_1_reg_699_reg[0]\(4),
      O => \SRL_SIG_reg[1][6]_4\(2)
    );
icmp_ln56_1_fu_288_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln56_1_reg_699_reg[0]\(3),
      I1 => icmp_ln56_fu_283_p2_carry_i_11_n_3,
      I2 => \SRL_SIG_reg[1]_1\(2),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(2),
      I5 => \icmp_ln56_1_reg_699_reg[0]\(2),
      O => \SRL_SIG_reg[1][6]_4\(1)
    );
icmp_ln56_1_fu_288_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln56_1_reg_699_reg[0]\(1),
      I1 => icmp_ln56_fu_283_p2_carry_i_12_n_3,
      I2 => \SRL_SIG_reg[1]_1\(0),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(0),
      I5 => \icmp_ln56_1_reg_699_reg[0]\(0),
      O => \SRL_SIG_reg[1][6]_4\(0)
    );
icmp_ln56_1_fu_288_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(7),
      I3 => \icmp_ln56_1_reg_699_reg[0]\(7),
      I4 => icmp_ln56_fu_283_p2_carry_i_13_n_3,
      I5 => \icmp_ln56_1_reg_699_reg[0]\(6),
      O => \SRL_SIG_reg[0][7]_4\(3)
    );
icmp_ln56_1_fu_288_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(5),
      I3 => \icmp_ln56_1_reg_699_reg[0]\(5),
      I4 => icmp_ln56_fu_283_p2_carry_i_14_n_3,
      I5 => \icmp_ln56_1_reg_699_reg[0]\(4),
      O => \SRL_SIG_reg[0][7]_4\(2)
    );
icmp_ln56_1_fu_288_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(3),
      I3 => \icmp_ln56_1_reg_699_reg[0]\(3),
      I4 => icmp_ln56_fu_283_p2_carry_i_15_n_3,
      I5 => \icmp_ln56_1_reg_699_reg[0]\(2),
      O => \SRL_SIG_reg[0][7]_4\(1)
    );
icmp_ln56_1_fu_288_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(1),
      I3 => \icmp_ln56_1_reg_699_reg[0]\(1),
      I4 => icmp_ln56_fu_283_p2_carry_i_16_n_3,
      I5 => \icmp_ln56_1_reg_699_reg[0]\(0),
      O => \SRL_SIG_reg[0][7]_4\(0)
    );
icmp_ln56_2_fu_298_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln56_2_reg_709_reg[0]\(7),
      I1 => icmp_ln56_2_fu_298_p2_carry_i_9_n_3,
      I2 => \icmp_ln56_2_reg_709_reg[0]\(6),
      I3 => \SRL_SIG_reg[1]_1\(14),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(14),
      O => DI(3)
    );
icmp_ln56_2_fu_298_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => icmp_ln890_4_fu_353_p2_carry_i_4_0,
      I2 => icmp_ln890_5_fu_363_p2_carry_i_5_0,
      I3 => \SRL_SIG_reg[1]_1\(13),
      O => icmp_ln56_2_fu_298_p2_carry_i_11_n_3
    );
icmp_ln56_2_fu_298_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => icmp_ln890_4_fu_353_p2_carry_i_4_0,
      I2 => icmp_ln890_5_fu_363_p2_carry_i_5_0,
      I3 => \SRL_SIG_reg[1]_1\(11),
      O => icmp_ln56_2_fu_298_p2_carry_i_12_n_3
    );
icmp_ln56_2_fu_298_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => icmp_ln890_4_fu_353_p2_carry_i_4_0,
      I2 => icmp_ln890_5_fu_363_p2_carry_i_5_0,
      I3 => \SRL_SIG_reg[1]_1\(9),
      O => icmp_ln56_2_fu_298_p2_carry_i_13_n_3
    );
icmp_ln56_2_fu_298_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => icmp_ln890_4_fu_353_p2_carry_i_4_0,
      I2 => icmp_ln890_5_fu_363_p2_carry_i_5_0,
      I3 => \SRL_SIG_reg[1]_1\(14),
      O => icmp_ln56_2_fu_298_p2_carry_i_14_n_3
    );
icmp_ln56_2_fu_298_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => icmp_ln890_4_fu_353_p2_carry_i_4_0,
      I2 => icmp_ln890_5_fu_363_p2_carry_i_5_0,
      I3 => \SRL_SIG_reg[1]_1\(12),
      O => icmp_ln56_2_fu_298_p2_carry_i_15_n_3
    );
icmp_ln56_2_fu_298_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(10),
      I1 => icmp_ln890_4_fu_353_p2_carry_i_4_0,
      I2 => icmp_ln890_5_fu_363_p2_carry_i_5_0,
      I3 => \SRL_SIG_reg[1]_1\(10),
      O => icmp_ln56_2_fu_298_p2_carry_i_16_n_3
    );
icmp_ln56_2_fu_298_p2_carry_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => icmp_ln890_4_fu_353_p2_carry_i_4_0,
      I2 => icmp_ln890_5_fu_363_p2_carry_i_5_0,
      I3 => \SRL_SIG_reg[1]_1\(8),
      O => icmp_ln56_2_fu_298_p2_carry_i_17_n_3
    );
icmp_ln56_2_fu_298_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln56_2_reg_709_reg[0]\(5),
      I1 => icmp_ln56_2_fu_298_p2_carry_i_11_n_3,
      I2 => \icmp_ln56_2_reg_709_reg[0]\(4),
      I3 => \SRL_SIG_reg[1]_1\(12),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(12),
      O => DI(2)
    );
icmp_ln56_2_fu_298_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln56_2_reg_709_reg[0]\(3),
      I1 => icmp_ln56_2_fu_298_p2_carry_i_12_n_3,
      I2 => \icmp_ln56_2_reg_709_reg[0]\(2),
      I3 => \SRL_SIG_reg[1]_1\(10),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(10),
      O => DI(1)
    );
icmp_ln56_2_fu_298_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln56_2_reg_709_reg[0]\(1),
      I1 => icmp_ln56_2_fu_298_p2_carry_i_13_n_3,
      I2 => \icmp_ln56_2_reg_709_reg[0]\(0),
      I3 => \SRL_SIG_reg[1]_1\(8),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(8),
      O => DI(0)
    );
icmp_ln56_2_fu_298_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(15),
      I3 => \icmp_ln56_2_reg_709_reg[0]\(7),
      I4 => icmp_ln56_2_fu_298_p2_carry_i_14_n_3,
      I5 => \icmp_ln56_2_reg_709_reg[0]\(6),
      O => S(3)
    );
icmp_ln56_2_fu_298_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(13),
      I3 => \icmp_ln56_2_reg_709_reg[0]\(5),
      I4 => icmp_ln56_2_fu_298_p2_carry_i_15_n_3,
      I5 => \icmp_ln56_2_reg_709_reg[0]\(4),
      O => S(2)
    );
icmp_ln56_2_fu_298_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(11),
      I3 => \icmp_ln56_2_reg_709_reg[0]\(3),
      I4 => icmp_ln56_2_fu_298_p2_carry_i_16_n_3,
      I5 => \icmp_ln56_2_reg_709_reg[0]\(2),
      O => S(1)
    );
icmp_ln56_2_fu_298_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(9),
      I3 => \icmp_ln56_2_reg_709_reg[0]\(1),
      I4 => icmp_ln56_2_fu_298_p2_carry_i_17_n_3,
      I5 => \icmp_ln56_2_reg_709_reg[0]\(0),
      O => S(0)
    );
icmp_ln56_2_fu_298_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => icmp_ln890_4_fu_353_p2_carry_i_4_0,
      I2 => icmp_ln890_5_fu_363_p2_carry_i_5_0,
      I3 => \SRL_SIG_reg[1]_1\(15),
      O => icmp_ln56_2_fu_298_p2_carry_i_9_n_3
    );
icmp_ln56_3_fu_308_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln56_3_reg_719_reg[0]\(7),
      I1 => icmp_ln56_3_fu_308_p2_carry_i_9_n_3,
      I2 => \icmp_ln56_3_reg_719_reg[0]\(6),
      I3 => \SRL_SIG_reg[1]_1\(22),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(22),
      O => \SRL_SIG_reg[1][22]_5\(3)
    );
icmp_ln56_3_fu_308_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(21),
      I1 => icmp_ln890_4_fu_353_p2_carry_i_4_0,
      I2 => icmp_ln890_5_fu_363_p2_carry_i_5_0,
      I3 => \SRL_SIG_reg[1]_1\(21),
      O => icmp_ln56_3_fu_308_p2_carry_i_10_n_3
    );
icmp_ln56_3_fu_308_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(19),
      I1 => icmp_ln890_4_fu_353_p2_carry_i_4_0,
      I2 => icmp_ln890_5_fu_363_p2_carry_i_5_0,
      I3 => \SRL_SIG_reg[1]_1\(19),
      O => icmp_ln56_3_fu_308_p2_carry_i_11_n_3
    );
icmp_ln56_3_fu_308_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(17),
      I1 => icmp_ln890_4_fu_353_p2_carry_i_4_0,
      I2 => icmp_ln890_5_fu_363_p2_carry_i_5_0,
      I3 => \SRL_SIG_reg[1]_1\(17),
      O => icmp_ln56_3_fu_308_p2_carry_i_12_n_3
    );
icmp_ln56_3_fu_308_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(22),
      I1 => icmp_ln890_4_fu_353_p2_carry_i_4_0,
      I2 => icmp_ln890_5_fu_363_p2_carry_i_5_0,
      I3 => \SRL_SIG_reg[1]_1\(22),
      O => icmp_ln56_3_fu_308_p2_carry_i_13_n_3
    );
icmp_ln56_3_fu_308_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(20),
      I1 => icmp_ln890_4_fu_353_p2_carry_i_4_0,
      I2 => icmp_ln890_5_fu_363_p2_carry_i_5_0,
      I3 => \SRL_SIG_reg[1]_1\(20),
      O => icmp_ln56_3_fu_308_p2_carry_i_14_n_3
    );
icmp_ln56_3_fu_308_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(18),
      I1 => icmp_ln890_4_fu_353_p2_carry_i_4_0,
      I2 => icmp_ln890_5_fu_363_p2_carry_i_5_0,
      I3 => \SRL_SIG_reg[1]_1\(18),
      O => icmp_ln56_3_fu_308_p2_carry_i_15_n_3
    );
icmp_ln56_3_fu_308_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(16),
      I1 => icmp_ln890_4_fu_353_p2_carry_i_4_0,
      I2 => icmp_ln890_5_fu_363_p2_carry_i_5_0,
      I3 => \SRL_SIG_reg[1]_1\(16),
      O => icmp_ln56_3_fu_308_p2_carry_i_16_n_3
    );
icmp_ln56_3_fu_308_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln56_3_reg_719_reg[0]\(5),
      I1 => icmp_ln56_3_fu_308_p2_carry_i_10_n_3,
      I2 => \icmp_ln56_3_reg_719_reg[0]\(4),
      I3 => \SRL_SIG_reg[1]_1\(20),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(20),
      O => \SRL_SIG_reg[1][22]_5\(2)
    );
icmp_ln56_3_fu_308_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln56_3_reg_719_reg[0]\(3),
      I1 => icmp_ln56_3_fu_308_p2_carry_i_11_n_3,
      I2 => \icmp_ln56_3_reg_719_reg[0]\(2),
      I3 => \SRL_SIG_reg[1]_1\(18),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(18),
      O => \SRL_SIG_reg[1][22]_5\(1)
    );
icmp_ln56_3_fu_308_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln56_3_reg_719_reg[0]\(1),
      I1 => icmp_ln56_3_fu_308_p2_carry_i_12_n_3,
      I2 => \icmp_ln56_3_reg_719_reg[0]\(0),
      I3 => \SRL_SIG_reg[1]_1\(16),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(16),
      O => \SRL_SIG_reg[1][22]_5\(0)
    );
icmp_ln56_3_fu_308_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(23),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(23),
      I3 => \icmp_ln56_3_reg_719_reg[0]\(7),
      I4 => icmp_ln56_3_fu_308_p2_carry_i_13_n_3,
      I5 => \icmp_ln56_3_reg_719_reg[0]\(6),
      O => \SRL_SIG_reg[0][23]_5\(3)
    );
icmp_ln56_3_fu_308_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(21),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(21),
      I3 => \icmp_ln56_3_reg_719_reg[0]\(5),
      I4 => icmp_ln56_3_fu_308_p2_carry_i_14_n_3,
      I5 => \icmp_ln56_3_reg_719_reg[0]\(4),
      O => \SRL_SIG_reg[0][23]_5\(2)
    );
icmp_ln56_3_fu_308_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(19),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(19),
      I3 => \icmp_ln56_3_reg_719_reg[0]\(3),
      I4 => icmp_ln56_3_fu_308_p2_carry_i_15_n_3,
      I5 => \icmp_ln56_3_reg_719_reg[0]\(2),
      O => \SRL_SIG_reg[0][23]_5\(1)
    );
icmp_ln56_3_fu_308_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(17),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(17),
      I3 => \icmp_ln56_3_reg_719_reg[0]\(1),
      I4 => icmp_ln56_3_fu_308_p2_carry_i_16_n_3,
      I5 => \icmp_ln56_3_reg_719_reg[0]\(0),
      O => \SRL_SIG_reg[0][23]_5\(0)
    );
icmp_ln56_3_fu_308_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(23),
      I1 => icmp_ln890_4_fu_353_p2_carry_i_4_0,
      I2 => icmp_ln890_5_fu_363_p2_carry_i_5_0,
      I3 => \SRL_SIG_reg[1]_1\(23),
      O => icmp_ln56_3_fu_308_p2_carry_i_9_n_3
    );
icmp_ln56_4_fu_313_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln56_4_reg_724_reg[0]\(7),
      I1 => icmp_ln56_fu_283_p2_carry_i_9_n_3,
      I2 => \icmp_ln56_4_reg_724_reg[0]\(6),
      I3 => \SRL_SIG_reg[1]_1\(6),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(6),
      O => \SRL_SIG_reg[1][6]_3\(3)
    );
icmp_ln56_4_fu_313_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln56_4_reg_724_reg[0]\(5),
      I1 => icmp_ln56_fu_283_p2_carry_i_10_n_3,
      I2 => \icmp_ln56_4_reg_724_reg[0]\(4),
      I3 => \SRL_SIG_reg[1]_1\(4),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(4),
      O => \SRL_SIG_reg[1][6]_3\(2)
    );
icmp_ln56_4_fu_313_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln56_4_reg_724_reg[0]\(3),
      I1 => icmp_ln56_fu_283_p2_carry_i_11_n_3,
      I2 => \icmp_ln56_4_reg_724_reg[0]\(2),
      I3 => \SRL_SIG_reg[1]_1\(2),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(2),
      O => \SRL_SIG_reg[1][6]_3\(1)
    );
icmp_ln56_4_fu_313_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln56_4_reg_724_reg[0]\(1),
      I1 => icmp_ln56_fu_283_p2_carry_i_12_n_3,
      I2 => \icmp_ln56_4_reg_724_reg[0]\(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(0),
      O => \SRL_SIG_reg[1][6]_3\(0)
    );
icmp_ln56_4_fu_313_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(7),
      I3 => \icmp_ln56_4_reg_724_reg[0]\(7),
      I4 => icmp_ln56_fu_283_p2_carry_i_13_n_3,
      I5 => \icmp_ln56_4_reg_724_reg[0]\(6),
      O => \SRL_SIG_reg[0][7]_3\(3)
    );
icmp_ln56_4_fu_313_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(5),
      I3 => \icmp_ln56_4_reg_724_reg[0]\(5),
      I4 => icmp_ln56_fu_283_p2_carry_i_14_n_3,
      I5 => \icmp_ln56_4_reg_724_reg[0]\(4),
      O => \SRL_SIG_reg[0][7]_3\(2)
    );
icmp_ln56_4_fu_313_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(3),
      I3 => \icmp_ln56_4_reg_724_reg[0]\(3),
      I4 => icmp_ln56_fu_283_p2_carry_i_15_n_3,
      I5 => \icmp_ln56_4_reg_724_reg[0]\(2),
      O => \SRL_SIG_reg[0][7]_3\(1)
    );
icmp_ln56_4_fu_313_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(1),
      I3 => \icmp_ln56_4_reg_724_reg[0]\(1),
      I4 => icmp_ln56_fu_283_p2_carry_i_16_n_3,
      I5 => \icmp_ln56_4_reg_724_reg[0]\(0),
      O => \SRL_SIG_reg[0][7]_3\(0)
    );
icmp_ln56_5_fu_318_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln56_5_reg_729_reg[0]\(7),
      I1 => icmp_ln56_fu_283_p2_carry_i_9_n_3,
      I2 => \SRL_SIG_reg[1]_1\(6),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(6),
      I5 => \icmp_ln56_5_reg_729_reg[0]\(6),
      O => \SRL_SIG_reg[1][6]_2\(3)
    );
icmp_ln56_5_fu_318_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln56_5_reg_729_reg[0]\(5),
      I1 => icmp_ln56_fu_283_p2_carry_i_10_n_3,
      I2 => \SRL_SIG_reg[1]_1\(4),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(4),
      I5 => \icmp_ln56_5_reg_729_reg[0]\(4),
      O => \SRL_SIG_reg[1][6]_2\(2)
    );
icmp_ln56_5_fu_318_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln56_5_reg_729_reg[0]\(3),
      I1 => icmp_ln56_fu_283_p2_carry_i_11_n_3,
      I2 => \SRL_SIG_reg[1]_1\(2),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(2),
      I5 => \icmp_ln56_5_reg_729_reg[0]\(2),
      O => \SRL_SIG_reg[1][6]_2\(1)
    );
icmp_ln56_5_fu_318_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln56_5_reg_729_reg[0]\(1),
      I1 => icmp_ln56_fu_283_p2_carry_i_12_n_3,
      I2 => \SRL_SIG_reg[1]_1\(0),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(0),
      I5 => \icmp_ln56_5_reg_729_reg[0]\(0),
      O => \SRL_SIG_reg[1][6]_2\(0)
    );
icmp_ln56_5_fu_318_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(7),
      I3 => \icmp_ln56_5_reg_729_reg[0]\(7),
      I4 => icmp_ln56_fu_283_p2_carry_i_13_n_3,
      I5 => \icmp_ln56_5_reg_729_reg[0]\(6),
      O => \SRL_SIG_reg[0][7]_2\(3)
    );
icmp_ln56_5_fu_318_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(5),
      I3 => \icmp_ln56_5_reg_729_reg[0]\(5),
      I4 => icmp_ln56_fu_283_p2_carry_i_14_n_3,
      I5 => \icmp_ln56_5_reg_729_reg[0]\(4),
      O => \SRL_SIG_reg[0][7]_2\(2)
    );
icmp_ln56_5_fu_318_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(3),
      I3 => \icmp_ln56_5_reg_729_reg[0]\(3),
      I4 => icmp_ln56_fu_283_p2_carry_i_15_n_3,
      I5 => \icmp_ln56_5_reg_729_reg[0]\(2),
      O => \SRL_SIG_reg[0][7]_2\(1)
    );
icmp_ln56_5_fu_318_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(1),
      I3 => \icmp_ln56_5_reg_729_reg[0]\(1),
      I4 => icmp_ln56_fu_283_p2_carry_i_16_n_3,
      I5 => \icmp_ln56_5_reg_729_reg[0]\(0),
      O => \SRL_SIG_reg[0][7]_2\(0)
    );
icmp_ln56_6_fu_328_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln56_6_reg_739_reg[0]\(7),
      I1 => icmp_ln56_2_fu_298_p2_carry_i_9_n_3,
      I2 => \icmp_ln56_6_reg_739_reg[0]\(6),
      I3 => \SRL_SIG_reg[1]_1\(14),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(14),
      O => \SRL_SIG_reg[1][14]_3\(3)
    );
icmp_ln56_6_fu_328_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln56_6_reg_739_reg[0]\(5),
      I1 => icmp_ln56_2_fu_298_p2_carry_i_11_n_3,
      I2 => \icmp_ln56_6_reg_739_reg[0]\(4),
      I3 => \SRL_SIG_reg[1]_1\(12),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(12),
      O => \SRL_SIG_reg[1][14]_3\(2)
    );
icmp_ln56_6_fu_328_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln56_6_reg_739_reg[0]\(3),
      I1 => icmp_ln56_2_fu_298_p2_carry_i_12_n_3,
      I2 => \icmp_ln56_6_reg_739_reg[0]\(2),
      I3 => \SRL_SIG_reg[1]_1\(10),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(10),
      O => \SRL_SIG_reg[1][14]_3\(1)
    );
icmp_ln56_6_fu_328_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln56_6_reg_739_reg[0]\(1),
      I1 => icmp_ln56_2_fu_298_p2_carry_i_13_n_3,
      I2 => \icmp_ln56_6_reg_739_reg[0]\(0),
      I3 => \SRL_SIG_reg[1]_1\(8),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(8),
      O => \SRL_SIG_reg[1][14]_3\(0)
    );
icmp_ln56_6_fu_328_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(15),
      I3 => \icmp_ln56_6_reg_739_reg[0]\(7),
      I4 => icmp_ln56_2_fu_298_p2_carry_i_14_n_3,
      I5 => \icmp_ln56_6_reg_739_reg[0]\(6),
      O => \SRL_SIG_reg[0][15]_3\(3)
    );
icmp_ln56_6_fu_328_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(13),
      I3 => \icmp_ln56_6_reg_739_reg[0]\(5),
      I4 => icmp_ln56_2_fu_298_p2_carry_i_15_n_3,
      I5 => \icmp_ln56_6_reg_739_reg[0]\(4),
      O => \SRL_SIG_reg[0][15]_3\(2)
    );
icmp_ln56_6_fu_328_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(11),
      I3 => \icmp_ln56_6_reg_739_reg[0]\(3),
      I4 => icmp_ln56_2_fu_298_p2_carry_i_16_n_3,
      I5 => \icmp_ln56_6_reg_739_reg[0]\(2),
      O => \SRL_SIG_reg[0][15]_3\(1)
    );
icmp_ln56_6_fu_328_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(9),
      I3 => \icmp_ln56_6_reg_739_reg[0]\(1),
      I4 => icmp_ln56_2_fu_298_p2_carry_i_17_n_3,
      I5 => \icmp_ln56_6_reg_739_reg[0]\(0),
      O => \SRL_SIG_reg[0][15]_3\(0)
    );
icmp_ln56_7_fu_338_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln56_7_reg_749_reg[0]\(7),
      I1 => icmp_ln56_3_fu_308_p2_carry_i_9_n_3,
      I2 => \icmp_ln56_7_reg_749_reg[0]\(6),
      I3 => \SRL_SIG_reg[1]_1\(22),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(22),
      O => \SRL_SIG_reg[1][22]_3\(3)
    );
icmp_ln56_7_fu_338_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln56_7_reg_749_reg[0]\(5),
      I1 => icmp_ln56_3_fu_308_p2_carry_i_10_n_3,
      I2 => \icmp_ln56_7_reg_749_reg[0]\(4),
      I3 => \SRL_SIG_reg[1]_1\(20),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(20),
      O => \SRL_SIG_reg[1][22]_3\(2)
    );
icmp_ln56_7_fu_338_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln56_7_reg_749_reg[0]\(3),
      I1 => icmp_ln56_3_fu_308_p2_carry_i_11_n_3,
      I2 => \icmp_ln56_7_reg_749_reg[0]\(2),
      I3 => \SRL_SIG_reg[1]_1\(18),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(18),
      O => \SRL_SIG_reg[1][22]_3\(1)
    );
icmp_ln56_7_fu_338_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln56_7_reg_749_reg[0]\(1),
      I1 => icmp_ln56_3_fu_308_p2_carry_i_12_n_3,
      I2 => \icmp_ln56_7_reg_749_reg[0]\(0),
      I3 => \SRL_SIG_reg[1]_1\(16),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(16),
      O => \SRL_SIG_reg[1][22]_3\(0)
    );
icmp_ln56_7_fu_338_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(23),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(23),
      I3 => \icmp_ln56_7_reg_749_reg[0]\(7),
      I4 => icmp_ln56_3_fu_308_p2_carry_i_13_n_3,
      I5 => \icmp_ln56_7_reg_749_reg[0]\(6),
      O => \SRL_SIG_reg[0][23]_3\(3)
    );
icmp_ln56_7_fu_338_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(21),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(21),
      I3 => \icmp_ln56_7_reg_749_reg[0]\(5),
      I4 => icmp_ln56_3_fu_308_p2_carry_i_14_n_3,
      I5 => \icmp_ln56_7_reg_749_reg[0]\(4),
      O => \SRL_SIG_reg[0][23]_3\(2)
    );
icmp_ln56_7_fu_338_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(19),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(19),
      I3 => \icmp_ln56_7_reg_749_reg[0]\(3),
      I4 => icmp_ln56_3_fu_308_p2_carry_i_15_n_3,
      I5 => \icmp_ln56_7_reg_749_reg[0]\(2),
      O => \SRL_SIG_reg[0][23]_3\(1)
    );
icmp_ln56_7_fu_338_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(17),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(17),
      I3 => \icmp_ln56_7_reg_749_reg[0]\(1),
      I4 => icmp_ln56_3_fu_308_p2_carry_i_16_n_3,
      I5 => \icmp_ln56_7_reg_749_reg[0]\(0),
      O => \SRL_SIG_reg[0][23]_3\(0)
    );
icmp_ln56_8_fu_343_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln56_8_reg_754_reg[0]\(7),
      I1 => icmp_ln56_fu_283_p2_carry_i_9_n_3,
      I2 => \icmp_ln56_8_reg_754_reg[0]\(6),
      I3 => \SRL_SIG_reg[1]_1\(6),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(6),
      O => \SRL_SIG_reg[1][6]_1\(3)
    );
icmp_ln56_8_fu_343_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln56_8_reg_754_reg[0]\(5),
      I1 => icmp_ln56_fu_283_p2_carry_i_10_n_3,
      I2 => \icmp_ln56_8_reg_754_reg[0]\(4),
      I3 => \SRL_SIG_reg[1]_1\(4),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(4),
      O => \SRL_SIG_reg[1][6]_1\(2)
    );
icmp_ln56_8_fu_343_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln56_8_reg_754_reg[0]\(3),
      I1 => icmp_ln56_fu_283_p2_carry_i_11_n_3,
      I2 => \icmp_ln56_8_reg_754_reg[0]\(2),
      I3 => \SRL_SIG_reg[1]_1\(2),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(2),
      O => \SRL_SIG_reg[1][6]_1\(1)
    );
icmp_ln56_8_fu_343_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \icmp_ln56_8_reg_754_reg[0]\(1),
      I1 => icmp_ln56_fu_283_p2_carry_i_12_n_3,
      I2 => \icmp_ln56_8_reg_754_reg[0]\(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(0),
      O => \SRL_SIG_reg[1][6]_1\(0)
    );
icmp_ln56_8_fu_343_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(7),
      I3 => \icmp_ln56_8_reg_754_reg[0]\(7),
      I4 => icmp_ln56_fu_283_p2_carry_i_13_n_3,
      I5 => \icmp_ln56_8_reg_754_reg[0]\(6),
      O => \SRL_SIG_reg[0][7]_1\(3)
    );
icmp_ln56_8_fu_343_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(5),
      I3 => \icmp_ln56_8_reg_754_reg[0]\(5),
      I4 => icmp_ln56_fu_283_p2_carry_i_14_n_3,
      I5 => \icmp_ln56_8_reg_754_reg[0]\(4),
      O => \SRL_SIG_reg[0][7]_1\(2)
    );
icmp_ln56_8_fu_343_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(3),
      I3 => \icmp_ln56_8_reg_754_reg[0]\(3),
      I4 => icmp_ln56_fu_283_p2_carry_i_15_n_3,
      I5 => \icmp_ln56_8_reg_754_reg[0]\(2),
      O => \SRL_SIG_reg[0][7]_1\(1)
    );
icmp_ln56_8_fu_343_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(1),
      I3 => \icmp_ln56_8_reg_754_reg[0]\(1),
      I4 => icmp_ln56_fu_283_p2_carry_i_16_n_3,
      I5 => \icmp_ln56_8_reg_754_reg[0]\(0),
      O => \SRL_SIG_reg[0][7]_1\(0)
    );
icmp_ln56_9_fu_348_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln56_9_reg_759_reg[0]\(7),
      I1 => icmp_ln56_fu_283_p2_carry_i_9_n_3,
      I2 => \SRL_SIG_reg[1]_1\(6),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(6),
      I5 => \icmp_ln56_9_reg_759_reg[0]\(6),
      O => \SRL_SIG_reg[1][6]_0\(3)
    );
icmp_ln56_9_fu_348_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln56_9_reg_759_reg[0]\(5),
      I1 => icmp_ln56_fu_283_p2_carry_i_10_n_3,
      I2 => \SRL_SIG_reg[1]_1\(4),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(4),
      I5 => \icmp_ln56_9_reg_759_reg[0]\(4),
      O => \SRL_SIG_reg[1][6]_0\(2)
    );
icmp_ln56_9_fu_348_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln56_9_reg_759_reg[0]\(3),
      I1 => icmp_ln56_fu_283_p2_carry_i_11_n_3,
      I2 => \SRL_SIG_reg[1]_1\(2),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(2),
      I5 => \icmp_ln56_9_reg_759_reg[0]\(2),
      O => \SRL_SIG_reg[1][6]_0\(1)
    );
icmp_ln56_9_fu_348_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln56_9_reg_759_reg[0]\(1),
      I1 => icmp_ln56_fu_283_p2_carry_i_12_n_3,
      I2 => \SRL_SIG_reg[1]_1\(0),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(0),
      I5 => \icmp_ln56_9_reg_759_reg[0]\(0),
      O => \SRL_SIG_reg[1][6]_0\(0)
    );
icmp_ln56_9_fu_348_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(7),
      I3 => \icmp_ln56_9_reg_759_reg[0]\(7),
      I4 => icmp_ln56_fu_283_p2_carry_i_13_n_3,
      I5 => \icmp_ln56_9_reg_759_reg[0]\(6),
      O => \SRL_SIG_reg[0][7]_0\(3)
    );
icmp_ln56_9_fu_348_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(5),
      I3 => \icmp_ln56_9_reg_759_reg[0]\(5),
      I4 => icmp_ln56_fu_283_p2_carry_i_14_n_3,
      I5 => \icmp_ln56_9_reg_759_reg[0]\(4),
      O => \SRL_SIG_reg[0][7]_0\(2)
    );
icmp_ln56_9_fu_348_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(3),
      I3 => \icmp_ln56_9_reg_759_reg[0]\(3),
      I4 => icmp_ln56_fu_283_p2_carry_i_15_n_3,
      I5 => \icmp_ln56_9_reg_759_reg[0]\(2),
      O => \SRL_SIG_reg[0][7]_0\(1)
    );
icmp_ln56_9_fu_348_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(1),
      I3 => \icmp_ln56_9_reg_759_reg[0]\(1),
      I4 => icmp_ln56_fu_283_p2_carry_i_16_n_3,
      I5 => \icmp_ln56_9_reg_759_reg[0]\(0),
      O => \SRL_SIG_reg[0][7]_0\(0)
    );
icmp_ln56_fu_283_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \out\(7),
      I1 => icmp_ln56_fu_283_p2_carry_i_9_n_3,
      I2 => \out\(6),
      I3 => \SRL_SIG_reg[1]_1\(6),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(6),
      O => \SRL_SIG_reg[1][6]_5\(3)
    );
icmp_ln56_fu_283_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => icmp_ln890_4_fu_353_p2_carry_i_4_0,
      I2 => icmp_ln890_5_fu_363_p2_carry_i_5_0,
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => icmp_ln56_fu_283_p2_carry_i_10_n_3
    );
icmp_ln56_fu_283_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => icmp_ln890_4_fu_353_p2_carry_i_4_0,
      I2 => icmp_ln890_5_fu_363_p2_carry_i_5_0,
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => icmp_ln56_fu_283_p2_carry_i_11_n_3
    );
icmp_ln56_fu_283_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => icmp_ln890_4_fu_353_p2_carry_i_4_0,
      I2 => icmp_ln890_5_fu_363_p2_carry_i_5_0,
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => icmp_ln56_fu_283_p2_carry_i_12_n_3
    );
icmp_ln56_fu_283_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => icmp_ln890_4_fu_353_p2_carry_i_4_0,
      I2 => icmp_ln890_5_fu_363_p2_carry_i_5_0,
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => icmp_ln56_fu_283_p2_carry_i_13_n_3
    );
icmp_ln56_fu_283_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => icmp_ln890_4_fu_353_p2_carry_i_4_0,
      I2 => icmp_ln890_5_fu_363_p2_carry_i_5_0,
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => icmp_ln56_fu_283_p2_carry_i_14_n_3
    );
icmp_ln56_fu_283_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => icmp_ln890_4_fu_353_p2_carry_i_4_0,
      I2 => icmp_ln890_5_fu_363_p2_carry_i_5_0,
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => icmp_ln56_fu_283_p2_carry_i_15_n_3
    );
icmp_ln56_fu_283_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => icmp_ln890_4_fu_353_p2_carry_i_4_0,
      I2 => icmp_ln890_5_fu_363_p2_carry_i_5_0,
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => icmp_ln56_fu_283_p2_carry_i_16_n_3
    );
icmp_ln56_fu_283_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \out\(5),
      I1 => icmp_ln56_fu_283_p2_carry_i_10_n_3,
      I2 => \out\(4),
      I3 => \SRL_SIG_reg[1]_1\(4),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(4),
      O => \SRL_SIG_reg[1][6]_5\(2)
    );
icmp_ln56_fu_283_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \out\(3),
      I1 => icmp_ln56_fu_283_p2_carry_i_11_n_3,
      I2 => \out\(2),
      I3 => \SRL_SIG_reg[1]_1\(2),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(2),
      O => \SRL_SIG_reg[1][6]_5\(1)
    );
icmp_ln56_fu_283_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \out\(1),
      I1 => icmp_ln56_fu_283_p2_carry_i_12_n_3,
      I2 => \out\(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      I4 => \icmp_ln890_5_reg_774_reg[0]\,
      I5 => \SRL_SIG_reg[0]_0\(0),
      O => \SRL_SIG_reg[1][6]_5\(0)
    );
icmp_ln56_fu_283_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(7),
      I3 => \out\(7),
      I4 => icmp_ln56_fu_283_p2_carry_i_13_n_3,
      I5 => \out\(6),
      O => \SRL_SIG_reg[0][7]_5\(3)
    );
icmp_ln56_fu_283_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(5),
      I3 => \out\(5),
      I4 => icmp_ln56_fu_283_p2_carry_i_14_n_3,
      I5 => \out\(4),
      O => \SRL_SIG_reg[0][7]_5\(2)
    );
icmp_ln56_fu_283_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(3),
      I3 => \out\(3),
      I4 => icmp_ln56_fu_283_p2_carry_i_15_n_3,
      I5 => \out\(2),
      O => \SRL_SIG_reg[0][7]_5\(1)
    );
icmp_ln56_fu_283_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(1),
      I3 => \out\(1),
      I4 => icmp_ln56_fu_283_p2_carry_i_16_n_3,
      I5 => \out\(0),
      O => \SRL_SIG_reg[0][7]_5\(0)
    );
icmp_ln56_fu_283_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => icmp_ln890_4_fu_353_p2_carry_i_4_0,
      I2 => icmp_ln890_5_fu_363_p2_carry_i_5_0,
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => icmp_ln56_fu_283_p2_carry_i_9_n_3
    );
icmp_ln890_1_fu_303_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln890_1_reg_714_reg[0]\(7),
      I1 => icmp_ln56_3_fu_308_p2_carry_i_9_n_3,
      I2 => \SRL_SIG_reg[1]_1\(22),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(22),
      I5 => \icmp_ln890_1_reg_714_reg[0]\(6),
      O => \SRL_SIG_reg[1][22]_4\(3)
    );
icmp_ln890_1_fu_303_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln890_1_reg_714_reg[0]\(5),
      I1 => icmp_ln56_3_fu_308_p2_carry_i_10_n_3,
      I2 => \SRL_SIG_reg[1]_1\(20),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(20),
      I5 => \icmp_ln890_1_reg_714_reg[0]\(4),
      O => \SRL_SIG_reg[1][22]_4\(2)
    );
icmp_ln890_1_fu_303_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln890_1_reg_714_reg[0]\(3),
      I1 => icmp_ln56_3_fu_308_p2_carry_i_11_n_3,
      I2 => \SRL_SIG_reg[1]_1\(18),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(18),
      I5 => \icmp_ln890_1_reg_714_reg[0]\(2),
      O => \SRL_SIG_reg[1][22]_4\(1)
    );
icmp_ln890_1_fu_303_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln890_1_reg_714_reg[0]\(1),
      I1 => icmp_ln56_3_fu_308_p2_carry_i_12_n_3,
      I2 => \SRL_SIG_reg[1]_1\(16),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(16),
      I5 => \icmp_ln890_1_reg_714_reg[0]\(0),
      O => \SRL_SIG_reg[1][22]_4\(0)
    );
icmp_ln890_1_fu_303_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(23),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(23),
      I3 => \icmp_ln890_1_reg_714_reg[0]\(7),
      I4 => icmp_ln56_3_fu_308_p2_carry_i_13_n_3,
      I5 => \icmp_ln890_1_reg_714_reg[0]\(6),
      O => \SRL_SIG_reg[0][23]_4\(3)
    );
icmp_ln890_1_fu_303_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(21),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(21),
      I3 => \icmp_ln890_1_reg_714_reg[0]\(5),
      I4 => icmp_ln56_3_fu_308_p2_carry_i_14_n_3,
      I5 => \icmp_ln890_1_reg_714_reg[0]\(4),
      O => \SRL_SIG_reg[0][23]_4\(2)
    );
icmp_ln890_1_fu_303_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(19),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(19),
      I3 => \icmp_ln890_1_reg_714_reg[0]\(3),
      I4 => icmp_ln56_3_fu_308_p2_carry_i_15_n_3,
      I5 => \icmp_ln890_1_reg_714_reg[0]\(2),
      O => \SRL_SIG_reg[0][23]_4\(1)
    );
icmp_ln890_1_fu_303_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(17),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(17),
      I3 => \icmp_ln890_1_reg_714_reg[0]\(1),
      I4 => icmp_ln56_3_fu_308_p2_carry_i_16_n_3,
      I5 => \icmp_ln890_1_reg_714_reg[0]\(0),
      O => \SRL_SIG_reg[0][23]_4\(0)
    );
icmp_ln890_2_fu_323_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln890_2_reg_734_reg[0]\(7),
      I1 => icmp_ln56_2_fu_298_p2_carry_i_9_n_3,
      I2 => \SRL_SIG_reg[1]_1\(14),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(14),
      I5 => \icmp_ln890_2_reg_734_reg[0]\(6),
      O => \SRL_SIG_reg[1][14]_2\(3)
    );
icmp_ln890_2_fu_323_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln890_2_reg_734_reg[0]\(5),
      I1 => icmp_ln56_2_fu_298_p2_carry_i_11_n_3,
      I2 => \SRL_SIG_reg[1]_1\(12),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(12),
      I5 => \icmp_ln890_2_reg_734_reg[0]\(4),
      O => \SRL_SIG_reg[1][14]_2\(2)
    );
icmp_ln890_2_fu_323_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln890_2_reg_734_reg[0]\(3),
      I1 => icmp_ln56_2_fu_298_p2_carry_i_12_n_3,
      I2 => \SRL_SIG_reg[1]_1\(10),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(10),
      I5 => \icmp_ln890_2_reg_734_reg[0]\(2),
      O => \SRL_SIG_reg[1][14]_2\(1)
    );
icmp_ln890_2_fu_323_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln890_2_reg_734_reg[0]\(1),
      I1 => icmp_ln56_2_fu_298_p2_carry_i_13_n_3,
      I2 => \SRL_SIG_reg[1]_1\(8),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(8),
      I5 => \icmp_ln890_2_reg_734_reg[0]\(0),
      O => \SRL_SIG_reg[1][14]_2\(0)
    );
icmp_ln890_2_fu_323_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(15),
      I3 => \icmp_ln890_2_reg_734_reg[0]\(7),
      I4 => icmp_ln56_2_fu_298_p2_carry_i_14_n_3,
      I5 => \icmp_ln890_2_reg_734_reg[0]\(6),
      O => \SRL_SIG_reg[0][15]_2\(3)
    );
icmp_ln890_2_fu_323_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(13),
      I3 => \icmp_ln890_2_reg_734_reg[0]\(5),
      I4 => icmp_ln56_2_fu_298_p2_carry_i_15_n_3,
      I5 => \icmp_ln890_2_reg_734_reg[0]\(4),
      O => \SRL_SIG_reg[0][15]_2\(2)
    );
icmp_ln890_2_fu_323_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(11),
      I3 => \icmp_ln890_2_reg_734_reg[0]\(3),
      I4 => icmp_ln56_2_fu_298_p2_carry_i_16_n_3,
      I5 => \icmp_ln890_2_reg_734_reg[0]\(2),
      O => \SRL_SIG_reg[0][15]_2\(1)
    );
icmp_ln890_2_fu_323_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(9),
      I3 => \icmp_ln890_2_reg_734_reg[0]\(1),
      I4 => icmp_ln56_2_fu_298_p2_carry_i_17_n_3,
      I5 => \icmp_ln890_2_reg_734_reg[0]\(0),
      O => \SRL_SIG_reg[0][15]_2\(0)
    );
icmp_ln890_3_fu_333_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln890_3_reg_744_reg[0]\(7),
      I1 => icmp_ln56_3_fu_308_p2_carry_i_9_n_3,
      I2 => \SRL_SIG_reg[1]_1\(22),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(22),
      I5 => \icmp_ln890_3_reg_744_reg[0]\(6),
      O => \SRL_SIG_reg[1][22]_2\(3)
    );
icmp_ln890_3_fu_333_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln890_3_reg_744_reg[0]\(5),
      I1 => icmp_ln56_3_fu_308_p2_carry_i_10_n_3,
      I2 => \SRL_SIG_reg[1]_1\(20),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(20),
      I5 => \icmp_ln890_3_reg_744_reg[0]\(4),
      O => \SRL_SIG_reg[1][22]_2\(2)
    );
icmp_ln890_3_fu_333_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln890_3_reg_744_reg[0]\(3),
      I1 => icmp_ln56_3_fu_308_p2_carry_i_11_n_3,
      I2 => \SRL_SIG_reg[1]_1\(18),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(18),
      I5 => \icmp_ln890_3_reg_744_reg[0]\(2),
      O => \SRL_SIG_reg[1][22]_2\(1)
    );
icmp_ln890_3_fu_333_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln890_3_reg_744_reg[0]\(1),
      I1 => icmp_ln56_3_fu_308_p2_carry_i_12_n_3,
      I2 => \SRL_SIG_reg[1]_1\(16),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(16),
      I5 => \icmp_ln890_3_reg_744_reg[0]\(0),
      O => \SRL_SIG_reg[1][22]_2\(0)
    );
icmp_ln890_3_fu_333_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(23),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(23),
      I3 => \icmp_ln890_3_reg_744_reg[0]\(7),
      I4 => icmp_ln56_3_fu_308_p2_carry_i_13_n_3,
      I5 => \icmp_ln890_3_reg_744_reg[0]\(6),
      O => \SRL_SIG_reg[0][23]_2\(3)
    );
icmp_ln890_3_fu_333_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(21),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(21),
      I3 => \icmp_ln890_3_reg_744_reg[0]\(5),
      I4 => icmp_ln56_3_fu_308_p2_carry_i_14_n_3,
      I5 => \icmp_ln890_3_reg_744_reg[0]\(4),
      O => \SRL_SIG_reg[0][23]_2\(2)
    );
icmp_ln890_3_fu_333_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(19),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(19),
      I3 => \icmp_ln890_3_reg_744_reg[0]\(3),
      I4 => icmp_ln56_3_fu_308_p2_carry_i_15_n_3,
      I5 => \icmp_ln890_3_reg_744_reg[0]\(2),
      O => \SRL_SIG_reg[0][23]_2\(1)
    );
icmp_ln890_3_fu_333_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(17),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(17),
      I3 => \icmp_ln890_3_reg_744_reg[0]\(1),
      I4 => icmp_ln56_3_fu_308_p2_carry_i_16_n_3,
      I5 => \icmp_ln890_3_reg_744_reg[0]\(0),
      O => \SRL_SIG_reg[0][23]_2\(0)
    );
icmp_ln890_4_fu_353_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln890_4_reg_764_reg[0]\(7),
      I1 => icmp_ln56_2_fu_298_p2_carry_i_9_n_3,
      I2 => \SRL_SIG_reg[1]_1\(14),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(14),
      I5 => \icmp_ln890_4_reg_764_reg[0]\(6),
      O => \SRL_SIG_reg[1][14]_0\(3)
    );
icmp_ln890_4_fu_353_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln890_4_reg_764_reg[0]\(5),
      I1 => icmp_ln56_2_fu_298_p2_carry_i_11_n_3,
      I2 => \SRL_SIG_reg[1]_1\(12),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(12),
      I5 => \icmp_ln890_4_reg_764_reg[0]\(4),
      O => \SRL_SIG_reg[1][14]_0\(2)
    );
icmp_ln890_4_fu_353_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln890_4_reg_764_reg[0]\(3),
      I1 => icmp_ln56_2_fu_298_p2_carry_i_12_n_3,
      I2 => \SRL_SIG_reg[1]_1\(10),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(10),
      I5 => \icmp_ln890_4_reg_764_reg[0]\(2),
      O => \SRL_SIG_reg[1][14]_0\(1)
    );
icmp_ln890_4_fu_353_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln890_4_reg_764_reg[0]\(1),
      I1 => icmp_ln56_2_fu_298_p2_carry_i_13_n_3,
      I2 => \SRL_SIG_reg[1]_1\(8),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(8),
      I5 => \icmp_ln890_4_reg_764_reg[0]\(0),
      O => \SRL_SIG_reg[1][14]_0\(0)
    );
icmp_ln890_4_fu_353_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(15),
      I3 => \icmp_ln890_4_reg_764_reg[0]\(7),
      I4 => icmp_ln56_2_fu_298_p2_carry_i_14_n_3,
      I5 => \icmp_ln890_4_reg_764_reg[0]\(6),
      O => \SRL_SIG_reg[0][15]_0\(3)
    );
icmp_ln890_4_fu_353_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(13),
      I3 => \icmp_ln890_4_reg_764_reg[0]\(5),
      I4 => icmp_ln56_2_fu_298_p2_carry_i_15_n_3,
      I5 => \icmp_ln890_4_reg_764_reg[0]\(4),
      O => \SRL_SIG_reg[0][15]_0\(2)
    );
icmp_ln890_4_fu_353_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(11),
      I3 => \icmp_ln890_4_reg_764_reg[0]\(3),
      I4 => icmp_ln56_2_fu_298_p2_carry_i_16_n_3,
      I5 => \icmp_ln890_4_reg_764_reg[0]\(2),
      O => \SRL_SIG_reg[0][15]_0\(1)
    );
icmp_ln890_4_fu_353_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(9),
      I3 => \icmp_ln890_4_reg_764_reg[0]\(1),
      I4 => icmp_ln56_2_fu_298_p2_carry_i_17_n_3,
      I5 => \icmp_ln890_4_reg_764_reg[0]\(0),
      O => \SRL_SIG_reg[0][15]_0\(0)
    );
icmp_ln890_5_fu_363_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln890_5_reg_774_reg[0]_0\(7),
      I1 => icmp_ln56_3_fu_308_p2_carry_i_9_n_3,
      I2 => \SRL_SIG_reg[1]_1\(22),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(22),
      I5 => \icmp_ln890_5_reg_774_reg[0]_0\(6),
      O => \SRL_SIG_reg[1][22]_0\(3)
    );
icmp_ln890_5_fu_363_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln890_5_reg_774_reg[0]_0\(5),
      I1 => icmp_ln56_3_fu_308_p2_carry_i_10_n_3,
      I2 => \SRL_SIG_reg[1]_1\(20),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(20),
      I5 => \icmp_ln890_5_reg_774_reg[0]_0\(4),
      O => \SRL_SIG_reg[1][22]_0\(2)
    );
icmp_ln890_5_fu_363_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln890_5_reg_774_reg[0]_0\(3),
      I1 => icmp_ln56_3_fu_308_p2_carry_i_11_n_3,
      I2 => \SRL_SIG_reg[1]_1\(18),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(18),
      I5 => \icmp_ln890_5_reg_774_reg[0]_0\(2),
      O => \SRL_SIG_reg[1][22]_0\(1)
    );
icmp_ln890_5_fu_363_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln890_5_reg_774_reg[0]_0\(1),
      I1 => icmp_ln56_3_fu_308_p2_carry_i_12_n_3,
      I2 => \SRL_SIG_reg[1]_1\(16),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(16),
      I5 => \icmp_ln890_5_reg_774_reg[0]_0\(0),
      O => \SRL_SIG_reg[1][22]_0\(0)
    );
icmp_ln890_5_fu_363_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(23),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(23),
      I3 => \icmp_ln890_5_reg_774_reg[0]_0\(7),
      I4 => icmp_ln56_3_fu_308_p2_carry_i_13_n_3,
      I5 => \icmp_ln890_5_reg_774_reg[0]_0\(6),
      O => \SRL_SIG_reg[0][23]_0\(3)
    );
icmp_ln890_5_fu_363_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(21),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(21),
      I3 => \icmp_ln890_5_reg_774_reg[0]_0\(5),
      I4 => icmp_ln56_3_fu_308_p2_carry_i_14_n_3,
      I5 => \icmp_ln890_5_reg_774_reg[0]_0\(4),
      O => \SRL_SIG_reg[0][23]_0\(2)
    );
icmp_ln890_5_fu_363_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(19),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(19),
      I3 => \icmp_ln890_5_reg_774_reg[0]_0\(3),
      I4 => icmp_ln56_3_fu_308_p2_carry_i_15_n_3,
      I5 => \icmp_ln890_5_reg_774_reg[0]_0\(2),
      O => \SRL_SIG_reg[0][23]_0\(1)
    );
icmp_ln890_5_fu_363_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(17),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(17),
      I3 => \icmp_ln890_5_reg_774_reg[0]_0\(1),
      I4 => icmp_ln56_3_fu_308_p2_carry_i_16_n_3,
      I5 => \icmp_ln890_5_reg_774_reg[0]_0\(0),
      O => \SRL_SIG_reg[0][23]_0\(0)
    );
icmp_ln890_fu_293_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln890_reg_704_reg[0]\(7),
      I1 => icmp_ln56_2_fu_298_p2_carry_i_9_n_3,
      I2 => \SRL_SIG_reg[1]_1\(14),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(14),
      I5 => \icmp_ln890_reg_704_reg[0]\(6),
      O => \SRL_SIG_reg[1][14]_4\(3)
    );
icmp_ln890_fu_293_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln890_reg_704_reg[0]\(5),
      I1 => icmp_ln56_2_fu_298_p2_carry_i_11_n_3,
      I2 => \SRL_SIG_reg[1]_1\(12),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(12),
      I5 => \icmp_ln890_reg_704_reg[0]\(4),
      O => \SRL_SIG_reg[1][14]_4\(2)
    );
icmp_ln890_fu_293_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln890_reg_704_reg[0]\(3),
      I1 => icmp_ln56_2_fu_298_p2_carry_i_12_n_3,
      I2 => \SRL_SIG_reg[1]_1\(10),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(10),
      I5 => \icmp_ln890_reg_704_reg[0]\(2),
      O => \SRL_SIG_reg[1][14]_4\(1)
    );
icmp_ln890_fu_293_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444DDD444D4"
    )
        port map (
      I0 => \icmp_ln890_reg_704_reg[0]\(1),
      I1 => icmp_ln56_2_fu_298_p2_carry_i_13_n_3,
      I2 => \SRL_SIG_reg[1]_1\(8),
      I3 => \icmp_ln890_5_reg_774_reg[0]\,
      I4 => \SRL_SIG_reg[0]_0\(8),
      I5 => \icmp_ln890_reg_704_reg[0]\(0),
      O => \SRL_SIG_reg[1][14]_4\(0)
    );
icmp_ln890_fu_293_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(15),
      I3 => \icmp_ln890_reg_704_reg[0]\(7),
      I4 => icmp_ln56_2_fu_298_p2_carry_i_14_n_3,
      I5 => \icmp_ln890_reg_704_reg[0]\(6),
      O => \SRL_SIG_reg[0][15]_4\(3)
    );
icmp_ln890_fu_293_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(13),
      I3 => \icmp_ln890_reg_704_reg[0]\(5),
      I4 => icmp_ln56_2_fu_298_p2_carry_i_15_n_3,
      I5 => \icmp_ln890_reg_704_reg[0]\(4),
      O => \SRL_SIG_reg[0][15]_4\(2)
    );
icmp_ln890_fu_293_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(11),
      I3 => \icmp_ln890_reg_704_reg[0]\(3),
      I4 => icmp_ln56_2_fu_298_p2_carry_i_16_n_3,
      I5 => \icmp_ln890_reg_704_reg[0]\(2),
      O => \SRL_SIG_reg[0][15]_4\(1)
    );
icmp_ln890_fu_293_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => \icmp_ln890_5_reg_774_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(9),
      I3 => \icmp_ln890_reg_704_reg[0]\(1),
      I4 => icmp_ln56_2_fu_298_p2_carry_i_17_n_3,
      I5 => \icmp_ln890_reg_704_reg[0]\(0),
      O => \SRL_SIG_reg[0][15]_4\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_shiftReg is
  port (
    \SRL_SIG_reg[0][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shiftReg_ce_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_shiftReg : entity is "colorthresholding_accel_fifo_w32_d2_S_shiftReg";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_shiftReg;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\rows_reg_440[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => \SRL_SIG_reg[0][31]_0\(0)
    );
\rows_reg_440[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(10),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(10),
      O => \SRL_SIG_reg[0][31]_0\(10)
    );
\rows_reg_440[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(11),
      O => \SRL_SIG_reg[0][31]_0\(11)
    );
\rows_reg_440[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(12),
      O => \SRL_SIG_reg[0][31]_0\(12)
    );
\rows_reg_440[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(13),
      O => \SRL_SIG_reg[0][31]_0\(13)
    );
\rows_reg_440[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(14),
      O => \SRL_SIG_reg[0][31]_0\(14)
    );
\rows_reg_440[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(15),
      O => \SRL_SIG_reg[0][31]_0\(15)
    );
\rows_reg_440[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(16),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(16),
      O => \SRL_SIG_reg[0][31]_0\(16)
    );
\rows_reg_440[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(17),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(17),
      O => \SRL_SIG_reg[0][31]_0\(17)
    );
\rows_reg_440[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(18),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(18),
      O => \SRL_SIG_reg[0][31]_0\(18)
    );
\rows_reg_440[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(19),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(19),
      O => \SRL_SIG_reg[0][31]_0\(19)
    );
\rows_reg_440[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => \SRL_SIG_reg[0][31]_0\(1)
    );
\rows_reg_440[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(20),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(20),
      O => \SRL_SIG_reg[0][31]_0\(20)
    );
\rows_reg_440[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(21),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(21),
      O => \SRL_SIG_reg[0][31]_0\(21)
    );
\rows_reg_440[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(22),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(22),
      O => \SRL_SIG_reg[0][31]_0\(22)
    );
\rows_reg_440[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(23),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(23),
      O => \SRL_SIG_reg[0][31]_0\(23)
    );
\rows_reg_440[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(24),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(24),
      O => \SRL_SIG_reg[0][31]_0\(24)
    );
\rows_reg_440[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(25),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(25),
      O => \SRL_SIG_reg[0][31]_0\(25)
    );
\rows_reg_440[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(26),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(26),
      O => \SRL_SIG_reg[0][31]_0\(26)
    );
\rows_reg_440[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(27),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(27),
      O => \SRL_SIG_reg[0][31]_0\(27)
    );
\rows_reg_440[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(28),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(28),
      O => \SRL_SIG_reg[0][31]_0\(28)
    );
\rows_reg_440[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(29),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(29),
      O => \SRL_SIG_reg[0][31]_0\(29)
    );
\rows_reg_440[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => \SRL_SIG_reg[0][31]_0\(2)
    );
\rows_reg_440[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(30),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(30),
      O => \SRL_SIG_reg[0][31]_0\(30)
    );
\rows_reg_440[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(31),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(31),
      O => \SRL_SIG_reg[0][31]_0\(31)
    );
\rows_reg_440[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => \SRL_SIG_reg[0][31]_0\(3)
    );
\rows_reg_440[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => \SRL_SIG_reg[0][31]_0\(4)
    );
\rows_reg_440[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => \SRL_SIG_reg[0][31]_0\(5)
    );
\rows_reg_440[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => \SRL_SIG_reg[0][31]_0\(6)
    );
\rows_reg_440[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => \SRL_SIG_reg[0][31]_0\(7)
    );
\rows_reg_440[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(8),
      O => \SRL_SIG_reg[0][31]_0\(8)
    );
\rows_reg_440[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(9),
      O => \SRL_SIG_reg[0][31]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_shiftReg_6 is
  port (
    \SRL_SIG_reg[0][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shiftReg_ce_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_shiftReg_6 : entity is "colorthresholding_accel_fifo_w32_d2_S_shiftReg";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_shiftReg_6;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_shiftReg_6 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
\SRL_SIG[0][0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => \SRL_SIG_reg[0][15]_0\(0)
    );
\SRL_SIG[0][10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(10),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(10),
      O => \SRL_SIG_reg[0][15]_0\(10)
    );
\SRL_SIG[0][11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(11),
      O => \SRL_SIG_reg[0][15]_0\(11)
    );
\SRL_SIG[0][12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(12),
      O => \SRL_SIG_reg[0][15]_0\(12)
    );
\SRL_SIG[0][13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(13),
      O => \SRL_SIG_reg[0][15]_0\(13)
    );
\SRL_SIG[0][14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(14),
      O => \SRL_SIG_reg[0][15]_0\(14)
    );
\SRL_SIG[0][15]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(15),
      O => \SRL_SIG_reg[0][15]_0\(15)
    );
\SRL_SIG[0][1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => \SRL_SIG_reg[0][15]_0\(1)
    );
\SRL_SIG[0][2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => \SRL_SIG_reg[0][15]_0\(2)
    );
\SRL_SIG[0][3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => \SRL_SIG_reg[0][15]_0\(3)
    );
\SRL_SIG[0][4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => \SRL_SIG_reg[0][15]_0\(4)
    );
\SRL_SIG[0][5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => \SRL_SIG_reg[0][15]_0\(5)
    );
\SRL_SIG[0][6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => \SRL_SIG_reg[0][15]_0\(6)
    );
\SRL_SIG[0][7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => \SRL_SIG_reg[0][15]_0\(7)
    );
\SRL_SIG[0][8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(8),
      O => \SRL_SIG_reg[0][15]_0\(8)
    );
\SRL_SIG[0][9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(9),
      O => \SRL_SIG_reg[0][15]_0\(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_shiftReg_7 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shiftReg_ce_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_shiftReg_7 : entity is "colorthresholding_accel_fifo_w32_d2_S_shiftReg";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_shiftReg_7;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_shiftReg_7 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\cols_reg_445[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => D(0)
    );
\cols_reg_445[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(10),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(10),
      O => D(10)
    );
\cols_reg_445[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(11),
      O => D(11)
    );
\cols_reg_445[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(12),
      O => D(12)
    );
\cols_reg_445[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(13),
      O => D(13)
    );
\cols_reg_445[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(14),
      O => D(14)
    );
\cols_reg_445[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(15),
      O => D(15)
    );
\cols_reg_445[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(16),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(16),
      O => D(16)
    );
\cols_reg_445[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(17),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(17),
      O => D(17)
    );
\cols_reg_445[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(18),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(18),
      O => D(18)
    );
\cols_reg_445[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(19),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(19),
      O => D(19)
    );
\cols_reg_445[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => D(1)
    );
\cols_reg_445[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(20),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(20),
      O => D(20)
    );
\cols_reg_445[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(21),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(21),
      O => D(21)
    );
\cols_reg_445[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(22),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(22),
      O => D(22)
    );
\cols_reg_445[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(23),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(23),
      O => D(23)
    );
\cols_reg_445[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(24),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(24),
      O => D(24)
    );
\cols_reg_445[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(25),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(25),
      O => D(25)
    );
\cols_reg_445[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(26),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(26),
      O => D(26)
    );
\cols_reg_445[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(27),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(27),
      O => D(27)
    );
\cols_reg_445[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(28),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(28),
      O => D(28)
    );
\cols_reg_445[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(29),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(29),
      O => D(29)
    );
\cols_reg_445[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => D(2)
    );
\cols_reg_445[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(30),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(30),
      O => D(30)
    );
\cols_reg_445[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(31),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(31),
      O => D(31)
    );
\cols_reg_445[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => D(3)
    );
\cols_reg_445[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => D(4)
    );
\cols_reg_445[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => D(5)
    );
\cols_reg_445[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => D(6)
    );
\cols_reg_445[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => D(7)
    );
\cols_reg_445[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(8),
      O => D(8)
    );
\cols_reg_445[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_shiftReg_8 is
  port (
    \SRL_SIG_reg[0][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shiftReg_ce_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_shiftReg_8 : entity is "colorthresholding_accel_fifo_w32_d2_S_shiftReg";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_shiftReg_8;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_shiftReg_8 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
\SRL_SIG[0][0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => \SRL_SIG_reg[0][15]_0\(0)
    );
\SRL_SIG[0][10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(10),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(10),
      O => \SRL_SIG_reg[0][15]_0\(10)
    );
\SRL_SIG[0][11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(11),
      O => \SRL_SIG_reg[0][15]_0\(11)
    );
\SRL_SIG[0][12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(12),
      O => \SRL_SIG_reg[0][15]_0\(12)
    );
\SRL_SIG[0][13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(13),
      O => \SRL_SIG_reg[0][15]_0\(13)
    );
\SRL_SIG[0][14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(14),
      O => \SRL_SIG_reg[0][15]_0\(14)
    );
\SRL_SIG[0][15]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(15),
      O => \SRL_SIG_reg[0][15]_0\(15)
    );
\SRL_SIG[0][1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => \SRL_SIG_reg[0][15]_0\(1)
    );
\SRL_SIG[0][2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => \SRL_SIG_reg[0][15]_0\(2)
    );
\SRL_SIG[0][3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => \SRL_SIG_reg[0][15]_0\(3)
    );
\SRL_SIG[0][4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => \SRL_SIG_reg[0][15]_0\(4)
    );
\SRL_SIG[0][5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => \SRL_SIG_reg[0][15]_0\(5)
    );
\SRL_SIG[0][6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => \SRL_SIG_reg[0][15]_0\(6)
    );
\SRL_SIG[0][7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => \SRL_SIG_reg[0][15]_0\(7)
    );
\SRL_SIG[0][8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(8),
      O => \SRL_SIG_reg[0][15]_0\(8)
    );
\SRL_SIG[0][9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(9),
      O => \SRL_SIG_reg[0][15]_0\(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d4_S_shiftReg is
  port (
    \mOutPtr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d4_S_shiftReg : entity is "colorthresholding_accel_fifo_w32_d4_S_shiftReg";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d4_S_shiftReg;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d4_S_shiftReg is
  signal \^moutptr_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\img_out_rows_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
  \mOutPtr_reg[1]\(0) <= \^moutptr_reg[1]\(0);
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => \^moutptr_reg[1]\(0)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d4_S_shiftReg_5 is
  port (
    \mOutPtr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d4_S_shiftReg_5 : entity is "colorthresholding_accel_fifo_w32_d4_S_shiftReg";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d4_S_shiftReg_5;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d4_S_shiftReg_5 is
  signal \^moutptr_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\img_out_cols_c_U/U_colorthresholding_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
  \mOutPtr_reg[1]\(0) <= \^moutptr_reg[1]\(0);
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => \^moutptr_reg[1]\(0)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d2_S_shiftReg is
  port (
    \SRL_SIG_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_data_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[7]\ : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d2_S_shiftReg : entity is "colorthresholding_accel_fifo_w8_d2_S_shiftReg";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d2_S_shiftReg;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d2_S_shiftReg is
  signal \^srl_sig_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^srl_sig_reg[1]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \SRL_SIG_reg[0]_0\(0) <= \^srl_sig_reg[0]_0\(0);
  \SRL_SIG_reg[1]_1\(0) <= \^srl_sig_reg[1]_1\(0);
\B_V_data_1_payload_A[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^srl_sig_reg[0]_0\(0),
      I1 => \B_V_data_1_payload_B_reg[7]\,
      I2 => \B_V_data_1_payload_B_reg[7]_0\,
      I3 => \^srl_sig_reg[1]_1\(0),
      O => img_out_data_dout(0)
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG_reg[0][7]_0\,
      Q => \^srl_sig_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG_reg[1][0]_0\,
      Q => \^srl_sig_reg[1]_1\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg is
  port (
    \mOutPtr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \low_th_2_2_fu_66_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg : entity is "colorthresholding_accel_fifo_w8_d3_S_shiftReg";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg is
  signal \^moutptr_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2__13\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__13\ : label is "soft_lutpair111";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 ";
begin
  \mOutPtr_reg[0]\(0) <= \^moutptr_reg[0]\(0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \low_th_2_2_fu_66_reg[7]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \^moutptr_reg[0]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \low_th_2_2_fu_66_reg[7]\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \low_th_2_2_fu_66_reg[7]\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \low_th_2_2_fu_66_reg[7]\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \low_th_2_2_fu_66_reg[7]\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \low_th_2_2_fu_66_reg[7]\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \low_th_2_2_fu_66_reg[7]\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \low_th_2_2_fu_66_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_31 is
  port (
    \mOutPtr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \low_th_2_1_1_fu_74_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_31 : entity is "colorthresholding_accel_fifo_w8_d3_S_shiftReg";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_31;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_31 is
  signal \^moutptr_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2__12\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__12\ : label is "soft_lutpair109";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 ";
begin
  \mOutPtr_reg[0]\(0) <= \^moutptr_reg[0]\(0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \low_th_2_1_1_fu_74_reg[7]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \^moutptr_reg[0]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \low_th_2_1_1_fu_74_reg[7]\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \low_th_2_1_1_fu_74_reg[7]\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \low_th_2_1_1_fu_74_reg[7]\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \low_th_2_1_1_fu_74_reg[7]\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \low_th_2_1_1_fu_74_reg[7]\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \low_th_2_1_1_fu_74_reg[7]\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \low_th_2_1_1_fu_74_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_32 is
  port (
    \mOutPtr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \low_th_2_0_1_fu_78_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_32 : entity is "colorthresholding_accel_fifo_w8_d3_S_shiftReg";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_32;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_32 is
  signal \^moutptr_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2__11\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__11\ : label is "soft_lutpair107";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 ";
begin
  \mOutPtr_reg[0]\(0) <= \^moutptr_reg[0]\(0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \low_th_2_0_1_fu_78_reg[7]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \^moutptr_reg[0]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \low_th_2_0_1_fu_78_reg[7]\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \low_th_2_0_1_fu_78_reg[7]\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \low_th_2_0_1_fu_78_reg[7]\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \low_th_2_0_1_fu_78_reg[7]\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \low_th_2_0_1_fu_78_reg[7]\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \low_th_2_0_1_fu_78_reg[7]\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \low_th_2_0_1_fu_78_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_33 is
  port (
    \mOutPtr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \low_th_2_2_2_fu_102_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_33 : entity is "colorthresholding_accel_fifo_w8_d3_S_shiftReg";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_33;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_33 is
  signal \^moutptr_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2__7\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__7\ : label is "soft_lutpair105";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 ";
begin
  \mOutPtr_reg[0]\(0) <= \^moutptr_reg[0]\(0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \low_th_2_2_2_fu_102_reg[7]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \^moutptr_reg[0]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \low_th_2_2_2_fu_102_reg[7]\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \low_th_2_2_2_fu_102_reg[7]\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \low_th_2_2_2_fu_102_reg[7]\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \low_th_2_2_2_fu_102_reg[7]\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \low_th_2_2_2_fu_102_reg[7]\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \low_th_2_2_2_fu_102_reg[7]\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \low_th_2_2_2_fu_102_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_34 is
  port (
    \mOutPtr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \low_th_2_1_2_fu_110_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_34 : entity is "colorthresholding_accel_fifo_w8_d3_S_shiftReg";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_34;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_34 is
  signal \^moutptr_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2__6\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__6\ : label is "soft_lutpair103";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 ";
begin
  \mOutPtr_reg[0]\(0) <= \^moutptr_reg[0]\(0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \low_th_2_1_2_fu_110_reg[7]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \^moutptr_reg[0]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \low_th_2_1_2_fu_110_reg[7]\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \low_th_2_1_2_fu_110_reg[7]\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \low_th_2_1_2_fu_110_reg[7]\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \low_th_2_1_2_fu_110_reg[7]\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \low_th_2_1_2_fu_110_reg[7]\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \low_th_2_1_2_fu_110_reg[7]\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \low_th_2_1_2_fu_110_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_35 is
  port (
    \mOutPtr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \low_th_2_0_2_fu_114_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_35 : entity is "colorthresholding_accel_fifo_w8_d3_S_shiftReg";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_35;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_35 is
  signal \^moutptr_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2__5\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__5\ : label is "soft_lutpair101";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 ";
begin
  \mOutPtr_reg[0]\(0) <= \^moutptr_reg[0]\(0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \low_th_2_0_2_fu_114_reg[7]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \^moutptr_reg[0]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \low_th_2_0_2_fu_114_reg[7]\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \low_th_2_0_2_fu_114_reg[7]\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \low_th_2_0_2_fu_114_reg[7]\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \low_th_2_0_2_fu_114_reg[7]\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \low_th_2_0_2_fu_114_reg[7]\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \low_th_2_0_2_fu_114_reg[7]\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \low_th_2_0_2_fu_114_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_36 is
  port (
    \mOutPtr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \low_th_2_2_1_fu_82_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_36 : entity is "colorthresholding_accel_fifo_w8_d3_S_shiftReg";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_36;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_36 is
  signal \^moutptr_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2__1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__1\ : label is "soft_lutpair99";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 ";
begin
  \mOutPtr_reg[0]\(0) <= \^moutptr_reg[0]\(0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \low_th_2_2_1_fu_82_reg[7]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \^moutptr_reg[0]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \low_th_2_2_1_fu_82_reg[7]\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \low_th_2_2_1_fu_82_reg[7]\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \low_th_2_2_1_fu_82_reg[7]\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \low_th_2_2_1_fu_82_reg[7]\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \low_th_2_2_1_fu_82_reg[7]\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \low_th_2_2_1_fu_82_reg[7]\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \low_th_2_2_1_fu_82_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_37 is
  port (
    \mOutPtr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \low_th_2_1_fu_70_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_37 : entity is "colorthresholding_accel_fifo_w8_d3_S_shiftReg";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_37;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_37 is
  signal \^moutptr_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__0\ : label is "soft_lutpair97";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 ";
begin
  \mOutPtr_reg[0]\(0) <= \^moutptr_reg[0]\(0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \low_th_2_1_fu_70_reg[7]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \^moutptr_reg[0]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \low_th_2_1_fu_70_reg[7]\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \low_th_2_1_fu_70_reg[7]\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \low_th_2_1_fu_70_reg[7]\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \low_th_2_1_fu_70_reg[7]\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \low_th_2_1_fu_70_reg[7]\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \low_th_2_1_fu_70_reg[7]\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \low_th_2_1_fu_70_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_38 is
  port (
    \mOutPtr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_38 : entity is "colorthresholding_accel_fifo_w8_d3_S_shiftReg";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_38;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_38 is
  signal \^moutptr_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3\ : label is "soft_lutpair95";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/low_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 ";
begin
  \mOutPtr_reg[0]\(0) <= \^moutptr_reg[0]\(0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \^moutptr_reg[0]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_41 is
  port (
    \mOutPtr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \high_th_2_2_fu_50_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_41 : entity is "colorthresholding_accel_fifo_w8_d3_S_shiftReg";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_41;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_41 is
  signal \^moutptr_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2__16\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__16\ : label is "soft_lutpair91";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 ";
begin
  \mOutPtr_reg[0]\(0) <= \^moutptr_reg[0]\(0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \high_th_2_2_fu_50_reg[7]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \^moutptr_reg[0]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \high_th_2_2_fu_50_reg[7]\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \high_th_2_2_fu_50_reg[7]\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \high_th_2_2_fu_50_reg[7]\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \high_th_2_2_fu_50_reg[7]\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \high_th_2_2_fu_50_reg[7]\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \high_th_2_2_fu_50_reg[7]\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \high_th_2_2_fu_50_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_42 is
  port (
    \mOutPtr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \high_th_2_1_fu_54_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_42 : entity is "colorthresholding_accel_fifo_w8_d3_S_shiftReg";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_42;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_42 is
  signal \^moutptr_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2__15\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__15\ : label is "soft_lutpair89";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 ";
begin
  \mOutPtr_reg[0]\(0) <= \^moutptr_reg[0]\(0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \high_th_2_1_fu_54_reg[7]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \^moutptr_reg[0]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \high_th_2_1_fu_54_reg[7]\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \high_th_2_1_fu_54_reg[7]\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \high_th_2_1_fu_54_reg[7]\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \high_th_2_1_fu_54_reg[7]\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \high_th_2_1_fu_54_reg[7]\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \high_th_2_1_fu_54_reg[7]\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \high_th_2_1_fu_54_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_43 is
  port (
    \mOutPtr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \high_th_2_0_fu_62_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_43 : entity is "colorthresholding_accel_fifo_w8_d3_S_shiftReg";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_43;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_43 is
  signal \^moutptr_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2__14\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__14\ : label is "soft_lutpair87";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_2_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 ";
begin
  \mOutPtr_reg[0]\(0) <= \^moutptr_reg[0]\(0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \high_th_2_0_fu_62_reg[7]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \^moutptr_reg[0]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \high_th_2_0_fu_62_reg[7]\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \high_th_2_0_fu_62_reg[7]\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \high_th_2_0_fu_62_reg[7]\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \high_th_2_0_fu_62_reg[7]\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \high_th_2_0_fu_62_reg[7]\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \high_th_2_0_fu_62_reg[7]\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \high_th_2_0_fu_62_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_44 is
  port (
    \mOutPtr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \high_th_2_2_1_fu_86_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_44 : entity is "colorthresholding_accel_fifo_w8_d3_S_shiftReg";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_44;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_44 is
  signal \^moutptr_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2__10\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__10\ : label is "soft_lutpair85";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 ";
begin
  \mOutPtr_reg[0]\(0) <= \^moutptr_reg[0]\(0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \high_th_2_2_1_fu_86_reg[7]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \^moutptr_reg[0]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \high_th_2_2_1_fu_86_reg[7]\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \high_th_2_2_1_fu_86_reg[7]\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \high_th_2_2_1_fu_86_reg[7]\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \high_th_2_2_1_fu_86_reg[7]\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \high_th_2_2_1_fu_86_reg[7]\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \high_th_2_2_1_fu_86_reg[7]\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \high_th_2_2_1_fu_86_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_45 is
  port (
    \mOutPtr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \high_th_2_1_1_fu_90_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_45 : entity is "colorthresholding_accel_fifo_w8_d3_S_shiftReg";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_45;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_45 is
  signal \^moutptr_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2__9\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__9\ : label is "soft_lutpair83";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 ";
begin
  \mOutPtr_reg[0]\(0) <= \^moutptr_reg[0]\(0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \high_th_2_1_1_fu_90_reg[7]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \^moutptr_reg[0]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \high_th_2_1_1_fu_90_reg[7]\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \high_th_2_1_1_fu_90_reg[7]\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \high_th_2_1_1_fu_90_reg[7]\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \high_th_2_1_1_fu_90_reg[7]\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \high_th_2_1_1_fu_90_reg[7]\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \high_th_2_1_1_fu_90_reg[7]\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \high_th_2_1_1_fu_90_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_46 is
  port (
    \mOutPtr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \high_th_2_0_2_fu_98_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_46 : entity is "colorthresholding_accel_fifo_w8_d3_S_shiftReg";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_46;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_46 is
  signal \^moutptr_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2__8\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__8\ : label is "soft_lutpair81";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_1_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 ";
begin
  \mOutPtr_reg[0]\(0) <= \^moutptr_reg[0]\(0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \high_th_2_0_2_fu_98_reg[7]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \^moutptr_reg[0]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \high_th_2_0_2_fu_98_reg[7]\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \high_th_2_0_2_fu_98_reg[7]\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \high_th_2_0_2_fu_98_reg[7]\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \high_th_2_0_2_fu_98_reg[7]\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \high_th_2_0_2_fu_98_reg[7]\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \high_th_2_0_2_fu_98_reg[7]\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \high_th_2_0_2_fu_98_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_47 is
  port (
    \mOutPtr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \high_th_2_2_2_fu_118_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_47 : entity is "colorthresholding_accel_fifo_w8_d3_S_shiftReg";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_47;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_47 is
  signal \^moutptr_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2__4\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__4\ : label is "soft_lutpair79";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_2_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 ";
begin
  \mOutPtr_reg[0]\(0) <= \^moutptr_reg[0]\(0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \high_th_2_2_2_fu_118_reg[7]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \^moutptr_reg[0]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \high_th_2_2_2_fu_118_reg[7]\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \high_th_2_2_2_fu_118_reg[7]\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \high_th_2_2_2_fu_118_reg[7]\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \high_th_2_2_2_fu_118_reg[7]\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \high_th_2_2_2_fu_118_reg[7]\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \high_th_2_2_2_fu_118_reg[7]\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \high_th_2_2_2_fu_118_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_48 is
  port (
    \mOutPtr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \high_th_2_1_2_fu_106_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_48 : entity is "colorthresholding_accel_fifo_w8_d3_S_shiftReg";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_48;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_48 is
  signal \^moutptr_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2__3\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__3\ : label is "soft_lutpair77";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_1_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 ";
begin
  \mOutPtr_reg[0]\(0) <= \^moutptr_reg[0]\(0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \high_th_2_1_2_fu_106_reg[7]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \^moutptr_reg[0]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \high_th_2_1_2_fu_106_reg[7]\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \high_th_2_1_2_fu_106_reg[7]\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \high_th_2_1_2_fu_106_reg[7]\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \high_th_2_1_2_fu_106_reg[7]\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \high_th_2_1_2_fu_106_reg[7]\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \high_th_2_1_2_fu_106_reg[7]\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \high_th_2_1_2_fu_106_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_49 is
  port (
    \mOutPtr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \high_th_2_0_1_fu_94_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_49 : entity is "colorthresholding_accel_fifo_w8_d3_S_shiftReg";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_49;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_49 is
  signal \^moutptr_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2__2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__2\ : label is "soft_lutpair75";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\colorthresholding_9_0_3_1080_1920_1_U0/high_th_0_0_U/U_colorthresholding_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 ";
begin
  \mOutPtr_reg[0]\(0) <= \^moutptr_reg[0]\(0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \high_th_2_0_1_fu_94_reg[7]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \^moutptr_reg[0]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \high_th_2_0_1_fu_94_reg[7]\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \high_th_2_0_1_fu_94_reg[7]\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \high_th_2_0_1_fu_94_reg[7]\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \high_th_2_0_1_fu_94_reg[7]\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \high_th_2_0_1_fu_94_reg[7]\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \high_th_2_0_1_fu_94_reg[7]\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \high_th_2_0_1_fu_94_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0 : entity is "colorthresholding_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0 is
  signal p_reg_reg_i_1_n_3 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_reg_reg_i_1_n_3,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_reg_reg_i_1_n_3,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_reg_reg_i_1_n_3,
      CEP => p_reg_reg_i_1_n_3,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 32),
      P(31 downto 0) => D(31 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
p_reg_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0051"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => p_reg_reg_0,
      I3 => Q(2),
      O => p_reg_reg_i_1_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_regslice_both is
  port (
    stream_out_TDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ap_NS_fsm112_out : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    \sof_3_reg_155_reg[0]\ : out STD_LOGIC;
    \icmp_ln197_reg_279_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_done_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    \icmp_ln197_reg_279_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : in STD_LOGIC;
    sof_3_reg_155 : in STD_LOGIC;
    sof_fu_82 : in STD_LOGIC;
    \sof_3_reg_155_reg[0]_0\ : in STD_LOGIC;
    stream_out_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start : in STD_LOGIC;
    img_out_rows_c_empty_n : in STD_LOGIC;
    img_out_cols_c_empty_n : in STD_LOGIC;
    \axi_last_V_reg_283_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmp71_i_reg_256 : in STD_LOGIC;
    \icmp_ln197_reg_279_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    img_out_data_empty_n : in STD_LOGIC;
    int_ap_done_reg_0 : in STD_LOGIC;
    int_ap_done_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_last_V_reg_283_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_last_V_reg_283 : in STD_LOGIC;
    img_out_data_dout : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_regslice_both : entity is "colorthresholding_accel_regslice_both";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_regslice_both;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_regslice_both is
  signal \B_V_data_1_payload_A[7]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B[7]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__2_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__4_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_ns_fsm112_out\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal \^icmp_ln197_reg_279_reg[0]\ : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_2__1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \i_1_reg_260[10]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \icmp_ln197_reg_279[0]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \icmp_ln197_reg_279_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \j_reg_144[10]_i_2\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2\ : label is "soft_lutpair207";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  E(0) <= \^e\(0);
  ap_NS_fsm112_out <= \^ap_ns_fsm112_out\;
  \icmp_ln197_reg_279_reg[0]\ <= \^icmp_ln197_reg_279_reg[0]\;
B_V_data_1_data_out: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I2 => B_V_data_1_sel,
      O => stream_out_TDATA(0)
    );
\B_V_data_1_payload_A[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => img_out_data_dout(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      O => \B_V_data_1_payload_A[7]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[7]_i_1_n_3\,
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => img_out_data_dout(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      O => \B_V_data_1_payload_B[7]_i_1_n_3\
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[7]_i_1_n_3\,
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => stream_out_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__2_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__2_n_3\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^icmp_ln197_reg_279_reg[0]\,
      I1 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__4_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__4_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAA8888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^icmp_ln197_reg_279_reg[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => stream_out_TREADY,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1_n_3\
    );
\B_V_data_1_state[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \icmp_ln197_reg_279_pp0_iter1_reg_reg[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_0,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => Q(3),
      O => \^icmp_ln197_reg_279_reg[0]\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => stream_out_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \^icmp_ln197_reg_279_reg[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFF4444FFFF4444"
    )
        port map (
      I0 => CO(0),
      I1 => \^e\(0),
      I2 => xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start,
      I3 => img_out_rows_c_empty_n,
      I4 => Q(0),
      I5 => img_out_cols_c_empty_n,
      O => D(0)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7000"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => stream_out_TREADY,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(4),
      O => D(1)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFABAFA"
    )
        port map (
      I0 => \^ap_ns_fsm112_out\,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => Q(3),
      I3 => ap_enable_reg_pp0_iter1_reg_0,
      I4 => ap_enable_reg_pp0_iter0,
      O => D(2)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDF000FDFD"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_0,
      I1 => \sof_3_reg_155_reg[0]_0\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => img_out_data_empty_n,
      I4 => ap_enable_reg_pp0_iter1_reg_0,
      I5 => \icmp_ln197_reg_279_pp0_iter1_reg_reg[0]\,
      O => ap_block_pp0_stage0_subdone
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1_reg_0,
      I2 => p_10_in,
      I3 => cmp71_i_reg_256,
      I4 => CO(0),
      I5 => \^e\(0),
      O => D(3)
    );
\ap_CS_fsm[4]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => ap_block_pp0_stage0_subdone,
      O => p_10_in
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F007F007F000000"
    )
        port map (
      I0 => Q(3),
      I1 => ap_block_pp0_stage0_subdone,
      I2 => \axi_last_V_reg_283_reg[0]\(0),
      I3 => ap_rst_n,
      I4 => \^ap_ns_fsm112_out\,
      I5 => ap_enable_reg_pp0_iter0,
      O => \ap_CS_fsm_reg[3]\
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_rst_n,
      I3 => \^ap_ns_fsm112_out\,
      I4 => ap_block_pp0_stage0_subdone,
      O => ap_enable_reg_pp0_iter1_reg
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C0000000AA00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => ap_rst_n,
      I4 => \^ap_ns_fsm112_out\,
      I5 => ap_block_pp0_stage0_subdone,
      O => ap_enable_reg_pp0_iter2_reg
    );
\axi_last_V_reg_283[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \axi_last_V_reg_283_reg[0]_0\(0),
      I1 => ap_block_pp0_stage0_subdone,
      I2 => Q(3),
      I3 => \axi_last_V_reg_283_reg[0]\(0),
      I4 => axi_last_V_reg_283,
      O => \ap_CS_fsm_reg[3]_0\
    );
\i_1_reg_260[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(2),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => stream_out_TREADY,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      O => \^e\(0)
    );
\icmp_ln197_reg_279[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \axi_last_V_reg_283_reg[0]\(0),
      I1 => Q(3),
      I2 => ap_block_pp0_stage0_subdone,
      I3 => \icmp_ln197_reg_279_pp0_iter1_reg_reg[0]\,
      O => \ap_CS_fsm_reg[3]_1\
    );
\icmp_ln197_reg_279_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \icmp_ln197_reg_279_pp0_iter1_reg_reg[0]\,
      I1 => Q(3),
      I2 => ap_block_pp0_stage0_subdone,
      I3 => \sof_3_reg_155_reg[0]_0\,
      O => \icmp_ln197_reg_279_reg[0]_0\
    );
int_ap_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => CO(0),
      I1 => \^e\(0),
      I2 => int_ap_done_reg_0,
      I3 => int_ap_done_reg_1(0),
      O => int_ap_done_reg
    );
\j_reg_144[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F00000000000000"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => stream_out_TREADY,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(2),
      I4 => CO(0),
      I5 => cmp71_i_reg_256,
      O => \^ap_ns_fsm112_out\
    );
\j_reg_144[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \axi_last_V_reg_283_reg[0]\(0),
      I2 => Q(3),
      I3 => ap_block_pp0_stage0_subdone,
      O => ap_enable_reg_pp0_iter0_reg(0)
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008F00"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => stream_out_TREADY,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(2),
      I4 => CO(0),
      O => xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready
    );
\sof_3_reg_155[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAC0CACACACACACA"
    )
        port map (
      I0 => sof_3_reg_155,
      I1 => sof_fu_82,
      I2 => \^ap_ns_fsm112_out\,
      I3 => \sof_3_reg_155_reg[0]_0\,
      I4 => ap_enable_reg_pp0_iter2_reg_0,
      I5 => ap_block_pp0_stage0_subdone,
      O => \sof_3_reg_155_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_regslice_both_50 is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    ap_rst_n_2 : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    \axi_last_V_8_reg_269_reg[0]\ : out STD_LOGIC;
    \axi_data_V_3_reg_248_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_data_V_3_reg_248_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \B_V_data_1_payload_B_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \icmp_ln132_reg_491_reg[0]\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_1\ : out STD_LOGIC;
    \start_reg_171_reg[0]\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_2\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_NS_fsm116_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_last_V_8_reg_269_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln132_reg_491_reg[0]_0\ : in STD_LOGIC;
    stream_in_TVALID : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_3\ : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_1 : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_4\ : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_2 : in STD_LOGIC;
    \icmp_ln132_reg_491_reg[0]_1\ : in STD_LOGIC;
    img_in_data_full_n : in STD_LOGIC;
    \p_Val2_s_reg_282_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    B_V_data_1_sel_rd_reg_3 : in STD_LOGIC;
    last_reg_226 : in STD_LOGIC;
    start_3_reg_238 : in STD_LOGIC;
    \axi_data_V_5_reg_344_reg[0]\ : in STD_LOGIC;
    start_reg_171 : in STD_LOGIC;
    cmp743_i_reg_468 : in STD_LOGIC;
    \axi_data_V_5_reg_344_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    B_V_data_1_sel : in STD_LOGIC;
    B_V_data_1_sel_0 : in STD_LOGIC;
    stream_in_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_regslice_both_50 : entity is "colorthresholding_accel_regslice_both";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_regslice_both_50;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_regslice_both_50 is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[9]\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[23]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_sel__0\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_2_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_3 : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_2_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[4]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[6]\ : STD_LOGIC;
  signal \^axi_last_v_8_reg_269_reg[0]\ : STD_LOGIC;
  signal \^internal_full_n_reg\ : STD_LOGIC;
  signal \^internal_full_n_reg_0\ : STD_LOGIC;
  signal \^start_reg_171_reg[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_rd_i_2 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[10]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[11]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[12]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[13]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[14]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[15]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[16]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[17]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[18]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[19]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[20]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[21]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[22]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[23]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[2]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[5]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[6]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[7]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[8]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \axi_data_V_reg_159[9]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[10]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[11]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[12]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[13]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[14]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[15]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[16]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[17]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[18]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[19]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[20]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[21]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[22]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[23]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[2]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[5]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[6]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[7]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[8]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \p_Val2_s_reg_282[9]_i_1\ : label is "soft_lutpair9";
begin
  \B_V_data_1_payload_B_reg[23]_0\(23 downto 0) <= \^b_v_data_1_payload_b_reg[23]_0\(23 downto 0);
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  \ap_CS_fsm_reg[4]\ <= \^ap_cs_fsm_reg[4]\;
  \ap_CS_fsm_reg[6]\ <= \^ap_cs_fsm_reg[6]\;
  \axi_last_V_8_reg_269_reg[0]\ <= \^axi_last_v_8_reg_269_reg[0]\;
  internal_full_n_reg <= \^internal_full_n_reg\;
  internal_full_n_reg_0 <= \^internal_full_n_reg_0\;
  \start_reg_171_reg[0]\ <= \^start_reg_171_reg[0]\;
\B_V_data_1_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(10),
      Q => \B_V_data_1_payload_A_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(11),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(12),
      Q => \B_V_data_1_payload_A_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(13),
      Q => \B_V_data_1_payload_A_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(14),
      Q => \B_V_data_1_payload_A_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(15),
      Q => \B_V_data_1_payload_A_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(16),
      Q => \B_V_data_1_payload_A_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(17),
      Q => \B_V_data_1_payload_A_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(18),
      Q => \B_V_data_1_payload_A_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(19),
      Q => \B_V_data_1_payload_A_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(20),
      Q => \B_V_data_1_payload_A_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(21),
      Q => \B_V_data_1_payload_A_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(22),
      Q => \B_V_data_1_payload_A_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(23),
      Q => \B_V_data_1_payload_A_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(8),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => stream_in_TDATA(9),
      Q => \B_V_data_1_payload_A_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(10),
      Q => \B_V_data_1_payload_B_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(11),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(12),
      Q => \B_V_data_1_payload_B_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(13),
      Q => \B_V_data_1_payload_B_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(14),
      Q => \B_V_data_1_payload_B_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(15),
      Q => \B_V_data_1_payload_B_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(16),
      Q => \B_V_data_1_payload_B_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(17),
      Q => \B_V_data_1_payload_B_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(18),
      Q => \B_V_data_1_payload_B_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(19),
      Q => \B_V_data_1_payload_B_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(20),
      Q => \B_V_data_1_payload_B_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(21),
      Q => \B_V_data_1_payload_B_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(22),
      Q => \B_V_data_1_payload_B_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(23),
      Q => \B_V_data_1_payload_B_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(8),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => stream_in_TDATA(9),
      Q => \B_V_data_1_payload_B_reg_n_3_[9]\,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1101FFFFEEFE0000"
    )
        port map (
      I0 => \^start_reg_171_reg[0]\,
      I1 => B_V_data_1_sel_rd_i_2_n_3,
      I2 => B_V_data_1_sel_rd_reg_0,
      I3 => \^ap_cs_fsm_reg[4]\,
      I4 => B_V_data_1_sel_rd_reg_1,
      I5 => B_V_data_1_sel,
      O => \B_V_data_1_state_reg[0]_1\
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1101FFFFEEFE0000"
    )
        port map (
      I0 => \^start_reg_171_reg[0]\,
      I1 => B_V_data_1_sel_rd_i_2_n_3,
      I2 => B_V_data_1_sel_rd_reg_0,
      I3 => \^ap_cs_fsm_reg[4]\,
      I4 => B_V_data_1_sel_rd_reg_2,
      I5 => B_V_data_1_sel_0,
      O => \B_V_data_1_state_reg[0]_2\
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FEFFFFFF01"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]\,
      I1 => \^axi_last_v_8_reg_269_reg[0]\,
      I2 => CO(0),
      I3 => B_V_data_1_sel_rd_i_2_n_3,
      I4 => \^start_reg_171_reg[0]\,
      I5 => \B_V_data_1_sel__0\,
      O => \B_V_data_1_sel_rd_i_1__1_n_3\
    );
B_V_data_1_sel_rd_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \axi_data_V_5_reg_344_reg[0]\,
      I1 => Q(3),
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_sel_rd_i_2_n_3
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_3\,
      Q => \B_V_data_1_sel__0\,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => stream_in_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_3
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_3,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F020F0F0F0000000"
    )
        port map (
      I0 => \B_V_data_1_state[0]_i_2_n_3\,
      I1 => \^ap_cs_fsm_reg[6]\,
      I2 => ap_rst_n,
      I3 => stream_in_TVALID,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      I5 => \^b_v_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1__0_n_3\
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F020F0F0F0000000"
    )
        port map (
      I0 => \B_V_data_1_state[0]_i_2_n_3\,
      I1 => \^ap_cs_fsm_reg[6]\,
      I2 => ap_rst_n,
      I3 => stream_in_TVALID,
      I4 => \B_V_data_1_state_reg[0]_3\,
      I5 => B_V_data_1_sel_rd_reg_1,
      O => ap_rst_n_1
    );
\B_V_data_1_state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F020F0F0F0000000"
    )
        port map (
      I0 => \B_V_data_1_state[0]_i_2_n_3\,
      I1 => \^ap_cs_fsm_reg[6]\,
      I2 => ap_rst_n,
      I3 => stream_in_TVALID,
      I4 => \B_V_data_1_state_reg[0]_4\,
      I5 => B_V_data_1_sel_rd_reg_2,
      O => ap_rst_n_2
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^internal_full_n_reg_0\,
      I3 => Q(1),
      I4 => \^axi_last_v_8_reg_269_reg[0]\,
      I5 => CO(0),
      O => \B_V_data_1_state[0]_i_2_n_3\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FFF4FFFFFFFF"
    )
        port map (
      I0 => stream_in_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^ap_cs_fsm_reg[6]\,
      I3 => B_V_data_1_sel_rd_reg_0,
      I4 => \^ap_cs_fsm_reg[4]\,
      I5 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2020F020"
    )
        port map (
      I0 => Q(3),
      I1 => \axi_data_V_5_reg_344_reg[0]\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(0),
      I4 => start_reg_171,
      O => \^ap_cs_fsm_reg[6]\
    );
\B_V_data_1_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDFFFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => \^internal_full_n_reg_0\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => CO(0),
      I4 => \^axi_last_v_8_reg_269_reg[0]\,
      I5 => ap_enable_reg_pp1_iter0,
      O => \^ap_cs_fsm_reg[4]\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\SRL_SIG[0][23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFBFFFBF0080"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg_3,
      I1 => Q(1),
      I2 => ap_enable_reg_pp1_iter1_reg,
      I3 => \icmp_ln132_reg_491_reg[0]_0\,
      I4 => last_reg_226,
      I5 => start_3_reg_238,
      O => \^axi_last_v_8_reg_269_reg[0]\
    );
\SRL_SIG[0][23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => img_in_data_full_n,
      I1 => ap_enable_reg_pp1_iter1_reg,
      I2 => \icmp_ln132_reg_491_reg[0]_0\,
      O => \^internal_full_n_reg_0\
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\,
      I1 => Q(1),
      I2 => \^internal_full_n_reg\,
      I3 => CO(0),
      I4 => ap_enable_reg_pp1_iter0,
      O => D(0)
    );
\ap_CS_fsm[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111F11"
    )
        port map (
      I0 => \icmp_ln132_reg_491_reg[0]_1\,
      I1 => img_in_data_full_n,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => CO(0),
      I5 => \^axi_last_v_8_reg_269_reg[0]\,
      O => \^internal_full_n_reg\
    );
ap_enable_reg_pp1_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040CC4000"
    )
        port map (
      I0 => ap_NS_fsm116_out,
      I1 => ap_rst_n,
      I2 => ap_enable_reg_pp1_iter1_reg,
      I3 => \^internal_full_n_reg\,
      I4 => ap_enable_reg_pp1_iter0,
      I5 => CO(0),
      O => ap_rst_n_0
    );
\axi_data_V_5_reg_344[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(0),
      I1 => cmp743_i_reg_468,
      I2 => \axi_data_V_5_reg_344_reg[23]\(0),
      I3 => Q(2),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(0),
      O => \axi_data_V_3_reg_248_reg[23]_0\(0)
    );
\axi_data_V_5_reg_344[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(10),
      I1 => cmp743_i_reg_468,
      I2 => \axi_data_V_5_reg_344_reg[23]\(10),
      I3 => Q(2),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(10),
      O => \axi_data_V_3_reg_248_reg[23]_0\(10)
    );
\axi_data_V_5_reg_344[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(11),
      I1 => cmp743_i_reg_468,
      I2 => \axi_data_V_5_reg_344_reg[23]\(11),
      I3 => Q(2),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(11),
      O => \axi_data_V_3_reg_248_reg[23]_0\(11)
    );
\axi_data_V_5_reg_344[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(12),
      I1 => cmp743_i_reg_468,
      I2 => \axi_data_V_5_reg_344_reg[23]\(12),
      I3 => Q(2),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(12),
      O => \axi_data_V_3_reg_248_reg[23]_0\(12)
    );
\axi_data_V_5_reg_344[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(13),
      I1 => cmp743_i_reg_468,
      I2 => \axi_data_V_5_reg_344_reg[23]\(13),
      I3 => Q(2),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(13),
      O => \axi_data_V_3_reg_248_reg[23]_0\(13)
    );
\axi_data_V_5_reg_344[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(14),
      I1 => cmp743_i_reg_468,
      I2 => \axi_data_V_5_reg_344_reg[23]\(14),
      I3 => Q(2),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(14),
      O => \axi_data_V_3_reg_248_reg[23]_0\(14)
    );
\axi_data_V_5_reg_344[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(15),
      I1 => cmp743_i_reg_468,
      I2 => \axi_data_V_5_reg_344_reg[23]\(15),
      I3 => Q(2),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(15),
      O => \axi_data_V_3_reg_248_reg[23]_0\(15)
    );
\axi_data_V_5_reg_344[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(16),
      I1 => cmp743_i_reg_468,
      I2 => \axi_data_V_5_reg_344_reg[23]\(16),
      I3 => Q(2),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(16),
      O => \axi_data_V_3_reg_248_reg[23]_0\(16)
    );
\axi_data_V_5_reg_344[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(17),
      I1 => cmp743_i_reg_468,
      I2 => \axi_data_V_5_reg_344_reg[23]\(17),
      I3 => Q(2),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(17),
      O => \axi_data_V_3_reg_248_reg[23]_0\(17)
    );
\axi_data_V_5_reg_344[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(18),
      I1 => cmp743_i_reg_468,
      I2 => \axi_data_V_5_reg_344_reg[23]\(18),
      I3 => Q(2),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(18),
      O => \axi_data_V_3_reg_248_reg[23]_0\(18)
    );
\axi_data_V_5_reg_344[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(19),
      I1 => cmp743_i_reg_468,
      I2 => \axi_data_V_5_reg_344_reg[23]\(19),
      I3 => Q(2),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(19),
      O => \axi_data_V_3_reg_248_reg[23]_0\(19)
    );
\axi_data_V_5_reg_344[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(1),
      I1 => cmp743_i_reg_468,
      I2 => \axi_data_V_5_reg_344_reg[23]\(1),
      I3 => Q(2),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(1),
      O => \axi_data_V_3_reg_248_reg[23]_0\(1)
    );
\axi_data_V_5_reg_344[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(20),
      I1 => cmp743_i_reg_468,
      I2 => \axi_data_V_5_reg_344_reg[23]\(20),
      I3 => Q(2),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(20),
      O => \axi_data_V_3_reg_248_reg[23]_0\(20)
    );
\axi_data_V_5_reg_344[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(21),
      I1 => cmp743_i_reg_468,
      I2 => \axi_data_V_5_reg_344_reg[23]\(21),
      I3 => Q(2),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(21),
      O => \axi_data_V_3_reg_248_reg[23]_0\(21)
    );
\axi_data_V_5_reg_344[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(22),
      I1 => cmp743_i_reg_468,
      I2 => \axi_data_V_5_reg_344_reg[23]\(22),
      I3 => Q(2),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(22),
      O => \axi_data_V_3_reg_248_reg[23]_0\(22)
    );
\axi_data_V_5_reg_344[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(23),
      I1 => cmp743_i_reg_468,
      I2 => \axi_data_V_5_reg_344_reg[23]\(23),
      I3 => Q(2),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(23),
      O => \axi_data_V_3_reg_248_reg[23]_0\(23)
    );
\axi_data_V_5_reg_344[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(2),
      I1 => cmp743_i_reg_468,
      I2 => \axi_data_V_5_reg_344_reg[23]\(2),
      I3 => Q(2),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(2),
      O => \axi_data_V_3_reg_248_reg[23]_0\(2)
    );
\axi_data_V_5_reg_344[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(3),
      I1 => cmp743_i_reg_468,
      I2 => \axi_data_V_5_reg_344_reg[23]\(3),
      I3 => Q(2),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(3),
      O => \axi_data_V_3_reg_248_reg[23]_0\(3)
    );
\axi_data_V_5_reg_344[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(4),
      I1 => cmp743_i_reg_468,
      I2 => \axi_data_V_5_reg_344_reg[23]\(4),
      I3 => Q(2),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(4),
      O => \axi_data_V_3_reg_248_reg[23]_0\(4)
    );
\axi_data_V_5_reg_344[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(5),
      I1 => cmp743_i_reg_468,
      I2 => \axi_data_V_5_reg_344_reg[23]\(5),
      I3 => Q(2),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(5),
      O => \axi_data_V_3_reg_248_reg[23]_0\(5)
    );
\axi_data_V_5_reg_344[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(6),
      I1 => cmp743_i_reg_468,
      I2 => \axi_data_V_5_reg_344_reg[23]\(6),
      I3 => Q(2),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(6),
      O => \axi_data_V_3_reg_248_reg[23]_0\(6)
    );
\axi_data_V_5_reg_344[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(7),
      I1 => cmp743_i_reg_468,
      I2 => \axi_data_V_5_reg_344_reg[23]\(7),
      I3 => Q(2),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(7),
      O => \axi_data_V_3_reg_248_reg[23]_0\(7)
    );
\axi_data_V_5_reg_344[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(8),
      I1 => cmp743_i_reg_468,
      I2 => \axi_data_V_5_reg_344_reg[23]\(8),
      I3 => Q(2),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(8),
      O => \axi_data_V_3_reg_248_reg[23]_0\(8)
    );
\axi_data_V_5_reg_344[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(9),
      I1 => cmp743_i_reg_468,
      I2 => \axi_data_V_5_reg_344_reg[23]\(9),
      I3 => Q(2),
      I4 => \^b_v_data_1_payload_b_reg[23]_0\(9),
      O => \axi_data_V_3_reg_248_reg[23]_0\(9)
    );
\axi_data_V_reg_159[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      O => \^b_v_data_1_payload_b_reg[23]_0\(0)
    );
\axi_data_V_reg_159[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      O => \^b_v_data_1_payload_b_reg[23]_0\(10)
    );
\axi_data_V_reg_159[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      O => \^b_v_data_1_payload_b_reg[23]_0\(11)
    );
\axi_data_V_reg_159[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      O => \^b_v_data_1_payload_b_reg[23]_0\(12)
    );
\axi_data_V_reg_159[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      O => \^b_v_data_1_payload_b_reg[23]_0\(13)
    );
\axi_data_V_reg_159[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      O => \^b_v_data_1_payload_b_reg[23]_0\(14)
    );
\axi_data_V_reg_159[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      O => \^b_v_data_1_payload_b_reg[23]_0\(15)
    );
\axi_data_V_reg_159[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[16]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[16]\,
      O => \^b_v_data_1_payload_b_reg[23]_0\(16)
    );
\axi_data_V_reg_159[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[17]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[17]\,
      O => \^b_v_data_1_payload_b_reg[23]_0\(17)
    );
\axi_data_V_reg_159[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[18]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[18]\,
      O => \^b_v_data_1_payload_b_reg[23]_0\(18)
    );
\axi_data_V_reg_159[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[19]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[19]\,
      O => \^b_v_data_1_payload_b_reg[23]_0\(19)
    );
\axi_data_V_reg_159[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      O => \^b_v_data_1_payload_b_reg[23]_0\(1)
    );
\axi_data_V_reg_159[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      O => \^b_v_data_1_payload_b_reg[23]_0\(20)
    );
\axi_data_V_reg_159[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[21]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[21]\,
      O => \^b_v_data_1_payload_b_reg[23]_0\(21)
    );
\axi_data_V_reg_159[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[22]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[22]\,
      O => \^b_v_data_1_payload_b_reg[23]_0\(22)
    );
\axi_data_V_reg_159[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[23]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[23]\,
      O => \^b_v_data_1_payload_b_reg[23]_0\(23)
    );
\axi_data_V_reg_159[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      O => \^b_v_data_1_payload_b_reg[23]_0\(2)
    );
\axi_data_V_reg_159[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      O => \^b_v_data_1_payload_b_reg[23]_0\(3)
    );
\axi_data_V_reg_159[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      O => \^b_v_data_1_payload_b_reg[23]_0\(4)
    );
\axi_data_V_reg_159[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      O => \^b_v_data_1_payload_b_reg[23]_0\(5)
    );
\axi_data_V_reg_159[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      O => \^b_v_data_1_payload_b_reg[23]_0\(6)
    );
\axi_data_V_reg_159[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      O => \^b_v_data_1_payload_b_reg[23]_0\(7)
    );
\axi_data_V_reg_159[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      O => \^b_v_data_1_payload_b_reg[23]_0\(8)
    );
\axi_data_V_reg_159[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      I1 => \B_V_data_1_sel__0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      O => \^b_v_data_1_payload_b_reg[23]_0\(9)
    );
\axi_last_V_reg_147[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => start_reg_171,
      I1 => Q(0),
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => \^start_reg_171_reg[0]\
    );
\icmp_ln132_reg_491[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \icmp_ln132_reg_491_reg[0]_0\,
      I1 => \^internal_full_n_reg\,
      I2 => Q(1),
      I3 => CO(0),
      O => \icmp_ln132_reg_491_reg[0]\
    );
\last_1_reg_356[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => Q(2),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => Q(3),
      I3 => \axi_data_V_5_reg_344_reg[0]\,
      O => \ap_CS_fsm_reg[5]\(0)
    );
\p_Val2_s_reg_282[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(0),
      I1 => \axi_last_V_8_reg_269_reg[0]_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I3 => \B_V_data_1_sel__0\,
      I4 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      O => \axi_data_V_3_reg_248_reg[23]\(0)
    );
\p_Val2_s_reg_282[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(10),
      I1 => \axi_last_V_8_reg_269_reg[0]_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I3 => \B_V_data_1_sel__0\,
      I4 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      O => \axi_data_V_3_reg_248_reg[23]\(10)
    );
\p_Val2_s_reg_282[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(11),
      I1 => \axi_last_V_8_reg_269_reg[0]_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I3 => \B_V_data_1_sel__0\,
      I4 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      O => \axi_data_V_3_reg_248_reg[23]\(11)
    );
\p_Val2_s_reg_282[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(12),
      I1 => \axi_last_V_8_reg_269_reg[0]_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I3 => \B_V_data_1_sel__0\,
      I4 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      O => \axi_data_V_3_reg_248_reg[23]\(12)
    );
\p_Val2_s_reg_282[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(13),
      I1 => \axi_last_V_8_reg_269_reg[0]_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      I3 => \B_V_data_1_sel__0\,
      I4 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      O => \axi_data_V_3_reg_248_reg[23]\(13)
    );
\p_Val2_s_reg_282[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(14),
      I1 => \axi_last_V_8_reg_269_reg[0]_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I3 => \B_V_data_1_sel__0\,
      I4 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      O => \axi_data_V_3_reg_248_reg[23]\(14)
    );
\p_Val2_s_reg_282[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(15),
      I1 => \axi_last_V_8_reg_269_reg[0]_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I3 => \B_V_data_1_sel__0\,
      I4 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      O => \axi_data_V_3_reg_248_reg[23]\(15)
    );
\p_Val2_s_reg_282[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(16),
      I1 => \axi_last_V_8_reg_269_reg[0]_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[16]\,
      I3 => \B_V_data_1_sel__0\,
      I4 => \B_V_data_1_payload_A_reg_n_3_[16]\,
      O => \axi_data_V_3_reg_248_reg[23]\(16)
    );
\p_Val2_s_reg_282[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(17),
      I1 => \axi_last_V_8_reg_269_reg[0]_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[17]\,
      I3 => \B_V_data_1_sel__0\,
      I4 => \B_V_data_1_payload_A_reg_n_3_[17]\,
      O => \axi_data_V_3_reg_248_reg[23]\(17)
    );
\p_Val2_s_reg_282[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(18),
      I1 => \axi_last_V_8_reg_269_reg[0]_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[18]\,
      I3 => \B_V_data_1_sel__0\,
      I4 => \B_V_data_1_payload_A_reg_n_3_[18]\,
      O => \axi_data_V_3_reg_248_reg[23]\(18)
    );
\p_Val2_s_reg_282[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(19),
      I1 => \axi_last_V_8_reg_269_reg[0]_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[19]\,
      I3 => \B_V_data_1_sel__0\,
      I4 => \B_V_data_1_payload_A_reg_n_3_[19]\,
      O => \axi_data_V_3_reg_248_reg[23]\(19)
    );
\p_Val2_s_reg_282[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(1),
      I1 => \axi_last_V_8_reg_269_reg[0]_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I3 => \B_V_data_1_sel__0\,
      I4 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      O => \axi_data_V_3_reg_248_reg[23]\(1)
    );
\p_Val2_s_reg_282[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(20),
      I1 => \axi_last_V_8_reg_269_reg[0]_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I3 => \B_V_data_1_sel__0\,
      I4 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      O => \axi_data_V_3_reg_248_reg[23]\(20)
    );
\p_Val2_s_reg_282[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(21),
      I1 => \axi_last_V_8_reg_269_reg[0]_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[21]\,
      I3 => \B_V_data_1_sel__0\,
      I4 => \B_V_data_1_payload_A_reg_n_3_[21]\,
      O => \axi_data_V_3_reg_248_reg[23]\(21)
    );
\p_Val2_s_reg_282[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(22),
      I1 => \axi_last_V_8_reg_269_reg[0]_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[22]\,
      I3 => \B_V_data_1_sel__0\,
      I4 => \B_V_data_1_payload_A_reg_n_3_[22]\,
      O => \axi_data_V_3_reg_248_reg[23]\(22)
    );
\p_Val2_s_reg_282[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200220002002200"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \^internal_full_n_reg\,
      I2 => \axi_last_V_8_reg_269_reg[0]_0\,
      I3 => Q(1),
      I4 => ap_enable_reg_pp1_iter1_reg,
      I5 => \icmp_ln132_reg_491_reg[0]_0\,
      O => E(0)
    );
\p_Val2_s_reg_282[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(23),
      I1 => \axi_last_V_8_reg_269_reg[0]_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[23]\,
      I3 => \B_V_data_1_sel__0\,
      I4 => \B_V_data_1_payload_A_reg_n_3_[23]\,
      O => \axi_data_V_3_reg_248_reg[23]\(23)
    );
\p_Val2_s_reg_282[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(2),
      I1 => \axi_last_V_8_reg_269_reg[0]_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I3 => \B_V_data_1_sel__0\,
      I4 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      O => \axi_data_V_3_reg_248_reg[23]\(2)
    );
\p_Val2_s_reg_282[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(3),
      I1 => \axi_last_V_8_reg_269_reg[0]_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I3 => \B_V_data_1_sel__0\,
      I4 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      O => \axi_data_V_3_reg_248_reg[23]\(3)
    );
\p_Val2_s_reg_282[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(4),
      I1 => \axi_last_V_8_reg_269_reg[0]_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I3 => \B_V_data_1_sel__0\,
      I4 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      O => \axi_data_V_3_reg_248_reg[23]\(4)
    );
\p_Val2_s_reg_282[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(5),
      I1 => \axi_last_V_8_reg_269_reg[0]_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I3 => \B_V_data_1_sel__0\,
      I4 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      O => \axi_data_V_3_reg_248_reg[23]\(5)
    );
\p_Val2_s_reg_282[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(6),
      I1 => \axi_last_V_8_reg_269_reg[0]_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I3 => \B_V_data_1_sel__0\,
      I4 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      O => \axi_data_V_3_reg_248_reg[23]\(6)
    );
\p_Val2_s_reg_282[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(7),
      I1 => \axi_last_V_8_reg_269_reg[0]_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I3 => \B_V_data_1_sel__0\,
      I4 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      O => \axi_data_V_3_reg_248_reg[23]\(7)
    );
\p_Val2_s_reg_282[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(8),
      I1 => \axi_last_V_8_reg_269_reg[0]_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I3 => \B_V_data_1_sel__0\,
      I4 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      O => \axi_data_V_3_reg_248_reg[23]\(8)
    );
\p_Val2_s_reg_282[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_reg_282_reg[23]\(9),
      I1 => \axi_last_V_8_reg_269_reg[0]_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      I3 => \B_V_data_1_sel__0\,
      I4 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      O => \axi_data_V_3_reg_248_reg[23]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \video_cp_colorthresholding_accel_0_colorthresholding_accel_regslice_both__parameterized1\ is
  port (
    stream_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    stream_out_TREADY : in STD_LOGIC;
    axi_last_V_reg_283 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \video_cp_colorthresholding_accel_0_colorthresholding_accel_regslice_both__parameterized1\ : entity is "colorthresholding_accel_regslice_both";
end \video_cp_colorthresholding_accel_0_colorthresholding_accel_regslice_both__parameterized1\;

architecture STRUCTURE of \video_cp_colorthresholding_accel_0_colorthresholding_accel_regslice_both__parameterized1\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__2_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__2_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__4_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__3_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__4\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__4\ : label is "soft_lutpair212";
begin
\B_V_data_1_payload_A[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => axi_last_V_reg_283,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \B_V_data_1_state_reg_n_3_[0]\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__2_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__2_n_3\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => axi_last_V_reg_283,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \B_V_data_1_state_reg_n_3_[0]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__2_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__2_n_3\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => stream_out_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__4_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__4_n_3\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_0\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__3_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__3_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA8080"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => \B_V_data_1_state_reg[1]_0\,
      I3 => stream_out_TREADY,
      I4 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state[0]_i_1__4_n_3\
    );
\B_V_data_1_state[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => stream_out_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \B_V_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__4_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\stream_out_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => stream_out_TLAST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \video_cp_colorthresholding_accel_0_colorthresholding_accel_regslice_both__parameterized1_4\ is
  port (
    stream_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    stream_out_TREADY : in STD_LOGIC;
    sof_3_reg_155 : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[0]_0\ : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \video_cp_colorthresholding_accel_0_colorthresholding_accel_regslice_both__parameterized1_4\ : entity is "colorthresholding_accel_regslice_both";
end \video_cp_colorthresholding_accel_0_colorthresholding_accel_regslice_both__parameterized1_4\;

architecture STRUCTURE of \video_cp_colorthresholding_accel_0_colorthresholding_accel_regslice_both__parameterized1_4\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_2_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__3_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__2_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[0]_i_2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__3\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__3\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__3\ : label is "soft_lutpair214";
begin
\B_V_data_1_payload_A[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8A0000008A"
    )
        port map (
      I0 => sof_3_reg_155,
      I1 => \B_V_data_1_payload_A_reg[0]_0\,
      I2 => \B_V_data_1_payload_A_reg[0]_1\,
      I3 => B_V_data_1_sel_wr,
      I4 => \B_V_data_1_payload_A[0]_i_2_n_3\,
      I5 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__1_n_3\
    );
\B_V_data_1_payload_A[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      O => \B_V_data_1_payload_A[0]_i_2_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__1_n_3\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8AFF00008A00"
    )
        port map (
      I0 => sof_3_reg_155,
      I1 => \B_V_data_1_payload_A_reg[0]_0\,
      I2 => \B_V_data_1_payload_A_reg[0]_1\,
      I3 => B_V_data_1_sel_wr,
      I4 => \B_V_data_1_payload_A[0]_i_2_n_3\,
      I5 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__1_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__1_n_3\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => stream_out_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__3_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__3_n_3\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_0\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__2_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__2_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA8080"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => \B_V_data_1_state_reg[1]_0\,
      I3 => stream_out_TREADY,
      I4 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state[0]_i_1__3_n_3\
    );
\B_V_data_1_state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => stream_out_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \B_V_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__3_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\stream_out_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => stream_out_TUSER(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \video_cp_colorthresholding_accel_0_colorthresholding_accel_regslice_both__parameterized1_51\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    \start_3_reg_238_reg[0]\ : out STD_LOGIC;
    \axi_last_V_3_reg_259_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    \last_reg_226_reg[0]\ : out STD_LOGIC;
    stream_in_TLAST_int_regslice : out STD_LOGIC;
    \last_1_ph_reg_319_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_1\ : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    stream_in_TVALID : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_1\ : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_2\ : in STD_LOGIC;
    axi_last_V_3_reg_259 : in STD_LOGIC;
    \axi_last_V_8_reg_269_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    last_reg_226 : in STD_LOGIC;
    cmp743_i_reg_468 : in STD_LOGIC;
    axi_last_V_5_ph_reg_295 : in STD_LOGIC;
    \last_1_reg_356_reg[0]\ : in STD_LOGIC;
    stream_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_3_reg_238 : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \video_cp_colorthresholding_accel_0_colorthresholding_accel_regslice_both__parameterized1_51\ : entity is "colorthresholding_accel_regslice_both";
end \video_cp_colorthresholding_accel_0_colorthresholding_accel_regslice_both__parameterized1_51\;

architecture STRUCTURE of \video_cp_colorthresholding_accel_0_colorthresholding_accel_regslice_both__parameterized1_51\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[4]\ : STD_LOGIC;
  signal \^start_3_reg_238_reg[0]\ : STD_LOGIC;
  signal \^stream_in_tlast_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_last_V_8_reg_269[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \axi_last_V_reg_147[0]_i_2\ : label is "soft_lutpair25";
begin
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  \ap_CS_fsm_reg[4]\ <= \^ap_cs_fsm_reg[4]\;
  \start_3_reg_238_reg[0]\ <= \^start_3_reg_238_reg[0]\;
  stream_in_TLAST_int_regslice <= \^stream_in_tlast_int_regslice\;
\B_V_data_1_payload_A[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => stream_in_TLAST(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__0_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__0_n_3\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => stream_in_TLAST(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__0_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__0_n_3\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => stream_in_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FFF4FFFFFFFF"
    )
        port map (
      I0 => stream_in_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \B_V_data_1_state_reg[1]_1\,
      I3 => \^start_3_reg_238_reg[0]\,
      I4 => \B_V_data_1_state_reg[1]_2\,
      I5 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00015501"
    )
        port map (
      I0 => CO(0),
      I1 => start_3_reg_238,
      I2 => last_reg_226,
      I3 => \^ap_cs_fsm_reg[4]\,
      I4 => \B_V_data_1_state_reg[1]_3\,
      O => \^start_3_reg_238_reg[0]\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state_reg[0]_1\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\SRL_SIG[0][23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(0),
      I1 => \SRL_SIG_reg[1][0]\,
      I2 => \SRL_SIG_reg[1][0]_0\,
      O => \^ap_cs_fsm_reg[4]\
    );
\axi_last_V_5_reg_332[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFAAC0AA"
    )
        port map (
      I0 => \^stream_in_tlast_int_regslice\,
      I1 => last_reg_226,
      I2 => cmp743_i_reg_468,
      I3 => Q(1),
      I4 => axi_last_V_5_ph_reg_295,
      O => \last_reg_226_reg[0]\
    );
\axi_last_V_8_reg_269[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_last_V_3_reg_259,
      I1 => \axi_last_V_8_reg_269_reg[0]\,
      I2 => B_V_data_1_payload_B,
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_A,
      O => \axi_last_V_3_reg_259_reg[0]\
    );
\axi_last_V_reg_147[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A,
      O => \^stream_in_tlast_int_regslice\
    );
\last_1_reg_356[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CACAC"
    )
        port map (
      I0 => \last_1_reg_356_reg[0]\,
      I1 => \^stream_in_tlast_int_regslice\,
      I2 => Q(1),
      I3 => last_reg_226,
      I4 => cmp743_i_reg_468,
      O => \last_1_ph_reg_319_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \video_cp_colorthresholding_accel_0_colorthresholding_accel_regslice_both__parameterized1_52\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    \start_reg_171_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_1\ : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    start_reg_171 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : in STD_LOGIC;
    stream_in_TVALID : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_1\ : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_2\ : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_3\ : in STD_LOGIC;
    stream_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \video_cp_colorthresholding_accel_0_colorthresholding_accel_regslice_both__parameterized1_52\ : entity is "colorthresholding_accel_regslice_both";
end \video_cp_colorthresholding_accel_0_colorthresholding_accel_regslice_both__parameterized1_52\;

architecture STRUCTURE of \video_cp_colorthresholding_accel_0_colorthresholding_accel_regslice_both__parameterized1_52\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
begin
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => stream_in_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_3\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => stream_in_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_3\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => stream_in_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FFF4FFFFFFFF"
    )
        port map (
      I0 => stream_in_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \B_V_data_1_state_reg[1]_1\,
      I3 => \B_V_data_1_state_reg[1]_2\,
      I4 => \B_V_data_1_state_reg[1]_3\,
      I5 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state_reg[0]_1\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\start_reg_171[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => start_reg_171,
      I1 => E(0),
      I2 => B_V_data_1_payload_A,
      I3 => \^b_v_data_1_sel\,
      I4 => B_V_data_1_payload_B,
      I5 => shiftReg_ce,
      O => \start_reg_171_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0 is
  port (
    start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n : out STD_LOGIC;
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg_0 : out STD_LOGIC;
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    img_out_cols_c_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_rows_c_empty_n : in STD_LOGIC;
    xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start : in STD_LOGIC;
    img_out_cols_c_full_n : in STD_LOGIC;
    img_in_rows_c_full_n : in STD_LOGIC;
    img_out_rows_c_full_n : in STD_LOGIC;
    img_in_cols_c_full_n : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready : in STD_LOGIC;
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0 : entity is "colorthresholding_accel_start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0 is
  signal \^axivideo2xfmat_24_9_1080_1920_1_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__3_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__4_n_3\ : STD_LOGIC;
  signal \^internal_full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \^shiftreg_ce\ : STD_LOGIC;
  signal \^start_for_axivideo2xfmat_24_9_1080_1920_1_u0_full_n\ : STD_LOGIC;
begin
  AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start <= \^axivideo2xfmat_24_9_1080_1920_1_u0_ap_start\;
  internal_full_n_reg_0 <= \^internal_full_n_reg_0\;
  shiftReg_ce <= \^shiftreg_ce\;
  start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n <= \^start_for_axivideo2xfmat_24_9_1080_1920_1_u0_full_n\;
\SRL_SIG[0][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^internal_full_n_reg_0\,
      I1 => img_out_cols_c_full_n,
      I2 => img_in_rows_c_full_n,
      I3 => img_out_rows_c_full_n,
      I4 => img_in_cols_c_full_n,
      O => \^shiftreg_ce\
    );
\SRL_SIG[0][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F800"
    )
        port map (
      I0 => \^start_for_axivideo2xfmat_24_9_1080_1920_1_u0_full_n\,
      I1 => start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n,
      I2 => start_once_reg,
      I3 => ap_start,
      I4 => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
      O => \^internal_full_n_reg_0\
    );
ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E000E0"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
      I2 => ap_rst_n,
      I3 => ap_start,
      I4 => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg_0,
      O => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg
    );
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => internal_empty_n_reg_1,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^axivideo2xfmat_24_9_1080_1920_1_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__3_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_3\,
      Q => \^axivideo2xfmat_24_9_1080_1920_1_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_axivideo2xfmat_24_9_1080_1920_1_u0_full_n\,
      I2 => \mOutPtr_reg_n_3_[1]\,
      I3 => \mOutPtr_reg_n_3_[0]\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => internal_empty_n_reg_1,
      O => \internal_full_n_i_1__4_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__4_n_3\,
      Q => \^start_for_axivideo2xfmat_24_9_1080_1920_1_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08F7F708"
    )
        port map (
      I0 => \^axivideo2xfmat_24_9_1080_1920_1_u0_ap_start\,
      I1 => \mOutPtr_reg[1]_1\(0),
      I2 => CO(0),
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E77777781888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => CO(0),
      I3 => \mOutPtr_reg[1]_1\(0),
      I4 => \^axivideo2xfmat_24_9_1080_1920_1_u0_ap_start\,
      I5 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => shiftReg_ce_0,
      O => E(0)
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => img_out_cols_c_empty_n,
      I2 => Q(0),
      I3 => img_out_rows_c_empty_n,
      I4 => xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start,
      O => internal_empty_n_reg_0(0)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb is
  port (
    colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start : out STD_LOGIC;
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg_1 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready : in STD_LOGIC;
    p_src_mat_rows_c_i_empty_n : in STD_LOGIC;
    p_src_mat_cols_c_i_empty_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    shiftReg_ce_3 : in STD_LOGIC;
    p_src_mat_cols_c_i_full_n : in STD_LOGIC;
    img_in_rows_c9_empty_n : in STD_LOGIC;
    p_src_mat_rows_c_i_full_n : in STD_LOGIC;
    img_in_cols_c10_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb : entity is "colorthresholding_accel_start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^colorthresholding_9_0_3_1080_1920_1_block_colorthresholding_9_0_3_1080_1920_1_exit_proc_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__8_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__9_n_3\ : STD_LOGIC;
  signal internal_full_n_i_2_n_3 : STD_LOGIC;
  signal \^internal_full_n_reg_1\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_full_n : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of internal_full_n_i_2 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair116";
begin
  E(0) <= \^e\(0);
  colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start <= \^colorthresholding_9_0_3_1080_1920_1_block_colorthresholding_9_0_3_1080_1920_1_exit_proc_u0_ap_start\;
  internal_full_n_reg_1 <= \^internal_full_n_reg_1\;
\SRL_SIG[0][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^internal_full_n_reg_1\,
      I1 => p_src_mat_cols_c_i_full_n,
      I2 => img_in_rows_c9_empty_n,
      I3 => p_src_mat_rows_c_i_full_n,
      I4 => img_in_cols_c10_empty_n,
      O => \^e\(0)
    );
\SRL_SIG[0][15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000E00"
    )
        port map (
      I0 => start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_full_n,
      I1 => start_once_reg,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => ap_start,
      I4 => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg,
      O => \^internal_full_n_reg_1\
    );
ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA0002020200"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg,
      I2 => \^e\(0),
      I3 => Q(0),
      I4 => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready,
      I5 => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg,
      O => ap_rst_n_1
    );
ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010155"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg,
      I2 => \^e\(0),
      I3 => Q(0),
      I4 => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready,
      O => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg
    );
ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8000000A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg,
      I2 => \^e\(0),
      I3 => Q(0),
      I4 => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready,
      I5 => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg,
      O => ap_rst_n_0
    );
\internal_empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => ap_rst_n,
      I3 => \mOutPtr_reg[1]_1\,
      I4 => internal_full_n_i_2_n_3,
      I5 => \^colorthresholding_9_0_3_1080_1920_1_block_colorthresholding_9_0_3_1080_1920_1_exit_proc_u0_ap_start\,
      O => \internal_empty_n_i_1__8_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__8_n_3\,
      Q => \^colorthresholding_9_0_3_1080_1920_1_block_colorthresholding_9_0_3_1080_1920_1_exit_proc_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_full_n,
      I2 => \mOutPtr_reg_n_3_[1]\,
      I3 => \mOutPtr_reg_n_3_[0]\,
      I4 => internal_full_n_i_2_n_3,
      I5 => \mOutPtr_reg[1]_1\,
      O => \internal_full_n_i_1__9_n_3\
    );
internal_full_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg,
      I1 => ap_start,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_full_n,
      I4 => start_once_reg,
      O => internal_full_n_i_2_n_3
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__9_n_3\,
      Q => start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_full_n,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^internal_full_n_reg_1\,
      I1 => start_once_reg,
      I2 => \mOutPtr_reg[1]_1\,
      I3 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDBB4244"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg[1]_1\,
      I2 => start_once_reg,
      I3 => \^internal_full_n_reg_1\,
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA6AAA"
    )
        port map (
      I0 => \^e\(0),
      I1 => p_src_mat_rows_c_i_empty_n,
      I2 => \^colorthresholding_9_0_3_1080_1920_1_block_colorthresholding_9_0_3_1080_1920_1_exit_proc_u0_ap_start\,
      I3 => p_src_mat_cols_c_i_empty_n,
      I4 => ap_done_reg,
      O => internal_empty_n_reg_0(0)
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^e\(0),
      I1 => shiftReg_ce_3,
      O => internal_full_n_reg_0(0)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0 is
  port (
    start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n : out STD_LOGIC;
    xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start : out STD_LOGIC;
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_1_reg_2600 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready : in STD_LOGIC;
    img_out_rows_c_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_cols_c_empty_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0 : entity is "colorthresholding_accel_start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0 is
  signal \internal_empty_n_i_1__13_n_3\ : STD_LOGIC;
  signal internal_empty_n_i_2_n_3 : STD_LOGIC;
  signal internal_full_n_i_1_n_3 : STD_LOGIC;
  signal \internal_full_n_i_2__22_n_3\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  signal \^start_for_xfmat2axivideo_24_0_1080_1920_1_u0_full_n\ : STD_LOGIC;
  signal \^xfmat2axivideo_24_0_1080_1920_1_u0_ap_start\ : STD_LOGIC;
begin
  start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n <= \^start_for_xfmat2axivideo_24_0_1080_1920_1_u0_full_n\;
  xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start <= \^xfmat2axivideo_24_0_1080_1920_1_u0_ap_start\;
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^xfmat2axivideo_24_0_1080_1920_1_u0_ap_start\,
      I1 => img_out_rows_c_empty_n,
      I2 => Q(0),
      I3 => img_out_cols_c_empty_n,
      O => ap_NS_fsm(0)
    );
\internal_empty_n_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE00000"
    )
        port map (
      I0 => internal_empty_n_i_2_n_3,
      I1 => mOutPtr(2),
      I2 => \mOutPtr_reg[2]_0\,
      I3 => \^xfmat2axivideo_24_0_1080_1920_1_u0_ap_start\,
      I4 => ap_rst_n,
      O => \internal_empty_n_i_1__13_n_3\
    );
internal_empty_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \mOutPtr_reg[2]_0\,
      I3 => \^xfmat2axivideo_24_0_1080_1920_1_u0_ap_start\,
      I4 => CO(0),
      I5 => i_1_reg_2600,
      O => internal_empty_n_i_2_n_3
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__13_n_3\,
      Q => \^xfmat2axivideo_24_0_1080_1920_1_u0_ap_start\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFFD5DDD5DDD5DD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_xfmat2axivideo_24_0_1080_1920_1_u0_full_n\,
      I2 => \internal_full_n_i_2__22_n_3\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready,
      I5 => \^xfmat2axivideo_24_0_1080_1920_1_u0_ap_start\,
      O => internal_full_n_i_1_n_3
    );
\internal_full_n_i_2__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      O => \internal_full_n_i_2__22_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_3,
      Q => \^start_for_xfmat2axivideo_24_0_1080_1920_1_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20DFDF20"
    )
        port map (
      I0 => \^xfmat2axivideo_24_0_1080_1920_1_u0_ap_start\,
      I1 => CO(0),
      I2 => i_1_reg_2600,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77E7777788188888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[2]_0\,
      I2 => i_1_reg_2600,
      I3 => CO(0),
      I4 => \^xfmat2axivideo_24_0_1080_1920_1_u0_ap_start\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \mOutPtr_reg[2]_0\,
      I3 => xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready,
      I4 => \^xfmat2axivideo_24_0_1080_1920_1_u0_ap_start\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_AXIvideo2xfMat_24_9_1080_1920_1_s is
  port (
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    shiftReg_ce_0 : out STD_LOGIC;
    \p_Val2_s_reg_282_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    internal_empty_n_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    stream_in_TVALID : in STD_LOGIC;
    img_in_data_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    img_in_rows_c_empty_n : in STD_LOGIC;
    img_in_cols_c10_full_n : in STD_LOGIC;
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start : in STD_LOGIC;
    img_in_rows_c9_full_n : in STD_LOGIC;
    img_in_cols_c_empty_n : in STD_LOGIC;
    stream_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rows_reg_440_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    stream_in_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_AXIvideo2xfMat_24_9_1080_1920_1_s : entity is "colorthresholding_accel_AXIvideo2xfMat_24_9_1080_1920_1_s";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_AXIvideo2xfMat_24_9_1080_1920_1_s;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_AXIvideo2xfMat_24_9_1080_1920_1_s is
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_0 : STD_LOGIC;
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[5]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_4_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_NS_fsm116_out : STD_LOGIC;
  signal ap_condition_pp1_exit_iter0_state5 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_reg_n_3 : STD_LOGIC;
  signal axi_data_V_2_reg_193 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axi_data_V_2_reg_193[0]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[10]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[11]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[12]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[13]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[14]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[15]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[16]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[17]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[18]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[19]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[1]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[20]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[21]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[22]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[23]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[2]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[3]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[4]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[5]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[6]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[7]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[8]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_193[9]_i_1_n_3\ : STD_LOGIC;
  signal axi_data_V_3_reg_248 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axi_data_V_3_reg_248[0]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[10]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[11]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[12]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[13]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[14]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[15]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[16]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[17]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[18]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[19]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[1]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[20]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[21]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[22]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[23]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[23]_i_2_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[2]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[3]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[4]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[5]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[6]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[7]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[8]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_248[9]_i_1_n_3\ : STD_LOGIC;
  signal axi_data_V_5_ph_reg_307 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axi_data_V_5_ph_reg_307[23]_i_1_n_3\ : STD_LOGIC;
  signal axi_data_V_5_reg_344 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axi_data_V_reg_159 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axi_last_V_2_reg_204 : STD_LOGIC;
  signal \axi_last_V_2_reg_204[0]_i_1_n_3\ : STD_LOGIC;
  signal axi_last_V_3_reg_259 : STD_LOGIC;
  signal \axi_last_V_3_reg_259[0]_i_1_n_3\ : STD_LOGIC;
  signal axi_last_V_5_ph_reg_295 : STD_LOGIC;
  signal \axi_last_V_5_ph_reg_295[0]_i_1_n_3\ : STD_LOGIC;
  signal axi_last_V_5_reg_332 : STD_LOGIC;
  signal axi_last_V_8_reg_2697_out : STD_LOGIC;
  signal \axi_last_V_8_reg_269_reg_n_3_[0]\ : STD_LOGIC;
  signal axi_last_V_reg_147 : STD_LOGIC;
  signal cmp743_i_fu_386_p2 : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__0_i_6_n_3\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__0_i_7_n_3\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__0_i_8_n_3\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__0_n_3\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__0_n_4\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__0_n_5\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__0_n_6\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__1_i_1_n_3\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__1_i_2_n_3\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__1_i_3_n_3\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__1_i_4_n_3\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__1_i_5_n_3\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__1_i_6_n_3\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__1_i_7_n_3\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__1_i_8_n_3\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__1_n_3\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__1_n_4\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__1_n_5\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__1_n_6\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__2_i_1_n_3\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__2_i_2_n_3\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__2_i_3_n_3\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__2_i_4_n_3\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__2_i_5_n_3\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__2_i_6_n_3\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__2_i_7_n_3\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__2_i_8_n_3\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__2_n_4\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__2_n_5\ : STD_LOGIC;
  signal \cmp743_i_fu_386_p2_carry__2_n_6\ : STD_LOGIC;
  signal cmp743_i_fu_386_p2_carry_i_1_n_3 : STD_LOGIC;
  signal cmp743_i_fu_386_p2_carry_i_2_n_3 : STD_LOGIC;
  signal cmp743_i_fu_386_p2_carry_i_3_n_3 : STD_LOGIC;
  signal cmp743_i_fu_386_p2_carry_i_4_n_3 : STD_LOGIC;
  signal cmp743_i_fu_386_p2_carry_i_5_n_3 : STD_LOGIC;
  signal cmp743_i_fu_386_p2_carry_i_6_n_3 : STD_LOGIC;
  signal cmp743_i_fu_386_p2_carry_i_7_n_3 : STD_LOGIC;
  signal cmp743_i_fu_386_p2_carry_i_8_n_3 : STD_LOGIC;
  signal cmp743_i_fu_386_p2_carry_n_3 : STD_LOGIC;
  signal cmp743_i_fu_386_p2_carry_n_4 : STD_LOGIC;
  signal cmp743_i_fu_386_p2_carry_n_5 : STD_LOGIC;
  signal cmp743_i_fu_386_p2_carry_n_6 : STD_LOGIC;
  signal cmp743_i_reg_468 : STD_LOGIC;
  signal \cmp743_i_reg_468[0]_i_1_n_3\ : STD_LOGIC;
  signal cols_reg_445 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i_2_fu_396_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_2_reg_472 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \i_2_reg_472[10]_i_2_n_3\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_3\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_3\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_3\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_3\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_3\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_3\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_3\ : STD_LOGIC;
  signal \i__carry_i_1_n_3\ : STD_LOGIC;
  signal \i__carry_i_2_n_3\ : STD_LOGIC;
  signal \i__carry_i_3_n_3\ : STD_LOGIC;
  signal \i__carry_i_4_n_3\ : STD_LOGIC;
  signal i_reg_182 : STD_LOGIC;
  signal \i_reg_182_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_reg_182_reg_n_3_[10]\ : STD_LOGIC;
  signal \i_reg_182_reg_n_3_[1]\ : STD_LOGIC;
  signal \i_reg_182_reg_n_3_[2]\ : STD_LOGIC;
  signal \i_reg_182_reg_n_3_[3]\ : STD_LOGIC;
  signal \i_reg_182_reg_n_3_[4]\ : STD_LOGIC;
  signal \i_reg_182_reg_n_3_[5]\ : STD_LOGIC;
  signal \i_reg_182_reg_n_3_[6]\ : STD_LOGIC;
  signal \i_reg_182_reg_n_3_[7]\ : STD_LOGIC;
  signal \i_reg_182_reg_n_3_[8]\ : STD_LOGIC;
  signal \i_reg_182_reg_n_3_[9]\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__0_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__0_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__0_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__1_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__1_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__1_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__1_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__1_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__1_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__1_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__1_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__1_n_4\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__1_n_5\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__1_n_6\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__2_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__2_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__2_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__2_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__2_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__2_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__2_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__2_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__2_n_4\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__2_n_5\ : STD_LOGIC;
  signal \icmp_ln128_fu_409_p2_carry__2_n_6\ : STD_LOGIC;
  signal icmp_ln128_fu_409_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln128_fu_409_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln128_fu_409_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln128_fu_409_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln128_fu_409_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln128_fu_409_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln128_fu_409_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln128_fu_409_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln128_fu_409_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln128_fu_409_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln128_fu_409_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln128_fu_409_p2_carry_n_6 : STD_LOGIC;
  signal \icmp_ln132_fu_424_p2_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln132_fu_424_p2_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln132_fu_424_p2_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln132_fu_424_p2_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln132_fu_424_p2_inferred__0/i__carry__1_n_5\ : STD_LOGIC;
  signal \icmp_ln132_fu_424_p2_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \icmp_ln132_fu_424_p2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \icmp_ln132_fu_424_p2_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \icmp_ln132_fu_424_p2_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \icmp_ln132_fu_424_p2_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \icmp_ln132_reg_491_reg_n_3_[0]\ : STD_LOGIC;
  signal j_2_fu_414_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \j_reg_215[10]_i_2_n_3\ : STD_LOGIC;
  signal \j_reg_215[10]_i_4_n_3\ : STD_LOGIC;
  signal j_reg_215_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \last_1_ph_reg_319[0]_i_1_n_3\ : STD_LOGIC;
  signal \last_1_ph_reg_319_reg_n_3_[0]\ : STD_LOGIC;
  signal last_1_reg_356 : STD_LOGIC;
  signal \last_1_reg_356_reg_n_3_[0]\ : STD_LOGIC;
  signal last_reg_226 : STD_LOGIC;
  signal \last_reg_226[0]_i_1_n_3\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \p_Val2_s_reg_282[23]_i_3_n_3\ : STD_LOGIC;
  signal \^p_val2_s_reg_282_reg[23]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal regslice_both_AXI_video_strm_V_data_V_U_n_10 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_11 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_12 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_13 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_14 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_15 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_16 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_17 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_18 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_19 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_20 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_21 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_22 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_23 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_24 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_25 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_26 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_27 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_28 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_29 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_30 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_31 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_32 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_33 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_34 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_35 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_36 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_37 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_38 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_4 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_40 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_41 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_42 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_43 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_44 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_45 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_46 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_47 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_48 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_49 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_5 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_50 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_51 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_52 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_53 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_54 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_55 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_56 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_57 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_58 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_59 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_6 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_60 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_61 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_62 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_63 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_88 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_89 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_9 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_90 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_91 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_11 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_3 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_4 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_6 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_7 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_8 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_9 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_user_V_U_n_3 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_user_V_U_n_4 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_user_V_U_n_6 : STD_LOGIC;
  signal rows_reg_440 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^shiftreg_ce\ : STD_LOGIC;
  signal \^shiftreg_ce_0\ : STD_LOGIC;
  signal start_1_fu_90 : STD_LOGIC;
  signal \start_1_fu_90[0]_i_1_n_3\ : STD_LOGIC;
  signal start_3_reg_238 : STD_LOGIC;
  signal \start_3_reg_238[0]_i_1_n_3\ : STD_LOGIC;
  signal start_reg_171 : STD_LOGIC;
  signal stream_in_TDATA_int_regslice : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal stream_in_TLAST_int_regslice : STD_LOGIC;
  signal NLW_cmp743_i_fu_386_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp743_i_fu_386_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp743_i_fu_386_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp743_i_fu_386_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln128_fu_409_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln128_fu_409_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln128_fu_409_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln128_fu_409_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln132_fu_424_p2_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln132_fu_424_p2_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln132_fu_424_p2_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln132_fu_424_p2_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair36";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[10]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[11]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[12]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[13]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[14]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[15]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[16]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[17]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[18]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[19]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[20]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[21]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[22]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[23]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[3]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[5]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[6]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[7]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[8]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_193[9]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \axi_last_V_2_reg_204[0]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \axi_last_V_3_reg_259[0]_i_1\ : label is "soft_lutpair26";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of cmp743_i_fu_386_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp743_i_fu_386_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp743_i_fu_386_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp743_i_fu_386_p2_carry__2\ : label is 11;
  attribute SOFT_HLUTNM of \cmp743_i_reg_468[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \i_2_reg_472[1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \i_2_reg_472[2]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \i_2_reg_472[3]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \i_2_reg_472[4]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \i_2_reg_472[6]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \i_2_reg_472[7]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \i_2_reg_472[8]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \i_2_reg_472[9]_i_1\ : label is "soft_lutpair28";
  attribute COMPARATOR_THRESHOLD of icmp_ln128_fu_409_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln128_fu_409_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln128_fu_409_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln128_fu_409_p2_carry__2\ : label is 11;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__21\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \j_reg_215[1]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \j_reg_215[2]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \j_reg_215[3]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \j_reg_215[4]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \j_reg_215[6]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \j_reg_215[7]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \j_reg_215[8]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \j_reg_215[9]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \start_1_fu_90[0]_i_1\ : label is "soft_lutpair32";
begin
  CO(0) <= \^co\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  \p_Val2_s_reg_282_reg[23]_0\(23 downto 0) <= \^p_val2_s_reg_282_reg[23]_0\(23 downto 0);
  shiftReg_ce <= \^shiftreg_ce\;
  shiftReg_ce_0 <= \^shiftreg_ce_0\;
\SRL_SIG[0][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => img_in_rows_c_empty_n,
      I2 => img_in_cols_c10_full_n,
      I3 => AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
      I4 => img_in_rows_c9_full_n,
      I5 => img_in_cols_c_empty_n,
      O => \^shiftreg_ce\
    );
\SRL_SIG[0][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAA8AA"
    )
        port map (
      I0 => regslice_both_AXI_video_strm_V_last_V_U_n_8,
      I1 => regslice_both_AXI_video_strm_V_data_V_U_n_14,
      I2 => ap_condition_pp1_exit_iter0_state5,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => regslice_both_AXI_video_strm_V_data_V_U_n_4,
      I5 => regslice_both_AXI_video_strm_V_data_V_U_n_13,
      O => \^shiftreg_ce_0\
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^co\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => start_reg_171,
      I1 => ap_CS_fsm_state2,
      I2 => \^shiftreg_ce\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start_reg_171,
      I1 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state9,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFAAAA"
    )
        port map (
      I0 => ap_NS_fsm116_out,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_condition_pp1_exit_iter0_state5,
      I3 => regslice_both_AXI_video_strm_V_data_V_U_n_6,
      I4 => ap_CS_fsm_pp1_stage0,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cmp743_i_reg_468,
      I1 => \^co\(0),
      I2 => \^q\(1),
      O => \ap_CS_fsm[5]_i_2_n_3\
    );
\ap_CS_fsm[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \icmp_ln132_reg_491_reg_n_3_[0]\,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      O => \ap_CS_fsm[5]_i_4_n_3\
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \last_1_reg_356_reg_n_3_[0]\,
      I2 => ap_CS_fsm_state8,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \last_1_reg_356_reg_n_3_[0]\,
      I1 => ap_CS_fsm_state8,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp1_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DF00DF000000"
    )
        port map (
      I0 => ap_condition_pp1_exit_iter0_state5,
      I1 => regslice_both_AXI_video_strm_V_data_V_U_n_6,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_rst_n,
      I4 => ap_NS_fsm116_out,
      I5 => ap_enable_reg_pp1_iter0,
      O => ap_enable_reg_pp1_iter0_i_1_n_3
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter0_i_1_n_3,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_5,
      Q => ap_enable_reg_pp1_iter1_reg_n_3,
      R => '0'
    );
\axi_data_V_2_reg_193[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(0),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(0),
      O => \axi_data_V_2_reg_193[0]_i_1_n_3\
    );
\axi_data_V_2_reg_193[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(10),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(10),
      O => \axi_data_V_2_reg_193[10]_i_1_n_3\
    );
\axi_data_V_2_reg_193[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(11),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(11),
      O => \axi_data_V_2_reg_193[11]_i_1_n_3\
    );
\axi_data_V_2_reg_193[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(12),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(12),
      O => \axi_data_V_2_reg_193[12]_i_1_n_3\
    );
\axi_data_V_2_reg_193[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(13),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(13),
      O => \axi_data_V_2_reg_193[13]_i_1_n_3\
    );
\axi_data_V_2_reg_193[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(14),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(14),
      O => \axi_data_V_2_reg_193[14]_i_1_n_3\
    );
\axi_data_V_2_reg_193[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(15),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(15),
      O => \axi_data_V_2_reg_193[15]_i_1_n_3\
    );
\axi_data_V_2_reg_193[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(16),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(16),
      O => \axi_data_V_2_reg_193[16]_i_1_n_3\
    );
\axi_data_V_2_reg_193[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(17),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(17),
      O => \axi_data_V_2_reg_193[17]_i_1_n_3\
    );
\axi_data_V_2_reg_193[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(18),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(18),
      O => \axi_data_V_2_reg_193[18]_i_1_n_3\
    );
\axi_data_V_2_reg_193[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(19),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(19),
      O => \axi_data_V_2_reg_193[19]_i_1_n_3\
    );
\axi_data_V_2_reg_193[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(1),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(1),
      O => \axi_data_V_2_reg_193[1]_i_1_n_3\
    );
\axi_data_V_2_reg_193[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(20),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(20),
      O => \axi_data_V_2_reg_193[20]_i_1_n_3\
    );
\axi_data_V_2_reg_193[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(21),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(21),
      O => \axi_data_V_2_reg_193[21]_i_1_n_3\
    );
\axi_data_V_2_reg_193[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(22),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(22),
      O => \axi_data_V_2_reg_193[22]_i_1_n_3\
    );
\axi_data_V_2_reg_193[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(23),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(23),
      O => \axi_data_V_2_reg_193[23]_i_1_n_3\
    );
\axi_data_V_2_reg_193[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(2),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(2),
      O => \axi_data_V_2_reg_193[2]_i_1_n_3\
    );
\axi_data_V_2_reg_193[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(3),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(3),
      O => \axi_data_V_2_reg_193[3]_i_1_n_3\
    );
\axi_data_V_2_reg_193[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(4),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(4),
      O => \axi_data_V_2_reg_193[4]_i_1_n_3\
    );
\axi_data_V_2_reg_193[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(5),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(5),
      O => \axi_data_V_2_reg_193[5]_i_1_n_3\
    );
\axi_data_V_2_reg_193[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(6),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(6),
      O => \axi_data_V_2_reg_193[6]_i_1_n_3\
    );
\axi_data_V_2_reg_193[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(7),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(7),
      O => \axi_data_V_2_reg_193[7]_i_1_n_3\
    );
\axi_data_V_2_reg_193[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(8),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(8),
      O => \axi_data_V_2_reg_193[8]_i_1_n_3\
    );
\axi_data_V_2_reg_193[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_344(9),
      I1 => ap_CS_fsm_state9,
      I2 => axi_data_V_reg_159(9),
      O => \axi_data_V_2_reg_193[9]_i_1_n_3\
    );
\axi_data_V_2_reg_193_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_2_reg_193[0]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(0),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_2_reg_193[10]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(10),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_2_reg_193[11]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(11),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_2_reg_193[12]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(12),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_2_reg_193[13]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(13),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_2_reg_193[14]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(14),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_2_reg_193[15]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(15),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_2_reg_193[16]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(16),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_2_reg_193[17]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(17),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_2_reg_193[18]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(18),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_2_reg_193[19]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(19),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_2_reg_193[1]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(1),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_2_reg_193[20]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(20),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_2_reg_193[21]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(21),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_2_reg_193[22]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(22),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_2_reg_193[23]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(23),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_2_reg_193[2]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(2),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_2_reg_193[3]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(3),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_2_reg_193[4]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(4),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_2_reg_193[5]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(5),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_2_reg_193[6]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(6),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_2_reg_193[7]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(7),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_2_reg_193[8]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(8),
      R => '0'
    );
\axi_data_V_2_reg_193_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V_2_reg_193[9]_i_1_n_3\,
      Q => axi_data_V_2_reg_193(9),
      R => '0'
    );
\axi_data_V_3_reg_248[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(0),
      I1 => cmp743_i_reg_468,
      I2 => \^co\(0),
      I3 => \^q\(1),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(0),
      O => \axi_data_V_3_reg_248[0]_i_1_n_3\
    );
\axi_data_V_3_reg_248[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(10),
      I1 => cmp743_i_reg_468,
      I2 => \^co\(0),
      I3 => \^q\(1),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(10),
      O => \axi_data_V_3_reg_248[10]_i_1_n_3\
    );
\axi_data_V_3_reg_248[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(11),
      I1 => cmp743_i_reg_468,
      I2 => \^co\(0),
      I3 => \^q\(1),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(11),
      O => \axi_data_V_3_reg_248[11]_i_1_n_3\
    );
\axi_data_V_3_reg_248[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(12),
      I1 => cmp743_i_reg_468,
      I2 => \^co\(0),
      I3 => \^q\(1),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(12),
      O => \axi_data_V_3_reg_248[12]_i_1_n_3\
    );
\axi_data_V_3_reg_248[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(13),
      I1 => cmp743_i_reg_468,
      I2 => \^co\(0),
      I3 => \^q\(1),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(13),
      O => \axi_data_V_3_reg_248[13]_i_1_n_3\
    );
\axi_data_V_3_reg_248[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(14),
      I1 => cmp743_i_reg_468,
      I2 => \^co\(0),
      I3 => \^q\(1),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(14),
      O => \axi_data_V_3_reg_248[14]_i_1_n_3\
    );
\axi_data_V_3_reg_248[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(15),
      I1 => cmp743_i_reg_468,
      I2 => \^co\(0),
      I3 => \^q\(1),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(15),
      O => \axi_data_V_3_reg_248[15]_i_1_n_3\
    );
\axi_data_V_3_reg_248[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(16),
      I1 => cmp743_i_reg_468,
      I2 => \^co\(0),
      I3 => \^q\(1),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(16),
      O => \axi_data_V_3_reg_248[16]_i_1_n_3\
    );
\axi_data_V_3_reg_248[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(17),
      I1 => cmp743_i_reg_468,
      I2 => \^co\(0),
      I3 => \^q\(1),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(17),
      O => \axi_data_V_3_reg_248[17]_i_1_n_3\
    );
\axi_data_V_3_reg_248[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(18),
      I1 => cmp743_i_reg_468,
      I2 => \^co\(0),
      I3 => \^q\(1),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(18),
      O => \axi_data_V_3_reg_248[18]_i_1_n_3\
    );
\axi_data_V_3_reg_248[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(19),
      I1 => cmp743_i_reg_468,
      I2 => \^co\(0),
      I3 => \^q\(1),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(19),
      O => \axi_data_V_3_reg_248[19]_i_1_n_3\
    );
\axi_data_V_3_reg_248[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(1),
      I1 => cmp743_i_reg_468,
      I2 => \^co\(0),
      I3 => \^q\(1),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(1),
      O => \axi_data_V_3_reg_248[1]_i_1_n_3\
    );
\axi_data_V_3_reg_248[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(20),
      I1 => cmp743_i_reg_468,
      I2 => \^co\(0),
      I3 => \^q\(1),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(20),
      O => \axi_data_V_3_reg_248[20]_i_1_n_3\
    );
\axi_data_V_3_reg_248[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(21),
      I1 => cmp743_i_reg_468,
      I2 => \^co\(0),
      I3 => \^q\(1),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(21),
      O => \axi_data_V_3_reg_248[21]_i_1_n_3\
    );
\axi_data_V_3_reg_248[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(22),
      I1 => cmp743_i_reg_468,
      I2 => \^co\(0),
      I3 => \^q\(1),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(22),
      O => \axi_data_V_3_reg_248[22]_i_1_n_3\
    );
\axi_data_V_3_reg_248[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => cmp743_i_reg_468,
      I3 => \^shiftreg_ce_0\,
      O => \axi_data_V_3_reg_248[23]_i_1_n_3\
    );
\axi_data_V_3_reg_248[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(23),
      I1 => cmp743_i_reg_468,
      I2 => \^co\(0),
      I3 => \^q\(1),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(23),
      O => \axi_data_V_3_reg_248[23]_i_2_n_3\
    );
\axi_data_V_3_reg_248[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(2),
      I1 => cmp743_i_reg_468,
      I2 => \^co\(0),
      I3 => \^q\(1),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(2),
      O => \axi_data_V_3_reg_248[2]_i_1_n_3\
    );
\axi_data_V_3_reg_248[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(3),
      I1 => cmp743_i_reg_468,
      I2 => \^co\(0),
      I3 => \^q\(1),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(3),
      O => \axi_data_V_3_reg_248[3]_i_1_n_3\
    );
\axi_data_V_3_reg_248[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(4),
      I1 => cmp743_i_reg_468,
      I2 => \^co\(0),
      I3 => \^q\(1),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(4),
      O => \axi_data_V_3_reg_248[4]_i_1_n_3\
    );
\axi_data_V_3_reg_248[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(5),
      I1 => cmp743_i_reg_468,
      I2 => \^co\(0),
      I3 => \^q\(1),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(5),
      O => \axi_data_V_3_reg_248[5]_i_1_n_3\
    );
\axi_data_V_3_reg_248[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(6),
      I1 => cmp743_i_reg_468,
      I2 => \^co\(0),
      I3 => \^q\(1),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(6),
      O => \axi_data_V_3_reg_248[6]_i_1_n_3\
    );
\axi_data_V_3_reg_248[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(7),
      I1 => cmp743_i_reg_468,
      I2 => \^co\(0),
      I3 => \^q\(1),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(7),
      O => \axi_data_V_3_reg_248[7]_i_1_n_3\
    );
\axi_data_V_3_reg_248[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(8),
      I1 => cmp743_i_reg_468,
      I2 => \^co\(0),
      I3 => \^q\(1),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(8),
      O => \axi_data_V_3_reg_248[8]_i_1_n_3\
    );
\axi_data_V_3_reg_248[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_data_V_2_reg_193(9),
      I1 => cmp743_i_reg_468,
      I2 => \^co\(0),
      I3 => \^q\(1),
      I4 => \^p_val2_s_reg_282_reg[23]_0\(9),
      O => \axi_data_V_3_reg_248[9]_i_1_n_3\
    );
\axi_data_V_3_reg_248_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_3_reg_248[23]_i_1_n_3\,
      D => \axi_data_V_3_reg_248[0]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(0),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_3_reg_248[23]_i_1_n_3\,
      D => \axi_data_V_3_reg_248[10]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(10),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_3_reg_248[23]_i_1_n_3\,
      D => \axi_data_V_3_reg_248[11]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(11),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_3_reg_248[23]_i_1_n_3\,
      D => \axi_data_V_3_reg_248[12]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(12),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_3_reg_248[23]_i_1_n_3\,
      D => \axi_data_V_3_reg_248[13]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(13),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_3_reg_248[23]_i_1_n_3\,
      D => \axi_data_V_3_reg_248[14]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(14),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_3_reg_248[23]_i_1_n_3\,
      D => \axi_data_V_3_reg_248[15]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(15),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_3_reg_248[23]_i_1_n_3\,
      D => \axi_data_V_3_reg_248[16]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(16),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_3_reg_248[23]_i_1_n_3\,
      D => \axi_data_V_3_reg_248[17]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(17),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_3_reg_248[23]_i_1_n_3\,
      D => \axi_data_V_3_reg_248[18]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(18),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_3_reg_248[23]_i_1_n_3\,
      D => \axi_data_V_3_reg_248[19]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(19),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_3_reg_248[23]_i_1_n_3\,
      D => \axi_data_V_3_reg_248[1]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(1),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_3_reg_248[23]_i_1_n_3\,
      D => \axi_data_V_3_reg_248[20]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(20),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_3_reg_248[23]_i_1_n_3\,
      D => \axi_data_V_3_reg_248[21]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(21),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_3_reg_248[23]_i_1_n_3\,
      D => \axi_data_V_3_reg_248[22]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(22),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_3_reg_248[23]_i_1_n_3\,
      D => \axi_data_V_3_reg_248[23]_i_2_n_3\,
      Q => axi_data_V_3_reg_248(23),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_3_reg_248[23]_i_1_n_3\,
      D => \axi_data_V_3_reg_248[2]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(2),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_3_reg_248[23]_i_1_n_3\,
      D => \axi_data_V_3_reg_248[3]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(3),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_3_reg_248[23]_i_1_n_3\,
      D => \axi_data_V_3_reg_248[4]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(4),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_3_reg_248[23]_i_1_n_3\,
      D => \axi_data_V_3_reg_248[5]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(5),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_3_reg_248[23]_i_1_n_3\,
      D => \axi_data_V_3_reg_248[6]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(6),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_3_reg_248[23]_i_1_n_3\,
      D => \axi_data_V_3_reg_248[7]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(7),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_3_reg_248[23]_i_1_n_3\,
      D => \axi_data_V_3_reg_248[8]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(8),
      R => '0'
    );
\axi_data_V_3_reg_248_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_3_reg_248[23]_i_1_n_3\,
      D => \axi_data_V_3_reg_248[9]_i_1_n_3\,
      Q => axi_data_V_3_reg_248(9),
      R => '0'
    );
\axi_data_V_5_ph_reg_307[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(0),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(0),
      O => p_1_in(0)
    );
\axi_data_V_5_ph_reg_307[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(10),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(10),
      O => p_1_in(10)
    );
\axi_data_V_5_ph_reg_307[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(11),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(11),
      O => p_1_in(11)
    );
\axi_data_V_5_ph_reg_307[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(12),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(12),
      O => p_1_in(12)
    );
\axi_data_V_5_ph_reg_307[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(13),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(13),
      O => p_1_in(13)
    );
\axi_data_V_5_ph_reg_307[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(14),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(14),
      O => p_1_in(14)
    );
\axi_data_V_5_ph_reg_307[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(15),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(15),
      O => p_1_in(15)
    );
\axi_data_V_5_ph_reg_307[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(16),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(16),
      O => p_1_in(16)
    );
\axi_data_V_5_ph_reg_307[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(17),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(17),
      O => p_1_in(17)
    );
\axi_data_V_5_ph_reg_307[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(18),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(18),
      O => p_1_in(18)
    );
\axi_data_V_5_ph_reg_307[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(19),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(19),
      O => p_1_in(19)
    );
\axi_data_V_5_ph_reg_307[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(1),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(1),
      O => p_1_in(1)
    );
\axi_data_V_5_ph_reg_307[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(20),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(20),
      O => p_1_in(20)
    );
\axi_data_V_5_ph_reg_307[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(21),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(21),
      O => p_1_in(21)
    );
\axi_data_V_5_ph_reg_307[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(22),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(22),
      O => p_1_in(22)
    );
\axi_data_V_5_ph_reg_307[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \^q\(1),
      I2 => \^co\(0),
      I3 => cmp743_i_reg_468,
      O => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\
    );
\axi_data_V_5_ph_reg_307[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(23),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(23),
      O => p_1_in(23)
    );
\axi_data_V_5_ph_reg_307[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(2),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(2),
      O => p_1_in(2)
    );
\axi_data_V_5_ph_reg_307[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(3),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(3),
      O => p_1_in(3)
    );
\axi_data_V_5_ph_reg_307[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(4),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(4),
      O => p_1_in(4)
    );
\axi_data_V_5_ph_reg_307[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(5),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(5),
      O => p_1_in(5)
    );
\axi_data_V_5_ph_reg_307[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(6),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(6),
      O => p_1_in(6)
    );
\axi_data_V_5_ph_reg_307[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(7),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(7),
      O => p_1_in(7)
    );
\axi_data_V_5_ph_reg_307[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(8),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(8),
      O => p_1_in(8)
    );
\axi_data_V_5_ph_reg_307[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => axi_data_V_3_reg_248(9),
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_data_V_2_reg_193(9),
      O => p_1_in(9)
    );
\axi_data_V_5_ph_reg_307_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(0),
      Q => axi_data_V_5_ph_reg_307(0),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(10),
      Q => axi_data_V_5_ph_reg_307(10),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(11),
      Q => axi_data_V_5_ph_reg_307(11),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(12),
      Q => axi_data_V_5_ph_reg_307(12),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(13),
      Q => axi_data_V_5_ph_reg_307(13),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(14),
      Q => axi_data_V_5_ph_reg_307(14),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(15),
      Q => axi_data_V_5_ph_reg_307(15),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(16),
      Q => axi_data_V_5_ph_reg_307(16),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(17),
      Q => axi_data_V_5_ph_reg_307(17),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(18),
      Q => axi_data_V_5_ph_reg_307(18),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(19),
      Q => axi_data_V_5_ph_reg_307(19),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(1),
      Q => axi_data_V_5_ph_reg_307(1),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(20),
      Q => axi_data_V_5_ph_reg_307(20),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(21),
      Q => axi_data_V_5_ph_reg_307(21),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(22),
      Q => axi_data_V_5_ph_reg_307(22),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(23),
      Q => axi_data_V_5_ph_reg_307(23),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(2),
      Q => axi_data_V_5_ph_reg_307(2),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(3),
      Q => axi_data_V_5_ph_reg_307(3),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(4),
      Q => axi_data_V_5_ph_reg_307(4),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(5),
      Q => axi_data_V_5_ph_reg_307(5),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(6),
      Q => axi_data_V_5_ph_reg_307(6),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(7),
      Q => axi_data_V_5_ph_reg_307(7),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(8),
      Q => axi_data_V_5_ph_reg_307(8),
      R => '0'
    );
\axi_data_V_5_ph_reg_307_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => p_1_in(9),
      Q => axi_data_V_5_ph_reg_307(9),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_63,
      Q => axi_data_V_5_reg_344(0),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_53,
      Q => axi_data_V_5_reg_344(10),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_52,
      Q => axi_data_V_5_reg_344(11),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_51,
      Q => axi_data_V_5_reg_344(12),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_50,
      Q => axi_data_V_5_reg_344(13),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_49,
      Q => axi_data_V_5_reg_344(14),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_48,
      Q => axi_data_V_5_reg_344(15),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_47,
      Q => axi_data_V_5_reg_344(16),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_46,
      Q => axi_data_V_5_reg_344(17),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_45,
      Q => axi_data_V_5_reg_344(18),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_44,
      Q => axi_data_V_5_reg_344(19),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_62,
      Q => axi_data_V_5_reg_344(1),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_43,
      Q => axi_data_V_5_reg_344(20),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_42,
      Q => axi_data_V_5_reg_344(21),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_41,
      Q => axi_data_V_5_reg_344(22),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_40,
      Q => axi_data_V_5_reg_344(23),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_61,
      Q => axi_data_V_5_reg_344(2),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_60,
      Q => axi_data_V_5_reg_344(3),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_59,
      Q => axi_data_V_5_reg_344(4),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_58,
      Q => axi_data_V_5_reg_344(5),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_57,
      Q => axi_data_V_5_reg_344(6),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_56,
      Q => axi_data_V_5_reg_344(7),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_55,
      Q => axi_data_V_5_reg_344(8),
      R => '0'
    );
\axi_data_V_5_reg_344_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_54,
      Q => axi_data_V_5_reg_344(9),
      R => '0'
    );
\axi_data_V_reg_159_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_90,
      D => stream_in_TDATA_int_regslice(0),
      Q => axi_data_V_reg_159(0),
      R => '0'
    );
\axi_data_V_reg_159_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_90,
      D => stream_in_TDATA_int_regslice(10),
      Q => axi_data_V_reg_159(10),
      R => '0'
    );
\axi_data_V_reg_159_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_90,
      D => stream_in_TDATA_int_regslice(11),
      Q => axi_data_V_reg_159(11),
      R => '0'
    );
\axi_data_V_reg_159_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_90,
      D => stream_in_TDATA_int_regslice(12),
      Q => axi_data_V_reg_159(12),
      R => '0'
    );
\axi_data_V_reg_159_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_90,
      D => stream_in_TDATA_int_regslice(13),
      Q => axi_data_V_reg_159(13),
      R => '0'
    );
\axi_data_V_reg_159_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_90,
      D => stream_in_TDATA_int_regslice(14),
      Q => axi_data_V_reg_159(14),
      R => '0'
    );
\axi_data_V_reg_159_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_90,
      D => stream_in_TDATA_int_regslice(15),
      Q => axi_data_V_reg_159(15),
      R => '0'
    );
\axi_data_V_reg_159_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_90,
      D => stream_in_TDATA_int_regslice(16),
      Q => axi_data_V_reg_159(16),
      R => '0'
    );
\axi_data_V_reg_159_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_90,
      D => stream_in_TDATA_int_regslice(17),
      Q => axi_data_V_reg_159(17),
      R => '0'
    );
\axi_data_V_reg_159_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_90,
      D => stream_in_TDATA_int_regslice(18),
      Q => axi_data_V_reg_159(18),
      R => '0'
    );
\axi_data_V_reg_159_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_90,
      D => stream_in_TDATA_int_regslice(19),
      Q => axi_data_V_reg_159(19),
      R => '0'
    );
\axi_data_V_reg_159_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_90,
      D => stream_in_TDATA_int_regslice(1),
      Q => axi_data_V_reg_159(1),
      R => '0'
    );
\axi_data_V_reg_159_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_90,
      D => stream_in_TDATA_int_regslice(20),
      Q => axi_data_V_reg_159(20),
      R => '0'
    );
\axi_data_V_reg_159_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_90,
      D => stream_in_TDATA_int_regslice(21),
      Q => axi_data_V_reg_159(21),
      R => '0'
    );
\axi_data_V_reg_159_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_90,
      D => stream_in_TDATA_int_regslice(22),
      Q => axi_data_V_reg_159(22),
      R => '0'
    );
\axi_data_V_reg_159_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_90,
      D => stream_in_TDATA_int_regslice(23),
      Q => axi_data_V_reg_159(23),
      R => '0'
    );
\axi_data_V_reg_159_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_90,
      D => stream_in_TDATA_int_regslice(2),
      Q => axi_data_V_reg_159(2),
      R => '0'
    );
\axi_data_V_reg_159_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_90,
      D => stream_in_TDATA_int_regslice(3),
      Q => axi_data_V_reg_159(3),
      R => '0'
    );
\axi_data_V_reg_159_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_90,
      D => stream_in_TDATA_int_regslice(4),
      Q => axi_data_V_reg_159(4),
      R => '0'
    );
\axi_data_V_reg_159_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_90,
      D => stream_in_TDATA_int_regslice(5),
      Q => axi_data_V_reg_159(5),
      R => '0'
    );
\axi_data_V_reg_159_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_90,
      D => stream_in_TDATA_int_regslice(6),
      Q => axi_data_V_reg_159(6),
      R => '0'
    );
\axi_data_V_reg_159_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_90,
      D => stream_in_TDATA_int_regslice(7),
      Q => axi_data_V_reg_159(7),
      R => '0'
    );
\axi_data_V_reg_159_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_90,
      D => stream_in_TDATA_int_regslice(8),
      Q => axi_data_V_reg_159(8),
      R => '0'
    );
\axi_data_V_reg_159_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_90,
      D => stream_in_TDATA_int_regslice(9),
      Q => axi_data_V_reg_159(9),
      R => '0'
    );
\axi_last_V_2_reg_204[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_last_V_5_reg_332,
      I1 => ap_CS_fsm_state9,
      I2 => axi_last_V_reg_147,
      O => \axi_last_V_2_reg_204[0]_i_1_n_3\
    );
\axi_last_V_2_reg_204_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_last_V_2_reg_204[0]_i_1_n_3\,
      Q => axi_last_V_2_reg_204,
      R => '0'
    );
\axi_last_V_3_reg_259[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => axi_last_V_2_reg_204,
      I1 => cmp743_i_reg_468,
      I2 => \^co\(0),
      I3 => \^q\(1),
      I4 => \axi_last_V_8_reg_269_reg_n_3_[0]\,
      O => \axi_last_V_3_reg_259[0]_i_1_n_3\
    );
\axi_last_V_3_reg_259_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_3_reg_248[23]_i_1_n_3\,
      D => \axi_last_V_3_reg_259[0]_i_1_n_3\,
      Q => axi_last_V_3_reg_259,
      R => '0'
    );
\axi_last_V_5_ph_reg_295[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => last_reg_226,
      I1 => cmp743_i_reg_468,
      I2 => ap_CS_fsm_state7,
      I3 => axi_last_V_2_reg_204,
      O => \axi_last_V_5_ph_reg_295[0]_i_1_n_3\
    );
\axi_last_V_5_ph_reg_295_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_307[23]_i_1_n_3\,
      D => \axi_last_V_5_ph_reg_295[0]_i_1_n_3\,
      Q => axi_last_V_5_ph_reg_295,
      R => '0'
    );
\axi_last_V_5_reg_332_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_last_V_U_n_9,
      Q => axi_last_V_5_reg_332,
      R => '0'
    );
\axi_last_V_8_reg_269_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_last_V_U_n_7,
      Q => \axi_last_V_8_reg_269_reg_n_3_[0]\,
      R => '0'
    );
\axi_last_V_reg_147_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_90,
      D => stream_in_TLAST_int_regslice,
      Q => axi_last_V_reg_147,
      R => '0'
    );
cmp743_i_fu_386_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cmp743_i_fu_386_p2_carry_n_3,
      CO(2) => cmp743_i_fu_386_p2_carry_n_4,
      CO(1) => cmp743_i_fu_386_p2_carry_n_5,
      CO(0) => cmp743_i_fu_386_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => cmp743_i_fu_386_p2_carry_i_1_n_3,
      DI(2) => cmp743_i_fu_386_p2_carry_i_2_n_3,
      DI(1) => cmp743_i_fu_386_p2_carry_i_3_n_3,
      DI(0) => cmp743_i_fu_386_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_cmp743_i_fu_386_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => cmp743_i_fu_386_p2_carry_i_5_n_3,
      S(2) => cmp743_i_fu_386_p2_carry_i_6_n_3,
      S(1) => cmp743_i_fu_386_p2_carry_i_7_n_3,
      S(0) => cmp743_i_fu_386_p2_carry_i_8_n_3
    );
\cmp743_i_fu_386_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cmp743_i_fu_386_p2_carry_n_3,
      CO(3) => \cmp743_i_fu_386_p2_carry__0_n_3\,
      CO(2) => \cmp743_i_fu_386_p2_carry__0_n_4\,
      CO(1) => \cmp743_i_fu_386_p2_carry__0_n_5\,
      CO(0) => \cmp743_i_fu_386_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => \cmp743_i_fu_386_p2_carry__0_i_1_n_3\,
      DI(2) => \cmp743_i_fu_386_p2_carry__0_i_2_n_3\,
      DI(1) => \cmp743_i_fu_386_p2_carry__0_i_3_n_3\,
      DI(0) => \cmp743_i_fu_386_p2_carry__0_i_4_n_3\,
      O(3 downto 0) => \NLW_cmp743_i_fu_386_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp743_i_fu_386_p2_carry__0_i_5_n_3\,
      S(2) => \cmp743_i_fu_386_p2_carry__0_i_6_n_3\,
      S(1) => \cmp743_i_fu_386_p2_carry__0_i_7_n_3\,
      S(0) => \cmp743_i_fu_386_p2_carry__0_i_8_n_3\
    );
\cmp743_i_fu_386_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_445(15),
      I1 => cols_reg_445(14),
      O => \cmp743_i_fu_386_p2_carry__0_i_1_n_3\
    );
\cmp743_i_fu_386_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_445(13),
      I1 => cols_reg_445(12),
      O => \cmp743_i_fu_386_p2_carry__0_i_2_n_3\
    );
\cmp743_i_fu_386_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_445(11),
      I1 => cols_reg_445(10),
      O => \cmp743_i_fu_386_p2_carry__0_i_3_n_3\
    );
\cmp743_i_fu_386_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_445(9),
      I1 => cols_reg_445(8),
      O => \cmp743_i_fu_386_p2_carry__0_i_4_n_3\
    );
\cmp743_i_fu_386_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_445(14),
      I1 => cols_reg_445(15),
      O => \cmp743_i_fu_386_p2_carry__0_i_5_n_3\
    );
\cmp743_i_fu_386_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_445(12),
      I1 => cols_reg_445(13),
      O => \cmp743_i_fu_386_p2_carry__0_i_6_n_3\
    );
\cmp743_i_fu_386_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_445(10),
      I1 => cols_reg_445(11),
      O => \cmp743_i_fu_386_p2_carry__0_i_7_n_3\
    );
\cmp743_i_fu_386_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_445(8),
      I1 => cols_reg_445(9),
      O => \cmp743_i_fu_386_p2_carry__0_i_8_n_3\
    );
\cmp743_i_fu_386_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp743_i_fu_386_p2_carry__0_n_3\,
      CO(3) => \cmp743_i_fu_386_p2_carry__1_n_3\,
      CO(2) => \cmp743_i_fu_386_p2_carry__1_n_4\,
      CO(1) => \cmp743_i_fu_386_p2_carry__1_n_5\,
      CO(0) => \cmp743_i_fu_386_p2_carry__1_n_6\,
      CYINIT => '0',
      DI(3) => \cmp743_i_fu_386_p2_carry__1_i_1_n_3\,
      DI(2) => \cmp743_i_fu_386_p2_carry__1_i_2_n_3\,
      DI(1) => \cmp743_i_fu_386_p2_carry__1_i_3_n_3\,
      DI(0) => \cmp743_i_fu_386_p2_carry__1_i_4_n_3\,
      O(3 downto 0) => \NLW_cmp743_i_fu_386_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp743_i_fu_386_p2_carry__1_i_5_n_3\,
      S(2) => \cmp743_i_fu_386_p2_carry__1_i_6_n_3\,
      S(1) => \cmp743_i_fu_386_p2_carry__1_i_7_n_3\,
      S(0) => \cmp743_i_fu_386_p2_carry__1_i_8_n_3\
    );
\cmp743_i_fu_386_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_445(23),
      I1 => cols_reg_445(22),
      O => \cmp743_i_fu_386_p2_carry__1_i_1_n_3\
    );
\cmp743_i_fu_386_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_445(21),
      I1 => cols_reg_445(20),
      O => \cmp743_i_fu_386_p2_carry__1_i_2_n_3\
    );
\cmp743_i_fu_386_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_445(19),
      I1 => cols_reg_445(18),
      O => \cmp743_i_fu_386_p2_carry__1_i_3_n_3\
    );
\cmp743_i_fu_386_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_445(17),
      I1 => cols_reg_445(16),
      O => \cmp743_i_fu_386_p2_carry__1_i_4_n_3\
    );
\cmp743_i_fu_386_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_445(22),
      I1 => cols_reg_445(23),
      O => \cmp743_i_fu_386_p2_carry__1_i_5_n_3\
    );
\cmp743_i_fu_386_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_445(20),
      I1 => cols_reg_445(21),
      O => \cmp743_i_fu_386_p2_carry__1_i_6_n_3\
    );
\cmp743_i_fu_386_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_445(18),
      I1 => cols_reg_445(19),
      O => \cmp743_i_fu_386_p2_carry__1_i_7_n_3\
    );
\cmp743_i_fu_386_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_445(16),
      I1 => cols_reg_445(17),
      O => \cmp743_i_fu_386_p2_carry__1_i_8_n_3\
    );
\cmp743_i_fu_386_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp743_i_fu_386_p2_carry__1_n_3\,
      CO(3) => cmp743_i_fu_386_p2,
      CO(2) => \cmp743_i_fu_386_p2_carry__2_n_4\,
      CO(1) => \cmp743_i_fu_386_p2_carry__2_n_5\,
      CO(0) => \cmp743_i_fu_386_p2_carry__2_n_6\,
      CYINIT => '0',
      DI(3) => \cmp743_i_fu_386_p2_carry__2_i_1_n_3\,
      DI(2) => \cmp743_i_fu_386_p2_carry__2_i_2_n_3\,
      DI(1) => \cmp743_i_fu_386_p2_carry__2_i_3_n_3\,
      DI(0) => \cmp743_i_fu_386_p2_carry__2_i_4_n_3\,
      O(3 downto 0) => \NLW_cmp743_i_fu_386_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp743_i_fu_386_p2_carry__2_i_5_n_3\,
      S(2) => \cmp743_i_fu_386_p2_carry__2_i_6_n_3\,
      S(1) => \cmp743_i_fu_386_p2_carry__2_i_7_n_3\,
      S(0) => \cmp743_i_fu_386_p2_carry__2_i_8_n_3\
    );
\cmp743_i_fu_386_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cols_reg_445(30),
      I1 => cols_reg_445(31),
      O => \cmp743_i_fu_386_p2_carry__2_i_1_n_3\
    );
\cmp743_i_fu_386_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_445(29),
      I1 => cols_reg_445(28),
      O => \cmp743_i_fu_386_p2_carry__2_i_2_n_3\
    );
\cmp743_i_fu_386_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_445(27),
      I1 => cols_reg_445(26),
      O => \cmp743_i_fu_386_p2_carry__2_i_3_n_3\
    );
\cmp743_i_fu_386_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_445(25),
      I1 => cols_reg_445(24),
      O => \cmp743_i_fu_386_p2_carry__2_i_4_n_3\
    );
\cmp743_i_fu_386_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_445(30),
      I1 => cols_reg_445(31),
      O => \cmp743_i_fu_386_p2_carry__2_i_5_n_3\
    );
\cmp743_i_fu_386_p2_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_445(28),
      I1 => cols_reg_445(29),
      O => \cmp743_i_fu_386_p2_carry__2_i_6_n_3\
    );
\cmp743_i_fu_386_p2_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_445(26),
      I1 => cols_reg_445(27),
      O => \cmp743_i_fu_386_p2_carry__2_i_7_n_3\
    );
\cmp743_i_fu_386_p2_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_445(24),
      I1 => cols_reg_445(25),
      O => \cmp743_i_fu_386_p2_carry__2_i_8_n_3\
    );
cmp743_i_fu_386_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_445(7),
      I1 => cols_reg_445(6),
      O => cmp743_i_fu_386_p2_carry_i_1_n_3
    );
cmp743_i_fu_386_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_445(5),
      I1 => cols_reg_445(4),
      O => cmp743_i_fu_386_p2_carry_i_2_n_3
    );
cmp743_i_fu_386_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_445(3),
      I1 => cols_reg_445(2),
      O => cmp743_i_fu_386_p2_carry_i_3_n_3
    );
cmp743_i_fu_386_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_445(1),
      I1 => cols_reg_445(0),
      O => cmp743_i_fu_386_p2_carry_i_4_n_3
    );
cmp743_i_fu_386_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_445(6),
      I1 => cols_reg_445(7),
      O => cmp743_i_fu_386_p2_carry_i_5_n_3
    );
cmp743_i_fu_386_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_445(4),
      I1 => cols_reg_445(5),
      O => cmp743_i_fu_386_p2_carry_i_6_n_3
    );
cmp743_i_fu_386_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_445(2),
      I1 => cols_reg_445(3),
      O => cmp743_i_fu_386_p2_carry_i_7_n_3
    );
cmp743_i_fu_386_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_445(0),
      I1 => cols_reg_445(1),
      O => cmp743_i_fu_386_p2_carry_i_8_n_3
    );
\cmp743_i_reg_468[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cmp743_i_fu_386_p2,
      I1 => ap_CS_fsm_state3,
      I2 => cmp743_i_reg_468,
      O => \cmp743_i_reg_468[0]_i_1_n_3\
    );
\cmp743_i_reg_468_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cmp743_i_reg_468[0]_i_1_n_3\,
      Q => cmp743_i_reg_468,
      R => '0'
    );
\cols_reg_445_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(0),
      Q => cols_reg_445(0),
      R => '0'
    );
\cols_reg_445_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(10),
      Q => cols_reg_445(10),
      R => '0'
    );
\cols_reg_445_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(11),
      Q => cols_reg_445(11),
      R => '0'
    );
\cols_reg_445_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(12),
      Q => cols_reg_445(12),
      R => '0'
    );
\cols_reg_445_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(13),
      Q => cols_reg_445(13),
      R => '0'
    );
\cols_reg_445_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(14),
      Q => cols_reg_445(14),
      R => '0'
    );
\cols_reg_445_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(15),
      Q => cols_reg_445(15),
      R => '0'
    );
\cols_reg_445_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(16),
      Q => cols_reg_445(16),
      R => '0'
    );
\cols_reg_445_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(17),
      Q => cols_reg_445(17),
      R => '0'
    );
\cols_reg_445_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(18),
      Q => cols_reg_445(18),
      R => '0'
    );
\cols_reg_445_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(19),
      Q => cols_reg_445(19),
      R => '0'
    );
\cols_reg_445_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(1),
      Q => cols_reg_445(1),
      R => '0'
    );
\cols_reg_445_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(20),
      Q => cols_reg_445(20),
      R => '0'
    );
\cols_reg_445_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(21),
      Q => cols_reg_445(21),
      R => '0'
    );
\cols_reg_445_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(22),
      Q => cols_reg_445(22),
      R => '0'
    );
\cols_reg_445_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(23),
      Q => cols_reg_445(23),
      R => '0'
    );
\cols_reg_445_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(24),
      Q => cols_reg_445(24),
      R => '0'
    );
\cols_reg_445_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(25),
      Q => cols_reg_445(25),
      R => '0'
    );
\cols_reg_445_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(26),
      Q => cols_reg_445(26),
      R => '0'
    );
\cols_reg_445_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(27),
      Q => cols_reg_445(27),
      R => '0'
    );
\cols_reg_445_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(28),
      Q => cols_reg_445(28),
      R => '0'
    );
\cols_reg_445_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(29),
      Q => cols_reg_445(29),
      R => '0'
    );
\cols_reg_445_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(2),
      Q => cols_reg_445(2),
      R => '0'
    );
\cols_reg_445_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(30),
      Q => cols_reg_445(30),
      R => '0'
    );
\cols_reg_445_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(31),
      Q => cols_reg_445(31),
      R => '0'
    );
\cols_reg_445_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(3),
      Q => cols_reg_445(3),
      R => '0'
    );
\cols_reg_445_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(4),
      Q => cols_reg_445(4),
      R => '0'
    );
\cols_reg_445_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(5),
      Q => cols_reg_445(5),
      R => '0'
    );
\cols_reg_445_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(6),
      Q => cols_reg_445(6),
      R => '0'
    );
\cols_reg_445_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(7),
      Q => cols_reg_445(7),
      R => '0'
    );
\cols_reg_445_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(8),
      Q => cols_reg_445(8),
      R => '0'
    );
\cols_reg_445_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(9),
      Q => cols_reg_445(9),
      R => '0'
    );
\i_2_reg_472[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_reg_182_reg_n_3_[0]\,
      O => i_2_fu_396_p2(0)
    );
\i_2_reg_472[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \i_reg_182_reg_n_3_[10]\,
      I1 => \i_reg_182_reg_n_3_[7]\,
      I2 => \i_2_reg_472[10]_i_2_n_3\,
      I3 => \i_reg_182_reg_n_3_[6]\,
      I4 => \i_reg_182_reg_n_3_[8]\,
      I5 => \i_reg_182_reg_n_3_[9]\,
      O => i_2_fu_396_p2(10)
    );
\i_2_reg_472[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \i_reg_182_reg_n_3_[4]\,
      I1 => \i_reg_182_reg_n_3_[2]\,
      I2 => \i_reg_182_reg_n_3_[0]\,
      I3 => \i_reg_182_reg_n_3_[1]\,
      I4 => \i_reg_182_reg_n_3_[3]\,
      I5 => \i_reg_182_reg_n_3_[5]\,
      O => \i_2_reg_472[10]_i_2_n_3\
    );
\i_2_reg_472[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_182_reg_n_3_[0]\,
      I1 => \i_reg_182_reg_n_3_[1]\,
      O => i_2_fu_396_p2(1)
    );
\i_2_reg_472[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_reg_182_reg_n_3_[2]\,
      I1 => \i_reg_182_reg_n_3_[0]\,
      I2 => \i_reg_182_reg_n_3_[1]\,
      O => i_2_fu_396_p2(2)
    );
\i_2_reg_472[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i_reg_182_reg_n_3_[3]\,
      I1 => \i_reg_182_reg_n_3_[1]\,
      I2 => \i_reg_182_reg_n_3_[0]\,
      I3 => \i_reg_182_reg_n_3_[2]\,
      O => i_2_fu_396_p2(3)
    );
\i_2_reg_472[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \i_reg_182_reg_n_3_[4]\,
      I1 => \i_reg_182_reg_n_3_[2]\,
      I2 => \i_reg_182_reg_n_3_[0]\,
      I3 => \i_reg_182_reg_n_3_[1]\,
      I4 => \i_reg_182_reg_n_3_[3]\,
      O => i_2_fu_396_p2(4)
    );
\i_2_reg_472[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \i_reg_182_reg_n_3_[5]\,
      I1 => \i_reg_182_reg_n_3_[3]\,
      I2 => \i_reg_182_reg_n_3_[1]\,
      I3 => \i_reg_182_reg_n_3_[0]\,
      I4 => \i_reg_182_reg_n_3_[2]\,
      I5 => \i_reg_182_reg_n_3_[4]\,
      O => i_2_fu_396_p2(5)
    );
\i_2_reg_472[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i_reg_182_reg_n_3_[6]\,
      I1 => \i_2_reg_472[10]_i_2_n_3\,
      O => i_2_fu_396_p2(6)
    );
\i_2_reg_472[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \i_reg_182_reg_n_3_[7]\,
      I1 => \i_2_reg_472[10]_i_2_n_3\,
      I2 => \i_reg_182_reg_n_3_[6]\,
      O => i_2_fu_396_p2(7)
    );
\i_2_reg_472[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \i_reg_182_reg_n_3_[8]\,
      I1 => \i_reg_182_reg_n_3_[6]\,
      I2 => \i_2_reg_472[10]_i_2_n_3\,
      I3 => \i_reg_182_reg_n_3_[7]\,
      O => i_2_fu_396_p2(8)
    );
\i_2_reg_472[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \i_reg_182_reg_n_3_[7]\,
      I1 => \i_2_reg_472[10]_i_2_n_3\,
      I2 => \i_reg_182_reg_n_3_[6]\,
      I3 => \i_reg_182_reg_n_3_[8]\,
      I4 => \i_reg_182_reg_n_3_[9]\,
      O => i_2_fu_396_p2(9)
    );
\i_2_reg_472_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_396_p2(0),
      Q => i_2_reg_472(0),
      R => '0'
    );
\i_2_reg_472_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_396_p2(10),
      Q => i_2_reg_472(10),
      R => '0'
    );
\i_2_reg_472_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_396_p2(1),
      Q => i_2_reg_472(1),
      R => '0'
    );
\i_2_reg_472_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_396_p2(2),
      Q => i_2_reg_472(2),
      R => '0'
    );
\i_2_reg_472_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_396_p2(3),
      Q => i_2_reg_472(3),
      R => '0'
    );
\i_2_reg_472_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_396_p2(4),
      Q => i_2_reg_472(4),
      R => '0'
    );
\i_2_reg_472_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_396_p2(5),
      Q => i_2_reg_472(5),
      R => '0'
    );
\i_2_reg_472_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_396_p2(6),
      Q => i_2_reg_472(6),
      R => '0'
    );
\i_2_reg_472_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_396_p2(7),
      Q => i_2_reg_472(7),
      R => '0'
    );
\i_2_reg_472_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_396_p2(8),
      Q => i_2_reg_472(8),
      R => '0'
    );
\i_2_reg_472_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_396_p2(9),
      Q => i_2_reg_472(9),
      R => '0'
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => cols_reg_445(23),
      I1 => cols_reg_445(22),
      I2 => cols_reg_445(21),
      O => \i__carry__0_i_1_n_3\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => cols_reg_445(19),
      I1 => cols_reg_445(18),
      I2 => cols_reg_445(20),
      O => \i__carry__0_i_2_n_3\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => cols_reg_445(17),
      I1 => cols_reg_445(16),
      I2 => cols_reg_445(15),
      O => \i__carry__0_i_3_n_3\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => cols_reg_445(13),
      I1 => cols_reg_445(12),
      I2 => cols_reg_445(14),
      O => \i__carry__0_i_4_n_3\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_445(30),
      I1 => cols_reg_445(31),
      O => \i__carry__1_i_1_n_3\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => cols_reg_445(29),
      I1 => cols_reg_445(28),
      I2 => cols_reg_445(27),
      O => \i__carry__1_i_2_n_3\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => cols_reg_445(25),
      I1 => cols_reg_445(24),
      I2 => cols_reg_445(26),
      O => \i__carry__1_i_3_n_3\
    );
\i__carry_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => cols_reg_445(10),
      I1 => j_reg_215_reg(10),
      I2 => cols_reg_445(11),
      I3 => j_reg_215_reg(9),
      I4 => cols_reg_445(9),
      O => \i__carry_i_1_n_3\
    );
\i__carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cols_reg_445(8),
      I1 => j_reg_215_reg(8),
      I2 => cols_reg_445(6),
      I3 => j_reg_215_reg(6),
      I4 => j_reg_215_reg(7),
      I5 => cols_reg_445(7),
      O => \i__carry_i_2_n_3\
    );
\i__carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cols_reg_445(5),
      I1 => j_reg_215_reg(5),
      I2 => cols_reg_445(3),
      I3 => j_reg_215_reg(3),
      I4 => j_reg_215_reg(4),
      I5 => cols_reg_445(4),
      O => \i__carry_i_3_n_3\
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cols_reg_445(2),
      I1 => j_reg_215_reg(2),
      I2 => cols_reg_445(0),
      I3 => j_reg_215_reg(0),
      I4 => j_reg_215_reg(1),
      I5 => cols_reg_445(1),
      O => \i__carry_i_4_n_3\
    );
\i_reg_182[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state9,
      O => i_reg_182
    );
\i_reg_182_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_2_reg_472(0),
      Q => \i_reg_182_reg_n_3_[0]\,
      R => i_reg_182
    );
\i_reg_182_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_2_reg_472(10),
      Q => \i_reg_182_reg_n_3_[10]\,
      R => i_reg_182
    );
\i_reg_182_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_2_reg_472(1),
      Q => \i_reg_182_reg_n_3_[1]\,
      R => i_reg_182
    );
\i_reg_182_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_2_reg_472(2),
      Q => \i_reg_182_reg_n_3_[2]\,
      R => i_reg_182
    );
\i_reg_182_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_2_reg_472(3),
      Q => \i_reg_182_reg_n_3_[3]\,
      R => i_reg_182
    );
\i_reg_182_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_2_reg_472(4),
      Q => \i_reg_182_reg_n_3_[4]\,
      R => i_reg_182
    );
\i_reg_182_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_2_reg_472(5),
      Q => \i_reg_182_reg_n_3_[5]\,
      R => i_reg_182
    );
\i_reg_182_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_2_reg_472(6),
      Q => \i_reg_182_reg_n_3_[6]\,
      R => i_reg_182
    );
\i_reg_182_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_2_reg_472(7),
      Q => \i_reg_182_reg_n_3_[7]\,
      R => i_reg_182
    );
\i_reg_182_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_2_reg_472(8),
      Q => \i_reg_182_reg_n_3_[8]\,
      R => i_reg_182
    );
\i_reg_182_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_2_reg_472(9),
      Q => \i_reg_182_reg_n_3_[9]\,
      R => i_reg_182
    );
icmp_ln128_fu_409_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln128_fu_409_p2_carry_n_3,
      CO(2) => icmp_ln128_fu_409_p2_carry_n_4,
      CO(1) => icmp_ln128_fu_409_p2_carry_n_5,
      CO(0) => icmp_ln128_fu_409_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln128_fu_409_p2_carry_i_1_n_3,
      DI(2) => icmp_ln128_fu_409_p2_carry_i_2_n_3,
      DI(1) => icmp_ln128_fu_409_p2_carry_i_3_n_3,
      DI(0) => icmp_ln128_fu_409_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln128_fu_409_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln128_fu_409_p2_carry_i_5_n_3,
      S(2) => icmp_ln128_fu_409_p2_carry_i_6_n_3,
      S(1) => icmp_ln128_fu_409_p2_carry_i_7_n_3,
      S(0) => icmp_ln128_fu_409_p2_carry_i_8_n_3
    );
\icmp_ln128_fu_409_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln128_fu_409_p2_carry_n_3,
      CO(3) => \icmp_ln128_fu_409_p2_carry__0_n_3\,
      CO(2) => \icmp_ln128_fu_409_p2_carry__0_n_4\,
      CO(1) => \icmp_ln128_fu_409_p2_carry__0_n_5\,
      CO(0) => \icmp_ln128_fu_409_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => \icmp_ln128_fu_409_p2_carry__0_i_1_n_3\,
      DI(2) => \icmp_ln128_fu_409_p2_carry__0_i_2_n_3\,
      DI(1) => \icmp_ln128_fu_409_p2_carry__0_i_3_n_3\,
      DI(0) => \icmp_ln128_fu_409_p2_carry__0_i_4_n_3\,
      O(3 downto 0) => \NLW_icmp_ln128_fu_409_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln128_fu_409_p2_carry__0_i_5_n_3\,
      S(2) => \icmp_ln128_fu_409_p2_carry__0_i_6_n_3\,
      S(1) => \icmp_ln128_fu_409_p2_carry__0_i_7_n_3\,
      S(0) => \icmp_ln128_fu_409_p2_carry__0_i_8_n_3\
    );
\icmp_ln128_fu_409_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_440(15),
      I1 => rows_reg_440(14),
      O => \icmp_ln128_fu_409_p2_carry__0_i_1_n_3\
    );
\icmp_ln128_fu_409_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_440(13),
      I1 => rows_reg_440(12),
      O => \icmp_ln128_fu_409_p2_carry__0_i_2_n_3\
    );
\icmp_ln128_fu_409_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => rows_reg_440(11),
      I1 => \i_reg_182_reg_n_3_[10]\,
      I2 => rows_reg_440(10),
      O => \icmp_ln128_fu_409_p2_carry__0_i_3_n_3\
    );
\icmp_ln128_fu_409_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_440(9),
      I1 => \i_reg_182_reg_n_3_[9]\,
      I2 => rows_reg_440(8),
      I3 => \i_reg_182_reg_n_3_[8]\,
      O => \icmp_ln128_fu_409_p2_carry__0_i_4_n_3\
    );
\icmp_ln128_fu_409_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_440(14),
      I1 => rows_reg_440(15),
      O => \icmp_ln128_fu_409_p2_carry__0_i_5_n_3\
    );
\icmp_ln128_fu_409_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_440(12),
      I1 => rows_reg_440(13),
      O => \icmp_ln128_fu_409_p2_carry__0_i_6_n_3\
    );
\icmp_ln128_fu_409_p2_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => rows_reg_440(11),
      I1 => \i_reg_182_reg_n_3_[10]\,
      I2 => rows_reg_440(10),
      O => \icmp_ln128_fu_409_p2_carry__0_i_7_n_3\
    );
\icmp_ln128_fu_409_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_reg_182_reg_n_3_[9]\,
      I1 => rows_reg_440(9),
      I2 => \i_reg_182_reg_n_3_[8]\,
      I3 => rows_reg_440(8),
      O => \icmp_ln128_fu_409_p2_carry__0_i_8_n_3\
    );
\icmp_ln128_fu_409_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln128_fu_409_p2_carry__0_n_3\,
      CO(3) => \icmp_ln128_fu_409_p2_carry__1_n_3\,
      CO(2) => \icmp_ln128_fu_409_p2_carry__1_n_4\,
      CO(1) => \icmp_ln128_fu_409_p2_carry__1_n_5\,
      CO(0) => \icmp_ln128_fu_409_p2_carry__1_n_6\,
      CYINIT => '0',
      DI(3) => \icmp_ln128_fu_409_p2_carry__1_i_1_n_3\,
      DI(2) => \icmp_ln128_fu_409_p2_carry__1_i_2_n_3\,
      DI(1) => \icmp_ln128_fu_409_p2_carry__1_i_3_n_3\,
      DI(0) => \icmp_ln128_fu_409_p2_carry__1_i_4_n_3\,
      O(3 downto 0) => \NLW_icmp_ln128_fu_409_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln128_fu_409_p2_carry__1_i_5_n_3\,
      S(2) => \icmp_ln128_fu_409_p2_carry__1_i_6_n_3\,
      S(1) => \icmp_ln128_fu_409_p2_carry__1_i_7_n_3\,
      S(0) => \icmp_ln128_fu_409_p2_carry__1_i_8_n_3\
    );
\icmp_ln128_fu_409_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_440(23),
      I1 => rows_reg_440(22),
      O => \icmp_ln128_fu_409_p2_carry__1_i_1_n_3\
    );
\icmp_ln128_fu_409_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_440(21),
      I1 => rows_reg_440(20),
      O => \icmp_ln128_fu_409_p2_carry__1_i_2_n_3\
    );
\icmp_ln128_fu_409_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_440(19),
      I1 => rows_reg_440(18),
      O => \icmp_ln128_fu_409_p2_carry__1_i_3_n_3\
    );
\icmp_ln128_fu_409_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_440(17),
      I1 => rows_reg_440(16),
      O => \icmp_ln128_fu_409_p2_carry__1_i_4_n_3\
    );
\icmp_ln128_fu_409_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_440(22),
      I1 => rows_reg_440(23),
      O => \icmp_ln128_fu_409_p2_carry__1_i_5_n_3\
    );
\icmp_ln128_fu_409_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_440(20),
      I1 => rows_reg_440(21),
      O => \icmp_ln128_fu_409_p2_carry__1_i_6_n_3\
    );
\icmp_ln128_fu_409_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_440(18),
      I1 => rows_reg_440(19),
      O => \icmp_ln128_fu_409_p2_carry__1_i_7_n_3\
    );
\icmp_ln128_fu_409_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_440(16),
      I1 => rows_reg_440(17),
      O => \icmp_ln128_fu_409_p2_carry__1_i_8_n_3\
    );
\icmp_ln128_fu_409_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln128_fu_409_p2_carry__1_n_3\,
      CO(3) => \^co\(0),
      CO(2) => \icmp_ln128_fu_409_p2_carry__2_n_4\,
      CO(1) => \icmp_ln128_fu_409_p2_carry__2_n_5\,
      CO(0) => \icmp_ln128_fu_409_p2_carry__2_n_6\,
      CYINIT => '0',
      DI(3) => \icmp_ln128_fu_409_p2_carry__2_i_1_n_3\,
      DI(2) => \icmp_ln128_fu_409_p2_carry__2_i_2_n_3\,
      DI(1) => \icmp_ln128_fu_409_p2_carry__2_i_3_n_3\,
      DI(0) => \icmp_ln128_fu_409_p2_carry__2_i_4_n_3\,
      O(3 downto 0) => \NLW_icmp_ln128_fu_409_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln128_fu_409_p2_carry__2_i_5_n_3\,
      S(2) => \icmp_ln128_fu_409_p2_carry__2_i_6_n_3\,
      S(1) => \icmp_ln128_fu_409_p2_carry__2_i_7_n_3\,
      S(0) => \icmp_ln128_fu_409_p2_carry__2_i_8_n_3\
    );
\icmp_ln128_fu_409_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rows_reg_440(30),
      I1 => rows_reg_440(31),
      O => \icmp_ln128_fu_409_p2_carry__2_i_1_n_3\
    );
\icmp_ln128_fu_409_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_440(29),
      I1 => rows_reg_440(28),
      O => \icmp_ln128_fu_409_p2_carry__2_i_2_n_3\
    );
\icmp_ln128_fu_409_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_440(27),
      I1 => rows_reg_440(26),
      O => \icmp_ln128_fu_409_p2_carry__2_i_3_n_3\
    );
\icmp_ln128_fu_409_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_440(25),
      I1 => rows_reg_440(24),
      O => \icmp_ln128_fu_409_p2_carry__2_i_4_n_3\
    );
\icmp_ln128_fu_409_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_440(30),
      I1 => rows_reg_440(31),
      O => \icmp_ln128_fu_409_p2_carry__2_i_5_n_3\
    );
\icmp_ln128_fu_409_p2_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_440(28),
      I1 => rows_reg_440(29),
      O => \icmp_ln128_fu_409_p2_carry__2_i_6_n_3\
    );
\icmp_ln128_fu_409_p2_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_440(26),
      I1 => rows_reg_440(27),
      O => \icmp_ln128_fu_409_p2_carry__2_i_7_n_3\
    );
\icmp_ln128_fu_409_p2_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_440(24),
      I1 => rows_reg_440(25),
      O => \icmp_ln128_fu_409_p2_carry__2_i_8_n_3\
    );
icmp_ln128_fu_409_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_440(7),
      I1 => \i_reg_182_reg_n_3_[7]\,
      I2 => rows_reg_440(6),
      I3 => \i_reg_182_reg_n_3_[6]\,
      O => icmp_ln128_fu_409_p2_carry_i_1_n_3
    );
icmp_ln128_fu_409_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_440(5),
      I1 => \i_reg_182_reg_n_3_[5]\,
      I2 => rows_reg_440(4),
      I3 => \i_reg_182_reg_n_3_[4]\,
      O => icmp_ln128_fu_409_p2_carry_i_2_n_3
    );
icmp_ln128_fu_409_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_440(3),
      I1 => \i_reg_182_reg_n_3_[3]\,
      I2 => rows_reg_440(2),
      I3 => \i_reg_182_reg_n_3_[2]\,
      O => icmp_ln128_fu_409_p2_carry_i_3_n_3
    );
icmp_ln128_fu_409_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_440(1),
      I1 => \i_reg_182_reg_n_3_[1]\,
      I2 => rows_reg_440(0),
      I3 => \i_reg_182_reg_n_3_[0]\,
      O => icmp_ln128_fu_409_p2_carry_i_4_n_3
    );
icmp_ln128_fu_409_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_reg_182_reg_n_3_[7]\,
      I1 => rows_reg_440(7),
      I2 => \i_reg_182_reg_n_3_[6]\,
      I3 => rows_reg_440(6),
      O => icmp_ln128_fu_409_p2_carry_i_5_n_3
    );
icmp_ln128_fu_409_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_reg_182_reg_n_3_[5]\,
      I1 => rows_reg_440(5),
      I2 => \i_reg_182_reg_n_3_[4]\,
      I3 => rows_reg_440(4),
      O => icmp_ln128_fu_409_p2_carry_i_6_n_3
    );
icmp_ln128_fu_409_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_reg_182_reg_n_3_[3]\,
      I1 => rows_reg_440(3),
      I2 => \i_reg_182_reg_n_3_[2]\,
      I3 => rows_reg_440(2),
      O => icmp_ln128_fu_409_p2_carry_i_7_n_3
    );
icmp_ln128_fu_409_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_reg_182_reg_n_3_[1]\,
      I1 => rows_reg_440(1),
      I2 => \i_reg_182_reg_n_3_[0]\,
      I3 => rows_reg_440(0),
      O => icmp_ln128_fu_409_p2_carry_i_8_n_3
    );
\icmp_ln132_fu_424_p2_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln132_fu_424_p2_inferred__0/i__carry_n_3\,
      CO(2) => \icmp_ln132_fu_424_p2_inferred__0/i__carry_n_4\,
      CO(1) => \icmp_ln132_fu_424_p2_inferred__0/i__carry_n_5\,
      CO(0) => \icmp_ln132_fu_424_p2_inferred__0/i__carry_n_6\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln132_fu_424_p2_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1_n_3\,
      S(2) => \i__carry_i_2_n_3\,
      S(1) => \i__carry_i_3_n_3\,
      S(0) => \i__carry_i_4_n_3\
    );
\icmp_ln132_fu_424_p2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln132_fu_424_p2_inferred__0/i__carry_n_3\,
      CO(3) => \icmp_ln132_fu_424_p2_inferred__0/i__carry__0_n_3\,
      CO(2) => \icmp_ln132_fu_424_p2_inferred__0/i__carry__0_n_4\,
      CO(1) => \icmp_ln132_fu_424_p2_inferred__0/i__carry__0_n_5\,
      CO(0) => \icmp_ln132_fu_424_p2_inferred__0/i__carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln132_fu_424_p2_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_1_n_3\,
      S(2) => \i__carry__0_i_2_n_3\,
      S(1) => \i__carry__0_i_3_n_3\,
      S(0) => \i__carry__0_i_4_n_3\
    );
\icmp_ln132_fu_424_p2_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln132_fu_424_p2_inferred__0/i__carry__0_n_3\,
      CO(3) => \NLW_icmp_ln132_fu_424_p2_inferred__0/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => ap_condition_pp1_exit_iter0_state5,
      CO(1) => \icmp_ln132_fu_424_p2_inferred__0/i__carry__1_n_5\,
      CO(0) => \icmp_ln132_fu_424_p2_inferred__0/i__carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln132_fu_424_p2_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__1_i_1_n_3\,
      S(1) => \i__carry__1_i_2_n_3\,
      S(0) => \i__carry__1_i_3_n_3\
    );
\icmp_ln132_reg_491_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_88,
      Q => \icmp_ln132_reg_491_reg_n_3_[0]\,
      R => '0'
    );
\internal_full_n_i_2__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
      I1 => \^q\(1),
      I2 => \^co\(0),
      O => internal_empty_n_reg
    );
\j_reg_215[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg_215_reg(0),
      O => j_2_fu_414_p2(0)
    );
\j_reg_215[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cmp743_i_reg_468,
      I1 => \^co\(0),
      I2 => \^q\(1),
      O => ap_NS_fsm116_out
    );
\j_reg_215[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => ap_condition_pp1_exit_iter0_state5,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => regslice_both_AXI_video_strm_V_data_V_U_n_6,
      I3 => ap_CS_fsm_pp1_stage0,
      O => \j_reg_215[10]_i_2_n_3\
    );
\j_reg_215[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => j_reg_215_reg(10),
      I1 => j_reg_215_reg(7),
      I2 => \j_reg_215[10]_i_4_n_3\,
      I3 => j_reg_215_reg(6),
      I4 => j_reg_215_reg(8),
      I5 => j_reg_215_reg(9),
      O => j_2_fu_414_p2(10)
    );
\j_reg_215[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => j_reg_215_reg(4),
      I1 => j_reg_215_reg(2),
      I2 => j_reg_215_reg(0),
      I3 => j_reg_215_reg(1),
      I4 => j_reg_215_reg(3),
      I5 => j_reg_215_reg(5),
      O => \j_reg_215[10]_i_4_n_3\
    );
\j_reg_215[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_reg_215_reg(0),
      I1 => j_reg_215_reg(1),
      O => j_2_fu_414_p2(1)
    );
\j_reg_215[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => j_reg_215_reg(2),
      I1 => j_reg_215_reg(0),
      I2 => j_reg_215_reg(1),
      O => j_2_fu_414_p2(2)
    );
\j_reg_215[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => j_reg_215_reg(3),
      I1 => j_reg_215_reg(1),
      I2 => j_reg_215_reg(0),
      I3 => j_reg_215_reg(2),
      O => j_2_fu_414_p2(3)
    );
\j_reg_215[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => j_reg_215_reg(4),
      I1 => j_reg_215_reg(2),
      I2 => j_reg_215_reg(0),
      I3 => j_reg_215_reg(1),
      I4 => j_reg_215_reg(3),
      O => j_2_fu_414_p2(4)
    );
\j_reg_215[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => j_reg_215_reg(5),
      I1 => j_reg_215_reg(3),
      I2 => j_reg_215_reg(1),
      I3 => j_reg_215_reg(0),
      I4 => j_reg_215_reg(2),
      I5 => j_reg_215_reg(4),
      O => j_2_fu_414_p2(5)
    );
\j_reg_215[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => j_reg_215_reg(6),
      I1 => \j_reg_215[10]_i_4_n_3\,
      O => j_2_fu_414_p2(6)
    );
\j_reg_215[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => j_reg_215_reg(7),
      I1 => \j_reg_215[10]_i_4_n_3\,
      I2 => j_reg_215_reg(6),
      O => j_2_fu_414_p2(7)
    );
\j_reg_215[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => j_reg_215_reg(8),
      I1 => j_reg_215_reg(6),
      I2 => \j_reg_215[10]_i_4_n_3\,
      I3 => j_reg_215_reg(7),
      O => j_2_fu_414_p2(8)
    );
\j_reg_215[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => j_reg_215_reg(7),
      I1 => \j_reg_215[10]_i_4_n_3\,
      I2 => j_reg_215_reg(6),
      I3 => j_reg_215_reg(8),
      I4 => j_reg_215_reg(9),
      O => j_2_fu_414_p2(9)
    );
\j_reg_215_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_reg_215[10]_i_2_n_3\,
      D => j_2_fu_414_p2(0),
      Q => j_reg_215_reg(0),
      R => ap_NS_fsm116_out
    );
\j_reg_215_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_reg_215[10]_i_2_n_3\,
      D => j_2_fu_414_p2(10),
      Q => j_reg_215_reg(10),
      R => ap_NS_fsm116_out
    );
\j_reg_215_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_reg_215[10]_i_2_n_3\,
      D => j_2_fu_414_p2(1),
      Q => j_reg_215_reg(1),
      R => ap_NS_fsm116_out
    );
\j_reg_215_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_reg_215[10]_i_2_n_3\,
      D => j_2_fu_414_p2(2),
      Q => j_reg_215_reg(2),
      R => ap_NS_fsm116_out
    );
\j_reg_215_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_reg_215[10]_i_2_n_3\,
      D => j_2_fu_414_p2(3),
      Q => j_reg_215_reg(3),
      R => ap_NS_fsm116_out
    );
\j_reg_215_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_reg_215[10]_i_2_n_3\,
      D => j_2_fu_414_p2(4),
      Q => j_reg_215_reg(4),
      R => ap_NS_fsm116_out
    );
\j_reg_215_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_reg_215[10]_i_2_n_3\,
      D => j_2_fu_414_p2(5),
      Q => j_reg_215_reg(5),
      R => ap_NS_fsm116_out
    );
\j_reg_215_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_reg_215[10]_i_2_n_3\,
      D => j_2_fu_414_p2(6),
      Q => j_reg_215_reg(6),
      R => ap_NS_fsm116_out
    );
\j_reg_215_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_reg_215[10]_i_2_n_3\,
      D => j_2_fu_414_p2(7),
      Q => j_reg_215_reg(7),
      R => ap_NS_fsm116_out
    );
\j_reg_215_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_reg_215[10]_i_2_n_3\,
      D => j_2_fu_414_p2(8),
      Q => j_reg_215_reg(8),
      R => ap_NS_fsm116_out
    );
\j_reg_215_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_reg_215[10]_i_2_n_3\,
      D => j_2_fu_414_p2(9),
      Q => j_reg_215_reg(9),
      R => ap_NS_fsm116_out
    );
\last_1_ph_reg_319[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E200AAAAAA"
    )
        port map (
      I0 => \last_1_ph_reg_319_reg_n_3_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => last_reg_226,
      I3 => \^q\(1),
      I4 => \^co\(0),
      I5 => cmp743_i_reg_468,
      O => \last_1_ph_reg_319[0]_i_1_n_3\
    );
\last_1_ph_reg_319_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \last_1_ph_reg_319[0]_i_1_n_3\,
      Q => \last_1_ph_reg_319_reg_n_3_[0]\,
      R => '0'
    );
\last_1_reg_356_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_1_reg_356,
      D => regslice_both_AXI_video_strm_V_last_V_U_n_11,
      Q => \last_1_reg_356_reg_n_3_[0]\,
      R => '0'
    );
\last_reg_226[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2E2E2E2E2E2E2"
    )
        port map (
      I0 => last_reg_226,
      I1 => \^shiftreg_ce_0\,
      I2 => \axi_last_V_8_reg_269_reg_n_3_[0]\,
      I3 => \^q\(1),
      I4 => \^co\(0),
      I5 => cmp743_i_reg_468,
      O => \last_reg_226[0]_i_1_n_3\
    );
\last_reg_226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \last_reg_226[0]_i_1_n_3\,
      Q => last_reg_226,
      R => '0'
    );
\p_Val2_s_reg_282[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE0E"
    )
        port map (
      I0 => start_3_reg_238,
      I1 => last_reg_226,
      I2 => regslice_both_AXI_video_strm_V_last_V_U_n_8,
      I3 => \axi_last_V_8_reg_269_reg_n_3_[0]\,
      I4 => ap_condition_pp1_exit_iter0_state5,
      O => \p_Val2_s_reg_282[23]_i_3_n_3\
    );
\p_Val2_s_reg_282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_38,
      Q => \^p_val2_s_reg_282_reg[23]_0\(0),
      R => '0'
    );
\p_Val2_s_reg_282_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_28,
      Q => \^p_val2_s_reg_282_reg[23]_0\(10),
      R => '0'
    );
\p_Val2_s_reg_282_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_27,
      Q => \^p_val2_s_reg_282_reg[23]_0\(11),
      R => '0'
    );
\p_Val2_s_reg_282_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_26,
      Q => \^p_val2_s_reg_282_reg[23]_0\(12),
      R => '0'
    );
\p_Val2_s_reg_282_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_25,
      Q => \^p_val2_s_reg_282_reg[23]_0\(13),
      R => '0'
    );
\p_Val2_s_reg_282_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_24,
      Q => \^p_val2_s_reg_282_reg[23]_0\(14),
      R => '0'
    );
\p_Val2_s_reg_282_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_23,
      Q => \^p_val2_s_reg_282_reg[23]_0\(15),
      R => '0'
    );
\p_Val2_s_reg_282_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_22,
      Q => \^p_val2_s_reg_282_reg[23]_0\(16),
      R => '0'
    );
\p_Val2_s_reg_282_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_21,
      Q => \^p_val2_s_reg_282_reg[23]_0\(17),
      R => '0'
    );
\p_Val2_s_reg_282_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_20,
      Q => \^p_val2_s_reg_282_reg[23]_0\(18),
      R => '0'
    );
\p_Val2_s_reg_282_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_19,
      Q => \^p_val2_s_reg_282_reg[23]_0\(19),
      R => '0'
    );
\p_Val2_s_reg_282_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_37,
      Q => \^p_val2_s_reg_282_reg[23]_0\(1),
      R => '0'
    );
\p_Val2_s_reg_282_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_18,
      Q => \^p_val2_s_reg_282_reg[23]_0\(20),
      R => '0'
    );
\p_Val2_s_reg_282_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_17,
      Q => \^p_val2_s_reg_282_reg[23]_0\(21),
      R => '0'
    );
\p_Val2_s_reg_282_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_16,
      Q => \^p_val2_s_reg_282_reg[23]_0\(22),
      R => '0'
    );
\p_Val2_s_reg_282_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_15,
      Q => \^p_val2_s_reg_282_reg[23]_0\(23),
      R => '0'
    );
\p_Val2_s_reg_282_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_36,
      Q => \^p_val2_s_reg_282_reg[23]_0\(2),
      R => '0'
    );
\p_Val2_s_reg_282_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_35,
      Q => \^p_val2_s_reg_282_reg[23]_0\(3),
      R => '0'
    );
\p_Val2_s_reg_282_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_34,
      Q => \^p_val2_s_reg_282_reg[23]_0\(4),
      R => '0'
    );
\p_Val2_s_reg_282_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_33,
      Q => \^p_val2_s_reg_282_reg[23]_0\(5),
      R => '0'
    );
\p_Val2_s_reg_282_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_32,
      Q => \^p_val2_s_reg_282_reg[23]_0\(6),
      R => '0'
    );
\p_Val2_s_reg_282_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_31,
      Q => \^p_val2_s_reg_282_reg[23]_0\(7),
      R => '0'
    );
\p_Val2_s_reg_282_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_30,
      Q => \^p_val2_s_reg_282_reg[23]_0\(8),
      R => '0'
    );
\p_Val2_s_reg_282_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_V_8_reg_2697_out,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_29,
      Q => \^p_val2_s_reg_282_reg[23]_0\(9),
      R => '0'
    );
regslice_both_AXI_video_strm_V_data_V_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_regslice_both_50
     port map (
      \B_V_data_1_payload_B_reg[23]_0\(23 downto 0) => stream_in_TDATA_int_regslice(23 downto 0),
      B_V_data_1_sel => B_V_data_1_sel_0,
      B_V_data_1_sel_0 => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg_0 => regslice_both_AXI_video_strm_V_last_V_U_n_6,
      B_V_data_1_sel_rd_reg_1 => regslice_both_AXI_video_strm_V_user_V_U_n_4,
      B_V_data_1_sel_rd_reg_2 => regslice_both_AXI_video_strm_V_last_V_U_n_4,
      B_V_data_1_sel_rd_reg_3 => \axi_last_V_8_reg_269_reg_n_3_[0]\,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_AXI_video_strm_V_data_V_U_n_4,
      \B_V_data_1_state_reg[0]_1\ => regslice_both_AXI_video_strm_V_data_V_U_n_89,
      \B_V_data_1_state_reg[0]_2\ => regslice_both_AXI_video_strm_V_data_V_U_n_91,
      \B_V_data_1_state_reg[0]_3\ => regslice_both_AXI_video_strm_V_user_V_U_n_3,
      \B_V_data_1_state_reg[0]_4\ => regslice_both_AXI_video_strm_V_last_V_U_n_3,
      \B_V_data_1_state_reg[1]_0\ => \B_V_data_1_state_reg[1]\,
      CO(0) => ap_condition_pp1_exit_iter0_state5,
      D(0) => ap_NS_fsm(5),
      E(0) => axi_last_V_8_reg_2697_out,
      Q(3) => ap_CS_fsm_state8,
      Q(2) => ap_CS_fsm_state7,
      Q(1) => ap_CS_fsm_pp1_stage0,
      Q(0) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[4]\ => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      \ap_CS_fsm_reg[5]\(0) => last_1_reg_356,
      \ap_CS_fsm_reg[5]_0\ => \ap_CS_fsm[5]_i_2_n_3\,
      \ap_CS_fsm_reg[6]\ => regslice_both_AXI_video_strm_V_data_V_U_n_9,
      ap_NS_fsm116_out => ap_NS_fsm116_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter1_reg => ap_enable_reg_pp1_iter1_reg_n_3,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => regslice_both_AXI_video_strm_V_data_V_U_n_5,
      ap_rst_n_1 => regslice_both_AXI_video_strm_V_data_V_U_n_11,
      ap_rst_n_2 => regslice_both_AXI_video_strm_V_data_V_U_n_12,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_V_3_reg_248_reg[23]\(23) => regslice_both_AXI_video_strm_V_data_V_U_n_15,
      \axi_data_V_3_reg_248_reg[23]\(22) => regslice_both_AXI_video_strm_V_data_V_U_n_16,
      \axi_data_V_3_reg_248_reg[23]\(21) => regslice_both_AXI_video_strm_V_data_V_U_n_17,
      \axi_data_V_3_reg_248_reg[23]\(20) => regslice_both_AXI_video_strm_V_data_V_U_n_18,
      \axi_data_V_3_reg_248_reg[23]\(19) => regslice_both_AXI_video_strm_V_data_V_U_n_19,
      \axi_data_V_3_reg_248_reg[23]\(18) => regslice_both_AXI_video_strm_V_data_V_U_n_20,
      \axi_data_V_3_reg_248_reg[23]\(17) => regslice_both_AXI_video_strm_V_data_V_U_n_21,
      \axi_data_V_3_reg_248_reg[23]\(16) => regslice_both_AXI_video_strm_V_data_V_U_n_22,
      \axi_data_V_3_reg_248_reg[23]\(15) => regslice_both_AXI_video_strm_V_data_V_U_n_23,
      \axi_data_V_3_reg_248_reg[23]\(14) => regslice_both_AXI_video_strm_V_data_V_U_n_24,
      \axi_data_V_3_reg_248_reg[23]\(13) => regslice_both_AXI_video_strm_V_data_V_U_n_25,
      \axi_data_V_3_reg_248_reg[23]\(12) => regslice_both_AXI_video_strm_V_data_V_U_n_26,
      \axi_data_V_3_reg_248_reg[23]\(11) => regslice_both_AXI_video_strm_V_data_V_U_n_27,
      \axi_data_V_3_reg_248_reg[23]\(10) => regslice_both_AXI_video_strm_V_data_V_U_n_28,
      \axi_data_V_3_reg_248_reg[23]\(9) => regslice_both_AXI_video_strm_V_data_V_U_n_29,
      \axi_data_V_3_reg_248_reg[23]\(8) => regslice_both_AXI_video_strm_V_data_V_U_n_30,
      \axi_data_V_3_reg_248_reg[23]\(7) => regslice_both_AXI_video_strm_V_data_V_U_n_31,
      \axi_data_V_3_reg_248_reg[23]\(6) => regslice_both_AXI_video_strm_V_data_V_U_n_32,
      \axi_data_V_3_reg_248_reg[23]\(5) => regslice_both_AXI_video_strm_V_data_V_U_n_33,
      \axi_data_V_3_reg_248_reg[23]\(4) => regslice_both_AXI_video_strm_V_data_V_U_n_34,
      \axi_data_V_3_reg_248_reg[23]\(3) => regslice_both_AXI_video_strm_V_data_V_U_n_35,
      \axi_data_V_3_reg_248_reg[23]\(2) => regslice_both_AXI_video_strm_V_data_V_U_n_36,
      \axi_data_V_3_reg_248_reg[23]\(1) => regslice_both_AXI_video_strm_V_data_V_U_n_37,
      \axi_data_V_3_reg_248_reg[23]\(0) => regslice_both_AXI_video_strm_V_data_V_U_n_38,
      \axi_data_V_3_reg_248_reg[23]_0\(23) => regslice_both_AXI_video_strm_V_data_V_U_n_40,
      \axi_data_V_3_reg_248_reg[23]_0\(22) => regslice_both_AXI_video_strm_V_data_V_U_n_41,
      \axi_data_V_3_reg_248_reg[23]_0\(21) => regslice_both_AXI_video_strm_V_data_V_U_n_42,
      \axi_data_V_3_reg_248_reg[23]_0\(20) => regslice_both_AXI_video_strm_V_data_V_U_n_43,
      \axi_data_V_3_reg_248_reg[23]_0\(19) => regslice_both_AXI_video_strm_V_data_V_U_n_44,
      \axi_data_V_3_reg_248_reg[23]_0\(18) => regslice_both_AXI_video_strm_V_data_V_U_n_45,
      \axi_data_V_3_reg_248_reg[23]_0\(17) => regslice_both_AXI_video_strm_V_data_V_U_n_46,
      \axi_data_V_3_reg_248_reg[23]_0\(16) => regslice_both_AXI_video_strm_V_data_V_U_n_47,
      \axi_data_V_3_reg_248_reg[23]_0\(15) => regslice_both_AXI_video_strm_V_data_V_U_n_48,
      \axi_data_V_3_reg_248_reg[23]_0\(14) => regslice_both_AXI_video_strm_V_data_V_U_n_49,
      \axi_data_V_3_reg_248_reg[23]_0\(13) => regslice_both_AXI_video_strm_V_data_V_U_n_50,
      \axi_data_V_3_reg_248_reg[23]_0\(12) => regslice_both_AXI_video_strm_V_data_V_U_n_51,
      \axi_data_V_3_reg_248_reg[23]_0\(11) => regslice_both_AXI_video_strm_V_data_V_U_n_52,
      \axi_data_V_3_reg_248_reg[23]_0\(10) => regslice_both_AXI_video_strm_V_data_V_U_n_53,
      \axi_data_V_3_reg_248_reg[23]_0\(9) => regslice_both_AXI_video_strm_V_data_V_U_n_54,
      \axi_data_V_3_reg_248_reg[23]_0\(8) => regslice_both_AXI_video_strm_V_data_V_U_n_55,
      \axi_data_V_3_reg_248_reg[23]_0\(7) => regslice_both_AXI_video_strm_V_data_V_U_n_56,
      \axi_data_V_3_reg_248_reg[23]_0\(6) => regslice_both_AXI_video_strm_V_data_V_U_n_57,
      \axi_data_V_3_reg_248_reg[23]_0\(5) => regslice_both_AXI_video_strm_V_data_V_U_n_58,
      \axi_data_V_3_reg_248_reg[23]_0\(4) => regslice_both_AXI_video_strm_V_data_V_U_n_59,
      \axi_data_V_3_reg_248_reg[23]_0\(3) => regslice_both_AXI_video_strm_V_data_V_U_n_60,
      \axi_data_V_3_reg_248_reg[23]_0\(2) => regslice_both_AXI_video_strm_V_data_V_U_n_61,
      \axi_data_V_3_reg_248_reg[23]_0\(1) => regslice_both_AXI_video_strm_V_data_V_U_n_62,
      \axi_data_V_3_reg_248_reg[23]_0\(0) => regslice_both_AXI_video_strm_V_data_V_U_n_63,
      \axi_data_V_5_reg_344_reg[0]\ => \last_1_reg_356_reg_n_3_[0]\,
      \axi_data_V_5_reg_344_reg[23]\(23 downto 0) => axi_data_V_5_ph_reg_307(23 downto 0),
      \axi_last_V_8_reg_269_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_14,
      \axi_last_V_8_reg_269_reg[0]_0\ => \p_Val2_s_reg_282[23]_i_3_n_3\,
      cmp743_i_reg_468 => cmp743_i_reg_468,
      \icmp_ln132_reg_491_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_88,
      \icmp_ln132_reg_491_reg[0]_0\ => \icmp_ln132_reg_491_reg_n_3_[0]\,
      \icmp_ln132_reg_491_reg[0]_1\ => \ap_CS_fsm[5]_i_4_n_3\,
      img_in_data_full_n => img_in_data_full_n,
      internal_full_n_reg => regslice_both_AXI_video_strm_V_data_V_U_n_6,
      internal_full_n_reg_0 => regslice_both_AXI_video_strm_V_data_V_U_n_13,
      last_reg_226 => last_reg_226,
      \p_Val2_s_reg_282_reg[23]\(23 downto 0) => axi_data_V_3_reg_248(23 downto 0),
      start_3_reg_238 => start_3_reg_238,
      start_reg_171 => start_reg_171,
      \start_reg_171_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_90,
      stream_in_TDATA(23 downto 0) => stream_in_TDATA(23 downto 0),
      stream_in_TVALID => stream_in_TVALID
    );
regslice_both_AXI_video_strm_V_last_V_U: entity work.\video_cp_colorthresholding_accel_0_colorthresholding_accel_regslice_both__parameterized1_51\
     port map (
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg_0 => regslice_both_AXI_video_strm_V_data_V_U_n_91,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_AXI_video_strm_V_last_V_U_n_4,
      \B_V_data_1_state_reg[0]_1\ => regslice_both_AXI_video_strm_V_data_V_U_n_12,
      \B_V_data_1_state_reg[1]_0\ => regslice_both_AXI_video_strm_V_last_V_U_n_3,
      \B_V_data_1_state_reg[1]_1\ => regslice_both_AXI_video_strm_V_data_V_U_n_9,
      \B_V_data_1_state_reg[1]_2\ => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      \B_V_data_1_state_reg[1]_3\ => \axi_last_V_8_reg_269_reg_n_3_[0]\,
      CO(0) => ap_condition_pp1_exit_iter0_state5,
      Q(1) => ap_CS_fsm_state7,
      Q(0) => ap_CS_fsm_pp1_stage0,
      \SRL_SIG_reg[1][0]\ => ap_enable_reg_pp1_iter1_reg_n_3,
      \SRL_SIG_reg[1][0]_0\ => \icmp_ln132_reg_491_reg_n_3_[0]\,
      \ap_CS_fsm_reg[4]\ => regslice_both_AXI_video_strm_V_last_V_U_n_8,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_V_3_reg_259 => axi_last_V_3_reg_259,
      \axi_last_V_3_reg_259_reg[0]\ => regslice_both_AXI_video_strm_V_last_V_U_n_7,
      axi_last_V_5_ph_reg_295 => axi_last_V_5_ph_reg_295,
      \axi_last_V_8_reg_269_reg[0]\ => \p_Val2_s_reg_282[23]_i_3_n_3\,
      cmp743_i_reg_468 => cmp743_i_reg_468,
      \last_1_ph_reg_319_reg[0]\ => regslice_both_AXI_video_strm_V_last_V_U_n_11,
      \last_1_reg_356_reg[0]\ => \last_1_ph_reg_319_reg_n_3_[0]\,
      last_reg_226 => last_reg_226,
      \last_reg_226_reg[0]\ => regslice_both_AXI_video_strm_V_last_V_U_n_9,
      start_3_reg_238 => start_3_reg_238,
      \start_3_reg_238_reg[0]\ => regslice_both_AXI_video_strm_V_last_V_U_n_6,
      stream_in_TLAST(0) => stream_in_TLAST(0),
      stream_in_TLAST_int_regslice => stream_in_TLAST_int_regslice,
      stream_in_TVALID => stream_in_TVALID
    );
regslice_both_AXI_video_strm_V_user_V_U: entity work.\video_cp_colorthresholding_accel_0_colorthresholding_accel_regslice_both__parameterized1_52\
     port map (
      B_V_data_1_sel => B_V_data_1_sel_0,
      B_V_data_1_sel_rd_reg_0 => regslice_both_AXI_video_strm_V_data_V_U_n_89,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_AXI_video_strm_V_user_V_U_n_4,
      \B_V_data_1_state_reg[0]_1\ => regslice_both_AXI_video_strm_V_data_V_U_n_11,
      \B_V_data_1_state_reg[1]_0\ => regslice_both_AXI_video_strm_V_user_V_U_n_3,
      \B_V_data_1_state_reg[1]_1\ => regslice_both_AXI_video_strm_V_data_V_U_n_9,
      \B_V_data_1_state_reg[1]_2\ => regslice_both_AXI_video_strm_V_last_V_U_n_6,
      \B_V_data_1_state_reg[1]_3\ => regslice_both_AXI_video_strm_V_data_V_U_n_10,
      E(0) => regslice_both_AXI_video_strm_V_data_V_U_n_90,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      shiftReg_ce => \^shiftreg_ce\,
      start_reg_171 => start_reg_171,
      \start_reg_171_reg[0]\ => regslice_both_AXI_video_strm_V_user_V_U_n_6,
      stream_in_TUSER(0) => stream_in_TUSER(0),
      stream_in_TVALID => stream_in_TVALID
    );
\rows_reg_440_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(0),
      Q => rows_reg_440(0),
      R => '0'
    );
\rows_reg_440_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(10),
      Q => rows_reg_440(10),
      R => '0'
    );
\rows_reg_440_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(11),
      Q => rows_reg_440(11),
      R => '0'
    );
\rows_reg_440_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(12),
      Q => rows_reg_440(12),
      R => '0'
    );
\rows_reg_440_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(13),
      Q => rows_reg_440(13),
      R => '0'
    );
\rows_reg_440_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(14),
      Q => rows_reg_440(14),
      R => '0'
    );
\rows_reg_440_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(15),
      Q => rows_reg_440(15),
      R => '0'
    );
\rows_reg_440_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(16),
      Q => rows_reg_440(16),
      R => '0'
    );
\rows_reg_440_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(17),
      Q => rows_reg_440(17),
      R => '0'
    );
\rows_reg_440_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(18),
      Q => rows_reg_440(18),
      R => '0'
    );
\rows_reg_440_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(19),
      Q => rows_reg_440(19),
      R => '0'
    );
\rows_reg_440_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(1),
      Q => rows_reg_440(1),
      R => '0'
    );
\rows_reg_440_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(20),
      Q => rows_reg_440(20),
      R => '0'
    );
\rows_reg_440_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(21),
      Q => rows_reg_440(21),
      R => '0'
    );
\rows_reg_440_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(22),
      Q => rows_reg_440(22),
      R => '0'
    );
\rows_reg_440_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(23),
      Q => rows_reg_440(23),
      R => '0'
    );
\rows_reg_440_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(24),
      Q => rows_reg_440(24),
      R => '0'
    );
\rows_reg_440_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(25),
      Q => rows_reg_440(25),
      R => '0'
    );
\rows_reg_440_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(26),
      Q => rows_reg_440(26),
      R => '0'
    );
\rows_reg_440_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(27),
      Q => rows_reg_440(27),
      R => '0'
    );
\rows_reg_440_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(28),
      Q => rows_reg_440(28),
      R => '0'
    );
\rows_reg_440_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(29),
      Q => rows_reg_440(29),
      R => '0'
    );
\rows_reg_440_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(2),
      Q => rows_reg_440(2),
      R => '0'
    );
\rows_reg_440_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(30),
      Q => rows_reg_440(30),
      R => '0'
    );
\rows_reg_440_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(31),
      Q => rows_reg_440(31),
      R => '0'
    );
\rows_reg_440_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(3),
      Q => rows_reg_440(3),
      R => '0'
    );
\rows_reg_440_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(4),
      Q => rows_reg_440(4),
      R => '0'
    );
\rows_reg_440_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(5),
      Q => rows_reg_440(5),
      R => '0'
    );
\rows_reg_440_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(6),
      Q => rows_reg_440(6),
      R => '0'
    );
\rows_reg_440_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(7),
      Q => rows_reg_440(7),
      R => '0'
    );
\rows_reg_440_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(8),
      Q => rows_reg_440(8),
      R => '0'
    );
\rows_reg_440_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_440_reg[31]_0\(9),
      Q => rows_reg_440(9),
      R => '0'
    );
\start_1_fu_90[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => start_1_fu_90,
      I1 => ap_CS_fsm_state7,
      I2 => cmp743_i_reg_468,
      I3 => ap_CS_fsm_state3,
      O => \start_1_fu_90[0]_i_1_n_3\
    );
\start_1_fu_90_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \start_1_fu_90[0]_i_1_n_3\,
      Q => start_1_fu_90,
      R => '0'
    );
\start_3_reg_238[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0000000CAAAAAAA"
    )
        port map (
      I0 => start_3_reg_238,
      I1 => start_1_fu_90,
      I2 => cmp743_i_reg_468,
      I3 => \^co\(0),
      I4 => \^q\(1),
      I5 => \^shiftreg_ce_0\,
      O => \start_3_reg_238[0]_i_1_n_3\
    );
\start_3_reg_238_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \start_3_reg_238[0]_i_1_n_3\,
      Q => start_3_reg_238,
      R => '0'
    );
\start_reg_171_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_user_V_U_n_6,
      Q => start_reg_171,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_control_s_axi is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_write[1].mem_reg\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_write[1].mem_reg_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    int_ap_done_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    lower_threshold_q00 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    int_lower_threshold_write_reg_0 : out STD_LOGIC;
    int_upper_threshold_write_reg_0 : out STD_LOGIC;
    s_axi_control_RVALID : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_rows_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_ARADDR_2_sp_1 : out STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axi_control_BVALID : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_lower_threshold_shift_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    int_ap_done_reg_1 : in STD_LOGIC;
    ap_idle : in STD_LOGIC;
    ap_sync_ready : in STD_LOGIC;
    \int_lower_threshold_shift_reg[1]_0\ : in STD_LOGIC;
    \int_lower_threshold_shift_reg[0]_1\ : in STD_LOGIC;
    \rdata_reg[31]_0\ : in STD_LOGIC;
    \rdata_reg[0]_0\ : in STD_LOGIC;
    \rdata_reg[1]_0\ : in STD_LOGIC;
    \rdata_reg[2]_0\ : in STD_LOGIC;
    \rdata_reg[3]_0\ : in STD_LOGIC;
    \rdata_reg[4]_0\ : in STD_LOGIC;
    \rdata_reg[5]_0\ : in STD_LOGIC;
    \rdata_reg[6]_0\ : in STD_LOGIC;
    \rdata_reg[7]_0\ : in STD_LOGIC;
    \rdata_reg[8]_0\ : in STD_LOGIC;
    \rdata_reg[9]_0\ : in STD_LOGIC;
    \rdata_reg[10]_0\ : in STD_LOGIC;
    \rdata_reg[11]_0\ : in STD_LOGIC;
    \rdata_reg[12]_0\ : in STD_LOGIC;
    \rdata_reg[13]_0\ : in STD_LOGIC;
    \rdata_reg[14]_0\ : in STD_LOGIC;
    \rdata_reg[15]_0\ : in STD_LOGIC;
    \rdata_reg[16]_0\ : in STD_LOGIC;
    \rdata_reg[17]_0\ : in STD_LOGIC;
    \rdata_reg[18]_0\ : in STD_LOGIC;
    \rdata_reg[19]_0\ : in STD_LOGIC;
    \rdata_reg[20]_0\ : in STD_LOGIC;
    \rdata_reg[21]_0\ : in STD_LOGIC;
    \rdata_reg[22]_0\ : in STD_LOGIC;
    \rdata_reg[23]_0\ : in STD_LOGIC;
    \rdata_reg[24]_0\ : in STD_LOGIC;
    \rdata_reg[25]_0\ : in STD_LOGIC;
    \rdata_reg[26]_0\ : in STD_LOGIC;
    \rdata_reg[27]_0\ : in STD_LOGIC;
    \rdata_reg[28]_0\ : in STD_LOGIC;
    \rdata_reg[29]_0\ : in STD_LOGIC;
    \rdata_reg[30]_0\ : in STD_LOGIC;
    \rdata_reg[31]_1\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    \rdata_reg[31]_2\ : in STD_LOGIC;
    \rdata_reg[0]_1\ : in STD_LOGIC;
    \rdata_reg[1]_1\ : in STD_LOGIC;
    \rdata_reg[2]_1\ : in STD_LOGIC;
    \rdata_reg[3]_1\ : in STD_LOGIC;
    \rdata_reg[4]_1\ : in STD_LOGIC;
    \rdata_reg[5]_1\ : in STD_LOGIC;
    \rdata_reg[6]_1\ : in STD_LOGIC;
    \rdata_reg[7]_1\ : in STD_LOGIC;
    \rdata_reg[8]_1\ : in STD_LOGIC;
    \rdata_reg[9]_1\ : in STD_LOGIC;
    \rdata_reg[10]_1\ : in STD_LOGIC;
    \rdata_reg[11]_1\ : in STD_LOGIC;
    \rdata_reg[12]_1\ : in STD_LOGIC;
    \rdata_reg[13]_1\ : in STD_LOGIC;
    \rdata_reg[14]_1\ : in STD_LOGIC;
    \rdata_reg[15]_1\ : in STD_LOGIC;
    \rdata_reg[16]_1\ : in STD_LOGIC;
    \rdata_reg[17]_1\ : in STD_LOGIC;
    \rdata_reg[18]_1\ : in STD_LOGIC;
    \rdata_reg[19]_1\ : in STD_LOGIC;
    \rdata_reg[20]_1\ : in STD_LOGIC;
    \rdata_reg[21]_1\ : in STD_LOGIC;
    \rdata_reg[22]_1\ : in STD_LOGIC;
    \rdata_reg[23]_1\ : in STD_LOGIC;
    \rdata_reg[24]_1\ : in STD_LOGIC;
    \rdata_reg[25]_1\ : in STD_LOGIC;
    \rdata_reg[26]_1\ : in STD_LOGIC;
    \rdata_reg[27]_1\ : in STD_LOGIC;
    \rdata_reg[28]_1\ : in STD_LOGIC;
    \rdata_reg[29]_1\ : in STD_LOGIC;
    \rdata_reg[30]_1\ : in STD_LOGIC;
    \rdata_reg[31]_3\ : in STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready : in STD_LOGIC;
    start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n : in STD_LOGIC;
    start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg_0 : in STD_LOGIC;
    int_ap_start_reg_0 : in STD_LOGIC;
    i_1_reg_2600 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \low_th_2_2_fu_66_reg[0]\ : in STD_LOGIC;
    \low_th_2_2_fu_66_reg[0]_0\ : in STD_LOGIC;
    \low_th_2_2_fu_66_reg[0]_1\ : in STD_LOGIC;
    \low_th_2_2_fu_66_reg[1]\ : in STD_LOGIC;
    \low_th_2_2_fu_66_reg[1]_0\ : in STD_LOGIC;
    \low_th_2_2_fu_66_reg[2]\ : in STD_LOGIC;
    \low_th_2_2_fu_66_reg[2]_0\ : in STD_LOGIC;
    \low_th_2_2_fu_66_reg[3]\ : in STD_LOGIC;
    \low_th_2_2_fu_66_reg[3]_0\ : in STD_LOGIC;
    \low_th_2_2_fu_66_reg[4]\ : in STD_LOGIC;
    \low_th_2_2_fu_66_reg[4]_0\ : in STD_LOGIC;
    \low_th_2_2_fu_66_reg[5]\ : in STD_LOGIC;
    \low_th_2_2_fu_66_reg[5]_0\ : in STD_LOGIC;
    \low_th_2_2_fu_66_reg[6]\ : in STD_LOGIC;
    \low_th_2_2_fu_66_reg[6]_0\ : in STD_LOGIC;
    \low_th_2_2_fu_66_reg[7]\ : in STD_LOGIC;
    \low_th_2_2_fu_66_reg[7]_0\ : in STD_LOGIC;
    \low_th_2_2_fu_66_reg[0]_2\ : in STD_LOGIC;
    \low_th_2_2_fu_66_reg[0]_3\ : in STD_LOGIC;
    \low_th_2_2_fu_66_reg[1]_1\ : in STD_LOGIC;
    \low_th_2_2_fu_66_reg[1]_2\ : in STD_LOGIC;
    \low_th_2_2_fu_66_reg[2]_1\ : in STD_LOGIC;
    \low_th_2_2_fu_66_reg[2]_2\ : in STD_LOGIC;
    \low_th_2_2_fu_66_reg[3]_1\ : in STD_LOGIC;
    \low_th_2_2_fu_66_reg[3]_2\ : in STD_LOGIC;
    \low_th_2_2_fu_66_reg[4]_1\ : in STD_LOGIC;
    \low_th_2_2_fu_66_reg[4]_2\ : in STD_LOGIC;
    \low_th_2_2_fu_66_reg[5]_1\ : in STD_LOGIC;
    \low_th_2_2_fu_66_reg[5]_2\ : in STD_LOGIC;
    \low_th_2_2_fu_66_reg[6]_1\ : in STD_LOGIC;
    \low_th_2_2_fu_66_reg[6]_2\ : in STD_LOGIC;
    \low_th_2_2_fu_66_reg[7]_1\ : in STD_LOGIC;
    \low_th_2_2_fu_66_reg[7]_2\ : in STD_LOGIC;
    \high_th_2_2_fu_50_reg[0]\ : in STD_LOGIC;
    \high_th_2_2_fu_50_reg[0]_0\ : in STD_LOGIC;
    \high_th_2_2_fu_50_reg[1]\ : in STD_LOGIC;
    \high_th_2_2_fu_50_reg[1]_0\ : in STD_LOGIC;
    \high_th_2_2_fu_50_reg[2]\ : in STD_LOGIC;
    \high_th_2_2_fu_50_reg[2]_0\ : in STD_LOGIC;
    \high_th_2_2_fu_50_reg[3]\ : in STD_LOGIC;
    \high_th_2_2_fu_50_reg[3]_0\ : in STD_LOGIC;
    \high_th_2_2_fu_50_reg[4]\ : in STD_LOGIC;
    \high_th_2_2_fu_50_reg[4]_0\ : in STD_LOGIC;
    \high_th_2_2_fu_50_reg[5]\ : in STD_LOGIC;
    \high_th_2_2_fu_50_reg[5]_0\ : in STD_LOGIC;
    \high_th_2_2_fu_50_reg[6]\ : in STD_LOGIC;
    \high_th_2_2_fu_50_reg[6]_0\ : in STD_LOGIC;
    \high_th_2_2_fu_50_reg[7]\ : in STD_LOGIC;
    \high_th_2_2_fu_50_reg[7]_0\ : in STD_LOGIC;
    \high_th_2_2_fu_50_reg[0]_1\ : in STD_LOGIC;
    \high_th_2_2_fu_50_reg[0]_2\ : in STD_LOGIC;
    \high_th_2_2_fu_50_reg[1]_1\ : in STD_LOGIC;
    \high_th_2_2_fu_50_reg[1]_2\ : in STD_LOGIC;
    \high_th_2_2_fu_50_reg[2]_1\ : in STD_LOGIC;
    \high_th_2_2_fu_50_reg[2]_2\ : in STD_LOGIC;
    \high_th_2_2_fu_50_reg[3]_1\ : in STD_LOGIC;
    \high_th_2_2_fu_50_reg[3]_2\ : in STD_LOGIC;
    \high_th_2_2_fu_50_reg[4]_1\ : in STD_LOGIC;
    \high_th_2_2_fu_50_reg[4]_2\ : in STD_LOGIC;
    \high_th_2_2_fu_50_reg[5]_1\ : in STD_LOGIC;
    \high_th_2_2_fu_50_reg[5]_2\ : in STD_LOGIC;
    \high_th_2_2_fu_50_reg[6]_1\ : in STD_LOGIC;
    \high_th_2_2_fu_50_reg[6]_2\ : in STD_LOGIC;
    \high_th_2_2_fu_50_reg[7]_1\ : in STD_LOGIC;
    \high_th_2_2_fu_50_reg[7]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_control_s_axi : entity is "colorthresholding_accel_control_s_axi";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_control_s_axi;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_control_s_axi is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ap_start\ : STD_LOGIC;
  signal aw_hs : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \^gen_write[1].mem_reg_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \high_th_2_0_1_fu_94[0]_i_2_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94[0]_i_3_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94[1]_i_2_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94[1]_i_3_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94[2]_i_2_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94[2]_i_3_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94[3]_i_2_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94[3]_i_3_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94[4]_i_2_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94[4]_i_3_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94[5]_i_2_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94[5]_i_3_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94[6]_i_2_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94[6]_i_3_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94[7]_i_2_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94[7]_i_3_n_3\ : STD_LOGIC;
  signal \^int_ap_done_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_3 : STD_LOGIC;
  signal int_auto_restart_i_1_n_3 : STD_LOGIC;
  signal int_cols0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_cols[31]_i_1_n_3\ : STD_LOGIC;
  signal int_gie_i_1_n_3 : STD_LOGIC;
  signal int_gie_i_2_n_3 : STD_LOGIC;
  signal int_gie_reg_n_3 : STD_LOGIC;
  signal int_ier : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \int_ier[0]_i_1_n_3\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_3\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_3_n_3\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_3\ : STD_LOGIC;
  signal int_lower_threshold_address1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal int_lower_threshold_n_67 : STD_LOGIC;
  signal int_lower_threshold_n_68 : STD_LOGIC;
  signal int_lower_threshold_n_69 : STD_LOGIC;
  signal int_lower_threshold_n_70 : STD_LOGIC;
  signal int_lower_threshold_n_71 : STD_LOGIC;
  signal int_lower_threshold_n_72 : STD_LOGIC;
  signal int_lower_threshold_n_73 : STD_LOGIC;
  signal int_lower_threshold_n_74 : STD_LOGIC;
  signal int_lower_threshold_n_75 : STD_LOGIC;
  signal int_lower_threshold_n_76 : STD_LOGIC;
  signal int_lower_threshold_n_77 : STD_LOGIC;
  signal int_lower_threshold_n_78 : STD_LOGIC;
  signal int_lower_threshold_n_79 : STD_LOGIC;
  signal int_lower_threshold_n_80 : STD_LOGIC;
  signal int_lower_threshold_n_81 : STD_LOGIC;
  signal int_lower_threshold_n_82 : STD_LOGIC;
  signal int_lower_threshold_n_83 : STD_LOGIC;
  signal int_lower_threshold_n_84 : STD_LOGIC;
  signal int_lower_threshold_n_85 : STD_LOGIC;
  signal int_lower_threshold_n_86 : STD_LOGIC;
  signal int_lower_threshold_n_87 : STD_LOGIC;
  signal int_lower_threshold_n_88 : STD_LOGIC;
  signal int_lower_threshold_n_89 : STD_LOGIC;
  signal int_lower_threshold_n_90 : STD_LOGIC;
  signal int_lower_threshold_n_91 : STD_LOGIC;
  signal int_lower_threshold_n_92 : STD_LOGIC;
  signal int_lower_threshold_n_93 : STD_LOGIC;
  signal int_lower_threshold_n_94 : STD_LOGIC;
  signal int_lower_threshold_n_95 : STD_LOGIC;
  signal int_lower_threshold_n_96 : STD_LOGIC;
  signal int_lower_threshold_n_97 : STD_LOGIC;
  signal int_lower_threshold_n_98 : STD_LOGIC;
  signal int_lower_threshold_n_99 : STD_LOGIC;
  signal int_lower_threshold_read : STD_LOGIC;
  signal int_lower_threshold_read0 : STD_LOGIC;
  signal int_lower_threshold_write_i_1_n_3 : STD_LOGIC;
  signal int_lower_threshold_write_i_2_n_3 : STD_LOGIC;
  signal int_lower_threshold_write_reg_n_3 : STD_LOGIC;
  signal int_rows0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_rows[31]_i_1_n_3\ : STD_LOGIC;
  signal \int_rows[31]_i_3_n_3\ : STD_LOGIC;
  signal \^int_rows_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_upper_threshold_n_100 : STD_LOGIC;
  signal int_upper_threshold_n_69 : STD_LOGIC;
  signal int_upper_threshold_n_70 : STD_LOGIC;
  signal int_upper_threshold_n_71 : STD_LOGIC;
  signal int_upper_threshold_n_72 : STD_LOGIC;
  signal int_upper_threshold_n_73 : STD_LOGIC;
  signal int_upper_threshold_n_74 : STD_LOGIC;
  signal int_upper_threshold_n_75 : STD_LOGIC;
  signal int_upper_threshold_n_76 : STD_LOGIC;
  signal int_upper_threshold_n_77 : STD_LOGIC;
  signal int_upper_threshold_n_78 : STD_LOGIC;
  signal int_upper_threshold_n_79 : STD_LOGIC;
  signal int_upper_threshold_n_80 : STD_LOGIC;
  signal int_upper_threshold_n_81 : STD_LOGIC;
  signal int_upper_threshold_n_82 : STD_LOGIC;
  signal int_upper_threshold_n_83 : STD_LOGIC;
  signal int_upper_threshold_n_84 : STD_LOGIC;
  signal int_upper_threshold_n_85 : STD_LOGIC;
  signal int_upper_threshold_n_86 : STD_LOGIC;
  signal int_upper_threshold_n_87 : STD_LOGIC;
  signal int_upper_threshold_n_88 : STD_LOGIC;
  signal int_upper_threshold_n_89 : STD_LOGIC;
  signal int_upper_threshold_n_90 : STD_LOGIC;
  signal int_upper_threshold_n_91 : STD_LOGIC;
  signal int_upper_threshold_n_92 : STD_LOGIC;
  signal int_upper_threshold_n_93 : STD_LOGIC;
  signal int_upper_threshold_n_94 : STD_LOGIC;
  signal int_upper_threshold_n_95 : STD_LOGIC;
  signal int_upper_threshold_n_96 : STD_LOGIC;
  signal int_upper_threshold_n_97 : STD_LOGIC;
  signal int_upper_threshold_n_98 : STD_LOGIC;
  signal int_upper_threshold_n_99 : STD_LOGIC;
  signal int_upper_threshold_read : STD_LOGIC;
  signal int_upper_threshold_read0 : STD_LOGIC;
  signal int_upper_threshold_write_i_1_n_3 : STD_LOGIC;
  signal int_upper_threshold_write_reg_n_3 : STD_LOGIC;
  signal \low_th_2_0_fu_58[0]_i_2_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58[0]_i_3_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58[1]_i_2_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58[1]_i_3_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58[2]_i_2_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58[2]_i_3_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58[3]_i_2_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58[3]_i_3_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58[4]_i_2_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58[4]_i_3_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58[5]_i_2_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58[5]_i_3_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58[6]_i_2_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58[6]_i_3_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58[7]_i_3_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58[7]_i_4_n_3\ : STD_LOGIC;
  signal \^lower_threshold_q00\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_in0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rdata[0]_i_4_n_3\ : STD_LOGIC;
  signal \rdata[0]_i_7_n_3\ : STD_LOGIC;
  signal \rdata[10]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[16]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[17]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[18]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[19]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_8_n_3\ : STD_LOGIC;
  signal \rdata[20]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[21]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[22]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[23]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[24]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[25]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[26]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[27]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[28]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[29]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[30]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_3\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_3\ : STD_LOGIC;
  signal rstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rstate[0]_i_1_n_3\ : STD_LOGIC;
  signal s_axi_control_ARADDR_2_sn_1 : STD_LOGIC;
  signal \waddr_reg_n_3_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[6]\ : STD_LOGIC;
  signal wstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wstate[0]_i_1_n_3\ : STD_LOGIC;
  signal \wstate[1]_i_1_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_i_2 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of int_ap_done_i_2 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of int_ap_start_i_1 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_cols[0]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_cols[10]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_cols[11]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_cols[12]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_cols[13]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_cols[14]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_cols[15]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_cols[16]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_cols[17]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_cols[18]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_cols[19]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_cols[1]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_cols[20]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_cols[21]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_cols[22]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_cols[23]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_cols[24]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_cols[25]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_cols[26]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_cols[27]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_cols[28]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_cols[29]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_cols[2]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_cols[30]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_cols[31]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_cols[3]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_cols[4]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_cols[5]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_cols[6]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_cols[7]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_cols[8]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_cols[9]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of int_gie_i_2 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_rows[0]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_rows[10]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_rows[11]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_rows[12]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_rows[13]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_rows[14]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_rows[15]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_rows[16]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_rows[17]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_rows[18]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_rows[19]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_rows[1]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_rows[20]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_rows[21]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_rows[22]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_rows[23]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_rows[24]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_rows[25]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_rows[26]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_rows[27]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_rows[28]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_rows[29]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_rows[2]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_rows[30]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_rows[31]_i_2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_rows[3]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_rows[4]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_rows[5]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_rows[6]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_rows[7]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_rows[8]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_rows[9]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \rdata[2]_i_3\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \rdata[31]_i_12\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \rdata[31]_i_3\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \rdata[3]_i_3\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of s_axi_control_ARREADY_INST_0 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of s_axi_control_AWREADY_INST_0 : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of s_axi_control_BVALID_INST_0 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \wstate[0]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \wstate[1]_i_1\ : label is "soft_lutpair165";
begin
  DOBDO(31 downto 0) <= \^dobdo\(31 downto 0);
  Q(31 downto 0) <= \^q\(31 downto 0);
  ap_start <= \^ap_start\;
  \gen_write[1].mem_reg_0\(31 downto 0) <= \^gen_write[1].mem_reg_0\(31 downto 0);
  int_ap_done_reg_0(0) <= \^int_ap_done_reg_0\(0);
  \int_rows_reg[31]_0\(31 downto 0) <= \^int_rows_reg[31]_0\(31 downto 0);
  lower_threshold_q00(1 downto 0) <= \^lower_threshold_q00\(1 downto 0);
  s_axi_control_ARADDR_2_sp_1 <= s_axi_control_ARADDR_2_sn_1;
ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg,
      I1 => \^ap_start\,
      O => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg
    );
ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000222A"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_start\,
      I2 => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
      I3 => shiftReg_ce,
      I4 => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg_0,
      O => ap_rst_n_0
    );
\high_th_2_0_1_fu_94[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(16),
      I1 => \high_th_2_2_fu_50_reg[0]\,
      I2 => \^lower_threshold_q00\(1),
      I3 => \^gen_write[1].mem_reg_0\(0),
      I4 => \low_th_2_2_fu_66_reg[0]_0\,
      I5 => \high_th_2_2_fu_50_reg[0]_0\,
      O => \high_th_2_0_1_fu_94[0]_i_2_n_3\
    );
\high_th_2_0_1_fu_94[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(24),
      I1 => \high_th_2_2_fu_50_reg[0]_1\,
      I2 => \^lower_threshold_q00\(1),
      I3 => \^gen_write[1].mem_reg_0\(8),
      I4 => \low_th_2_2_fu_66_reg[0]_0\,
      I5 => \high_th_2_2_fu_50_reg[0]_2\,
      O => \high_th_2_0_1_fu_94[0]_i_3_n_3\
    );
\high_th_2_0_1_fu_94[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(17),
      I1 => \high_th_2_2_fu_50_reg[1]\,
      I2 => \^lower_threshold_q00\(1),
      I3 => \^gen_write[1].mem_reg_0\(1),
      I4 => \low_th_2_2_fu_66_reg[0]_0\,
      I5 => \high_th_2_2_fu_50_reg[1]_0\,
      O => \high_th_2_0_1_fu_94[1]_i_2_n_3\
    );
\high_th_2_0_1_fu_94[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(25),
      I1 => \high_th_2_2_fu_50_reg[1]_1\,
      I2 => \^lower_threshold_q00\(1),
      I3 => \^gen_write[1].mem_reg_0\(9),
      I4 => \low_th_2_2_fu_66_reg[0]_0\,
      I5 => \high_th_2_2_fu_50_reg[1]_2\,
      O => \high_th_2_0_1_fu_94[1]_i_3_n_3\
    );
\high_th_2_0_1_fu_94[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(18),
      I1 => \high_th_2_2_fu_50_reg[2]\,
      I2 => \^lower_threshold_q00\(1),
      I3 => \^gen_write[1].mem_reg_0\(2),
      I4 => \low_th_2_2_fu_66_reg[0]_0\,
      I5 => \high_th_2_2_fu_50_reg[2]_0\,
      O => \high_th_2_0_1_fu_94[2]_i_2_n_3\
    );
\high_th_2_0_1_fu_94[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(26),
      I1 => \high_th_2_2_fu_50_reg[2]_1\,
      I2 => \^lower_threshold_q00\(1),
      I3 => \^gen_write[1].mem_reg_0\(10),
      I4 => \low_th_2_2_fu_66_reg[0]_0\,
      I5 => \high_th_2_2_fu_50_reg[2]_2\,
      O => \high_th_2_0_1_fu_94[2]_i_3_n_3\
    );
\high_th_2_0_1_fu_94[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(19),
      I1 => \high_th_2_2_fu_50_reg[3]\,
      I2 => \^lower_threshold_q00\(1),
      I3 => \^gen_write[1].mem_reg_0\(3),
      I4 => \low_th_2_2_fu_66_reg[0]_0\,
      I5 => \high_th_2_2_fu_50_reg[3]_0\,
      O => \high_th_2_0_1_fu_94[3]_i_2_n_3\
    );
\high_th_2_0_1_fu_94[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(27),
      I1 => \high_th_2_2_fu_50_reg[3]_1\,
      I2 => \^lower_threshold_q00\(1),
      I3 => \^gen_write[1].mem_reg_0\(11),
      I4 => \low_th_2_2_fu_66_reg[0]_0\,
      I5 => \high_th_2_2_fu_50_reg[3]_2\,
      O => \high_th_2_0_1_fu_94[3]_i_3_n_3\
    );
\high_th_2_0_1_fu_94[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(20),
      I1 => \high_th_2_2_fu_50_reg[4]\,
      I2 => \^lower_threshold_q00\(1),
      I3 => \^gen_write[1].mem_reg_0\(4),
      I4 => \low_th_2_2_fu_66_reg[0]_0\,
      I5 => \high_th_2_2_fu_50_reg[4]_0\,
      O => \high_th_2_0_1_fu_94[4]_i_2_n_3\
    );
\high_th_2_0_1_fu_94[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(28),
      I1 => \high_th_2_2_fu_50_reg[4]_1\,
      I2 => \^lower_threshold_q00\(1),
      I3 => \^gen_write[1].mem_reg_0\(12),
      I4 => \low_th_2_2_fu_66_reg[0]_0\,
      I5 => \high_th_2_2_fu_50_reg[4]_2\,
      O => \high_th_2_0_1_fu_94[4]_i_3_n_3\
    );
\high_th_2_0_1_fu_94[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(21),
      I1 => \high_th_2_2_fu_50_reg[5]\,
      I2 => \^lower_threshold_q00\(1),
      I3 => \^gen_write[1].mem_reg_0\(5),
      I4 => \low_th_2_2_fu_66_reg[0]_0\,
      I5 => \high_th_2_2_fu_50_reg[5]_0\,
      O => \high_th_2_0_1_fu_94[5]_i_2_n_3\
    );
\high_th_2_0_1_fu_94[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(29),
      I1 => \high_th_2_2_fu_50_reg[5]_1\,
      I2 => \^lower_threshold_q00\(1),
      I3 => \^gen_write[1].mem_reg_0\(13),
      I4 => \low_th_2_2_fu_66_reg[0]_0\,
      I5 => \high_th_2_2_fu_50_reg[5]_2\,
      O => \high_th_2_0_1_fu_94[5]_i_3_n_3\
    );
\high_th_2_0_1_fu_94[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(22),
      I1 => \high_th_2_2_fu_50_reg[6]\,
      I2 => \^lower_threshold_q00\(1),
      I3 => \^gen_write[1].mem_reg_0\(6),
      I4 => \low_th_2_2_fu_66_reg[0]_0\,
      I5 => \high_th_2_2_fu_50_reg[6]_0\,
      O => \high_th_2_0_1_fu_94[6]_i_2_n_3\
    );
\high_th_2_0_1_fu_94[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(30),
      I1 => \high_th_2_2_fu_50_reg[6]_1\,
      I2 => \^lower_threshold_q00\(1),
      I3 => \^gen_write[1].mem_reg_0\(14),
      I4 => \low_th_2_2_fu_66_reg[0]_0\,
      I5 => \high_th_2_2_fu_50_reg[6]_2\,
      O => \high_th_2_0_1_fu_94[6]_i_3_n_3\
    );
\high_th_2_0_1_fu_94[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(23),
      I1 => \high_th_2_2_fu_50_reg[7]\,
      I2 => \^lower_threshold_q00\(1),
      I3 => \^gen_write[1].mem_reg_0\(7),
      I4 => \low_th_2_2_fu_66_reg[0]_0\,
      I5 => \high_th_2_2_fu_50_reg[7]_0\,
      O => \high_th_2_0_1_fu_94[7]_i_2_n_3\
    );
\high_th_2_0_1_fu_94[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^gen_write[1].mem_reg_0\(31),
      I1 => \high_th_2_2_fu_50_reg[7]_1\,
      I2 => \^lower_threshold_q00\(1),
      I3 => \^gen_write[1].mem_reg_0\(15),
      I4 => \low_th_2_2_fu_66_reg[0]_0\,
      I5 => \high_th_2_2_fu_50_reg[7]_2\,
      O => \high_th_2_0_1_fu_94[7]_i_3_n_3\
    );
\high_th_2_0_1_fu_94_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \high_th_2_0_1_fu_94[0]_i_2_n_3\,
      I1 => \high_th_2_0_1_fu_94[0]_i_3_n_3\,
      O => \int_lower_threshold_shift_reg[0]_0\(0),
      S => \^lower_threshold_q00\(0)
    );
\high_th_2_0_1_fu_94_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \high_th_2_0_1_fu_94[1]_i_2_n_3\,
      I1 => \high_th_2_0_1_fu_94[1]_i_3_n_3\,
      O => \int_lower_threshold_shift_reg[0]_0\(1),
      S => \^lower_threshold_q00\(0)
    );
\high_th_2_0_1_fu_94_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \high_th_2_0_1_fu_94[2]_i_2_n_3\,
      I1 => \high_th_2_0_1_fu_94[2]_i_3_n_3\,
      O => \int_lower_threshold_shift_reg[0]_0\(2),
      S => \^lower_threshold_q00\(0)
    );
\high_th_2_0_1_fu_94_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \high_th_2_0_1_fu_94[3]_i_2_n_3\,
      I1 => \high_th_2_0_1_fu_94[3]_i_3_n_3\,
      O => \int_lower_threshold_shift_reg[0]_0\(3),
      S => \^lower_threshold_q00\(0)
    );
\high_th_2_0_1_fu_94_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \high_th_2_0_1_fu_94[4]_i_2_n_3\,
      I1 => \high_th_2_0_1_fu_94[4]_i_3_n_3\,
      O => \int_lower_threshold_shift_reg[0]_0\(4),
      S => \^lower_threshold_q00\(0)
    );
\high_th_2_0_1_fu_94_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \high_th_2_0_1_fu_94[5]_i_2_n_3\,
      I1 => \high_th_2_0_1_fu_94[5]_i_3_n_3\,
      O => \int_lower_threshold_shift_reg[0]_0\(5),
      S => \^lower_threshold_q00\(0)
    );
\high_th_2_0_1_fu_94_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \high_th_2_0_1_fu_94[6]_i_2_n_3\,
      I1 => \high_th_2_0_1_fu_94[6]_i_3_n_3\,
      O => \int_lower_threshold_shift_reg[0]_0\(6),
      S => \^lower_threshold_q00\(0)
    );
\high_th_2_0_1_fu_94_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \high_th_2_0_1_fu_94[7]_i_2_n_3\,
      I1 => \high_th_2_0_1_fu_94[7]_i_3_n_3\,
      O => \int_lower_threshold_shift_reg[0]_0\(7),
      S => \^lower_threshold_q00\(0)
    );
int_ap_done_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(4),
      I3 => \rdata[1]_i_5_n_3\,
      O => s_axi_control_ARADDR_2_sn_1
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_reg_1,
      Q => \^int_ap_done_reg_0\(0),
      R => ap_rst_n_inv
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => data0(2),
      R => ap_rst_n_inv
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_ready,
      Q => data0(3),
      R => ap_rst_n_inv
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FECE"
    )
        port map (
      I0 => data0(7),
      I1 => int_ap_start3_out,
      I2 => int_ap_start_reg_0,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_3
    );
int_ap_start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \waddr_reg_n_3_[3]\,
      I3 => \waddr_reg_n_3_[4]\,
      I4 => \int_rows[31]_i_3_n_3\,
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_3,
      Q => \^ap_start\,
      R => ap_rst_n_inv
    );
int_auto_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => \int_rows[31]_i_3_n_3\,
      I2 => \waddr_reg_n_3_[4]\,
      I3 => \waddr_reg_n_3_[3]\,
      I4 => s_axi_control_WSTRB(0),
      I5 => data0(7),
      O => int_auto_restart_i_1_n_3
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_3,
      Q => data0(7),
      R => ap_rst_n_inv
    );
\int_cols[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^q\(0),
      O => int_cols0(0)
    );
\int_cols[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^q\(10),
      O => int_cols0(10)
    );
\int_cols[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^q\(11),
      O => int_cols0(11)
    );
\int_cols[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^q\(12),
      O => int_cols0(12)
    );
\int_cols[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^q\(13),
      O => int_cols0(13)
    );
\int_cols[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^q\(14),
      O => int_cols0(14)
    );
\int_cols[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^q\(15),
      O => int_cols0(15)
    );
\int_cols[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^q\(16),
      O => int_cols0(16)
    );
\int_cols[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^q\(17),
      O => int_cols0(17)
    );
\int_cols[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^q\(18),
      O => int_cols0(18)
    );
\int_cols[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^q\(19),
      O => int_cols0(19)
    );
\int_cols[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^q\(1),
      O => int_cols0(1)
    );
\int_cols[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^q\(20),
      O => int_cols0(20)
    );
\int_cols[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^q\(21),
      O => int_cols0(21)
    );
\int_cols[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^q\(22),
      O => int_cols0(22)
    );
\int_cols[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^q\(23),
      O => int_cols0(23)
    );
\int_cols[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^q\(24),
      O => int_cols0(24)
    );
\int_cols[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^q\(25),
      O => int_cols0(25)
    );
\int_cols[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^q\(26),
      O => int_cols0(26)
    );
\int_cols[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^q\(27),
      O => int_cols0(27)
    );
\int_cols[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^q\(28),
      O => int_cols0(28)
    );
\int_cols[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^q\(29),
      O => int_cols0(29)
    );
\int_cols[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^q\(2),
      O => int_cols0(2)
    );
\int_cols[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^q\(30),
      O => int_cols0(30)
    );
\int_cols[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \waddr_reg_n_3_[3]\,
      I1 => \waddr_reg_n_3_[4]\,
      I2 => \int_rows[31]_i_3_n_3\,
      O => \int_cols[31]_i_1_n_3\
    );
\int_cols[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^q\(31),
      O => int_cols0(31)
    );
\int_cols[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^q\(3),
      O => int_cols0(3)
    );
\int_cols[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^q\(4),
      O => int_cols0(4)
    );
\int_cols[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^q\(5),
      O => int_cols0(5)
    );
\int_cols[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^q\(6),
      O => int_cols0(6)
    );
\int_cols[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^q\(7),
      O => int_cols0(7)
    );
\int_cols[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^q\(8),
      O => int_cols0(8)
    );
\int_cols[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^q\(9),
      O => int_cols0(9)
    );
\int_cols_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\int_cols_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\int_cols_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\int_cols_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\int_cols_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\int_cols_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\int_cols_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\int_cols_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(16),
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\int_cols_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(17),
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\int_cols_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(18),
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\int_cols_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(19),
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\int_cols_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\int_cols_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(20),
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\int_cols_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(21),
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\int_cols_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(22),
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\int_cols_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(23),
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\int_cols_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(24),
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\int_cols_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(25),
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\int_cols_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(26),
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\int_cols_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(27),
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\int_cols_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(28),
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\int_cols_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(29),
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\int_cols_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\int_cols_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(30),
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\int_cols_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(31),
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\int_cols_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\int_cols_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\int_cols_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\int_cols_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\int_cols_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\int_cols_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\int_cols_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => \waddr_reg_n_3_[3]\,
      I2 => s_axi_control_WSTRB(0),
      I3 => int_gie_i_2_n_3,
      I4 => int_gie_reg_n_3,
      O => int_gie_i_1_n_3
    );
int_gie_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \int_isr[0]_i_3_n_3\,
      I1 => \waddr_reg_n_3_[2]\,
      I2 => \waddr_reg_n_3_[4]\,
      O => int_gie_i_2_n_3
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_3,
      Q => int_gie_reg_n_3,
      R => ap_rst_n_inv
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => \int_rows[31]_i_3_n_3\,
      I2 => \waddr_reg_n_3_[4]\,
      I3 => \waddr_reg_n_3_[3]\,
      I4 => s_axi_control_WSTRB(0),
      I5 => int_ier(0),
      O => \int_ier[0]_i_1_n_3\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => \int_rows[31]_i_3_n_3\,
      I2 => \waddr_reg_n_3_[4]\,
      I3 => \waddr_reg_n_3_[3]\,
      I4 => s_axi_control_WSTRB(0),
      I5 => int_ier(1),
      O => \int_ier[1]_i_1_n_3\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_3\,
      Q => int_ier(0),
      R => ap_rst_n_inv
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_3\,
      Q => int_ier(1),
      R => ap_rst_n_inv
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F7777788F88888"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_isr6_out,
      I2 => i_1_reg_2600,
      I3 => CO(0),
      I4 => int_ier(0),
      I5 => p_1_in0_in(0),
      O => \int_isr[0]_i_1_n_3\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \waddr_reg_n_3_[4]\,
      I1 => \waddr_reg_n_3_[2]\,
      I2 => \int_isr[0]_i_3_n_3\,
      I3 => \waddr_reg_n_3_[3]\,
      I4 => s_axi_control_WSTRB(0),
      O => int_isr6_out
    );
\int_isr[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => int_lower_threshold_write_i_2_n_3,
      I1 => \waddr_reg_n_3_[0]\,
      I2 => \waddr_reg_n_3_[5]\,
      I3 => \waddr_reg_n_3_[1]\,
      I4 => \waddr_reg_n_3_[6]\,
      O => \int_isr[0]_i_3_n_3\
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F778F88"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => int_isr6_out,
      I2 => int_ap_start_reg_0,
      I3 => int_ier(1),
      I4 => p_1_in0_in(1),
      O => \int_isr[1]_i_1_n_3\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_3\,
      Q => p_1_in0_in(0),
      R => ap_rst_n_inv
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_3\,
      Q => p_1_in0_in(1),
      R => ap_rst_n_inv
    );
int_lower_threshold: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_control_s_axi_ram
     port map (
      ADDRARDADDR(1 downto 0) => int_lower_threshold_address1(1 downto 0),
      D(28) => int_lower_threshold_n_70,
      D(27) => int_lower_threshold_n_71,
      D(26) => int_lower_threshold_n_72,
      D(25) => int_lower_threshold_n_73,
      D(24) => int_lower_threshold_n_74,
      D(23) => int_lower_threshold_n_75,
      D(22) => int_lower_threshold_n_76,
      D(21) => int_lower_threshold_n_77,
      D(20) => int_lower_threshold_n_78,
      D(19) => int_lower_threshold_n_79,
      D(18) => int_lower_threshold_n_80,
      D(17) => int_lower_threshold_n_81,
      D(16) => int_lower_threshold_n_82,
      D(15) => int_lower_threshold_n_83,
      D(14) => int_lower_threshold_n_84,
      D(13) => int_lower_threshold_n_85,
      D(12) => int_lower_threshold_n_86,
      D(11) => int_lower_threshold_n_87,
      D(10) => int_lower_threshold_n_88,
      D(9) => int_lower_threshold_n_89,
      D(8) => int_lower_threshold_n_90,
      D(7) => int_lower_threshold_n_91,
      D(6) => int_lower_threshold_n_92,
      D(5) => int_lower_threshold_n_93,
      D(4) => int_lower_threshold_n_94,
      D(3) => int_lower_threshold_n_95,
      D(2) => int_lower_threshold_n_96,
      D(1) => int_lower_threshold_n_97,
      D(0) => int_lower_threshold_n_98,
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31 downto 0) => \^dobdo\(31 downto 0),
      address0(1 downto 0) => address0(1 downto 0),
      ap_clk => ap_clk,
      \gen_write[1].mem_reg_0\ => int_lower_threshold_n_67,
      \gen_write[1].mem_reg_1\ => int_lower_threshold_n_68,
      \gen_write[1].mem_reg_2\ => int_lower_threshold_n_69,
      \gen_write[1].mem_reg_3\ => int_lower_threshold_write_reg_n_3,
      int_lower_threshold_read => int_lower_threshold_read,
      \rdata_reg[0]\ => \rdata_reg[0]_0\,
      \rdata_reg[0]_0\ => int_upper_threshold_n_69,
      \rdata_reg[0]_1\ => \rdata[0]_i_4_n_3\,
      \rdata_reg[0]_2\ => \rdata[1]_i_5_n_3\,
      \rdata_reg[10]\ => \rdata_reg[10]_0\,
      \rdata_reg[10]_0\ => \rdata[10]_i_2_n_3\,
      \rdata_reg[10]_1\ => int_upper_threshold_n_76,
      \rdata_reg[11]\ => \rdata_reg[11]_0\,
      \rdata_reg[11]_0\ => \rdata[11]_i_2_n_3\,
      \rdata_reg[11]_1\ => int_upper_threshold_n_77,
      \rdata_reg[12]\ => \rdata_reg[12]_0\,
      \rdata_reg[12]_0\ => \rdata[12]_i_2_n_3\,
      \rdata_reg[12]_1\ => int_upper_threshold_n_78,
      \rdata_reg[13]\ => \rdata_reg[13]_0\,
      \rdata_reg[13]_0\ => \rdata[13]_i_2_n_3\,
      \rdata_reg[13]_1\ => int_upper_threshold_n_79,
      \rdata_reg[14]\ => \rdata_reg[14]_0\,
      \rdata_reg[14]_0\ => \rdata[14]_i_2_n_3\,
      \rdata_reg[14]_1\ => int_upper_threshold_n_80,
      \rdata_reg[15]\ => \rdata_reg[15]_0\,
      \rdata_reg[15]_0\ => \rdata[15]_i_2_n_3\,
      \rdata_reg[15]_1\ => int_upper_threshold_n_81,
      \rdata_reg[16]\ => \rdata_reg[16]_0\,
      \rdata_reg[16]_0\ => \rdata[16]_i_2_n_3\,
      \rdata_reg[16]_1\ => int_upper_threshold_n_82,
      \rdata_reg[17]\ => \rdata_reg[17]_0\,
      \rdata_reg[17]_0\ => \rdata[17]_i_2_n_3\,
      \rdata_reg[17]_1\ => int_upper_threshold_n_83,
      \rdata_reg[18]\ => \rdata_reg[18]_0\,
      \rdata_reg[18]_0\ => \rdata[18]_i_2_n_3\,
      \rdata_reg[18]_1\ => int_upper_threshold_n_84,
      \rdata_reg[19]\ => \rdata_reg[19]_0\,
      \rdata_reg[19]_0\ => \rdata[19]_i_2_n_3\,
      \rdata_reg[19]_1\ => int_upper_threshold_n_85,
      \rdata_reg[1]\ => \rdata_reg[1]_0\,
      \rdata_reg[1]_0\ => int_upper_threshold_n_70,
      \rdata_reg[1]_1\ => \rdata[1]_i_4_n_3\,
      \rdata_reg[20]\ => \rdata_reg[20]_0\,
      \rdata_reg[20]_0\ => \rdata[20]_i_2_n_3\,
      \rdata_reg[20]_1\ => int_upper_threshold_n_86,
      \rdata_reg[21]\ => \rdata_reg[21]_0\,
      \rdata_reg[21]_0\ => \rdata[21]_i_2_n_3\,
      \rdata_reg[21]_1\ => int_upper_threshold_n_87,
      \rdata_reg[22]\ => \rdata_reg[22]_0\,
      \rdata_reg[22]_0\ => \rdata[22]_i_2_n_3\,
      \rdata_reg[22]_1\ => int_upper_threshold_n_88,
      \rdata_reg[23]\ => \rdata_reg[23]_0\,
      \rdata_reg[23]_0\ => \rdata[23]_i_2_n_3\,
      \rdata_reg[23]_1\ => int_upper_threshold_n_89,
      \rdata_reg[24]\ => \rdata_reg[24]_0\,
      \rdata_reg[24]_0\ => \rdata[24]_i_2_n_3\,
      \rdata_reg[24]_1\ => int_upper_threshold_n_90,
      \rdata_reg[25]\ => \rdata_reg[25]_0\,
      \rdata_reg[25]_0\ => \rdata[25]_i_2_n_3\,
      \rdata_reg[25]_1\ => int_upper_threshold_n_91,
      \rdata_reg[26]\ => \rdata_reg[26]_0\,
      \rdata_reg[26]_0\ => \rdata[26]_i_2_n_3\,
      \rdata_reg[26]_1\ => int_upper_threshold_n_92,
      \rdata_reg[27]\ => \rdata_reg[27]_0\,
      \rdata_reg[27]_0\ => \rdata[27]_i_2_n_3\,
      \rdata_reg[27]_1\ => int_upper_threshold_n_93,
      \rdata_reg[28]\ => \rdata_reg[28]_0\,
      \rdata_reg[28]_0\ => \rdata[28]_i_2_n_3\,
      \rdata_reg[28]_1\ => int_upper_threshold_n_94,
      \rdata_reg[29]\ => \rdata_reg[29]_0\,
      \rdata_reg[29]_0\ => \rdata[29]_i_2_n_3\,
      \rdata_reg[29]_1\ => int_upper_threshold_n_95,
      \rdata_reg[2]\ => \rdata_reg[2]_0\,
      \rdata_reg[30]\ => \rdata_reg[30]_0\,
      \rdata_reg[30]_0\ => \rdata[30]_i_2_n_3\,
      \rdata_reg[30]_1\ => int_upper_threshold_n_96,
      \rdata_reg[31]\ => \rdata_reg[31]_0\,
      \rdata_reg[31]_0\ => \rdata_reg[31]_1\,
      \rdata_reg[31]_1\ => \rdata[31]_i_4_n_3\,
      \rdata_reg[31]_2\ => int_upper_threshold_n_97,
      \rdata_reg[3]\ => \rdata_reg[3]_0\,
      \rdata_reg[4]\ => \rdata_reg[4]_0\,
      \rdata_reg[4]_0\ => \rdata[4]_i_2_n_3\,
      \rdata_reg[4]_1\ => \rdata[31]_i_3_n_3\,
      \rdata_reg[4]_2\ => int_upper_threshold_n_71,
      \rdata_reg[5]\ => \rdata_reg[5]_0\,
      \rdata_reg[5]_0\ => \rdata[5]_i_2_n_3\,
      \rdata_reg[5]_1\ => int_upper_threshold_n_72,
      \rdata_reg[6]\ => \rdata_reg[6]_0\,
      \rdata_reg[6]_0\ => \rdata[6]_i_2_n_3\,
      \rdata_reg[6]_1\ => int_upper_threshold_n_73,
      \rdata_reg[7]\ => \rdata_reg[7]_0\,
      \rdata_reg[8]\ => \rdata_reg[8]_0\,
      \rdata_reg[8]_0\ => \rdata[8]_i_2_n_3\,
      \rdata_reg[8]_1\ => int_upper_threshold_n_74,
      \rdata_reg[9]\ => \rdata_reg[9]_0\,
      \rdata_reg[9]_0\ => \rdata[9]_i_2_n_3\,
      \rdata_reg[9]_1\ => int_upper_threshold_n_75,
      rstate(1 downto 0) => rstate(1 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_ARVALID_0 => int_lower_threshold_n_99,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      wstate(1 downto 0) => wstate(1 downto 0)
    );
int_lower_threshold_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => s_axi_control_ARADDR(6),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(1),
      I5 => rstate(0),
      O => int_lower_threshold_read0
    );
int_lower_threshold_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_lower_threshold_read0,
      Q => int_lower_threshold_read,
      R => ap_rst_n_inv
    );
\int_lower_threshold_shift_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_lower_threshold_shift_reg[0]_1\,
      Q => \^lower_threshold_q00\(0),
      R => '0'
    );
\int_lower_threshold_shift_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_lower_threshold_shift_reg[1]_0\,
      Q => \^lower_threshold_q00\(1),
      R => '0'
    );
int_lower_threshold_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000400"
    )
        port map (
      I0 => s_axi_control_AWADDR(6),
      I1 => s_axi_control_AWADDR(5),
      I2 => s_axi_control_AWADDR(4),
      I3 => aw_hs,
      I4 => int_lower_threshold_write_i_2_n_3,
      I5 => int_lower_threshold_write_reg_n_3,
      O => int_lower_threshold_write_i_1_n_3
    );
int_lower_threshold_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020200020"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => wstate(1),
      I2 => wstate(0),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(1),
      I5 => rstate(0),
      O => int_lower_threshold_write_i_2_n_3
    );
int_lower_threshold_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_lower_threshold_write_i_1_n_3,
      Q => int_lower_threshold_write_reg_n_3,
      R => ap_rst_n_inv
    );
\int_rows[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_rows_reg[31]_0\(0),
      O => int_rows0(0)
    );
\int_rows[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_rows_reg[31]_0\(10),
      O => int_rows0(10)
    );
\int_rows[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_rows_reg[31]_0\(11),
      O => int_rows0(11)
    );
\int_rows[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_rows_reg[31]_0\(12),
      O => int_rows0(12)
    );
\int_rows[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_rows_reg[31]_0\(13),
      O => int_rows0(13)
    );
\int_rows[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_rows_reg[31]_0\(14),
      O => int_rows0(14)
    );
\int_rows[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_rows_reg[31]_0\(15),
      O => int_rows0(15)
    );
\int_rows[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_rows_reg[31]_0\(16),
      O => int_rows0(16)
    );
\int_rows[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_rows_reg[31]_0\(17),
      O => int_rows0(17)
    );
\int_rows[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_rows_reg[31]_0\(18),
      O => int_rows0(18)
    );
\int_rows[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_rows_reg[31]_0\(19),
      O => int_rows0(19)
    );
\int_rows[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_rows_reg[31]_0\(1),
      O => int_rows0(1)
    );
\int_rows[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_rows_reg[31]_0\(20),
      O => int_rows0(20)
    );
\int_rows[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_rows_reg[31]_0\(21),
      O => int_rows0(21)
    );
\int_rows[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_rows_reg[31]_0\(22),
      O => int_rows0(22)
    );
\int_rows[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_rows_reg[31]_0\(23),
      O => int_rows0(23)
    );
\int_rows[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_rows_reg[31]_0\(24),
      O => int_rows0(24)
    );
\int_rows[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_rows_reg[31]_0\(25),
      O => int_rows0(25)
    );
\int_rows[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_rows_reg[31]_0\(26),
      O => int_rows0(26)
    );
\int_rows[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_rows_reg[31]_0\(27),
      O => int_rows0(27)
    );
\int_rows[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_rows_reg[31]_0\(28),
      O => int_rows0(28)
    );
\int_rows[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_rows_reg[31]_0\(29),
      O => int_rows0(29)
    );
\int_rows[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_rows_reg[31]_0\(2),
      O => int_rows0(2)
    );
\int_rows[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_rows_reg[31]_0\(30),
      O => int_rows0(30)
    );
\int_rows[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \waddr_reg_n_3_[3]\,
      I1 => \waddr_reg_n_3_[4]\,
      I2 => \int_rows[31]_i_3_n_3\,
      O => \int_rows[31]_i_1_n_3\
    );
\int_rows[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_rows_reg[31]_0\(31),
      O => int_rows0(31)
    );
\int_rows[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_3_[2]\,
      I1 => \waddr_reg_n_3_[6]\,
      I2 => \waddr_reg_n_3_[1]\,
      I3 => \waddr_reg_n_3_[5]\,
      I4 => \waddr_reg_n_3_[0]\,
      I5 => int_lower_threshold_write_i_2_n_3,
      O => \int_rows[31]_i_3_n_3\
    );
\int_rows[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_rows_reg[31]_0\(3),
      O => int_rows0(3)
    );
\int_rows[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_rows_reg[31]_0\(4),
      O => int_rows0(4)
    );
\int_rows[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_rows_reg[31]_0\(5),
      O => int_rows0(5)
    );
\int_rows[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_rows_reg[31]_0\(6),
      O => int_rows0(6)
    );
\int_rows[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_rows_reg[31]_0\(7),
      O => int_rows0(7)
    );
\int_rows[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_rows_reg[31]_0\(8),
      O => int_rows0(8)
    );
\int_rows[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_rows_reg[31]_0\(9),
      O => int_rows0(9)
    );
\int_rows_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(0),
      Q => \^int_rows_reg[31]_0\(0),
      R => ap_rst_n_inv
    );
\int_rows_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(10),
      Q => \^int_rows_reg[31]_0\(10),
      R => ap_rst_n_inv
    );
\int_rows_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(11),
      Q => \^int_rows_reg[31]_0\(11),
      R => ap_rst_n_inv
    );
\int_rows_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(12),
      Q => \^int_rows_reg[31]_0\(12),
      R => ap_rst_n_inv
    );
\int_rows_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(13),
      Q => \^int_rows_reg[31]_0\(13),
      R => ap_rst_n_inv
    );
\int_rows_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(14),
      Q => \^int_rows_reg[31]_0\(14),
      R => ap_rst_n_inv
    );
\int_rows_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(15),
      Q => \^int_rows_reg[31]_0\(15),
      R => ap_rst_n_inv
    );
\int_rows_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(16),
      Q => \^int_rows_reg[31]_0\(16),
      R => ap_rst_n_inv
    );
\int_rows_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(17),
      Q => \^int_rows_reg[31]_0\(17),
      R => ap_rst_n_inv
    );
\int_rows_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(18),
      Q => \^int_rows_reg[31]_0\(18),
      R => ap_rst_n_inv
    );
\int_rows_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(19),
      Q => \^int_rows_reg[31]_0\(19),
      R => ap_rst_n_inv
    );
\int_rows_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(1),
      Q => \^int_rows_reg[31]_0\(1),
      R => ap_rst_n_inv
    );
\int_rows_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(20),
      Q => \^int_rows_reg[31]_0\(20),
      R => ap_rst_n_inv
    );
\int_rows_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(21),
      Q => \^int_rows_reg[31]_0\(21),
      R => ap_rst_n_inv
    );
\int_rows_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(22),
      Q => \^int_rows_reg[31]_0\(22),
      R => ap_rst_n_inv
    );
\int_rows_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(23),
      Q => \^int_rows_reg[31]_0\(23),
      R => ap_rst_n_inv
    );
\int_rows_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(24),
      Q => \^int_rows_reg[31]_0\(24),
      R => ap_rst_n_inv
    );
\int_rows_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(25),
      Q => \^int_rows_reg[31]_0\(25),
      R => ap_rst_n_inv
    );
\int_rows_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(26),
      Q => \^int_rows_reg[31]_0\(26),
      R => ap_rst_n_inv
    );
\int_rows_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(27),
      Q => \^int_rows_reg[31]_0\(27),
      R => ap_rst_n_inv
    );
\int_rows_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(28),
      Q => \^int_rows_reg[31]_0\(28),
      R => ap_rst_n_inv
    );
\int_rows_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(29),
      Q => \^int_rows_reg[31]_0\(29),
      R => ap_rst_n_inv
    );
\int_rows_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(2),
      Q => \^int_rows_reg[31]_0\(2),
      R => ap_rst_n_inv
    );
\int_rows_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(30),
      Q => \^int_rows_reg[31]_0\(30),
      R => ap_rst_n_inv
    );
\int_rows_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(31),
      Q => \^int_rows_reg[31]_0\(31),
      R => ap_rst_n_inv
    );
\int_rows_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(3),
      Q => \^int_rows_reg[31]_0\(3),
      R => ap_rst_n_inv
    );
\int_rows_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(4),
      Q => \^int_rows_reg[31]_0\(4),
      R => ap_rst_n_inv
    );
\int_rows_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(5),
      Q => \^int_rows_reg[31]_0\(5),
      R => ap_rst_n_inv
    );
\int_rows_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(6),
      Q => \^int_rows_reg[31]_0\(6),
      R => ap_rst_n_inv
    );
\int_rows_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(7),
      Q => \^int_rows_reg[31]_0\(7),
      R => ap_rst_n_inv
    );
\int_rows_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(8),
      Q => \^int_rows_reg[31]_0\(8),
      R => ap_rst_n_inv
    );
\int_rows_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(9),
      Q => \^int_rows_reg[31]_0\(9),
      R => ap_rst_n_inv
    );
int_upper_threshold: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_control_s_axi_ram_9
     port map (
      ADDRARDADDR(1 downto 0) => int_lower_threshold_address1(1 downto 0),
      D(2) => int_upper_threshold_n_98,
      D(1) => int_upper_threshold_n_99,
      D(0) => int_upper_threshold_n_100,
      Q(1) => \waddr_reg_n_3_[3]\,
      Q(0) => \waddr_reg_n_3_[2]\,
      address0(1 downto 0) => address0(1 downto 0),
      ap_clk => ap_clk,
      \gen_write[1].mem_reg_0\(31 downto 0) => \gen_write[1].mem_reg\(31 downto 0),
      \gen_write[1].mem_reg_1\(31 downto 0) => \^gen_write[1].mem_reg_0\(31 downto 0),
      \gen_write[1].mem_reg_10\ => int_upper_threshold_n_77,
      \gen_write[1].mem_reg_11\ => int_upper_threshold_n_78,
      \gen_write[1].mem_reg_12\ => int_upper_threshold_n_79,
      \gen_write[1].mem_reg_13\ => int_upper_threshold_n_80,
      \gen_write[1].mem_reg_14\ => int_upper_threshold_n_81,
      \gen_write[1].mem_reg_15\ => int_upper_threshold_n_82,
      \gen_write[1].mem_reg_16\ => int_upper_threshold_n_83,
      \gen_write[1].mem_reg_17\ => int_upper_threshold_n_84,
      \gen_write[1].mem_reg_18\ => int_upper_threshold_n_85,
      \gen_write[1].mem_reg_19\ => int_upper_threshold_n_86,
      \gen_write[1].mem_reg_2\ => int_upper_threshold_n_69,
      \gen_write[1].mem_reg_20\ => int_upper_threshold_n_87,
      \gen_write[1].mem_reg_21\ => int_upper_threshold_n_88,
      \gen_write[1].mem_reg_22\ => int_upper_threshold_n_89,
      \gen_write[1].mem_reg_23\ => int_upper_threshold_n_90,
      \gen_write[1].mem_reg_24\ => int_upper_threshold_n_91,
      \gen_write[1].mem_reg_25\ => int_upper_threshold_n_92,
      \gen_write[1].mem_reg_26\ => int_upper_threshold_n_93,
      \gen_write[1].mem_reg_27\ => int_upper_threshold_n_94,
      \gen_write[1].mem_reg_28\ => int_upper_threshold_n_95,
      \gen_write[1].mem_reg_29\ => int_upper_threshold_n_96,
      \gen_write[1].mem_reg_3\ => int_upper_threshold_n_70,
      \gen_write[1].mem_reg_30\ => int_upper_threshold_n_97,
      \gen_write[1].mem_reg_31\ => int_upper_threshold_write_reg_n_3,
      \gen_write[1].mem_reg_4\ => int_upper_threshold_n_71,
      \gen_write[1].mem_reg_5\ => int_upper_threshold_n_72,
      \gen_write[1].mem_reg_6\ => int_upper_threshold_n_73,
      \gen_write[1].mem_reg_7\ => int_upper_threshold_n_74,
      \gen_write[1].mem_reg_8\ => int_upper_threshold_n_75,
      \gen_write[1].mem_reg_9\ => int_upper_threshold_n_76,
      int_lower_threshold_read => int_lower_threshold_read,
      \rdata_reg[0]\ => \rdata_reg[0]_1\,
      \rdata_reg[10]\ => \rdata_reg[10]_1\,
      \rdata_reg[11]\ => \rdata_reg[11]_1\,
      \rdata_reg[12]\ => \rdata_reg[12]_1\,
      \rdata_reg[13]\ => \rdata_reg[13]_1\,
      \rdata_reg[14]\ => \rdata_reg[14]_1\,
      \rdata_reg[15]\ => \rdata_reg[15]_1\,
      \rdata_reg[16]\ => \rdata_reg[16]_1\,
      \rdata_reg[17]\ => \rdata_reg[17]_1\,
      \rdata_reg[18]\ => \rdata_reg[18]_1\,
      \rdata_reg[19]\ => \rdata_reg[19]_1\,
      \rdata_reg[1]\ => \rdata_reg[1]_1\,
      \rdata_reg[20]\ => \rdata_reg[20]_1\,
      \rdata_reg[21]\ => \rdata_reg[21]_1\,
      \rdata_reg[22]\ => \rdata_reg[22]_1\,
      \rdata_reg[23]\ => \rdata_reg[23]_1\,
      \rdata_reg[24]\ => \rdata_reg[24]_1\,
      \rdata_reg[25]\ => \rdata_reg[25]_1\,
      \rdata_reg[26]\ => \rdata_reg[26]_1\,
      \rdata_reg[27]\ => \rdata_reg[27]_1\,
      \rdata_reg[28]\ => \rdata_reg[28]_1\,
      \rdata_reg[29]\ => \rdata_reg[29]_1\,
      \rdata_reg[2]\ => \rdata_reg[2]_1\,
      \rdata_reg[2]_0\ => \rdata[2]_i_2_n_3\,
      \rdata_reg[2]_1\ => \rdata[2]_i_3_n_3\,
      \rdata_reg[2]_2\ => int_lower_threshold_n_67,
      \rdata_reg[2]_3\ => int_lower_threshold_n_99,
      \rdata_reg[30]\ => \rdata_reg[30]_1\,
      \rdata_reg[31]\ => \rdata_reg[31]_2\,
      \rdata_reg[31]_0\ => \rdata_reg[31]_3\,
      \rdata_reg[3]\ => \rdata_reg[3]_1\,
      \rdata_reg[3]_0\ => \rdata[3]_i_2_n_3\,
      \rdata_reg[3]_1\ => \rdata[3]_i_3_n_3\,
      \rdata_reg[3]_2\ => int_lower_threshold_n_68,
      \rdata_reg[4]\ => \rdata_reg[4]_1\,
      \rdata_reg[5]\ => \rdata_reg[5]_1\,
      \rdata_reg[6]\ => \rdata_reg[6]_1\,
      \rdata_reg[7]\ => \rdata_reg[7]_1\,
      \rdata_reg[7]_0\ => \rdata[7]_i_2_n_3\,
      \rdata_reg[7]_1\ => \rdata[7]_i_3_n_3\,
      \rdata_reg[7]_2\ => int_lower_threshold_n_69,
      \rdata_reg[8]\ => \rdata_reg[8]_1\,
      \rdata_reg[9]\ => \rdata_reg[9]_1\,
      rstate(1 downto 0) => rstate(1 downto 0),
      s_axi_control_ARADDR(1 downto 0) => s_axi_control_ARADDR(3 downto 2),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      wstate(1 downto 0) => wstate(1 downto 0)
    );
int_upper_threshold_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => s_axi_control_ARADDR(6),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(1),
      I5 => rstate(0),
      O => int_upper_threshold_read0
    );
int_upper_threshold_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_upper_threshold_read0,
      Q => int_upper_threshold_read,
      R => ap_rst_n_inv
    );
int_upper_threshold_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5555550C000000"
    )
        port map (
      I0 => int_lower_threshold_write_i_2_n_3,
      I1 => s_axi_control_AWADDR(5),
      I2 => s_axi_control_AWADDR(4),
      I3 => s_axi_control_AWADDR(6),
      I4 => aw_hs,
      I5 => int_upper_threshold_write_reg_n_3,
      O => int_upper_threshold_write_i_1_n_3
    );
int_upper_threshold_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_upper_threshold_write_i_1_n_3,
      Q => int_upper_threshold_write_reg_n_3,
      R => ap_rst_n_inv
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_3,
      I1 => p_1_in0_in(1),
      I2 => p_1_in0_in(0),
      O => interrupt
    );
\low_th_2_0_fu_58[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(16),
      I1 => \low_th_2_2_fu_66_reg[0]\,
      I2 => \^lower_threshold_q00\(1),
      I3 => \^dobdo\(0),
      I4 => \low_th_2_2_fu_66_reg[0]_0\,
      I5 => \low_th_2_2_fu_66_reg[0]_1\,
      O => \low_th_2_0_fu_58[0]_i_2_n_3\
    );
\low_th_2_0_fu_58[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(24),
      I1 => \low_th_2_2_fu_66_reg[0]_2\,
      I2 => \^lower_threshold_q00\(1),
      I3 => \^dobdo\(8),
      I4 => \low_th_2_2_fu_66_reg[0]_0\,
      I5 => \low_th_2_2_fu_66_reg[0]_3\,
      O => \low_th_2_0_fu_58[0]_i_3_n_3\
    );
\low_th_2_0_fu_58[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(17),
      I1 => \low_th_2_2_fu_66_reg[1]\,
      I2 => \^lower_threshold_q00\(1),
      I3 => \^dobdo\(1),
      I4 => \low_th_2_2_fu_66_reg[0]_0\,
      I5 => \low_th_2_2_fu_66_reg[1]_0\,
      O => \low_th_2_0_fu_58[1]_i_2_n_3\
    );
\low_th_2_0_fu_58[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(25),
      I1 => \low_th_2_2_fu_66_reg[1]_1\,
      I2 => \^lower_threshold_q00\(1),
      I3 => \^dobdo\(9),
      I4 => \low_th_2_2_fu_66_reg[0]_0\,
      I5 => \low_th_2_2_fu_66_reg[1]_2\,
      O => \low_th_2_0_fu_58[1]_i_3_n_3\
    );
\low_th_2_0_fu_58[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(18),
      I1 => \low_th_2_2_fu_66_reg[2]\,
      I2 => \^lower_threshold_q00\(1),
      I3 => \^dobdo\(2),
      I4 => \low_th_2_2_fu_66_reg[0]_0\,
      I5 => \low_th_2_2_fu_66_reg[2]_0\,
      O => \low_th_2_0_fu_58[2]_i_2_n_3\
    );
\low_th_2_0_fu_58[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(26),
      I1 => \low_th_2_2_fu_66_reg[2]_1\,
      I2 => \^lower_threshold_q00\(1),
      I3 => \^dobdo\(10),
      I4 => \low_th_2_2_fu_66_reg[0]_0\,
      I5 => \low_th_2_2_fu_66_reg[2]_2\,
      O => \low_th_2_0_fu_58[2]_i_3_n_3\
    );
\low_th_2_0_fu_58[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(19),
      I1 => \low_th_2_2_fu_66_reg[3]\,
      I2 => \^lower_threshold_q00\(1),
      I3 => \^dobdo\(3),
      I4 => \low_th_2_2_fu_66_reg[0]_0\,
      I5 => \low_th_2_2_fu_66_reg[3]_0\,
      O => \low_th_2_0_fu_58[3]_i_2_n_3\
    );
\low_th_2_0_fu_58[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(27),
      I1 => \low_th_2_2_fu_66_reg[3]_1\,
      I2 => \^lower_threshold_q00\(1),
      I3 => \^dobdo\(11),
      I4 => \low_th_2_2_fu_66_reg[0]_0\,
      I5 => \low_th_2_2_fu_66_reg[3]_2\,
      O => \low_th_2_0_fu_58[3]_i_3_n_3\
    );
\low_th_2_0_fu_58[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(20),
      I1 => \low_th_2_2_fu_66_reg[4]\,
      I2 => \^lower_threshold_q00\(1),
      I3 => \^dobdo\(4),
      I4 => \low_th_2_2_fu_66_reg[0]_0\,
      I5 => \low_th_2_2_fu_66_reg[4]_0\,
      O => \low_th_2_0_fu_58[4]_i_2_n_3\
    );
\low_th_2_0_fu_58[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(28),
      I1 => \low_th_2_2_fu_66_reg[4]_1\,
      I2 => \^lower_threshold_q00\(1),
      I3 => \^dobdo\(12),
      I4 => \low_th_2_2_fu_66_reg[0]_0\,
      I5 => \low_th_2_2_fu_66_reg[4]_2\,
      O => \low_th_2_0_fu_58[4]_i_3_n_3\
    );
\low_th_2_0_fu_58[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(21),
      I1 => \low_th_2_2_fu_66_reg[5]\,
      I2 => \^lower_threshold_q00\(1),
      I3 => \^dobdo\(5),
      I4 => \low_th_2_2_fu_66_reg[0]_0\,
      I5 => \low_th_2_2_fu_66_reg[5]_0\,
      O => \low_th_2_0_fu_58[5]_i_2_n_3\
    );
\low_th_2_0_fu_58[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(29),
      I1 => \low_th_2_2_fu_66_reg[5]_1\,
      I2 => \^lower_threshold_q00\(1),
      I3 => \^dobdo\(13),
      I4 => \low_th_2_2_fu_66_reg[0]_0\,
      I5 => \low_th_2_2_fu_66_reg[5]_2\,
      O => \low_th_2_0_fu_58[5]_i_3_n_3\
    );
\low_th_2_0_fu_58[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(22),
      I1 => \low_th_2_2_fu_66_reg[6]\,
      I2 => \^lower_threshold_q00\(1),
      I3 => \^dobdo\(6),
      I4 => \low_th_2_2_fu_66_reg[0]_0\,
      I5 => \low_th_2_2_fu_66_reg[6]_0\,
      O => \low_th_2_0_fu_58[6]_i_2_n_3\
    );
\low_th_2_0_fu_58[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(30),
      I1 => \low_th_2_2_fu_66_reg[6]_1\,
      I2 => \^lower_threshold_q00\(1),
      I3 => \^dobdo\(14),
      I4 => \low_th_2_2_fu_66_reg[0]_0\,
      I5 => \low_th_2_2_fu_66_reg[6]_2\,
      O => \low_th_2_0_fu_58[6]_i_3_n_3\
    );
\low_th_2_0_fu_58[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(23),
      I1 => \low_th_2_2_fu_66_reg[7]\,
      I2 => \^lower_threshold_q00\(1),
      I3 => \^dobdo\(7),
      I4 => \low_th_2_2_fu_66_reg[0]_0\,
      I5 => \low_th_2_2_fu_66_reg[7]_0\,
      O => \low_th_2_0_fu_58[7]_i_3_n_3\
    );
\low_th_2_0_fu_58[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(31),
      I1 => \low_th_2_2_fu_66_reg[7]_1\,
      I2 => \^lower_threshold_q00\(1),
      I3 => \^dobdo\(15),
      I4 => \low_th_2_2_fu_66_reg[0]_0\,
      I5 => \low_th_2_2_fu_66_reg[7]_2\,
      O => \low_th_2_0_fu_58[7]_i_4_n_3\
    );
\low_th_2_0_fu_58_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \low_th_2_0_fu_58[0]_i_2_n_3\,
      I1 => \low_th_2_0_fu_58[0]_i_3_n_3\,
      O => D(0),
      S => \^lower_threshold_q00\(0)
    );
\low_th_2_0_fu_58_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \low_th_2_0_fu_58[1]_i_2_n_3\,
      I1 => \low_th_2_0_fu_58[1]_i_3_n_3\,
      O => D(1),
      S => \^lower_threshold_q00\(0)
    );
\low_th_2_0_fu_58_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \low_th_2_0_fu_58[2]_i_2_n_3\,
      I1 => \low_th_2_0_fu_58[2]_i_3_n_3\,
      O => D(2),
      S => \^lower_threshold_q00\(0)
    );
\low_th_2_0_fu_58_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \low_th_2_0_fu_58[3]_i_2_n_3\,
      I1 => \low_th_2_0_fu_58[3]_i_3_n_3\,
      O => D(3),
      S => \^lower_threshold_q00\(0)
    );
\low_th_2_0_fu_58_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \low_th_2_0_fu_58[4]_i_2_n_3\,
      I1 => \low_th_2_0_fu_58[4]_i_3_n_3\,
      O => D(4),
      S => \^lower_threshold_q00\(0)
    );
\low_th_2_0_fu_58_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \low_th_2_0_fu_58[5]_i_2_n_3\,
      I1 => \low_th_2_0_fu_58[5]_i_3_n_3\,
      O => D(5),
      S => \^lower_threshold_q00\(0)
    );
\low_th_2_0_fu_58_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \low_th_2_0_fu_58[6]_i_2_n_3\,
      I1 => \low_th_2_0_fu_58[6]_i_3_n_3\,
      O => D(6),
      S => \^lower_threshold_q00\(0)
    );
\low_th_2_0_fu_58_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \low_th_2_0_fu_58[7]_i_3_n_3\,
      I1 => \low_th_2_0_fu_58[7]_i_4_n_3\,
      O => D(7),
      S => \^lower_threshold_q00\(0)
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
      I1 => \^ap_start\,
      I2 => start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n,
      I3 => start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n,
      I4 => start_once_reg,
      O => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1D1D1DDDDDDD1DD"
    )
        port map (
      I0 => \rdata[0]_i_7_n_3\,
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^int_rows_reg[31]_0\(0),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^q\(0),
      O => \rdata[0]_i_4_n_3\
    );
\rdata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in0_in(0),
      I1 => int_gie_reg_n_3,
      I2 => s_axi_control_ARADDR(2),
      I3 => int_ier(0),
      I4 => s_axi_control_ARADDR(3),
      I5 => \^ap_start\,
      O => \rdata[0]_i_7_n_3\
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40447F77"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(10),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^q\(10),
      O => \rdata[10]_i_2_n_3\
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40447F77"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(11),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^q\(11),
      O => \rdata[11]_i_2_n_3\
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40447F77"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(12),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^q\(12),
      O => \rdata[12]_i_2_n_3\
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40447F77"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(13),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^q\(13),
      O => \rdata[13]_i_2_n_3\
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40447F77"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(14),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^q\(14),
      O => \rdata[14]_i_2_n_3\
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40447F77"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(15),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^q\(15),
      O => \rdata[15]_i_2_n_3\
    );
\rdata[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40447F77"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(16),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^q\(16),
      O => \rdata[16]_i_2_n_3\
    );
\rdata[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40447F77"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(17),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^q\(17),
      O => \rdata[17]_i_2_n_3\
    );
\rdata[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40447F77"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(18),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^q\(18),
      O => \rdata[18]_i_2_n_3\
    );
\rdata[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40447F77"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(19),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^q\(19),
      O => \rdata[19]_i_2_n_3\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F3F7FFF7"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(1),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^q\(1),
      I5 => \rdata[1]_i_8_n_3\,
      O => \rdata[1]_i_4_n_3\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => int_lower_threshold_n_99,
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(6),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(1),
      O => \rdata[1]_i_5_n_3\
    );
\rdata[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \^int_ap_done_reg_0\(0),
      I1 => s_axi_control_ARADDR(3),
      I2 => int_ier(1),
      I3 => s_axi_control_ARADDR(2),
      I4 => p_1_in0_in(1),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[1]_i_8_n_3\
    );
\rdata[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40447F77"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(20),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^q\(20),
      O => \rdata[20]_i_2_n_3\
    );
\rdata[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40447F77"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(21),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^q\(21),
      O => \rdata[21]_i_2_n_3\
    );
\rdata[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40447F77"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(22),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^q\(22),
      O => \rdata[22]_i_2_n_3\
    );
\rdata[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40447F77"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(23),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^q\(23),
      O => \rdata[23]_i_2_n_3\
    );
\rdata[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40447F77"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(24),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^q\(24),
      O => \rdata[24]_i_2_n_3\
    );
\rdata[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40447F77"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(25),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^q\(25),
      O => \rdata[25]_i_2_n_3\
    );
\rdata[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40447F77"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(26),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^q\(26),
      O => \rdata[26]_i_2_n_3\
    );
\rdata[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40447F77"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(27),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^q\(27),
      O => \rdata[27]_i_2_n_3\
    );
\rdata[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40447F77"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(28),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^q\(28),
      O => \rdata[28]_i_2_n_3\
    );
\rdata[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40447F77"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(29),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^q\(29),
      O => \rdata[29]_i_2_n_3\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A2000000800000"
    )
        port map (
      I0 => \rdata[1]_i_5_n_3\,
      I1 => s_axi_control_ARADDR(3),
      I2 => \^q\(2),
      I3 => s_axi_control_ARADDR(2),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^int_rows_reg[31]_0\(2),
      O => \rdata[2]_i_2_n_3\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => data0(2),
      I1 => \rdata[1]_i_5_n_3\,
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[2]_i_3_n_3\
    );
\rdata[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40447F77"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(30),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^q\(30),
      O => \rdata[30]_i_2_n_3\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEE"
    )
        port map (
      I0 => int_upper_threshold_read,
      I1 => int_lower_threshold_read,
      I2 => rstate(0),
      I3 => rstate(1),
      I4 => s_axi_control_ARVALID,
      O => \rdata[31]_i_1_n_3\
    );
\rdata[31]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888F8888"
    )
        port map (
      I0 => int_lower_threshold_write_reg_n_3,
      I1 => s_axi_control_WVALID,
      I2 => rstate(0),
      I3 => rstate(1),
      I4 => s_axi_control_ARVALID,
      O => int_lower_threshold_write_reg_0
    );
\rdata[31]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888F8888"
    )
        port map (
      I0 => int_upper_threshold_write_reg_n_3,
      I1 => s_axi_control_WVALID,
      I2 => rstate(0),
      I3 => rstate(1),
      I4 => s_axi_control_ARVALID,
      O => int_upper_threshold_write_reg_0
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \rdata[1]_i_5_n_3\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(4),
      O => \rdata[31]_i_3_n_3\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(31),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^q\(31),
      O => \rdata[31]_i_4_n_3\
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A2000000800000"
    )
        port map (
      I0 => \rdata[1]_i_5_n_3\,
      I1 => s_axi_control_ARADDR(3),
      I2 => \^q\(3),
      I3 => s_axi_control_ARADDR(2),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^int_rows_reg[31]_0\(3),
      O => \rdata[3]_i_2_n_3\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => data0(3),
      I1 => \rdata[1]_i_5_n_3\,
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[3]_i_3_n_3\
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40447F77"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(4),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^q\(4),
      O => \rdata[4]_i_2_n_3\
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40447F77"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^q\(5),
      O => \rdata[5]_i_2_n_3\
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40447F77"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(6),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^q\(6),
      O => \rdata[6]_i_2_n_3\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A2000000800000"
    )
        port map (
      I0 => \rdata[1]_i_5_n_3\,
      I1 => s_axi_control_ARADDR(3),
      I2 => \^q\(7),
      I3 => s_axi_control_ARADDR(2),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^int_rows_reg[31]_0\(7),
      O => \rdata[7]_i_2_n_3\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => data0(7),
      I1 => \rdata[1]_i_5_n_3\,
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[7]_i_3_n_3\
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40447F77"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(8),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^q\(8),
      O => \rdata[8]_i_2_n_3\
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40447F77"
    )
        port map (
      I0 => \^int_rows_reg[31]_0\(9),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^q\(9),
      O => \rdata[9]_i_2_n_3\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_lower_threshold_n_98,
      Q => s_axi_control_RDATA(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_lower_threshold_n_91,
      Q => s_axi_control_RDATA(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_lower_threshold_n_90,
      Q => s_axi_control_RDATA(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_lower_threshold_n_89,
      Q => s_axi_control_RDATA(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_lower_threshold_n_88,
      Q => s_axi_control_RDATA(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_lower_threshold_n_87,
      Q => s_axi_control_RDATA(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_lower_threshold_n_86,
      Q => s_axi_control_RDATA(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_lower_threshold_n_85,
      Q => s_axi_control_RDATA(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_lower_threshold_n_84,
      Q => s_axi_control_RDATA(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_lower_threshold_n_83,
      Q => s_axi_control_RDATA(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_lower_threshold_n_82,
      Q => s_axi_control_RDATA(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_lower_threshold_n_97,
      Q => s_axi_control_RDATA(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_lower_threshold_n_81,
      Q => s_axi_control_RDATA(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_lower_threshold_n_80,
      Q => s_axi_control_RDATA(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_lower_threshold_n_79,
      Q => s_axi_control_RDATA(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_lower_threshold_n_78,
      Q => s_axi_control_RDATA(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_lower_threshold_n_77,
      Q => s_axi_control_RDATA(24),
      R => '0'
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_lower_threshold_n_76,
      Q => s_axi_control_RDATA(25),
      R => '0'
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_lower_threshold_n_75,
      Q => s_axi_control_RDATA(26),
      R => '0'
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_lower_threshold_n_74,
      Q => s_axi_control_RDATA(27),
      R => '0'
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_lower_threshold_n_73,
      Q => s_axi_control_RDATA(28),
      R => '0'
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_lower_threshold_n_72,
      Q => s_axi_control_RDATA(29),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_upper_threshold_n_100,
      Q => s_axi_control_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_lower_threshold_n_71,
      Q => s_axi_control_RDATA(30),
      R => '0'
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_lower_threshold_n_70,
      Q => s_axi_control_RDATA(31),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_upper_threshold_n_99,
      Q => s_axi_control_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_lower_threshold_n_96,
      Q => s_axi_control_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_lower_threshold_n_95,
      Q => s_axi_control_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_lower_threshold_n_94,
      Q => s_axi_control_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_upper_threshold_n_98,
      Q => s_axi_control_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_lower_threshold_n_93,
      Q => s_axi_control_RDATA(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_lower_threshold_n_92,
      Q => s_axi_control_RDATA(9),
      R => '0'
    );
\rstate[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EF00E000FF00F0"
    )
        port map (
      I0 => int_upper_threshold_read,
      I1 => int_lower_threshold_read,
      I2 => rstate(0),
      I3 => rstate(1),
      I4 => s_axi_control_ARVALID,
      I5 => s_axi_control_RREADY,
      O => \rstate[0]_i_1_n_3\
    );
\rstate_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[0]_i_1_n_3\,
      Q => rstate(0),
      R => ap_rst_n_inv
    );
\rstate_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => rstate(1),
      S => ap_rst_n_inv
    );
s_axi_control_ARREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rstate(0),
      I1 => rstate(1),
      O => s_axi_control_ARREADY
    );
s_axi_control_AWREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wstate(0),
      I1 => wstate(1),
      O => s_axi_control_AWREADY
    );
s_axi_control_BVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_control_BVALID
    );
s_axi_control_RVALID_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => rstate(1),
      I1 => rstate(0),
      I2 => int_upper_threshold_read,
      I3 => int_lower_threshold_read,
      O => s_axi_control_RVALID
    );
s_axi_control_WREADY_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EF00"
    )
        port map (
      I0 => rstate(0),
      I1 => rstate(1),
      I2 => s_axi_control_ARVALID,
      I3 => wstate(0),
      I4 => wstate(1),
      O => s_axi_control_WREADY
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => wstate(1),
      I2 => wstate(0),
      O => aw_hs
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(0),
      Q => \waddr_reg_n_3_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(1),
      Q => \waddr_reg_n_3_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(2),
      Q => \waddr_reg_n_3_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(3),
      Q => \waddr_reg_n_3_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(4),
      Q => \waddr_reg_n_3_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(5),
      Q => \waddr_reg_n_3_[5]\,
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(6),
      Q => \waddr_reg_n_3_[6]\,
      R => '0'
    );
\wstate[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CA00FA"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => int_lower_threshold_n_99,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_control_WVALID,
      O => \wstate[0]_i_1_n_3\
    );
\wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00440F00"
    )
        port map (
      I0 => int_lower_threshold_n_99,
      I1 => s_axi_control_WVALID,
      I2 => s_axi_control_BREADY,
      I3 => wstate(1),
      I4 => wstate(0),
      O => \wstate[1]_i_1_n_3\
    );
\wstate_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[0]_i_1_n_3\,
      Q => wstate(0),
      S => ap_rst_n_inv
    );
\wstate_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[1]_i_1_n_3\,
      Q => wstate(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S is
  port (
    img_height_loc_i_channel_full_n : out STD_LOGIC;
    img_height_loc_i_channel_empty_n : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    int_ap_idle_reg : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC;
    int_ap_idle_reg_1 : in STD_LOGIC;
    int_ap_idle_reg_2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_channel_write_img_height_loc_i_channel : in STD_LOGIC;
    ap_done_reg_reg : in STD_LOGIC;
    ap_done_reg_reg_0 : in STD_LOGIC;
    img_width_loc_i_channel_full_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    p_src_mat_rows_c_i_empty_n : in STD_LOGIC;
    colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start : in STD_LOGIC;
    p_src_mat_cols_c_i_empty_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    low_th_1_1_empty_n : in STD_LOGIC;
    high_th_0_2_empty_n : in STD_LOGIC;
    low_th_2_1_empty_n : in STD_LOGIC;
    low_th_0_2_empty_n : in STD_LOGIC;
    int_ap_idle_reg_3 : in STD_LOGIC;
    low_th_0_0_empty_n : in STD_LOGIC;
    low_th_2_2_empty_n : in STD_LOGIC;
    low_th_1_2_empty_n : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S : entity is "colorthresholding_accel_fifo_w16_d2_S";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S is
  signal \ap_CS_fsm[1]_i_4_n_3\ : STD_LOGIC;
  signal \^img_height_loc_i_channel_empty_n\ : STD_LOGIC;
  signal \^img_height_loc_i_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__12_n_3\ : STD_LOGIC;
  signal \^internal_empty_n_reg_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__13_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair93";
begin
  img_height_loc_i_channel_empty_n <= \^img_height_loc_i_channel_empty_n\;
  img_height_loc_i_channel_full_n <= \^img_height_loc_i_channel_full_n\;
  internal_empty_n_reg_0 <= \^internal_empty_n_reg_0\;
U_colorthresholding_accel_fifo_w16_d2_S_ram: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_shiftReg_40
     port map (
      A(15 downto 0) => A(15 downto 0),
      \SRL_SIG_reg[0][15]_0\ => \^img_height_loc_i_channel_full_n\,
      \SRL_SIG_reg[0][15]_1\(15 downto 0) => \SRL_SIG_reg[0][15]\(15 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_img_height_loc_i_channel => ap_sync_reg_channel_write_img_height_loc_i_channel,
      colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start => colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start,
      p_reg_reg => \mOutPtr_reg_n_3_[1]\,
      p_reg_reg_0 => \mOutPtr_reg_n_3_[0]\,
      p_src_mat_cols_c_i_empty_n => p_src_mat_cols_c_i_empty_n,
      p_src_mat_rows_c_i_empty_n => p_src_mat_rows_c_i_empty_n,
      shiftReg_ce => shiftReg_ce
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^internal_empty_n_reg_0\,
      I1 => \ap_CS_fsm_reg[1]\,
      O => D(0)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_4_n_3\,
      I1 => low_th_1_1_empty_n,
      I2 => high_th_0_2_empty_n,
      I3 => low_th_2_1_empty_n,
      I4 => low_th_0_2_empty_n,
      I5 => int_ap_idle_reg_3,
      O => \^internal_empty_n_reg_0\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^img_height_loc_i_channel_empty_n\,
      I1 => low_th_0_0_empty_n,
      I2 => low_th_2_2_empty_n,
      I3 => low_th_1_2_empty_n,
      O => \ap_CS_fsm[1]_i_4_n_3\
    );
ap_done_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000202000002AA"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^img_height_loc_i_channel_full_n\,
      I2 => ap_sync_reg_channel_write_img_height_loc_i_channel,
      I3 => ap_done_reg_reg,
      I4 => ap_done_reg_reg_0,
      I5 => img_width_loc_i_channel_full_n,
      O => ap_rst_n_0
    );
int_ap_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^internal_empty_n_reg_0\,
      I1 => Q(0),
      I2 => int_ap_idle_reg,
      I3 => int_ap_idle_reg_0,
      I4 => int_ap_idle_reg_1,
      I5 => int_ap_idle_reg_2,
      O => ap_idle
    );
\internal_empty_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F0F0F00000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => ap_rst_n,
      I3 => Q(1),
      I4 => shiftReg_ce,
      I5 => \^img_height_loc_i_channel_empty_n\,
      O => \internal_empty_n_i_1__12_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__12_n_3\,
      Q => \^img_height_loc_i_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^img_height_loc_i_channel_full_n\,
      I2 => \mOutPtr_reg_n_3_[1]\,
      I3 => \mOutPtr_reg_n_3_[0]\,
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__13_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__13_n_3\,
      Q => \^img_height_loc_i_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(1),
      I1 => \^img_height_loc_i_channel_empty_n\,
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => shiftReg_ce,
      I2 => \^img_height_loc_i_channel_empty_n\,
      I3 => Q(1),
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_18 is
  port (
    img_width_loc_i_channel_full_n : out STD_LOGIC;
    img_width_loc_i_channel_empty_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC;
    p_src_mat_rows_c_i_empty_n : in STD_LOGIC;
    colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start : in STD_LOGIC;
    p_src_mat_cols_c_i_empty_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    high_th_2_1_empty_n : in STD_LOGIC;
    low_th_2_0_empty_n : in STD_LOGIC;
    low_th_0_1_empty_n : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_18 : entity is "colorthresholding_accel_fifo_w16_d2_S";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_18;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_18 is
  signal \^img_width_loc_i_channel_empty_n\ : STD_LOGIC;
  signal \^img_width_loc_i_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__11_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__12_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair94";
begin
  img_width_loc_i_channel_empty_n <= \^img_width_loc_i_channel_empty_n\;
  img_width_loc_i_channel_full_n <= \^img_width_loc_i_channel_full_n\;
U_colorthresholding_accel_fifo_w16_d2_S_ram: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_shiftReg_39
     port map (
      B(15 downto 0) => B(15 downto 0),
      D(15 downto 0) => D(15 downto 0),
      \SRL_SIG_reg[0][15]_0\ => \SRL_SIG_reg[0][15]\,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start => colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start,
      img_width_loc_i_channel_full_n => \^img_width_loc_i_channel_full_n\,
      p_reg_reg => \mOutPtr_reg_n_3_[1]\,
      p_reg_reg_0 => \mOutPtr_reg_n_3_[0]\,
      p_src_mat_cols_c_i_empty_n => p_src_mat_cols_c_i_empty_n,
      p_src_mat_rows_c_i_empty_n => p_src_mat_rows_c_i_empty_n,
      shiftReg_ce => shiftReg_ce
    );
\ap_CS_fsm[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^img_width_loc_i_channel_empty_n\,
      I1 => high_th_2_1_empty_n,
      I2 => low_th_2_0_empty_n,
      I3 => low_th_0_1_empty_n,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F0F0F00000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => ap_rst_n,
      I3 => Q(0),
      I4 => shiftReg_ce,
      I5 => \^img_width_loc_i_channel_empty_n\,
      O => \internal_empty_n_i_1__11_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__11_n_3\,
      Q => \^img_width_loc_i_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^img_width_loc_i_channel_full_n\,
      I2 => \mOutPtr_reg_n_3_[1]\,
      I3 => \mOutPtr_reg_n_3_[0]\,
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__12_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__12_n_3\,
      Q => \^img_width_loc_i_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(0),
      I1 => \^img_width_loc_i_channel_empty_n\,
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => shiftReg_ce,
      I2 => \^img_width_loc_i_channel_empty_n\,
      I3 => Q(0),
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_28 is
  port (
    p_src_mat_cols_c_i_full_n : out STD_LOGIC;
    p_src_mat_cols_c_i_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][6]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][8]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][9]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][10]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][11]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][12]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][13]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][14]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][15]\ : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_return_1_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    img_in_rows_c9_empty_n : in STD_LOGIC;
    p_src_mat_rows_c_i_full_n : in STD_LOGIC;
    img_in_cols_c10_empty_n : in STD_LOGIC;
    start_once_reg_reg : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_28 : entity is "colorthresholding_accel_fifo_w16_d2_S";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_28;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_28 is
  signal \internal_empty_n_i_1__5_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__6_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \^p_src_mat_cols_c_i_empty_n\ : STD_LOGIC;
  signal \^p_src_mat_cols_c_i_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__4\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__6\ : label is "soft_lutpair113";
begin
  p_src_mat_cols_c_i_empty_n <= \^p_src_mat_cols_c_i_empty_n\;
  p_src_mat_cols_c_i_full_n <= \^p_src_mat_cols_c_i_full_n\;
U_colorthresholding_accel_fifo_w16_d2_S_ram: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_shiftReg_30
     port map (
      D(15 downto 0) => D(15 downto 0),
      E(0) => E(0),
      Q(1) => \mOutPtr_reg_n_3_[1]\,
      Q(0) => \mOutPtr_reg_n_3_[0]\,
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][10]_0\ => \SRL_SIG_reg[0][10]\,
      \SRL_SIG_reg[0][11]_0\ => \SRL_SIG_reg[0][11]\,
      \SRL_SIG_reg[0][12]_0\ => \SRL_SIG_reg[0][12]\,
      \SRL_SIG_reg[0][13]_0\ => \SRL_SIG_reg[0][13]\,
      \SRL_SIG_reg[0][14]_0\ => \SRL_SIG_reg[0][14]\,
      \SRL_SIG_reg[0][15]_0\ => \SRL_SIG_reg[0][15]\,
      \SRL_SIG_reg[0][15]_1\ => \SRL_SIG_reg[0][15]_0\,
      \SRL_SIG_reg[0][15]_2\(15 downto 0) => \SRL_SIG_reg[0][15]_1\(15 downto 0),
      \SRL_SIG_reg[0][1]_0\ => \SRL_SIG_reg[0][1]\,
      \SRL_SIG_reg[0][2]_0\ => \SRL_SIG_reg[0][2]\,
      \SRL_SIG_reg[0][3]_0\ => \SRL_SIG_reg[0][3]\,
      \SRL_SIG_reg[0][4]_0\ => \SRL_SIG_reg[0][4]\,
      \SRL_SIG_reg[0][5]_0\ => \SRL_SIG_reg[0][5]\,
      \SRL_SIG_reg[0][6]_0\ => \SRL_SIG_reg[0][6]\,
      \SRL_SIG_reg[0][7]_0\ => \SRL_SIG_reg[0][7]\,
      \SRL_SIG_reg[0][8]_0\ => \SRL_SIG_reg[0][8]\,
      \SRL_SIG_reg[0][9]_0\ => \SRL_SIG_reg[0][9]\,
      ap_clk => ap_clk,
      ap_return_1_preg(15 downto 0) => ap_return_1_preg(15 downto 0)
    );
\internal_empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => ap_rst_n,
      I3 => \SRL_SIG_reg[0][15]_0\,
      I4 => E(0),
      I5 => \^p_src_mat_cols_c_i_empty_n\,
      O => \internal_empty_n_i_1__5_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__5_n_3\,
      Q => \^p_src_mat_cols_c_i_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \^p_src_mat_cols_c_i_full_n\,
      I3 => ap_rst_n,
      I4 => \SRL_SIG_reg[0][15]_0\,
      I5 => E(0),
      O => \internal_full_n_i_1__6_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__6_n_3\,
      Q => \^p_src_mat_cols_c_i_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__4_n_3\
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => E(0),
      I1 => \SRL_SIG_reg[0][15]_0\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__6_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr_reg[1]_0\(0),
      D => \mOutPtr[0]_i_1__4_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr_reg[1]_0\(0),
      D => \mOutPtr[1]_i_1__6_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => SS(0)
    );
start_once_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF7FFF0000"
    )
        port map (
      I0 => \^p_src_mat_cols_c_i_full_n\,
      I1 => img_in_rows_c9_empty_n,
      I2 => p_src_mat_rows_c_i_full_n,
      I3 => img_in_cols_c10_empty_n,
      I4 => start_once_reg_reg,
      I5 => start_once_reg,
      O => internal_full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_29 is
  port (
    p_src_mat_rows_c_i_full_n : out STD_LOGIC;
    p_src_mat_rows_c_i_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[0][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    internal_empty_n_reg_0 : out STD_LOGIC;
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][6]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][8]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][9]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][10]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][11]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][12]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][13]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][14]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_return_0_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start : in STD_LOGIC;
    p_src_mat_cols_c_i_empty_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    img_width_loc_i_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_img_width_loc_i_channel_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_img_height_loc_i_channel : in STD_LOGIC;
    img_height_loc_i_channel_full_n : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][15]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_29 : entity is "colorthresholding_accel_fifo_w16_d2_S";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_29;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_29 is
  signal \internal_empty_n_i_1__4_n_3\ : STD_LOGIC;
  signal \^internal_empty_n_reg_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__5_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__1_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \^p_src_mat_rows_c_i_empty_n\ : STD_LOGIC;
  signal \^p_src_mat_rows_c_i_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__1\ : label is "soft_lutpair114";
begin
  internal_empty_n_reg_0 <= \^internal_empty_n_reg_0\;
  p_src_mat_rows_c_i_empty_n <= \^p_src_mat_rows_c_i_empty_n\;
  p_src_mat_rows_c_i_full_n <= \^p_src_mat_rows_c_i_full_n\;
U_colorthresholding_accel_fifo_w16_d2_S_ram: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_shiftReg
     port map (
      E(0) => E(0),
      Q(1) => \mOutPtr_reg_n_3_[1]\,
      Q(0) => \mOutPtr_reg_n_3_[0]\,
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][10]_0\ => \SRL_SIG_reg[0][10]\,
      \SRL_SIG_reg[0][11]_0\ => \SRL_SIG_reg[0][11]\,
      \SRL_SIG_reg[0][12]_0\ => \SRL_SIG_reg[0][12]\,
      \SRL_SIG_reg[0][13]_0\ => \SRL_SIG_reg[0][13]\,
      \SRL_SIG_reg[0][14]_0\ => \SRL_SIG_reg[0][14]\,
      \SRL_SIG_reg[0][15]_0\(15 downto 0) => \SRL_SIG_reg[0][15]\(15 downto 0),
      \SRL_SIG_reg[0][15]_1\ => \SRL_SIG_reg[0][15]_0\,
      \SRL_SIG_reg[0][15]_2\ => \SRL_SIG_reg[0][15]_1\,
      \SRL_SIG_reg[0][15]_3\(15 downto 0) => \SRL_SIG_reg[0][15]_2\(15 downto 0),
      \SRL_SIG_reg[0][1]_0\ => \SRL_SIG_reg[0][1]\,
      \SRL_SIG_reg[0][2]_0\ => \SRL_SIG_reg[0][2]\,
      \SRL_SIG_reg[0][3]_0\ => \SRL_SIG_reg[0][3]\,
      \SRL_SIG_reg[0][4]_0\ => \SRL_SIG_reg[0][4]\,
      \SRL_SIG_reg[0][5]_0\ => \SRL_SIG_reg[0][5]\,
      \SRL_SIG_reg[0][6]_0\ => \SRL_SIG_reg[0][6]\,
      \SRL_SIG_reg[0][7]_0\ => \SRL_SIG_reg[0][7]\,
      \SRL_SIG_reg[0][8]_0\ => \SRL_SIG_reg[0][8]\,
      \SRL_SIG_reg[0][9]_0\ => \SRL_SIG_reg[0][9]\,
      ap_clk => ap_clk,
      ap_return_0_preg(15 downto 0) => ap_return_0_preg(15 downto 0)
    );
ap_done_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => \^p_src_mat_rows_c_i_empty_n\,
      I1 => colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start,
      I2 => p_src_mat_cols_c_i_empty_n,
      I3 => ap_done_reg,
      O => \^internal_empty_n_reg_0\
    );
ap_sync_reg_channel_write_img_height_loc_i_channel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888C0004888C0000"
    )
        port map (
      I0 => \^internal_empty_n_reg_0\,
      I1 => ap_rst_n,
      I2 => img_width_loc_i_channel_full_n,
      I3 => ap_sync_reg_channel_write_img_width_loc_i_channel_reg,
      I4 => ap_sync_reg_channel_write_img_height_loc_i_channel,
      I5 => img_height_loc_i_channel_full_n,
      O => ap_rst_n_1
    );
ap_sync_reg_channel_write_img_width_loc_i_channel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880088008800CC40"
    )
        port map (
      I0 => \^internal_empty_n_reg_0\,
      I1 => ap_rst_n,
      I2 => img_width_loc_i_channel_full_n,
      I3 => ap_sync_reg_channel_write_img_width_loc_i_channel_reg,
      I4 => ap_sync_reg_channel_write_img_height_loc_i_channel,
      I5 => img_height_loc_i_channel_full_n,
      O => ap_rst_n_0
    );
\internal_empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => ap_rst_n,
      I3 => \SRL_SIG_reg[0][15]_1\,
      I4 => E(0),
      I5 => \^p_src_mat_rows_c_i_empty_n\,
      O => \internal_empty_n_i_1__4_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__4_n_3\,
      Q => \^p_src_mat_rows_c_i_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \^p_src_mat_rows_c_i_full_n\,
      I3 => ap_rst_n,
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => E(0),
      O => \internal_full_n_i_1__5_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__5_n_3\,
      Q => \^p_src_mat_rows_c_i_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__3_n_3\
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => E(0),
      I1 => \SRL_SIG_reg[0][15]_1\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_2__1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr_reg[0]_0\(0),
      D => \mOutPtr[0]_i_1__3_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr_reg[0]_0\(0),
      D => \mOutPtr[1]_i_2__1_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w24_d2_S is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    img_in_data_full_n : out STD_LOGIC;
    img_in_data_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[0][23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][22]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][22]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][23]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][22]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][23]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][22]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][23]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][22]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][23]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][22]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][6]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][7]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][6]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][7]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][6]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][14]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][14]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][15]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][14]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][15]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][14]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \icmp_ln890_5_reg_774_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln56_11_reg_779_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln890_3_reg_744_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln56_7_reg_749_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln890_1_reg_714_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln56_3_reg_719_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln56_9_reg_759_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln56_8_reg_754_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln56_5_reg_729_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln56_4_reg_724_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln56_1_reg_699_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln890_4_reg_764_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln56_10_reg_769_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln890_2_reg_734_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln56_6_reg_739_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln890_reg_704_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln56_2_reg_709_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w24_d2_S : entity is "colorthresholding_accel_fifo_w24_d2_S";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w24_d2_S;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w24_d2_S is
  signal icmp_ln56_2_fu_298_p2_carry_i_10_n_3 : STD_LOGIC;
  signal \^img_in_data_empty_n\ : STD_LOGIC;
  signal \^img_in_data_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__9_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__10_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of icmp_ln56_2_fu_298_p2_carry_i_10 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair202";
begin
  img_in_data_empty_n <= \^img_in_data_empty_n\;
  img_in_data_full_n <= \^img_in_data_full_n\;
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
U_colorthresholding_accel_fifo_w24_d2_S_ram: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w24_d2_S_shiftReg
     port map (
      D(23 downto 0) => D(23 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \SRL_SIG_reg[0][15]_0\(3 downto 0) => \SRL_SIG_reg[0][15]\(3 downto 0),
      \SRL_SIG_reg[0][15]_1\(3 downto 0) => \SRL_SIG_reg[0][15]_0\(3 downto 0),
      \SRL_SIG_reg[0][15]_2\(3 downto 0) => \SRL_SIG_reg[0][15]_1\(3 downto 0),
      \SRL_SIG_reg[0][15]_3\(3 downto 0) => \SRL_SIG_reg[0][15]_2\(3 downto 0),
      \SRL_SIG_reg[0][15]_4\(3 downto 0) => \SRL_SIG_reg[0][15]_3\(3 downto 0),
      \SRL_SIG_reg[0][23]_0\(3 downto 0) => \SRL_SIG_reg[0][23]\(3 downto 0),
      \SRL_SIG_reg[0][23]_1\(3 downto 0) => \SRL_SIG_reg[0][23]_0\(3 downto 0),
      \SRL_SIG_reg[0][23]_2\(3 downto 0) => \SRL_SIG_reg[0][23]_1\(3 downto 0),
      \SRL_SIG_reg[0][23]_3\(3 downto 0) => \SRL_SIG_reg[0][23]_2\(3 downto 0),
      \SRL_SIG_reg[0][23]_4\(3 downto 0) => \SRL_SIG_reg[0][23]_3\(3 downto 0),
      \SRL_SIG_reg[0][23]_5\(3 downto 0) => \SRL_SIG_reg[0][23]_4\(3 downto 0),
      \SRL_SIG_reg[0][7]_0\(3 downto 0) => \SRL_SIG_reg[0][7]\(3 downto 0),
      \SRL_SIG_reg[0][7]_1\(3 downto 0) => \SRL_SIG_reg[0][7]_0\(3 downto 0),
      \SRL_SIG_reg[0][7]_2\(3 downto 0) => \SRL_SIG_reg[0][7]_1\(3 downto 0),
      \SRL_SIG_reg[0][7]_3\(3 downto 0) => \SRL_SIG_reg[0][7]_2\(3 downto 0),
      \SRL_SIG_reg[0][7]_4\(3 downto 0) => \SRL_SIG_reg[0][7]_3\(3 downto 0),
      \SRL_SIG_reg[0][7]_5\(3 downto 0) => \SRL_SIG_reg[0][7]_4\(3 downto 0),
      \SRL_SIG_reg[1][14]_0\(3 downto 0) => \SRL_SIG_reg[1][14]\(3 downto 0),
      \SRL_SIG_reg[1][14]_1\(3 downto 0) => \SRL_SIG_reg[1][14]_0\(3 downto 0),
      \SRL_SIG_reg[1][14]_2\(3 downto 0) => \SRL_SIG_reg[1][14]_1\(3 downto 0),
      \SRL_SIG_reg[1][14]_3\(3 downto 0) => \SRL_SIG_reg[1][14]_2\(3 downto 0),
      \SRL_SIG_reg[1][14]_4\(3 downto 0) => \SRL_SIG_reg[1][14]_3\(3 downto 0),
      \SRL_SIG_reg[1][22]_0\(3 downto 0) => \SRL_SIG_reg[1][22]\(3 downto 0),
      \SRL_SIG_reg[1][22]_1\(3 downto 0) => \SRL_SIG_reg[1][22]_0\(3 downto 0),
      \SRL_SIG_reg[1][22]_2\(3 downto 0) => \SRL_SIG_reg[1][22]_1\(3 downto 0),
      \SRL_SIG_reg[1][22]_3\(3 downto 0) => \SRL_SIG_reg[1][22]_2\(3 downto 0),
      \SRL_SIG_reg[1][22]_4\(3 downto 0) => \SRL_SIG_reg[1][22]_3\(3 downto 0),
      \SRL_SIG_reg[1][22]_5\(3 downto 0) => \SRL_SIG_reg[1][22]_4\(3 downto 0),
      \SRL_SIG_reg[1][6]_0\(3 downto 0) => \SRL_SIG_reg[1][6]\(3 downto 0),
      \SRL_SIG_reg[1][6]_1\(3 downto 0) => \SRL_SIG_reg[1][6]_0\(3 downto 0),
      \SRL_SIG_reg[1][6]_2\(3 downto 0) => \SRL_SIG_reg[1][6]_1\(3 downto 0),
      \SRL_SIG_reg[1][6]_3\(3 downto 0) => \SRL_SIG_reg[1][6]_2\(3 downto 0),
      \SRL_SIG_reg[1][6]_4\(3 downto 0) => \SRL_SIG_reg[1][6]_3\(3 downto 0),
      \SRL_SIG_reg[1][6]_5\(3 downto 0) => \SRL_SIG_reg[1][6]_4\(3 downto 0),
      ap_clk => ap_clk,
      \icmp_ln56_10_reg_769_reg[0]\(7 downto 0) => \icmp_ln56_10_reg_769_reg[0]\(7 downto 0),
      \icmp_ln56_11_reg_779_reg[0]\(7 downto 0) => \icmp_ln56_11_reg_779_reg[0]\(7 downto 0),
      \icmp_ln56_1_reg_699_reg[0]\(7 downto 0) => \icmp_ln56_1_reg_699_reg[0]\(7 downto 0),
      \icmp_ln56_2_reg_709_reg[0]\(7 downto 0) => \icmp_ln56_2_reg_709_reg[0]\(7 downto 0),
      \icmp_ln56_3_reg_719_reg[0]\(7 downto 0) => \icmp_ln56_3_reg_719_reg[0]\(7 downto 0),
      \icmp_ln56_4_reg_724_reg[0]\(7 downto 0) => \icmp_ln56_4_reg_724_reg[0]\(7 downto 0),
      \icmp_ln56_5_reg_729_reg[0]\(7 downto 0) => \icmp_ln56_5_reg_729_reg[0]\(7 downto 0),
      \icmp_ln56_6_reg_739_reg[0]\(7 downto 0) => \icmp_ln56_6_reg_739_reg[0]\(7 downto 0),
      \icmp_ln56_7_reg_749_reg[0]\(7 downto 0) => \icmp_ln56_7_reg_749_reg[0]\(7 downto 0),
      \icmp_ln56_8_reg_754_reg[0]\(7 downto 0) => \icmp_ln56_8_reg_754_reg[0]\(7 downto 0),
      \icmp_ln56_9_reg_759_reg[0]\(7 downto 0) => \icmp_ln56_9_reg_759_reg[0]\(7 downto 0),
      \icmp_ln890_1_reg_714_reg[0]\(7 downto 0) => \icmp_ln890_1_reg_714_reg[0]\(7 downto 0),
      \icmp_ln890_2_reg_734_reg[0]\(7 downto 0) => \icmp_ln890_2_reg_734_reg[0]\(7 downto 0),
      \icmp_ln890_3_reg_744_reg[0]\(7 downto 0) => \icmp_ln890_3_reg_744_reg[0]\(7 downto 0),
      icmp_ln890_4_fu_353_p2_carry_i_4_0 => \mOutPtr_reg_n_3_[1]\,
      \icmp_ln890_4_reg_764_reg[0]\(7 downto 0) => \icmp_ln890_4_reg_764_reg[0]\(7 downto 0),
      icmp_ln890_5_fu_363_p2_carry_i_5_0 => \^moutptr_reg[0]_0\,
      \icmp_ln890_5_reg_774_reg[0]\ => icmp_ln56_2_fu_298_p2_carry_i_10_n_3,
      \icmp_ln890_5_reg_774_reg[0]_0\(7 downto 0) => \icmp_ln890_5_reg_774_reg[0]\(7 downto 0),
      \icmp_ln890_reg_704_reg[0]\(7 downto 0) => \icmp_ln890_reg_704_reg[0]\(7 downto 0),
      \out\(7 downto 0) => \out\(7 downto 0),
      shiftReg_ce => shiftReg_ce
    );
icmp_ln56_2_fu_298_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \^moutptr_reg[0]_0\,
      O => icmp_ln56_2_fu_298_p2_carry_i_10_n_3
    );
\internal_empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => ap_rst_n,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => shiftReg_ce,
      I5 => \^img_in_data_empty_n\,
      O => \internal_empty_n_i_1__9_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__9_n_3\,
      Q => \^img_in_data_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFA8AAFFFFFFFF"
    )
        port map (
      I0 => \^img_in_data_full_n\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => shiftReg_ce,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__10_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__10_n_3\,
      Q => \^img_in_data_full_n\,
      R => '0'
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => shiftReg_ce,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S is
  port (
    img_in_cols_c10_full_n : out STD_LOGIC;
    img_in_cols_c10_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[0][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S : entity is "colorthresholding_accel_fifo_w32_d2_S";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S is
  signal \^img_in_cols_c10_empty_n\ : STD_LOGIC;
  signal \^img_in_cols_c10_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__7_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__8_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__8_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__8_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__8\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__8\ : label is "soft_lutpair200";
begin
  img_in_cols_c10_empty_n <= \^img_in_cols_c10_empty_n\;
  img_in_cols_c10_full_n <= \^img_in_cols_c10_full_n\;
U_colorthresholding_accel_fifo_w32_d2_S_ram: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_shiftReg_8
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(1) => \mOutPtr_reg_n_3_[1]\,
      Q(0) => \mOutPtr_reg_n_3_[0]\,
      \SRL_SIG_reg[0][15]_0\(15 downto 0) => \SRL_SIG_reg[0][15]\(15 downto 0),
      ap_clk => ap_clk,
      shiftReg_ce_0 => shiftReg_ce_0
    );
\internal_empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => ap_rst_n,
      I3 => shiftReg_ce,
      I4 => shiftReg_ce_0,
      I5 => \^img_in_cols_c10_empty_n\,
      O => \internal_empty_n_i_1__7_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__7_n_3\,
      Q => \^img_in_cols_c10_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \^img_in_cols_c10_full_n\,
      I3 => ap_rst_n,
      I4 => shiftReg_ce,
      I5 => shiftReg_ce_0,
      O => \internal_full_n_i_1__8_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__8_n_3\,
      Q => \^img_in_cols_c10_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__8_n_3\
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => shiftReg_ce_0,
      I1 => shiftReg_ce,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__8_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__8_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__8_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_0 is
  port (
    img_in_cols_c_full_n : out STD_LOGIC;
    img_in_cols_c_empty_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    img_in_rows_c9_full_n : in STD_LOGIC;
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start : in STD_LOGIC;
    img_in_cols_c10_full_n : in STD_LOGIC;
    img_in_rows_c_empty_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_0 : entity is "colorthresholding_accel_fifo_w32_d2_S";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_0;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_0 is
  signal \^img_in_cols_c_empty_n\ : STD_LOGIC;
  signal \^img_in_cols_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__0_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__6_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__6\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__2\ : label is "soft_lutpair201";
begin
  img_in_cols_c_empty_n <= \^img_in_cols_c_empty_n\;
  img_in_cols_c_full_n <= \^img_in_cols_c_full_n\;
U_colorthresholding_accel_fifo_w32_d2_S_ram: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_shiftReg_7
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(1) => \mOutPtr_reg_n_3_[1]\,
      Q(0) => \mOutPtr_reg_n_3_[0]\,
      ap_clk => ap_clk,
      \in\(31 downto 0) => \in\(31 downto 0),
      shiftReg_ce_0 => shiftReg_ce_0
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^img_in_cols_c_empty_n\,
      I1 => img_in_rows_c9_full_n,
      I2 => AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
      I3 => img_in_cols_c10_full_n,
      I4 => img_in_rows_c_empty_n,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => ap_rst_n,
      I3 => shiftReg_ce,
      I4 => shiftReg_ce_0,
      I5 => \^img_in_cols_c_empty_n\,
      O => \internal_empty_n_i_1__0_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_3\,
      Q => \^img_in_cols_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \^img_in_cols_c_full_n\,
      I3 => ap_rst_n,
      I4 => shiftReg_ce,
      I5 => shiftReg_ce_0,
      O => \internal_full_n_i_1__1_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_3\,
      Q => \^img_in_cols_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__6_n_3\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => shiftReg_ce_0,
      I1 => shiftReg_ce,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__2_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__6_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__2_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_1 is
  port (
    img_in_rows_c9_full_n : out STD_LOGIC;
    img_in_rows_c9_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[0][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_1 : entity is "colorthresholding_accel_fifo_w32_d2_S";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_1;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_1 is
  signal \^img_in_rows_c9_empty_n\ : STD_LOGIC;
  signal \^img_in_rows_c9_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__6_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__7_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__7_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__2_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__7\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__2\ : label is "soft_lutpair203";
begin
  img_in_rows_c9_empty_n <= \^img_in_rows_c9_empty_n\;
  img_in_rows_c9_full_n <= \^img_in_rows_c9_full_n\;
U_colorthresholding_accel_fifo_w32_d2_S_ram: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_shiftReg_6
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(1) => \mOutPtr_reg_n_3_[1]\,
      Q(0) => \mOutPtr_reg_n_3_[0]\,
      \SRL_SIG_reg[0][15]_0\(15 downto 0) => \SRL_SIG_reg[0][15]\(15 downto 0),
      ap_clk => ap_clk,
      shiftReg_ce_0 => shiftReg_ce_0
    );
\internal_empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => ap_rst_n,
      I3 => shiftReg_ce,
      I4 => shiftReg_ce_0,
      I5 => \^img_in_rows_c9_empty_n\,
      O => \internal_empty_n_i_1__6_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__6_n_3\,
      Q => \^img_in_rows_c9_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \^img_in_rows_c9_full_n\,
      I3 => ap_rst_n,
      I4 => shiftReg_ce,
      I5 => shiftReg_ce_0,
      O => \internal_full_n_i_1__7_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__7_n_3\,
      Q => \^img_in_rows_c9_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__7_n_3\
    );
\mOutPtr[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => shiftReg_ce_0,
      I1 => shiftReg_ce,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_2__2_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__7_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2__2_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_2 is
  port (
    img_in_rows_c_full_n : out STD_LOGIC;
    img_in_rows_c_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[0][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_2 : entity is "colorthresholding_accel_fifo_w32_d2_S";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_2;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_2 is
  signal \^img_in_rows_c_empty_n\ : STD_LOGIC;
  signal \^img_in_rows_c_full_n\ : STD_LOGIC;
  signal internal_empty_n_i_1_n_3 : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__5_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__5\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2\ : label is "soft_lutpair204";
begin
  img_in_rows_c_empty_n <= \^img_in_rows_c_empty_n\;
  img_in_rows_c_full_n <= \^img_in_rows_c_full_n\;
U_colorthresholding_accel_fifo_w32_d2_S_ram: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_shiftReg
     port map (
      Q(1) => \mOutPtr_reg_n_3_[1]\,
      Q(0) => \mOutPtr_reg_n_3_[0]\,
      \SRL_SIG_reg[0][31]_0\(31 downto 0) => \SRL_SIG_reg[0][31]\(31 downto 0),
      ap_clk => ap_clk,
      \in\(31 downto 0) => \in\(31 downto 0),
      shiftReg_ce_0 => shiftReg_ce_0
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => ap_rst_n,
      I3 => shiftReg_ce,
      I4 => shiftReg_ce_0,
      I5 => \^img_in_rows_c_empty_n\,
      O => internal_empty_n_i_1_n_3
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_3,
      Q => \^img_in_rows_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \^img_in_rows_c_full_n\,
      I3 => ap_rst_n,
      I4 => shiftReg_ce,
      I5 => shiftReg_ce_0,
      O => \internal_full_n_i_1__0_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_3\,
      Q => \^img_in_rows_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__5_n_3\
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => shiftReg_ce_0,
      I1 => shiftReg_ce,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_2_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__5_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d4_S is
  port (
    img_out_cols_c_full_n : out STD_LOGIC;
    img_out_cols_c_empty_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_NS_fsm : in STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_rows_c_empty_n : in STD_LOGIC;
    xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start : in STD_LOGIC;
    img_in_rows_c_full_n : in STD_LOGIC;
    img_out_rows_c_full_n : in STD_LOGIC;
    img_in_cols_c_full_n : in STD_LOGIC;
    start_once_reg_reg : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d4_S : entity is "colorthresholding_accel_fifo_w32_d4_S";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d4_S;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d4_S is
  signal \^img_out_cols_c_empty_n\ : STD_LOGIC;
  signal \^img_out_cols_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__2_n_3\ : STD_LOGIC;
  signal \internal_empty_n_i_2__19_n_3\ : STD_LOGIC;
  signal \^internal_empty_n_reg_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_3\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_3\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__3\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__0\ : label is "soft_lutpair205";
begin
  img_out_cols_c_empty_n <= \^img_out_cols_c_empty_n\;
  img_out_cols_c_full_n <= \^img_out_cols_c_full_n\;
  internal_empty_n_reg_0 <= \^internal_empty_n_reg_0\;
U_colorthresholding_accel_fifo_w32_d4_S_ram: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d4_S_shiftReg_5
     port map (
      Q(2 downto 0) => mOutPtr(2 downto 0),
      ap_clk => ap_clk,
      \in\(31 downto 0) => \in\(31 downto 0),
      \mOutPtr_reg[1]\(0) => shiftReg_addr(1),
      \out\(31 downto 0) => \out\(31 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFEF"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \^internal_empty_n_reg_0\,
      I3 => mOutPtr(2),
      I4 => \internal_empty_n_i_2__19_n_3\,
      O => \internal_empty_n_i_1__2_n_3\
    );
\internal_empty_n_i_2__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^img_out_cols_c_empty_n\,
      I2 => shiftReg_ce,
      O => \internal_empty_n_i_2__19_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_3\,
      Q => \^img_out_cols_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFD0FFFFFFF0FF"
    )
        port map (
      I0 => shiftReg_addr(1),
      I1 => mOutPtr(0),
      I2 => \^img_out_cols_c_full_n\,
      I3 => ap_rst_n,
      I4 => ap_NS_fsm(0),
      I5 => shiftReg_ce,
      O => \internal_full_n_i_1__3_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_3\,
      Q => \^img_out_cols_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__2_n_3\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^internal_empty_n_reg_0\,
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      O => \mOutPtr[1]_i_1__3_n_3\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AA6"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => \^internal_empty_n_reg_0\,
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      O => \mOutPtr[2]_i_1__0_n_3\
    );
\mOutPtr[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^img_out_cols_c_empty_n\,
      I1 => Q(0),
      I2 => img_out_rows_c_empty_n,
      I3 => xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start,
      I4 => shiftReg_ce,
      O => \^internal_empty_n_reg_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__2_n_3\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__3_n_3\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__0_n_3\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
\start_once_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF7FFF0000"
    )
        port map (
      I0 => \^img_out_cols_c_full_n\,
      I1 => img_in_rows_c_full_n,
      I2 => img_out_rows_c_full_n,
      I3 => img_in_cols_c_full_n,
      I4 => start_once_reg_reg,
      I5 => start_once_reg,
      O => internal_full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d4_S_3 is
  port (
    img_out_rows_c_full_n : out STD_LOGIC;
    img_out_rows_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_NS_fsm : in STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d4_S_3 : entity is "colorthresholding_accel_fifo_w32_d4_S";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d4_S_3;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d4_S_3 is
  signal \^img_out_rows_c_empty_n\ : STD_LOGIC;
  signal \^img_out_rows_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__1_n_3\ : STD_LOGIC;
  signal \internal_empty_n_i_2__18_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_3\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__0_n_3\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__4\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__0\ : label is "soft_lutpair206";
begin
  img_out_rows_c_empty_n <= \^img_out_rows_c_empty_n\;
  img_out_rows_c_full_n <= \^img_out_rows_c_full_n\;
U_colorthresholding_accel_fifo_w32_d4_S_ram: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d4_S_shiftReg
     port map (
      Q(2 downto 0) => mOutPtr(2 downto 0),
      ap_clk => ap_clk,
      \in\(31 downto 0) => \in\(31 downto 0),
      \mOutPtr_reg[1]\(0) => shiftReg_addr(1),
      \out\(31 downto 0) => \out\(31 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFEF"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => internal_empty_n_reg_0,
      I3 => mOutPtr(2),
      I4 => \internal_empty_n_i_2__18_n_3\,
      O => \internal_empty_n_i_1__1_n_3\
    );
\internal_empty_n_i_2__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^img_out_rows_c_empty_n\,
      I2 => shiftReg_ce,
      O => \internal_empty_n_i_2__18_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_3\,
      Q => \^img_out_rows_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFD0FFFFFFF0FF"
    )
        port map (
      I0 => shiftReg_addr(1),
      I1 => mOutPtr(0),
      I2 => \^img_out_rows_c_full_n\,
      I3 => ap_rst_n,
      I4 => ap_NS_fsm(0),
      I5 => shiftReg_ce,
      O => \internal_full_n_i_1__2_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_3\,
      Q => \^img_out_rows_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__1_n_3\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => internal_empty_n_reg_0,
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      O => \mOutPtr[1]_i_1__4_n_3\
    );
\mOutPtr[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AA6"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => internal_empty_n_reg_0,
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      O => \mOutPtr[2]_i_2__0_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__1_n_3\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__4_n_3\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_2__0_n_3\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d2_S is
  port (
    \mOutPtr_reg[1]_0\ : out STD_LOGIC;
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    img_out_data_full_n : out STD_LOGIC;
    img_out_data_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_data_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    B_V_data_1_sel_wr01_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d2_S : entity is "colorthresholding_accel_fifo_w8_d2_S";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d2_S;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d2_S is
  signal \^img_out_data_empty_n\ : STD_LOGIC;
  signal \^img_out_data_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__10_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__11_n_3\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \^moutptr_reg[1]_0\ : STD_LOGIC;
begin
  img_out_data_empty_n <= \^img_out_data_empty_n\;
  img_out_data_full_n <= \^img_out_data_full_n\;
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  \mOutPtr_reg[1]_0\ <= \^moutptr_reg[1]_0\;
U_colorthresholding_accel_fifo_w8_d2_S_ram: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d2_S_shiftReg
     port map (
      \B_V_data_1_payload_B_reg[7]\ => \^moutptr_reg[1]_0\,
      \B_V_data_1_payload_B_reg[7]_0\ => \^moutptr_reg[0]_0\,
      \SRL_SIG_reg[0][7]_0\ => \SRL_SIG_reg[0][7]\,
      \SRL_SIG_reg[0]_0\(0) => \SRL_SIG_reg[0]_0\(0),
      \SRL_SIG_reg[1][0]_0\ => \SRL_SIG_reg[1][0]\,
      \SRL_SIG_reg[1]_1\(0) => \SRL_SIG_reg[1]_1\(0),
      ap_clk => ap_clk,
      img_out_data_dout(0) => img_out_data_dout(0)
    );
\internal_empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \^moutptr_reg[1]_0\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => ap_rst_n,
      I3 => B_V_data_1_sel_wr01_out,
      I4 => shiftReg_ce,
      I5 => \^img_out_data_empty_n\,
      O => \internal_empty_n_i_1__10_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__10_n_3\,
      Q => \^img_out_data_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^img_out_data_full_n\,
      I2 => \^moutptr_reg[1]_0\,
      I3 => \^moutptr_reg[0]_0\,
      I4 => shiftReg_ce,
      I5 => B_V_data_1_sel_wr01_out,
      O => \internal_full_n_i_1__11_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__11_n_3\,
      Q => \^img_out_data_full_n\,
      R => '0'
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[1]_1\,
      Q => \^moutptr_reg[1]_0\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S is
  port (
    high_th_0_0_full_n : out STD_LOGIC;
    high_th_0_0_empty_n : out STD_LOGIC;
    \high_th_2_0_1_fu_94_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_sync_reg_channel_write_high_th_0_0 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S : entity is "colorthresholding_accel_fifo_w8_d3_S";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S is
  signal \^high_th_0_0_empty_n\ : STD_LOGIC;
  signal \^high_th_0_0_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__29_n_3\ : STD_LOGIC;
  signal \internal_empty_n_i_2__15_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__29_n_3\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__15\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair76";
begin
  high_th_0_0_empty_n <= \^high_th_0_0_empty_n\;
  high_th_0_0_full_n <= \^high_th_0_0_full_n\;
U_colorthresholding_accel_fifo_w8_d3_S_ram: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_49
     port map (
      ap_clk => ap_clk,
      \high_th_2_0_1_fu_94_reg[7]\(7 downto 0) => \high_th_2_0_1_fu_94_reg[7]\(7 downto 0),
      \in\(7 downto 0) => \in\(7 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \mOutPtr_reg[0]\(0) => shiftReg_addr(0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0E000"
    )
        port map (
      I0 => \internal_empty_n_i_2__15_n_3\,
      I1 => mOutPtr(2),
      I2 => ap_rst_n,
      I3 => shiftReg_ce,
      I4 => \^high_th_0_0_empty_n\,
      O => \internal_empty_n_i_1__29_n_3\
    );
\internal_empty_n_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^high_th_0_0_empty_n\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => mOutPtr(1),
      O => \internal_empty_n_i_2__15_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__29_n_3\,
      Q => \^high_th_0_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^high_th_0_0_full_n\,
      I2 => mOutPtr(1),
      I3 => shiftReg_addr(0),
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__29_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__29_n_3\,
      Q => \^high_th_0_0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => Q(0),
      I1 => \^high_th_0_0_empty_n\,
      I2 => ap_sync_reg_channel_write_high_th_0_0,
      I3 => \^high_th_0_0_full_n\,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => shiftReg_ce,
      I2 => \^high_th_0_0_empty_n\,
      I3 => Q(0),
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => \^high_th_0_0_empty_n\,
      I4 => Q(0),
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_10 is
  port (
    high_th_0_1_full_n : out STD_LOGIC;
    high_th_0_1_empty_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    \high_th_2_1_2_fu_106_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    high_th_1_0_empty_n : in STD_LOGIC;
    high_th_0_0_empty_n : in STD_LOGIC;
    high_th_1_1_empty_n : in STD_LOGIC;
    \ap_CS_fsm[1]_i_2\ : in STD_LOGIC;
    \ap_CS_fsm[1]_i_2_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_sync_reg_channel_write_high_th_0_1 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_10 : entity is "colorthresholding_accel_fifo_w8_d3_S";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_10;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_10 is
  signal \^high_th_0_1_empty_n\ : STD_LOGIC;
  signal \^high_th_0_1_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__28_n_3\ : STD_LOGIC;
  signal \internal_empty_n_i_2__14_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__28_n_3\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__14\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair78";
begin
  high_th_0_1_empty_n <= \^high_th_0_1_empty_n\;
  high_th_0_1_full_n <= \^high_th_0_1_full_n\;
U_colorthresholding_accel_fifo_w8_d3_S_ram: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_48
     port map (
      ap_clk => ap_clk,
      \high_th_2_1_2_fu_106_reg[7]\(7 downto 0) => \high_th_2_1_2_fu_106_reg[7]\(7 downto 0),
      \in\(7 downto 0) => \in\(7 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \mOutPtr_reg[0]\(0) => shiftReg_addr(0),
      shiftReg_ce => shiftReg_ce
    );
\ap_CS_fsm[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \^high_th_0_1_empty_n\,
      I1 => high_th_1_0_empty_n,
      I2 => high_th_0_0_empty_n,
      I3 => high_th_1_1_empty_n,
      I4 => \ap_CS_fsm[1]_i_2\,
      I5 => \ap_CS_fsm[1]_i_2_0\,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0E000"
    )
        port map (
      I0 => \internal_empty_n_i_2__14_n_3\,
      I1 => mOutPtr(2),
      I2 => ap_rst_n,
      I3 => shiftReg_ce,
      I4 => \^high_th_0_1_empty_n\,
      O => \internal_empty_n_i_1__28_n_3\
    );
\internal_empty_n_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^high_th_0_1_empty_n\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => mOutPtr(1),
      O => \internal_empty_n_i_2__14_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__28_n_3\,
      Q => \^high_th_0_1_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^high_th_0_1_full_n\,
      I2 => mOutPtr(1),
      I3 => shiftReg_addr(0),
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__28_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__28_n_3\,
      Q => \^high_th_0_1_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => Q(0),
      I1 => \^high_th_0_1_empty_n\,
      I2 => ap_sync_reg_channel_write_high_th_0_1,
      I3 => \^high_th_0_1_full_n\,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => shiftReg_ce,
      I2 => \^high_th_0_1_empty_n\,
      I3 => Q(0),
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => \^high_th_0_1_empty_n\,
      I4 => Q(0),
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_11 is
  port (
    high_th_0_2_full_n : out STD_LOGIC;
    high_th_0_2_empty_n : out STD_LOGIC;
    \high_th_2_2_2_fu_118_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_sync_reg_channel_write_high_th_0_2 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_11 : entity is "colorthresholding_accel_fifo_w8_d3_S";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_11;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_11 is
  signal \^high_th_0_2_empty_n\ : STD_LOGIC;
  signal \^high_th_0_2_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__27_n_3\ : STD_LOGIC;
  signal \internal_empty_n_i_2__13_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__27_n_3\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__13\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair80";
begin
  high_th_0_2_empty_n <= \^high_th_0_2_empty_n\;
  high_th_0_2_full_n <= \^high_th_0_2_full_n\;
U_colorthresholding_accel_fifo_w8_d3_S_ram: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_47
     port map (
      ap_clk => ap_clk,
      \high_th_2_2_2_fu_118_reg[7]\(7 downto 0) => \high_th_2_2_2_fu_118_reg[7]\(7 downto 0),
      \in\(7 downto 0) => \in\(7 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \mOutPtr_reg[0]\(0) => shiftReg_addr(0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0E000"
    )
        port map (
      I0 => \internal_empty_n_i_2__13_n_3\,
      I1 => mOutPtr(2),
      I2 => ap_rst_n,
      I3 => shiftReg_ce,
      I4 => \^high_th_0_2_empty_n\,
      O => \internal_empty_n_i_1__27_n_3\
    );
\internal_empty_n_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^high_th_0_2_empty_n\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => mOutPtr(1),
      O => \internal_empty_n_i_2__13_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__27_n_3\,
      Q => \^high_th_0_2_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^high_th_0_2_full_n\,
      I2 => mOutPtr(1),
      I3 => shiftReg_addr(0),
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__27_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__27_n_3\,
      Q => \^high_th_0_2_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => Q(0),
      I1 => \^high_th_0_2_empty_n\,
      I2 => ap_sync_reg_channel_write_high_th_0_2,
      I3 => \^high_th_0_2_full_n\,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => shiftReg_ce,
      I2 => \^high_th_0_2_empty_n\,
      I3 => Q(0),
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => \^high_th_0_2_empty_n\,
      I4 => Q(0),
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_12 is
  port (
    high_th_1_0_full_n : out STD_LOGIC;
    high_th_1_0_empty_n : out STD_LOGIC;
    \high_th_2_0_2_fu_98_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_sync_reg_channel_write_high_th_1_0 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_12 : entity is "colorthresholding_accel_fifo_w8_d3_S";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_12;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_12 is
  signal \^high_th_1_0_empty_n\ : STD_LOGIC;
  signal \^high_th_1_0_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__23_n_3\ : STD_LOGIC;
  signal \internal_empty_n_i_2__9_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__23_n_3\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__9\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair82";
begin
  high_th_1_0_empty_n <= \^high_th_1_0_empty_n\;
  high_th_1_0_full_n <= \^high_th_1_0_full_n\;
U_colorthresholding_accel_fifo_w8_d3_S_ram: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_46
     port map (
      ap_clk => ap_clk,
      \high_th_2_0_2_fu_98_reg[7]\(7 downto 0) => \high_th_2_0_2_fu_98_reg[7]\(7 downto 0),
      \in\(7 downto 0) => \in\(7 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \mOutPtr_reg[0]\(0) => shiftReg_addr(0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0E000"
    )
        port map (
      I0 => \internal_empty_n_i_2__9_n_3\,
      I1 => mOutPtr(2),
      I2 => ap_rst_n,
      I3 => shiftReg_ce,
      I4 => \^high_th_1_0_empty_n\,
      O => \internal_empty_n_i_1__23_n_3\
    );
\internal_empty_n_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^high_th_1_0_empty_n\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => mOutPtr(1),
      O => \internal_empty_n_i_2__9_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__23_n_3\,
      Q => \^high_th_1_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^high_th_1_0_full_n\,
      I2 => mOutPtr(1),
      I3 => shiftReg_addr(0),
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__23_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__23_n_3\,
      Q => \^high_th_1_0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => Q(0),
      I1 => \^high_th_1_0_empty_n\,
      I2 => ap_sync_reg_channel_write_high_th_1_0,
      I3 => \^high_th_1_0_full_n\,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => shiftReg_ce,
      I2 => \^high_th_1_0_empty_n\,
      I3 => Q(0),
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => \^high_th_1_0_empty_n\,
      I4 => Q(0),
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_13 is
  port (
    high_th_1_1_full_n : out STD_LOGIC;
    high_th_1_1_empty_n : out STD_LOGIC;
    \high_th_2_1_1_fu_90_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_sync_reg_channel_write_high_th_1_1 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_13 : entity is "colorthresholding_accel_fifo_w8_d3_S";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_13;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_13 is
  signal \^high_th_1_1_empty_n\ : STD_LOGIC;
  signal \^high_th_1_1_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__22_n_3\ : STD_LOGIC;
  signal \internal_empty_n_i_2__8_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__22_n_3\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__8\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair84";
begin
  high_th_1_1_empty_n <= \^high_th_1_1_empty_n\;
  high_th_1_1_full_n <= \^high_th_1_1_full_n\;
U_colorthresholding_accel_fifo_w8_d3_S_ram: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_45
     port map (
      ap_clk => ap_clk,
      \high_th_2_1_1_fu_90_reg[7]\(7 downto 0) => \high_th_2_1_1_fu_90_reg[7]\(7 downto 0),
      \in\(7 downto 0) => \in\(7 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \mOutPtr_reg[0]\(0) => shiftReg_addr(0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0E000"
    )
        port map (
      I0 => \internal_empty_n_i_2__8_n_3\,
      I1 => mOutPtr(2),
      I2 => ap_rst_n,
      I3 => shiftReg_ce,
      I4 => \^high_th_1_1_empty_n\,
      O => \internal_empty_n_i_1__22_n_3\
    );
\internal_empty_n_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^high_th_1_1_empty_n\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => mOutPtr(1),
      O => \internal_empty_n_i_2__8_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__22_n_3\,
      Q => \^high_th_1_1_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^high_th_1_1_full_n\,
      I2 => mOutPtr(1),
      I3 => shiftReg_addr(0),
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__22_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__22_n_3\,
      Q => \^high_th_1_1_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => Q(0),
      I1 => \^high_th_1_1_empty_n\,
      I2 => ap_sync_reg_channel_write_high_th_1_1,
      I3 => \^high_th_1_1_full_n\,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => shiftReg_ce,
      I2 => \^high_th_1_1_empty_n\,
      I3 => Q(0),
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => \^high_th_1_1_empty_n\,
      I4 => Q(0),
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_14 is
  port (
    high_th_1_2_full_n : out STD_LOGIC;
    high_th_1_2_empty_n : out STD_LOGIC;
    \high_th_2_2_1_fu_86_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_sync_reg_channel_write_high_th_1_2 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_14 : entity is "colorthresholding_accel_fifo_w8_d3_S";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_14;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_14 is
  signal \^high_th_1_2_empty_n\ : STD_LOGIC;
  signal \^high_th_1_2_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__21_n_3\ : STD_LOGIC;
  signal \internal_empty_n_i_2__7_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__21_n_3\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__7\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair86";
begin
  high_th_1_2_empty_n <= \^high_th_1_2_empty_n\;
  high_th_1_2_full_n <= \^high_th_1_2_full_n\;
U_colorthresholding_accel_fifo_w8_d3_S_ram: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_44
     port map (
      ap_clk => ap_clk,
      \high_th_2_2_1_fu_86_reg[7]\(7 downto 0) => \high_th_2_2_1_fu_86_reg[7]\(7 downto 0),
      \in\(7 downto 0) => \in\(7 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \mOutPtr_reg[0]\(0) => shiftReg_addr(0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0E000"
    )
        port map (
      I0 => \internal_empty_n_i_2__7_n_3\,
      I1 => mOutPtr(2),
      I2 => ap_rst_n,
      I3 => shiftReg_ce,
      I4 => \^high_th_1_2_empty_n\,
      O => \internal_empty_n_i_1__21_n_3\
    );
\internal_empty_n_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^high_th_1_2_empty_n\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => mOutPtr(1),
      O => \internal_empty_n_i_2__7_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__21_n_3\,
      Q => \^high_th_1_2_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^high_th_1_2_full_n\,
      I2 => mOutPtr(1),
      I3 => shiftReg_addr(0),
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__21_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__21_n_3\,
      Q => \^high_th_1_2_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => Q(0),
      I1 => \^high_th_1_2_empty_n\,
      I2 => ap_sync_reg_channel_write_high_th_1_2,
      I3 => \^high_th_1_2_full_n\,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => shiftReg_ce,
      I2 => \^high_th_1_2_empty_n\,
      I3 => Q(0),
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => \^high_th_1_2_empty_n\,
      I4 => Q(0),
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_15 is
  port (
    high_th_2_0_full_n : out STD_LOGIC;
    high_th_2_0_empty_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    internal_empty_n_reg_1 : out STD_LOGIC;
    \high_th_2_0_fu_62_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    low_th_1_0_empty_n : in STD_LOGIC;
    high_th_2_2_empty_n : in STD_LOGIC;
    high_th_1_2_empty_n : in STD_LOGIC;
    xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start : in STD_LOGIC;
    low_th_1_2_empty_n : in STD_LOGIC;
    colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_sync_reg_channel_write_high_th_2_0 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_15 : entity is "colorthresholding_accel_fifo_w8_d3_S";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_15;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_15 is
  signal \^high_th_2_0_empty_n\ : STD_LOGIC;
  signal \^high_th_2_0_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__17_n_3\ : STD_LOGIC;
  signal \internal_empty_n_i_2__3_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__17_n_3\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__3\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair88";
begin
  high_th_2_0_empty_n <= \^high_th_2_0_empty_n\;
  high_th_2_0_full_n <= \^high_th_2_0_full_n\;
U_colorthresholding_accel_fifo_w8_d3_S_ram: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_43
     port map (
      ap_clk => ap_clk,
      \high_th_2_0_fu_62_reg[7]\(7 downto 0) => \high_th_2_0_fu_62_reg[7]\(7 downto 0),
      \in\(7 downto 0) => \in\(7 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \mOutPtr_reg[0]\(0) => shiftReg_addr(0),
      shiftReg_ce => shiftReg_ce
    );
\ap_CS_fsm[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^high_th_2_0_empty_n\,
      I1 => low_th_1_0_empty_n,
      I2 => high_th_2_2_empty_n,
      I3 => high_th_1_2_empty_n,
      O => internal_empty_n_reg_0
    );
int_ap_idle_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^high_th_2_0_empty_n\,
      I1 => xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start,
      I2 => low_th_1_2_empty_n,
      I3 => colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start,
      O => internal_empty_n_reg_1
    );
\internal_empty_n_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0E000"
    )
        port map (
      I0 => \internal_empty_n_i_2__3_n_3\,
      I1 => mOutPtr(2),
      I2 => ap_rst_n,
      I3 => shiftReg_ce,
      I4 => \^high_th_2_0_empty_n\,
      O => \internal_empty_n_i_1__17_n_3\
    );
\internal_empty_n_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^high_th_2_0_empty_n\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => mOutPtr(1),
      O => \internal_empty_n_i_2__3_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__17_n_3\,
      Q => \^high_th_2_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^high_th_2_0_full_n\,
      I2 => mOutPtr(1),
      I3 => shiftReg_addr(0),
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__17_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__17_n_3\,
      Q => \^high_th_2_0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => Q(0),
      I1 => \^high_th_2_0_empty_n\,
      I2 => ap_sync_reg_channel_write_high_th_2_0,
      I3 => \^high_th_2_0_full_n\,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => shiftReg_ce,
      I2 => \^high_th_2_0_empty_n\,
      I3 => Q(0),
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => \^high_th_2_0_empty_n\,
      I4 => Q(0),
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_16 is
  port (
    high_th_2_1_full_n : out STD_LOGIC;
    high_th_2_1_empty_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    \high_th_2_1_fu_54_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_idle_reg : in STD_LOGIC;
    high_th_0_1_empty_n : in STD_LOGIC;
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start : in STD_LOGIC;
    img_width_loc_i_channel_empty_n : in STD_LOGIC;
    high_th_1_1_empty_n : in STD_LOGIC;
    low_th_1_0_empty_n : in STD_LOGIC;
    low_th_1_1_empty_n : in STD_LOGIC;
    img_height_loc_i_channel_empty_n : in STD_LOGIC;
    low_th_2_1_empty_n : in STD_LOGIC;
    high_th_2_2_empty_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_sync_reg_channel_write_high_th_2_1 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_16 : entity is "colorthresholding_accel_fifo_w8_d3_S";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_16;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_16 is
  signal \^high_th_2_1_empty_n\ : STD_LOGIC;
  signal \^high_th_2_1_full_n\ : STD_LOGIC;
  signal int_ap_idle_i_4_n_3 : STD_LOGIC;
  signal \internal_empty_n_i_1__16_n_3\ : STD_LOGIC;
  signal \internal_empty_n_i_2__2_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__16_n_3\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair90";
begin
  high_th_2_1_empty_n <= \^high_th_2_1_empty_n\;
  high_th_2_1_full_n <= \^high_th_2_1_full_n\;
U_colorthresholding_accel_fifo_w8_d3_S_ram: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_42
     port map (
      ap_clk => ap_clk,
      \high_th_2_1_fu_54_reg[7]\(7 downto 0) => \high_th_2_1_fu_54_reg[7]\(7 downto 0),
      \in\(7 downto 0) => \in\(7 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \mOutPtr_reg[0]\(0) => shiftReg_addr(0),
      shiftReg_ce => shiftReg_ce
    );
int_ap_idle_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => int_ap_idle_i_4_n_3,
      I1 => int_ap_idle_reg,
      I2 => high_th_0_1_empty_n,
      I3 => AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
      I4 => img_width_loc_i_channel_empty_n,
      I5 => high_th_1_1_empty_n,
      O => internal_empty_n_reg_0
    );
int_ap_idle_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^high_th_2_1_empty_n\,
      I1 => low_th_1_0_empty_n,
      I2 => low_th_1_1_empty_n,
      I3 => img_height_loc_i_channel_empty_n,
      I4 => low_th_2_1_empty_n,
      I5 => high_th_2_2_empty_n,
      O => int_ap_idle_i_4_n_3
    );
\internal_empty_n_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0E000"
    )
        port map (
      I0 => \internal_empty_n_i_2__2_n_3\,
      I1 => mOutPtr(2),
      I2 => ap_rst_n,
      I3 => shiftReg_ce,
      I4 => \^high_th_2_1_empty_n\,
      O => \internal_empty_n_i_1__16_n_3\
    );
\internal_empty_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^high_th_2_1_empty_n\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => mOutPtr(1),
      O => \internal_empty_n_i_2__2_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__16_n_3\,
      Q => \^high_th_2_1_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^high_th_2_1_full_n\,
      I2 => mOutPtr(1),
      I3 => shiftReg_addr(0),
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__16_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__16_n_3\,
      Q => \^high_th_2_1_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => Q(0),
      I1 => \^high_th_2_1_empty_n\,
      I2 => ap_sync_reg_channel_write_high_th_2_1,
      I3 => \^high_th_2_1_full_n\,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => shiftReg_ce,
      I2 => \^high_th_2_1_empty_n\,
      I3 => Q(0),
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => \^high_th_2_1_empty_n\,
      I4 => Q(0),
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_17 is
  port (
    high_th_2_2_full_n : out STD_LOGIC;
    high_th_2_2_empty_n : out STD_LOGIC;
    \high_th_2_2_fu_50_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_sync_reg_channel_write_high_th_2_2 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_17 : entity is "colorthresholding_accel_fifo_w8_d3_S";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_17;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_17 is
  signal \^high_th_2_2_empty_n\ : STD_LOGIC;
  signal \^high_th_2_2_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__15_n_3\ : STD_LOGIC;
  signal \internal_empty_n_i_2__1_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__15_n_3\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair92";
begin
  high_th_2_2_empty_n <= \^high_th_2_2_empty_n\;
  high_th_2_2_full_n <= \^high_th_2_2_full_n\;
U_colorthresholding_accel_fifo_w8_d3_S_ram: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_41
     port map (
      ap_clk => ap_clk,
      \high_th_2_2_fu_50_reg[7]\(7 downto 0) => \high_th_2_2_fu_50_reg[7]\(7 downto 0),
      \in\(7 downto 0) => \in\(7 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \mOutPtr_reg[0]\(0) => shiftReg_addr(0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0E000"
    )
        port map (
      I0 => \internal_empty_n_i_2__1_n_3\,
      I1 => mOutPtr(2),
      I2 => ap_rst_n,
      I3 => shiftReg_ce,
      I4 => \^high_th_2_2_empty_n\,
      O => \internal_empty_n_i_1__15_n_3\
    );
\internal_empty_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^high_th_2_2_empty_n\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => mOutPtr(1),
      O => \internal_empty_n_i_2__1_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__15_n_3\,
      Q => \^high_th_2_2_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^high_th_2_2_full_n\,
      I2 => mOutPtr(1),
      I3 => shiftReg_addr(0),
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__15_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__15_n_3\,
      Q => \^high_th_2_2_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => Q(0),
      I1 => \^high_th_2_2_empty_n\,
      I2 => ap_sync_reg_channel_write_high_th_2_2,
      I3 => \^high_th_2_2_full_n\,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => shiftReg_ce,
      I2 => \^high_th_2_2_empty_n\,
      I3 => Q(0),
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => \^high_th_2_2_empty_n\,
      I4 => Q(0),
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_19 is
  port (
    low_th_0_0_full_n : out STD_LOGIC;
    low_th_0_0_empty_n : out STD_LOGIC;
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    int_ap_idle_i_3 : in STD_LOGIC;
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    high_th_1_0_empty_n : in STD_LOGIC;
    int_ap_idle_i_3_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_sync_reg_channel_write_low_th_0_0 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_19 : entity is "colorthresholding_accel_fifo_w8_d3_S";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_19;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_19 is
  signal \internal_empty_n_i_1__14_n_3\ : STD_LOGIC;
  signal \internal_empty_n_i_2__0_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__14_n_3\ : STD_LOGIC;
  signal \^low_th_0_0_empty_n\ : STD_LOGIC;
  signal \^low_th_0_0_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair96";
begin
  low_th_0_0_empty_n <= \^low_th_0_0_empty_n\;
  low_th_0_0_full_n <= \^low_th_0_0_full_n\;
U_colorthresholding_accel_fifo_w8_d3_S_ram: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_38
     port map (
      ap_clk => ap_clk,
      \in\(7 downto 0) => \in\(7 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \mOutPtr_reg[0]\(0) => shiftReg_addr(0),
      \out\(7 downto 0) => \out\(7 downto 0),
      shiftReg_ce => shiftReg_ce
    );
int_ap_idle_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1FFFFFFFFFF"
    )
        port map (
      I0 => int_ap_idle_i_3,
      I1 => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready,
      I2 => \^low_th_0_0_empty_n\,
      I3 => Q(0),
      I4 => high_th_1_0_empty_n,
      I5 => int_ap_idle_i_3_0(0),
      O => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg
    );
\internal_empty_n_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0E000"
    )
        port map (
      I0 => \internal_empty_n_i_2__0_n_3\,
      I1 => mOutPtr(2),
      I2 => ap_rst_n,
      I3 => shiftReg_ce,
      I4 => \^low_th_0_0_empty_n\,
      O => \internal_empty_n_i_1__14_n_3\
    );
\internal_empty_n_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^low_th_0_0_empty_n\,
      I2 => \mOutPtr_reg[2]_0\(0),
      I3 => shiftReg_ce,
      I4 => mOutPtr(1),
      O => \internal_empty_n_i_2__0_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__14_n_3\,
      Q => \^low_th_0_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^low_th_0_0_full_n\,
      I2 => mOutPtr(1),
      I3 => shiftReg_addr(0),
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__14_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__14_n_3\,
      Q => \^low_th_0_0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\(0),
      I1 => \^low_th_0_0_empty_n\,
      I2 => ap_sync_reg_channel_write_low_th_0_0,
      I3 => \^low_th_0_0_full_n\,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => shiftReg_ce,
      I2 => \^low_th_0_0_empty_n\,
      I3 => \mOutPtr_reg[2]_0\(0),
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => \^low_th_0_0_empty_n\,
      I4 => \mOutPtr_reg[2]_0\(0),
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_20 is
  port (
    low_th_0_1_full_n : out STD_LOGIC;
    low_th_0_1_empty_n : out STD_LOGIC;
    \low_th_2_1_fu_70_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_sync_reg_channel_write_low_th_0_1 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_20 : entity is "colorthresholding_accel_fifo_w8_d3_S";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_20;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_20 is
  signal \internal_empty_n_i_1__31_n_3\ : STD_LOGIC;
  signal \internal_empty_n_i_2__17_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__31_n_3\ : STD_LOGIC;
  signal \^low_th_0_1_empty_n\ : STD_LOGIC;
  signal \^low_th_0_1_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__17\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair98";
begin
  low_th_0_1_empty_n <= \^low_th_0_1_empty_n\;
  low_th_0_1_full_n <= \^low_th_0_1_full_n\;
U_colorthresholding_accel_fifo_w8_d3_S_ram: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_37
     port map (
      ap_clk => ap_clk,
      \in\(7 downto 0) => \in\(7 downto 0),
      \low_th_2_1_fu_70_reg[7]\(7 downto 0) => \low_th_2_1_fu_70_reg[7]\(7 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \mOutPtr_reg[0]\(0) => shiftReg_addr(0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0E000"
    )
        port map (
      I0 => \internal_empty_n_i_2__17_n_3\,
      I1 => mOutPtr(2),
      I2 => ap_rst_n,
      I3 => shiftReg_ce,
      I4 => \^low_th_0_1_empty_n\,
      O => \internal_empty_n_i_1__31_n_3\
    );
\internal_empty_n_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^low_th_0_1_empty_n\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => mOutPtr(1),
      O => \internal_empty_n_i_2__17_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__31_n_3\,
      Q => \^low_th_0_1_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^low_th_0_1_full_n\,
      I2 => mOutPtr(1),
      I3 => shiftReg_addr(0),
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__31_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__31_n_3\,
      Q => \^low_th_0_1_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => Q(0),
      I1 => \^low_th_0_1_empty_n\,
      I2 => ap_sync_reg_channel_write_low_th_0_1,
      I3 => \^low_th_0_1_full_n\,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => shiftReg_ce,
      I2 => \^low_th_0_1_empty_n\,
      I3 => Q(0),
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => \^low_th_0_1_empty_n\,
      I4 => Q(0),
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_21 is
  port (
    low_th_0_2_full_n : out STD_LOGIC;
    low_th_0_2_empty_n : out STD_LOGIC;
    \low_th_2_2_1_fu_82_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_sync_reg_channel_write_low_th_0_2 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_21 : entity is "colorthresholding_accel_fifo_w8_d3_S";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_21;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_21 is
  signal \internal_empty_n_i_1__30_n_3\ : STD_LOGIC;
  signal \internal_empty_n_i_2__16_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__30_n_3\ : STD_LOGIC;
  signal \^low_th_0_2_empty_n\ : STD_LOGIC;
  signal \^low_th_0_2_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__16\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair100";
begin
  low_th_0_2_empty_n <= \^low_th_0_2_empty_n\;
  low_th_0_2_full_n <= \^low_th_0_2_full_n\;
U_colorthresholding_accel_fifo_w8_d3_S_ram: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_36
     port map (
      ap_clk => ap_clk,
      \in\(7 downto 0) => \in\(7 downto 0),
      \low_th_2_2_1_fu_82_reg[7]\(7 downto 0) => \low_th_2_2_1_fu_82_reg[7]\(7 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \mOutPtr_reg[0]\(0) => shiftReg_addr(0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0E000"
    )
        port map (
      I0 => \internal_empty_n_i_2__16_n_3\,
      I1 => mOutPtr(2),
      I2 => ap_rst_n,
      I3 => shiftReg_ce,
      I4 => \^low_th_0_2_empty_n\,
      O => \internal_empty_n_i_1__30_n_3\
    );
\internal_empty_n_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^low_th_0_2_empty_n\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => mOutPtr(1),
      O => \internal_empty_n_i_2__16_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__30_n_3\,
      Q => \^low_th_0_2_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^low_th_0_2_full_n\,
      I2 => mOutPtr(1),
      I3 => shiftReg_addr(0),
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__30_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__30_n_3\,
      Q => \^low_th_0_2_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => Q(0),
      I1 => \^low_th_0_2_empty_n\,
      I2 => ap_sync_reg_channel_write_low_th_0_2,
      I3 => \^low_th_0_2_full_n\,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => shiftReg_ce,
      I2 => \^low_th_0_2_empty_n\,
      I3 => Q(0),
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => \^low_th_0_2_empty_n\,
      I4 => Q(0),
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_22 is
  port (
    low_th_1_0_full_n : out STD_LOGIC;
    low_th_1_0_empty_n : out STD_LOGIC;
    \low_th_2_0_2_fu_114_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_sync_reg_channel_write_low_th_1_0 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_22 : entity is "colorthresholding_accel_fifo_w8_d3_S";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_22;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_22 is
  signal \internal_empty_n_i_1__26_n_3\ : STD_LOGIC;
  signal \internal_empty_n_i_2__12_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__26_n_3\ : STD_LOGIC;
  signal \^low_th_1_0_empty_n\ : STD_LOGIC;
  signal \^low_th_1_0_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__12\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair102";
begin
  low_th_1_0_empty_n <= \^low_th_1_0_empty_n\;
  low_th_1_0_full_n <= \^low_th_1_0_full_n\;
U_colorthresholding_accel_fifo_w8_d3_S_ram: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_35
     port map (
      ap_clk => ap_clk,
      \in\(7 downto 0) => \in\(7 downto 0),
      \low_th_2_0_2_fu_114_reg[7]\(7 downto 0) => \low_th_2_0_2_fu_114_reg[7]\(7 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \mOutPtr_reg[0]\(0) => shiftReg_addr(0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0E000"
    )
        port map (
      I0 => \internal_empty_n_i_2__12_n_3\,
      I1 => mOutPtr(2),
      I2 => ap_rst_n,
      I3 => shiftReg_ce,
      I4 => \^low_th_1_0_empty_n\,
      O => \internal_empty_n_i_1__26_n_3\
    );
\internal_empty_n_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^low_th_1_0_empty_n\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => mOutPtr(1),
      O => \internal_empty_n_i_2__12_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__26_n_3\,
      Q => \^low_th_1_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^low_th_1_0_full_n\,
      I2 => mOutPtr(1),
      I3 => shiftReg_addr(0),
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__26_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__26_n_3\,
      Q => \^low_th_1_0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => Q(0),
      I1 => \^low_th_1_0_empty_n\,
      I2 => ap_sync_reg_channel_write_low_th_1_0,
      I3 => \^low_th_1_0_full_n\,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => shiftReg_ce,
      I2 => \^low_th_1_0_empty_n\,
      I3 => Q(0),
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => \^low_th_1_0_empty_n\,
      I4 => Q(0),
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_23 is
  port (
    low_th_1_1_full_n : out STD_LOGIC;
    low_th_1_1_empty_n : out STD_LOGIC;
    \low_th_2_1_2_fu_110_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_sync_reg_channel_write_low_th_1_1 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_23 : entity is "colorthresholding_accel_fifo_w8_d3_S";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_23;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_23 is
  signal \internal_empty_n_i_1__25_n_3\ : STD_LOGIC;
  signal \internal_empty_n_i_2__11_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__25_n_3\ : STD_LOGIC;
  signal \^low_th_1_1_empty_n\ : STD_LOGIC;
  signal \^low_th_1_1_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__11\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair104";
begin
  low_th_1_1_empty_n <= \^low_th_1_1_empty_n\;
  low_th_1_1_full_n <= \^low_th_1_1_full_n\;
U_colorthresholding_accel_fifo_w8_d3_S_ram: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_34
     port map (
      ap_clk => ap_clk,
      \in\(7 downto 0) => \in\(7 downto 0),
      \low_th_2_1_2_fu_110_reg[7]\(7 downto 0) => \low_th_2_1_2_fu_110_reg[7]\(7 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \mOutPtr_reg[0]\(0) => shiftReg_addr(0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0E000"
    )
        port map (
      I0 => \internal_empty_n_i_2__11_n_3\,
      I1 => mOutPtr(2),
      I2 => ap_rst_n,
      I3 => shiftReg_ce,
      I4 => \^low_th_1_1_empty_n\,
      O => \internal_empty_n_i_1__25_n_3\
    );
\internal_empty_n_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^low_th_1_1_empty_n\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => mOutPtr(1),
      O => \internal_empty_n_i_2__11_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__25_n_3\,
      Q => \^low_th_1_1_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^low_th_1_1_full_n\,
      I2 => mOutPtr(1),
      I3 => shiftReg_addr(0),
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__25_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__25_n_3\,
      Q => \^low_th_1_1_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => Q(0),
      I1 => \^low_th_1_1_empty_n\,
      I2 => ap_sync_reg_channel_write_low_th_1_1,
      I3 => \^low_th_1_1_full_n\,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => shiftReg_ce,
      I2 => \^low_th_1_1_empty_n\,
      I3 => Q(0),
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => \^low_th_1_1_empty_n\,
      I4 => Q(0),
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_24 is
  port (
    low_th_1_2_full_n : out STD_LOGIC;
    low_th_1_2_empty_n : out STD_LOGIC;
    \low_th_2_2_2_fu_102_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_sync_reg_channel_write_low_th_1_2 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_24 : entity is "colorthresholding_accel_fifo_w8_d3_S";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_24;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_24 is
  signal \internal_empty_n_i_1__24_n_3\ : STD_LOGIC;
  signal \internal_empty_n_i_2__10_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__24_n_3\ : STD_LOGIC;
  signal \^low_th_1_2_empty_n\ : STD_LOGIC;
  signal \^low_th_1_2_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__10\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair106";
begin
  low_th_1_2_empty_n <= \^low_th_1_2_empty_n\;
  low_th_1_2_full_n <= \^low_th_1_2_full_n\;
U_colorthresholding_accel_fifo_w8_d3_S_ram: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_33
     port map (
      ap_clk => ap_clk,
      \in\(7 downto 0) => \in\(7 downto 0),
      \low_th_2_2_2_fu_102_reg[7]\(7 downto 0) => \low_th_2_2_2_fu_102_reg[7]\(7 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \mOutPtr_reg[0]\(0) => shiftReg_addr(0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0E000"
    )
        port map (
      I0 => \internal_empty_n_i_2__10_n_3\,
      I1 => mOutPtr(2),
      I2 => ap_rst_n,
      I3 => shiftReg_ce,
      I4 => \^low_th_1_2_empty_n\,
      O => \internal_empty_n_i_1__24_n_3\
    );
\internal_empty_n_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^low_th_1_2_empty_n\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => mOutPtr(1),
      O => \internal_empty_n_i_2__10_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__24_n_3\,
      Q => \^low_th_1_2_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^low_th_1_2_full_n\,
      I2 => mOutPtr(1),
      I3 => shiftReg_addr(0),
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__24_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__24_n_3\,
      Q => \^low_th_1_2_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => Q(0),
      I1 => \^low_th_1_2_empty_n\,
      I2 => ap_sync_reg_channel_write_low_th_1_2,
      I3 => \^low_th_1_2_full_n\,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => shiftReg_ce,
      I2 => \^low_th_1_2_empty_n\,
      I3 => Q(0),
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => \^low_th_1_2_empty_n\,
      I4 => Q(0),
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_25 is
  port (
    low_th_2_0_full_n : out STD_LOGIC;
    low_th_2_0_empty_n : out STD_LOGIC;
    \low_th_2_0_1_fu_78_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_sync_reg_channel_write_low_th_2_0 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_25 : entity is "colorthresholding_accel_fifo_w8_d3_S";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_25;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_25 is
  signal \internal_empty_n_i_1__20_n_3\ : STD_LOGIC;
  signal \internal_empty_n_i_2__6_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__20_n_3\ : STD_LOGIC;
  signal \^low_th_2_0_empty_n\ : STD_LOGIC;
  signal \^low_th_2_0_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__6\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair108";
begin
  low_th_2_0_empty_n <= \^low_th_2_0_empty_n\;
  low_th_2_0_full_n <= \^low_th_2_0_full_n\;
U_colorthresholding_accel_fifo_w8_d3_S_ram: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_32
     port map (
      ap_clk => ap_clk,
      \in\(7 downto 0) => \in\(7 downto 0),
      \low_th_2_0_1_fu_78_reg[7]\(7 downto 0) => \low_th_2_0_1_fu_78_reg[7]\(7 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \mOutPtr_reg[0]\(0) => shiftReg_addr(0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0E000"
    )
        port map (
      I0 => \internal_empty_n_i_2__6_n_3\,
      I1 => mOutPtr(2),
      I2 => ap_rst_n,
      I3 => shiftReg_ce,
      I4 => \^low_th_2_0_empty_n\,
      O => \internal_empty_n_i_1__20_n_3\
    );
\internal_empty_n_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^low_th_2_0_empty_n\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => mOutPtr(1),
      O => \internal_empty_n_i_2__6_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__20_n_3\,
      Q => \^low_th_2_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^low_th_2_0_full_n\,
      I2 => mOutPtr(1),
      I3 => shiftReg_addr(0),
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__20_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__20_n_3\,
      Q => \^low_th_2_0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => Q(0),
      I1 => \^low_th_2_0_empty_n\,
      I2 => ap_sync_reg_channel_write_low_th_2_0,
      I3 => \^low_th_2_0_full_n\,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => shiftReg_ce,
      I2 => \^low_th_2_0_empty_n\,
      I3 => Q(0),
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => \^low_th_2_0_empty_n\,
      I4 => Q(0),
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_26 is
  port (
    low_th_2_1_full_n : out STD_LOGIC;
    low_th_2_1_empty_n : out STD_LOGIC;
    \low_th_2_1_1_fu_74_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_sync_reg_channel_write_low_th_2_1 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_26 : entity is "colorthresholding_accel_fifo_w8_d3_S";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_26;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_26 is
  signal \internal_empty_n_i_1__19_n_3\ : STD_LOGIC;
  signal \internal_empty_n_i_2__5_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__19_n_3\ : STD_LOGIC;
  signal \^low_th_2_1_empty_n\ : STD_LOGIC;
  signal \^low_th_2_1_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__5\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair110";
begin
  low_th_2_1_empty_n <= \^low_th_2_1_empty_n\;
  low_th_2_1_full_n <= \^low_th_2_1_full_n\;
U_colorthresholding_accel_fifo_w8_d3_S_ram: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg_31
     port map (
      ap_clk => ap_clk,
      \in\(7 downto 0) => \in\(7 downto 0),
      \low_th_2_1_1_fu_74_reg[7]\(7 downto 0) => \low_th_2_1_1_fu_74_reg[7]\(7 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \mOutPtr_reg[0]\(0) => shiftReg_addr(0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0E000"
    )
        port map (
      I0 => \internal_empty_n_i_2__5_n_3\,
      I1 => mOutPtr(2),
      I2 => ap_rst_n,
      I3 => shiftReg_ce,
      I4 => \^low_th_2_1_empty_n\,
      O => \internal_empty_n_i_1__19_n_3\
    );
\internal_empty_n_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^low_th_2_1_empty_n\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => mOutPtr(1),
      O => \internal_empty_n_i_2__5_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__19_n_3\,
      Q => \^low_th_2_1_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^low_th_2_1_full_n\,
      I2 => mOutPtr(1),
      I3 => shiftReg_addr(0),
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__19_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__19_n_3\,
      Q => \^low_th_2_1_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => Q(0),
      I1 => \^low_th_2_1_empty_n\,
      I2 => ap_sync_reg_channel_write_low_th_2_1,
      I3 => \^low_th_2_1_full_n\,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => shiftReg_ce,
      I2 => \^low_th_2_1_empty_n\,
      I3 => Q(0),
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => \^low_th_2_1_empty_n\,
      I4 => Q(0),
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_27 is
  port (
    low_th_2_2_full_n : out STD_LOGIC;
    low_th_2_2_empty_n : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    \low_th_2_2_fu_66_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    low_th_2_0_empty_n : in STD_LOGIC;
    high_th_0_0_empty_n : in STD_LOGIC;
    low_th_0_1_empty_n : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    low_th_0_2_empty_n : in STD_LOGIC;
    high_th_1_2_empty_n : in STD_LOGIC;
    high_th_0_2_empty_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_27 : entity is "colorthresholding_accel_fifo_w8_d3_S";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_27;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_27 is
  signal int_ap_idle_i_6_n_3 : STD_LOGIC;
  signal \internal_empty_n_i_1__18_n_3\ : STD_LOGIC;
  signal \internal_empty_n_i_2__4_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__18_n_3\ : STD_LOGIC;
  signal \^low_th_2_2_empty_n\ : STD_LOGIC;
  signal \^low_th_2_2_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__4\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair112";
begin
  low_th_2_2_empty_n <= \^low_th_2_2_empty_n\;
  low_th_2_2_full_n <= \^low_th_2_2_full_n\;
U_colorthresholding_accel_fifo_w8_d3_S_ram: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_shiftReg
     port map (
      ap_clk => ap_clk,
      \in\(7 downto 0) => \in\(7 downto 0),
      \low_th_2_2_fu_66_reg[7]\(7 downto 0) => \low_th_2_2_fu_66_reg[7]\(7 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \mOutPtr_reg[0]\(0) => shiftReg_addr(0),
      shiftReg_ce => shiftReg_ce
    );
int_ap_idle_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => int_ap_idle_i_6_n_3,
      I1 => Q(0),
      I2 => low_th_2_0_empty_n,
      I3 => high_th_0_0_empty_n,
      I4 => low_th_0_1_empty_n,
      I5 => int_ap_idle_reg,
      O => \ap_CS_fsm_reg[0]\
    );
int_ap_idle_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^low_th_2_2_empty_n\,
      I1 => low_th_0_2_empty_n,
      I2 => high_th_1_2_empty_n,
      I3 => high_th_0_2_empty_n,
      O => int_ap_idle_i_6_n_3
    );
\internal_empty_n_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0E000"
    )
        port map (
      I0 => \internal_empty_n_i_2__4_n_3\,
      I1 => mOutPtr(2),
      I2 => ap_rst_n,
      I3 => shiftReg_ce,
      I4 => \^low_th_2_2_empty_n\,
      O => \internal_empty_n_i_1__18_n_3\
    );
\internal_empty_n_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \^low_th_2_2_empty_n\,
      I2 => \mOutPtr_reg[2]_0\(0),
      I3 => shiftReg_ce,
      I4 => mOutPtr(1),
      O => \internal_empty_n_i_2__4_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__18_n_3\,
      Q => \^low_th_2_2_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^low_th_2_2_full_n\,
      I2 => mOutPtr(1),
      I3 => shiftReg_addr(0),
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__18_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__18_n_3\,
      Q => \^low_th_2_2_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\(0),
      I1 => \^low_th_2_2_empty_n\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \^low_th_2_2_full_n\,
      I4 => \mOutPtr_reg[0]_1\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => shiftReg_ce,
      I2 => \^low_th_2_2_empty_n\,
      I3 => \mOutPtr_reg[2]_0\(0),
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => \^low_th_2_2_empty_n\,
      I4 => \mOutPtr_reg[2]_0\(0),
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_mul_mul_16ns_16ns_32_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_mul_mul_16ns_16ns_32_4_1 : entity is "colorthresholding_accel_mul_mul_16ns_16ns_32_4_1";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_mul_mul_16ns_16ns_32_4_1;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_mul_mul_16ns_16ns_32_4_1 is
begin
colorthresholding_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_mul_mul_16ns_16ns_32_4_1_DSP48_0
     port map (
      A(15 downto 0) => A(15 downto 0),
      B(15 downto 0) => B(15 downto 0),
      D(31 downto 0) => D(31 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      ap_clk => ap_clk,
      p_reg_reg_0 => p_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_xfMat2AXIvideo_24_0_1080_1920_1_s is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    stream_out_TDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    B_V_data_1_sel_wr01_out : out STD_LOGIC;
    i_1_reg_2600 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready : out STD_LOGIC;
    int_ap_done_reg : out STD_LOGIC;
    stream_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    stream_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    stream_out_TREADY : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start : in STD_LOGIC;
    img_out_rows_c_empty_n : in STD_LOGIC;
    img_out_cols_c_empty_n : in STD_LOGIC;
    img_out_data_empty_n : in STD_LOGIC;
    int_ap_done_reg_0 : in STD_LOGIC;
    int_ap_done_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_data_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rows_reg_239_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_xfMat2AXIvideo_24_0_1080_1920_1_s : entity is "colorthresholding_accel_xfMat2AXIvideo_24_0_1080_1920_1_s";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_xfMat2AXIvideo_24_0_1080_1920_1_s;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_xfMat2AXIvideo_24_0_1080_1920_1_s is
  signal \^b_v_data_1_sel_wr01_out\ : STD_LOGIC;
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_NS_fsm112_out : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_3 : STD_LOGIC;
  signal axi_last_V_fu_217_p2 : STD_LOGIC;
  signal \axi_last_V_fu_217_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \axi_last_V_fu_217_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \axi_last_V_fu_217_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \axi_last_V_fu_217_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \axi_last_V_fu_217_p2_carry__0_n_3\ : STD_LOGIC;
  signal \axi_last_V_fu_217_p2_carry__0_n_4\ : STD_LOGIC;
  signal \axi_last_V_fu_217_p2_carry__0_n_5\ : STD_LOGIC;
  signal \axi_last_V_fu_217_p2_carry__0_n_6\ : STD_LOGIC;
  signal \axi_last_V_fu_217_p2_carry__1_i_1_n_3\ : STD_LOGIC;
  signal \axi_last_V_fu_217_p2_carry__1_i_2_n_3\ : STD_LOGIC;
  signal \axi_last_V_fu_217_p2_carry__1_i_3_n_3\ : STD_LOGIC;
  signal \axi_last_V_fu_217_p2_carry__1_n_5\ : STD_LOGIC;
  signal \axi_last_V_fu_217_p2_carry__1_n_6\ : STD_LOGIC;
  signal axi_last_V_fu_217_p2_carry_i_1_n_3 : STD_LOGIC;
  signal axi_last_V_fu_217_p2_carry_i_2_n_3 : STD_LOGIC;
  signal axi_last_V_fu_217_p2_carry_i_3_n_3 : STD_LOGIC;
  signal axi_last_V_fu_217_p2_carry_i_4_n_3 : STD_LOGIC;
  signal axi_last_V_fu_217_p2_carry_n_3 : STD_LOGIC;
  signal axi_last_V_fu_217_p2_carry_n_4 : STD_LOGIC;
  signal axi_last_V_fu_217_p2_carry_n_5 : STD_LOGIC;
  signal axi_last_V_fu_217_p2_carry_n_6 : STD_LOGIC;
  signal axi_last_V_reg_283 : STD_LOGIC;
  signal cmp71_i_fu_179_p2 : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__0_i_6_n_3\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__0_i_7_n_3\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__0_i_8_n_3\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__0_n_3\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__0_n_4\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__0_n_5\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__0_n_6\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__1_i_1_n_3\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__1_i_2_n_3\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__1_i_3_n_3\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__1_i_4_n_3\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__1_i_5_n_3\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__1_i_6_n_3\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__1_i_7_n_3\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__1_i_8_n_3\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__1_n_3\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__1_n_4\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__1_n_5\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__1_n_6\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__2_i_1_n_3\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__2_i_2_n_3\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__2_i_3_n_3\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__2_i_4_n_3\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__2_i_5_n_3\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__2_i_6_n_3\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__2_i_7_n_3\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__2_i_8_n_3\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__2_n_4\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__2_n_5\ : STD_LOGIC;
  signal \cmp71_i_fu_179_p2_carry__2_n_6\ : STD_LOGIC;
  signal cmp71_i_fu_179_p2_carry_i_1_n_3 : STD_LOGIC;
  signal cmp71_i_fu_179_p2_carry_i_2_n_3 : STD_LOGIC;
  signal cmp71_i_fu_179_p2_carry_i_3_n_3 : STD_LOGIC;
  signal cmp71_i_fu_179_p2_carry_i_4_n_3 : STD_LOGIC;
  signal cmp71_i_fu_179_p2_carry_i_5_n_3 : STD_LOGIC;
  signal cmp71_i_fu_179_p2_carry_i_6_n_3 : STD_LOGIC;
  signal cmp71_i_fu_179_p2_carry_i_7_n_3 : STD_LOGIC;
  signal cmp71_i_fu_179_p2_carry_i_8_n_3 : STD_LOGIC;
  signal cmp71_i_fu_179_p2_carry_n_3 : STD_LOGIC;
  signal cmp71_i_fu_179_p2_carry_n_4 : STD_LOGIC;
  signal cmp71_i_fu_179_p2_carry_n_5 : STD_LOGIC;
  signal cmp71_i_fu_179_p2_carry_n_6 : STD_LOGIC;
  signal cmp71_i_reg_256 : STD_LOGIC;
  signal cols_reg_244 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i_1_fu_184_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_1_reg_260 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^i_1_reg_2600\ : STD_LOGIC;
  signal \i_1_reg_260[10]_i_3_n_3\ : STD_LOGIC;
  signal i_reg_133 : STD_LOGIC;
  signal \i_reg_133_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_reg_133_reg_n_3_[10]\ : STD_LOGIC;
  signal \i_reg_133_reg_n_3_[1]\ : STD_LOGIC;
  signal \i_reg_133_reg_n_3_[2]\ : STD_LOGIC;
  signal \i_reg_133_reg_n_3_[3]\ : STD_LOGIC;
  signal \i_reg_133_reg_n_3_[4]\ : STD_LOGIC;
  signal \i_reg_133_reg_n_3_[5]\ : STD_LOGIC;
  signal \i_reg_133_reg_n_3_[6]\ : STD_LOGIC;
  signal \i_reg_133_reg_n_3_[7]\ : STD_LOGIC;
  signal \i_reg_133_reg_n_3_[8]\ : STD_LOGIC;
  signal \i_reg_133_reg_n_3_[9]\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__0_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__0_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__0_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__1_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__1_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__1_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__1_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__1_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__1_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__1_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__1_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__1_n_4\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__1_n_5\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__1_n_6\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__2_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__2_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__2_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__2_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__2_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__2_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__2_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__2_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__2_n_4\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__2_n_5\ : STD_LOGIC;
  signal \icmp_ln195_fu_197_p2_carry__2_n_6\ : STD_LOGIC;
  signal icmp_ln195_fu_197_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln195_fu_197_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln195_fu_197_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln195_fu_197_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln195_fu_197_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln195_fu_197_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln195_fu_197_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln195_fu_197_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln195_fu_197_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln195_fu_197_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln195_fu_197_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln195_fu_197_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln197_fu_212_p2 : STD_LOGIC;
  signal \icmp_ln197_fu_212_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln197_fu_212_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln197_fu_212_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln197_fu_212_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln197_fu_212_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln197_fu_212_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln197_fu_212_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln197_fu_212_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln197_fu_212_p2_carry__1_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln197_fu_212_p2_carry__1_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln197_fu_212_p2_carry__1_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln197_fu_212_p2_carry__1_n_5\ : STD_LOGIC;
  signal \icmp_ln197_fu_212_p2_carry__1_n_6\ : STD_LOGIC;
  signal icmp_ln197_fu_212_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln197_fu_212_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln197_fu_212_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln197_fu_212_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln197_fu_212_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln197_fu_212_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln197_fu_212_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln197_fu_212_p2_carry_n_6 : STD_LOGIC;
  signal \icmp_ln197_reg_279_pp0_iter1_reg_reg_n_3_[0]\ : STD_LOGIC;
  signal \icmp_ln197_reg_279_reg_n_3_[0]\ : STD_LOGIC;
  signal j_1_fu_202_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_reg_1440 : STD_LOGIC;
  signal \j_reg_144[10]_i_4_n_3\ : STD_LOGIC;
  signal \j_reg_144[2]_i_1_n_3\ : STD_LOGIC;
  signal \j_reg_144[5]_i_1_n_3\ : STD_LOGIC;
  signal \j_reg_144[8]_i_1_n_3\ : STD_LOGIC;
  signal \j_reg_144[9]_i_1_n_3\ : STD_LOGIC;
  signal \j_reg_144[9]_i_2_n_3\ : STD_LOGIC;
  signal j_reg_144_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal regslice_both_AXI_video_strm_V_data_V_U_n_16 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_19 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_20 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_21 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_5 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_7 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_8 : STD_LOGIC;
  signal rows_reg_239 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sof_3_reg_155 : STD_LOGIC;
  signal sof_fu_82 : STD_LOGIC;
  signal \sof_fu_82[0]_i_1_n_3\ : STD_LOGIC;
  signal sub_i_fu_174_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sub_i_reg_251 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sub_i_reg_251[12]_i_2_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251[12]_i_3_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251[12]_i_4_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251[12]_i_5_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251[16]_i_2_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251[16]_i_3_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251[16]_i_4_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251[16]_i_5_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251[20]_i_2_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251[20]_i_3_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251[20]_i_4_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251[20]_i_5_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251[24]_i_2_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251[24]_i_3_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251[24]_i_4_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251[24]_i_5_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251[28]_i_2_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251[28]_i_3_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251[28]_i_4_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251[28]_i_5_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251[31]_i_2_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251[31]_i_3_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251[31]_i_4_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251[4]_i_2_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251[4]_i_3_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251[4]_i_4_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251[4]_i_5_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251[8]_i_2_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251[8]_i_3_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251[8]_i_4_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251[8]_i_5_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sub_i_reg_251_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sub_i_reg_251_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sub_i_reg_251_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sub_i_reg_251_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sub_i_reg_251_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sub_i_reg_251_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \sub_i_reg_251_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \sub_i_reg_251_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \sub_i_reg_251_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \sub_i_reg_251_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \sub_i_reg_251_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \sub_i_reg_251_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \sub_i_reg_251_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \sub_i_reg_251_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \sub_i_reg_251_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \sub_i_reg_251_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \sub_i_reg_251_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sub_i_reg_251_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sub_i_reg_251_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sub_i_reg_251_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_reg_251_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sub_i_reg_251_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sub_i_reg_251_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal NLW_axi_last_V_fu_217_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_axi_last_V_fu_217_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_axi_last_V_fu_217_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_axi_last_V_fu_217_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cmp71_i_fu_179_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp71_i_fu_179_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp71_i_fu_179_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp71_i_fu_179_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln195_fu_197_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln195_fu_197_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln195_fu_197_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln195_fu_197_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln197_fu_212_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln197_fu_212_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln197_fu_212_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln197_fu_212_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sub_i_reg_251_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_i_reg_251_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of cmp71_i_fu_179_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp71_i_fu_179_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp71_i_fu_179_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp71_i_fu_179_p2_carry__2\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_1_reg_260[1]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \i_1_reg_260[2]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \i_1_reg_260[3]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \i_1_reg_260[4]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \i_1_reg_260[6]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \i_1_reg_260[7]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \i_1_reg_260[8]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \i_1_reg_260[9]_i_1\ : label is "soft_lutpair216";
  attribute COMPARATOR_THRESHOLD of icmp_ln195_fu_197_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln195_fu_197_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln195_fu_197_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln195_fu_197_p2_carry__2\ : label is 11;
  attribute SOFT_HLUTNM of \j_reg_144[0]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \j_reg_144[10]_i_4\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \j_reg_144[1]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \j_reg_144[2]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \j_reg_144[3]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \j_reg_144[4]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \j_reg_144[6]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \j_reg_144[7]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \j_reg_144[8]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \j_reg_144[9]_i_2\ : label is "soft_lutpair215";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sub_i_reg_251_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_reg_251_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_reg_251_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_reg_251_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_reg_251_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_reg_251_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_reg_251_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_reg_251_reg[8]_i_1\ : label is 35;
begin
  B_V_data_1_sel_wr01_out <= \^b_v_data_1_sel_wr01_out\;
  CO(0) <= \^co\(0);
  Q(0) <= \^q\(0);
  i_1_reg_2600 <= \^i_1_reg_2600\;
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[1]_0\(0),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_16,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_5,
      Q => ap_enable_reg_pp0_iter1_reg_n_3,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_7,
      Q => ap_enable_reg_pp0_iter2_reg_n_3,
      R => '0'
    );
axi_last_V_fu_217_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => axi_last_V_fu_217_p2_carry_n_3,
      CO(2) => axi_last_V_fu_217_p2_carry_n_4,
      CO(1) => axi_last_V_fu_217_p2_carry_n_5,
      CO(0) => axi_last_V_fu_217_p2_carry_n_6,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_axi_last_V_fu_217_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => axi_last_V_fu_217_p2_carry_i_1_n_3,
      S(2) => axi_last_V_fu_217_p2_carry_i_2_n_3,
      S(1) => axi_last_V_fu_217_p2_carry_i_3_n_3,
      S(0) => axi_last_V_fu_217_p2_carry_i_4_n_3
    );
\axi_last_V_fu_217_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => axi_last_V_fu_217_p2_carry_n_3,
      CO(3) => \axi_last_V_fu_217_p2_carry__0_n_3\,
      CO(2) => \axi_last_V_fu_217_p2_carry__0_n_4\,
      CO(1) => \axi_last_V_fu_217_p2_carry__0_n_5\,
      CO(0) => \axi_last_V_fu_217_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_axi_last_V_fu_217_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \axi_last_V_fu_217_p2_carry__0_i_1_n_3\,
      S(2) => \axi_last_V_fu_217_p2_carry__0_i_2_n_3\,
      S(1) => \axi_last_V_fu_217_p2_carry__0_i_3_n_3\,
      S(0) => \axi_last_V_fu_217_p2_carry__0_i_4_n_3\
    );
\axi_last_V_fu_217_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub_i_reg_251(22),
      I1 => sub_i_reg_251(21),
      I2 => sub_i_reg_251(23),
      O => \axi_last_V_fu_217_p2_carry__0_i_1_n_3\
    );
\axi_last_V_fu_217_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub_i_reg_251(19),
      I1 => sub_i_reg_251(18),
      I2 => sub_i_reg_251(20),
      O => \axi_last_V_fu_217_p2_carry__0_i_2_n_3\
    );
\axi_last_V_fu_217_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub_i_reg_251(16),
      I1 => sub_i_reg_251(15),
      I2 => sub_i_reg_251(17),
      O => \axi_last_V_fu_217_p2_carry__0_i_3_n_3\
    );
\axi_last_V_fu_217_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub_i_reg_251(13),
      I1 => sub_i_reg_251(12),
      I2 => sub_i_reg_251(14),
      O => \axi_last_V_fu_217_p2_carry__0_i_4_n_3\
    );
\axi_last_V_fu_217_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_last_V_fu_217_p2_carry__0_n_3\,
      CO(3) => \NLW_axi_last_V_fu_217_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => axi_last_V_fu_217_p2,
      CO(1) => \axi_last_V_fu_217_p2_carry__1_n_5\,
      CO(0) => \axi_last_V_fu_217_p2_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_axi_last_V_fu_217_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \axi_last_V_fu_217_p2_carry__1_i_1_n_3\,
      S(1) => \axi_last_V_fu_217_p2_carry__1_i_2_n_3\,
      S(0) => \axi_last_V_fu_217_p2_carry__1_i_3_n_3\
    );
\axi_last_V_fu_217_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_i_reg_251(30),
      I1 => sub_i_reg_251(31),
      O => \axi_last_V_fu_217_p2_carry__1_i_1_n_3\
    );
\axi_last_V_fu_217_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub_i_reg_251(28),
      I1 => sub_i_reg_251(27),
      I2 => sub_i_reg_251(29),
      O => \axi_last_V_fu_217_p2_carry__1_i_2_n_3\
    );
\axi_last_V_fu_217_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub_i_reg_251(25),
      I1 => sub_i_reg_251(24),
      I2 => sub_i_reg_251(26),
      O => \axi_last_V_fu_217_p2_carry__1_i_3_n_3\
    );
axi_last_V_fu_217_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => sub_i_reg_251(9),
      I1 => j_reg_144_reg(9),
      I2 => j_reg_144_reg(10),
      I3 => sub_i_reg_251(10),
      I4 => sub_i_reg_251(11),
      O => axi_last_V_fu_217_p2_carry_i_1_n_3
    );
axi_last_V_fu_217_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sub_i_reg_251(8),
      I1 => j_reg_144_reg(8),
      I2 => j_reg_144_reg(7),
      I3 => sub_i_reg_251(7),
      I4 => j_reg_144_reg(6),
      I5 => sub_i_reg_251(6),
      O => axi_last_V_fu_217_p2_carry_i_2_n_3
    );
axi_last_V_fu_217_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sub_i_reg_251(5),
      I1 => j_reg_144_reg(5),
      I2 => j_reg_144_reg(3),
      I3 => sub_i_reg_251(3),
      I4 => j_reg_144_reg(4),
      I5 => sub_i_reg_251(4),
      O => axi_last_V_fu_217_p2_carry_i_3_n_3
    );
axi_last_V_fu_217_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sub_i_reg_251(2),
      I1 => j_reg_144_reg(2),
      I2 => j_reg_144_reg(0),
      I3 => sub_i_reg_251(0),
      I4 => j_reg_144_reg(1),
      I5 => sub_i_reg_251(1),
      O => axi_last_V_fu_217_p2_carry_i_4_n_3
    );
\axi_last_V_reg_283_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_19,
      Q => axi_last_V_reg_283,
      R => '0'
    );
cmp71_i_fu_179_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cmp71_i_fu_179_p2_carry_n_3,
      CO(2) => cmp71_i_fu_179_p2_carry_n_4,
      CO(1) => cmp71_i_fu_179_p2_carry_n_5,
      CO(0) => cmp71_i_fu_179_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => cmp71_i_fu_179_p2_carry_i_1_n_3,
      DI(2) => cmp71_i_fu_179_p2_carry_i_2_n_3,
      DI(1) => cmp71_i_fu_179_p2_carry_i_3_n_3,
      DI(0) => cmp71_i_fu_179_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_cmp71_i_fu_179_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => cmp71_i_fu_179_p2_carry_i_5_n_3,
      S(2) => cmp71_i_fu_179_p2_carry_i_6_n_3,
      S(1) => cmp71_i_fu_179_p2_carry_i_7_n_3,
      S(0) => cmp71_i_fu_179_p2_carry_i_8_n_3
    );
\cmp71_i_fu_179_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cmp71_i_fu_179_p2_carry_n_3,
      CO(3) => \cmp71_i_fu_179_p2_carry__0_n_3\,
      CO(2) => \cmp71_i_fu_179_p2_carry__0_n_4\,
      CO(1) => \cmp71_i_fu_179_p2_carry__0_n_5\,
      CO(0) => \cmp71_i_fu_179_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => \cmp71_i_fu_179_p2_carry__0_i_1_n_3\,
      DI(2) => \cmp71_i_fu_179_p2_carry__0_i_2_n_3\,
      DI(1) => \cmp71_i_fu_179_p2_carry__0_i_3_n_3\,
      DI(0) => \cmp71_i_fu_179_p2_carry__0_i_4_n_3\,
      O(3 downto 0) => \NLW_cmp71_i_fu_179_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp71_i_fu_179_p2_carry__0_i_5_n_3\,
      S(2) => \cmp71_i_fu_179_p2_carry__0_i_6_n_3\,
      S(1) => \cmp71_i_fu_179_p2_carry__0_i_7_n_3\,
      S(0) => \cmp71_i_fu_179_p2_carry__0_i_8_n_3\
    );
\cmp71_i_fu_179_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_244(15),
      I1 => cols_reg_244(14),
      O => \cmp71_i_fu_179_p2_carry__0_i_1_n_3\
    );
\cmp71_i_fu_179_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_244(13),
      I1 => cols_reg_244(12),
      O => \cmp71_i_fu_179_p2_carry__0_i_2_n_3\
    );
\cmp71_i_fu_179_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_244(11),
      I1 => cols_reg_244(10),
      O => \cmp71_i_fu_179_p2_carry__0_i_3_n_3\
    );
\cmp71_i_fu_179_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_244(9),
      I1 => cols_reg_244(8),
      O => \cmp71_i_fu_179_p2_carry__0_i_4_n_3\
    );
\cmp71_i_fu_179_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(14),
      I1 => cols_reg_244(15),
      O => \cmp71_i_fu_179_p2_carry__0_i_5_n_3\
    );
\cmp71_i_fu_179_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(12),
      I1 => cols_reg_244(13),
      O => \cmp71_i_fu_179_p2_carry__0_i_6_n_3\
    );
\cmp71_i_fu_179_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(10),
      I1 => cols_reg_244(11),
      O => \cmp71_i_fu_179_p2_carry__0_i_7_n_3\
    );
\cmp71_i_fu_179_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(8),
      I1 => cols_reg_244(9),
      O => \cmp71_i_fu_179_p2_carry__0_i_8_n_3\
    );
\cmp71_i_fu_179_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp71_i_fu_179_p2_carry__0_n_3\,
      CO(3) => \cmp71_i_fu_179_p2_carry__1_n_3\,
      CO(2) => \cmp71_i_fu_179_p2_carry__1_n_4\,
      CO(1) => \cmp71_i_fu_179_p2_carry__1_n_5\,
      CO(0) => \cmp71_i_fu_179_p2_carry__1_n_6\,
      CYINIT => '0',
      DI(3) => \cmp71_i_fu_179_p2_carry__1_i_1_n_3\,
      DI(2) => \cmp71_i_fu_179_p2_carry__1_i_2_n_3\,
      DI(1) => \cmp71_i_fu_179_p2_carry__1_i_3_n_3\,
      DI(0) => \cmp71_i_fu_179_p2_carry__1_i_4_n_3\,
      O(3 downto 0) => \NLW_cmp71_i_fu_179_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp71_i_fu_179_p2_carry__1_i_5_n_3\,
      S(2) => \cmp71_i_fu_179_p2_carry__1_i_6_n_3\,
      S(1) => \cmp71_i_fu_179_p2_carry__1_i_7_n_3\,
      S(0) => \cmp71_i_fu_179_p2_carry__1_i_8_n_3\
    );
\cmp71_i_fu_179_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_244(23),
      I1 => cols_reg_244(22),
      O => \cmp71_i_fu_179_p2_carry__1_i_1_n_3\
    );
\cmp71_i_fu_179_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_244(21),
      I1 => cols_reg_244(20),
      O => \cmp71_i_fu_179_p2_carry__1_i_2_n_3\
    );
\cmp71_i_fu_179_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_244(19),
      I1 => cols_reg_244(18),
      O => \cmp71_i_fu_179_p2_carry__1_i_3_n_3\
    );
\cmp71_i_fu_179_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_244(17),
      I1 => cols_reg_244(16),
      O => \cmp71_i_fu_179_p2_carry__1_i_4_n_3\
    );
\cmp71_i_fu_179_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(22),
      I1 => cols_reg_244(23),
      O => \cmp71_i_fu_179_p2_carry__1_i_5_n_3\
    );
\cmp71_i_fu_179_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(20),
      I1 => cols_reg_244(21),
      O => \cmp71_i_fu_179_p2_carry__1_i_6_n_3\
    );
\cmp71_i_fu_179_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(18),
      I1 => cols_reg_244(19),
      O => \cmp71_i_fu_179_p2_carry__1_i_7_n_3\
    );
\cmp71_i_fu_179_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(16),
      I1 => cols_reg_244(17),
      O => \cmp71_i_fu_179_p2_carry__1_i_8_n_3\
    );
\cmp71_i_fu_179_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp71_i_fu_179_p2_carry__1_n_3\,
      CO(3) => cmp71_i_fu_179_p2,
      CO(2) => \cmp71_i_fu_179_p2_carry__2_n_4\,
      CO(1) => \cmp71_i_fu_179_p2_carry__2_n_5\,
      CO(0) => \cmp71_i_fu_179_p2_carry__2_n_6\,
      CYINIT => '0',
      DI(3) => \cmp71_i_fu_179_p2_carry__2_i_1_n_3\,
      DI(2) => \cmp71_i_fu_179_p2_carry__2_i_2_n_3\,
      DI(1) => \cmp71_i_fu_179_p2_carry__2_i_3_n_3\,
      DI(0) => \cmp71_i_fu_179_p2_carry__2_i_4_n_3\,
      O(3 downto 0) => \NLW_cmp71_i_fu_179_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp71_i_fu_179_p2_carry__2_i_5_n_3\,
      S(2) => \cmp71_i_fu_179_p2_carry__2_i_6_n_3\,
      S(1) => \cmp71_i_fu_179_p2_carry__2_i_7_n_3\,
      S(0) => \cmp71_i_fu_179_p2_carry__2_i_8_n_3\
    );
\cmp71_i_fu_179_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cols_reg_244(30),
      I1 => cols_reg_244(31),
      O => \cmp71_i_fu_179_p2_carry__2_i_1_n_3\
    );
\cmp71_i_fu_179_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_244(29),
      I1 => cols_reg_244(28),
      O => \cmp71_i_fu_179_p2_carry__2_i_2_n_3\
    );
\cmp71_i_fu_179_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_244(27),
      I1 => cols_reg_244(26),
      O => \cmp71_i_fu_179_p2_carry__2_i_3_n_3\
    );
\cmp71_i_fu_179_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_244(25),
      I1 => cols_reg_244(24),
      O => \cmp71_i_fu_179_p2_carry__2_i_4_n_3\
    );
\cmp71_i_fu_179_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(30),
      I1 => cols_reg_244(31),
      O => \cmp71_i_fu_179_p2_carry__2_i_5_n_3\
    );
\cmp71_i_fu_179_p2_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(28),
      I1 => cols_reg_244(29),
      O => \cmp71_i_fu_179_p2_carry__2_i_6_n_3\
    );
\cmp71_i_fu_179_p2_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(26),
      I1 => cols_reg_244(27),
      O => \cmp71_i_fu_179_p2_carry__2_i_7_n_3\
    );
\cmp71_i_fu_179_p2_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(24),
      I1 => cols_reg_244(25),
      O => \cmp71_i_fu_179_p2_carry__2_i_8_n_3\
    );
cmp71_i_fu_179_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_244(7),
      I1 => cols_reg_244(6),
      O => cmp71_i_fu_179_p2_carry_i_1_n_3
    );
cmp71_i_fu_179_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_244(5),
      I1 => cols_reg_244(4),
      O => cmp71_i_fu_179_p2_carry_i_2_n_3
    );
cmp71_i_fu_179_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_244(3),
      I1 => cols_reg_244(2),
      O => cmp71_i_fu_179_p2_carry_i_3_n_3
    );
cmp71_i_fu_179_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_244(1),
      I1 => cols_reg_244(0),
      O => cmp71_i_fu_179_p2_carry_i_4_n_3
    );
cmp71_i_fu_179_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(6),
      I1 => cols_reg_244(7),
      O => cmp71_i_fu_179_p2_carry_i_5_n_3
    );
cmp71_i_fu_179_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(4),
      I1 => cols_reg_244(5),
      O => cmp71_i_fu_179_p2_carry_i_6_n_3
    );
cmp71_i_fu_179_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(2),
      I1 => cols_reg_244(3),
      O => cmp71_i_fu_179_p2_carry_i_7_n_3
    );
cmp71_i_fu_179_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(0),
      I1 => cols_reg_244(1),
      O => cmp71_i_fu_179_p2_carry_i_8_n_3
    );
\cmp71_i_reg_256_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => cmp71_i_fu_179_p2,
      Q => cmp71_i_reg_256,
      R => '0'
    );
\cols_reg_244_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(0),
      Q => cols_reg_244(0),
      R => '0'
    );
\cols_reg_244_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(10),
      Q => cols_reg_244(10),
      R => '0'
    );
\cols_reg_244_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(11),
      Q => cols_reg_244(11),
      R => '0'
    );
\cols_reg_244_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(12),
      Q => cols_reg_244(12),
      R => '0'
    );
\cols_reg_244_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(13),
      Q => cols_reg_244(13),
      R => '0'
    );
\cols_reg_244_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(14),
      Q => cols_reg_244(14),
      R => '0'
    );
\cols_reg_244_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(15),
      Q => cols_reg_244(15),
      R => '0'
    );
\cols_reg_244_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(16),
      Q => cols_reg_244(16),
      R => '0'
    );
\cols_reg_244_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(17),
      Q => cols_reg_244(17),
      R => '0'
    );
\cols_reg_244_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(18),
      Q => cols_reg_244(18),
      R => '0'
    );
\cols_reg_244_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(19),
      Q => cols_reg_244(19),
      R => '0'
    );
\cols_reg_244_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(1),
      Q => cols_reg_244(1),
      R => '0'
    );
\cols_reg_244_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(20),
      Q => cols_reg_244(20),
      R => '0'
    );
\cols_reg_244_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(21),
      Q => cols_reg_244(21),
      R => '0'
    );
\cols_reg_244_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(22),
      Q => cols_reg_244(22),
      R => '0'
    );
\cols_reg_244_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(23),
      Q => cols_reg_244(23),
      R => '0'
    );
\cols_reg_244_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(24),
      Q => cols_reg_244(24),
      R => '0'
    );
\cols_reg_244_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(25),
      Q => cols_reg_244(25),
      R => '0'
    );
\cols_reg_244_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(26),
      Q => cols_reg_244(26),
      R => '0'
    );
\cols_reg_244_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(27),
      Q => cols_reg_244(27),
      R => '0'
    );
\cols_reg_244_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(28),
      Q => cols_reg_244(28),
      R => '0'
    );
\cols_reg_244_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(29),
      Q => cols_reg_244(29),
      R => '0'
    );
\cols_reg_244_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(2),
      Q => cols_reg_244(2),
      R => '0'
    );
\cols_reg_244_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(30),
      Q => cols_reg_244(30),
      R => '0'
    );
\cols_reg_244_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(31),
      Q => cols_reg_244(31),
      R => '0'
    );
\cols_reg_244_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(3),
      Q => cols_reg_244(3),
      R => '0'
    );
\cols_reg_244_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(4),
      Q => cols_reg_244(4),
      R => '0'
    );
\cols_reg_244_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(5),
      Q => cols_reg_244(5),
      R => '0'
    );
\cols_reg_244_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(6),
      Q => cols_reg_244(6),
      R => '0'
    );
\cols_reg_244_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(7),
      Q => cols_reg_244(7),
      R => '0'
    );
\cols_reg_244_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(8),
      Q => cols_reg_244(8),
      R => '0'
    );
\cols_reg_244_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(9),
      Q => cols_reg_244(9),
      R => '0'
    );
\i_1_reg_260[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_reg_133_reg_n_3_[0]\,
      O => i_1_fu_184_p2(0)
    );
\i_1_reg_260[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \i_reg_133_reg_n_3_[10]\,
      I1 => \i_reg_133_reg_n_3_[7]\,
      I2 => \i_1_reg_260[10]_i_3_n_3\,
      I3 => \i_reg_133_reg_n_3_[6]\,
      I4 => \i_reg_133_reg_n_3_[8]\,
      I5 => \i_reg_133_reg_n_3_[9]\,
      O => i_1_fu_184_p2(10)
    );
\i_1_reg_260[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \i_reg_133_reg_n_3_[4]\,
      I1 => \i_reg_133_reg_n_3_[2]\,
      I2 => \i_reg_133_reg_n_3_[0]\,
      I3 => \i_reg_133_reg_n_3_[1]\,
      I4 => \i_reg_133_reg_n_3_[3]\,
      I5 => \i_reg_133_reg_n_3_[5]\,
      O => \i_1_reg_260[10]_i_3_n_3\
    );
\i_1_reg_260[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_133_reg_n_3_[0]\,
      I1 => \i_reg_133_reg_n_3_[1]\,
      O => i_1_fu_184_p2(1)
    );
\i_1_reg_260[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_reg_133_reg_n_3_[2]\,
      I1 => \i_reg_133_reg_n_3_[0]\,
      I2 => \i_reg_133_reg_n_3_[1]\,
      O => i_1_fu_184_p2(2)
    );
\i_1_reg_260[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i_reg_133_reg_n_3_[3]\,
      I1 => \i_reg_133_reg_n_3_[1]\,
      I2 => \i_reg_133_reg_n_3_[0]\,
      I3 => \i_reg_133_reg_n_3_[2]\,
      O => i_1_fu_184_p2(3)
    );
\i_1_reg_260[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \i_reg_133_reg_n_3_[4]\,
      I1 => \i_reg_133_reg_n_3_[2]\,
      I2 => \i_reg_133_reg_n_3_[0]\,
      I3 => \i_reg_133_reg_n_3_[1]\,
      I4 => \i_reg_133_reg_n_3_[3]\,
      O => i_1_fu_184_p2(4)
    );
\i_1_reg_260[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \i_reg_133_reg_n_3_[5]\,
      I1 => \i_reg_133_reg_n_3_[3]\,
      I2 => \i_reg_133_reg_n_3_[1]\,
      I3 => \i_reg_133_reg_n_3_[0]\,
      I4 => \i_reg_133_reg_n_3_[2]\,
      I5 => \i_reg_133_reg_n_3_[4]\,
      O => i_1_fu_184_p2(5)
    );
\i_1_reg_260[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i_reg_133_reg_n_3_[6]\,
      I1 => \i_1_reg_260[10]_i_3_n_3\,
      O => i_1_fu_184_p2(6)
    );
\i_1_reg_260[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \i_reg_133_reg_n_3_[7]\,
      I1 => \i_1_reg_260[10]_i_3_n_3\,
      I2 => \i_reg_133_reg_n_3_[6]\,
      O => i_1_fu_184_p2(7)
    );
\i_1_reg_260[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \i_reg_133_reg_n_3_[8]\,
      I1 => \i_reg_133_reg_n_3_[6]\,
      I2 => \i_1_reg_260[10]_i_3_n_3\,
      I3 => \i_reg_133_reg_n_3_[7]\,
      O => i_1_fu_184_p2(8)
    );
\i_1_reg_260[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \i_reg_133_reg_n_3_[7]\,
      I1 => \i_1_reg_260[10]_i_3_n_3\,
      I2 => \i_reg_133_reg_n_3_[6]\,
      I3 => \i_reg_133_reg_n_3_[8]\,
      I4 => \i_reg_133_reg_n_3_[9]\,
      O => i_1_fu_184_p2(9)
    );
\i_1_reg_260_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_2600\,
      D => i_1_fu_184_p2(0),
      Q => i_1_reg_260(0),
      R => '0'
    );
\i_1_reg_260_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_2600\,
      D => i_1_fu_184_p2(10),
      Q => i_1_reg_260(10),
      R => '0'
    );
\i_1_reg_260_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_2600\,
      D => i_1_fu_184_p2(1),
      Q => i_1_reg_260(1),
      R => '0'
    );
\i_1_reg_260_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_2600\,
      D => i_1_fu_184_p2(2),
      Q => i_1_reg_260(2),
      R => '0'
    );
\i_1_reg_260_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_2600\,
      D => i_1_fu_184_p2(3),
      Q => i_1_reg_260(3),
      R => '0'
    );
\i_1_reg_260_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_2600\,
      D => i_1_fu_184_p2(4),
      Q => i_1_reg_260(4),
      R => '0'
    );
\i_1_reg_260_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_2600\,
      D => i_1_fu_184_p2(5),
      Q => i_1_reg_260(5),
      R => '0'
    );
\i_1_reg_260_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_2600\,
      D => i_1_fu_184_p2(6),
      Q => i_1_reg_260(6),
      R => '0'
    );
\i_1_reg_260_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_2600\,
      D => i_1_fu_184_p2(7),
      Q => i_1_reg_260(7),
      R => '0'
    );
\i_1_reg_260_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_2600\,
      D => i_1_fu_184_p2(8),
      Q => i_1_reg_260(8),
      R => '0'
    );
\i_1_reg_260_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_2600\,
      D => i_1_fu_184_p2(9),
      Q => i_1_reg_260(9),
      R => '0'
    );
\i_reg_133[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state7,
      O => i_reg_133
    );
\i_reg_133_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_260(0),
      Q => \i_reg_133_reg_n_3_[0]\,
      R => i_reg_133
    );
\i_reg_133_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_260(10),
      Q => \i_reg_133_reg_n_3_[10]\,
      R => i_reg_133
    );
\i_reg_133_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_260(1),
      Q => \i_reg_133_reg_n_3_[1]\,
      R => i_reg_133
    );
\i_reg_133_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_260(2),
      Q => \i_reg_133_reg_n_3_[2]\,
      R => i_reg_133
    );
\i_reg_133_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_260(3),
      Q => \i_reg_133_reg_n_3_[3]\,
      R => i_reg_133
    );
\i_reg_133_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_260(4),
      Q => \i_reg_133_reg_n_3_[4]\,
      R => i_reg_133
    );
\i_reg_133_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_260(5),
      Q => \i_reg_133_reg_n_3_[5]\,
      R => i_reg_133
    );
\i_reg_133_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_260(6),
      Q => \i_reg_133_reg_n_3_[6]\,
      R => i_reg_133
    );
\i_reg_133_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_260(7),
      Q => \i_reg_133_reg_n_3_[7]\,
      R => i_reg_133
    );
\i_reg_133_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_260(8),
      Q => \i_reg_133_reg_n_3_[8]\,
      R => i_reg_133
    );
\i_reg_133_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_1_reg_260(9),
      Q => \i_reg_133_reg_n_3_[9]\,
      R => i_reg_133
    );
icmp_ln195_fu_197_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln195_fu_197_p2_carry_n_3,
      CO(2) => icmp_ln195_fu_197_p2_carry_n_4,
      CO(1) => icmp_ln195_fu_197_p2_carry_n_5,
      CO(0) => icmp_ln195_fu_197_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln195_fu_197_p2_carry_i_1_n_3,
      DI(2) => icmp_ln195_fu_197_p2_carry_i_2_n_3,
      DI(1) => icmp_ln195_fu_197_p2_carry_i_3_n_3,
      DI(0) => icmp_ln195_fu_197_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln195_fu_197_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln195_fu_197_p2_carry_i_5_n_3,
      S(2) => icmp_ln195_fu_197_p2_carry_i_6_n_3,
      S(1) => icmp_ln195_fu_197_p2_carry_i_7_n_3,
      S(0) => icmp_ln195_fu_197_p2_carry_i_8_n_3
    );
\icmp_ln195_fu_197_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln195_fu_197_p2_carry_n_3,
      CO(3) => \icmp_ln195_fu_197_p2_carry__0_n_3\,
      CO(2) => \icmp_ln195_fu_197_p2_carry__0_n_4\,
      CO(1) => \icmp_ln195_fu_197_p2_carry__0_n_5\,
      CO(0) => \icmp_ln195_fu_197_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => \icmp_ln195_fu_197_p2_carry__0_i_1_n_3\,
      DI(2) => \icmp_ln195_fu_197_p2_carry__0_i_2_n_3\,
      DI(1) => \icmp_ln195_fu_197_p2_carry__0_i_3_n_3\,
      DI(0) => \icmp_ln195_fu_197_p2_carry__0_i_4_n_3\,
      O(3 downto 0) => \NLW_icmp_ln195_fu_197_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln195_fu_197_p2_carry__0_i_5_n_3\,
      S(2) => \icmp_ln195_fu_197_p2_carry__0_i_6_n_3\,
      S(1) => \icmp_ln195_fu_197_p2_carry__0_i_7_n_3\,
      S(0) => \icmp_ln195_fu_197_p2_carry__0_i_8_n_3\
    );
\icmp_ln195_fu_197_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_239(15),
      I1 => rows_reg_239(14),
      O => \icmp_ln195_fu_197_p2_carry__0_i_1_n_3\
    );
\icmp_ln195_fu_197_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_239(13),
      I1 => rows_reg_239(12),
      O => \icmp_ln195_fu_197_p2_carry__0_i_2_n_3\
    );
\icmp_ln195_fu_197_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => rows_reg_239(11),
      I1 => \i_reg_133_reg_n_3_[10]\,
      I2 => rows_reg_239(10),
      O => \icmp_ln195_fu_197_p2_carry__0_i_3_n_3\
    );
\icmp_ln195_fu_197_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_239(9),
      I1 => \i_reg_133_reg_n_3_[9]\,
      I2 => rows_reg_239(8),
      I3 => \i_reg_133_reg_n_3_[8]\,
      O => \icmp_ln195_fu_197_p2_carry__0_i_4_n_3\
    );
\icmp_ln195_fu_197_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_239(14),
      I1 => rows_reg_239(15),
      O => \icmp_ln195_fu_197_p2_carry__0_i_5_n_3\
    );
\icmp_ln195_fu_197_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_239(12),
      I1 => rows_reg_239(13),
      O => \icmp_ln195_fu_197_p2_carry__0_i_6_n_3\
    );
\icmp_ln195_fu_197_p2_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => rows_reg_239(11),
      I1 => \i_reg_133_reg_n_3_[10]\,
      I2 => rows_reg_239(10),
      O => \icmp_ln195_fu_197_p2_carry__0_i_7_n_3\
    );
\icmp_ln195_fu_197_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_reg_133_reg_n_3_[9]\,
      I1 => rows_reg_239(9),
      I2 => \i_reg_133_reg_n_3_[8]\,
      I3 => rows_reg_239(8),
      O => \icmp_ln195_fu_197_p2_carry__0_i_8_n_3\
    );
\icmp_ln195_fu_197_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln195_fu_197_p2_carry__0_n_3\,
      CO(3) => \icmp_ln195_fu_197_p2_carry__1_n_3\,
      CO(2) => \icmp_ln195_fu_197_p2_carry__1_n_4\,
      CO(1) => \icmp_ln195_fu_197_p2_carry__1_n_5\,
      CO(0) => \icmp_ln195_fu_197_p2_carry__1_n_6\,
      CYINIT => '0',
      DI(3) => \icmp_ln195_fu_197_p2_carry__1_i_1_n_3\,
      DI(2) => \icmp_ln195_fu_197_p2_carry__1_i_2_n_3\,
      DI(1) => \icmp_ln195_fu_197_p2_carry__1_i_3_n_3\,
      DI(0) => \icmp_ln195_fu_197_p2_carry__1_i_4_n_3\,
      O(3 downto 0) => \NLW_icmp_ln195_fu_197_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln195_fu_197_p2_carry__1_i_5_n_3\,
      S(2) => \icmp_ln195_fu_197_p2_carry__1_i_6_n_3\,
      S(1) => \icmp_ln195_fu_197_p2_carry__1_i_7_n_3\,
      S(0) => \icmp_ln195_fu_197_p2_carry__1_i_8_n_3\
    );
\icmp_ln195_fu_197_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_239(23),
      I1 => rows_reg_239(22),
      O => \icmp_ln195_fu_197_p2_carry__1_i_1_n_3\
    );
\icmp_ln195_fu_197_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_239(21),
      I1 => rows_reg_239(20),
      O => \icmp_ln195_fu_197_p2_carry__1_i_2_n_3\
    );
\icmp_ln195_fu_197_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_239(19),
      I1 => rows_reg_239(18),
      O => \icmp_ln195_fu_197_p2_carry__1_i_3_n_3\
    );
\icmp_ln195_fu_197_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_239(17),
      I1 => rows_reg_239(16),
      O => \icmp_ln195_fu_197_p2_carry__1_i_4_n_3\
    );
\icmp_ln195_fu_197_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_239(22),
      I1 => rows_reg_239(23),
      O => \icmp_ln195_fu_197_p2_carry__1_i_5_n_3\
    );
\icmp_ln195_fu_197_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_239(20),
      I1 => rows_reg_239(21),
      O => \icmp_ln195_fu_197_p2_carry__1_i_6_n_3\
    );
\icmp_ln195_fu_197_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_239(18),
      I1 => rows_reg_239(19),
      O => \icmp_ln195_fu_197_p2_carry__1_i_7_n_3\
    );
\icmp_ln195_fu_197_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_239(16),
      I1 => rows_reg_239(17),
      O => \icmp_ln195_fu_197_p2_carry__1_i_8_n_3\
    );
\icmp_ln195_fu_197_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln195_fu_197_p2_carry__1_n_3\,
      CO(3) => \^co\(0),
      CO(2) => \icmp_ln195_fu_197_p2_carry__2_n_4\,
      CO(1) => \icmp_ln195_fu_197_p2_carry__2_n_5\,
      CO(0) => \icmp_ln195_fu_197_p2_carry__2_n_6\,
      CYINIT => '0',
      DI(3) => \icmp_ln195_fu_197_p2_carry__2_i_1_n_3\,
      DI(2) => \icmp_ln195_fu_197_p2_carry__2_i_2_n_3\,
      DI(1) => \icmp_ln195_fu_197_p2_carry__2_i_3_n_3\,
      DI(0) => \icmp_ln195_fu_197_p2_carry__2_i_4_n_3\,
      O(3 downto 0) => \NLW_icmp_ln195_fu_197_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln195_fu_197_p2_carry__2_i_5_n_3\,
      S(2) => \icmp_ln195_fu_197_p2_carry__2_i_6_n_3\,
      S(1) => \icmp_ln195_fu_197_p2_carry__2_i_7_n_3\,
      S(0) => \icmp_ln195_fu_197_p2_carry__2_i_8_n_3\
    );
\icmp_ln195_fu_197_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rows_reg_239(30),
      I1 => rows_reg_239(31),
      O => \icmp_ln195_fu_197_p2_carry__2_i_1_n_3\
    );
\icmp_ln195_fu_197_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_239(29),
      I1 => rows_reg_239(28),
      O => \icmp_ln195_fu_197_p2_carry__2_i_2_n_3\
    );
\icmp_ln195_fu_197_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_239(27),
      I1 => rows_reg_239(26),
      O => \icmp_ln195_fu_197_p2_carry__2_i_3_n_3\
    );
\icmp_ln195_fu_197_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_239(25),
      I1 => rows_reg_239(24),
      O => \icmp_ln195_fu_197_p2_carry__2_i_4_n_3\
    );
\icmp_ln195_fu_197_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_239(30),
      I1 => rows_reg_239(31),
      O => \icmp_ln195_fu_197_p2_carry__2_i_5_n_3\
    );
\icmp_ln195_fu_197_p2_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_239(28),
      I1 => rows_reg_239(29),
      O => \icmp_ln195_fu_197_p2_carry__2_i_6_n_3\
    );
\icmp_ln195_fu_197_p2_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_239(26),
      I1 => rows_reg_239(27),
      O => \icmp_ln195_fu_197_p2_carry__2_i_7_n_3\
    );
\icmp_ln195_fu_197_p2_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_239(24),
      I1 => rows_reg_239(25),
      O => \icmp_ln195_fu_197_p2_carry__2_i_8_n_3\
    );
icmp_ln195_fu_197_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_239(7),
      I1 => \i_reg_133_reg_n_3_[7]\,
      I2 => rows_reg_239(6),
      I3 => \i_reg_133_reg_n_3_[6]\,
      O => icmp_ln195_fu_197_p2_carry_i_1_n_3
    );
icmp_ln195_fu_197_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_239(5),
      I1 => \i_reg_133_reg_n_3_[5]\,
      I2 => rows_reg_239(4),
      I3 => \i_reg_133_reg_n_3_[4]\,
      O => icmp_ln195_fu_197_p2_carry_i_2_n_3
    );
icmp_ln195_fu_197_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_239(3),
      I1 => \i_reg_133_reg_n_3_[3]\,
      I2 => rows_reg_239(2),
      I3 => \i_reg_133_reg_n_3_[2]\,
      O => icmp_ln195_fu_197_p2_carry_i_3_n_3
    );
icmp_ln195_fu_197_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_239(1),
      I1 => \i_reg_133_reg_n_3_[1]\,
      I2 => rows_reg_239(0),
      I3 => \i_reg_133_reg_n_3_[0]\,
      O => icmp_ln195_fu_197_p2_carry_i_4_n_3
    );
icmp_ln195_fu_197_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_reg_133_reg_n_3_[7]\,
      I1 => rows_reg_239(7),
      I2 => \i_reg_133_reg_n_3_[6]\,
      I3 => rows_reg_239(6),
      O => icmp_ln195_fu_197_p2_carry_i_5_n_3
    );
icmp_ln195_fu_197_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_reg_133_reg_n_3_[5]\,
      I1 => rows_reg_239(5),
      I2 => \i_reg_133_reg_n_3_[4]\,
      I3 => rows_reg_239(4),
      O => icmp_ln195_fu_197_p2_carry_i_6_n_3
    );
icmp_ln195_fu_197_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_reg_133_reg_n_3_[3]\,
      I1 => rows_reg_239(3),
      I2 => \i_reg_133_reg_n_3_[2]\,
      I3 => rows_reg_239(2),
      O => icmp_ln195_fu_197_p2_carry_i_7_n_3
    );
icmp_ln195_fu_197_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_reg_133_reg_n_3_[1]\,
      I1 => rows_reg_239(1),
      I2 => \i_reg_133_reg_n_3_[0]\,
      I3 => rows_reg_239(0),
      O => icmp_ln195_fu_197_p2_carry_i_8_n_3
    );
icmp_ln197_fu_212_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln197_fu_212_p2_carry_n_3,
      CO(2) => icmp_ln197_fu_212_p2_carry_n_4,
      CO(1) => icmp_ln197_fu_212_p2_carry_n_5,
      CO(0) => icmp_ln197_fu_212_p2_carry_n_6,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln197_fu_212_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln197_fu_212_p2_carry_i_1_n_3,
      S(2) => icmp_ln197_fu_212_p2_carry_i_2_n_3,
      S(1) => icmp_ln197_fu_212_p2_carry_i_3_n_3,
      S(0) => icmp_ln197_fu_212_p2_carry_i_4_n_3
    );
\icmp_ln197_fu_212_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln197_fu_212_p2_carry_n_3,
      CO(3) => \icmp_ln197_fu_212_p2_carry__0_n_3\,
      CO(2) => \icmp_ln197_fu_212_p2_carry__0_n_4\,
      CO(1) => \icmp_ln197_fu_212_p2_carry__0_n_5\,
      CO(0) => \icmp_ln197_fu_212_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln197_fu_212_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln197_fu_212_p2_carry__0_i_1_n_3\,
      S(2) => \icmp_ln197_fu_212_p2_carry__0_i_2_n_3\,
      S(1) => \icmp_ln197_fu_212_p2_carry__0_i_3_n_3\,
      S(0) => \icmp_ln197_fu_212_p2_carry__0_i_4_n_3\
    );
\icmp_ln197_fu_212_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => cols_reg_244(23),
      I1 => cols_reg_244(22),
      I2 => cols_reg_244(21),
      O => \icmp_ln197_fu_212_p2_carry__0_i_1_n_3\
    );
\icmp_ln197_fu_212_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => cols_reg_244(19),
      I1 => cols_reg_244(18),
      I2 => cols_reg_244(20),
      O => \icmp_ln197_fu_212_p2_carry__0_i_2_n_3\
    );
\icmp_ln197_fu_212_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => cols_reg_244(17),
      I1 => cols_reg_244(16),
      I2 => cols_reg_244(15),
      O => \icmp_ln197_fu_212_p2_carry__0_i_3_n_3\
    );
\icmp_ln197_fu_212_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => cols_reg_244(13),
      I1 => cols_reg_244(12),
      I2 => cols_reg_244(14),
      O => \icmp_ln197_fu_212_p2_carry__0_i_4_n_3\
    );
\icmp_ln197_fu_212_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln197_fu_212_p2_carry__0_n_3\,
      CO(3) => \NLW_icmp_ln197_fu_212_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => icmp_ln197_fu_212_p2,
      CO(1) => \icmp_ln197_fu_212_p2_carry__1_n_5\,
      CO(0) => \icmp_ln197_fu_212_p2_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln197_fu_212_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln197_fu_212_p2_carry__1_i_1_n_3\,
      S(1) => \icmp_ln197_fu_212_p2_carry__1_i_2_n_3\,
      S(0) => \icmp_ln197_fu_212_p2_carry__1_i_3_n_3\
    );
\icmp_ln197_fu_212_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(30),
      I1 => cols_reg_244(31),
      O => \icmp_ln197_fu_212_p2_carry__1_i_1_n_3\
    );
\icmp_ln197_fu_212_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => cols_reg_244(29),
      I1 => cols_reg_244(28),
      I2 => cols_reg_244(27),
      O => \icmp_ln197_fu_212_p2_carry__1_i_2_n_3\
    );
\icmp_ln197_fu_212_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => cols_reg_244(25),
      I1 => cols_reg_244(24),
      I2 => cols_reg_244(26),
      O => \icmp_ln197_fu_212_p2_carry__1_i_3_n_3\
    );
icmp_ln197_fu_212_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => cols_reg_244(9),
      I1 => j_reg_144_reg(9),
      I2 => j_reg_144_reg(10),
      I3 => cols_reg_244(10),
      I4 => cols_reg_244(11),
      O => icmp_ln197_fu_212_p2_carry_i_1_n_3
    );
icmp_ln197_fu_212_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cols_reg_244(8),
      I1 => j_reg_144_reg(8),
      I2 => j_reg_144_reg(6),
      I3 => cols_reg_244(6),
      I4 => j_reg_144_reg(7),
      I5 => cols_reg_244(7),
      O => icmp_ln197_fu_212_p2_carry_i_2_n_3
    );
icmp_ln197_fu_212_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cols_reg_244(5),
      I1 => j_reg_144_reg(5),
      I2 => j_reg_144_reg(4),
      I3 => cols_reg_244(4),
      I4 => j_reg_144_reg(3),
      I5 => cols_reg_244(3),
      O => icmp_ln197_fu_212_p2_carry_i_3_n_3
    );
icmp_ln197_fu_212_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cols_reg_244(2),
      I1 => j_reg_144_reg(2),
      I2 => j_reg_144_reg(1),
      I3 => cols_reg_244(1),
      I4 => j_reg_144_reg(0),
      I5 => cols_reg_244(0),
      O => icmp_ln197_fu_212_p2_carry_i_4_n_3
    );
\icmp_ln197_reg_279_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_20,
      Q => \icmp_ln197_reg_279_pp0_iter1_reg_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln197_reg_279_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_21,
      Q => \icmp_ln197_reg_279_reg_n_3_[0]\,
      R => '0'
    );
\j_reg_144[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg_144_reg(0),
      O => j_1_fu_202_p2(0)
    );
\j_reg_144[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => j_reg_144_reg(10),
      I1 => \j_reg_144[10]_i_4_n_3\,
      I2 => j_reg_144_reg(8),
      I3 => j_reg_144_reg(9),
      O => j_1_fu_202_p2(10)
    );
\j_reg_144[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => j_reg_144_reg(6),
      I1 => \j_reg_144[9]_i_2_n_3\,
      I2 => j_reg_144_reg(5),
      I3 => j_reg_144_reg(7),
      O => \j_reg_144[10]_i_4_n_3\
    );
\j_reg_144[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_reg_144_reg(0),
      I1 => j_reg_144_reg(1),
      O => j_1_fu_202_p2(1)
    );
\j_reg_144[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => j_reg_144_reg(2),
      I1 => j_reg_144_reg(1),
      I2 => j_reg_144_reg(0),
      O => \j_reg_144[2]_i_1_n_3\
    );
\j_reg_144[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => j_reg_144_reg(3),
      I1 => j_reg_144_reg(1),
      I2 => j_reg_144_reg(0),
      I3 => j_reg_144_reg(2),
      O => j_1_fu_202_p2(3)
    );
\j_reg_144[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => j_reg_144_reg(4),
      I1 => j_reg_144_reg(2),
      I2 => j_reg_144_reg(0),
      I3 => j_reg_144_reg(1),
      I4 => j_reg_144_reg(3),
      O => j_1_fu_202_p2(4)
    );
\j_reg_144[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => j_reg_144_reg(5),
      I1 => j_reg_144_reg(4),
      I2 => j_reg_144_reg(2),
      I3 => j_reg_144_reg(0),
      I4 => j_reg_144_reg(1),
      I5 => j_reg_144_reg(3),
      O => \j_reg_144[5]_i_1_n_3\
    );
\j_reg_144[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => j_reg_144_reg(6),
      I1 => \j_reg_144[9]_i_2_n_3\,
      I2 => j_reg_144_reg(5),
      O => j_1_fu_202_p2(6)
    );
\j_reg_144[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => j_reg_144_reg(7),
      I1 => j_reg_144_reg(5),
      I2 => \j_reg_144[9]_i_2_n_3\,
      I3 => j_reg_144_reg(6),
      O => j_1_fu_202_p2(7)
    );
\j_reg_144[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => j_reg_144_reg(8),
      I1 => j_reg_144_reg(7),
      I2 => j_reg_144_reg(5),
      I3 => \j_reg_144[9]_i_2_n_3\,
      I4 => j_reg_144_reg(6),
      O => \j_reg_144[8]_i_1_n_3\
    );
\j_reg_144[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => j_reg_144_reg(9),
      I1 => j_reg_144_reg(8),
      I2 => j_reg_144_reg(6),
      I3 => \j_reg_144[9]_i_2_n_3\,
      I4 => j_reg_144_reg(5),
      I5 => j_reg_144_reg(7),
      O => \j_reg_144[9]_i_1_n_3\
    );
\j_reg_144[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => j_reg_144_reg(3),
      I1 => j_reg_144_reg(1),
      I2 => j_reg_144_reg(0),
      I3 => j_reg_144_reg(2),
      I4 => j_reg_144_reg(4),
      O => \j_reg_144[9]_i_2_n_3\
    );
\j_reg_144_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1440,
      D => j_1_fu_202_p2(0),
      Q => j_reg_144_reg(0),
      R => ap_NS_fsm112_out
    );
\j_reg_144_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1440,
      D => j_1_fu_202_p2(10),
      Q => j_reg_144_reg(10),
      R => ap_NS_fsm112_out
    );
\j_reg_144_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1440,
      D => j_1_fu_202_p2(1),
      Q => j_reg_144_reg(1),
      R => ap_NS_fsm112_out
    );
\j_reg_144_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1440,
      D => \j_reg_144[2]_i_1_n_3\,
      Q => j_reg_144_reg(2),
      R => ap_NS_fsm112_out
    );
\j_reg_144_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1440,
      D => j_1_fu_202_p2(3),
      Q => j_reg_144_reg(3),
      R => ap_NS_fsm112_out
    );
\j_reg_144_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1440,
      D => j_1_fu_202_p2(4),
      Q => j_reg_144_reg(4),
      R => ap_NS_fsm112_out
    );
\j_reg_144_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1440,
      D => \j_reg_144[5]_i_1_n_3\,
      Q => j_reg_144_reg(5),
      R => ap_NS_fsm112_out
    );
\j_reg_144_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1440,
      D => j_1_fu_202_p2(6),
      Q => j_reg_144_reg(6),
      R => ap_NS_fsm112_out
    );
\j_reg_144_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1440,
      D => j_1_fu_202_p2(7),
      Q => j_reg_144_reg(7),
      R => ap_NS_fsm112_out
    );
\j_reg_144_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1440,
      D => \j_reg_144[8]_i_1_n_3\,
      Q => j_reg_144_reg(8),
      R => ap_NS_fsm112_out
    );
\j_reg_144_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1440,
      D => \j_reg_144[9]_i_1_n_3\,
      Q => j_reg_144_reg(9),
      R => ap_NS_fsm112_out
    );
regslice_both_AXI_video_strm_V_data_V_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_regslice_both
     port map (
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      CO(0) => \^co\(0),
      D(3 downto 1) => ap_NS_fsm(4 downto 2),
      D(0) => ap_NS_fsm(0),
      E(0) => \^i_1_reg_2600\,
      Q(4) => ap_CS_fsm_state7,
      Q(3) => ap_CS_fsm_pp0_stage0,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \^q\(0),
      \ap_CS_fsm_reg[3]\ => regslice_both_AXI_video_strm_V_data_V_U_n_16,
      \ap_CS_fsm_reg[3]_0\ => regslice_both_AXI_video_strm_V_data_V_U_n_19,
      \ap_CS_fsm_reg[3]_1\ => regslice_both_AXI_video_strm_V_data_V_U_n_21,
      ap_NS_fsm112_out => ap_NS_fsm112_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg(0) => j_reg_1440,
      ap_enable_reg_pp0_iter1_reg => regslice_both_AXI_video_strm_V_data_V_U_n_5,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_n_3,
      ap_enable_reg_pp0_iter2_reg => regslice_both_AXI_video_strm_V_data_V_U_n_7,
      ap_enable_reg_pp0_iter2_reg_0 => ap_enable_reg_pp0_iter2_reg_n_3,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_V_reg_283 => axi_last_V_reg_283,
      \axi_last_V_reg_283_reg[0]\(0) => icmp_ln197_fu_212_p2,
      \axi_last_V_reg_283_reg[0]_0\(0) => axi_last_V_fu_217_p2,
      cmp71_i_reg_256 => cmp71_i_reg_256,
      \icmp_ln197_reg_279_pp0_iter1_reg_reg[0]\ => \icmp_ln197_reg_279_reg_n_3_[0]\,
      \icmp_ln197_reg_279_reg[0]\ => \^b_v_data_1_sel_wr01_out\,
      \icmp_ln197_reg_279_reg[0]_0\ => regslice_both_AXI_video_strm_V_data_V_U_n_20,
      img_out_cols_c_empty_n => img_out_cols_c_empty_n,
      img_out_data_dout(0) => img_out_data_dout(0),
      img_out_data_empty_n => img_out_data_empty_n,
      img_out_rows_c_empty_n => img_out_rows_c_empty_n,
      int_ap_done_reg => int_ap_done_reg,
      int_ap_done_reg_0 => int_ap_done_reg_0,
      int_ap_done_reg_1(0) => int_ap_done_reg_1(0),
      sof_3_reg_155 => sof_3_reg_155,
      \sof_3_reg_155_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      \sof_3_reg_155_reg[0]_0\ => \icmp_ln197_reg_279_pp0_iter1_reg_reg_n_3_[0]\,
      sof_fu_82 => sof_fu_82,
      stream_out_TDATA(0) => stream_out_TDATA(0),
      stream_out_TREADY => stream_out_TREADY,
      xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready => xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready,
      xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start => xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start
    );
regslice_both_AXI_video_strm_V_last_V_U: entity work.\video_cp_colorthresholding_accel_0_colorthresholding_accel_regslice_both__parameterized1\
     port map (
      \B_V_data_1_state_reg[1]_0\ => \^b_v_data_1_sel_wr01_out\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_V_reg_283 => axi_last_V_reg_283,
      stream_out_TLAST(0) => stream_out_TLAST(0),
      stream_out_TREADY => stream_out_TREADY
    );
regslice_both_AXI_video_strm_V_user_V_U: entity work.\video_cp_colorthresholding_accel_0_colorthresholding_accel_regslice_both__parameterized1_4\
     port map (
      \B_V_data_1_payload_A_reg[0]_0\ => \icmp_ln197_reg_279_pp0_iter1_reg_reg_n_3_[0]\,
      \B_V_data_1_payload_A_reg[0]_1\ => ap_enable_reg_pp0_iter2_reg_n_3,
      \B_V_data_1_state_reg[1]_0\ => \^b_v_data_1_sel_wr01_out\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      sof_3_reg_155 => sof_3_reg_155,
      stream_out_TREADY => stream_out_TREADY,
      stream_out_TUSER(0) => stream_out_TUSER(0)
    );
\rows_reg_239_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_239_reg[31]_0\(0),
      Q => rows_reg_239(0),
      R => '0'
    );
\rows_reg_239_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_239_reg[31]_0\(10),
      Q => rows_reg_239(10),
      R => '0'
    );
\rows_reg_239_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_239_reg[31]_0\(11),
      Q => rows_reg_239(11),
      R => '0'
    );
\rows_reg_239_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_239_reg[31]_0\(12),
      Q => rows_reg_239(12),
      R => '0'
    );
\rows_reg_239_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_239_reg[31]_0\(13),
      Q => rows_reg_239(13),
      R => '0'
    );
\rows_reg_239_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_239_reg[31]_0\(14),
      Q => rows_reg_239(14),
      R => '0'
    );
\rows_reg_239_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_239_reg[31]_0\(15),
      Q => rows_reg_239(15),
      R => '0'
    );
\rows_reg_239_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_239_reg[31]_0\(16),
      Q => rows_reg_239(16),
      R => '0'
    );
\rows_reg_239_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_239_reg[31]_0\(17),
      Q => rows_reg_239(17),
      R => '0'
    );
\rows_reg_239_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_239_reg[31]_0\(18),
      Q => rows_reg_239(18),
      R => '0'
    );
\rows_reg_239_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_239_reg[31]_0\(19),
      Q => rows_reg_239(19),
      R => '0'
    );
\rows_reg_239_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_239_reg[31]_0\(1),
      Q => rows_reg_239(1),
      R => '0'
    );
\rows_reg_239_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_239_reg[31]_0\(20),
      Q => rows_reg_239(20),
      R => '0'
    );
\rows_reg_239_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_239_reg[31]_0\(21),
      Q => rows_reg_239(21),
      R => '0'
    );
\rows_reg_239_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_239_reg[31]_0\(22),
      Q => rows_reg_239(22),
      R => '0'
    );
\rows_reg_239_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_239_reg[31]_0\(23),
      Q => rows_reg_239(23),
      R => '0'
    );
\rows_reg_239_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_239_reg[31]_0\(24),
      Q => rows_reg_239(24),
      R => '0'
    );
\rows_reg_239_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_239_reg[31]_0\(25),
      Q => rows_reg_239(25),
      R => '0'
    );
\rows_reg_239_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_239_reg[31]_0\(26),
      Q => rows_reg_239(26),
      R => '0'
    );
\rows_reg_239_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_239_reg[31]_0\(27),
      Q => rows_reg_239(27),
      R => '0'
    );
\rows_reg_239_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_239_reg[31]_0\(28),
      Q => rows_reg_239(28),
      R => '0'
    );
\rows_reg_239_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_239_reg[31]_0\(29),
      Q => rows_reg_239(29),
      R => '0'
    );
\rows_reg_239_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_239_reg[31]_0\(2),
      Q => rows_reg_239(2),
      R => '0'
    );
\rows_reg_239_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_239_reg[31]_0\(30),
      Q => rows_reg_239(30),
      R => '0'
    );
\rows_reg_239_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_239_reg[31]_0\(31),
      Q => rows_reg_239(31),
      R => '0'
    );
\rows_reg_239_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_239_reg[31]_0\(3),
      Q => rows_reg_239(3),
      R => '0'
    );
\rows_reg_239_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_239_reg[31]_0\(4),
      Q => rows_reg_239(4),
      R => '0'
    );
\rows_reg_239_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_239_reg[31]_0\(5),
      Q => rows_reg_239(5),
      R => '0'
    );
\rows_reg_239_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_239_reg[31]_0\(6),
      Q => rows_reg_239(6),
      R => '0'
    );
\rows_reg_239_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_239_reg[31]_0\(7),
      Q => rows_reg_239(7),
      R => '0'
    );
\rows_reg_239_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_239_reg[31]_0\(8),
      Q => rows_reg_239(8),
      R => '0'
    );
\rows_reg_239_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_239_reg[31]_0\(9),
      Q => rows_reg_239(9),
      R => '0'
    );
\sof_3_reg_155_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      Q => sof_3_reg_155,
      R => '0'
    );
\sof_fu_82[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => cmp71_i_reg_256,
      I2 => sof_fu_82,
      I3 => \ap_CS_fsm_reg[1]_0\(0),
      O => \sof_fu_82[0]_i_1_n_3\
    );
\sof_fu_82_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sof_fu_82[0]_i_1_n_3\,
      Q => sof_fu_82,
      R => '0'
    );
\sub_i_reg_251[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(0),
      O => sub_i_fu_174_p2(0)
    );
\sub_i_reg_251[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(12),
      O => \sub_i_reg_251[12]_i_2_n_3\
    );
\sub_i_reg_251[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(11),
      O => \sub_i_reg_251[12]_i_3_n_3\
    );
\sub_i_reg_251[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(10),
      O => \sub_i_reg_251[12]_i_4_n_3\
    );
\sub_i_reg_251[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(9),
      O => \sub_i_reg_251[12]_i_5_n_3\
    );
\sub_i_reg_251[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(16),
      O => \sub_i_reg_251[16]_i_2_n_3\
    );
\sub_i_reg_251[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(15),
      O => \sub_i_reg_251[16]_i_3_n_3\
    );
\sub_i_reg_251[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(14),
      O => \sub_i_reg_251[16]_i_4_n_3\
    );
\sub_i_reg_251[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(13),
      O => \sub_i_reg_251[16]_i_5_n_3\
    );
\sub_i_reg_251[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(20),
      O => \sub_i_reg_251[20]_i_2_n_3\
    );
\sub_i_reg_251[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(19),
      O => \sub_i_reg_251[20]_i_3_n_3\
    );
\sub_i_reg_251[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(18),
      O => \sub_i_reg_251[20]_i_4_n_3\
    );
\sub_i_reg_251[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(17),
      O => \sub_i_reg_251[20]_i_5_n_3\
    );
\sub_i_reg_251[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(24),
      O => \sub_i_reg_251[24]_i_2_n_3\
    );
\sub_i_reg_251[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(23),
      O => \sub_i_reg_251[24]_i_3_n_3\
    );
\sub_i_reg_251[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(22),
      O => \sub_i_reg_251[24]_i_4_n_3\
    );
\sub_i_reg_251[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(21),
      O => \sub_i_reg_251[24]_i_5_n_3\
    );
\sub_i_reg_251[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(28),
      O => \sub_i_reg_251[28]_i_2_n_3\
    );
\sub_i_reg_251[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(27),
      O => \sub_i_reg_251[28]_i_3_n_3\
    );
\sub_i_reg_251[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(26),
      O => \sub_i_reg_251[28]_i_4_n_3\
    );
\sub_i_reg_251[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(25),
      O => \sub_i_reg_251[28]_i_5_n_3\
    );
\sub_i_reg_251[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(31),
      O => \sub_i_reg_251[31]_i_2_n_3\
    );
\sub_i_reg_251[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(30),
      O => \sub_i_reg_251[31]_i_3_n_3\
    );
\sub_i_reg_251[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(29),
      O => \sub_i_reg_251[31]_i_4_n_3\
    );
\sub_i_reg_251[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(4),
      O => \sub_i_reg_251[4]_i_2_n_3\
    );
\sub_i_reg_251[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(3),
      O => \sub_i_reg_251[4]_i_3_n_3\
    );
\sub_i_reg_251[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(2),
      O => \sub_i_reg_251[4]_i_4_n_3\
    );
\sub_i_reg_251[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(1),
      O => \sub_i_reg_251[4]_i_5_n_3\
    );
\sub_i_reg_251[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(8),
      O => \sub_i_reg_251[8]_i_2_n_3\
    );
\sub_i_reg_251[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(7),
      O => \sub_i_reg_251[8]_i_3_n_3\
    );
\sub_i_reg_251[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(6),
      O => \sub_i_reg_251[8]_i_4_n_3\
    );
\sub_i_reg_251[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_244(5),
      O => \sub_i_reg_251[8]_i_5_n_3\
    );
\sub_i_reg_251_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_174_p2(0),
      Q => sub_i_reg_251(0),
      R => '0'
    );
\sub_i_reg_251_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_174_p2(10),
      Q => sub_i_reg_251(10),
      R => '0'
    );
\sub_i_reg_251_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_174_p2(11),
      Q => sub_i_reg_251(11),
      R => '0'
    );
\sub_i_reg_251_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_174_p2(12),
      Q => sub_i_reg_251(12),
      R => '0'
    );
\sub_i_reg_251_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_reg_251_reg[8]_i_1_n_3\,
      CO(3) => \sub_i_reg_251_reg[12]_i_1_n_3\,
      CO(2) => \sub_i_reg_251_reg[12]_i_1_n_4\,
      CO(1) => \sub_i_reg_251_reg[12]_i_1_n_5\,
      CO(0) => \sub_i_reg_251_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => cols_reg_244(12 downto 9),
      O(3 downto 0) => sub_i_fu_174_p2(12 downto 9),
      S(3) => \sub_i_reg_251[12]_i_2_n_3\,
      S(2) => \sub_i_reg_251[12]_i_3_n_3\,
      S(1) => \sub_i_reg_251[12]_i_4_n_3\,
      S(0) => \sub_i_reg_251[12]_i_5_n_3\
    );
\sub_i_reg_251_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_174_p2(13),
      Q => sub_i_reg_251(13),
      R => '0'
    );
\sub_i_reg_251_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_174_p2(14),
      Q => sub_i_reg_251(14),
      R => '0'
    );
\sub_i_reg_251_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_174_p2(15),
      Q => sub_i_reg_251(15),
      R => '0'
    );
\sub_i_reg_251_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_174_p2(16),
      Q => sub_i_reg_251(16),
      R => '0'
    );
\sub_i_reg_251_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_reg_251_reg[12]_i_1_n_3\,
      CO(3) => \sub_i_reg_251_reg[16]_i_1_n_3\,
      CO(2) => \sub_i_reg_251_reg[16]_i_1_n_4\,
      CO(1) => \sub_i_reg_251_reg[16]_i_1_n_5\,
      CO(0) => \sub_i_reg_251_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => cols_reg_244(16 downto 13),
      O(3 downto 0) => sub_i_fu_174_p2(16 downto 13),
      S(3) => \sub_i_reg_251[16]_i_2_n_3\,
      S(2) => \sub_i_reg_251[16]_i_3_n_3\,
      S(1) => \sub_i_reg_251[16]_i_4_n_3\,
      S(0) => \sub_i_reg_251[16]_i_5_n_3\
    );
\sub_i_reg_251_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_174_p2(17),
      Q => sub_i_reg_251(17),
      R => '0'
    );
\sub_i_reg_251_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_174_p2(18),
      Q => sub_i_reg_251(18),
      R => '0'
    );
\sub_i_reg_251_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_174_p2(19),
      Q => sub_i_reg_251(19),
      R => '0'
    );
\sub_i_reg_251_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_174_p2(1),
      Q => sub_i_reg_251(1),
      R => '0'
    );
\sub_i_reg_251_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_174_p2(20),
      Q => sub_i_reg_251(20),
      R => '0'
    );
\sub_i_reg_251_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_reg_251_reg[16]_i_1_n_3\,
      CO(3) => \sub_i_reg_251_reg[20]_i_1_n_3\,
      CO(2) => \sub_i_reg_251_reg[20]_i_1_n_4\,
      CO(1) => \sub_i_reg_251_reg[20]_i_1_n_5\,
      CO(0) => \sub_i_reg_251_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => cols_reg_244(20 downto 17),
      O(3 downto 0) => sub_i_fu_174_p2(20 downto 17),
      S(3) => \sub_i_reg_251[20]_i_2_n_3\,
      S(2) => \sub_i_reg_251[20]_i_3_n_3\,
      S(1) => \sub_i_reg_251[20]_i_4_n_3\,
      S(0) => \sub_i_reg_251[20]_i_5_n_3\
    );
\sub_i_reg_251_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_174_p2(21),
      Q => sub_i_reg_251(21),
      R => '0'
    );
\sub_i_reg_251_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_174_p2(22),
      Q => sub_i_reg_251(22),
      R => '0'
    );
\sub_i_reg_251_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_174_p2(23),
      Q => sub_i_reg_251(23),
      R => '0'
    );
\sub_i_reg_251_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_174_p2(24),
      Q => sub_i_reg_251(24),
      R => '0'
    );
\sub_i_reg_251_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_reg_251_reg[20]_i_1_n_3\,
      CO(3) => \sub_i_reg_251_reg[24]_i_1_n_3\,
      CO(2) => \sub_i_reg_251_reg[24]_i_1_n_4\,
      CO(1) => \sub_i_reg_251_reg[24]_i_1_n_5\,
      CO(0) => \sub_i_reg_251_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => cols_reg_244(24 downto 21),
      O(3 downto 0) => sub_i_fu_174_p2(24 downto 21),
      S(3) => \sub_i_reg_251[24]_i_2_n_3\,
      S(2) => \sub_i_reg_251[24]_i_3_n_3\,
      S(1) => \sub_i_reg_251[24]_i_4_n_3\,
      S(0) => \sub_i_reg_251[24]_i_5_n_3\
    );
\sub_i_reg_251_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_174_p2(25),
      Q => sub_i_reg_251(25),
      R => '0'
    );
\sub_i_reg_251_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_174_p2(26),
      Q => sub_i_reg_251(26),
      R => '0'
    );
\sub_i_reg_251_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_174_p2(27),
      Q => sub_i_reg_251(27),
      R => '0'
    );
\sub_i_reg_251_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_174_p2(28),
      Q => sub_i_reg_251(28),
      R => '0'
    );
\sub_i_reg_251_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_reg_251_reg[24]_i_1_n_3\,
      CO(3) => \sub_i_reg_251_reg[28]_i_1_n_3\,
      CO(2) => \sub_i_reg_251_reg[28]_i_1_n_4\,
      CO(1) => \sub_i_reg_251_reg[28]_i_1_n_5\,
      CO(0) => \sub_i_reg_251_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => cols_reg_244(28 downto 25),
      O(3 downto 0) => sub_i_fu_174_p2(28 downto 25),
      S(3) => \sub_i_reg_251[28]_i_2_n_3\,
      S(2) => \sub_i_reg_251[28]_i_3_n_3\,
      S(1) => \sub_i_reg_251[28]_i_4_n_3\,
      S(0) => \sub_i_reg_251[28]_i_5_n_3\
    );
\sub_i_reg_251_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_174_p2(29),
      Q => sub_i_reg_251(29),
      R => '0'
    );
\sub_i_reg_251_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_174_p2(2),
      Q => sub_i_reg_251(2),
      R => '0'
    );
\sub_i_reg_251_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_174_p2(30),
      Q => sub_i_reg_251(30),
      R => '0'
    );
\sub_i_reg_251_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_174_p2(31),
      Q => sub_i_reg_251(31),
      R => '0'
    );
\sub_i_reg_251_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_reg_251_reg[28]_i_1_n_3\,
      CO(3 downto 2) => \NLW_sub_i_reg_251_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub_i_reg_251_reg[31]_i_1_n_5\,
      CO(0) => \sub_i_reg_251_reg[31]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => cols_reg_244(30 downto 29),
      O(3) => \NLW_sub_i_reg_251_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => sub_i_fu_174_p2(31 downto 29),
      S(3) => '0',
      S(2) => \sub_i_reg_251[31]_i_2_n_3\,
      S(1) => \sub_i_reg_251[31]_i_3_n_3\,
      S(0) => \sub_i_reg_251[31]_i_4_n_3\
    );
\sub_i_reg_251_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_174_p2(3),
      Q => sub_i_reg_251(3),
      R => '0'
    );
\sub_i_reg_251_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_174_p2(4),
      Q => sub_i_reg_251(4),
      R => '0'
    );
\sub_i_reg_251_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub_i_reg_251_reg[4]_i_1_n_3\,
      CO(2) => \sub_i_reg_251_reg[4]_i_1_n_4\,
      CO(1) => \sub_i_reg_251_reg[4]_i_1_n_5\,
      CO(0) => \sub_i_reg_251_reg[4]_i_1_n_6\,
      CYINIT => cols_reg_244(0),
      DI(3 downto 0) => cols_reg_244(4 downto 1),
      O(3 downto 0) => sub_i_fu_174_p2(4 downto 1),
      S(3) => \sub_i_reg_251[4]_i_2_n_3\,
      S(2) => \sub_i_reg_251[4]_i_3_n_3\,
      S(1) => \sub_i_reg_251[4]_i_4_n_3\,
      S(0) => \sub_i_reg_251[4]_i_5_n_3\
    );
\sub_i_reg_251_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_174_p2(5),
      Q => sub_i_reg_251(5),
      R => '0'
    );
\sub_i_reg_251_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_174_p2(6),
      Q => sub_i_reg_251(6),
      R => '0'
    );
\sub_i_reg_251_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_174_p2(7),
      Q => sub_i_reg_251(7),
      R => '0'
    );
\sub_i_reg_251_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_174_p2(8),
      Q => sub_i_reg_251(8),
      R => '0'
    );
\sub_i_reg_251_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_reg_251_reg[4]_i_1_n_3\,
      CO(3) => \sub_i_reg_251_reg[8]_i_1_n_3\,
      CO(2) => \sub_i_reg_251_reg[8]_i_1_n_4\,
      CO(1) => \sub_i_reg_251_reg[8]_i_1_n_5\,
      CO(0) => \sub_i_reg_251_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => cols_reg_244(8 downto 5),
      O(3 downto 0) => sub_i_fu_174_p2(8 downto 5),
      S(3) => \sub_i_reg_251[8]_i_2_n_3\,
      S(2) => \sub_i_reg_251[8]_i_3_n_3\,
      S(1) => \sub_i_reg_251[8]_i_4_n_3\,
      S(0) => \sub_i_reg_251[8]_i_5_n_3\
    );
\sub_i_reg_251_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_174_p2(9),
      Q => sub_i_reg_251(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_xFInRange_9_0_1080_1920_15_0_1_9_1_3_s is
  port (
    internal_empty_n_reg : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    \icmp_ln92_reg_690_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC;
    shiftReg_ce_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_15\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_16\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_17\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_18\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_19\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_1\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_reg_694_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_reg_694_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_3_reg_719_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_3_reg_719_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln890_1_reg_714_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln890_1_reg_714_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln890_reg_704_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln890_reg_704_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_1_reg_699_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_1_reg_699_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_7_reg_749_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_7_reg_749_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln890_3_reg_744_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln890_3_reg_744_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_4_reg_724_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_4_reg_724_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_6_reg_739_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_6_reg_739_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_5_reg_729_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_5_reg_729_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln890_2_reg_734_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln890_2_reg_734_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_10_reg_769_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_10_reg_769_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_8_reg_754_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_8_reg_754_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_11_reg_779_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_11_reg_779_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln890_5_reg_774_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln890_5_reg_774_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln890_4_reg_764_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln890_4_reg_764_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_9_reg_759_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_9_reg_759_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    img_in_data_empty_n : in STD_LOGIC;
    shiftReg_ce_1 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    B_V_data_1_sel_wr01_out : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    img_out_data_full_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    low_th_0_0_empty_n : in STD_LOGIC;
    low_th_0_1_empty_n : in STD_LOGIC;
    low_th_0_2_empty_n : in STD_LOGIC;
    high_th_0_0_empty_n : in STD_LOGIC;
    high_th_0_1_empty_n : in STD_LOGIC;
    high_th_0_2_empty_n : in STD_LOGIC;
    low_th_1_0_empty_n : in STD_LOGIC;
    low_th_1_1_empty_n : in STD_LOGIC;
    low_th_1_2_empty_n : in STD_LOGIC;
    high_th_1_0_empty_n : in STD_LOGIC;
    high_th_1_1_empty_n : in STD_LOGIC;
    high_th_1_2_empty_n : in STD_LOGIC;
    low_th_2_0_empty_n : in STD_LOGIC;
    low_th_2_1_empty_n : in STD_LOGIC;
    low_th_2_2_empty_n : in STD_LOGIC;
    high_th_2_0_empty_n : in STD_LOGIC;
    high_th_2_1_empty_n : in STD_LOGIC;
    high_th_2_2_empty_n : in STD_LOGIC;
    img_height_loc_i_channel_empty_n : in STD_LOGIC;
    img_width_loc_i_channel_empty_n : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC;
    \SRL_SIG_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_xFInRange_9_0_1080_1920_15_0_1_9_1_3_s : entity is "colorthresholding_accel_xFInRange_9_0_1080_1920_15_0_1_9_1_3_s";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_xFInRange_9_0_1080_1920_15_0_1_9_1_3_s;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_xFInRange_9_0_1080_1920_15_0_1_9_1_3_s is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal and_ln1348_1_fu_427_p2 : STD_LOGIC;
  signal and_ln1348_3_fu_487_p2 : STD_LOGIC;
  signal and_ln1348_5_fu_547_p2 : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_2__0_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[2]\ : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_condition_pp0_exit_iter0_state5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__1_n_3\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_3\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_3 : STD_LOGIC;
  signal bound_reg_680 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal icmp_ln56_10_fu_358_p2 : STD_LOGIC;
  signal icmp_ln56_10_fu_358_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln56_10_fu_358_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln56_10_fu_358_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln56_10_reg_769 : STD_LOGIC;
  signal icmp_ln56_10_reg_7690 : STD_LOGIC;
  signal icmp_ln56_11_fu_368_p2 : STD_LOGIC;
  signal icmp_ln56_11_fu_368_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln56_11_fu_368_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln56_11_fu_368_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln56_11_reg_779 : STD_LOGIC;
  signal icmp_ln56_1_fu_288_p2 : STD_LOGIC;
  signal icmp_ln56_1_fu_288_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln56_1_fu_288_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln56_1_fu_288_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln56_1_reg_699 : STD_LOGIC;
  signal icmp_ln56_2_fu_298_p2 : STD_LOGIC;
  signal icmp_ln56_2_fu_298_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln56_2_fu_298_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln56_2_fu_298_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln56_2_reg_709 : STD_LOGIC;
  signal icmp_ln56_3_fu_308_p2 : STD_LOGIC;
  signal icmp_ln56_3_fu_308_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln56_3_fu_308_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln56_3_fu_308_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln56_3_reg_719 : STD_LOGIC;
  signal icmp_ln56_4_fu_313_p2 : STD_LOGIC;
  signal icmp_ln56_4_fu_313_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln56_4_fu_313_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln56_4_fu_313_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln56_4_reg_724 : STD_LOGIC;
  signal icmp_ln56_5_fu_318_p2 : STD_LOGIC;
  signal icmp_ln56_5_fu_318_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln56_5_fu_318_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln56_5_fu_318_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln56_5_reg_729 : STD_LOGIC;
  signal icmp_ln56_6_fu_328_p2 : STD_LOGIC;
  signal icmp_ln56_6_fu_328_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln56_6_fu_328_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln56_6_fu_328_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln56_6_reg_739 : STD_LOGIC;
  signal icmp_ln56_7_fu_338_p2 : STD_LOGIC;
  signal icmp_ln56_7_fu_338_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln56_7_fu_338_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln56_7_fu_338_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln56_7_reg_749 : STD_LOGIC;
  signal icmp_ln56_8_fu_343_p2 : STD_LOGIC;
  signal icmp_ln56_8_fu_343_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln56_8_fu_343_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln56_8_fu_343_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln56_8_reg_754 : STD_LOGIC;
  signal icmp_ln56_9_fu_348_p2 : STD_LOGIC;
  signal icmp_ln56_9_fu_348_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln56_9_fu_348_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln56_9_fu_348_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln56_9_reg_759 : STD_LOGIC;
  signal icmp_ln56_fu_283_p2 : STD_LOGIC;
  signal icmp_ln56_fu_283_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln56_fu_283_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln56_fu_283_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln56_reg_694 : STD_LOGIC;
  signal icmp_ln890_1_fu_303_p2 : STD_LOGIC;
  signal icmp_ln890_1_fu_303_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln890_1_fu_303_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln890_1_fu_303_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln890_1_reg_714 : STD_LOGIC;
  signal icmp_ln890_2_fu_323_p2 : STD_LOGIC;
  signal icmp_ln890_2_fu_323_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln890_2_fu_323_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln890_2_fu_323_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln890_2_reg_734 : STD_LOGIC;
  signal icmp_ln890_3_fu_333_p2 : STD_LOGIC;
  signal icmp_ln890_3_fu_333_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln890_3_fu_333_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln890_3_fu_333_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln890_3_reg_744 : STD_LOGIC;
  signal icmp_ln890_4_fu_353_p2 : STD_LOGIC;
  signal icmp_ln890_4_fu_353_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln890_4_fu_353_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln890_4_fu_353_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln890_4_reg_764 : STD_LOGIC;
  signal icmp_ln890_5_fu_363_p2 : STD_LOGIC;
  signal icmp_ln890_5_fu_363_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln890_5_fu_363_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln890_5_fu_363_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln890_5_reg_774 : STD_LOGIC;
  signal icmp_ln890_fu_293_p2 : STD_LOGIC;
  signal icmp_ln890_fu_293_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln890_fu_293_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln890_fu_293_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln890_reg_704 : STD_LOGIC;
  signal \icmp_ln92_fu_254_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln92_fu_254_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln92_fu_254_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln92_fu_254_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln92_fu_254_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln92_fu_254_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln92_fu_254_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln92_fu_254_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln92_fu_254_p2_carry__1_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln92_fu_254_p2_carry__1_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln92_fu_254_p2_carry__1_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln92_fu_254_p2_carry__1_n_5\ : STD_LOGIC;
  signal \icmp_ln92_fu_254_p2_carry__1_n_6\ : STD_LOGIC;
  signal icmp_ln92_fu_254_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln92_fu_254_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln92_fu_254_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln92_fu_254_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln92_fu_254_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln92_fu_254_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln92_fu_254_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln92_fu_254_p2_carry_n_6 : STD_LOGIC;
  signal \icmp_ln92_reg_690[0]_i_1_n_3\ : STD_LOGIC;
  signal icmp_ln92_reg_690_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln92_reg_690_pp0_iter1_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln92_reg_690_reg_n_3_[0]\ : STD_LOGIC;
  signal indvar_flatten_reg_229 : STD_LOGIC;
  signal indvar_flatten_reg_2290 : STD_LOGIC;
  signal \indvar_flatten_reg_229[0]_i_4_n_3\ : STD_LOGIC;
  signal indvar_flatten_reg_229_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \indvar_flatten_reg_229_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[20]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[20]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[28]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[28]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[28]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U34_n_10 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U34_n_11 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U34_n_12 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U34_n_13 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U34_n_14 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U34_n_15 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U34_n_16 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U34_n_17 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U34_n_18 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U34_n_19 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U34_n_20 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U34_n_21 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U34_n_22 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U34_n_23 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U34_n_24 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U34_n_25 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U34_n_26 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U34_n_27 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U34_n_28 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U34_n_29 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U34_n_3 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U34_n_30 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U34_n_31 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U34_n_32 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U34_n_33 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U34_n_34 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U34_n_4 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U34_n_5 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U34_n_6 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U34_n_7 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U34_n_8 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U34_n_9 : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal \^shiftreg_ce_0\ : STD_LOGIC;
  signal NLW_icmp_ln56_10_fu_358_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln56_11_fu_368_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln56_1_fu_288_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln56_2_fu_298_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln56_3_fu_308_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln56_4_fu_313_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln56_5_fu_318_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln56_6_fu_328_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln56_7_fu_338_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln56_8_fu_343_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln56_9_fu_348_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln56_fu_283_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln890_1_fu_303_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln890_2_fu_323_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln890_3_fu_333_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln890_4_fu_353_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln890_5_fu_363_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln890_fu_293_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln92_fu_254_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln92_fu_254_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln92_fu_254_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln92_fu_254_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_indvar_flatten_reg_229_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__2\ : label is "soft_lutpair119";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln56_10_fu_358_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln56_11_fu_368_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln56_1_fu_288_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln56_2_fu_298_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln56_3_fu_308_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln56_4_fu_313_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln56_5_fu_318_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln56_6_fu_328_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln56_7_fu_338_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln56_8_fu_343_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln56_9_fu_348_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln56_fu_283_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln890_1_fu_303_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln890_2_fu_323_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln890_3_fu_333_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln890_4_fu_353_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln890_5_fu_363_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln890_fu_293_p2_carry : label is 11;
  attribute SOFT_HLUTNM of \icmp_ln92_reg_690[0]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \icmp_ln92_reg_690_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair118";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_229_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_229_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_229_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_229_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_229_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_229_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_229_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_229_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__10\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__11\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__12\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__13\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__14\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__15\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__16\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__17\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__18\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__19\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__3\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__4\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__5\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__6\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__7\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__8\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__9\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__3\ : label is "soft_lutpair117";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  shiftReg_ce_0 <= \^shiftreg_ce_0\;
\SRL_SIG[0][7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => and_ln1348_5_fu_547_p2,
      I1 => and_ln1348_1_fu_427_p2,
      I2 => and_ln1348_3_fu_487_p2,
      I3 => \^shiftreg_ce_0\,
      I4 => \SRL_SIG_reg[0]_4\(0),
      O => \SRL_SIG_reg[0][7]\
    );
\SRL_SIG[0][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => icmp_ln890_4_reg_764,
      I1 => icmp_ln56_9_reg_759,
      I2 => icmp_ln56_8_reg_754,
      I3 => icmp_ln56_10_reg_769,
      I4 => icmp_ln890_5_reg_774,
      I5 => icmp_ln56_11_reg_779,
      O => and_ln1348_5_fu_547_p2
    );
\SRL_SIG[0][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => icmp_ln890_reg_704,
      I1 => icmp_ln56_1_reg_699,
      I2 => icmp_ln56_reg_694,
      I3 => icmp_ln56_2_reg_709,
      I4 => icmp_ln890_1_reg_714,
      I5 => icmp_ln56_3_reg_719,
      O => and_ln1348_1_fu_427_p2
    );
\SRL_SIG[0][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => icmp_ln56_5_reg_729,
      I1 => icmp_ln890_2_reg_734,
      I2 => icmp_ln890_3_reg_744,
      I3 => icmp_ln56_7_reg_749,
      I4 => icmp_ln56_6_reg_739,
      I5 => icmp_ln56_4_reg_724,
      O => and_ln1348_3_fu_487_p2
    );
\SRL_SIG[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(0),
      I1 => icmp_ln92_reg_690_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2_reg_n_3,
      I3 => \ap_CS_fsm[5]_i_2__0_n_3\,
      I4 => \SRL_SIG_reg[1]_5\(0),
      O => \SRL_SIG_reg[0][7]_0\
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^q\(1),
      I1 => p_reg_reg,
      I2 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_CS_fsm_state4,
      I2 => \ap_CS_fsm_reg_n_3_[2]\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \ap_CS_fsm_reg_n_3_[1]\,
      O => \ap_CS_fsm_reg[4]_1\
    );
\ap_CS_fsm[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_CS_fsm[4]_i_2__0_n_3\,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAABF"
    )
        port map (
      I0 => \ap_CS_fsm[5]_i_2__0_n_3\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_condition_pp0_exit_iter0_state5,
      I3 => ap_enable_reg_pp0_iter2_reg_n_3,
      I4 => ap_enable_reg_pp0_iter1_reg_n_3,
      O => \ap_CS_fsm[4]_i_2__0_n_3\
    );
\ap_CS_fsm[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022202020"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_3,
      I2 => ap_enable_reg_pp0_iter2_reg_n_3,
      I3 => ap_condition_pp0_exit_iter0_state5,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => \ap_CS_fsm[5]_i_2__0_n_3\,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
        port map (
      I0 => \icmp_ln92_reg_690_reg_n_3_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_3,
      I2 => img_in_data_empty_n,
      I3 => img_out_data_full_n,
      I4 => ap_enable_reg_pp0_iter2_reg_n_3,
      I5 => icmp_ln92_reg_690_pp0_iter1_reg,
      O => \ap_CS_fsm[5]_i_2__0_n_3\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \ap_CS_fsm_reg_n_3_[1]\,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_3_[1]\,
      Q => \ap_CS_fsm_reg_n_3_[2]\,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_3_[2]\,
      Q => ap_CS_fsm_state4,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => \^q\(1),
      R => SS(0)
    );
\ap_enable_reg_pp0_iter0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DF00DF000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[5]_i_2__0_n_3\,
      I2 => ap_condition_pp0_exit_iter0_state5,
      I3 => ap_rst_n,
      I4 => ap_CS_fsm_state4,
      I5 => ap_enable_reg_pp0_iter0,
      O => \ap_enable_reg_pp0_iter0_i_1__1_n_3\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__1_n_3\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C044C000"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state5,
      I1 => ap_rst_n,
      I2 => ap_enable_reg_pp0_iter1_reg_n_3,
      I3 => \ap_CS_fsm[5]_i_2__0_n_3\,
      I4 => ap_enable_reg_pp0_iter0,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_3\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_3\,
      Q => ap_enable_reg_pp0_iter1_reg_n_3,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40CC4000"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_rst_n,
      I2 => ap_enable_reg_pp0_iter2_reg_n_3,
      I3 => \ap_CS_fsm[5]_i_2__0_n_3\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_3,
      O => ap_enable_reg_pp0_iter2_i_1_n_3
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_3,
      Q => ap_enable_reg_pp0_iter2_reg_n_3,
      R => '0'
    );
\bound_reg_680_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U34_n_34,
      Q => bound_reg_680(0),
      R => '0'
    );
\bound_reg_680_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U34_n_24,
      Q => bound_reg_680(10),
      R => '0'
    );
\bound_reg_680_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U34_n_23,
      Q => bound_reg_680(11),
      R => '0'
    );
\bound_reg_680_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U34_n_22,
      Q => bound_reg_680(12),
      R => '0'
    );
\bound_reg_680_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U34_n_21,
      Q => bound_reg_680(13),
      R => '0'
    );
\bound_reg_680_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U34_n_20,
      Q => bound_reg_680(14),
      R => '0'
    );
\bound_reg_680_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U34_n_19,
      Q => bound_reg_680(15),
      R => '0'
    );
\bound_reg_680_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U34_n_18,
      Q => bound_reg_680(16),
      R => '0'
    );
\bound_reg_680_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U34_n_17,
      Q => bound_reg_680(17),
      R => '0'
    );
\bound_reg_680_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U34_n_16,
      Q => bound_reg_680(18),
      R => '0'
    );
\bound_reg_680_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U34_n_15,
      Q => bound_reg_680(19),
      R => '0'
    );
\bound_reg_680_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U34_n_33,
      Q => bound_reg_680(1),
      R => '0'
    );
\bound_reg_680_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U34_n_14,
      Q => bound_reg_680(20),
      R => '0'
    );
\bound_reg_680_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U34_n_13,
      Q => bound_reg_680(21),
      R => '0'
    );
\bound_reg_680_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U34_n_12,
      Q => bound_reg_680(22),
      R => '0'
    );
\bound_reg_680_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U34_n_11,
      Q => bound_reg_680(23),
      R => '0'
    );
\bound_reg_680_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U34_n_10,
      Q => bound_reg_680(24),
      R => '0'
    );
\bound_reg_680_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U34_n_9,
      Q => bound_reg_680(25),
      R => '0'
    );
\bound_reg_680_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U34_n_8,
      Q => bound_reg_680(26),
      R => '0'
    );
\bound_reg_680_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U34_n_7,
      Q => bound_reg_680(27),
      R => '0'
    );
\bound_reg_680_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U34_n_6,
      Q => bound_reg_680(28),
      R => '0'
    );
\bound_reg_680_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U34_n_5,
      Q => bound_reg_680(29),
      R => '0'
    );
\bound_reg_680_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U34_n_32,
      Q => bound_reg_680(2),
      R => '0'
    );
\bound_reg_680_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U34_n_4,
      Q => bound_reg_680(30),
      R => '0'
    );
\bound_reg_680_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U34_n_3,
      Q => bound_reg_680(31),
      R => '0'
    );
\bound_reg_680_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U34_n_31,
      Q => bound_reg_680(3),
      R => '0'
    );
\bound_reg_680_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U34_n_30,
      Q => bound_reg_680(4),
      R => '0'
    );
\bound_reg_680_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U34_n_29,
      Q => bound_reg_680(5),
      R => '0'
    );
\bound_reg_680_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U34_n_28,
      Q => bound_reg_680(6),
      R => '0'
    );
\bound_reg_680_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U34_n_27,
      Q => bound_reg_680(7),
      R => '0'
    );
\bound_reg_680_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U34_n_26,
      Q => bound_reg_680(8),
      R => '0'
    );
\bound_reg_680_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U34_n_25,
      Q => bound_reg_680(9),
      R => '0'
    );
icmp_ln56_10_fu_358_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln56_10_fu_358_p2,
      CO(2) => icmp_ln56_10_fu_358_p2_carry_n_4,
      CO(1) => icmp_ln56_10_fu_358_p2_carry_n_5,
      CO(0) => icmp_ln56_10_fu_358_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln56_10_reg_769_reg[0]_0\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln56_10_fu_358_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \icmp_ln56_10_reg_769_reg[0]_1\(3 downto 0)
    );
\icmp_ln56_10_reg_769_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln56_10_reg_7690,
      D => icmp_ln56_10_fu_358_p2,
      Q => icmp_ln56_10_reg_769,
      R => '0'
    );
icmp_ln56_11_fu_368_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln56_11_fu_368_p2,
      CO(2) => icmp_ln56_11_fu_368_p2_carry_n_4,
      CO(1) => icmp_ln56_11_fu_368_p2_carry_n_5,
      CO(0) => icmp_ln56_11_fu_368_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln56_11_reg_779_reg[0]_0\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln56_11_fu_368_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \icmp_ln56_11_reg_779_reg[0]_1\(3 downto 0)
    );
\icmp_ln56_11_reg_779_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln56_10_reg_7690,
      D => icmp_ln56_11_fu_368_p2,
      Q => icmp_ln56_11_reg_779,
      R => '0'
    );
icmp_ln56_1_fu_288_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln56_1_fu_288_p2,
      CO(2) => icmp_ln56_1_fu_288_p2_carry_n_4,
      CO(1) => icmp_ln56_1_fu_288_p2_carry_n_5,
      CO(0) => icmp_ln56_1_fu_288_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln56_1_reg_699_reg[0]_0\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln56_1_fu_288_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \icmp_ln56_1_reg_699_reg[0]_1\(3 downto 0)
    );
\icmp_ln56_1_reg_699_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln56_10_reg_7690,
      D => icmp_ln56_1_fu_288_p2,
      Q => icmp_ln56_1_reg_699,
      R => '0'
    );
icmp_ln56_2_fu_298_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln56_2_fu_298_p2,
      CO(2) => icmp_ln56_2_fu_298_p2_carry_n_4,
      CO(1) => icmp_ln56_2_fu_298_p2_carry_n_5,
      CO(0) => icmp_ln56_2_fu_298_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln56_2_fu_298_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\icmp_ln56_2_reg_709[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ap_CS_fsm[5]_i_2__0_n_3\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \icmp_ln92_reg_690_reg_n_3_[0]\,
      O => icmp_ln56_10_reg_7690
    );
\icmp_ln56_2_reg_709_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln56_10_reg_7690,
      D => icmp_ln56_2_fu_298_p2,
      Q => icmp_ln56_2_reg_709,
      R => '0'
    );
icmp_ln56_3_fu_308_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln56_3_fu_308_p2,
      CO(2) => icmp_ln56_3_fu_308_p2_carry_n_4,
      CO(1) => icmp_ln56_3_fu_308_p2_carry_n_5,
      CO(0) => icmp_ln56_3_fu_308_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln56_3_reg_719_reg[0]_0\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln56_3_fu_308_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \icmp_ln56_3_reg_719_reg[0]_1\(3 downto 0)
    );
\icmp_ln56_3_reg_719_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln56_10_reg_7690,
      D => icmp_ln56_3_fu_308_p2,
      Q => icmp_ln56_3_reg_719,
      R => '0'
    );
icmp_ln56_4_fu_313_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln56_4_fu_313_p2,
      CO(2) => icmp_ln56_4_fu_313_p2_carry_n_4,
      CO(1) => icmp_ln56_4_fu_313_p2_carry_n_5,
      CO(0) => icmp_ln56_4_fu_313_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln56_4_reg_724_reg[0]_0\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln56_4_fu_313_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \icmp_ln56_4_reg_724_reg[0]_1\(3 downto 0)
    );
\icmp_ln56_4_reg_724_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln56_10_reg_7690,
      D => icmp_ln56_4_fu_313_p2,
      Q => icmp_ln56_4_reg_724,
      R => '0'
    );
icmp_ln56_5_fu_318_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln56_5_fu_318_p2,
      CO(2) => icmp_ln56_5_fu_318_p2_carry_n_4,
      CO(1) => icmp_ln56_5_fu_318_p2_carry_n_5,
      CO(0) => icmp_ln56_5_fu_318_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln56_5_reg_729_reg[0]_0\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln56_5_fu_318_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \icmp_ln56_5_reg_729_reg[0]_1\(3 downto 0)
    );
\icmp_ln56_5_reg_729_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln56_10_reg_7690,
      D => icmp_ln56_5_fu_318_p2,
      Q => icmp_ln56_5_reg_729,
      R => '0'
    );
icmp_ln56_6_fu_328_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln56_6_fu_328_p2,
      CO(2) => icmp_ln56_6_fu_328_p2_carry_n_4,
      CO(1) => icmp_ln56_6_fu_328_p2_carry_n_5,
      CO(0) => icmp_ln56_6_fu_328_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln56_6_reg_739_reg[0]_0\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln56_6_fu_328_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \icmp_ln56_6_reg_739_reg[0]_1\(3 downto 0)
    );
\icmp_ln56_6_reg_739_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln56_10_reg_7690,
      D => icmp_ln56_6_fu_328_p2,
      Q => icmp_ln56_6_reg_739,
      R => '0'
    );
icmp_ln56_7_fu_338_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln56_7_fu_338_p2,
      CO(2) => icmp_ln56_7_fu_338_p2_carry_n_4,
      CO(1) => icmp_ln56_7_fu_338_p2_carry_n_5,
      CO(0) => icmp_ln56_7_fu_338_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln56_7_reg_749_reg[0]_0\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln56_7_fu_338_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \icmp_ln56_7_reg_749_reg[0]_1\(3 downto 0)
    );
\icmp_ln56_7_reg_749_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln56_10_reg_7690,
      D => icmp_ln56_7_fu_338_p2,
      Q => icmp_ln56_7_reg_749,
      R => '0'
    );
icmp_ln56_8_fu_343_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln56_8_fu_343_p2,
      CO(2) => icmp_ln56_8_fu_343_p2_carry_n_4,
      CO(1) => icmp_ln56_8_fu_343_p2_carry_n_5,
      CO(0) => icmp_ln56_8_fu_343_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln56_8_reg_754_reg[0]_0\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln56_8_fu_343_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \icmp_ln56_8_reg_754_reg[0]_1\(3 downto 0)
    );
\icmp_ln56_8_reg_754_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln56_10_reg_7690,
      D => icmp_ln56_8_fu_343_p2,
      Q => icmp_ln56_8_reg_754,
      R => '0'
    );
icmp_ln56_9_fu_348_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln56_9_fu_348_p2,
      CO(2) => icmp_ln56_9_fu_348_p2_carry_n_4,
      CO(1) => icmp_ln56_9_fu_348_p2_carry_n_5,
      CO(0) => icmp_ln56_9_fu_348_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln56_9_reg_759_reg[0]_0\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln56_9_fu_348_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \icmp_ln56_9_reg_759_reg[0]_1\(3 downto 0)
    );
\icmp_ln56_9_reg_759_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln56_10_reg_7690,
      D => icmp_ln56_9_fu_348_p2,
      Q => icmp_ln56_9_reg_759,
      R => '0'
    );
icmp_ln56_fu_283_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln56_fu_283_p2,
      CO(2) => icmp_ln56_fu_283_p2_carry_n_4,
      CO(1) => icmp_ln56_fu_283_p2_carry_n_5,
      CO(0) => icmp_ln56_fu_283_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln56_reg_694_reg[0]_0\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln56_fu_283_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \icmp_ln56_reg_694_reg[0]_1\(3 downto 0)
    );
\icmp_ln56_reg_694_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln56_10_reg_7690,
      D => icmp_ln56_fu_283_p2,
      Q => icmp_ln56_reg_694,
      R => '0'
    );
icmp_ln890_1_fu_303_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln890_1_fu_303_p2,
      CO(2) => icmp_ln890_1_fu_303_p2_carry_n_4,
      CO(1) => icmp_ln890_1_fu_303_p2_carry_n_5,
      CO(0) => icmp_ln890_1_fu_303_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln890_1_reg_714_reg[0]_0\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln890_1_fu_303_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \icmp_ln890_1_reg_714_reg[0]_1\(3 downto 0)
    );
\icmp_ln890_1_reg_714_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln56_10_reg_7690,
      D => icmp_ln890_1_fu_303_p2,
      Q => icmp_ln890_1_reg_714,
      R => '0'
    );
icmp_ln890_2_fu_323_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln890_2_fu_323_p2,
      CO(2) => icmp_ln890_2_fu_323_p2_carry_n_4,
      CO(1) => icmp_ln890_2_fu_323_p2_carry_n_5,
      CO(0) => icmp_ln890_2_fu_323_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln890_2_reg_734_reg[0]_0\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln890_2_fu_323_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \icmp_ln890_2_reg_734_reg[0]_1\(3 downto 0)
    );
\icmp_ln890_2_reg_734_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln56_10_reg_7690,
      D => icmp_ln890_2_fu_323_p2,
      Q => icmp_ln890_2_reg_734,
      R => '0'
    );
icmp_ln890_3_fu_333_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln890_3_fu_333_p2,
      CO(2) => icmp_ln890_3_fu_333_p2_carry_n_4,
      CO(1) => icmp_ln890_3_fu_333_p2_carry_n_5,
      CO(0) => icmp_ln890_3_fu_333_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln890_3_reg_744_reg[0]_0\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln890_3_fu_333_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \icmp_ln890_3_reg_744_reg[0]_1\(3 downto 0)
    );
\icmp_ln890_3_reg_744_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln56_10_reg_7690,
      D => icmp_ln890_3_fu_333_p2,
      Q => icmp_ln890_3_reg_744,
      R => '0'
    );
icmp_ln890_4_fu_353_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln890_4_fu_353_p2,
      CO(2) => icmp_ln890_4_fu_353_p2_carry_n_4,
      CO(1) => icmp_ln890_4_fu_353_p2_carry_n_5,
      CO(0) => icmp_ln890_4_fu_353_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln890_4_reg_764_reg[0]_0\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln890_4_fu_353_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \icmp_ln890_4_reg_764_reg[0]_1\(3 downto 0)
    );
\icmp_ln890_4_reg_764_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln56_10_reg_7690,
      D => icmp_ln890_4_fu_353_p2,
      Q => icmp_ln890_4_reg_764,
      R => '0'
    );
icmp_ln890_5_fu_363_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln890_5_fu_363_p2,
      CO(2) => icmp_ln890_5_fu_363_p2_carry_n_4,
      CO(1) => icmp_ln890_5_fu_363_p2_carry_n_5,
      CO(0) => icmp_ln890_5_fu_363_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln890_5_reg_774_reg[0]_0\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln890_5_fu_363_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \icmp_ln890_5_reg_774_reg[0]_1\(3 downto 0)
    );
\icmp_ln890_5_reg_774_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln56_10_reg_7690,
      D => icmp_ln890_5_fu_363_p2,
      Q => icmp_ln890_5_reg_774,
      R => '0'
    );
icmp_ln890_fu_293_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln890_fu_293_p2,
      CO(2) => icmp_ln890_fu_293_p2_carry_n_4,
      CO(1) => icmp_ln890_fu_293_p2_carry_n_5,
      CO(0) => icmp_ln890_fu_293_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln890_reg_704_reg[0]_0\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln890_fu_293_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \icmp_ln890_reg_704_reg[0]_1\(3 downto 0)
    );
\icmp_ln890_reg_704_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln56_10_reg_7690,
      D => icmp_ln890_fu_293_p2,
      Q => icmp_ln890_reg_704,
      R => '0'
    );
icmp_ln92_fu_254_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln92_fu_254_p2_carry_n_3,
      CO(2) => icmp_ln92_fu_254_p2_carry_n_4,
      CO(1) => icmp_ln92_fu_254_p2_carry_n_5,
      CO(0) => icmp_ln92_fu_254_p2_carry_n_6,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln92_fu_254_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln92_fu_254_p2_carry_i_1_n_3,
      S(2) => icmp_ln92_fu_254_p2_carry_i_2_n_3,
      S(1) => icmp_ln92_fu_254_p2_carry_i_3_n_3,
      S(0) => icmp_ln92_fu_254_p2_carry_i_4_n_3
    );
\icmp_ln92_fu_254_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln92_fu_254_p2_carry_n_3,
      CO(3) => \icmp_ln92_fu_254_p2_carry__0_n_3\,
      CO(2) => \icmp_ln92_fu_254_p2_carry__0_n_4\,
      CO(1) => \icmp_ln92_fu_254_p2_carry__0_n_5\,
      CO(0) => \icmp_ln92_fu_254_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln92_fu_254_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln92_fu_254_p2_carry__0_i_1_n_3\,
      S(2) => \icmp_ln92_fu_254_p2_carry__0_i_2_n_3\,
      S(1) => \icmp_ln92_fu_254_p2_carry__0_i_3_n_3\,
      S(0) => \icmp_ln92_fu_254_p2_carry__0_i_4_n_3\
    );
\icmp_ln92_fu_254_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_229_reg(23),
      I1 => bound_reg_680(23),
      I2 => indvar_flatten_reg_229_reg(21),
      I3 => bound_reg_680(21),
      I4 => bound_reg_680(22),
      I5 => indvar_flatten_reg_229_reg(22),
      O => \icmp_ln92_fu_254_p2_carry__0_i_1_n_3\
    );
\icmp_ln92_fu_254_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_229_reg(18),
      I1 => bound_reg_680(18),
      I2 => indvar_flatten_reg_229_reg(19),
      I3 => bound_reg_680(19),
      I4 => bound_reg_680(20),
      I5 => indvar_flatten_reg_229_reg(20),
      O => \icmp_ln92_fu_254_p2_carry__0_i_2_n_3\
    );
\icmp_ln92_fu_254_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_229_reg(15),
      I1 => bound_reg_680(15),
      I2 => indvar_flatten_reg_229_reg(16),
      I3 => bound_reg_680(16),
      I4 => bound_reg_680(17),
      I5 => indvar_flatten_reg_229_reg(17),
      O => \icmp_ln92_fu_254_p2_carry__0_i_3_n_3\
    );
\icmp_ln92_fu_254_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_229_reg(12),
      I1 => bound_reg_680(12),
      I2 => indvar_flatten_reg_229_reg(13),
      I3 => bound_reg_680(13),
      I4 => bound_reg_680(14),
      I5 => indvar_flatten_reg_229_reg(14),
      O => \icmp_ln92_fu_254_p2_carry__0_i_4_n_3\
    );
\icmp_ln92_fu_254_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln92_fu_254_p2_carry__0_n_3\,
      CO(3) => \NLW_icmp_ln92_fu_254_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => ap_condition_pp0_exit_iter0_state5,
      CO(1) => \icmp_ln92_fu_254_p2_carry__1_n_5\,
      CO(0) => \icmp_ln92_fu_254_p2_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln92_fu_254_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln92_fu_254_p2_carry__1_i_1_n_3\,
      S(1) => \icmp_ln92_fu_254_p2_carry__1_i_2_n_3\,
      S(0) => \icmp_ln92_fu_254_p2_carry__1_i_3_n_3\
    );
\icmp_ln92_fu_254_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bound_reg_680(31),
      I1 => indvar_flatten_reg_229_reg(31),
      I2 => bound_reg_680(30),
      I3 => indvar_flatten_reg_229_reg(30),
      O => \icmp_ln92_fu_254_p2_carry__1_i_1_n_3\
    );
\icmp_ln92_fu_254_p2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_229_reg(27),
      I1 => bound_reg_680(27),
      I2 => indvar_flatten_reg_229_reg(28),
      I3 => bound_reg_680(28),
      I4 => bound_reg_680(29),
      I5 => indvar_flatten_reg_229_reg(29),
      O => \icmp_ln92_fu_254_p2_carry__1_i_2_n_3\
    );
\icmp_ln92_fu_254_p2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_229_reg(26),
      I1 => bound_reg_680(26),
      I2 => indvar_flatten_reg_229_reg(24),
      I3 => bound_reg_680(24),
      I4 => bound_reg_680(25),
      I5 => indvar_flatten_reg_229_reg(25),
      O => \icmp_ln92_fu_254_p2_carry__1_i_3_n_3\
    );
icmp_ln92_fu_254_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_229_reg(9),
      I1 => bound_reg_680(9),
      I2 => indvar_flatten_reg_229_reg(10),
      I3 => bound_reg_680(10),
      I4 => bound_reg_680(11),
      I5 => indvar_flatten_reg_229_reg(11),
      O => icmp_ln92_fu_254_p2_carry_i_1_n_3
    );
icmp_ln92_fu_254_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_229_reg(7),
      I1 => bound_reg_680(7),
      I2 => indvar_flatten_reg_229_reg(6),
      I3 => bound_reg_680(6),
      I4 => bound_reg_680(8),
      I5 => indvar_flatten_reg_229_reg(8),
      O => icmp_ln92_fu_254_p2_carry_i_2_n_3
    );
icmp_ln92_fu_254_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_229_reg(3),
      I1 => bound_reg_680(3),
      I2 => indvar_flatten_reg_229_reg(4),
      I3 => bound_reg_680(4),
      I4 => bound_reg_680(5),
      I5 => indvar_flatten_reg_229_reg(5),
      O => icmp_ln92_fu_254_p2_carry_i_3_n_3
    );
icmp_ln92_fu_254_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_229_reg(2),
      I1 => bound_reg_680(2),
      I2 => indvar_flatten_reg_229_reg(0),
      I3 => bound_reg_680(0),
      I4 => bound_reg_680(1),
      I5 => indvar_flatten_reg_229_reg(1),
      O => icmp_ln92_fu_254_p2_carry_i_4_n_3
    );
\icmp_ln92_reg_690[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state5,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_CS_fsm[5]_i_2__0_n_3\,
      I3 => \icmp_ln92_reg_690_reg_n_3_[0]\,
      O => \icmp_ln92_reg_690[0]_i_1_n_3\
    );
\icmp_ln92_reg_690_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \icmp_ln92_reg_690_reg_n_3_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_CS_fsm[5]_i_2__0_n_3\,
      I3 => icmp_ln92_reg_690_pp0_iter1_reg,
      O => \icmp_ln92_reg_690_pp0_iter1_reg[0]_i_1_n_3\
    );
\icmp_ln92_reg_690_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln92_reg_690_pp0_iter1_reg[0]_i_1_n_3\,
      Q => icmp_ln92_reg_690_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln92_reg_690_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln92_reg_690[0]_i_1_n_3\,
      Q => \icmp_ln92_reg_690_reg_n_3_[0]\,
      R => '0'
    );
\indvar_flatten_reg_229[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0000"
    )
        port map (
      I0 => \ap_CS_fsm[5]_i_2__0_n_3\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_condition_pp0_exit_iter0_state5,
      I4 => ap_CS_fsm_state4,
      O => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \ap_CS_fsm[5]_i_2__0_n_3\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_condition_pp0_exit_iter0_state5,
      O => indvar_flatten_reg_2290
    );
\indvar_flatten_reg_229[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_229_reg(0),
      O => \indvar_flatten_reg_229[0]_i_4_n_3\
    );
\indvar_flatten_reg_229_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[0]_i_3_n_10\,
      Q => indvar_flatten_reg_229_reg(0),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten_reg_229_reg[0]_i_3_n_3\,
      CO(2) => \indvar_flatten_reg_229_reg[0]_i_3_n_4\,
      CO(1) => \indvar_flatten_reg_229_reg[0]_i_3_n_5\,
      CO(0) => \indvar_flatten_reg_229_reg[0]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \indvar_flatten_reg_229_reg[0]_i_3_n_7\,
      O(2) => \indvar_flatten_reg_229_reg[0]_i_3_n_8\,
      O(1) => \indvar_flatten_reg_229_reg[0]_i_3_n_9\,
      O(0) => \indvar_flatten_reg_229_reg[0]_i_3_n_10\,
      S(3 downto 1) => indvar_flatten_reg_229_reg(3 downto 1),
      S(0) => \indvar_flatten_reg_229[0]_i_4_n_3\
    );
\indvar_flatten_reg_229_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[8]_i_1_n_8\,
      Q => indvar_flatten_reg_229_reg(10),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[8]_i_1_n_7\,
      Q => indvar_flatten_reg_229_reg(11),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[12]_i_1_n_10\,
      Q => indvar_flatten_reg_229_reg(12),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_229_reg[8]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_229_reg[12]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_229_reg[12]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_229_reg[12]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_229_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_229_reg[12]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_229_reg[12]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_229_reg[12]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_229_reg[12]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_229_reg(15 downto 12)
    );
\indvar_flatten_reg_229_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[12]_i_1_n_9\,
      Q => indvar_flatten_reg_229_reg(13),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[12]_i_1_n_8\,
      Q => indvar_flatten_reg_229_reg(14),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[12]_i_1_n_7\,
      Q => indvar_flatten_reg_229_reg(15),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[16]_i_1_n_10\,
      Q => indvar_flatten_reg_229_reg(16),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_229_reg[12]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_229_reg[16]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_229_reg[16]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_229_reg[16]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_229_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_229_reg[16]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_229_reg[16]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_229_reg[16]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_229_reg[16]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_229_reg(19 downto 16)
    );
\indvar_flatten_reg_229_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[16]_i_1_n_9\,
      Q => indvar_flatten_reg_229_reg(17),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[16]_i_1_n_8\,
      Q => indvar_flatten_reg_229_reg(18),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[16]_i_1_n_7\,
      Q => indvar_flatten_reg_229_reg(19),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[0]_i_3_n_9\,
      Q => indvar_flatten_reg_229_reg(1),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[20]_i_1_n_10\,
      Q => indvar_flatten_reg_229_reg(20),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_229_reg[16]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_229_reg[20]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_229_reg[20]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_229_reg[20]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_229_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_229_reg[20]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_229_reg[20]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_229_reg[20]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_229_reg[20]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_229_reg(23 downto 20)
    );
\indvar_flatten_reg_229_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[20]_i_1_n_9\,
      Q => indvar_flatten_reg_229_reg(21),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[20]_i_1_n_8\,
      Q => indvar_flatten_reg_229_reg(22),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[20]_i_1_n_7\,
      Q => indvar_flatten_reg_229_reg(23),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[24]_i_1_n_10\,
      Q => indvar_flatten_reg_229_reg(24),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_229_reg[20]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_229_reg[24]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_229_reg[24]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_229_reg[24]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_229_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_229_reg[24]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_229_reg[24]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_229_reg[24]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_229_reg[24]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_229_reg(27 downto 24)
    );
\indvar_flatten_reg_229_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[24]_i_1_n_9\,
      Q => indvar_flatten_reg_229_reg(25),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[24]_i_1_n_8\,
      Q => indvar_flatten_reg_229_reg(26),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[24]_i_1_n_7\,
      Q => indvar_flatten_reg_229_reg(27),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[28]_i_1_n_10\,
      Q => indvar_flatten_reg_229_reg(28),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_229_reg[24]_i_1_n_3\,
      CO(3) => \NLW_indvar_flatten_reg_229_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \indvar_flatten_reg_229_reg[28]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_229_reg[28]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_229_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_229_reg[28]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_229_reg[28]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_229_reg[28]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_229_reg[28]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_229_reg(31 downto 28)
    );
\indvar_flatten_reg_229_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[28]_i_1_n_9\,
      Q => indvar_flatten_reg_229_reg(29),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[0]_i_3_n_8\,
      Q => indvar_flatten_reg_229_reg(2),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[28]_i_1_n_8\,
      Q => indvar_flatten_reg_229_reg(30),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[28]_i_1_n_7\,
      Q => indvar_flatten_reg_229_reg(31),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[0]_i_3_n_7\,
      Q => indvar_flatten_reg_229_reg(3),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[4]_i_1_n_10\,
      Q => indvar_flatten_reg_229_reg(4),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_229_reg[0]_i_3_n_3\,
      CO(3) => \indvar_flatten_reg_229_reg[4]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_229_reg[4]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_229_reg[4]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_229_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_229_reg[4]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_229_reg[4]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_229_reg[4]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_229_reg[4]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_229_reg(7 downto 4)
    );
\indvar_flatten_reg_229_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[4]_i_1_n_9\,
      Q => indvar_flatten_reg_229_reg(5),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[4]_i_1_n_8\,
      Q => indvar_flatten_reg_229_reg(6),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[4]_i_1_n_7\,
      Q => indvar_flatten_reg_229_reg(7),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[8]_i_1_n_10\,
      Q => indvar_flatten_reg_229_reg(8),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_229_reg[4]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_229_reg[8]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_229_reg[8]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_229_reg[8]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_229_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_229_reg[8]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_229_reg[8]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_229_reg[8]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_229_reg[8]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_229_reg(11 downto 8)
    );
\indvar_flatten_reg_229_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[8]_i_1_n_9\,
      Q => indvar_flatten_reg_229_reg(9),
      R => indvar_flatten_reg_229
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040004040"
    )
        port map (
      I0 => icmp_ln92_reg_690_pp0_iter1_reg,
      I1 => ap_enable_reg_pp0_iter2_reg_n_3,
      I2 => img_out_data_full_n,
      I3 => img_in_data_empty_n,
      I4 => ap_enable_reg_pp0_iter1_reg_n_3,
      I5 => \icmp_ln92_reg_690_reg_n_3_[0]\,
      O => \^shiftreg_ce_0\
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => low_th_0_0_empty_n,
      O => \ap_CS_fsm_reg[5]_0\
    );
\internal_full_n_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => high_th_1_0_empty_n,
      O => \ap_CS_fsm_reg[5]_9\
    );
\internal_full_n_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => high_th_1_1_empty_n,
      O => \ap_CS_fsm_reg[5]_10\
    );
\internal_full_n_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => high_th_1_2_empty_n,
      O => \ap_CS_fsm_reg[5]_11\
    );
\internal_full_n_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => low_th_2_0_empty_n,
      O => \ap_CS_fsm_reg[5]_12\
    );
\internal_full_n_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => low_th_2_1_empty_n,
      O => \ap_CS_fsm_reg[5]_13\
    );
\internal_full_n_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => low_th_2_2_empty_n,
      O => \ap_CS_fsm_reg[5]_14\
    );
\internal_full_n_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => high_th_2_0_empty_n,
      O => \ap_CS_fsm_reg[5]_15\
    );
\internal_full_n_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => high_th_2_1_empty_n,
      O => \ap_CS_fsm_reg[5]_16\
    );
\internal_full_n_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => high_th_2_2_empty_n,
      O => \ap_CS_fsm_reg[5]_17\
    );
\internal_full_n_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => img_height_loc_i_channel_empty_n,
      O => \ap_CS_fsm_reg[5]_18\
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => low_th_0_1_empty_n,
      O => \ap_CS_fsm_reg[5]_1\
    );
\internal_full_n_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => img_width_loc_i_channel_empty_n,
      O => \ap_CS_fsm_reg[5]_19\
    );
\internal_full_n_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => low_th_0_2_empty_n,
      O => \ap_CS_fsm_reg[5]_2\
    );
\internal_full_n_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => high_th_0_0_empty_n,
      O => \ap_CS_fsm_reg[5]_3\
    );
\internal_full_n_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => high_th_0_1_empty_n,
      O => \ap_CS_fsm_reg[5]_4\
    );
\internal_full_n_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => high_th_0_2_empty_n,
      O => \ap_CS_fsm_reg[5]_5\
    );
\internal_full_n_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => low_th_1_0_empty_n,
      O => \ap_CS_fsm_reg[5]_6\
    );
\internal_full_n_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => low_th_1_1_empty_n,
      O => \ap_CS_fsm_reg[5]_7\
    );
\internal_full_n_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => low_th_1_2_empty_n,
      O => \ap_CS_fsm_reg[5]_8\
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800F7FFF7FF0800"
    )
        port map (
      I0 => p_3_in,
      I1 => img_in_data_empty_n,
      I2 => \icmp_ln92_reg_690_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_3,
      I4 => shiftReg_ce_1,
      I5 => \mOutPtr_reg[0]_0\,
      O => internal_empty_n_reg
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FBFB04"
    )
        port map (
      I0 => icmp_ln92_reg_690_pp0_iter1_reg,
      I1 => ap_enable_reg_pp0_iter2_reg_n_3,
      I2 => \ap_CS_fsm[5]_i_2__0_n_3\,
      I3 => B_V_data_1_sel_wr01_out,
      I4 => \mOutPtr_reg[0]_1\,
      O => \icmp_ln92_reg_690_pp0_iter1_reg_reg[0]_0\
    );
\mOutPtr[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[5]_i_2__0_n_3\,
      O => p_3_in
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBDBB44444244"
    )
        port map (
      I0 => \mOutPtr_reg[0]_1\,
      I1 => B_V_data_1_sel_wr01_out,
      I2 => \ap_CS_fsm[5]_i_2__0_n_3\,
      I3 => ap_enable_reg_pp0_iter2_reg_n_3,
      I4 => icmp_ln92_reg_690_pp0_iter1_reg,
      I5 => \mOutPtr_reg[1]\,
      O => \mOutPtr_reg[0]\
    );
\mOutPtr[1]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \ap_CS_fsm[5]_i_2__0_n_3\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => img_in_data_empty_n,
      I3 => \icmp_ln92_reg_690_reg_n_3_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_3,
      O => \ap_CS_fsm_reg[4]_0\
    );
mul_mul_16ns_16ns_32_4_1_U34: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_mul_mul_16ns_16ns_32_4_1
     port map (
      A(15 downto 0) => A(15 downto 0),
      B(15 downto 0) => B(15 downto 0),
      D(31) => mul_mul_16ns_16ns_32_4_1_U34_n_3,
      D(30) => mul_mul_16ns_16ns_32_4_1_U34_n_4,
      D(29) => mul_mul_16ns_16ns_32_4_1_U34_n_5,
      D(28) => mul_mul_16ns_16ns_32_4_1_U34_n_6,
      D(27) => mul_mul_16ns_16ns_32_4_1_U34_n_7,
      D(26) => mul_mul_16ns_16ns_32_4_1_U34_n_8,
      D(25) => mul_mul_16ns_16ns_32_4_1_U34_n_9,
      D(24) => mul_mul_16ns_16ns_32_4_1_U34_n_10,
      D(23) => mul_mul_16ns_16ns_32_4_1_U34_n_11,
      D(22) => mul_mul_16ns_16ns_32_4_1_U34_n_12,
      D(21) => mul_mul_16ns_16ns_32_4_1_U34_n_13,
      D(20) => mul_mul_16ns_16ns_32_4_1_U34_n_14,
      D(19) => mul_mul_16ns_16ns_32_4_1_U34_n_15,
      D(18) => mul_mul_16ns_16ns_32_4_1_U34_n_16,
      D(17) => mul_mul_16ns_16ns_32_4_1_U34_n_17,
      D(16) => mul_mul_16ns_16ns_32_4_1_U34_n_18,
      D(15) => mul_mul_16ns_16ns_32_4_1_U34_n_19,
      D(14) => mul_mul_16ns_16ns_32_4_1_U34_n_20,
      D(13) => mul_mul_16ns_16ns_32_4_1_U34_n_21,
      D(12) => mul_mul_16ns_16ns_32_4_1_U34_n_22,
      D(11) => mul_mul_16ns_16ns_32_4_1_U34_n_23,
      D(10) => mul_mul_16ns_16ns_32_4_1_U34_n_24,
      D(9) => mul_mul_16ns_16ns_32_4_1_U34_n_25,
      D(8) => mul_mul_16ns_16ns_32_4_1_U34_n_26,
      D(7) => mul_mul_16ns_16ns_32_4_1_U34_n_27,
      D(6) => mul_mul_16ns_16ns_32_4_1_U34_n_28,
      D(5) => mul_mul_16ns_16ns_32_4_1_U34_n_29,
      D(4) => mul_mul_16ns_16ns_32_4_1_U34_n_30,
      D(3) => mul_mul_16ns_16ns_32_4_1_U34_n_31,
      D(2) => mul_mul_16ns_16ns_32_4_1_U34_n_32,
      D(1) => mul_mul_16ns_16ns_32_4_1_U34_n_33,
      D(0) => mul_mul_16ns_16ns_32_4_1_U34_n_34,
      Q(2) => \^q\(1),
      Q(1) => ap_CS_fsm_pp0_stage0,
      Q(0) => \^q\(0),
      ap_clk => ap_clk,
      p_reg_reg => p_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel_colorthresholding_9_0_3_1080_1920_1_s is
  port (
    ap_rst_n_inv : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    \icmp_ln92_reg_690_pp0_iter1_reg_reg[0]\ : out STD_LOGIC;
    ap_sync_ready : out STD_LOGIC;
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg_0 : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_ce0 : out STD_LOGIC;
    shiftReg_ce_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC;
    \trunc_ln144_reg_638_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \low_th_2_1_fu_70_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \low_th_2_2_1_fu_82_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_th_2_0_1_fu_94_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_th_2_1_2_fu_106_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_th_2_2_2_fu_118_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \low_th_2_0_2_fu_114_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \low_th_2_1_2_fu_110_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \low_th_2_2_2_fu_102_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_th_2_0_2_fu_98_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_th_2_1_1_fu_90_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_th_2_2_1_fu_86_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \low_th_2_0_1_fu_78_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \low_th_2_1_1_fu_74_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \low_th_2_2_fu_66_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_th_2_0_fu_62_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_th_2_1_fu_54_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_th_2_2_fu_50_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_reg_694_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_reg_694_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_3_reg_719_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_3_reg_719_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln890_1_reg_714_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln890_1_reg_714_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln890_reg_704_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln890_reg_704_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_1_reg_699_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_1_reg_699_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_7_reg_749_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_7_reg_749_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln890_3_reg_744_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln890_3_reg_744_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_4_reg_724_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_4_reg_724_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_6_reg_739_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_6_reg_739_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_5_reg_729_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_5_reg_729_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln890_2_reg_734_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln890_2_reg_734_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_10_reg_769_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_10_reg_769_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_8_reg_754_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_8_reg_754_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_11_reg_779_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_11_reg_779_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln890_5_reg_774_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln890_5_reg_774_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln890_4_reg_764_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln890_4_reg_764_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_9_reg_759_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln56_9_reg_759_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    img_in_data_empty_n : in STD_LOGIC;
    shiftReg_ce_1 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    B_V_data_1_sel_wr01_out : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    shiftReg_ce_2 : in STD_LOGIC;
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC;
    shiftReg_ce_3 : in STD_LOGIC;
    img_in_rows_c9_empty_n : in STD_LOGIC;
    img_in_cols_c10_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg_0 : in STD_LOGIC;
    int_ap_idle_i_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : in STD_LOGIC;
    img_out_data_full_n : in STD_LOGIC;
    AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start : in STD_LOGIC;
    xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start : in STD_LOGIC;
    \SRL_SIG_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lower_threshold_q00 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[1]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_th_2_2_fu_50_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel_colorthresholding_9_0_3_1080_1920_1_s : entity is "colorthresholding_accel_colorthresholding_9_0_3_1080_1920_1_s";
end video_cp_colorthresholding_accel_0_colorthresholding_accel_colorthresholding_9_0_3_1080_1920_1_s;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel_colorthresholding_9_0_3_1080_1920_1_s is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_done_reg : STD_LOGIC;
  signal ap_return_0_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_1_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal ap_sync_channel_write_high_th_0_0 : STD_LOGIC;
  signal ap_sync_channel_write_high_th_0_1 : STD_LOGIC;
  signal ap_sync_channel_write_high_th_0_2 : STD_LOGIC;
  signal ap_sync_channel_write_high_th_1_0 : STD_LOGIC;
  signal ap_sync_channel_write_high_th_1_1 : STD_LOGIC;
  signal ap_sync_channel_write_high_th_1_2 : STD_LOGIC;
  signal ap_sync_channel_write_high_th_2_0 : STD_LOGIC;
  signal ap_sync_channel_write_high_th_2_1 : STD_LOGIC;
  signal ap_sync_channel_write_high_th_2_2 : STD_LOGIC;
  signal ap_sync_channel_write_low_th_0_0 : STD_LOGIC;
  signal ap_sync_channel_write_low_th_0_1 : STD_LOGIC;
  signal ap_sync_channel_write_low_th_0_2 : STD_LOGIC;
  signal ap_sync_channel_write_low_th_1_0 : STD_LOGIC;
  signal ap_sync_channel_write_low_th_1_1 : STD_LOGIC;
  signal ap_sync_channel_write_low_th_1_2 : STD_LOGIC;
  signal ap_sync_channel_write_low_th_2_0 : STD_LOGIC;
  signal ap_sync_channel_write_low_th_2_1 : STD_LOGIC;
  signal ap_sync_channel_write_low_th_2_2 : STD_LOGIC;
  signal ap_sync_reg_channel_write_high_th_0_0 : STD_LOGIC;
  signal ap_sync_reg_channel_write_high_th_0_1 : STD_LOGIC;
  signal ap_sync_reg_channel_write_high_th_0_2 : STD_LOGIC;
  signal ap_sync_reg_channel_write_high_th_1_0 : STD_LOGIC;
  signal ap_sync_reg_channel_write_high_th_1_1 : STD_LOGIC;
  signal ap_sync_reg_channel_write_high_th_1_2 : STD_LOGIC;
  signal ap_sync_reg_channel_write_high_th_2_0 : STD_LOGIC;
  signal ap_sync_reg_channel_write_high_th_2_1 : STD_LOGIC;
  signal ap_sync_reg_channel_write_high_th_2_2 : STD_LOGIC;
  signal ap_sync_reg_channel_write_img_height_loc_i_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_img_width_loc_i_channel_reg_n_3 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_0_0 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_0_1 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_0_2 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_1_0 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_1_1 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_1_2 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_2_0 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_2_1 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_2_2 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_2_2_reg_n_3 : STD_LOGIC;
  signal ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg_n_3 : STD_LOGIC;
  signal colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start : STD_LOGIC;
  signal colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_n_5 : STD_LOGIC;
  signal colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready : STD_LOGIC;
  signal colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_11 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_12 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_13 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_14 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_15 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_16 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_17 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_8 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12 : STD_LOGIC;
  signal colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_6 : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal high_th_0_0_empty_n : STD_LOGIC;
  signal high_th_0_0_full_n : STD_LOGIC;
  signal high_th_0_1_U_n_5 : STD_LOGIC;
  signal high_th_0_1_empty_n : STD_LOGIC;
  signal high_th_0_1_full_n : STD_LOGIC;
  signal high_th_0_2_empty_n : STD_LOGIC;
  signal high_th_0_2_full_n : STD_LOGIC;
  signal high_th_1_0_empty_n : STD_LOGIC;
  signal high_th_1_0_full_n : STD_LOGIC;
  signal high_th_1_1_empty_n : STD_LOGIC;
  signal high_th_1_1_full_n : STD_LOGIC;
  signal high_th_1_2_empty_n : STD_LOGIC;
  signal high_th_1_2_full_n : STD_LOGIC;
  signal high_th_2_0_U_n_5 : STD_LOGIC;
  signal high_th_2_0_U_n_6 : STD_LOGIC;
  signal high_th_2_0_empty_n : STD_LOGIC;
  signal high_th_2_0_full_n : STD_LOGIC;
  signal high_th_2_1_U_n_5 : STD_LOGIC;
  signal high_th_2_1_empty_n : STD_LOGIC;
  signal high_th_2_1_full_n : STD_LOGIC;
  signal high_th_2_2_empty_n : STD_LOGIC;
  signal high_th_2_2_full_n : STD_LOGIC;
  signal img_height_loc_i_channel_U_n_6 : STD_LOGIC;
  signal img_height_loc_i_channel_U_n_7 : STD_LOGIC;
  signal img_height_loc_i_channel_empty_n : STD_LOGIC;
  signal img_height_loc_i_channel_full_n : STD_LOGIC;
  signal img_width_loc_i_channel_U_n_5 : STD_LOGIC;
  signal img_width_loc_i_channel_empty_n : STD_LOGIC;
  signal img_width_loc_i_channel_full_n : STD_LOGIC;
  signal low_th_0_0_U_n_5 : STD_LOGIC;
  signal low_th_0_0_empty_n : STD_LOGIC;
  signal low_th_0_0_full_n : STD_LOGIC;
  signal low_th_0_1_empty_n : STD_LOGIC;
  signal low_th_0_1_full_n : STD_LOGIC;
  signal low_th_0_2_empty_n : STD_LOGIC;
  signal low_th_0_2_full_n : STD_LOGIC;
  signal low_th_1_0_empty_n : STD_LOGIC;
  signal low_th_1_0_full_n : STD_LOGIC;
  signal low_th_1_1_empty_n : STD_LOGIC;
  signal low_th_1_1_full_n : STD_LOGIC;
  signal low_th_1_2_empty_n : STD_LOGIC;
  signal low_th_1_2_full_n : STD_LOGIC;
  signal low_th_2_0_empty_n : STD_LOGIC;
  signal low_th_2_0_full_n : STD_LOGIC;
  signal low_th_2_1_empty_n : STD_LOGIC;
  signal low_th_2_1_full_n : STD_LOGIC;
  signal low_th_2_2_U_n_5 : STD_LOGIC;
  signal low_th_2_2_empty_n : STD_LOGIC;
  signal low_th_2_2_full_n : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_10 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_11 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_12 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_13 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_14 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_15 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_16 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_17 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_18 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_19 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_20 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_21 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_22 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_23 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_24 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_25 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_26 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_27 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_28 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_29 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_30 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_31 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_32 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_33 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_34 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_35 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_36 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_37 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_5 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_6 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_7 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_8 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_9 : STD_LOGIC;
  signal p_src_mat_cols_c_i_empty_n : STD_LOGIC;
  signal p_src_mat_cols_c_i_full_n : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_21 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_22 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_23 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_24 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_25 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_26 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_27 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_28 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_29 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_30 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_31 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_32 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_33 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_34 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_35 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_36 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_37 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_38 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_39 : STD_LOGIC;
  signal p_src_mat_rows_c_i_empty_n : STD_LOGIC;
  signal p_src_mat_rows_c_i_full_n : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^shiftreg_ce\ : STD_LOGIC;
  signal shiftReg_ce_10 : STD_LOGIC;
  signal shiftReg_ce_11 : STD_LOGIC;
  signal shiftReg_ce_12 : STD_LOGIC;
  signal shiftReg_ce_13 : STD_LOGIC;
  signal shiftReg_ce_14 : STD_LOGIC;
  signal shiftReg_ce_15 : STD_LOGIC;
  signal shiftReg_ce_16 : STD_LOGIC;
  signal shiftReg_ce_17 : STD_LOGIC;
  signal shiftReg_ce_18 : STD_LOGIC;
  signal shiftReg_ce_19 : STD_LOGIC;
  signal shiftReg_ce_20 : STD_LOGIC;
  signal shiftReg_ce_21 : STD_LOGIC;
  signal shiftReg_ce_4 : STD_LOGIC;
  signal shiftReg_ce_5 : STD_LOGIC;
  signal shiftReg_ce_6 : STD_LOGIC;
  signal shiftReg_ce_7 : STD_LOGIC;
  signal shiftReg_ce_8 : STD_LOGIC;
  signal shiftReg_ce_9 : STD_LOGIC;
  signal start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb_U_n_10 : STD_LOGIC;
  signal start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb_U_n_6 : STD_LOGIC;
  signal start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb_U_n_8 : STD_LOGIC;
  signal start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb_U_n_9 : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready : STD_LOGIC;
  signal xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_10 : STD_LOGIC;
  signal xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_11 : STD_LOGIC;
  signal xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_12 : STD_LOGIC;
  signal xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_13 : STD_LOGIC;
  signal xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_14 : STD_LOGIC;
  signal xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_15 : STD_LOGIC;
  signal xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_16 : STD_LOGIC;
  signal xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_17 : STD_LOGIC;
  signal xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_18 : STD_LOGIC;
  signal xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_19 : STD_LOGIC;
  signal xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_20 : STD_LOGIC;
  signal xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_21 : STD_LOGIC;
  signal xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_22 : STD_LOGIC;
  signal xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_23 : STD_LOGIC;
  signal xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_24 : STD_LOGIC;
  signal xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_25 : STD_LOGIC;
  signal xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_26 : STD_LOGIC;
  signal xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_27 : STD_LOGIC;
  signal xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_28 : STD_LOGIC;
  signal xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_29 : STD_LOGIC;
  signal xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_30 : STD_LOGIC;
  signal xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_8 : STD_LOGIC;
begin
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  shiftReg_ce <= \^shiftreg_ce\;
ap_sync_reg_channel_write_high_th_0_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_high_th_0_0,
      Q => ap_sync_reg_channel_write_high_th_0_0,
      R => ap_sync_reg_channel_write_low_th_2_2
    );
ap_sync_reg_channel_write_high_th_0_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_high_th_0_1,
      Q => ap_sync_reg_channel_write_high_th_0_1,
      R => ap_sync_reg_channel_write_low_th_2_2
    );
ap_sync_reg_channel_write_high_th_0_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_high_th_0_2,
      Q => ap_sync_reg_channel_write_high_th_0_2,
      R => ap_sync_reg_channel_write_low_th_2_2
    );
ap_sync_reg_channel_write_high_th_1_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_high_th_1_0,
      Q => ap_sync_reg_channel_write_high_th_1_0,
      R => ap_sync_reg_channel_write_low_th_2_2
    );
ap_sync_reg_channel_write_high_th_1_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_high_th_1_1,
      Q => ap_sync_reg_channel_write_high_th_1_1,
      R => ap_sync_reg_channel_write_low_th_2_2
    );
ap_sync_reg_channel_write_high_th_1_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_high_th_1_2,
      Q => ap_sync_reg_channel_write_high_th_1_2,
      R => ap_sync_reg_channel_write_low_th_2_2
    );
ap_sync_reg_channel_write_high_th_2_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_high_th_2_0,
      Q => ap_sync_reg_channel_write_high_th_2_0,
      R => ap_sync_reg_channel_write_low_th_2_2
    );
ap_sync_reg_channel_write_high_th_2_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_high_th_2_1,
      Q => ap_sync_reg_channel_write_high_th_2_1,
      R => ap_sync_reg_channel_write_low_th_2_2
    );
ap_sync_reg_channel_write_high_th_2_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_high_th_2_2,
      Q => ap_sync_reg_channel_write_high_th_2_2,
      R => ap_sync_reg_channel_write_low_th_2_2
    );
ap_sync_reg_channel_write_img_height_loc_i_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => p_src_mat_rows_c_i_U_n_39,
      Q => ap_sync_reg_channel_write_img_height_loc_i_channel,
      R => '0'
    );
ap_sync_reg_channel_write_img_width_loc_i_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => p_src_mat_rows_c_i_U_n_38,
      Q => ap_sync_reg_channel_write_img_width_loc_i_channel_reg_n_3,
      R => '0'
    );
ap_sync_reg_channel_write_low_th_0_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_low_th_0_0,
      Q => ap_sync_reg_channel_write_low_th_0_0,
      R => ap_sync_reg_channel_write_low_th_2_2
    );
ap_sync_reg_channel_write_low_th_0_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_low_th_0_1,
      Q => ap_sync_reg_channel_write_low_th_0_1,
      R => ap_sync_reg_channel_write_low_th_2_2
    );
ap_sync_reg_channel_write_low_th_0_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_low_th_0_2,
      Q => ap_sync_reg_channel_write_low_th_0_2,
      R => ap_sync_reg_channel_write_low_th_2_2
    );
ap_sync_reg_channel_write_low_th_1_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_low_th_1_0,
      Q => ap_sync_reg_channel_write_low_th_1_0,
      R => ap_sync_reg_channel_write_low_th_2_2
    );
ap_sync_reg_channel_write_low_th_1_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_low_th_1_1,
      Q => ap_sync_reg_channel_write_low_th_1_1,
      R => ap_sync_reg_channel_write_low_th_2_2
    );
ap_sync_reg_channel_write_low_th_1_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_low_th_1_2,
      Q => ap_sync_reg_channel_write_low_th_1_2,
      R => ap_sync_reg_channel_write_low_th_2_2
    );
ap_sync_reg_channel_write_low_th_2_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_low_th_2_0,
      Q => ap_sync_reg_channel_write_low_th_2_0,
      R => ap_sync_reg_channel_write_low_th_2_2
    );
ap_sync_reg_channel_write_low_th_2_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_low_th_2_1,
      Q => ap_sync_reg_channel_write_low_th_2_1,
      R => ap_sync_reg_channel_write_low_th_2_2
    );
ap_sync_reg_channel_write_low_th_2_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_low_th_2_2,
      Q => ap_sync_reg_channel_write_low_th_2_2_reg_n_3,
      R => ap_sync_reg_channel_write_low_th_2_2
    );
ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb_U_n_10,
      Q => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready,
      R => '0'
    );
ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb_U_n_9,
      Q => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg_n_3,
      R => '0'
    );
colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc
     port map (
      SS(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg_0 => colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_n_5,
      ap_done_reg_reg_1 => img_height_loc_i_channel_U_n_7,
      ap_return_0_preg(15 downto 0) => ap_return_0_preg(15 downto 0),
      \ap_return_0_preg_reg[0]_0\ => p_src_mat_rows_c_i_U_n_22,
      \ap_return_0_preg_reg[10]_0\ => p_src_mat_rows_c_i_U_n_32,
      \ap_return_0_preg_reg[11]_0\ => p_src_mat_rows_c_i_U_n_33,
      \ap_return_0_preg_reg[12]_0\ => p_src_mat_rows_c_i_U_n_34,
      \ap_return_0_preg_reg[13]_0\ => p_src_mat_rows_c_i_U_n_35,
      \ap_return_0_preg_reg[14]_0\ => p_src_mat_rows_c_i_U_n_36,
      \ap_return_0_preg_reg[15]_0\ => p_src_mat_rows_c_i_U_n_37,
      \ap_return_0_preg_reg[1]_0\ => p_src_mat_rows_c_i_U_n_23,
      \ap_return_0_preg_reg[2]_0\ => p_src_mat_rows_c_i_U_n_24,
      \ap_return_0_preg_reg[3]_0\ => p_src_mat_rows_c_i_U_n_25,
      \ap_return_0_preg_reg[4]_0\ => p_src_mat_rows_c_i_U_n_26,
      \ap_return_0_preg_reg[5]_0\ => p_src_mat_rows_c_i_U_n_27,
      \ap_return_0_preg_reg[6]_0\ => p_src_mat_rows_c_i_U_n_28,
      \ap_return_0_preg_reg[7]_0\ => p_src_mat_rows_c_i_U_n_29,
      \ap_return_0_preg_reg[8]_0\ => p_src_mat_rows_c_i_U_n_30,
      \ap_return_0_preg_reg[9]_0\ => p_src_mat_rows_c_i_U_n_31,
      ap_return_1_preg(15 downto 0) => ap_return_1_preg(15 downto 0),
      \ap_return_1_preg_reg[0]_0\ => p_src_mat_cols_c_i_U_n_21,
      \ap_return_1_preg_reg[10]_0\ => p_src_mat_cols_c_i_U_n_31,
      \ap_return_1_preg_reg[11]_0\ => p_src_mat_cols_c_i_U_n_32,
      \ap_return_1_preg_reg[12]_0\ => p_src_mat_cols_c_i_U_n_33,
      \ap_return_1_preg_reg[13]_0\ => p_src_mat_cols_c_i_U_n_34,
      \ap_return_1_preg_reg[14]_0\ => p_src_mat_cols_c_i_U_n_35,
      \ap_return_1_preg_reg[15]_0\ => p_src_mat_cols_c_i_U_n_36,
      \ap_return_1_preg_reg[1]_0\ => p_src_mat_cols_c_i_U_n_22,
      \ap_return_1_preg_reg[2]_0\ => p_src_mat_cols_c_i_U_n_23,
      \ap_return_1_preg_reg[3]_0\ => p_src_mat_cols_c_i_U_n_24,
      \ap_return_1_preg_reg[4]_0\ => p_src_mat_cols_c_i_U_n_25,
      \ap_return_1_preg_reg[5]_0\ => p_src_mat_cols_c_i_U_n_26,
      \ap_return_1_preg_reg[6]_0\ => p_src_mat_cols_c_i_U_n_27,
      \ap_return_1_preg_reg[7]_0\ => p_src_mat_cols_c_i_U_n_28,
      \ap_return_1_preg_reg[8]_0\ => p_src_mat_cols_c_i_U_n_29,
      \ap_return_1_preg_reg[9]_0\ => p_src_mat_cols_c_i_U_n_30,
      ap_rst_n => ap_rst_n,
      colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start => colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start,
      p_src_mat_cols_c_i_empty_n => p_src_mat_cols_c_i_empty_n,
      p_src_mat_rows_c_i_empty_n => p_src_mat_rows_c_i_empty_n
    );
colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => \^shiftreg_ce\,
      Q(1) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready,
      Q(0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_6,
      SS(0) => \^ap_rst_n_inv\,
      address0(1 downto 0) => address0(1 downto 0),
      \ap_CS_fsm_reg[0]_0\ => \ap_CS_fsm_reg[0]\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]\,
      ap_clk => ap_clk,
      ap_done_reg_reg_0 => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      ap_sync_channel_write_high_th_0_0 => ap_sync_channel_write_high_th_0_0,
      ap_sync_channel_write_high_th_0_1 => ap_sync_channel_write_high_th_0_1,
      ap_sync_channel_write_high_th_0_2 => ap_sync_channel_write_high_th_0_2,
      ap_sync_channel_write_high_th_1_0 => ap_sync_channel_write_high_th_1_0,
      ap_sync_channel_write_high_th_1_1 => ap_sync_channel_write_high_th_1_1,
      ap_sync_channel_write_high_th_1_2 => ap_sync_channel_write_high_th_1_2,
      ap_sync_channel_write_high_th_2_0 => ap_sync_channel_write_high_th_2_0,
      ap_sync_channel_write_high_th_2_1 => ap_sync_channel_write_high_th_2_1,
      ap_sync_channel_write_high_th_2_2 => ap_sync_channel_write_high_th_2_2,
      ap_sync_channel_write_low_th_0_0 => ap_sync_channel_write_low_th_0_0,
      ap_sync_channel_write_low_th_0_1 => ap_sync_channel_write_low_th_0_1,
      ap_sync_channel_write_low_th_0_2 => ap_sync_channel_write_low_th_0_2,
      ap_sync_channel_write_low_th_1_0 => ap_sync_channel_write_low_th_1_0,
      ap_sync_channel_write_low_th_1_1 => ap_sync_channel_write_low_th_1_1,
      ap_sync_channel_write_low_th_1_2 => ap_sync_channel_write_low_th_1_2,
      ap_sync_channel_write_low_th_2_0 => ap_sync_channel_write_low_th_2_0,
      ap_sync_channel_write_low_th_2_1 => ap_sync_channel_write_low_th_2_1,
      ap_sync_channel_write_low_th_2_2 => ap_sync_channel_write_low_th_2_2,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
      ap_sync_reg_channel_write_high_th_0_0 => ap_sync_reg_channel_write_high_th_0_0,
      ap_sync_reg_channel_write_high_th_0_1 => ap_sync_reg_channel_write_high_th_0_1,
      ap_sync_reg_channel_write_high_th_0_2 => ap_sync_reg_channel_write_high_th_0_2,
      ap_sync_reg_channel_write_high_th_1_0 => ap_sync_reg_channel_write_high_th_1_0,
      ap_sync_reg_channel_write_high_th_1_1 => ap_sync_reg_channel_write_high_th_1_1,
      ap_sync_reg_channel_write_high_th_1_2 => ap_sync_reg_channel_write_high_th_1_2,
      ap_sync_reg_channel_write_high_th_2_0 => ap_sync_reg_channel_write_high_th_2_0,
      ap_sync_reg_channel_write_high_th_2_1 => ap_sync_reg_channel_write_high_th_2_1,
      ap_sync_reg_channel_write_high_th_2_2 => ap_sync_reg_channel_write_high_th_2_2,
      ap_sync_reg_channel_write_low_th_0_0 => ap_sync_reg_channel_write_low_th_0_0,
      ap_sync_reg_channel_write_low_th_0_1 => ap_sync_reg_channel_write_low_th_0_1,
      ap_sync_reg_channel_write_low_th_0_2 => ap_sync_reg_channel_write_low_th_0_2,
      ap_sync_reg_channel_write_low_th_1_0 => ap_sync_reg_channel_write_low_th_1_0,
      ap_sync_reg_channel_write_low_th_1_1 => ap_sync_reg_channel_write_low_th_1_1,
      ap_sync_reg_channel_write_low_th_1_2 => ap_sync_reg_channel_write_low_th_1_2,
      ap_sync_reg_channel_write_low_th_2_0 => ap_sync_reg_channel_write_low_th_2_0,
      ap_sync_reg_channel_write_low_th_2_1 => ap_sync_reg_channel_write_low_th_2_1,
      ap_sync_reg_channel_write_low_th_2_2 => ap_sync_reg_channel_write_low_th_2_2,
      ap_sync_reg_channel_write_low_th_2_2_reg => ap_sync_reg_channel_write_low_th_2_2_reg_n_3,
      ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready,
      ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg_0,
      colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_ce0 => colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_ce0,
      high_th_0_0_full_n => high_th_0_0_full_n,
      high_th_0_1_full_n => high_th_0_1_full_n,
      high_th_0_2_full_n => high_th_0_2_full_n,
      high_th_1_0_full_n => high_th_1_0_full_n,
      high_th_1_1_full_n => high_th_1_1_full_n,
      high_th_1_2_full_n => high_th_1_2_full_n,
      \high_th_2_0_1_fu_94_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_3(7 downto 0),
      \high_th_2_0_2_fu_98_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_9(7 downto 0),
      \high_th_2_0_fu_62_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_15(7 downto 0),
      high_th_2_0_full_n => high_th_2_0_full_n,
      \high_th_2_1_1_fu_90_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_10(7 downto 0),
      \high_th_2_1_2_fu_106_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_4(7 downto 0),
      \high_th_2_1_fu_54_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_16(7 downto 0),
      high_th_2_1_full_n => high_th_2_1_full_n,
      \high_th_2_2_1_fu_86_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_11(7 downto 0),
      \high_th_2_2_2_fu_118_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_5(7 downto 0),
      \high_th_2_2_fu_50_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_17(7 downto 0),
      \high_th_2_2_fu_50_reg[7]_1\(7 downto 0) => \high_th_2_2_fu_50_reg[7]_0\(7 downto 0),
      high_th_2_2_full_n => high_th_2_2_full_n,
      int_ap_ready_reg => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg_n_3,
      low_th_0_0_full_n => low_th_0_0_full_n,
      low_th_0_1_full_n => low_th_0_1_full_n,
      low_th_0_2_full_n => low_th_0_2_full_n,
      low_th_1_0_full_n => low_th_1_0_full_n,
      low_th_1_1_full_n => low_th_1_1_full_n,
      low_th_1_2_full_n => low_th_1_2_full_n,
      \low_th_2_0_1_fu_78_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_12(7 downto 0),
      \low_th_2_0_2_fu_114_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_6(7 downto 0),
      \low_th_2_0_fu_58_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_0(7 downto 0),
      low_th_2_0_full_n => low_th_2_0_full_n,
      \low_th_2_1_1_fu_74_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_13(7 downto 0),
      \low_th_2_1_2_fu_110_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_7(7 downto 0),
      \low_th_2_1_fu_70_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_1(7 downto 0),
      low_th_2_1_full_n => low_th_2_1_full_n,
      \low_th_2_2_1_fu_82_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_2(7 downto 0),
      \low_th_2_2_2_fu_102_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_8(7 downto 0),
      \low_th_2_2_fu_66_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_14(7 downto 0),
      low_th_2_2_full_n => low_th_2_2_full_n,
      lower_threshold_q00(1 downto 0) => lower_threshold_q00(1 downto 0),
      shiftReg_ce => shiftReg_ce_21,
      shiftReg_ce_0 => shiftReg_ce_20,
      shiftReg_ce_1 => shiftReg_ce_19,
      shiftReg_ce_10 => shiftReg_ce_11,
      shiftReg_ce_11 => shiftReg_ce_10,
      shiftReg_ce_12 => shiftReg_ce_9,
      shiftReg_ce_13 => shiftReg_ce_8,
      shiftReg_ce_14 => shiftReg_ce_7,
      shiftReg_ce_15 => shiftReg_ce_6,
      shiftReg_ce_16 => shiftReg_ce_5,
      shiftReg_ce_17 => shiftReg_ce_4,
      shiftReg_ce_2 => shiftReg_ce_2,
      shiftReg_ce_3 => shiftReg_ce_18,
      shiftReg_ce_4 => shiftReg_ce_17,
      shiftReg_ce_5 => shiftReg_ce_16,
      shiftReg_ce_6 => shiftReg_ce_15,
      shiftReg_ce_7 => shiftReg_ce_14,
      shiftReg_ce_8 => shiftReg_ce_13,
      shiftReg_ce_9 => shiftReg_ce_12,
      \trunc_ln144_reg_638_reg[1]_0\ => \trunc_ln144_reg_638_reg[1]\
    );
colorthresholding_9_0_3_1080_1920_1_entry12_U0: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_colorthresholding_9_0_3_1080_1920_1_entry12
     port map (
      SS(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => p_src_mat_cols_c_i_U_n_37
    );
high_th_0_0_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S
     port map (
      Q(0) => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready,
      SS(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_channel_write_high_th_0_0 => ap_sync_reg_channel_write_high_th_0_0,
      high_th_0_0_empty_n => high_th_0_0_empty_n,
      high_th_0_0_full_n => high_th_0_0_full_n,
      \high_th_2_0_1_fu_94_reg[7]\(7 downto 0) => \high_th_2_0_1_fu_94_reg[7]\(7 downto 0),
      \in\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_3(7 downto 0),
      internal_full_n_reg_0 => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_13,
      \mOutPtr_reg[0]_0\ => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12,
      shiftReg_ce => shiftReg_ce_7
    );
high_th_0_1_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_10
     port map (
      Q(0) => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready,
      SS(0) => \^ap_rst_n_inv\,
      \ap_CS_fsm[1]_i_2\ => high_th_2_0_U_n_5,
      \ap_CS_fsm[1]_i_2_0\ => img_width_loc_i_channel_U_n_5,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_channel_write_high_th_0_1 => ap_sync_reg_channel_write_high_th_0_1,
      high_th_0_0_empty_n => high_th_0_0_empty_n,
      high_th_0_1_empty_n => high_th_0_1_empty_n,
      high_th_0_1_full_n => high_th_0_1_full_n,
      high_th_1_0_empty_n => high_th_1_0_empty_n,
      high_th_1_1_empty_n => high_th_1_1_empty_n,
      \high_th_2_1_2_fu_106_reg[7]\(7 downto 0) => \high_th_2_1_2_fu_106_reg[7]\(7 downto 0),
      \in\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_4(7 downto 0),
      internal_empty_n_reg_0 => high_th_0_1_U_n_5,
      internal_full_n_reg_0 => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_14,
      \mOutPtr_reg[0]_0\ => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12,
      shiftReg_ce => shiftReg_ce_8
    );
high_th_0_2_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_11
     port map (
      Q(0) => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready,
      SS(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_channel_write_high_th_0_2 => ap_sync_reg_channel_write_high_th_0_2,
      high_th_0_2_empty_n => high_th_0_2_empty_n,
      high_th_0_2_full_n => high_th_0_2_full_n,
      \high_th_2_2_2_fu_118_reg[7]\(7 downto 0) => \high_th_2_2_2_fu_118_reg[7]\(7 downto 0),
      \in\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_5(7 downto 0),
      internal_full_n_reg_0 => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_15,
      \mOutPtr_reg[0]_0\ => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12,
      shiftReg_ce => shiftReg_ce_9
    );
high_th_1_0_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_12
     port map (
      Q(0) => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready,
      SS(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_channel_write_high_th_1_0 => ap_sync_reg_channel_write_high_th_1_0,
      high_th_1_0_empty_n => high_th_1_0_empty_n,
      high_th_1_0_full_n => high_th_1_0_full_n,
      \high_th_2_0_2_fu_98_reg[7]\(7 downto 0) => \high_th_2_0_2_fu_98_reg[7]\(7 downto 0),
      \in\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_9(7 downto 0),
      internal_full_n_reg_0 => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_19,
      \mOutPtr_reg[0]_0\ => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12,
      shiftReg_ce => shiftReg_ce_13
    );
high_th_1_1_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_13
     port map (
      Q(0) => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready,
      SS(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_channel_write_high_th_1_1 => ap_sync_reg_channel_write_high_th_1_1,
      high_th_1_1_empty_n => high_th_1_1_empty_n,
      high_th_1_1_full_n => high_th_1_1_full_n,
      \high_th_2_1_1_fu_90_reg[7]\(7 downto 0) => \high_th_2_1_1_fu_90_reg[7]\(7 downto 0),
      \in\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_10(7 downto 0),
      internal_full_n_reg_0 => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_20,
      \mOutPtr_reg[0]_0\ => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12,
      shiftReg_ce => shiftReg_ce_14
    );
high_th_1_2_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_14
     port map (
      Q(0) => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready,
      SS(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_channel_write_high_th_1_2 => ap_sync_reg_channel_write_high_th_1_2,
      high_th_1_2_empty_n => high_th_1_2_empty_n,
      high_th_1_2_full_n => high_th_1_2_full_n,
      \high_th_2_2_1_fu_86_reg[7]\(7 downto 0) => \high_th_2_2_1_fu_86_reg[7]\(7 downto 0),
      \in\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_11(7 downto 0),
      internal_full_n_reg_0 => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_21,
      \mOutPtr_reg[0]_0\ => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12,
      shiftReg_ce => shiftReg_ce_15
    );
high_th_2_0_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_15
     port map (
      Q(0) => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready,
      SS(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_channel_write_high_th_2_0 => ap_sync_reg_channel_write_high_th_2_0,
      colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start => colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start,
      high_th_1_2_empty_n => high_th_1_2_empty_n,
      high_th_2_0_empty_n => high_th_2_0_empty_n,
      \high_th_2_0_fu_62_reg[7]\(7 downto 0) => \high_th_2_0_fu_62_reg[7]\(7 downto 0),
      high_th_2_0_full_n => high_th_2_0_full_n,
      high_th_2_2_empty_n => high_th_2_2_empty_n,
      \in\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_15(7 downto 0),
      internal_empty_n_reg_0 => high_th_2_0_U_n_5,
      internal_empty_n_reg_1 => high_th_2_0_U_n_6,
      internal_full_n_reg_0 => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_25,
      low_th_1_0_empty_n => low_th_1_0_empty_n,
      low_th_1_2_empty_n => low_th_1_2_empty_n,
      \mOutPtr_reg[0]_0\ => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12,
      shiftReg_ce => shiftReg_ce_19,
      xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start => xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start
    );
high_th_2_1_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_16
     port map (
      AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start => AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
      Q(0) => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready,
      SS(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_channel_write_high_th_2_1 => ap_sync_reg_channel_write_high_th_2_1,
      high_th_0_1_empty_n => high_th_0_1_empty_n,
      high_th_1_1_empty_n => high_th_1_1_empty_n,
      high_th_2_1_empty_n => high_th_2_1_empty_n,
      \high_th_2_1_fu_54_reg[7]\(7 downto 0) => \high_th_2_1_fu_54_reg[7]\(7 downto 0),
      high_th_2_1_full_n => high_th_2_1_full_n,
      high_th_2_2_empty_n => high_th_2_2_empty_n,
      img_height_loc_i_channel_empty_n => img_height_loc_i_channel_empty_n,
      img_width_loc_i_channel_empty_n => img_width_loc_i_channel_empty_n,
      \in\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_16(7 downto 0),
      int_ap_idle_reg => high_th_2_0_U_n_6,
      internal_empty_n_reg_0 => high_th_2_1_U_n_5,
      internal_full_n_reg_0 => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_26,
      low_th_1_0_empty_n => low_th_1_0_empty_n,
      low_th_1_1_empty_n => low_th_1_1_empty_n,
      low_th_2_1_empty_n => low_th_2_1_empty_n,
      \mOutPtr_reg[0]_0\ => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12,
      shiftReg_ce => shiftReg_ce_20
    );
high_th_2_2_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_17
     port map (
      Q(0) => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready,
      SS(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_channel_write_high_th_2_2 => ap_sync_reg_channel_write_high_th_2_2,
      high_th_2_2_empty_n => high_th_2_2_empty_n,
      \high_th_2_2_fu_50_reg[7]\(7 downto 0) => \high_th_2_2_fu_50_reg[7]\(7 downto 0),
      high_th_2_2_full_n => high_th_2_2_full_n,
      \in\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_17(7 downto 0),
      internal_full_n_reg_0 => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_27,
      \mOutPtr_reg[0]_0\ => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12,
      shiftReg_ce => shiftReg_ce_21
    );
img_height_loc_i_channel_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S
     port map (
      A(15 downto 0) => A(15 downto 0),
      D(0) => ap_NS_fsm(1),
      Q(1) => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready,
      Q(0) => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_10,
      \SRL_SIG_reg[0][15]\(15 downto 0) => data(15 downto 0),
      SS(0) => \^ap_rst_n_inv\,
      \ap_CS_fsm_reg[1]\ => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_30,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg => ap_sync_reg_channel_write_img_width_loc_i_channel_reg_n_3,
      ap_done_reg_reg_0 => p_src_mat_rows_c_i_U_n_21,
      ap_idle => ap_idle,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => img_height_loc_i_channel_U_n_7,
      ap_sync_reg_channel_write_img_height_loc_i_channel => ap_sync_reg_channel_write_img_height_loc_i_channel,
      colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start => colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start,
      high_th_0_2_empty_n => high_th_0_2_empty_n,
      img_height_loc_i_channel_empty_n => img_height_loc_i_channel_empty_n,
      img_height_loc_i_channel_full_n => img_height_loc_i_channel_full_n,
      img_width_loc_i_channel_full_n => img_width_loc_i_channel_full_n,
      int_ap_idle_reg => high_th_2_1_U_n_5,
      int_ap_idle_reg_0 => start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb_U_n_8,
      int_ap_idle_reg_1 => int_ap_idle_reg,
      int_ap_idle_reg_2 => low_th_2_2_U_n_5,
      int_ap_idle_reg_3 => high_th_0_1_U_n_5,
      internal_empty_n_reg_0 => img_height_loc_i_channel_U_n_6,
      internal_full_n_reg_0 => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_28,
      low_th_0_0_empty_n => low_th_0_0_empty_n,
      low_th_0_2_empty_n => low_th_0_2_empty_n,
      low_th_1_1_empty_n => low_th_1_1_empty_n,
      low_th_1_2_empty_n => low_th_1_2_empty_n,
      low_th_2_1_empty_n => low_th_2_1_empty_n,
      low_th_2_2_empty_n => low_th_2_2_empty_n,
      p_src_mat_cols_c_i_empty_n => p_src_mat_cols_c_i_empty_n,
      p_src_mat_rows_c_i_empty_n => p_src_mat_rows_c_i_empty_n
    );
img_width_loc_i_channel_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_18
     port map (
      B(15 downto 0) => \^q\(15 downto 0),
      D(15) => p_src_mat_cols_c_i_U_n_5,
      D(14) => p_src_mat_cols_c_i_U_n_6,
      D(13) => p_src_mat_cols_c_i_U_n_7,
      D(12) => p_src_mat_cols_c_i_U_n_8,
      D(11) => p_src_mat_cols_c_i_U_n_9,
      D(10) => p_src_mat_cols_c_i_U_n_10,
      D(9) => p_src_mat_cols_c_i_U_n_11,
      D(8) => p_src_mat_cols_c_i_U_n_12,
      D(7) => p_src_mat_cols_c_i_U_n_13,
      D(6) => p_src_mat_cols_c_i_U_n_14,
      D(5) => p_src_mat_cols_c_i_U_n_15,
      D(4) => p_src_mat_cols_c_i_U_n_16,
      D(3) => p_src_mat_cols_c_i_U_n_17,
      D(2) => p_src_mat_cols_c_i_U_n_18,
      D(1) => p_src_mat_cols_c_i_U_n_19,
      D(0) => p_src_mat_cols_c_i_U_n_20,
      Q(0) => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready,
      \SRL_SIG_reg[0][15]\ => ap_sync_reg_channel_write_img_width_loc_i_channel_reg_n_3,
      SS(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start => colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start,
      high_th_2_1_empty_n => high_th_2_1_empty_n,
      img_width_loc_i_channel_empty_n => img_width_loc_i_channel_empty_n,
      img_width_loc_i_channel_full_n => img_width_loc_i_channel_full_n,
      internal_empty_n_reg_0 => img_width_loc_i_channel_U_n_5,
      internal_full_n_reg_0 => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_29,
      low_th_0_1_empty_n => low_th_0_1_empty_n,
      low_th_2_0_empty_n => low_th_2_0_empty_n,
      p_src_mat_cols_c_i_empty_n => p_src_mat_cols_c_i_empty_n,
      p_src_mat_rows_c_i_empty_n => p_src_mat_rows_c_i_empty_n
    );
low_th_0_0_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_19
     port map (
      Q(0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_6,
      SS(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_channel_write_low_th_0_0 => ap_sync_reg_channel_write_low_th_0_0,
      ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready,
      ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg => low_th_0_0_U_n_5,
      high_th_1_0_empty_n => high_th_1_0_empty_n,
      \in\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_0(7 downto 0),
      int_ap_idle_i_3 => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg_0,
      int_ap_idle_i_3_0(0) => int_ap_idle_i_3(0),
      internal_full_n_reg_0 => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_8,
      low_th_0_0_empty_n => low_th_0_0_empty_n,
      low_th_0_0_full_n => low_th_0_0_full_n,
      \mOutPtr_reg[0]_0\ => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12,
      \mOutPtr_reg[2]_0\(0) => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready,
      \out\(7 downto 0) => \out\(7 downto 0),
      shiftReg_ce => shiftReg_ce_4
    );
low_th_0_1_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_20
     port map (
      Q(0) => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready,
      SS(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_channel_write_low_th_0_1 => ap_sync_reg_channel_write_low_th_0_1,
      \in\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_1(7 downto 0),
      internal_full_n_reg_0 => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_11,
      low_th_0_1_empty_n => low_th_0_1_empty_n,
      low_th_0_1_full_n => low_th_0_1_full_n,
      \low_th_2_1_fu_70_reg[7]\(7 downto 0) => \low_th_2_1_fu_70_reg[7]\(7 downto 0),
      \mOutPtr_reg[0]_0\ => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12,
      shiftReg_ce => shiftReg_ce_5
    );
low_th_0_2_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_21
     port map (
      Q(0) => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready,
      SS(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_channel_write_low_th_0_2 => ap_sync_reg_channel_write_low_th_0_2,
      \in\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_2(7 downto 0),
      internal_full_n_reg_0 => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_12,
      low_th_0_2_empty_n => low_th_0_2_empty_n,
      low_th_0_2_full_n => low_th_0_2_full_n,
      \low_th_2_2_1_fu_82_reg[7]\(7 downto 0) => \low_th_2_2_1_fu_82_reg[7]\(7 downto 0),
      \mOutPtr_reg[0]_0\ => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12,
      shiftReg_ce => shiftReg_ce_6
    );
low_th_1_0_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_22
     port map (
      Q(0) => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready,
      SS(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_channel_write_low_th_1_0 => ap_sync_reg_channel_write_low_th_1_0,
      \in\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_6(7 downto 0),
      internal_full_n_reg_0 => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_16,
      low_th_1_0_empty_n => low_th_1_0_empty_n,
      low_th_1_0_full_n => low_th_1_0_full_n,
      \low_th_2_0_2_fu_114_reg[7]\(7 downto 0) => \low_th_2_0_2_fu_114_reg[7]\(7 downto 0),
      \mOutPtr_reg[0]_0\ => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12,
      shiftReg_ce => shiftReg_ce_10
    );
low_th_1_1_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_23
     port map (
      Q(0) => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready,
      SS(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_channel_write_low_th_1_1 => ap_sync_reg_channel_write_low_th_1_1,
      \in\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_7(7 downto 0),
      internal_full_n_reg_0 => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_17,
      low_th_1_1_empty_n => low_th_1_1_empty_n,
      low_th_1_1_full_n => low_th_1_1_full_n,
      \low_th_2_1_2_fu_110_reg[7]\(7 downto 0) => \low_th_2_1_2_fu_110_reg[7]\(7 downto 0),
      \mOutPtr_reg[0]_0\ => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12,
      shiftReg_ce => shiftReg_ce_11
    );
low_th_1_2_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_24
     port map (
      Q(0) => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready,
      SS(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_channel_write_low_th_1_2 => ap_sync_reg_channel_write_low_th_1_2,
      \in\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_8(7 downto 0),
      internal_full_n_reg_0 => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_18,
      low_th_1_2_empty_n => low_th_1_2_empty_n,
      low_th_1_2_full_n => low_th_1_2_full_n,
      \low_th_2_2_2_fu_102_reg[7]\(7 downto 0) => \low_th_2_2_2_fu_102_reg[7]\(7 downto 0),
      \mOutPtr_reg[0]_0\ => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12,
      shiftReg_ce => shiftReg_ce_12
    );
low_th_2_0_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_25
     port map (
      Q(0) => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready,
      SS(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_channel_write_low_th_2_0 => ap_sync_reg_channel_write_low_th_2_0,
      \in\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_12(7 downto 0),
      internal_full_n_reg_0 => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_22,
      \low_th_2_0_1_fu_78_reg[7]\(7 downto 0) => \low_th_2_0_1_fu_78_reg[7]\(7 downto 0),
      low_th_2_0_empty_n => low_th_2_0_empty_n,
      low_th_2_0_full_n => low_th_2_0_full_n,
      \mOutPtr_reg[0]_0\ => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12,
      shiftReg_ce => shiftReg_ce_16
    );
low_th_2_1_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_26
     port map (
      Q(0) => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready,
      SS(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_channel_write_low_th_2_1 => ap_sync_reg_channel_write_low_th_2_1,
      \in\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_13(7 downto 0),
      internal_full_n_reg_0 => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_23,
      \low_th_2_1_1_fu_74_reg[7]\(7 downto 0) => \low_th_2_1_1_fu_74_reg[7]\(7 downto 0),
      low_th_2_1_empty_n => low_th_2_1_empty_n,
      low_th_2_1_full_n => low_th_2_1_full_n,
      \mOutPtr_reg[0]_0\ => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12,
      shiftReg_ce => shiftReg_ce_17
    );
low_th_2_2_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d3_S_27
     port map (
      Q(0) => Q(0),
      SS(0) => \^ap_rst_n_inv\,
      \ap_CS_fsm_reg[0]\ => low_th_2_2_U_n_5,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      high_th_0_0_empty_n => high_th_0_0_empty_n,
      high_th_0_2_empty_n => high_th_0_2_empty_n,
      high_th_1_2_empty_n => high_th_1_2_empty_n,
      \in\(7 downto 0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_14(7 downto 0),
      int_ap_idle_reg => low_th_0_0_U_n_5,
      internal_full_n_reg_0 => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_24,
      low_th_0_1_empty_n => low_th_0_1_empty_n,
      low_th_0_2_empty_n => low_th_0_2_empty_n,
      low_th_2_0_empty_n => low_th_2_0_empty_n,
      low_th_2_2_empty_n => low_th_2_2_empty_n,
      \low_th_2_2_fu_66_reg[7]\(7 downto 0) => \low_th_2_2_fu_66_reg[7]\(7 downto 0),
      low_th_2_2_full_n => low_th_2_2_full_n,
      \mOutPtr_reg[0]_0\ => ap_sync_reg_channel_write_low_th_2_2_reg_n_3,
      \mOutPtr_reg[0]_1\ => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_n_12,
      \mOutPtr_reg[2]_0\(0) => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready,
      shiftReg_ce => shiftReg_ce_18
    );
p_src_mat_cols_c_i_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_28
     port map (
      D(15) => p_src_mat_cols_c_i_U_n_5,
      D(14) => p_src_mat_cols_c_i_U_n_6,
      D(13) => p_src_mat_cols_c_i_U_n_7,
      D(12) => p_src_mat_cols_c_i_U_n_8,
      D(11) => p_src_mat_cols_c_i_U_n_9,
      D(10) => p_src_mat_cols_c_i_U_n_10,
      D(9) => p_src_mat_cols_c_i_U_n_11,
      D(8) => p_src_mat_cols_c_i_U_n_12,
      D(7) => p_src_mat_cols_c_i_U_n_13,
      D(6) => p_src_mat_cols_c_i_U_n_14,
      D(5) => p_src_mat_cols_c_i_U_n_15,
      D(4) => p_src_mat_cols_c_i_U_n_16,
      D(3) => p_src_mat_cols_c_i_U_n_17,
      D(2) => p_src_mat_cols_c_i_U_n_18,
      D(1) => p_src_mat_cols_c_i_U_n_19,
      D(0) => p_src_mat_cols_c_i_U_n_20,
      E(0) => \^shiftreg_ce\,
      \SRL_SIG_reg[0][0]\ => p_src_mat_cols_c_i_U_n_21,
      \SRL_SIG_reg[0][10]\ => p_src_mat_cols_c_i_U_n_31,
      \SRL_SIG_reg[0][11]\ => p_src_mat_cols_c_i_U_n_32,
      \SRL_SIG_reg[0][12]\ => p_src_mat_cols_c_i_U_n_33,
      \SRL_SIG_reg[0][13]\ => p_src_mat_cols_c_i_U_n_34,
      \SRL_SIG_reg[0][14]\ => p_src_mat_cols_c_i_U_n_35,
      \SRL_SIG_reg[0][15]\ => p_src_mat_cols_c_i_U_n_36,
      \SRL_SIG_reg[0][15]_0\ => colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_n_5,
      \SRL_SIG_reg[0][15]_1\(15 downto 0) => \SRL_SIG_reg[0][15]_0\(15 downto 0),
      \SRL_SIG_reg[0][1]\ => p_src_mat_cols_c_i_U_n_22,
      \SRL_SIG_reg[0][2]\ => p_src_mat_cols_c_i_U_n_23,
      \SRL_SIG_reg[0][3]\ => p_src_mat_cols_c_i_U_n_24,
      \SRL_SIG_reg[0][4]\ => p_src_mat_cols_c_i_U_n_25,
      \SRL_SIG_reg[0][5]\ => p_src_mat_cols_c_i_U_n_26,
      \SRL_SIG_reg[0][6]\ => p_src_mat_cols_c_i_U_n_27,
      \SRL_SIG_reg[0][7]\ => p_src_mat_cols_c_i_U_n_28,
      \SRL_SIG_reg[0][8]\ => p_src_mat_cols_c_i_U_n_29,
      \SRL_SIG_reg[0][9]\ => p_src_mat_cols_c_i_U_n_30,
      SS(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_return_1_preg(15 downto 0) => ap_return_1_preg(15 downto 0),
      ap_rst_n => ap_rst_n,
      img_in_cols_c10_empty_n => img_in_cols_c10_empty_n,
      img_in_rows_c9_empty_n => img_in_rows_c9_empty_n,
      internal_full_n_reg_0 => p_src_mat_cols_c_i_U_n_37,
      \mOutPtr_reg[1]_0\(0) => start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb_U_n_6,
      p_src_mat_cols_c_i_empty_n => p_src_mat_cols_c_i_empty_n,
      p_src_mat_cols_c_i_full_n => p_src_mat_cols_c_i_full_n,
      p_src_mat_rows_c_i_full_n => p_src_mat_rows_c_i_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg => start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb_U_n_8
    );
p_src_mat_rows_c_i_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w16_d2_S_29
     port map (
      E(0) => \^shiftreg_ce\,
      \SRL_SIG_reg[0][0]\ => p_src_mat_rows_c_i_U_n_22,
      \SRL_SIG_reg[0][10]\ => p_src_mat_rows_c_i_U_n_32,
      \SRL_SIG_reg[0][11]\ => p_src_mat_rows_c_i_U_n_33,
      \SRL_SIG_reg[0][12]\ => p_src_mat_rows_c_i_U_n_34,
      \SRL_SIG_reg[0][13]\ => p_src_mat_rows_c_i_U_n_35,
      \SRL_SIG_reg[0][14]\ => p_src_mat_rows_c_i_U_n_36,
      \SRL_SIG_reg[0][15]\(15 downto 0) => data(15 downto 0),
      \SRL_SIG_reg[0][15]_0\ => p_src_mat_rows_c_i_U_n_37,
      \SRL_SIG_reg[0][15]_1\ => colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_n_5,
      \SRL_SIG_reg[0][15]_2\(15 downto 0) => \SRL_SIG_reg[0][15]\(15 downto 0),
      \SRL_SIG_reg[0][1]\ => p_src_mat_rows_c_i_U_n_23,
      \SRL_SIG_reg[0][2]\ => p_src_mat_rows_c_i_U_n_24,
      \SRL_SIG_reg[0][3]\ => p_src_mat_rows_c_i_U_n_25,
      \SRL_SIG_reg[0][4]\ => p_src_mat_rows_c_i_U_n_26,
      \SRL_SIG_reg[0][5]\ => p_src_mat_rows_c_i_U_n_27,
      \SRL_SIG_reg[0][6]\ => p_src_mat_rows_c_i_U_n_28,
      \SRL_SIG_reg[0][7]\ => p_src_mat_rows_c_i_U_n_29,
      \SRL_SIG_reg[0][8]\ => p_src_mat_rows_c_i_U_n_30,
      \SRL_SIG_reg[0][9]\ => p_src_mat_rows_c_i_U_n_31,
      SS(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_return_0_preg(15 downto 0) => ap_return_0_preg(15 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => p_src_mat_rows_c_i_U_n_38,
      ap_rst_n_1 => p_src_mat_rows_c_i_U_n_39,
      ap_sync_reg_channel_write_img_height_loc_i_channel => ap_sync_reg_channel_write_img_height_loc_i_channel,
      ap_sync_reg_channel_write_img_width_loc_i_channel_reg => ap_sync_reg_channel_write_img_width_loc_i_channel_reg_n_3,
      colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start => colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start,
      img_height_loc_i_channel_full_n => img_height_loc_i_channel_full_n,
      img_width_loc_i_channel_full_n => img_width_loc_i_channel_full_n,
      internal_empty_n_reg_0 => p_src_mat_rows_c_i_U_n_21,
      \mOutPtr_reg[0]_0\(0) => start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb_U_n_6,
      p_src_mat_cols_c_i_empty_n => p_src_mat_cols_c_i_empty_n,
      p_src_mat_rows_c_i_empty_n => p_src_mat_rows_c_i_empty_n,
      p_src_mat_rows_c_i_full_n => p_src_mat_rows_c_i_full_n
    );
start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb
     port map (
      E(0) => \^shiftreg_ce\,
      Q(0) => colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready,
      SS(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb_U_n_9,
      ap_rst_n_1 => start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb_U_n_10,
      ap_start => ap_start,
      ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready,
      ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg_0,
      ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg,
      ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg_n_3,
      colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start => colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_ap_start,
      img_in_cols_c10_empty_n => img_in_cols_c10_empty_n,
      img_in_rows_c9_empty_n => img_in_rows_c9_empty_n,
      internal_empty_n_reg_0(0) => start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb_U_n_6,
      internal_full_n_reg_0(0) => E(0),
      internal_full_n_reg_1 => start_for_colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1bkb_U_n_8,
      \mOutPtr_reg[1]_0\ => \ap_CS_fsm_reg[0]\,
      \mOutPtr_reg[1]_1\ => colorthresholding_9_0_3_1080_1920_1_Block_colorthresholding_9_0_3_1080_1920_1_exit_proc_U0_n_5,
      p_src_mat_cols_c_i_empty_n => p_src_mat_cols_c_i_empty_n,
      p_src_mat_cols_c_i_full_n => p_src_mat_cols_c_i_full_n,
      p_src_mat_rows_c_i_empty_n => p_src_mat_rows_c_i_empty_n,
      p_src_mat_rows_c_i_full_n => p_src_mat_rows_c_i_full_n,
      shiftReg_ce_3 => shiftReg_ce_3,
      start_once_reg => start_once_reg
    );
xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_xFInRange_9_0_1080_1920_15_0_1_9_1_3_s
     port map (
      A(15 downto 0) => A(15 downto 0),
      B(15 downto 0) => \^q\(15 downto 0),
      B_V_data_1_sel_wr01_out => B_V_data_1_sel_wr01_out,
      D(0) => ap_NS_fsm(1),
      DI(3 downto 0) => DI(3 downto 0),
      Q(1) => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_ap_ready,
      Q(0) => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_10,
      S(3 downto 0) => S(3 downto 0),
      \SRL_SIG_reg[0][7]\ => \SRL_SIG_reg[0][7]\,
      \SRL_SIG_reg[0][7]_0\ => \SRL_SIG_reg[0][7]_0\,
      \SRL_SIG_reg[0]_4\(0) => \SRL_SIG_reg[0]_4\(0),
      \SRL_SIG_reg[1]_5\(0) => \SRL_SIG_reg[1]_5\(0),
      SS(0) => \^ap_rst_n_inv\,
      \ap_CS_fsm_reg[4]_0\ => \ap_CS_fsm_reg[4]\,
      \ap_CS_fsm_reg[4]_1\ => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_30,
      \ap_CS_fsm_reg[5]_0\ => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_8,
      \ap_CS_fsm_reg[5]_1\ => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_11,
      \ap_CS_fsm_reg[5]_10\ => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_20,
      \ap_CS_fsm_reg[5]_11\ => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_21,
      \ap_CS_fsm_reg[5]_12\ => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_22,
      \ap_CS_fsm_reg[5]_13\ => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_23,
      \ap_CS_fsm_reg[5]_14\ => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_24,
      \ap_CS_fsm_reg[5]_15\ => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_25,
      \ap_CS_fsm_reg[5]_16\ => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_26,
      \ap_CS_fsm_reg[5]_17\ => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_27,
      \ap_CS_fsm_reg[5]_18\ => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_28,
      \ap_CS_fsm_reg[5]_19\ => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_29,
      \ap_CS_fsm_reg[5]_2\ => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_12,
      \ap_CS_fsm_reg[5]_3\ => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_13,
      \ap_CS_fsm_reg[5]_4\ => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_14,
      \ap_CS_fsm_reg[5]_5\ => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_15,
      \ap_CS_fsm_reg[5]_6\ => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_16,
      \ap_CS_fsm_reg[5]_7\ => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_17,
      \ap_CS_fsm_reg[5]_8\ => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_18,
      \ap_CS_fsm_reg[5]_9\ => xFInRange_9_0_1080_1920_15_0_1_9_1_3_U0_n_19,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      high_th_0_0_empty_n => high_th_0_0_empty_n,
      high_th_0_1_empty_n => high_th_0_1_empty_n,
      high_th_0_2_empty_n => high_th_0_2_empty_n,
      high_th_1_0_empty_n => high_th_1_0_empty_n,
      high_th_1_1_empty_n => high_th_1_1_empty_n,
      high_th_1_2_empty_n => high_th_1_2_empty_n,
      high_th_2_0_empty_n => high_th_2_0_empty_n,
      high_th_2_1_empty_n => high_th_2_1_empty_n,
      high_th_2_2_empty_n => high_th_2_2_empty_n,
      \icmp_ln56_10_reg_769_reg[0]_0\(3 downto 0) => \icmp_ln56_10_reg_769_reg[0]\(3 downto 0),
      \icmp_ln56_10_reg_769_reg[0]_1\(3 downto 0) => \icmp_ln56_10_reg_769_reg[0]_0\(3 downto 0),
      \icmp_ln56_11_reg_779_reg[0]_0\(3 downto 0) => \icmp_ln56_11_reg_779_reg[0]\(3 downto 0),
      \icmp_ln56_11_reg_779_reg[0]_1\(3 downto 0) => \icmp_ln56_11_reg_779_reg[0]_0\(3 downto 0),
      \icmp_ln56_1_reg_699_reg[0]_0\(3 downto 0) => \icmp_ln56_1_reg_699_reg[0]\(3 downto 0),
      \icmp_ln56_1_reg_699_reg[0]_1\(3 downto 0) => \icmp_ln56_1_reg_699_reg[0]_0\(3 downto 0),
      \icmp_ln56_3_reg_719_reg[0]_0\(3 downto 0) => \icmp_ln56_3_reg_719_reg[0]\(3 downto 0),
      \icmp_ln56_3_reg_719_reg[0]_1\(3 downto 0) => \icmp_ln56_3_reg_719_reg[0]_0\(3 downto 0),
      \icmp_ln56_4_reg_724_reg[0]_0\(3 downto 0) => \icmp_ln56_4_reg_724_reg[0]\(3 downto 0),
      \icmp_ln56_4_reg_724_reg[0]_1\(3 downto 0) => \icmp_ln56_4_reg_724_reg[0]_0\(3 downto 0),
      \icmp_ln56_5_reg_729_reg[0]_0\(3 downto 0) => \icmp_ln56_5_reg_729_reg[0]\(3 downto 0),
      \icmp_ln56_5_reg_729_reg[0]_1\(3 downto 0) => \icmp_ln56_5_reg_729_reg[0]_0\(3 downto 0),
      \icmp_ln56_6_reg_739_reg[0]_0\(3 downto 0) => \icmp_ln56_6_reg_739_reg[0]\(3 downto 0),
      \icmp_ln56_6_reg_739_reg[0]_1\(3 downto 0) => \icmp_ln56_6_reg_739_reg[0]_0\(3 downto 0),
      \icmp_ln56_7_reg_749_reg[0]_0\(3 downto 0) => \icmp_ln56_7_reg_749_reg[0]\(3 downto 0),
      \icmp_ln56_7_reg_749_reg[0]_1\(3 downto 0) => \icmp_ln56_7_reg_749_reg[0]_0\(3 downto 0),
      \icmp_ln56_8_reg_754_reg[0]_0\(3 downto 0) => \icmp_ln56_8_reg_754_reg[0]\(3 downto 0),
      \icmp_ln56_8_reg_754_reg[0]_1\(3 downto 0) => \icmp_ln56_8_reg_754_reg[0]_0\(3 downto 0),
      \icmp_ln56_9_reg_759_reg[0]_0\(3 downto 0) => \icmp_ln56_9_reg_759_reg[0]\(3 downto 0),
      \icmp_ln56_9_reg_759_reg[0]_1\(3 downto 0) => \icmp_ln56_9_reg_759_reg[0]_0\(3 downto 0),
      \icmp_ln56_reg_694_reg[0]_0\(3 downto 0) => \icmp_ln56_reg_694_reg[0]\(3 downto 0),
      \icmp_ln56_reg_694_reg[0]_1\(3 downto 0) => \icmp_ln56_reg_694_reg[0]_0\(3 downto 0),
      \icmp_ln890_1_reg_714_reg[0]_0\(3 downto 0) => \icmp_ln890_1_reg_714_reg[0]\(3 downto 0),
      \icmp_ln890_1_reg_714_reg[0]_1\(3 downto 0) => \icmp_ln890_1_reg_714_reg[0]_0\(3 downto 0),
      \icmp_ln890_2_reg_734_reg[0]_0\(3 downto 0) => \icmp_ln890_2_reg_734_reg[0]\(3 downto 0),
      \icmp_ln890_2_reg_734_reg[0]_1\(3 downto 0) => \icmp_ln890_2_reg_734_reg[0]_0\(3 downto 0),
      \icmp_ln890_3_reg_744_reg[0]_0\(3 downto 0) => \icmp_ln890_3_reg_744_reg[0]\(3 downto 0),
      \icmp_ln890_3_reg_744_reg[0]_1\(3 downto 0) => \icmp_ln890_3_reg_744_reg[0]_0\(3 downto 0),
      \icmp_ln890_4_reg_764_reg[0]_0\(3 downto 0) => \icmp_ln890_4_reg_764_reg[0]\(3 downto 0),
      \icmp_ln890_4_reg_764_reg[0]_1\(3 downto 0) => \icmp_ln890_4_reg_764_reg[0]_0\(3 downto 0),
      \icmp_ln890_5_reg_774_reg[0]_0\(3 downto 0) => \icmp_ln890_5_reg_774_reg[0]\(3 downto 0),
      \icmp_ln890_5_reg_774_reg[0]_1\(3 downto 0) => \icmp_ln890_5_reg_774_reg[0]_0\(3 downto 0),
      \icmp_ln890_reg_704_reg[0]_0\(3 downto 0) => \icmp_ln890_reg_704_reg[0]\(3 downto 0),
      \icmp_ln890_reg_704_reg[0]_1\(3 downto 0) => \icmp_ln890_reg_704_reg[0]_0\(3 downto 0),
      \icmp_ln92_reg_690_pp0_iter1_reg_reg[0]_0\ => \icmp_ln92_reg_690_pp0_iter1_reg_reg[0]\,
      img_height_loc_i_channel_empty_n => img_height_loc_i_channel_empty_n,
      img_in_data_empty_n => img_in_data_empty_n,
      img_out_data_full_n => img_out_data_full_n,
      img_width_loc_i_channel_empty_n => img_width_loc_i_channel_empty_n,
      internal_empty_n_reg => internal_empty_n_reg,
      low_th_0_0_empty_n => low_th_0_0_empty_n,
      low_th_0_1_empty_n => low_th_0_1_empty_n,
      low_th_0_2_empty_n => low_th_0_2_empty_n,
      low_th_1_0_empty_n => low_th_1_0_empty_n,
      low_th_1_1_empty_n => low_th_1_1_empty_n,
      low_th_1_2_empty_n => low_th_1_2_empty_n,
      low_th_2_0_empty_n => low_th_2_0_empty_n,
      low_th_2_1_empty_n => low_th_2_1_empty_n,
      low_th_2_2_empty_n => low_th_2_2_empty_n,
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]_0\,
      \mOutPtr_reg[0]_1\ => \mOutPtr_reg[0]_1\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg[1]\,
      p_reg_reg => img_height_loc_i_channel_U_n_6,
      shiftReg_ce_0 => shiftReg_ce_0,
      shiftReg_ce_1 => shiftReg_ce_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0_colorthresholding_accel is
  port (
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    stream_in_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    stream_in_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    stream_in_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    stream_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_out_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    stream_out_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    stream_out_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    stream_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    stream_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    stream_out_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    stream_out_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_TVALID : in STD_LOGIC;
    stream_in_TREADY : out STD_LOGIC;
    stream_out_TVALID : out STD_LOGIC;
    stream_out_TREADY : in STD_LOGIC
  );
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of video_cp_colorthresholding_accel_0_colorthresholding_accel : entity is 32;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of video_cp_colorthresholding_accel_0_colorthresholding_accel : entity is 7;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of video_cp_colorthresholding_accel_0_colorthresholding_accel : entity is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of video_cp_colorthresholding_accel_0_colorthresholding_accel : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of video_cp_colorthresholding_accel_0_colorthresholding_accel : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of video_cp_colorthresholding_accel_0_colorthresholding_accel : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of video_cp_colorthresholding_accel_0_colorthresholding_accel : entity is "colorthresholding_accel";
  attribute hls_module : string;
  attribute hls_module of video_cp_colorthresholding_accel_0_colorthresholding_accel : entity is "yes";
end video_cp_colorthresholding_accel_0_colorthresholding_accel;

architecture STRUCTURE of video_cp_colorthresholding_accel_0_colorthresholding_accel is
  signal \<const0>\ : STD_LOGIC;
  signal AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start : STD_LOGIC;
  signal AXIvideo2xfMat_24_9_1080_1920_1_U0_img_in_418_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXIvideo2xfMat_24_9_1080_1920_1_U0_n_33 : STD_LOGIC;
  signal \SRL_SIG_reg[0]_3\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \SRL_SIG_reg[1]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state1_5 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_idle : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ap_sync_ready : STD_LOGIC;
  signal ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg_n_3 : STD_LOGIC;
  signal colorthresholding_9_0_3_1080_1920_1_U0_n_11 : STD_LOGIC;
  signal colorthresholding_9_0_3_1080_1920_1_U0_n_12 : STD_LOGIC;
  signal colorthresholding_9_0_3_1080_1920_1_U0_n_17 : STD_LOGIC;
  signal colorthresholding_9_0_3_1080_1920_1_U0_n_18 : STD_LOGIC;
  signal colorthresholding_9_0_3_1080_1920_1_U0_n_19 : STD_LOGIC;
  signal colorthresholding_9_0_3_1080_1920_1_U0_n_20 : STD_LOGIC;
  signal colorthresholding_9_0_3_1080_1920_1_U0_n_21 : STD_LOGIC;
  signal colorthresholding_9_0_3_1080_1920_1_U0_n_4 : STD_LOGIC;
  signal colorthresholding_9_0_3_1080_1920_1_U0_n_5 : STD_LOGIC;
  signal colorthresholding_9_0_3_1080_1920_1_U0_n_6 : STD_LOGIC;
  signal colorthresholding_9_0_3_1080_1920_1_U0_n_8 : STD_LOGIC;
  signal colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_address0 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_ce0 : STD_LOGIC;
  signal cols : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal control_s_axi_U_n_10 : STD_LOGIC;
  signal control_s_axi_U_n_100 : STD_LOGIC;
  signal control_s_axi_U_n_101 : STD_LOGIC;
  signal control_s_axi_U_n_102 : STD_LOGIC;
  signal control_s_axi_U_n_103 : STD_LOGIC;
  signal control_s_axi_U_n_104 : STD_LOGIC;
  signal control_s_axi_U_n_105 : STD_LOGIC;
  signal control_s_axi_U_n_106 : STD_LOGIC;
  signal control_s_axi_U_n_107 : STD_LOGIC;
  signal control_s_axi_U_n_108 : STD_LOGIC;
  signal control_s_axi_U_n_109 : STD_LOGIC;
  signal control_s_axi_U_n_11 : STD_LOGIC;
  signal control_s_axi_U_n_110 : STD_LOGIC;
  signal control_s_axi_U_n_111 : STD_LOGIC;
  signal control_s_axi_U_n_112 : STD_LOGIC;
  signal control_s_axi_U_n_113 : STD_LOGIC;
  signal control_s_axi_U_n_114 : STD_LOGIC;
  signal control_s_axi_U_n_115 : STD_LOGIC;
  signal control_s_axi_U_n_116 : STD_LOGIC;
  signal control_s_axi_U_n_117 : STD_LOGIC;
  signal control_s_axi_U_n_118 : STD_LOGIC;
  signal control_s_axi_U_n_119 : STD_LOGIC;
  signal control_s_axi_U_n_12 : STD_LOGIC;
  signal control_s_axi_U_n_120 : STD_LOGIC;
  signal control_s_axi_U_n_121 : STD_LOGIC;
  signal control_s_axi_U_n_122 : STD_LOGIC;
  signal control_s_axi_U_n_123 : STD_LOGIC;
  signal control_s_axi_U_n_124 : STD_LOGIC;
  signal control_s_axi_U_n_125 : STD_LOGIC;
  signal control_s_axi_U_n_126 : STD_LOGIC;
  signal control_s_axi_U_n_127 : STD_LOGIC;
  signal control_s_axi_U_n_128 : STD_LOGIC;
  signal control_s_axi_U_n_129 : STD_LOGIC;
  signal control_s_axi_U_n_13 : STD_LOGIC;
  signal control_s_axi_U_n_130 : STD_LOGIC;
  signal control_s_axi_U_n_134 : STD_LOGIC;
  signal control_s_axi_U_n_135 : STD_LOGIC;
  signal control_s_axi_U_n_14 : STD_LOGIC;
  signal control_s_axi_U_n_15 : STD_LOGIC;
  signal control_s_axi_U_n_16 : STD_LOGIC;
  signal control_s_axi_U_n_17 : STD_LOGIC;
  signal control_s_axi_U_n_18 : STD_LOGIC;
  signal control_s_axi_U_n_19 : STD_LOGIC;
  signal control_s_axi_U_n_20 : STD_LOGIC;
  signal control_s_axi_U_n_201 : STD_LOGIC;
  signal control_s_axi_U_n_205 : STD_LOGIC;
  signal control_s_axi_U_n_207 : STD_LOGIC;
  signal control_s_axi_U_n_21 : STD_LOGIC;
  signal control_s_axi_U_n_210 : STD_LOGIC;
  signal control_s_axi_U_n_22 : STD_LOGIC;
  signal control_s_axi_U_n_23 : STD_LOGIC;
  signal control_s_axi_U_n_24 : STD_LOGIC;
  signal control_s_axi_U_n_25 : STD_LOGIC;
  signal control_s_axi_U_n_26 : STD_LOGIC;
  signal control_s_axi_U_n_27 : STD_LOGIC;
  signal control_s_axi_U_n_28 : STD_LOGIC;
  signal control_s_axi_U_n_29 : STD_LOGIC;
  signal control_s_axi_U_n_3 : STD_LOGIC;
  signal control_s_axi_U_n_30 : STD_LOGIC;
  signal control_s_axi_U_n_31 : STD_LOGIC;
  signal control_s_axi_U_n_32 : STD_LOGIC;
  signal control_s_axi_U_n_33 : STD_LOGIC;
  signal control_s_axi_U_n_34 : STD_LOGIC;
  signal control_s_axi_U_n_35 : STD_LOGIC;
  signal control_s_axi_U_n_36 : STD_LOGIC;
  signal control_s_axi_U_n_37 : STD_LOGIC;
  signal control_s_axi_U_n_38 : STD_LOGIC;
  signal control_s_axi_U_n_39 : STD_LOGIC;
  signal control_s_axi_U_n_4 : STD_LOGIC;
  signal control_s_axi_U_n_40 : STD_LOGIC;
  signal control_s_axi_U_n_41 : STD_LOGIC;
  signal control_s_axi_U_n_42 : STD_LOGIC;
  signal control_s_axi_U_n_43 : STD_LOGIC;
  signal control_s_axi_U_n_44 : STD_LOGIC;
  signal control_s_axi_U_n_45 : STD_LOGIC;
  signal control_s_axi_U_n_46 : STD_LOGIC;
  signal control_s_axi_U_n_47 : STD_LOGIC;
  signal control_s_axi_U_n_48 : STD_LOGIC;
  signal control_s_axi_U_n_49 : STD_LOGIC;
  signal control_s_axi_U_n_5 : STD_LOGIC;
  signal control_s_axi_U_n_50 : STD_LOGIC;
  signal control_s_axi_U_n_51 : STD_LOGIC;
  signal control_s_axi_U_n_52 : STD_LOGIC;
  signal control_s_axi_U_n_53 : STD_LOGIC;
  signal control_s_axi_U_n_54 : STD_LOGIC;
  signal control_s_axi_U_n_55 : STD_LOGIC;
  signal control_s_axi_U_n_56 : STD_LOGIC;
  signal control_s_axi_U_n_57 : STD_LOGIC;
  signal control_s_axi_U_n_58 : STD_LOGIC;
  signal control_s_axi_U_n_59 : STD_LOGIC;
  signal control_s_axi_U_n_6 : STD_LOGIC;
  signal control_s_axi_U_n_60 : STD_LOGIC;
  signal control_s_axi_U_n_61 : STD_LOGIC;
  signal control_s_axi_U_n_62 : STD_LOGIC;
  signal control_s_axi_U_n_63 : STD_LOGIC;
  signal control_s_axi_U_n_64 : STD_LOGIC;
  signal control_s_axi_U_n_65 : STD_LOGIC;
  signal control_s_axi_U_n_66 : STD_LOGIC;
  signal control_s_axi_U_n_67 : STD_LOGIC;
  signal control_s_axi_U_n_68 : STD_LOGIC;
  signal control_s_axi_U_n_69 : STD_LOGIC;
  signal control_s_axi_U_n_7 : STD_LOGIC;
  signal control_s_axi_U_n_70 : STD_LOGIC;
  signal control_s_axi_U_n_71 : STD_LOGIC;
  signal control_s_axi_U_n_72 : STD_LOGIC;
  signal control_s_axi_U_n_73 : STD_LOGIC;
  signal control_s_axi_U_n_74 : STD_LOGIC;
  signal control_s_axi_U_n_75 : STD_LOGIC;
  signal control_s_axi_U_n_76 : STD_LOGIC;
  signal control_s_axi_U_n_77 : STD_LOGIC;
  signal control_s_axi_U_n_78 : STD_LOGIC;
  signal control_s_axi_U_n_79 : STD_LOGIC;
  signal control_s_axi_U_n_8 : STD_LOGIC;
  signal control_s_axi_U_n_80 : STD_LOGIC;
  signal control_s_axi_U_n_81 : STD_LOGIC;
  signal control_s_axi_U_n_82 : STD_LOGIC;
  signal control_s_axi_U_n_83 : STD_LOGIC;
  signal control_s_axi_U_n_84 : STD_LOGIC;
  signal control_s_axi_U_n_85 : STD_LOGIC;
  signal control_s_axi_U_n_86 : STD_LOGIC;
  signal control_s_axi_U_n_87 : STD_LOGIC;
  signal control_s_axi_U_n_88 : STD_LOGIC;
  signal control_s_axi_U_n_89 : STD_LOGIC;
  signal control_s_axi_U_n_9 : STD_LOGIC;
  signal control_s_axi_U_n_90 : STD_LOGIC;
  signal control_s_axi_U_n_91 : STD_LOGIC;
  signal control_s_axi_U_n_92 : STD_LOGIC;
  signal control_s_axi_U_n_93 : STD_LOGIC;
  signal control_s_axi_U_n_94 : STD_LOGIC;
  signal control_s_axi_U_n_95 : STD_LOGIC;
  signal control_s_axi_U_n_96 : STD_LOGIC;
  signal control_s_axi_U_n_97 : STD_LOGIC;
  signal control_s_axi_U_n_98 : STD_LOGIC;
  signal control_s_axi_U_n_99 : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal high_th_0_0_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal high_th_0_1_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal high_th_0_2_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal high_th_1_0_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal high_th_1_1_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal high_th_1_2_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \high_th_2_0_1_fu_94_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94_reg[1]_i_4_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94_reg[1]_i_5_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94_reg[1]_i_6_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94_reg[1]_i_7_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94_reg[2]_i_4_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94_reg[2]_i_5_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94_reg[2]_i_6_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94_reg[2]_i_7_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94_reg[3]_i_4_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94_reg[3]_i_5_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94_reg[3]_i_6_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94_reg[3]_i_7_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94_reg[4]_i_4_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94_reg[4]_i_5_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94_reg[4]_i_6_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94_reg[4]_i_7_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94_reg[5]_i_4_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94_reg[5]_i_5_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94_reg[5]_i_6_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94_reg[5]_i_7_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94_reg[6]_i_4_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94_reg[6]_i_5_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94_reg[6]_i_6_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94_reg[6]_i_7_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal \high_th_2_0_1_fu_94_reg[7]_i_7_n_3\ : STD_LOGIC;
  signal high_th_2_0_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal high_th_2_1_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal high_th_2_2_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i_1_reg_2600 : STD_LOGIC;
  signal icmp_ln128_fu_409_p2 : STD_LOGIC;
  signal icmp_ln195_fu_197_p2 : STD_LOGIC;
  signal img_in_cols_c10_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal img_in_cols_c10_empty_n : STD_LOGIC;
  signal img_in_cols_c10_full_n : STD_LOGIC;
  signal img_in_cols_c_U_n_5 : STD_LOGIC;
  signal img_in_cols_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal img_in_cols_c_empty_n : STD_LOGIC;
  signal img_in_cols_c_full_n : STD_LOGIC;
  signal img_in_data_U_n_10 : STD_LOGIC;
  signal img_in_data_U_n_100 : STD_LOGIC;
  signal img_in_data_U_n_101 : STD_LOGIC;
  signal img_in_data_U_n_102 : STD_LOGIC;
  signal img_in_data_U_n_103 : STD_LOGIC;
  signal img_in_data_U_n_104 : STD_LOGIC;
  signal img_in_data_U_n_105 : STD_LOGIC;
  signal img_in_data_U_n_106 : STD_LOGIC;
  signal img_in_data_U_n_107 : STD_LOGIC;
  signal img_in_data_U_n_108 : STD_LOGIC;
  signal img_in_data_U_n_109 : STD_LOGIC;
  signal img_in_data_U_n_11 : STD_LOGIC;
  signal img_in_data_U_n_110 : STD_LOGIC;
  signal img_in_data_U_n_111 : STD_LOGIC;
  signal img_in_data_U_n_112 : STD_LOGIC;
  signal img_in_data_U_n_113 : STD_LOGIC;
  signal img_in_data_U_n_114 : STD_LOGIC;
  signal img_in_data_U_n_115 : STD_LOGIC;
  signal img_in_data_U_n_116 : STD_LOGIC;
  signal img_in_data_U_n_117 : STD_LOGIC;
  signal img_in_data_U_n_118 : STD_LOGIC;
  signal img_in_data_U_n_119 : STD_LOGIC;
  signal img_in_data_U_n_12 : STD_LOGIC;
  signal img_in_data_U_n_120 : STD_LOGIC;
  signal img_in_data_U_n_121 : STD_LOGIC;
  signal img_in_data_U_n_122 : STD_LOGIC;
  signal img_in_data_U_n_123 : STD_LOGIC;
  signal img_in_data_U_n_124 : STD_LOGIC;
  signal img_in_data_U_n_125 : STD_LOGIC;
  signal img_in_data_U_n_126 : STD_LOGIC;
  signal img_in_data_U_n_127 : STD_LOGIC;
  signal img_in_data_U_n_128 : STD_LOGIC;
  signal img_in_data_U_n_129 : STD_LOGIC;
  signal img_in_data_U_n_13 : STD_LOGIC;
  signal img_in_data_U_n_130 : STD_LOGIC;
  signal img_in_data_U_n_131 : STD_LOGIC;
  signal img_in_data_U_n_132 : STD_LOGIC;
  signal img_in_data_U_n_133 : STD_LOGIC;
  signal img_in_data_U_n_134 : STD_LOGIC;
  signal img_in_data_U_n_135 : STD_LOGIC;
  signal img_in_data_U_n_136 : STD_LOGIC;
  signal img_in_data_U_n_137 : STD_LOGIC;
  signal img_in_data_U_n_138 : STD_LOGIC;
  signal img_in_data_U_n_139 : STD_LOGIC;
  signal img_in_data_U_n_14 : STD_LOGIC;
  signal img_in_data_U_n_140 : STD_LOGIC;
  signal img_in_data_U_n_141 : STD_LOGIC;
  signal img_in_data_U_n_142 : STD_LOGIC;
  signal img_in_data_U_n_143 : STD_LOGIC;
  signal img_in_data_U_n_144 : STD_LOGIC;
  signal img_in_data_U_n_145 : STD_LOGIC;
  signal img_in_data_U_n_146 : STD_LOGIC;
  signal img_in_data_U_n_147 : STD_LOGIC;
  signal img_in_data_U_n_148 : STD_LOGIC;
  signal img_in_data_U_n_149 : STD_LOGIC;
  signal img_in_data_U_n_15 : STD_LOGIC;
  signal img_in_data_U_n_16 : STD_LOGIC;
  signal img_in_data_U_n_17 : STD_LOGIC;
  signal img_in_data_U_n_18 : STD_LOGIC;
  signal img_in_data_U_n_19 : STD_LOGIC;
  signal img_in_data_U_n_20 : STD_LOGIC;
  signal img_in_data_U_n_21 : STD_LOGIC;
  signal img_in_data_U_n_22 : STD_LOGIC;
  signal img_in_data_U_n_23 : STD_LOGIC;
  signal img_in_data_U_n_24 : STD_LOGIC;
  signal img_in_data_U_n_25 : STD_LOGIC;
  signal img_in_data_U_n_26 : STD_LOGIC;
  signal img_in_data_U_n_27 : STD_LOGIC;
  signal img_in_data_U_n_28 : STD_LOGIC;
  signal img_in_data_U_n_29 : STD_LOGIC;
  signal img_in_data_U_n_3 : STD_LOGIC;
  signal img_in_data_U_n_30 : STD_LOGIC;
  signal img_in_data_U_n_31 : STD_LOGIC;
  signal img_in_data_U_n_32 : STD_LOGIC;
  signal img_in_data_U_n_33 : STD_LOGIC;
  signal img_in_data_U_n_34 : STD_LOGIC;
  signal img_in_data_U_n_35 : STD_LOGIC;
  signal img_in_data_U_n_36 : STD_LOGIC;
  signal img_in_data_U_n_37 : STD_LOGIC;
  signal img_in_data_U_n_38 : STD_LOGIC;
  signal img_in_data_U_n_39 : STD_LOGIC;
  signal img_in_data_U_n_40 : STD_LOGIC;
  signal img_in_data_U_n_41 : STD_LOGIC;
  signal img_in_data_U_n_42 : STD_LOGIC;
  signal img_in_data_U_n_43 : STD_LOGIC;
  signal img_in_data_U_n_44 : STD_LOGIC;
  signal img_in_data_U_n_45 : STD_LOGIC;
  signal img_in_data_U_n_46 : STD_LOGIC;
  signal img_in_data_U_n_47 : STD_LOGIC;
  signal img_in_data_U_n_48 : STD_LOGIC;
  signal img_in_data_U_n_49 : STD_LOGIC;
  signal img_in_data_U_n_50 : STD_LOGIC;
  signal img_in_data_U_n_51 : STD_LOGIC;
  signal img_in_data_U_n_52 : STD_LOGIC;
  signal img_in_data_U_n_53 : STD_LOGIC;
  signal img_in_data_U_n_54 : STD_LOGIC;
  signal img_in_data_U_n_55 : STD_LOGIC;
  signal img_in_data_U_n_56 : STD_LOGIC;
  signal img_in_data_U_n_57 : STD_LOGIC;
  signal img_in_data_U_n_58 : STD_LOGIC;
  signal img_in_data_U_n_59 : STD_LOGIC;
  signal img_in_data_U_n_6 : STD_LOGIC;
  signal img_in_data_U_n_60 : STD_LOGIC;
  signal img_in_data_U_n_61 : STD_LOGIC;
  signal img_in_data_U_n_62 : STD_LOGIC;
  signal img_in_data_U_n_63 : STD_LOGIC;
  signal img_in_data_U_n_64 : STD_LOGIC;
  signal img_in_data_U_n_65 : STD_LOGIC;
  signal img_in_data_U_n_66 : STD_LOGIC;
  signal img_in_data_U_n_67 : STD_LOGIC;
  signal img_in_data_U_n_68 : STD_LOGIC;
  signal img_in_data_U_n_69 : STD_LOGIC;
  signal img_in_data_U_n_7 : STD_LOGIC;
  signal img_in_data_U_n_70 : STD_LOGIC;
  signal img_in_data_U_n_71 : STD_LOGIC;
  signal img_in_data_U_n_72 : STD_LOGIC;
  signal img_in_data_U_n_73 : STD_LOGIC;
  signal img_in_data_U_n_74 : STD_LOGIC;
  signal img_in_data_U_n_75 : STD_LOGIC;
  signal img_in_data_U_n_76 : STD_LOGIC;
  signal img_in_data_U_n_77 : STD_LOGIC;
  signal img_in_data_U_n_78 : STD_LOGIC;
  signal img_in_data_U_n_79 : STD_LOGIC;
  signal img_in_data_U_n_8 : STD_LOGIC;
  signal img_in_data_U_n_80 : STD_LOGIC;
  signal img_in_data_U_n_81 : STD_LOGIC;
  signal img_in_data_U_n_82 : STD_LOGIC;
  signal img_in_data_U_n_83 : STD_LOGIC;
  signal img_in_data_U_n_84 : STD_LOGIC;
  signal img_in_data_U_n_85 : STD_LOGIC;
  signal img_in_data_U_n_86 : STD_LOGIC;
  signal img_in_data_U_n_87 : STD_LOGIC;
  signal img_in_data_U_n_88 : STD_LOGIC;
  signal img_in_data_U_n_89 : STD_LOGIC;
  signal img_in_data_U_n_9 : STD_LOGIC;
  signal img_in_data_U_n_90 : STD_LOGIC;
  signal img_in_data_U_n_91 : STD_LOGIC;
  signal img_in_data_U_n_92 : STD_LOGIC;
  signal img_in_data_U_n_93 : STD_LOGIC;
  signal img_in_data_U_n_94 : STD_LOGIC;
  signal img_in_data_U_n_95 : STD_LOGIC;
  signal img_in_data_U_n_96 : STD_LOGIC;
  signal img_in_data_U_n_97 : STD_LOGIC;
  signal img_in_data_U_n_98 : STD_LOGIC;
  signal img_in_data_U_n_99 : STD_LOGIC;
  signal img_in_data_empty_n : STD_LOGIC;
  signal img_in_data_full_n : STD_LOGIC;
  signal img_in_rows_c9_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal img_in_rows_c9_empty_n : STD_LOGIC;
  signal img_in_rows_c9_full_n : STD_LOGIC;
  signal img_in_rows_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal img_in_rows_c_empty_n : STD_LOGIC;
  signal img_in_rows_c_full_n : STD_LOGIC;
  signal img_out_cols_c_U_n_5 : STD_LOGIC;
  signal img_out_cols_c_U_n_6 : STD_LOGIC;
  signal img_out_cols_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal img_out_cols_c_empty_n : STD_LOGIC;
  signal img_out_cols_c_full_n : STD_LOGIC;
  signal img_out_data_U_n_3 : STD_LOGIC;
  signal img_out_data_U_n_4 : STD_LOGIC;
  signal img_out_data_dout : STD_LOGIC_VECTOR ( 7 to 7 );
  signal img_out_data_empty_n : STD_LOGIC;
  signal img_out_data_full_n : STD_LOGIC;
  signal img_out_rows_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal img_out_rows_c_empty_n : STD_LOGIC;
  signal img_out_rows_c_full_n : STD_LOGIC;
  signal low_th_0_0_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal low_th_0_1_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal low_th_0_2_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal low_th_1_0_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal low_th_1_1_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal low_th_1_2_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal low_th_2_0_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \low_th_2_0_fu_58_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58_reg[1]_i_4_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58_reg[1]_i_5_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58_reg[1]_i_6_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58_reg[1]_i_7_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58_reg[2]_i_4_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58_reg[2]_i_5_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58_reg[2]_i_6_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58_reg[2]_i_7_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58_reg[3]_i_4_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58_reg[3]_i_5_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58_reg[3]_i_6_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58_reg[3]_i_7_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58_reg[4]_i_4_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58_reg[4]_i_5_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58_reg[4]_i_6_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58_reg[4]_i_7_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58_reg[5]_i_4_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58_reg[5]_i_5_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58_reg[5]_i_6_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58_reg[5]_i_7_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58_reg[6]_i_4_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58_reg[6]_i_5_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58_reg[6]_i_6_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58_reg[6]_i_7_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58_reg[7]_i_7_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58_reg[7]_i_8_n_3\ : STD_LOGIC;
  signal \low_th_2_0_fu_58_reg[7]_i_9_n_3\ : STD_LOGIC;
  signal low_th_2_1_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal low_th_2_2_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lower_threshold_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lower_threshold_q00 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \p_src_mat_rows_c_i_U/shiftReg_ce\ : STD_LOGIC;
  signal \rdata_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \rdata_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[10]_i_5_n_3\ : STD_LOGIC;
  signal \rdata_reg[10]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[11]_i_5_n_3\ : STD_LOGIC;
  signal \rdata_reg[11]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[12]_i_5_n_3\ : STD_LOGIC;
  signal \rdata_reg[12]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[13]_i_5_n_3\ : STD_LOGIC;
  signal \rdata_reg[13]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[14]_i_5_n_3\ : STD_LOGIC;
  signal \rdata_reg[14]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \rdata_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[16]_i_5_n_3\ : STD_LOGIC;
  signal \rdata_reg[16]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[17]_i_5_n_3\ : STD_LOGIC;
  signal \rdata_reg[17]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[18]_i_5_n_3\ : STD_LOGIC;
  signal \rdata_reg[18]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[19]_i_5_n_3\ : STD_LOGIC;
  signal \rdata_reg[19]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[1]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[1]_i_7_n_3\ : STD_LOGIC;
  signal \rdata_reg[20]_i_5_n_3\ : STD_LOGIC;
  signal \rdata_reg[20]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[21]_i_5_n_3\ : STD_LOGIC;
  signal \rdata_reg[21]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[22]_i_5_n_3\ : STD_LOGIC;
  signal \rdata_reg[22]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[23]_i_5_n_3\ : STD_LOGIC;
  signal \rdata_reg[23]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[24]_i_5_n_3\ : STD_LOGIC;
  signal \rdata_reg[24]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[25]_i_5_n_3\ : STD_LOGIC;
  signal \rdata_reg[25]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[26]_i_5_n_3\ : STD_LOGIC;
  signal \rdata_reg[26]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[27]_i_5_n_3\ : STD_LOGIC;
  signal \rdata_reg[27]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[28]_i_5_n_3\ : STD_LOGIC;
  signal \rdata_reg[28]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[29]_i_5_n_3\ : STD_LOGIC;
  signal \rdata_reg[29]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[2]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[2]_i_7_n_3\ : STD_LOGIC;
  signal \rdata_reg[30]_i_5_n_3\ : STD_LOGIC;
  signal \rdata_reg[30]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[31]_i_10_n_3\ : STD_LOGIC;
  signal \rdata_reg[31]_i_11_n_3\ : STD_LOGIC;
  signal \rdata_reg[31]_i_8_n_3\ : STD_LOGIC;
  signal \rdata_reg[31]_i_9_n_3\ : STD_LOGIC;
  signal \rdata_reg[3]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[3]_i_7_n_3\ : STD_LOGIC;
  signal \rdata_reg[4]_i_5_n_3\ : STD_LOGIC;
  signal \rdata_reg[4]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[5]_i_5_n_3\ : STD_LOGIC;
  signal \rdata_reg[5]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[6]_i_5_n_3\ : STD_LOGIC;
  signal \rdata_reg[6]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[7]_i_7_n_3\ : STD_LOGIC;
  signal \rdata_reg[8]_i_5_n_3\ : STD_LOGIC;
  signal \rdata_reg[8]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[9]_i_5_n_3\ : STD_LOGIC;
  signal \rdata_reg[9]_i_6_n_3\ : STD_LOGIC;
  signal \regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_sel_wr01_out\ : STD_LOGIC;
  signal rows : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  signal shiftReg_ce_0 : STD_LOGIC;
  signal shiftReg_ce_1 : STD_LOGIC;
  signal shiftReg_ce_4 : STD_LOGIC;
  signal start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_5 : STD_LOGIC;
  signal start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_7 : STD_LOGIC;
  signal start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_8 : STD_LOGIC;
  signal start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_9 : STD_LOGIC;
  signal start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n : STD_LOGIC;
  signal start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal \^stream_out_tdata\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal upper_threshold_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready : STD_LOGIC;
  signal xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start : STD_LOGIC;
  signal xfMat2AXIvideo_24_0_1080_1920_1_U0_n_10 : STD_LOGIC;
begin
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
  stream_out_TDATA(23) <= \<const0>\;
  stream_out_TDATA(22) <= \<const0>\;
  stream_out_TDATA(21) <= \<const0>\;
  stream_out_TDATA(20) <= \<const0>\;
  stream_out_TDATA(19) <= \<const0>\;
  stream_out_TDATA(18) <= \<const0>\;
  stream_out_TDATA(17) <= \<const0>\;
  stream_out_TDATA(16) <= \<const0>\;
  stream_out_TDATA(15) <= \<const0>\;
  stream_out_TDATA(14) <= \<const0>\;
  stream_out_TDATA(13) <= \<const0>\;
  stream_out_TDATA(12) <= \<const0>\;
  stream_out_TDATA(11) <= \<const0>\;
  stream_out_TDATA(10) <= \<const0>\;
  stream_out_TDATA(9) <= \<const0>\;
  stream_out_TDATA(8) <= \<const0>\;
  stream_out_TDATA(7) <= \^stream_out_tdata\(7);
  stream_out_TDATA(6) <= \^stream_out_tdata\(7);
  stream_out_TDATA(5) <= \^stream_out_tdata\(7);
  stream_out_TDATA(4) <= \^stream_out_tdata\(7);
  stream_out_TDATA(3) <= \^stream_out_tdata\(7);
  stream_out_TDATA(2) <= \^stream_out_tdata\(7);
  stream_out_TDATA(1) <= \^stream_out_tdata\(7);
  stream_out_TDATA(0) <= \^stream_out_tdata\(7);
  stream_out_TDEST(0) <= \<const0>\;
  stream_out_TID(0) <= \<const0>\;
  stream_out_TKEEP(2) <= \<const0>\;
  stream_out_TKEEP(1) <= \<const0>\;
  stream_out_TKEEP(0) <= \<const0>\;
  stream_out_TSTRB(2) <= \<const0>\;
  stream_out_TSTRB(1) <= \<const0>\;
  stream_out_TSTRB(0) <= \<const0>\;
AXIvideo2xfMat_24_9_1080_1920_1_U0: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_AXIvideo2xfMat_24_9_1080_1920_1_s
     port map (
      AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start => AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
      \B_V_data_1_state_reg[1]\ => stream_in_TREADY,
      CO(0) => icmp_ln128_fu_409_p2,
      D(31 downto 0) => img_in_cols_c_dout(31 downto 0),
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state1,
      \ap_CS_fsm_reg[0]_0\ => img_in_cols_c_U_n_5,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_in_cols_c10_full_n => img_in_cols_c10_full_n,
      img_in_cols_c_empty_n => img_in_cols_c_empty_n,
      img_in_data_full_n => img_in_data_full_n,
      img_in_rows_c9_full_n => img_in_rows_c9_full_n,
      img_in_rows_c_empty_n => img_in_rows_c_empty_n,
      internal_empty_n_reg => AXIvideo2xfMat_24_9_1080_1920_1_U0_n_33,
      \p_Val2_s_reg_282_reg[23]_0\(23 downto 0) => AXIvideo2xfMat_24_9_1080_1920_1_U0_img_in_418_din(23 downto 0),
      \rows_reg_440_reg[31]_0\(31 downto 0) => img_in_rows_c_dout(31 downto 0),
      shiftReg_ce => shiftReg_ce_0,
      shiftReg_ce_0 => shiftReg_ce,
      stream_in_TDATA(23 downto 0) => stream_in_TDATA(23 downto 0),
      stream_in_TLAST(0) => stream_in_TLAST(0),
      stream_in_TUSER(0) => stream_in_TUSER(0),
      stream_in_TVALID => stream_in_TVALID
    );
Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => img_out_cols_c_U_n_6
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_9,
      Q => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
      R => '0'
    );
ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_210,
      Q => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg_n_3,
      R => '0'
    );
colorthresholding_9_0_3_1080_1920_1_U0: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_colorthresholding_9_0_3_1080_1920_1_s
     port map (
      AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start => AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
      B_V_data_1_sel_wr01_out => \regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_sel_wr01_out\,
      D(7 downto 0) => lower_threshold_q0(7 downto 0),
      DI(3) => img_in_data_U_n_146,
      DI(2) => img_in_data_U_n_147,
      DI(1) => img_in_data_U_n_148,
      DI(0) => img_in_data_U_n_149,
      E(0) => colorthresholding_9_0_3_1080_1920_1_U0_n_12,
      Q(0) => ap_CS_fsm_state1,
      S(3) => img_in_data_U_n_142,
      S(2) => img_in_data_U_n_143,
      S(1) => img_in_data_U_n_144,
      S(0) => img_in_data_U_n_145,
      \SRL_SIG_reg[0][15]\(15 downto 0) => img_in_rows_c9_dout(15 downto 0),
      \SRL_SIG_reg[0][15]_0\(15 downto 0) => img_in_cols_c10_dout(15 downto 0),
      \SRL_SIG_reg[0][7]\ => colorthresholding_9_0_3_1080_1920_1_U0_n_18,
      \SRL_SIG_reg[0][7]_0\ => colorthresholding_9_0_3_1080_1920_1_U0_n_21,
      \SRL_SIG_reg[0]_4\(0) => \SRL_SIG_reg[0]_3\(7),
      \SRL_SIG_reg[1]_5\(0) => \SRL_SIG_reg[1]_2\(0),
      address0(1 downto 0) => colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_address0(3 downto 2),
      \ap_CS_fsm_reg[0]\ => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg_n_3,
      \ap_CS_fsm_reg[1]\ => colorthresholding_9_0_3_1080_1920_1_U0_n_20,
      \ap_CS_fsm_reg[4]\ => colorthresholding_9_0_3_1080_1920_1_U0_n_17,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
      ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg_0 => control_s_axi_U_n_207,
      ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg => colorthresholding_9_0_3_1080_1920_1_U0_n_11,
      ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_entry12_U0_ap_ready_reg_0 => colorthresholding_9_0_3_1080_1920_1_U0_n_8,
      colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_ce0 => colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_ce0,
      \high_th_2_0_1_fu_94_reg[7]\(7 downto 0) => high_th_0_0_dout(7 downto 0),
      \high_th_2_0_2_fu_98_reg[7]\(7 downto 0) => high_th_1_0_dout(7 downto 0),
      \high_th_2_0_fu_62_reg[7]\(7 downto 0) => high_th_2_0_dout(7 downto 0),
      \high_th_2_1_1_fu_90_reg[7]\(7 downto 0) => high_th_1_1_dout(7 downto 0),
      \high_th_2_1_2_fu_106_reg[7]\(7 downto 0) => high_th_0_1_dout(7 downto 0),
      \high_th_2_1_fu_54_reg[7]\(7 downto 0) => high_th_2_1_dout(7 downto 0),
      \high_th_2_2_1_fu_86_reg[7]\(7 downto 0) => high_th_1_2_dout(7 downto 0),
      \high_th_2_2_2_fu_118_reg[7]\(7 downto 0) => high_th_0_2_dout(7 downto 0),
      \high_th_2_2_fu_50_reg[7]\(7 downto 0) => high_th_2_2_dout(7 downto 0),
      \high_th_2_2_fu_50_reg[7]_0\(7 downto 0) => upper_threshold_q0(7 downto 0),
      \icmp_ln56_10_reg_769_reg[0]\(3) => img_in_data_U_n_114,
      \icmp_ln56_10_reg_769_reg[0]\(2) => img_in_data_U_n_115,
      \icmp_ln56_10_reg_769_reg[0]\(1) => img_in_data_U_n_116,
      \icmp_ln56_10_reg_769_reg[0]\(0) => img_in_data_U_n_117,
      \icmp_ln56_10_reg_769_reg[0]_0\(3) => img_in_data_U_n_110,
      \icmp_ln56_10_reg_769_reg[0]_0\(2) => img_in_data_U_n_111,
      \icmp_ln56_10_reg_769_reg[0]_0\(1) => img_in_data_U_n_112,
      \icmp_ln56_10_reg_769_reg[0]_0\(0) => img_in_data_U_n_113,
      \icmp_ln56_11_reg_779_reg[0]\(3) => img_in_data_U_n_18,
      \icmp_ln56_11_reg_779_reg[0]\(2) => img_in_data_U_n_19,
      \icmp_ln56_11_reg_779_reg[0]\(1) => img_in_data_U_n_20,
      \icmp_ln56_11_reg_779_reg[0]\(0) => img_in_data_U_n_21,
      \icmp_ln56_11_reg_779_reg[0]_0\(3) => img_in_data_U_n_14,
      \icmp_ln56_11_reg_779_reg[0]_0\(2) => img_in_data_U_n_15,
      \icmp_ln56_11_reg_779_reg[0]_0\(1) => img_in_data_U_n_16,
      \icmp_ln56_11_reg_779_reg[0]_0\(0) => img_in_data_U_n_17,
      \icmp_ln56_1_reg_699_reg[0]\(3) => img_in_data_U_n_90,
      \icmp_ln56_1_reg_699_reg[0]\(2) => img_in_data_U_n_91,
      \icmp_ln56_1_reg_699_reg[0]\(1) => img_in_data_U_n_92,
      \icmp_ln56_1_reg_699_reg[0]\(0) => img_in_data_U_n_93,
      \icmp_ln56_1_reg_699_reg[0]_0\(3) => img_in_data_U_n_86,
      \icmp_ln56_1_reg_699_reg[0]_0\(2) => img_in_data_U_n_87,
      \icmp_ln56_1_reg_699_reg[0]_0\(1) => img_in_data_U_n_88,
      \icmp_ln56_1_reg_699_reg[0]_0\(0) => img_in_data_U_n_89,
      \icmp_ln56_3_reg_719_reg[0]\(3) => img_in_data_U_n_50,
      \icmp_ln56_3_reg_719_reg[0]\(2) => img_in_data_U_n_51,
      \icmp_ln56_3_reg_719_reg[0]\(1) => img_in_data_U_n_52,
      \icmp_ln56_3_reg_719_reg[0]\(0) => img_in_data_U_n_53,
      \icmp_ln56_3_reg_719_reg[0]_0\(3) => img_in_data_U_n_46,
      \icmp_ln56_3_reg_719_reg[0]_0\(2) => img_in_data_U_n_47,
      \icmp_ln56_3_reg_719_reg[0]_0\(1) => img_in_data_U_n_48,
      \icmp_ln56_3_reg_719_reg[0]_0\(0) => img_in_data_U_n_49,
      \icmp_ln56_4_reg_724_reg[0]\(3) => img_in_data_U_n_82,
      \icmp_ln56_4_reg_724_reg[0]\(2) => img_in_data_U_n_83,
      \icmp_ln56_4_reg_724_reg[0]\(1) => img_in_data_U_n_84,
      \icmp_ln56_4_reg_724_reg[0]\(0) => img_in_data_U_n_85,
      \icmp_ln56_4_reg_724_reg[0]_0\(3) => img_in_data_U_n_78,
      \icmp_ln56_4_reg_724_reg[0]_0\(2) => img_in_data_U_n_79,
      \icmp_ln56_4_reg_724_reg[0]_0\(1) => img_in_data_U_n_80,
      \icmp_ln56_4_reg_724_reg[0]_0\(0) => img_in_data_U_n_81,
      \icmp_ln56_5_reg_729_reg[0]\(3) => img_in_data_U_n_74,
      \icmp_ln56_5_reg_729_reg[0]\(2) => img_in_data_U_n_75,
      \icmp_ln56_5_reg_729_reg[0]\(1) => img_in_data_U_n_76,
      \icmp_ln56_5_reg_729_reg[0]\(0) => img_in_data_U_n_77,
      \icmp_ln56_5_reg_729_reg[0]_0\(3) => img_in_data_U_n_70,
      \icmp_ln56_5_reg_729_reg[0]_0\(2) => img_in_data_U_n_71,
      \icmp_ln56_5_reg_729_reg[0]_0\(1) => img_in_data_U_n_72,
      \icmp_ln56_5_reg_729_reg[0]_0\(0) => img_in_data_U_n_73,
      \icmp_ln56_6_reg_739_reg[0]\(3) => img_in_data_U_n_130,
      \icmp_ln56_6_reg_739_reg[0]\(2) => img_in_data_U_n_131,
      \icmp_ln56_6_reg_739_reg[0]\(1) => img_in_data_U_n_132,
      \icmp_ln56_6_reg_739_reg[0]\(0) => img_in_data_U_n_133,
      \icmp_ln56_6_reg_739_reg[0]_0\(3) => img_in_data_U_n_126,
      \icmp_ln56_6_reg_739_reg[0]_0\(2) => img_in_data_U_n_127,
      \icmp_ln56_6_reg_739_reg[0]_0\(1) => img_in_data_U_n_128,
      \icmp_ln56_6_reg_739_reg[0]_0\(0) => img_in_data_U_n_129,
      \icmp_ln56_7_reg_749_reg[0]\(3) => img_in_data_U_n_34,
      \icmp_ln56_7_reg_749_reg[0]\(2) => img_in_data_U_n_35,
      \icmp_ln56_7_reg_749_reg[0]\(1) => img_in_data_U_n_36,
      \icmp_ln56_7_reg_749_reg[0]\(0) => img_in_data_U_n_37,
      \icmp_ln56_7_reg_749_reg[0]_0\(3) => img_in_data_U_n_30,
      \icmp_ln56_7_reg_749_reg[0]_0\(2) => img_in_data_U_n_31,
      \icmp_ln56_7_reg_749_reg[0]_0\(1) => img_in_data_U_n_32,
      \icmp_ln56_7_reg_749_reg[0]_0\(0) => img_in_data_U_n_33,
      \icmp_ln56_8_reg_754_reg[0]\(3) => img_in_data_U_n_66,
      \icmp_ln56_8_reg_754_reg[0]\(2) => img_in_data_U_n_67,
      \icmp_ln56_8_reg_754_reg[0]\(1) => img_in_data_U_n_68,
      \icmp_ln56_8_reg_754_reg[0]\(0) => img_in_data_U_n_69,
      \icmp_ln56_8_reg_754_reg[0]_0\(3) => img_in_data_U_n_62,
      \icmp_ln56_8_reg_754_reg[0]_0\(2) => img_in_data_U_n_63,
      \icmp_ln56_8_reg_754_reg[0]_0\(1) => img_in_data_U_n_64,
      \icmp_ln56_8_reg_754_reg[0]_0\(0) => img_in_data_U_n_65,
      \icmp_ln56_9_reg_759_reg[0]\(3) => img_in_data_U_n_58,
      \icmp_ln56_9_reg_759_reg[0]\(2) => img_in_data_U_n_59,
      \icmp_ln56_9_reg_759_reg[0]\(1) => img_in_data_U_n_60,
      \icmp_ln56_9_reg_759_reg[0]\(0) => img_in_data_U_n_61,
      \icmp_ln56_9_reg_759_reg[0]_0\(3) => img_in_data_U_n_54,
      \icmp_ln56_9_reg_759_reg[0]_0\(2) => img_in_data_U_n_55,
      \icmp_ln56_9_reg_759_reg[0]_0\(1) => img_in_data_U_n_56,
      \icmp_ln56_9_reg_759_reg[0]_0\(0) => img_in_data_U_n_57,
      \icmp_ln56_reg_694_reg[0]\(3) => img_in_data_U_n_98,
      \icmp_ln56_reg_694_reg[0]\(2) => img_in_data_U_n_99,
      \icmp_ln56_reg_694_reg[0]\(1) => img_in_data_U_n_100,
      \icmp_ln56_reg_694_reg[0]\(0) => img_in_data_U_n_101,
      \icmp_ln56_reg_694_reg[0]_0\(3) => img_in_data_U_n_94,
      \icmp_ln56_reg_694_reg[0]_0\(2) => img_in_data_U_n_95,
      \icmp_ln56_reg_694_reg[0]_0\(1) => img_in_data_U_n_96,
      \icmp_ln56_reg_694_reg[0]_0\(0) => img_in_data_U_n_97,
      \icmp_ln890_1_reg_714_reg[0]\(3) => img_in_data_U_n_42,
      \icmp_ln890_1_reg_714_reg[0]\(2) => img_in_data_U_n_43,
      \icmp_ln890_1_reg_714_reg[0]\(1) => img_in_data_U_n_44,
      \icmp_ln890_1_reg_714_reg[0]\(0) => img_in_data_U_n_45,
      \icmp_ln890_1_reg_714_reg[0]_0\(3) => img_in_data_U_n_38,
      \icmp_ln890_1_reg_714_reg[0]_0\(2) => img_in_data_U_n_39,
      \icmp_ln890_1_reg_714_reg[0]_0\(1) => img_in_data_U_n_40,
      \icmp_ln890_1_reg_714_reg[0]_0\(0) => img_in_data_U_n_41,
      \icmp_ln890_2_reg_734_reg[0]\(3) => img_in_data_U_n_122,
      \icmp_ln890_2_reg_734_reg[0]\(2) => img_in_data_U_n_123,
      \icmp_ln890_2_reg_734_reg[0]\(1) => img_in_data_U_n_124,
      \icmp_ln890_2_reg_734_reg[0]\(0) => img_in_data_U_n_125,
      \icmp_ln890_2_reg_734_reg[0]_0\(3) => img_in_data_U_n_118,
      \icmp_ln890_2_reg_734_reg[0]_0\(2) => img_in_data_U_n_119,
      \icmp_ln890_2_reg_734_reg[0]_0\(1) => img_in_data_U_n_120,
      \icmp_ln890_2_reg_734_reg[0]_0\(0) => img_in_data_U_n_121,
      \icmp_ln890_3_reg_744_reg[0]\(3) => img_in_data_U_n_26,
      \icmp_ln890_3_reg_744_reg[0]\(2) => img_in_data_U_n_27,
      \icmp_ln890_3_reg_744_reg[0]\(1) => img_in_data_U_n_28,
      \icmp_ln890_3_reg_744_reg[0]\(0) => img_in_data_U_n_29,
      \icmp_ln890_3_reg_744_reg[0]_0\(3) => img_in_data_U_n_22,
      \icmp_ln890_3_reg_744_reg[0]_0\(2) => img_in_data_U_n_23,
      \icmp_ln890_3_reg_744_reg[0]_0\(1) => img_in_data_U_n_24,
      \icmp_ln890_3_reg_744_reg[0]_0\(0) => img_in_data_U_n_25,
      \icmp_ln890_4_reg_764_reg[0]\(3) => img_in_data_U_n_106,
      \icmp_ln890_4_reg_764_reg[0]\(2) => img_in_data_U_n_107,
      \icmp_ln890_4_reg_764_reg[0]\(1) => img_in_data_U_n_108,
      \icmp_ln890_4_reg_764_reg[0]\(0) => img_in_data_U_n_109,
      \icmp_ln890_4_reg_764_reg[0]_0\(3) => img_in_data_U_n_102,
      \icmp_ln890_4_reg_764_reg[0]_0\(2) => img_in_data_U_n_103,
      \icmp_ln890_4_reg_764_reg[0]_0\(1) => img_in_data_U_n_104,
      \icmp_ln890_4_reg_764_reg[0]_0\(0) => img_in_data_U_n_105,
      \icmp_ln890_5_reg_774_reg[0]\(3) => img_in_data_U_n_10,
      \icmp_ln890_5_reg_774_reg[0]\(2) => img_in_data_U_n_11,
      \icmp_ln890_5_reg_774_reg[0]\(1) => img_in_data_U_n_12,
      \icmp_ln890_5_reg_774_reg[0]\(0) => img_in_data_U_n_13,
      \icmp_ln890_5_reg_774_reg[0]_0\(3) => img_in_data_U_n_6,
      \icmp_ln890_5_reg_774_reg[0]_0\(2) => img_in_data_U_n_7,
      \icmp_ln890_5_reg_774_reg[0]_0\(1) => img_in_data_U_n_8,
      \icmp_ln890_5_reg_774_reg[0]_0\(0) => img_in_data_U_n_9,
      \icmp_ln890_reg_704_reg[0]\(3) => img_in_data_U_n_138,
      \icmp_ln890_reg_704_reg[0]\(2) => img_in_data_U_n_139,
      \icmp_ln890_reg_704_reg[0]\(1) => img_in_data_U_n_140,
      \icmp_ln890_reg_704_reg[0]\(0) => img_in_data_U_n_141,
      \icmp_ln890_reg_704_reg[0]_0\(3) => img_in_data_U_n_134,
      \icmp_ln890_reg_704_reg[0]_0\(2) => img_in_data_U_n_135,
      \icmp_ln890_reg_704_reg[0]_0\(1) => img_in_data_U_n_136,
      \icmp_ln890_reg_704_reg[0]_0\(0) => img_in_data_U_n_137,
      \icmp_ln92_reg_690_pp0_iter1_reg_reg[0]\ => colorthresholding_9_0_3_1080_1920_1_U0_n_6,
      img_in_cols_c10_empty_n => img_in_cols_c10_empty_n,
      img_in_data_empty_n => img_in_data_empty_n,
      img_in_rows_c9_empty_n => img_in_rows_c9_empty_n,
      img_out_data_full_n => img_out_data_full_n,
      int_ap_idle_i_3(0) => ap_CS_fsm_state1_5,
      int_ap_idle_reg => start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_8,
      internal_empty_n_reg => colorthresholding_9_0_3_1080_1920_1_U0_n_4,
      \low_th_2_0_1_fu_78_reg[7]\(7 downto 0) => low_th_2_0_dout(7 downto 0),
      \low_th_2_0_2_fu_114_reg[7]\(7 downto 0) => low_th_1_0_dout(7 downto 0),
      \low_th_2_1_1_fu_74_reg[7]\(7 downto 0) => low_th_2_1_dout(7 downto 0),
      \low_th_2_1_2_fu_110_reg[7]\(7 downto 0) => low_th_1_1_dout(7 downto 0),
      \low_th_2_1_fu_70_reg[7]\(7 downto 0) => low_th_0_1_dout(7 downto 0),
      \low_th_2_2_1_fu_82_reg[7]\(7 downto 0) => low_th_0_2_dout(7 downto 0),
      \low_th_2_2_2_fu_102_reg[7]\(7 downto 0) => low_th_1_2_dout(7 downto 0),
      \low_th_2_2_fu_66_reg[7]\(7 downto 0) => low_th_2_2_dout(7 downto 0),
      lower_threshold_q00(1 downto 0) => lower_threshold_q00(4 downto 3),
      \mOutPtr_reg[0]\ => colorthresholding_9_0_3_1080_1920_1_U0_n_5,
      \mOutPtr_reg[0]_0\ => img_in_data_U_n_3,
      \mOutPtr_reg[0]_1\ => img_out_data_U_n_4,
      \mOutPtr_reg[1]\ => img_out_data_U_n_3,
      \out\(7 downto 0) => low_th_0_0_dout(7 downto 0),
      shiftReg_ce => \p_src_mat_rows_c_i_U/shiftReg_ce\,
      shiftReg_ce_0 => shiftReg_ce_1,
      shiftReg_ce_1 => shiftReg_ce,
      shiftReg_ce_2 => shiftReg_ce_4,
      shiftReg_ce_3 => shiftReg_ce_0,
      \trunc_ln144_reg_638_reg[1]\ => colorthresholding_9_0_3_1080_1920_1_U0_n_19,
      xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start => xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start
    );
control_s_axi_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_control_s_axi
     port map (
      CO(0) => icmp_ln195_fu_197_p2,
      D(7 downto 0) => lower_threshold_q0(7 downto 0),
      DOADO(31) => control_s_axi_U_n_3,
      DOADO(30) => control_s_axi_U_n_4,
      DOADO(29) => control_s_axi_U_n_5,
      DOADO(28) => control_s_axi_U_n_6,
      DOADO(27) => control_s_axi_U_n_7,
      DOADO(26) => control_s_axi_U_n_8,
      DOADO(25) => control_s_axi_U_n_9,
      DOADO(24) => control_s_axi_U_n_10,
      DOADO(23) => control_s_axi_U_n_11,
      DOADO(22) => control_s_axi_U_n_12,
      DOADO(21) => control_s_axi_U_n_13,
      DOADO(20) => control_s_axi_U_n_14,
      DOADO(19) => control_s_axi_U_n_15,
      DOADO(18) => control_s_axi_U_n_16,
      DOADO(17) => control_s_axi_U_n_17,
      DOADO(16) => control_s_axi_U_n_18,
      DOADO(15) => control_s_axi_U_n_19,
      DOADO(14) => control_s_axi_U_n_20,
      DOADO(13) => control_s_axi_U_n_21,
      DOADO(12) => control_s_axi_U_n_22,
      DOADO(11) => control_s_axi_U_n_23,
      DOADO(10) => control_s_axi_U_n_24,
      DOADO(9) => control_s_axi_U_n_25,
      DOADO(8) => control_s_axi_U_n_26,
      DOADO(7) => control_s_axi_U_n_27,
      DOADO(6) => control_s_axi_U_n_28,
      DOADO(5) => control_s_axi_U_n_29,
      DOADO(4) => control_s_axi_U_n_30,
      DOADO(3) => control_s_axi_U_n_31,
      DOADO(2) => control_s_axi_U_n_32,
      DOADO(1) => control_s_axi_U_n_33,
      DOADO(0) => control_s_axi_U_n_34,
      DOBDO(31) => control_s_axi_U_n_35,
      DOBDO(30) => control_s_axi_U_n_36,
      DOBDO(29) => control_s_axi_U_n_37,
      DOBDO(28) => control_s_axi_U_n_38,
      DOBDO(27) => control_s_axi_U_n_39,
      DOBDO(26) => control_s_axi_U_n_40,
      DOBDO(25) => control_s_axi_U_n_41,
      DOBDO(24) => control_s_axi_U_n_42,
      DOBDO(23) => control_s_axi_U_n_43,
      DOBDO(22) => control_s_axi_U_n_44,
      DOBDO(21) => control_s_axi_U_n_45,
      DOBDO(20) => control_s_axi_U_n_46,
      DOBDO(19) => control_s_axi_U_n_47,
      DOBDO(18) => control_s_axi_U_n_48,
      DOBDO(17) => control_s_axi_U_n_49,
      DOBDO(16) => control_s_axi_U_n_50,
      DOBDO(15) => control_s_axi_U_n_51,
      DOBDO(14) => control_s_axi_U_n_52,
      DOBDO(13) => control_s_axi_U_n_53,
      DOBDO(12) => control_s_axi_U_n_54,
      DOBDO(11) => control_s_axi_U_n_55,
      DOBDO(10) => control_s_axi_U_n_56,
      DOBDO(9) => control_s_axi_U_n_57,
      DOBDO(8) => control_s_axi_U_n_58,
      DOBDO(7) => control_s_axi_U_n_59,
      DOBDO(6) => control_s_axi_U_n_60,
      DOBDO(5) => control_s_axi_U_n_61,
      DOBDO(4) => control_s_axi_U_n_62,
      DOBDO(3) => control_s_axi_U_n_63,
      DOBDO(2) => control_s_axi_U_n_64,
      DOBDO(1) => control_s_axi_U_n_65,
      DOBDO(0) => control_s_axi_U_n_66,
      Q(31 downto 0) => cols(31 downto 0),
      address0(1 downto 0) => colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_address0(3 downto 2),
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => control_s_axi_U_n_210,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
      ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg => control_s_axi_U_n_205,
      ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg => ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg_n_3,
      ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg => control_s_axi_U_n_207,
      ap_sync_reg_colorthresholding_9_0_3_1080_1920_1_U0_ap_ready_reg_0 => colorthresholding_9_0_3_1080_1920_1_U0_n_11,
      \gen_write[1].mem_reg\(31) => control_s_axi_U_n_67,
      \gen_write[1].mem_reg\(30) => control_s_axi_U_n_68,
      \gen_write[1].mem_reg\(29) => control_s_axi_U_n_69,
      \gen_write[1].mem_reg\(28) => control_s_axi_U_n_70,
      \gen_write[1].mem_reg\(27) => control_s_axi_U_n_71,
      \gen_write[1].mem_reg\(26) => control_s_axi_U_n_72,
      \gen_write[1].mem_reg\(25) => control_s_axi_U_n_73,
      \gen_write[1].mem_reg\(24) => control_s_axi_U_n_74,
      \gen_write[1].mem_reg\(23) => control_s_axi_U_n_75,
      \gen_write[1].mem_reg\(22) => control_s_axi_U_n_76,
      \gen_write[1].mem_reg\(21) => control_s_axi_U_n_77,
      \gen_write[1].mem_reg\(20) => control_s_axi_U_n_78,
      \gen_write[1].mem_reg\(19) => control_s_axi_U_n_79,
      \gen_write[1].mem_reg\(18) => control_s_axi_U_n_80,
      \gen_write[1].mem_reg\(17) => control_s_axi_U_n_81,
      \gen_write[1].mem_reg\(16) => control_s_axi_U_n_82,
      \gen_write[1].mem_reg\(15) => control_s_axi_U_n_83,
      \gen_write[1].mem_reg\(14) => control_s_axi_U_n_84,
      \gen_write[1].mem_reg\(13) => control_s_axi_U_n_85,
      \gen_write[1].mem_reg\(12) => control_s_axi_U_n_86,
      \gen_write[1].mem_reg\(11) => control_s_axi_U_n_87,
      \gen_write[1].mem_reg\(10) => control_s_axi_U_n_88,
      \gen_write[1].mem_reg\(9) => control_s_axi_U_n_89,
      \gen_write[1].mem_reg\(8) => control_s_axi_U_n_90,
      \gen_write[1].mem_reg\(7) => control_s_axi_U_n_91,
      \gen_write[1].mem_reg\(6) => control_s_axi_U_n_92,
      \gen_write[1].mem_reg\(5) => control_s_axi_U_n_93,
      \gen_write[1].mem_reg\(4) => control_s_axi_U_n_94,
      \gen_write[1].mem_reg\(3) => control_s_axi_U_n_95,
      \gen_write[1].mem_reg\(2) => control_s_axi_U_n_96,
      \gen_write[1].mem_reg\(1) => control_s_axi_U_n_97,
      \gen_write[1].mem_reg\(0) => control_s_axi_U_n_98,
      \gen_write[1].mem_reg_0\(31) => control_s_axi_U_n_99,
      \gen_write[1].mem_reg_0\(30) => control_s_axi_U_n_100,
      \gen_write[1].mem_reg_0\(29) => control_s_axi_U_n_101,
      \gen_write[1].mem_reg_0\(28) => control_s_axi_U_n_102,
      \gen_write[1].mem_reg_0\(27) => control_s_axi_U_n_103,
      \gen_write[1].mem_reg_0\(26) => control_s_axi_U_n_104,
      \gen_write[1].mem_reg_0\(25) => control_s_axi_U_n_105,
      \gen_write[1].mem_reg_0\(24) => control_s_axi_U_n_106,
      \gen_write[1].mem_reg_0\(23) => control_s_axi_U_n_107,
      \gen_write[1].mem_reg_0\(22) => control_s_axi_U_n_108,
      \gen_write[1].mem_reg_0\(21) => control_s_axi_U_n_109,
      \gen_write[1].mem_reg_0\(20) => control_s_axi_U_n_110,
      \gen_write[1].mem_reg_0\(19) => control_s_axi_U_n_111,
      \gen_write[1].mem_reg_0\(18) => control_s_axi_U_n_112,
      \gen_write[1].mem_reg_0\(17) => control_s_axi_U_n_113,
      \gen_write[1].mem_reg_0\(16) => control_s_axi_U_n_114,
      \gen_write[1].mem_reg_0\(15) => control_s_axi_U_n_115,
      \gen_write[1].mem_reg_0\(14) => control_s_axi_U_n_116,
      \gen_write[1].mem_reg_0\(13) => control_s_axi_U_n_117,
      \gen_write[1].mem_reg_0\(12) => control_s_axi_U_n_118,
      \gen_write[1].mem_reg_0\(11) => control_s_axi_U_n_119,
      \gen_write[1].mem_reg_0\(10) => control_s_axi_U_n_120,
      \gen_write[1].mem_reg_0\(9) => control_s_axi_U_n_121,
      \gen_write[1].mem_reg_0\(8) => control_s_axi_U_n_122,
      \gen_write[1].mem_reg_0\(7) => control_s_axi_U_n_123,
      \gen_write[1].mem_reg_0\(6) => control_s_axi_U_n_124,
      \gen_write[1].mem_reg_0\(5) => control_s_axi_U_n_125,
      \gen_write[1].mem_reg_0\(4) => control_s_axi_U_n_126,
      \gen_write[1].mem_reg_0\(3) => control_s_axi_U_n_127,
      \gen_write[1].mem_reg_0\(2) => control_s_axi_U_n_128,
      \gen_write[1].mem_reg_0\(1) => control_s_axi_U_n_129,
      \gen_write[1].mem_reg_0\(0) => control_s_axi_U_n_130,
      \high_th_2_2_fu_50_reg[0]\ => \high_th_2_0_1_fu_94_reg[0]_i_4_n_3\,
      \high_th_2_2_fu_50_reg[0]_0\ => \high_th_2_0_1_fu_94_reg[0]_i_5_n_3\,
      \high_th_2_2_fu_50_reg[0]_1\ => \high_th_2_0_1_fu_94_reg[0]_i_6_n_3\,
      \high_th_2_2_fu_50_reg[0]_2\ => \high_th_2_0_1_fu_94_reg[0]_i_7_n_3\,
      \high_th_2_2_fu_50_reg[1]\ => \high_th_2_0_1_fu_94_reg[1]_i_4_n_3\,
      \high_th_2_2_fu_50_reg[1]_0\ => \high_th_2_0_1_fu_94_reg[1]_i_5_n_3\,
      \high_th_2_2_fu_50_reg[1]_1\ => \high_th_2_0_1_fu_94_reg[1]_i_6_n_3\,
      \high_th_2_2_fu_50_reg[1]_2\ => \high_th_2_0_1_fu_94_reg[1]_i_7_n_3\,
      \high_th_2_2_fu_50_reg[2]\ => \high_th_2_0_1_fu_94_reg[2]_i_4_n_3\,
      \high_th_2_2_fu_50_reg[2]_0\ => \high_th_2_0_1_fu_94_reg[2]_i_5_n_3\,
      \high_th_2_2_fu_50_reg[2]_1\ => \high_th_2_0_1_fu_94_reg[2]_i_6_n_3\,
      \high_th_2_2_fu_50_reg[2]_2\ => \high_th_2_0_1_fu_94_reg[2]_i_7_n_3\,
      \high_th_2_2_fu_50_reg[3]\ => \high_th_2_0_1_fu_94_reg[3]_i_4_n_3\,
      \high_th_2_2_fu_50_reg[3]_0\ => \high_th_2_0_1_fu_94_reg[3]_i_5_n_3\,
      \high_th_2_2_fu_50_reg[3]_1\ => \high_th_2_0_1_fu_94_reg[3]_i_6_n_3\,
      \high_th_2_2_fu_50_reg[3]_2\ => \high_th_2_0_1_fu_94_reg[3]_i_7_n_3\,
      \high_th_2_2_fu_50_reg[4]\ => \high_th_2_0_1_fu_94_reg[4]_i_4_n_3\,
      \high_th_2_2_fu_50_reg[4]_0\ => \high_th_2_0_1_fu_94_reg[4]_i_5_n_3\,
      \high_th_2_2_fu_50_reg[4]_1\ => \high_th_2_0_1_fu_94_reg[4]_i_6_n_3\,
      \high_th_2_2_fu_50_reg[4]_2\ => \high_th_2_0_1_fu_94_reg[4]_i_7_n_3\,
      \high_th_2_2_fu_50_reg[5]\ => \high_th_2_0_1_fu_94_reg[5]_i_4_n_3\,
      \high_th_2_2_fu_50_reg[5]_0\ => \high_th_2_0_1_fu_94_reg[5]_i_5_n_3\,
      \high_th_2_2_fu_50_reg[5]_1\ => \high_th_2_0_1_fu_94_reg[5]_i_6_n_3\,
      \high_th_2_2_fu_50_reg[5]_2\ => \high_th_2_0_1_fu_94_reg[5]_i_7_n_3\,
      \high_th_2_2_fu_50_reg[6]\ => \high_th_2_0_1_fu_94_reg[6]_i_4_n_3\,
      \high_th_2_2_fu_50_reg[6]_0\ => \high_th_2_0_1_fu_94_reg[6]_i_5_n_3\,
      \high_th_2_2_fu_50_reg[6]_1\ => \high_th_2_0_1_fu_94_reg[6]_i_6_n_3\,
      \high_th_2_2_fu_50_reg[6]_2\ => \high_th_2_0_1_fu_94_reg[6]_i_7_n_3\,
      \high_th_2_2_fu_50_reg[7]\ => \high_th_2_0_1_fu_94_reg[7]_i_4_n_3\,
      \high_th_2_2_fu_50_reg[7]_0\ => \high_th_2_0_1_fu_94_reg[7]_i_5_n_3\,
      \high_th_2_2_fu_50_reg[7]_1\ => \high_th_2_0_1_fu_94_reg[7]_i_6_n_3\,
      \high_th_2_2_fu_50_reg[7]_2\ => \high_th_2_0_1_fu_94_reg[7]_i_7_n_3\,
      i_1_reg_2600 => i_1_reg_2600,
      int_ap_done_reg_0(0) => data0(1),
      int_ap_done_reg_1 => xfMat2AXIvideo_24_0_1080_1920_1_U0_n_10,
      int_ap_start_reg_0 => colorthresholding_9_0_3_1080_1920_1_U0_n_8,
      \int_lower_threshold_shift_reg[0]_0\(7 downto 0) => upper_threshold_q0(7 downto 0),
      \int_lower_threshold_shift_reg[0]_1\ => colorthresholding_9_0_3_1080_1920_1_U0_n_20,
      \int_lower_threshold_shift_reg[1]_0\ => colorthresholding_9_0_3_1080_1920_1_U0_n_19,
      int_lower_threshold_write_reg_0 => control_s_axi_U_n_134,
      \int_rows_reg[31]_0\(31 downto 0) => rows(31 downto 0),
      int_upper_threshold_write_reg_0 => control_s_axi_U_n_135,
      interrupt => interrupt,
      \low_th_2_2_fu_66_reg[0]\ => \low_th_2_0_fu_58_reg[0]_i_4_n_3\,
      \low_th_2_2_fu_66_reg[0]_0\ => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      \low_th_2_2_fu_66_reg[0]_1\ => \low_th_2_0_fu_58_reg[0]_i_5_n_3\,
      \low_th_2_2_fu_66_reg[0]_2\ => \low_th_2_0_fu_58_reg[0]_i_6_n_3\,
      \low_th_2_2_fu_66_reg[0]_3\ => \low_th_2_0_fu_58_reg[0]_i_7_n_3\,
      \low_th_2_2_fu_66_reg[1]\ => \low_th_2_0_fu_58_reg[1]_i_4_n_3\,
      \low_th_2_2_fu_66_reg[1]_0\ => \low_th_2_0_fu_58_reg[1]_i_5_n_3\,
      \low_th_2_2_fu_66_reg[1]_1\ => \low_th_2_0_fu_58_reg[1]_i_6_n_3\,
      \low_th_2_2_fu_66_reg[1]_2\ => \low_th_2_0_fu_58_reg[1]_i_7_n_3\,
      \low_th_2_2_fu_66_reg[2]\ => \low_th_2_0_fu_58_reg[2]_i_4_n_3\,
      \low_th_2_2_fu_66_reg[2]_0\ => \low_th_2_0_fu_58_reg[2]_i_5_n_3\,
      \low_th_2_2_fu_66_reg[2]_1\ => \low_th_2_0_fu_58_reg[2]_i_6_n_3\,
      \low_th_2_2_fu_66_reg[2]_2\ => \low_th_2_0_fu_58_reg[2]_i_7_n_3\,
      \low_th_2_2_fu_66_reg[3]\ => \low_th_2_0_fu_58_reg[3]_i_4_n_3\,
      \low_th_2_2_fu_66_reg[3]_0\ => \low_th_2_0_fu_58_reg[3]_i_5_n_3\,
      \low_th_2_2_fu_66_reg[3]_1\ => \low_th_2_0_fu_58_reg[3]_i_6_n_3\,
      \low_th_2_2_fu_66_reg[3]_2\ => \low_th_2_0_fu_58_reg[3]_i_7_n_3\,
      \low_th_2_2_fu_66_reg[4]\ => \low_th_2_0_fu_58_reg[4]_i_4_n_3\,
      \low_th_2_2_fu_66_reg[4]_0\ => \low_th_2_0_fu_58_reg[4]_i_5_n_3\,
      \low_th_2_2_fu_66_reg[4]_1\ => \low_th_2_0_fu_58_reg[4]_i_6_n_3\,
      \low_th_2_2_fu_66_reg[4]_2\ => \low_th_2_0_fu_58_reg[4]_i_7_n_3\,
      \low_th_2_2_fu_66_reg[5]\ => \low_th_2_0_fu_58_reg[5]_i_4_n_3\,
      \low_th_2_2_fu_66_reg[5]_0\ => \low_th_2_0_fu_58_reg[5]_i_5_n_3\,
      \low_th_2_2_fu_66_reg[5]_1\ => \low_th_2_0_fu_58_reg[5]_i_6_n_3\,
      \low_th_2_2_fu_66_reg[5]_2\ => \low_th_2_0_fu_58_reg[5]_i_7_n_3\,
      \low_th_2_2_fu_66_reg[6]\ => \low_th_2_0_fu_58_reg[6]_i_4_n_3\,
      \low_th_2_2_fu_66_reg[6]_0\ => \low_th_2_0_fu_58_reg[6]_i_5_n_3\,
      \low_th_2_2_fu_66_reg[6]_1\ => \low_th_2_0_fu_58_reg[6]_i_6_n_3\,
      \low_th_2_2_fu_66_reg[6]_2\ => \low_th_2_0_fu_58_reg[6]_i_7_n_3\,
      \low_th_2_2_fu_66_reg[7]\ => \low_th_2_0_fu_58_reg[7]_i_5_n_3\,
      \low_th_2_2_fu_66_reg[7]_0\ => \low_th_2_0_fu_58_reg[7]_i_7_n_3\,
      \low_th_2_2_fu_66_reg[7]_1\ => \low_th_2_0_fu_58_reg[7]_i_8_n_3\,
      \low_th_2_2_fu_66_reg[7]_2\ => \low_th_2_0_fu_58_reg[7]_i_9_n_3\,
      lower_threshold_q00(1 downto 0) => lower_threshold_q00(4 downto 3),
      \rdata_reg[0]_0\ => \rdata_reg[0]_i_5_n_3\,
      \rdata_reg[0]_1\ => \rdata_reg[0]_i_6_n_3\,
      \rdata_reg[10]_0\ => \rdata_reg[10]_i_5_n_3\,
      \rdata_reg[10]_1\ => \rdata_reg[10]_i_6_n_3\,
      \rdata_reg[11]_0\ => \rdata_reg[11]_i_5_n_3\,
      \rdata_reg[11]_1\ => \rdata_reg[11]_i_6_n_3\,
      \rdata_reg[12]_0\ => \rdata_reg[12]_i_5_n_3\,
      \rdata_reg[12]_1\ => \rdata_reg[12]_i_6_n_3\,
      \rdata_reg[13]_0\ => \rdata_reg[13]_i_5_n_3\,
      \rdata_reg[13]_1\ => \rdata_reg[13]_i_6_n_3\,
      \rdata_reg[14]_0\ => \rdata_reg[14]_i_5_n_3\,
      \rdata_reg[14]_1\ => \rdata_reg[14]_i_6_n_3\,
      \rdata_reg[15]_0\ => \rdata_reg[15]_i_5_n_3\,
      \rdata_reg[15]_1\ => \rdata_reg[15]_i_6_n_3\,
      \rdata_reg[16]_0\ => \rdata_reg[16]_i_5_n_3\,
      \rdata_reg[16]_1\ => \rdata_reg[16]_i_6_n_3\,
      \rdata_reg[17]_0\ => \rdata_reg[17]_i_5_n_3\,
      \rdata_reg[17]_1\ => \rdata_reg[17]_i_6_n_3\,
      \rdata_reg[18]_0\ => \rdata_reg[18]_i_5_n_3\,
      \rdata_reg[18]_1\ => \rdata_reg[18]_i_6_n_3\,
      \rdata_reg[19]_0\ => \rdata_reg[19]_i_5_n_3\,
      \rdata_reg[19]_1\ => \rdata_reg[19]_i_6_n_3\,
      \rdata_reg[1]_0\ => \rdata_reg[1]_i_6_n_3\,
      \rdata_reg[1]_1\ => \rdata_reg[1]_i_7_n_3\,
      \rdata_reg[20]_0\ => \rdata_reg[20]_i_5_n_3\,
      \rdata_reg[20]_1\ => \rdata_reg[20]_i_6_n_3\,
      \rdata_reg[21]_0\ => \rdata_reg[21]_i_5_n_3\,
      \rdata_reg[21]_1\ => \rdata_reg[21]_i_6_n_3\,
      \rdata_reg[22]_0\ => \rdata_reg[22]_i_5_n_3\,
      \rdata_reg[22]_1\ => \rdata_reg[22]_i_6_n_3\,
      \rdata_reg[23]_0\ => \rdata_reg[23]_i_5_n_3\,
      \rdata_reg[23]_1\ => \rdata_reg[23]_i_6_n_3\,
      \rdata_reg[24]_0\ => \rdata_reg[24]_i_5_n_3\,
      \rdata_reg[24]_1\ => \rdata_reg[24]_i_6_n_3\,
      \rdata_reg[25]_0\ => \rdata_reg[25]_i_5_n_3\,
      \rdata_reg[25]_1\ => \rdata_reg[25]_i_6_n_3\,
      \rdata_reg[26]_0\ => \rdata_reg[26]_i_5_n_3\,
      \rdata_reg[26]_1\ => \rdata_reg[26]_i_6_n_3\,
      \rdata_reg[27]_0\ => \rdata_reg[27]_i_5_n_3\,
      \rdata_reg[27]_1\ => \rdata_reg[27]_i_6_n_3\,
      \rdata_reg[28]_0\ => \rdata_reg[28]_i_5_n_3\,
      \rdata_reg[28]_1\ => \rdata_reg[28]_i_6_n_3\,
      \rdata_reg[29]_0\ => \rdata_reg[29]_i_5_n_3\,
      \rdata_reg[29]_1\ => \rdata_reg[29]_i_6_n_3\,
      \rdata_reg[2]_0\ => \rdata_reg[2]_i_7_n_3\,
      \rdata_reg[2]_1\ => \rdata_reg[2]_i_6_n_3\,
      \rdata_reg[30]_0\ => \rdata_reg[30]_i_5_n_3\,
      \rdata_reg[30]_1\ => \rdata_reg[30]_i_6_n_3\,
      \rdata_reg[31]_0\ => \rdata_reg[31]_i_8_n_3\,
      \rdata_reg[31]_1\ => \rdata_reg[31]_i_9_n_3\,
      \rdata_reg[31]_2\ => \rdata_reg[31]_i_10_n_3\,
      \rdata_reg[31]_3\ => \rdata_reg[31]_i_11_n_3\,
      \rdata_reg[3]_0\ => \rdata_reg[3]_i_7_n_3\,
      \rdata_reg[3]_1\ => \rdata_reg[3]_i_6_n_3\,
      \rdata_reg[4]_0\ => \rdata_reg[4]_i_5_n_3\,
      \rdata_reg[4]_1\ => \rdata_reg[4]_i_6_n_3\,
      \rdata_reg[5]_0\ => \rdata_reg[5]_i_5_n_3\,
      \rdata_reg[5]_1\ => \rdata_reg[5]_i_6_n_3\,
      \rdata_reg[6]_0\ => \rdata_reg[6]_i_5_n_3\,
      \rdata_reg[6]_1\ => \rdata_reg[6]_i_6_n_3\,
      \rdata_reg[7]_0\ => \rdata_reg[7]_i_7_n_3\,
      \rdata_reg[7]_1\ => \rdata_reg[7]_i_6_n_3\,
      \rdata_reg[8]_0\ => \rdata_reg[8]_i_5_n_3\,
      \rdata_reg[8]_1\ => \rdata_reg[8]_i_6_n_3\,
      \rdata_reg[9]_0\ => \rdata_reg[9]_i_5_n_3\,
      \rdata_reg[9]_1\ => \rdata_reg[9]_i_6_n_3\,
      s_axi_control_ARADDR(6 downto 0) => s_axi_control_ARADDR(6 downto 0),
      s_axi_control_ARADDR_2_sp_1 => control_s_axi_U_n_201,
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(6 downto 0) => s_axi_control_AWADDR(6 downto 0),
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      shiftReg_ce => shiftReg_ce_4,
      start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n => start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n,
      start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n => start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n,
      start_once_reg => start_once_reg
    );
\high_th_2_0_1_fu_94_reg[0]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_114,
      Q => \high_th_2_0_1_fu_94_reg[0]_i_4_n_3\,
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[0]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_130,
      Q => \high_th_2_0_1_fu_94_reg[0]_i_5_n_3\,
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[0]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_106,
      Q => \high_th_2_0_1_fu_94_reg[0]_i_6_n_3\,
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[0]_i_7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_122,
      Q => \high_th_2_0_1_fu_94_reg[0]_i_7_n_3\,
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[1]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_113,
      Q => \high_th_2_0_1_fu_94_reg[1]_i_4_n_3\,
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[1]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_129,
      Q => \high_th_2_0_1_fu_94_reg[1]_i_5_n_3\,
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[1]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_105,
      Q => \high_th_2_0_1_fu_94_reg[1]_i_6_n_3\,
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[1]_i_7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_121,
      Q => \high_th_2_0_1_fu_94_reg[1]_i_7_n_3\,
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[2]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_112,
      Q => \high_th_2_0_1_fu_94_reg[2]_i_4_n_3\,
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[2]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_128,
      Q => \high_th_2_0_1_fu_94_reg[2]_i_5_n_3\,
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[2]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_104,
      Q => \high_th_2_0_1_fu_94_reg[2]_i_6_n_3\,
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[2]_i_7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_120,
      Q => \high_th_2_0_1_fu_94_reg[2]_i_7_n_3\,
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[3]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_111,
      Q => \high_th_2_0_1_fu_94_reg[3]_i_4_n_3\,
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[3]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_127,
      Q => \high_th_2_0_1_fu_94_reg[3]_i_5_n_3\,
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[3]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_103,
      Q => \high_th_2_0_1_fu_94_reg[3]_i_6_n_3\,
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[3]_i_7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_119,
      Q => \high_th_2_0_1_fu_94_reg[3]_i_7_n_3\,
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[4]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_110,
      Q => \high_th_2_0_1_fu_94_reg[4]_i_4_n_3\,
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[4]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_126,
      Q => \high_th_2_0_1_fu_94_reg[4]_i_5_n_3\,
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[4]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_102,
      Q => \high_th_2_0_1_fu_94_reg[4]_i_6_n_3\,
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[4]_i_7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_118,
      Q => \high_th_2_0_1_fu_94_reg[4]_i_7_n_3\,
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[5]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_109,
      Q => \high_th_2_0_1_fu_94_reg[5]_i_4_n_3\,
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[5]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_125,
      Q => \high_th_2_0_1_fu_94_reg[5]_i_5_n_3\,
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[5]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_101,
      Q => \high_th_2_0_1_fu_94_reg[5]_i_6_n_3\,
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[5]_i_7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_117,
      Q => \high_th_2_0_1_fu_94_reg[5]_i_7_n_3\,
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[6]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_108,
      Q => \high_th_2_0_1_fu_94_reg[6]_i_4_n_3\,
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[6]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_124,
      Q => \high_th_2_0_1_fu_94_reg[6]_i_5_n_3\,
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[6]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_100,
      Q => \high_th_2_0_1_fu_94_reg[6]_i_6_n_3\,
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[6]_i_7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_116,
      Q => \high_th_2_0_1_fu_94_reg[6]_i_7_n_3\,
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[7]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_107,
      Q => \high_th_2_0_1_fu_94_reg[7]_i_4_n_3\,
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[7]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_123,
      Q => \high_th_2_0_1_fu_94_reg[7]_i_5_n_3\,
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[7]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_99,
      Q => \high_th_2_0_1_fu_94_reg[7]_i_6_n_3\,
      R => '0'
    );
\high_th_2_0_1_fu_94_reg[7]_i_7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_115,
      Q => \high_th_2_0_1_fu_94_reg[7]_i_7_n_3\,
      R => '0'
    );
img_in_cols_c10_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S
     port map (
      D(15 downto 0) => img_in_cols_c_dout(15 downto 0),
      E(0) => colorthresholding_9_0_3_1080_1920_1_U0_n_12,
      \SRL_SIG_reg[0][15]\(15 downto 0) => img_in_cols_c10_dout(15 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_in_cols_c10_empty_n => img_in_cols_c10_empty_n,
      img_in_cols_c10_full_n => img_in_cols_c10_full_n,
      shiftReg_ce => \p_src_mat_rows_c_i_U/shiftReg_ce\,
      shiftReg_ce_0 => shiftReg_ce_0
    );
img_in_cols_c_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_0
     port map (
      AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start => AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
      D(31 downto 0) => img_in_cols_c_dout(31 downto 0),
      E(0) => start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_5,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_in_cols_c10_full_n => img_in_cols_c10_full_n,
      img_in_cols_c_empty_n => img_in_cols_c_empty_n,
      img_in_cols_c_full_n => img_in_cols_c_full_n,
      img_in_rows_c9_full_n => img_in_rows_c9_full_n,
      img_in_rows_c_empty_n => img_in_rows_c_empty_n,
      \in\(31 downto 0) => cols(31 downto 0),
      internal_empty_n_reg_0 => img_in_cols_c_U_n_5,
      shiftReg_ce => shiftReg_ce_0,
      shiftReg_ce_0 => shiftReg_ce_4
    );
img_in_data_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w24_d2_S
     port map (
      D(23 downto 0) => AXIvideo2xfMat_24_9_1080_1920_1_U0_img_in_418_din(23 downto 0),
      DI(3) => img_in_data_U_n_146,
      DI(2) => img_in_data_U_n_147,
      DI(1) => img_in_data_U_n_148,
      DI(0) => img_in_data_U_n_149,
      S(3) => img_in_data_U_n_142,
      S(2) => img_in_data_U_n_143,
      S(1) => img_in_data_U_n_144,
      S(0) => img_in_data_U_n_145,
      \SRL_SIG_reg[0][15]\(3) => img_in_data_U_n_102,
      \SRL_SIG_reg[0][15]\(2) => img_in_data_U_n_103,
      \SRL_SIG_reg[0][15]\(1) => img_in_data_U_n_104,
      \SRL_SIG_reg[0][15]\(0) => img_in_data_U_n_105,
      \SRL_SIG_reg[0][15]_0\(3) => img_in_data_U_n_110,
      \SRL_SIG_reg[0][15]_0\(2) => img_in_data_U_n_111,
      \SRL_SIG_reg[0][15]_0\(1) => img_in_data_U_n_112,
      \SRL_SIG_reg[0][15]_0\(0) => img_in_data_U_n_113,
      \SRL_SIG_reg[0][15]_1\(3) => img_in_data_U_n_118,
      \SRL_SIG_reg[0][15]_1\(2) => img_in_data_U_n_119,
      \SRL_SIG_reg[0][15]_1\(1) => img_in_data_U_n_120,
      \SRL_SIG_reg[0][15]_1\(0) => img_in_data_U_n_121,
      \SRL_SIG_reg[0][15]_2\(3) => img_in_data_U_n_126,
      \SRL_SIG_reg[0][15]_2\(2) => img_in_data_U_n_127,
      \SRL_SIG_reg[0][15]_2\(1) => img_in_data_U_n_128,
      \SRL_SIG_reg[0][15]_2\(0) => img_in_data_U_n_129,
      \SRL_SIG_reg[0][15]_3\(3) => img_in_data_U_n_134,
      \SRL_SIG_reg[0][15]_3\(2) => img_in_data_U_n_135,
      \SRL_SIG_reg[0][15]_3\(1) => img_in_data_U_n_136,
      \SRL_SIG_reg[0][15]_3\(0) => img_in_data_U_n_137,
      \SRL_SIG_reg[0][23]\(3) => img_in_data_U_n_6,
      \SRL_SIG_reg[0][23]\(2) => img_in_data_U_n_7,
      \SRL_SIG_reg[0][23]\(1) => img_in_data_U_n_8,
      \SRL_SIG_reg[0][23]\(0) => img_in_data_U_n_9,
      \SRL_SIG_reg[0][23]_0\(3) => img_in_data_U_n_14,
      \SRL_SIG_reg[0][23]_0\(2) => img_in_data_U_n_15,
      \SRL_SIG_reg[0][23]_0\(1) => img_in_data_U_n_16,
      \SRL_SIG_reg[0][23]_0\(0) => img_in_data_U_n_17,
      \SRL_SIG_reg[0][23]_1\(3) => img_in_data_U_n_22,
      \SRL_SIG_reg[0][23]_1\(2) => img_in_data_U_n_23,
      \SRL_SIG_reg[0][23]_1\(1) => img_in_data_U_n_24,
      \SRL_SIG_reg[0][23]_1\(0) => img_in_data_U_n_25,
      \SRL_SIG_reg[0][23]_2\(3) => img_in_data_U_n_30,
      \SRL_SIG_reg[0][23]_2\(2) => img_in_data_U_n_31,
      \SRL_SIG_reg[0][23]_2\(1) => img_in_data_U_n_32,
      \SRL_SIG_reg[0][23]_2\(0) => img_in_data_U_n_33,
      \SRL_SIG_reg[0][23]_3\(3) => img_in_data_U_n_38,
      \SRL_SIG_reg[0][23]_3\(2) => img_in_data_U_n_39,
      \SRL_SIG_reg[0][23]_3\(1) => img_in_data_U_n_40,
      \SRL_SIG_reg[0][23]_3\(0) => img_in_data_U_n_41,
      \SRL_SIG_reg[0][23]_4\(3) => img_in_data_U_n_46,
      \SRL_SIG_reg[0][23]_4\(2) => img_in_data_U_n_47,
      \SRL_SIG_reg[0][23]_4\(1) => img_in_data_U_n_48,
      \SRL_SIG_reg[0][23]_4\(0) => img_in_data_U_n_49,
      \SRL_SIG_reg[0][7]\(3) => img_in_data_U_n_54,
      \SRL_SIG_reg[0][7]\(2) => img_in_data_U_n_55,
      \SRL_SIG_reg[0][7]\(1) => img_in_data_U_n_56,
      \SRL_SIG_reg[0][7]\(0) => img_in_data_U_n_57,
      \SRL_SIG_reg[0][7]_0\(3) => img_in_data_U_n_62,
      \SRL_SIG_reg[0][7]_0\(2) => img_in_data_U_n_63,
      \SRL_SIG_reg[0][7]_0\(1) => img_in_data_U_n_64,
      \SRL_SIG_reg[0][7]_0\(0) => img_in_data_U_n_65,
      \SRL_SIG_reg[0][7]_1\(3) => img_in_data_U_n_70,
      \SRL_SIG_reg[0][7]_1\(2) => img_in_data_U_n_71,
      \SRL_SIG_reg[0][7]_1\(1) => img_in_data_U_n_72,
      \SRL_SIG_reg[0][7]_1\(0) => img_in_data_U_n_73,
      \SRL_SIG_reg[0][7]_2\(3) => img_in_data_U_n_78,
      \SRL_SIG_reg[0][7]_2\(2) => img_in_data_U_n_79,
      \SRL_SIG_reg[0][7]_2\(1) => img_in_data_U_n_80,
      \SRL_SIG_reg[0][7]_2\(0) => img_in_data_U_n_81,
      \SRL_SIG_reg[0][7]_3\(3) => img_in_data_U_n_86,
      \SRL_SIG_reg[0][7]_3\(2) => img_in_data_U_n_87,
      \SRL_SIG_reg[0][7]_3\(1) => img_in_data_U_n_88,
      \SRL_SIG_reg[0][7]_3\(0) => img_in_data_U_n_89,
      \SRL_SIG_reg[0][7]_4\(3) => img_in_data_U_n_94,
      \SRL_SIG_reg[0][7]_4\(2) => img_in_data_U_n_95,
      \SRL_SIG_reg[0][7]_4\(1) => img_in_data_U_n_96,
      \SRL_SIG_reg[0][7]_4\(0) => img_in_data_U_n_97,
      \SRL_SIG_reg[1][14]\(3) => img_in_data_U_n_106,
      \SRL_SIG_reg[1][14]\(2) => img_in_data_U_n_107,
      \SRL_SIG_reg[1][14]\(1) => img_in_data_U_n_108,
      \SRL_SIG_reg[1][14]\(0) => img_in_data_U_n_109,
      \SRL_SIG_reg[1][14]_0\(3) => img_in_data_U_n_114,
      \SRL_SIG_reg[1][14]_0\(2) => img_in_data_U_n_115,
      \SRL_SIG_reg[1][14]_0\(1) => img_in_data_U_n_116,
      \SRL_SIG_reg[1][14]_0\(0) => img_in_data_U_n_117,
      \SRL_SIG_reg[1][14]_1\(3) => img_in_data_U_n_122,
      \SRL_SIG_reg[1][14]_1\(2) => img_in_data_U_n_123,
      \SRL_SIG_reg[1][14]_1\(1) => img_in_data_U_n_124,
      \SRL_SIG_reg[1][14]_1\(0) => img_in_data_U_n_125,
      \SRL_SIG_reg[1][14]_2\(3) => img_in_data_U_n_130,
      \SRL_SIG_reg[1][14]_2\(2) => img_in_data_U_n_131,
      \SRL_SIG_reg[1][14]_2\(1) => img_in_data_U_n_132,
      \SRL_SIG_reg[1][14]_2\(0) => img_in_data_U_n_133,
      \SRL_SIG_reg[1][14]_3\(3) => img_in_data_U_n_138,
      \SRL_SIG_reg[1][14]_3\(2) => img_in_data_U_n_139,
      \SRL_SIG_reg[1][14]_3\(1) => img_in_data_U_n_140,
      \SRL_SIG_reg[1][14]_3\(0) => img_in_data_U_n_141,
      \SRL_SIG_reg[1][22]\(3) => img_in_data_U_n_10,
      \SRL_SIG_reg[1][22]\(2) => img_in_data_U_n_11,
      \SRL_SIG_reg[1][22]\(1) => img_in_data_U_n_12,
      \SRL_SIG_reg[1][22]\(0) => img_in_data_U_n_13,
      \SRL_SIG_reg[1][22]_0\(3) => img_in_data_U_n_18,
      \SRL_SIG_reg[1][22]_0\(2) => img_in_data_U_n_19,
      \SRL_SIG_reg[1][22]_0\(1) => img_in_data_U_n_20,
      \SRL_SIG_reg[1][22]_0\(0) => img_in_data_U_n_21,
      \SRL_SIG_reg[1][22]_1\(3) => img_in_data_U_n_26,
      \SRL_SIG_reg[1][22]_1\(2) => img_in_data_U_n_27,
      \SRL_SIG_reg[1][22]_1\(1) => img_in_data_U_n_28,
      \SRL_SIG_reg[1][22]_1\(0) => img_in_data_U_n_29,
      \SRL_SIG_reg[1][22]_2\(3) => img_in_data_U_n_34,
      \SRL_SIG_reg[1][22]_2\(2) => img_in_data_U_n_35,
      \SRL_SIG_reg[1][22]_2\(1) => img_in_data_U_n_36,
      \SRL_SIG_reg[1][22]_2\(0) => img_in_data_U_n_37,
      \SRL_SIG_reg[1][22]_3\(3) => img_in_data_U_n_42,
      \SRL_SIG_reg[1][22]_3\(2) => img_in_data_U_n_43,
      \SRL_SIG_reg[1][22]_3\(1) => img_in_data_U_n_44,
      \SRL_SIG_reg[1][22]_3\(0) => img_in_data_U_n_45,
      \SRL_SIG_reg[1][22]_4\(3) => img_in_data_U_n_50,
      \SRL_SIG_reg[1][22]_4\(2) => img_in_data_U_n_51,
      \SRL_SIG_reg[1][22]_4\(1) => img_in_data_U_n_52,
      \SRL_SIG_reg[1][22]_4\(0) => img_in_data_U_n_53,
      \SRL_SIG_reg[1][6]\(3) => img_in_data_U_n_58,
      \SRL_SIG_reg[1][6]\(2) => img_in_data_U_n_59,
      \SRL_SIG_reg[1][6]\(1) => img_in_data_U_n_60,
      \SRL_SIG_reg[1][6]\(0) => img_in_data_U_n_61,
      \SRL_SIG_reg[1][6]_0\(3) => img_in_data_U_n_66,
      \SRL_SIG_reg[1][6]_0\(2) => img_in_data_U_n_67,
      \SRL_SIG_reg[1][6]_0\(1) => img_in_data_U_n_68,
      \SRL_SIG_reg[1][6]_0\(0) => img_in_data_U_n_69,
      \SRL_SIG_reg[1][6]_1\(3) => img_in_data_U_n_74,
      \SRL_SIG_reg[1][6]_1\(2) => img_in_data_U_n_75,
      \SRL_SIG_reg[1][6]_1\(1) => img_in_data_U_n_76,
      \SRL_SIG_reg[1][6]_1\(0) => img_in_data_U_n_77,
      \SRL_SIG_reg[1][6]_2\(3) => img_in_data_U_n_82,
      \SRL_SIG_reg[1][6]_2\(2) => img_in_data_U_n_83,
      \SRL_SIG_reg[1][6]_2\(1) => img_in_data_U_n_84,
      \SRL_SIG_reg[1][6]_2\(0) => img_in_data_U_n_85,
      \SRL_SIG_reg[1][6]_3\(3) => img_in_data_U_n_90,
      \SRL_SIG_reg[1][6]_3\(2) => img_in_data_U_n_91,
      \SRL_SIG_reg[1][6]_3\(1) => img_in_data_U_n_92,
      \SRL_SIG_reg[1][6]_3\(0) => img_in_data_U_n_93,
      \SRL_SIG_reg[1][6]_4\(3) => img_in_data_U_n_98,
      \SRL_SIG_reg[1][6]_4\(2) => img_in_data_U_n_99,
      \SRL_SIG_reg[1][6]_4\(1) => img_in_data_U_n_100,
      \SRL_SIG_reg[1][6]_4\(0) => img_in_data_U_n_101,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \icmp_ln56_10_reg_769_reg[0]\(7 downto 0) => low_th_2_1_dout(7 downto 0),
      \icmp_ln56_11_reg_779_reg[0]\(7 downto 0) => low_th_2_2_dout(7 downto 0),
      \icmp_ln56_1_reg_699_reg[0]\(7 downto 0) => high_th_0_0_dout(7 downto 0),
      \icmp_ln56_2_reg_709_reg[0]\(7 downto 0) => low_th_0_1_dout(7 downto 0),
      \icmp_ln56_3_reg_719_reg[0]\(7 downto 0) => low_th_0_2_dout(7 downto 0),
      \icmp_ln56_4_reg_724_reg[0]\(7 downto 0) => low_th_1_0_dout(7 downto 0),
      \icmp_ln56_5_reg_729_reg[0]\(7 downto 0) => high_th_1_0_dout(7 downto 0),
      \icmp_ln56_6_reg_739_reg[0]\(7 downto 0) => low_th_1_1_dout(7 downto 0),
      \icmp_ln56_7_reg_749_reg[0]\(7 downto 0) => low_th_1_2_dout(7 downto 0),
      \icmp_ln56_8_reg_754_reg[0]\(7 downto 0) => low_th_2_0_dout(7 downto 0),
      \icmp_ln56_9_reg_759_reg[0]\(7 downto 0) => high_th_2_0_dout(7 downto 0),
      \icmp_ln890_1_reg_714_reg[0]\(7 downto 0) => high_th_0_2_dout(7 downto 0),
      \icmp_ln890_2_reg_734_reg[0]\(7 downto 0) => high_th_1_1_dout(7 downto 0),
      \icmp_ln890_3_reg_744_reg[0]\(7 downto 0) => high_th_1_2_dout(7 downto 0),
      \icmp_ln890_4_reg_764_reg[0]\(7 downto 0) => high_th_2_1_dout(7 downto 0),
      \icmp_ln890_5_reg_774_reg[0]\(7 downto 0) => high_th_2_2_dout(7 downto 0),
      \icmp_ln890_reg_704_reg[0]\(7 downto 0) => high_th_0_1_dout(7 downto 0),
      img_in_data_empty_n => img_in_data_empty_n,
      img_in_data_full_n => img_in_data_full_n,
      \mOutPtr_reg[0]_0\ => img_in_data_U_n_3,
      \mOutPtr_reg[0]_1\ => colorthresholding_9_0_3_1080_1920_1_U0_n_4,
      \mOutPtr_reg[1]_0\ => colorthresholding_9_0_3_1080_1920_1_U0_n_17,
      \out\(7 downto 0) => low_th_0_0_dout(7 downto 0),
      shiftReg_ce => shiftReg_ce
    );
img_in_rows_c9_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_1
     port map (
      D(15 downto 0) => img_in_rows_c_dout(15 downto 0),
      E(0) => colorthresholding_9_0_3_1080_1920_1_U0_n_12,
      \SRL_SIG_reg[0][15]\(15 downto 0) => img_in_rows_c9_dout(15 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_in_rows_c9_empty_n => img_in_rows_c9_empty_n,
      img_in_rows_c9_full_n => img_in_rows_c9_full_n,
      shiftReg_ce => \p_src_mat_rows_c_i_U/shiftReg_ce\,
      shiftReg_ce_0 => shiftReg_ce_0
    );
img_in_rows_c_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d2_S_2
     port map (
      E(0) => start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_5,
      \SRL_SIG_reg[0][31]\(31 downto 0) => img_in_rows_c_dout(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_in_rows_c_empty_n => img_in_rows_c_empty_n,
      img_in_rows_c_full_n => img_in_rows_c_full_n,
      \in\(31 downto 0) => rows(31 downto 0),
      shiftReg_ce => shiftReg_ce_0,
      shiftReg_ce_0 => shiftReg_ce_4
    );
img_out_cols_c_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d4_S
     port map (
      E(0) => start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_7,
      Q(0) => ap_CS_fsm_state1_5,
      ap_NS_fsm(0) => ap_NS_fsm(1),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_in_cols_c_full_n => img_in_cols_c_full_n,
      img_in_rows_c_full_n => img_in_rows_c_full_n,
      img_out_cols_c_empty_n => img_out_cols_c_empty_n,
      img_out_cols_c_full_n => img_out_cols_c_full_n,
      img_out_rows_c_empty_n => img_out_rows_c_empty_n,
      img_out_rows_c_full_n => img_out_rows_c_full_n,
      \in\(31 downto 0) => cols(31 downto 0),
      internal_empty_n_reg_0 => img_out_cols_c_U_n_5,
      internal_full_n_reg_0 => img_out_cols_c_U_n_6,
      \out\(31 downto 0) => img_out_cols_c_dout(31 downto 0),
      shiftReg_ce => shiftReg_ce_4,
      start_once_reg => start_once_reg,
      start_once_reg_reg => start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_8,
      xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start => xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start
    );
img_out_data_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w8_d2_S
     port map (
      B_V_data_1_sel_wr01_out => \regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_sel_wr01_out\,
      \SRL_SIG_reg[0][7]\ => colorthresholding_9_0_3_1080_1920_1_U0_n_18,
      \SRL_SIG_reg[0]_0\(0) => \SRL_SIG_reg[0]_3\(7),
      \SRL_SIG_reg[1][0]\ => colorthresholding_9_0_3_1080_1920_1_U0_n_21,
      \SRL_SIG_reg[1]_1\(0) => \SRL_SIG_reg[1]_2\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_out_data_dout(0) => img_out_data_dout(7),
      img_out_data_empty_n => img_out_data_empty_n,
      img_out_data_full_n => img_out_data_full_n,
      \mOutPtr_reg[0]_0\ => img_out_data_U_n_4,
      \mOutPtr_reg[0]_1\ => colorthresholding_9_0_3_1080_1920_1_U0_n_6,
      \mOutPtr_reg[1]_0\ => img_out_data_U_n_3,
      \mOutPtr_reg[1]_1\ => colorthresholding_9_0_3_1080_1920_1_U0_n_5,
      shiftReg_ce => shiftReg_ce_1
    );
img_out_rows_c_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_fifo_w32_d4_S_3
     port map (
      E(0) => start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_7,
      ap_NS_fsm(0) => ap_NS_fsm(1),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_out_rows_c_empty_n => img_out_rows_c_empty_n,
      img_out_rows_c_full_n => img_out_rows_c_full_n,
      \in\(31 downto 0) => rows(31 downto 0),
      internal_empty_n_reg_0 => img_out_cols_c_U_n_5,
      \out\(31 downto 0) => img_out_rows_c_dout(31 downto 0),
      shiftReg_ce => shiftReg_ce_4
    );
\low_th_2_0_fu_58_reg[0]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_50,
      Q => \low_th_2_0_fu_58_reg[0]_i_4_n_3\,
      R => '0'
    );
\low_th_2_0_fu_58_reg[0]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_66,
      Q => \low_th_2_0_fu_58_reg[0]_i_5_n_3\,
      R => '0'
    );
\low_th_2_0_fu_58_reg[0]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_42,
      Q => \low_th_2_0_fu_58_reg[0]_i_6_n_3\,
      R => '0'
    );
\low_th_2_0_fu_58_reg[0]_i_7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_58,
      Q => \low_th_2_0_fu_58_reg[0]_i_7_n_3\,
      R => '0'
    );
\low_th_2_0_fu_58_reg[1]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_49,
      Q => \low_th_2_0_fu_58_reg[1]_i_4_n_3\,
      R => '0'
    );
\low_th_2_0_fu_58_reg[1]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_65,
      Q => \low_th_2_0_fu_58_reg[1]_i_5_n_3\,
      R => '0'
    );
\low_th_2_0_fu_58_reg[1]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_41,
      Q => \low_th_2_0_fu_58_reg[1]_i_6_n_3\,
      R => '0'
    );
\low_th_2_0_fu_58_reg[1]_i_7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_57,
      Q => \low_th_2_0_fu_58_reg[1]_i_7_n_3\,
      R => '0'
    );
\low_th_2_0_fu_58_reg[2]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_48,
      Q => \low_th_2_0_fu_58_reg[2]_i_4_n_3\,
      R => '0'
    );
\low_th_2_0_fu_58_reg[2]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_64,
      Q => \low_th_2_0_fu_58_reg[2]_i_5_n_3\,
      R => '0'
    );
\low_th_2_0_fu_58_reg[2]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_40,
      Q => \low_th_2_0_fu_58_reg[2]_i_6_n_3\,
      R => '0'
    );
\low_th_2_0_fu_58_reg[2]_i_7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_56,
      Q => \low_th_2_0_fu_58_reg[2]_i_7_n_3\,
      R => '0'
    );
\low_th_2_0_fu_58_reg[3]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_47,
      Q => \low_th_2_0_fu_58_reg[3]_i_4_n_3\,
      R => '0'
    );
\low_th_2_0_fu_58_reg[3]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_63,
      Q => \low_th_2_0_fu_58_reg[3]_i_5_n_3\,
      R => '0'
    );
\low_th_2_0_fu_58_reg[3]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_39,
      Q => \low_th_2_0_fu_58_reg[3]_i_6_n_3\,
      R => '0'
    );
\low_th_2_0_fu_58_reg[3]_i_7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_55,
      Q => \low_th_2_0_fu_58_reg[3]_i_7_n_3\,
      R => '0'
    );
\low_th_2_0_fu_58_reg[4]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_46,
      Q => \low_th_2_0_fu_58_reg[4]_i_4_n_3\,
      R => '0'
    );
\low_th_2_0_fu_58_reg[4]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_62,
      Q => \low_th_2_0_fu_58_reg[4]_i_5_n_3\,
      R => '0'
    );
\low_th_2_0_fu_58_reg[4]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_38,
      Q => \low_th_2_0_fu_58_reg[4]_i_6_n_3\,
      R => '0'
    );
\low_th_2_0_fu_58_reg[4]_i_7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_54,
      Q => \low_th_2_0_fu_58_reg[4]_i_7_n_3\,
      R => '0'
    );
\low_th_2_0_fu_58_reg[5]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_45,
      Q => \low_th_2_0_fu_58_reg[5]_i_4_n_3\,
      R => '0'
    );
\low_th_2_0_fu_58_reg[5]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_61,
      Q => \low_th_2_0_fu_58_reg[5]_i_5_n_3\,
      R => '0'
    );
\low_th_2_0_fu_58_reg[5]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_37,
      Q => \low_th_2_0_fu_58_reg[5]_i_6_n_3\,
      R => '0'
    );
\low_th_2_0_fu_58_reg[5]_i_7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_53,
      Q => \low_th_2_0_fu_58_reg[5]_i_7_n_3\,
      R => '0'
    );
\low_th_2_0_fu_58_reg[6]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_44,
      Q => \low_th_2_0_fu_58_reg[6]_i_4_n_3\,
      R => '0'
    );
\low_th_2_0_fu_58_reg[6]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_60,
      Q => \low_th_2_0_fu_58_reg[6]_i_5_n_3\,
      R => '0'
    );
\low_th_2_0_fu_58_reg[6]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_36,
      Q => \low_th_2_0_fu_58_reg[6]_i_6_n_3\,
      R => '0'
    );
\low_th_2_0_fu_58_reg[6]_i_7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_52,
      Q => \low_th_2_0_fu_58_reg[6]_i_7_n_3\,
      R => '0'
    );
\low_th_2_0_fu_58_reg[7]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_43,
      Q => \low_th_2_0_fu_58_reg[7]_i_5_n_3\,
      R => '0'
    );
\low_th_2_0_fu_58_reg[7]_i_6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => colorthresholding_9_0_3_1080_1920_1_U0_upper_threshold_ce0,
      Q => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      R => '0'
    );
\low_th_2_0_fu_58_reg[7]_i_7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_59,
      Q => \low_th_2_0_fu_58_reg[7]_i_7_n_3\,
      R => '0'
    );
\low_th_2_0_fu_58_reg[7]_i_8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_35,
      Q => \low_th_2_0_fu_58_reg[7]_i_8_n_3\,
      R => '0'
    );
\low_th_2_0_fu_58_reg[7]_i_9\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \low_th_2_0_fu_58_reg[7]_i_6_n_3\,
      D => control_s_axi_U_n_51,
      Q => \low_th_2_0_fu_58_reg[7]_i_9_n_3\,
      R => '0'
    );
\rdata_reg[0]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_8_n_3\,
      D => control_s_axi_U_n_34,
      Q => \rdata_reg[0]_i_5_n_3\,
      R => '0'
    );
\rdata_reg[0]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_10_n_3\,
      D => control_s_axi_U_n_98,
      Q => \rdata_reg[0]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[10]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_8_n_3\,
      D => control_s_axi_U_n_24,
      Q => \rdata_reg[10]_i_5_n_3\,
      R => '0'
    );
\rdata_reg[10]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_10_n_3\,
      D => control_s_axi_U_n_88,
      Q => \rdata_reg[10]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[11]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_8_n_3\,
      D => control_s_axi_U_n_23,
      Q => \rdata_reg[11]_i_5_n_3\,
      R => '0'
    );
\rdata_reg[11]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_10_n_3\,
      D => control_s_axi_U_n_87,
      Q => \rdata_reg[11]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[12]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_8_n_3\,
      D => control_s_axi_U_n_22,
      Q => \rdata_reg[12]_i_5_n_3\,
      R => '0'
    );
\rdata_reg[12]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_10_n_3\,
      D => control_s_axi_U_n_86,
      Q => \rdata_reg[12]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[13]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_8_n_3\,
      D => control_s_axi_U_n_21,
      Q => \rdata_reg[13]_i_5_n_3\,
      R => '0'
    );
\rdata_reg[13]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_10_n_3\,
      D => control_s_axi_U_n_85,
      Q => \rdata_reg[13]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[14]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_8_n_3\,
      D => control_s_axi_U_n_20,
      Q => \rdata_reg[14]_i_5_n_3\,
      R => '0'
    );
\rdata_reg[14]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_10_n_3\,
      D => control_s_axi_U_n_84,
      Q => \rdata_reg[14]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[15]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_8_n_3\,
      D => control_s_axi_U_n_19,
      Q => \rdata_reg[15]_i_5_n_3\,
      R => '0'
    );
\rdata_reg[15]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_10_n_3\,
      D => control_s_axi_U_n_83,
      Q => \rdata_reg[15]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[16]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_8_n_3\,
      D => control_s_axi_U_n_18,
      Q => \rdata_reg[16]_i_5_n_3\,
      R => '0'
    );
\rdata_reg[16]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_10_n_3\,
      D => control_s_axi_U_n_82,
      Q => \rdata_reg[16]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[17]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_8_n_3\,
      D => control_s_axi_U_n_17,
      Q => \rdata_reg[17]_i_5_n_3\,
      R => '0'
    );
\rdata_reg[17]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_10_n_3\,
      D => control_s_axi_U_n_81,
      Q => \rdata_reg[17]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[18]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_8_n_3\,
      D => control_s_axi_U_n_16,
      Q => \rdata_reg[18]_i_5_n_3\,
      R => '0'
    );
\rdata_reg[18]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_10_n_3\,
      D => control_s_axi_U_n_80,
      Q => \rdata_reg[18]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[19]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_8_n_3\,
      D => control_s_axi_U_n_15,
      Q => \rdata_reg[19]_i_5_n_3\,
      R => '0'
    );
\rdata_reg[19]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_10_n_3\,
      D => control_s_axi_U_n_79,
      Q => \rdata_reg[19]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[1]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_8_n_3\,
      D => control_s_axi_U_n_33,
      Q => \rdata_reg[1]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[1]_i_7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_10_n_3\,
      D => control_s_axi_U_n_97,
      Q => \rdata_reg[1]_i_7_n_3\,
      R => '0'
    );
\rdata_reg[20]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_8_n_3\,
      D => control_s_axi_U_n_14,
      Q => \rdata_reg[20]_i_5_n_3\,
      R => '0'
    );
\rdata_reg[20]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_10_n_3\,
      D => control_s_axi_U_n_78,
      Q => \rdata_reg[20]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[21]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_8_n_3\,
      D => control_s_axi_U_n_13,
      Q => \rdata_reg[21]_i_5_n_3\,
      R => '0'
    );
\rdata_reg[21]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_10_n_3\,
      D => control_s_axi_U_n_77,
      Q => \rdata_reg[21]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[22]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_8_n_3\,
      D => control_s_axi_U_n_12,
      Q => \rdata_reg[22]_i_5_n_3\,
      R => '0'
    );
\rdata_reg[22]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_10_n_3\,
      D => control_s_axi_U_n_76,
      Q => \rdata_reg[22]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[23]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_8_n_3\,
      D => control_s_axi_U_n_11,
      Q => \rdata_reg[23]_i_5_n_3\,
      R => '0'
    );
\rdata_reg[23]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_10_n_3\,
      D => control_s_axi_U_n_75,
      Q => \rdata_reg[23]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[24]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_8_n_3\,
      D => control_s_axi_U_n_10,
      Q => \rdata_reg[24]_i_5_n_3\,
      R => '0'
    );
\rdata_reg[24]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_10_n_3\,
      D => control_s_axi_U_n_74,
      Q => \rdata_reg[24]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[25]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_8_n_3\,
      D => control_s_axi_U_n_9,
      Q => \rdata_reg[25]_i_5_n_3\,
      R => '0'
    );
\rdata_reg[25]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_10_n_3\,
      D => control_s_axi_U_n_73,
      Q => \rdata_reg[25]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[26]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_8_n_3\,
      D => control_s_axi_U_n_8,
      Q => \rdata_reg[26]_i_5_n_3\,
      R => '0'
    );
\rdata_reg[26]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_10_n_3\,
      D => control_s_axi_U_n_72,
      Q => \rdata_reg[26]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[27]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_8_n_3\,
      D => control_s_axi_U_n_7,
      Q => \rdata_reg[27]_i_5_n_3\,
      R => '0'
    );
\rdata_reg[27]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_10_n_3\,
      D => control_s_axi_U_n_71,
      Q => \rdata_reg[27]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[28]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_8_n_3\,
      D => control_s_axi_U_n_6,
      Q => \rdata_reg[28]_i_5_n_3\,
      R => '0'
    );
\rdata_reg[28]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_10_n_3\,
      D => control_s_axi_U_n_70,
      Q => \rdata_reg[28]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[29]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_8_n_3\,
      D => control_s_axi_U_n_5,
      Q => \rdata_reg[29]_i_5_n_3\,
      R => '0'
    );
\rdata_reg[29]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_10_n_3\,
      D => control_s_axi_U_n_69,
      Q => \rdata_reg[29]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[2]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_10_n_3\,
      D => control_s_axi_U_n_96,
      Q => \rdata_reg[2]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[2]_i_7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_8_n_3\,
      D => control_s_axi_U_n_32,
      Q => \rdata_reg[2]_i_7_n_3\,
      R => '0'
    );
\rdata_reg[30]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_8_n_3\,
      D => control_s_axi_U_n_4,
      Q => \rdata_reg[30]_i_5_n_3\,
      R => '0'
    );
\rdata_reg[30]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_10_n_3\,
      D => control_s_axi_U_n_68,
      Q => \rdata_reg[30]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[31]_i_10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_135,
      Q => \rdata_reg[31]_i_10_n_3\,
      R => '0'
    );
\rdata_reg[31]_i_11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_10_n_3\,
      D => control_s_axi_U_n_67,
      Q => \rdata_reg[31]_i_11_n_3\,
      R => '0'
    );
\rdata_reg[31]_i_8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_134,
      Q => \rdata_reg[31]_i_8_n_3\,
      R => '0'
    );
\rdata_reg[31]_i_9\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_8_n_3\,
      D => control_s_axi_U_n_3,
      Q => \rdata_reg[31]_i_9_n_3\,
      R => '0'
    );
\rdata_reg[3]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_10_n_3\,
      D => control_s_axi_U_n_95,
      Q => \rdata_reg[3]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[3]_i_7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_8_n_3\,
      D => control_s_axi_U_n_31,
      Q => \rdata_reg[3]_i_7_n_3\,
      R => '0'
    );
\rdata_reg[4]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_8_n_3\,
      D => control_s_axi_U_n_30,
      Q => \rdata_reg[4]_i_5_n_3\,
      R => '0'
    );
\rdata_reg[4]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_10_n_3\,
      D => control_s_axi_U_n_94,
      Q => \rdata_reg[4]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[5]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_8_n_3\,
      D => control_s_axi_U_n_29,
      Q => \rdata_reg[5]_i_5_n_3\,
      R => '0'
    );
\rdata_reg[5]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_10_n_3\,
      D => control_s_axi_U_n_93,
      Q => \rdata_reg[5]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[6]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_8_n_3\,
      D => control_s_axi_U_n_28,
      Q => \rdata_reg[6]_i_5_n_3\,
      R => '0'
    );
\rdata_reg[6]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_10_n_3\,
      D => control_s_axi_U_n_92,
      Q => \rdata_reg[6]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[7]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_10_n_3\,
      D => control_s_axi_U_n_91,
      Q => \rdata_reg[7]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[7]_i_7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_8_n_3\,
      D => control_s_axi_U_n_27,
      Q => \rdata_reg[7]_i_7_n_3\,
      R => '0'
    );
\rdata_reg[8]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_8_n_3\,
      D => control_s_axi_U_n_26,
      Q => \rdata_reg[8]_i_5_n_3\,
      R => '0'
    );
\rdata_reg[8]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_10_n_3\,
      D => control_s_axi_U_n_90,
      Q => \rdata_reg[8]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[9]_i_5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_8_n_3\,
      D => control_s_axi_U_n_25,
      Q => \rdata_reg[9]_i_5_n_3\,
      R => '0'
    );
\rdata_reg[9]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_10_n_3\,
      D => control_s_axi_U_n_89,
      Q => \rdata_reg[9]_i_6_n_3\,
      R => '0'
    );
start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0
     port map (
      AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start => AXIvideo2xfMat_24_9_1080_1920_1_U0_ap_start,
      CO(0) => icmp_ln128_fu_409_p2,
      E(0) => start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_5,
      Q(0) => ap_CS_fsm_state1_5,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
      ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg => start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_9,
      ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready_reg_0 => colorthresholding_9_0_3_1080_1920_1_U0_n_8,
      img_in_cols_c_full_n => img_in_cols_c_full_n,
      img_in_rows_c_full_n => img_in_rows_c_full_n,
      img_out_cols_c_empty_n => img_out_cols_c_empty_n,
      img_out_cols_c_full_n => img_out_cols_c_full_n,
      img_out_rows_c_empty_n => img_out_rows_c_empty_n,
      img_out_rows_c_full_n => img_out_rows_c_full_n,
      internal_empty_n_reg_0(0) => start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_7,
      internal_empty_n_reg_1 => AXIvideo2xfMat_24_9_1080_1920_1_U0_n_33,
      internal_full_n_reg_0 => start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_U_n_8,
      \mOutPtr_reg[1]_0\ => control_s_axi_U_n_205,
      \mOutPtr_reg[1]_1\(0) => ap_CS_fsm_state4,
      shiftReg_ce => shiftReg_ce_4,
      shiftReg_ce_0 => shiftReg_ce_0,
      start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n => start_for_AXIvideo2xfMat_24_9_1080_1920_1_U0_full_n,
      start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n => start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n,
      start_once_reg => start_once_reg,
      xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start => xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start
    );
start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_U: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0
     port map (
      CO(0) => icmp_ln195_fu_197_p2,
      Q(0) => ap_CS_fsm_state1_5,
      ap_NS_fsm(0) => ap_NS_fsm(1),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      i_1_reg_2600 => i_1_reg_2600,
      img_out_cols_c_empty_n => img_out_cols_c_empty_n,
      img_out_rows_c_empty_n => img_out_rows_c_empty_n,
      \mOutPtr_reg[2]_0\ => control_s_axi_U_n_205,
      start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n => start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n,
      xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready => xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready,
      xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start => xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start
    );
xfMat2AXIvideo_24_0_1080_1920_1_U0: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel_xfMat2AXIvideo_24_0_1080_1920_1_s
     port map (
      B_V_data_1_sel_wr01_out => \regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_sel_wr01_out\,
      \B_V_data_1_state_reg[0]\ => stream_out_TVALID,
      CO(0) => icmp_ln195_fu_197_p2,
      D(31 downto 0) => img_out_cols_c_dout(31 downto 0),
      Q(0) => ap_CS_fsm_state1_5,
      \ap_CS_fsm_reg[1]_0\(0) => ap_NS_fsm(1),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      i_1_reg_2600 => i_1_reg_2600,
      img_out_cols_c_empty_n => img_out_cols_c_empty_n,
      img_out_data_dout(0) => img_out_data_dout(7),
      img_out_data_empty_n => img_out_data_empty_n,
      img_out_rows_c_empty_n => img_out_rows_c_empty_n,
      int_ap_done_reg => xfMat2AXIvideo_24_0_1080_1920_1_U0_n_10,
      int_ap_done_reg_0 => control_s_axi_U_n_201,
      int_ap_done_reg_1(0) => data0(1),
      \rows_reg_239_reg[31]_0\(31 downto 0) => img_out_rows_c_dout(31 downto 0),
      stream_out_TDATA(0) => \^stream_out_tdata\(7),
      stream_out_TLAST(0) => stream_out_TLAST(0),
      stream_out_TREADY => stream_out_TREADY,
      stream_out_TUSER(0) => stream_out_TUSER(0),
      xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready => xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready,
      xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start => xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity video_cp_colorthresholding_accel_0 is
  port (
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    stream_in_TVALID : in STD_LOGIC;
    stream_in_TREADY : out STD_LOGIC;
    stream_in_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    stream_in_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    stream_in_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    stream_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_out_TVALID : out STD_LOGIC;
    stream_out_TREADY : in STD_LOGIC;
    stream_out_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    stream_out_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    stream_out_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    stream_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    stream_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    stream_out_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    stream_out_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of video_cp_colorthresholding_accel_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of video_cp_colorthresholding_accel_0 : entity is "video_cp_colorthresholding_accel_0,colorthresholding_accel,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of video_cp_colorthresholding_accel_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of video_cp_colorthresholding_accel_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of video_cp_colorthresholding_accel_0 : entity is "colorthresholding_accel,Vivado 2020.2.2";
  attribute hls_module : string;
  attribute hls_module of video_cp_colorthresholding_accel_0 : entity is "yes";
end video_cp_colorthresholding_accel_0;

architecture STRUCTURE of video_cp_colorthresholding_accel_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^stream_out_tdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_s_axi_control_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_stream_out_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal NLW_inst_stream_out_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_stream_out_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_stream_out_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_stream_out_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of inst : label is 7;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:stream_in:stream_out, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 142857132, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN video_cp_ps7_0_0_FCLK_CLK1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_control_RREADY : signal is "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 142857132, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN video_cp_ps7_0_0_FCLK_CLK1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute X_INTERFACE_INFO of stream_in_TREADY : signal is "xilinx.com:interface:axis:1.0 stream_in TREADY";
  attribute X_INTERFACE_INFO of stream_in_TVALID : signal is "xilinx.com:interface:axis:1.0 stream_in TVALID";
  attribute X_INTERFACE_INFO of stream_out_TREADY : signal is "xilinx.com:interface:axis:1.0 stream_out TREADY";
  attribute X_INTERFACE_INFO of stream_out_TVALID : signal is "xilinx.com:interface:axis:1.0 stream_out TVALID";
  attribute X_INTERFACE_INFO of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute X_INTERFACE_INFO of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
  attribute X_INTERFACE_INFO of stream_in_TDATA : signal is "xilinx.com:interface:axis:1.0 stream_in TDATA";
  attribute X_INTERFACE_INFO of stream_in_TDEST : signal is "xilinx.com:interface:axis:1.0 stream_in TDEST";
  attribute X_INTERFACE_PARAMETER of stream_in_TDEST : signal is "XIL_INTERFACENAME stream_in, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 142857132, PHASE 0.000, CLK_DOMAIN video_cp_ps7_0_0_FCLK_CLK1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of stream_in_TID : signal is "xilinx.com:interface:axis:1.0 stream_in TID";
  attribute X_INTERFACE_INFO of stream_in_TKEEP : signal is "xilinx.com:interface:axis:1.0 stream_in TKEEP";
  attribute X_INTERFACE_INFO of stream_in_TLAST : signal is "xilinx.com:interface:axis:1.0 stream_in TLAST";
  attribute X_INTERFACE_INFO of stream_in_TSTRB : signal is "xilinx.com:interface:axis:1.0 stream_in TSTRB";
  attribute X_INTERFACE_INFO of stream_in_TUSER : signal is "xilinx.com:interface:axis:1.0 stream_in TUSER";
  attribute X_INTERFACE_INFO of stream_out_TDATA : signal is "xilinx.com:interface:axis:1.0 stream_out TDATA";
  attribute X_INTERFACE_INFO of stream_out_TDEST : signal is "xilinx.com:interface:axis:1.0 stream_out TDEST";
  attribute X_INTERFACE_PARAMETER of stream_out_TDEST : signal is "XIL_INTERFACENAME stream_out, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 142857132, PHASE 0.000, CLK_DOMAIN video_cp_ps7_0_0_FCLK_CLK1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of stream_out_TID : signal is "xilinx.com:interface:axis:1.0 stream_out TID";
  attribute X_INTERFACE_INFO of stream_out_TKEEP : signal is "xilinx.com:interface:axis:1.0 stream_out TKEEP";
  attribute X_INTERFACE_INFO of stream_out_TLAST : signal is "xilinx.com:interface:axis:1.0 stream_out TLAST";
  attribute X_INTERFACE_INFO of stream_out_TSTRB : signal is "xilinx.com:interface:axis:1.0 stream_out TSTRB";
  attribute X_INTERFACE_INFO of stream_out_TUSER : signal is "xilinx.com:interface:axis:1.0 stream_out TUSER";
begin
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
  stream_out_TDATA(23) <= \<const0>\;
  stream_out_TDATA(22) <= \<const0>\;
  stream_out_TDATA(21) <= \<const0>\;
  stream_out_TDATA(20) <= \<const0>\;
  stream_out_TDATA(19) <= \<const0>\;
  stream_out_TDATA(18) <= \<const0>\;
  stream_out_TDATA(17) <= \<const0>\;
  stream_out_TDATA(16) <= \<const0>\;
  stream_out_TDATA(15) <= \<const0>\;
  stream_out_TDATA(14) <= \<const0>\;
  stream_out_TDATA(13) <= \<const0>\;
  stream_out_TDATA(12) <= \<const0>\;
  stream_out_TDATA(11) <= \<const0>\;
  stream_out_TDATA(10) <= \<const0>\;
  stream_out_TDATA(9) <= \<const0>\;
  stream_out_TDATA(8) <= \<const0>\;
  stream_out_TDATA(7 downto 0) <= \^stream_out_tdata\(7 downto 0);
  stream_out_TDEST(0) <= \<const0>\;
  stream_out_TID(0) <= \<const0>\;
  stream_out_TKEEP(2) <= \<const1>\;
  stream_out_TKEEP(1) <= \<const1>\;
  stream_out_TKEEP(0) <= \<const1>\;
  stream_out_TSTRB(2) <= \<const0>\;
  stream_out_TSTRB(1) <= \<const0>\;
  stream_out_TSTRB(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.video_cp_colorthresholding_accel_0_colorthresholding_accel
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      s_axi_control_ARADDR(6 downto 0) => s_axi_control_ARADDR(6 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(6 downto 0) => s_axi_control_AWADDR(6 downto 0),
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BRESP(1 downto 0) => NLW_inst_s_axi_control_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RRESP(1 downto 0) => NLW_inst_s_axi_control_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      stream_in_TDATA(23 downto 0) => stream_in_TDATA(23 downto 0),
      stream_in_TDEST(0) => '0',
      stream_in_TID(0) => '0',
      stream_in_TKEEP(2 downto 0) => B"000",
      stream_in_TLAST(0) => stream_in_TLAST(0),
      stream_in_TREADY => stream_in_TREADY,
      stream_in_TSTRB(2 downto 0) => B"000",
      stream_in_TUSER(0) => stream_in_TUSER(0),
      stream_in_TVALID => stream_in_TVALID,
      stream_out_TDATA(23 downto 8) => NLW_inst_stream_out_TDATA_UNCONNECTED(23 downto 8),
      stream_out_TDATA(7 downto 0) => \^stream_out_tdata\(7 downto 0),
      stream_out_TDEST(0) => NLW_inst_stream_out_TDEST_UNCONNECTED(0),
      stream_out_TID(0) => NLW_inst_stream_out_TID_UNCONNECTED(0),
      stream_out_TKEEP(2 downto 0) => NLW_inst_stream_out_TKEEP_UNCONNECTED(2 downto 0),
      stream_out_TLAST(0) => stream_out_TLAST(0),
      stream_out_TREADY => stream_out_TREADY,
      stream_out_TSTRB(2 downto 0) => NLW_inst_stream_out_TSTRB_UNCONNECTED(2 downto 0),
      stream_out_TUSER(0) => stream_out_TUSER(0),
      stream_out_TVALID => stream_out_TVALID
    );
end STRUCTURE;
