AArch64 R+dmb.stlp+dmb.syla
"DMB.STdWWLP WsePL DMB.SYdWRLA FreAL"
Cycle=FreAL DMB.STdWWLP WsePL DMB.SYdWRLA
Relax=
Safe=DMB.STdWW DMB.SYdWR WsePL FreAL
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Ws Fr
Orig=DMB.STdWWLP WsePL DMB.SYdWRLA FreAL
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=x;
}
 P0           | P1           ;
 MOV W0,#1    | MOV W0,#2    ;
 STLR W0,[X1] | STLR W0,[X1] ;
 DMB ST       | DMB SY       ;
 MOV W2,#1    | LDAR W2,[X3] ;
 STR W2,[X3]  |              ;
exists
(y=2 /\ 1:X2=0)
