[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2655736 heartbeat IPC: 3.765 cumulative IPC: 3.765 (Simulation time: 00 hr 00 min 16 sec)
Warmup finished CPU 0 instructions: 10000002 cycles: 2655736 cumulative IPC: 3.765 (Simulation time: 00 hr 00 min 16 sec)
Warmup complete CPU 0 instructions: 10000002 cycles: 2655736 cumulative IPC: 3.765 (Simulation time: 00 hr 00 min 16 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 11533946 heartbeat IPC: 1.126 cumulative IPC: 1.126 (Simulation time: 00 hr 01 min 02 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 18369023 heartbeat IPC: 1.463 cumulative IPC: 1.273 (Simulation time: 00 hr 01 min 40 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 27233067 heartbeat IPC: 1.128 cumulative IPC: 1.221 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 34164435 heartbeat IPC: 1.443 cumulative IPC: 1.269 (Simulation time: 00 hr 03 min 06 sec)
Simulation finished CPU 0 instructions: 50000001 cycles: 40333775 cumulative IPC: 1.24 (Simulation time: 00 hr 03 min 52 sec)
Simulation complete CPU 0 instructions: 50000001 cycles: 40333775 cumulative IPC: 1.24 (Simulation time: 00 hr 03 min 52 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 654.roms_s-293B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.24 instructions: 50000001 cycles: 40333775
CPU 0 Branch Prediction Accuracy: 99.8% MPKI: 0.02602 Average ROB Occupancy at Mispredict: 336.7
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.02602
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:      14259 HIT:       9219 MISS:       5040 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      14259 HIT:       9219 MISS:       5040 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 691 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     876260 HIT:     210277 MISS:     665983 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     366121 HIT:      87219 MISS:     278902 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     250794 HIT:      25684 MISS:     225110 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     251766 HIT:      97368 MISS:     154398 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7579 HIT:          6 MISS:       7573 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 126 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   10066660 HIT:   10066660 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   10066660 HIT:   10066660 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   15637736 HIT:   14167421 MISS:    1470315 MSHR_MERGE:     845780
cpu0->cpu0_L1D LOAD         ACCESS:   11006116 HIT:   10384368 MISS:     621748 MSHR_MERGE:     255627
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4623968 HIT:    3783006 MISS:     840962 MSHR_MERGE:     590127
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7652 HIT:         47 MISS:       7605 MSHR_MERGE:         26
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 142.2 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7495310 HIT:    7495310 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    7495310 HIT:    7495310 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   14797528 HIT:   14760716 MISS:      36812 MSHR_MERGE:      22553
cpu0->cpu0_DTLB LOAD         ACCESS:   14797528 HIT:   14760716 MISS:      36812 MSHR_MERGE:      22553
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 249.6 cycles
cpu0->LLC TOTAL        ACCESS:     750498 HIT:     413823 MISS:     336675 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     278902 HIT:     146035 MISS:     132867 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     225110 HIT:      50251 MISS:     174859 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     238913 HIT:     217128 MISS:      21785 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7573 HIT:        409 MISS:       7164 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 224.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1722
  ROW_BUFFER_MISS:     312718
  AVG DBUS CONGESTED CYCLE: 6.752
Channel 0 WQ ROW_BUFFER_HIT:      59460
  ROW_BUFFER_MISS:     142863
  FULL:          0
Channel 0 REFRESHES ISSUED:       3361
