File,LOC,SLOC-P,SLOC-L,MVG,BLOC,C&SLOC,CLOC,CWORD,HCLOC,HCWORD
E:\Thesis\RISCV\RISC_V\RV32I_Multicore\rtl\alu.sv,38,29,23,0,9,2,0,8,0,0
E:\Thesis\RISCV\RISC_V\RV32I_Multicore\rtl\branch_comp.sv,29,20,14,0,9,2,0,8,0,0
E:\Thesis\RISCV\RISC_V\RV32I_Multicore\rtl\control.sv,401,310,159,6,63,2,28,81,2,3
E:\Thesis\RISCV\RISC_V\RV32I_Multicore\rtl\decode.sv,163,119,81,1,36,0,8,19,1,6
E:\Thesis\RISCV\RISC_V\RV32I_Multicore\rtl\dmem.sv,35,25,10,1,9,0,1,1,1,1
E:\Thesis\RISCV\RISC_V\RV32I_Multicore\rtl\execute.sv,102,78,31,0,17,0,7,12,1,0
E:\Thesis\RISCV\RISC_V\RV32I_Multicore\rtl\fetch.sv,76,53,19,1,18,2,5,18,1,1
E:\Thesis\RISCV\RISC_V\RV32I_Multicore\rtl\imem.sv,24,14,7,0,8,0,2,2,1,0
E:\Thesis\RISCV\RISC_V\RV32I_Multicore\rtl\mem.sv,54,30,8,0,17,0,7,14,1,1
E:\Thesis\RISCV\RISC_V\RV32I_Multicore\rtl\regfile.sv,51,32,11,2,15,1,4,24,0,0
E:\Thesis\RISCV\RISC_V\RV32I_Multicore\rtl\RISCV_Multicore.sv,46,33,7,0,10,0,3,12,0,0
E:\Thesis\RISCV\RISC_V\RV32I_Multicore\rtl\RISCV_Multicycle.sv,296,181,56,0,40,0,75,145,2,3
E:\Thesis\RISCV\RISC_V\RV32I_Multicore\rtl\wb.sv,34,17,4,0,13,0,4,7,1,1
E:\Thesis\RISCV\RISC_V\RV32I_Multicore\rtl\constants.vh,124,82,0,0,29,0,13,20,2,3
E:\Thesis\RISCV\RISC_V\RV32I_Multicore\tb\control_tb.sv,140,73,42,0,31,0,36,73,0,0
E:\Thesis\RISCV\RISC_V\RV32I_Multicore\tb\decode_tb.sv,128,85,53,0,26,0,17,32,0,0
E:\Thesis\RISCV\RISC_V\RV32I_Multicore\tb\execute_tb.sv,101,72,46,0,17,0,12,24,0,0
E:\Thesis\RISCV\RISC_V\RV32I_Multicore\tb\fetch_tb.sv,77,51,28,0,20,0,6,13,0,0
E:\Thesis\RISCV\RISC_V\RV32I_Multicore\tb\memory_tb.sv,101,62,34,0,26,0,13,28,0,0
E:\Thesis\RISCV\RISC_V\RV32I_Multicore\tb\RISCV_tb.sv,42,24,9,0,18,0,0,0,0,0
E:\Thesis\RISCV\RISC_V\RV32I_Multicore\tb\wb_tb.sv,59,31,17,0,22,0,6,12,0,0
