/*
 * Generated by Bluespec Compiler, version 2014.03.beta2 (build 33633, 2014-03-26)
 * 
 * On Tue Sep  9 03:11:42 EDT 2014
 * 
 */
#include "bluesim_primitives.h"
#include "mkDmaConfigWrapperPipes.h"


/* Literal declarations */
static unsigned int const UWide_literal_160_h1000000010000004000000140000000a0_arr[] = { 160u,
											 320u,
											 64u,
											 1u,
											 1u };
static tUWide const UWide_literal_160_h1000000010000004000000140000000a0(160u,
									 UWide_literal_160_h1000000010000004000000140000000a0_arr);
static unsigned int const UWide_literal_160_h0_arr[] = { 0u, 0u, 0u, 0u, 0u };
static tUWide const UWide_literal_160_h0(160u, UWide_literal_160_h0_arr);
static unsigned int const UWide_literal_320_h0_arr[] = { 0u, 0u, 0u, 0u, 0u, 0u, 0u, 0u, 0u, 0u };
static tUWide const UWide_literal_320_h0(320u, UWide_literal_320_h0_arr);


/* Constructor */
MOD_mkDmaConfigWrapperPipes::MOD_mkDmaConfigWrapperPipes(tSimStateHdl simHdl,
							 char const *name,
							 Module *parent,
							 tUInt32 ARG_id)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_addrRequest_requestFifo_count(simHdl,
				       "addrRequest_requestFifo_count",
				       this,
				       32u,
				       0u,
				       (tUInt8)0u),
    INST_addrRequest_requestFifo_fbnbuff(simHdl,
					 "addrRequest_requestFifo_fbnbuff",
					 this,
					 64u,
					 0llu,
					 (tUInt8)0u),
    INST_addrRequest_requestFifo_fifo(simHdl, "addrRequest_requestFifo_fifo", this, 64u, 1u, 1u, 0u),
    INST_getMemoryTraffic_requestFifo_count(simHdl,
					    "getMemoryTraffic_requestFifo_count",
					    this,
					    32u,
					    0u,
					    (tUInt8)0u),
    INST_getMemoryTraffic_requestFifo_fbnbuff(simHdl,
					      "getMemoryTraffic_requestFifo_fbnbuff",
					      this,
					      32u,
					      0u,
					      (tUInt8)0u),
    INST_getMemoryTraffic_requestFifo_fifo(simHdl,
					   "getMemoryTraffic_requestFifo_fifo",
					   this,
					   1u,
					   1u,
					   1u,
					   0u),
    INST_getStateDbg_requestFifo_count(simHdl,
				       "getStateDbg_requestFifo_count",
				       this,
				       32u,
				       0u,
				       (tUInt8)0u),
    INST_getStateDbg_requestFifo_fbnbuff(simHdl,
					 "getStateDbg_requestFifo_fbnbuff",
					 this,
					 32u,
					 0u,
					 (tUInt8)0u),
    INST_getStateDbg_requestFifo_fifo(simHdl, "getStateDbg_requestFifo_fifo", this, 1u, 1u, 1u, 0u),
    INST_region_requestFifo_count(simHdl, "region_requestFifo_count", this, 32u, 0u, (tUInt8)0u),
    INST_region_requestFifo_fbnbuff(simHdl,
				    "region_requestFifo_fbnbuff",
				    this,
				    320u,
				    UWide_literal_320_h0,
				    (tUInt8)0u),
    INST_region_requestFifo_fifo(simHdl, "region_requestFifo_fifo", this, 320u, 1u, 1u, 0u),
    INST_sglist_requestFifo_count(simHdl, "sglist_requestFifo_count", this, 32u, 0u, (tUInt8)0u),
    INST_sglist_requestFifo_fbnbuff(simHdl,
				    "sglist_requestFifo_fbnbuff",
				    this,
				    160u,
				    UWide_literal_160_h0,
				    (tUInt8)0u),
    INST_sglist_requestFifo_fifo(simHdl, "sglist_requestFifo_fifo", this, 160u, 1u, 1u, 0u),
    PORT_RST_N((tUInt8)1u),
    PORT_id(ARG_id),
    DEF__read__h306(320u),
    DEF__read__h95(160u),
    DEF__read_BITS_287_TO_0___h1401(288u),
    DEF__read_BITS_127_TO_0___h1277(128u),
    DEF_newbuff__h1374(320u),
    DEF_newbuff__h1250(160u)
{
  PORT_requestSizeBits.setSize(160u);
  PORT_requestSizeBits.clear();
  PORT_sglist_PipeOut_first.setSize(160u);
  PORT_sglist_PipeOut_first.clear();
  PORT_region_PipeOut_first.setSize(320u);
  PORT_region_PipeOut_first.clear();
  symbol_count = 24u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkDmaConfigWrapperPipes::init_symbols_0()
{
  init_symbol(&symbols[0u], "_read__h144", SYM_DEF, &DEF__read__h144, 32u);
  init_symbol(&symbols[1u], "_read__h355", SYM_DEF, &DEF__read__h355, 32u);
  init_symbol(&symbols[2u], "_read__h566", SYM_DEF, &DEF__read__h566, 32u);
  init_symbol(&symbols[3u], "_read__h772", SYM_DEF, &DEF__read__h772, 32u);
  init_symbol(&symbols[4u], "_read__h978", SYM_DEF, &DEF__read__h978, 32u);
  init_symbol(&symbols[5u],
	      "addrRequest_requestFifo_count",
	      SYM_MODULE,
	      &INST_addrRequest_requestFifo_count);
  init_symbol(&symbols[6u],
	      "addrRequest_requestFifo_fbnbuff",
	      SYM_MODULE,
	      &INST_addrRequest_requestFifo_fbnbuff);
  init_symbol(&symbols[7u],
	      "addrRequest_requestFifo_fifo",
	      SYM_MODULE,
	      &INST_addrRequest_requestFifo_fifo);
  init_symbol(&symbols[8u],
	      "getMemoryTraffic_requestFifo_count",
	      SYM_MODULE,
	      &INST_getMemoryTraffic_requestFifo_count);
  init_symbol(&symbols[9u],
	      "getMemoryTraffic_requestFifo_fbnbuff",
	      SYM_MODULE,
	      &INST_getMemoryTraffic_requestFifo_fbnbuff);
  init_symbol(&symbols[10u],
	      "getMemoryTraffic_requestFifo_fifo",
	      SYM_MODULE,
	      &INST_getMemoryTraffic_requestFifo_fifo);
  init_symbol(&symbols[11u],
	      "getStateDbg_requestFifo_count",
	      SYM_MODULE,
	      &INST_getStateDbg_requestFifo_count);
  init_symbol(&symbols[12u],
	      "getStateDbg_requestFifo_fbnbuff",
	      SYM_MODULE,
	      &INST_getStateDbg_requestFifo_fbnbuff);
  init_symbol(&symbols[13u],
	      "getStateDbg_requestFifo_fifo",
	      SYM_MODULE,
	      &INST_getStateDbg_requestFifo_fifo);
  init_symbol(&symbols[14u], "id", SYM_PORT, &PORT_id, 32u);
  init_symbol(&symbols[15u], "region_PipeOut_first", SYM_PORT, &PORT_region_PipeOut_first, 320u);
  init_symbol(&symbols[16u], "region_requestFifo_count", SYM_MODULE, &INST_region_requestFifo_count);
  init_symbol(&symbols[17u],
	      "region_requestFifo_fbnbuff",
	      SYM_MODULE,
	      &INST_region_requestFifo_fbnbuff);
  init_symbol(&symbols[18u], "region_requestFifo_fifo", SYM_MODULE, &INST_region_requestFifo_fifo);
  init_symbol(&symbols[19u], "requestSizeBits", SYM_PORT, &PORT_requestSizeBits, 160u);
  init_symbol(&symbols[20u], "sglist_PipeOut_first", SYM_PORT, &PORT_sglist_PipeOut_first, 160u);
  init_symbol(&symbols[21u], "sglist_requestFifo_count", SYM_MODULE, &INST_sglist_requestFifo_count);
  init_symbol(&symbols[22u],
	      "sglist_requestFifo_fbnbuff",
	      SYM_MODULE,
	      &INST_sglist_requestFifo_fbnbuff);
  init_symbol(&symbols[23u], "sglist_requestFifo_fifo", SYM_MODULE, &INST_sglist_requestFifo_fifo);
}


/* Rule actions */


/* Methods */

tUWide MOD_mkDmaConfigWrapperPipes::METH_requestSizeBits()
{
  PORT_requestSizeBits = UWide_literal_160_h1000000010000004000000140000000a0;
  return PORT_requestSizeBits;
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_RDY_requestSizeBits()
{
  tUInt8 DEF_CAN_FIRE_requestSizeBits;
  tUInt8 PORT_RDY_requestSizeBits;
  DEF_CAN_FIRE_requestSizeBits = (tUInt8)1u;
  PORT_RDY_requestSizeBits = DEF_CAN_FIRE_requestSizeBits;
  return PORT_RDY_requestSizeBits;
}

void MOD_mkDmaConfigWrapperPipes::METH_inputPipes_0_enq(tUInt32 ARG_inputPipes_0_enq_v)
{
  tUInt32 DEF_x__h1290;
  tUInt32 DEF_IF_sglist_requestFifo_count_EQ_4_THEN_0_ELSE_s_ETC___d7;
  DEF__read__h95 = INST_sglist_requestFifo_fbnbuff.METH_read();
  DEF__read__h144 = INST_sglist_requestFifo_count.METH_read();
  wop_primExtractWide(128u,
		      160u,
		      DEF__read__h95,
		      32u,
		      127u,
		      32u,
		      0u,
		      DEF__read_BITS_127_TO_0___h1277);
  DEF_sglist_requestFifo_count_EQ_4___d5 = DEF__read__h144 == 4u;
  DEF_x__h1290 = DEF__read__h144 + 1u;
  DEF_IF_sglist_requestFifo_count_EQ_4_THEN_0_ELSE_s_ETC___d7 = DEF_sglist_requestFifo_count_EQ_4___d5 ? 0u : DEF_x__h1290;
  DEF_newbuff__h1250.set_whole_word(DEF__read_BITS_127_TO_0___h1277.get_whole_word(3u),
				    4u).set_whole_word(DEF__read_BITS_127_TO_0___h1277.get_whole_word(2u),
						       3u).set_whole_word(DEF__read_BITS_127_TO_0___h1277.get_whole_word(1u),
									  2u).build_concat((((tUInt64)(DEF__read_BITS_127_TO_0___h1277.get_whole_word(0u))) << 32u) | (tUInt64)(ARG_inputPipes_0_enq_v),
											   0u,
											   64u);
  INST_sglist_requestFifo_fbnbuff.METH_write(DEF_newbuff__h1250);
  INST_sglist_requestFifo_count.METH_write(DEF_IF_sglist_requestFifo_count_EQ_4_THEN_0_ELSE_s_ETC___d7);
  if (DEF_sglist_requestFifo_count_EQ_4___d5)
    INST_sglist_requestFifo_fifo.METH_enq(DEF_newbuff__h1250);
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_RDY_inputPipes_0_enq()
{
  tUInt8 DEF_CAN_FIRE_inputPipes_0_enq;
  tUInt8 PORT_RDY_inputPipes_0_enq;
  DEF__read__h144 = INST_sglist_requestFifo_count.METH_read();
  DEF_sglist_requestFifo_fifo_notFull____d9 = INST_sglist_requestFifo_fifo.METH_notFull();
  DEF_sglist_requestFifo_count_EQ_4___d5 = DEF__read__h144 == 4u;
  DEF_CAN_FIRE_inputPipes_0_enq = (DEF__read__h144 < 4u || DEF_sglist_requestFifo_fifo_notFull____d9) && (!DEF_sglist_requestFifo_count_EQ_4___d5 || INST_sglist_requestFifo_fifo.METH_i_notFull());
  PORT_RDY_inputPipes_0_enq = DEF_CAN_FIRE_inputPipes_0_enq;
  return PORT_RDY_inputPipes_0_enq;
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_inputPipes_0_notFull()
{
  tUInt8 PORT_inputPipes_0_notFull;
  DEF_sglist_requestFifo_fifo_notFull____d9 = INST_sglist_requestFifo_fifo.METH_notFull();
  PORT_inputPipes_0_notFull = DEF_sglist_requestFifo_fifo_notFull____d9;
  return PORT_inputPipes_0_notFull;
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_RDY_inputPipes_0_notFull()
{
  tUInt8 DEF_CAN_FIRE_inputPipes_0_notFull;
  tUInt8 PORT_RDY_inputPipes_0_notFull;
  DEF_CAN_FIRE_inputPipes_0_notFull = (tUInt8)1u;
  PORT_RDY_inputPipes_0_notFull = DEF_CAN_FIRE_inputPipes_0_notFull;
  return PORT_RDY_inputPipes_0_notFull;
}

void MOD_mkDmaConfigWrapperPipes::METH_inputPipes_1_enq(tUInt32 ARG_inputPipes_1_enq_v)
{
  tUInt32 DEF_x__h1414;
  tUInt32 DEF_IF_region_requestFifo_count_7_EQ_9_8_THEN_0_EL_ETC___d20;
  DEF__read__h306 = INST_region_requestFifo_fbnbuff.METH_read();
  DEF__read__h355 = INST_region_requestFifo_count.METH_read();
  wop_primExtractWide(288u,
		      320u,
		      DEF__read__h306,
		      32u,
		      287u,
		      32u,
		      0u,
		      DEF__read_BITS_287_TO_0___h1401);
  DEF_region_requestFifo_count_7_EQ_9___d18 = DEF__read__h355 == 9u;
  DEF_x__h1414 = DEF__read__h355 + 1u;
  DEF_IF_region_requestFifo_count_7_EQ_9_8_THEN_0_EL_ETC___d20 = DEF_region_requestFifo_count_7_EQ_9___d18 ? 0u : DEF_x__h1414;
  DEF_newbuff__h1374.set_whole_word(DEF__read_BITS_287_TO_0___h1401.get_whole_word(8u),
				    9u).set_whole_word(DEF__read_BITS_287_TO_0___h1401.get_whole_word(7u),
						       8u).set_whole_word(DEF__read_BITS_287_TO_0___h1401.get_whole_word(6u),
									  7u).set_whole_word(DEF__read_BITS_287_TO_0___h1401.get_whole_word(5u),
											     6u).set_whole_word(DEF__read_BITS_287_TO_0___h1401.get_whole_word(4u),
														5u).set_whole_word(DEF__read_BITS_287_TO_0___h1401.get_whole_word(3u),
																   4u).set_whole_word(DEF__read_BITS_287_TO_0___h1401.get_whole_word(2u),
																		      3u).set_whole_word(DEF__read_BITS_287_TO_0___h1401.get_whole_word(1u),
																					 2u).build_concat((((tUInt64)(DEF__read_BITS_287_TO_0___h1401.get_whole_word(0u))) << 32u) | (tUInt64)(ARG_inputPipes_1_enq_v),
																							  0u,
																							  64u);
  INST_region_requestFifo_fbnbuff.METH_write(DEF_newbuff__h1374);
  INST_region_requestFifo_count.METH_write(DEF_IF_region_requestFifo_count_7_EQ_9_8_THEN_0_EL_ETC___d20);
  if (DEF_region_requestFifo_count_7_EQ_9___d18)
    INST_region_requestFifo_fifo.METH_enq(DEF_newbuff__h1374);
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_RDY_inputPipes_1_enq()
{
  tUInt8 DEF_CAN_FIRE_inputPipes_1_enq;
  tUInt8 PORT_RDY_inputPipes_1_enq;
  DEF__read__h355 = INST_region_requestFifo_count.METH_read();
  DEF_region_requestFifo_fifo_notFull____d22 = INST_region_requestFifo_fifo.METH_notFull();
  DEF_region_requestFifo_count_7_EQ_9___d18 = DEF__read__h355 == 9u;
  DEF_CAN_FIRE_inputPipes_1_enq = (DEF__read__h355 < 9u || DEF_region_requestFifo_fifo_notFull____d22) && (!DEF_region_requestFifo_count_7_EQ_9___d18 || INST_region_requestFifo_fifo.METH_i_notFull());
  PORT_RDY_inputPipes_1_enq = DEF_CAN_FIRE_inputPipes_1_enq;
  return PORT_RDY_inputPipes_1_enq;
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_inputPipes_1_notFull()
{
  tUInt8 PORT_inputPipes_1_notFull;
  DEF_region_requestFifo_fifo_notFull____d22 = INST_region_requestFifo_fifo.METH_notFull();
  PORT_inputPipes_1_notFull = DEF_region_requestFifo_fifo_notFull____d22;
  return PORT_inputPipes_1_notFull;
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_RDY_inputPipes_1_notFull()
{
  tUInt8 DEF_CAN_FIRE_inputPipes_1_notFull;
  tUInt8 PORT_RDY_inputPipes_1_notFull;
  DEF_CAN_FIRE_inputPipes_1_notFull = (tUInt8)1u;
  PORT_RDY_inputPipes_1_notFull = DEF_CAN_FIRE_inputPipes_1_notFull;
  return PORT_RDY_inputPipes_1_notFull;
}

void MOD_mkDmaConfigWrapperPipes::METH_inputPipes_2_enq(tUInt32 ARG_inputPipes_2_enq_v)
{
  tUInt64 DEF_newbuff__h1498;
  tUInt32 DEF_x__h1538;
  tUInt32 DEF_IF_addrRequest_requestFifo_count_0_EQ_1_1_THEN_ETC___d33;
  tUInt32 DEF__read_BITS_31_TO_0___h1525;
  tUInt64 DEF__read__h517;
  DEF__read__h517 = INST_addrRequest_requestFifo_fbnbuff.METH_read();
  DEF__read__h566 = INST_addrRequest_requestFifo_count.METH_read();
  DEF__read_BITS_31_TO_0___h1525 = (tUInt32)(DEF__read__h517);
  DEF_addrRequest_requestFifo_count_0_EQ_1___d31 = DEF__read__h566 == 1u;
  DEF_x__h1538 = DEF__read__h566 + 1u;
  DEF_IF_addrRequest_requestFifo_count_0_EQ_1_1_THEN_ETC___d33 = DEF_addrRequest_requestFifo_count_0_EQ_1___d31 ? 0u : DEF_x__h1538;
  DEF_newbuff__h1498 = (((tUInt64)(DEF__read_BITS_31_TO_0___h1525)) << 32u) | (tUInt64)(ARG_inputPipes_2_enq_v);
  INST_addrRequest_requestFifo_fbnbuff.METH_write(DEF_newbuff__h1498);
  INST_addrRequest_requestFifo_count.METH_write(DEF_IF_addrRequest_requestFifo_count_0_EQ_1_1_THEN_ETC___d33);
  if (DEF_addrRequest_requestFifo_count_0_EQ_1___d31)
    INST_addrRequest_requestFifo_fifo.METH_enq(DEF_newbuff__h1498);
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_RDY_inputPipes_2_enq()
{
  tUInt8 DEF_CAN_FIRE_inputPipes_2_enq;
  tUInt8 PORT_RDY_inputPipes_2_enq;
  DEF__read__h566 = INST_addrRequest_requestFifo_count.METH_read();
  DEF_addrRequest_requestFifo_fifo_notFull____d35 = INST_addrRequest_requestFifo_fifo.METH_notFull();
  DEF_addrRequest_requestFifo_count_0_EQ_1___d31 = DEF__read__h566 == 1u;
  DEF_CAN_FIRE_inputPipes_2_enq = (DEF__read__h566 == 0u || DEF_addrRequest_requestFifo_fifo_notFull____d35) && (!DEF_addrRequest_requestFifo_count_0_EQ_1___d31 || INST_addrRequest_requestFifo_fifo.METH_i_notFull());
  PORT_RDY_inputPipes_2_enq = DEF_CAN_FIRE_inputPipes_2_enq;
  return PORT_RDY_inputPipes_2_enq;
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_inputPipes_2_notFull()
{
  tUInt8 PORT_inputPipes_2_notFull;
  DEF_addrRequest_requestFifo_fifo_notFull____d35 = INST_addrRequest_requestFifo_fifo.METH_notFull();
  PORT_inputPipes_2_notFull = DEF_addrRequest_requestFifo_fifo_notFull____d35;
  return PORT_inputPipes_2_notFull;
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_RDY_inputPipes_2_notFull()
{
  tUInt8 DEF_CAN_FIRE_inputPipes_2_notFull;
  tUInt8 PORT_RDY_inputPipes_2_notFull;
  DEF_CAN_FIRE_inputPipes_2_notFull = (tUInt8)1u;
  PORT_RDY_inputPipes_2_notFull = DEF_CAN_FIRE_inputPipes_2_notFull;
  return PORT_RDY_inputPipes_2_notFull;
}

void MOD_mkDmaConfigWrapperPipes::METH_inputPipes_3_enq(tUInt32 ARG_inputPipes_3_enq_v)
{
  tUInt32 DEF_x__h1660;
  tUInt32 DEF_IF_getStateDbg_requestFifo_count_0_EQ_0_1_THEN_ETC___d43;
  tUInt8 DEF_x__h1691;
  DEF__read__h772 = INST_getStateDbg_requestFifo_count.METH_read();
  DEF_x__h1691 = (tUInt8)((tUInt8)1u & ARG_inputPipes_3_enq_v);
  DEF_getStateDbg_requestFifo_count_0_EQ_0___d41 = DEF__read__h772 == 0u;
  DEF_x__h1660 = DEF__read__h772 + 1u;
  DEF_IF_getStateDbg_requestFifo_count_0_EQ_0_1_THEN_ETC___d43 = DEF_getStateDbg_requestFifo_count_0_EQ_0___d41 ? DEF__read__h772 : DEF_x__h1660;
  INST_getStateDbg_requestFifo_fbnbuff.METH_write(ARG_inputPipes_3_enq_v);
  INST_getStateDbg_requestFifo_count.METH_write(DEF_IF_getStateDbg_requestFifo_count_0_EQ_0_1_THEN_ETC___d43);
  if (DEF_getStateDbg_requestFifo_count_0_EQ_0___d41)
    INST_getStateDbg_requestFifo_fifo.METH_enq(DEF_x__h1691);
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_RDY_inputPipes_3_enq()
{
  tUInt8 DEF_CAN_FIRE_inputPipes_3_enq;
  tUInt8 PORT_RDY_inputPipes_3_enq;
  DEF_getStateDbg_requestFifo_fifo_notFull____d45 = INST_getStateDbg_requestFifo_fifo.METH_notFull();
  DEF__read__h772 = INST_getStateDbg_requestFifo_count.METH_read();
  DEF_getStateDbg_requestFifo_count_0_EQ_0___d41 = DEF__read__h772 == 0u;
  DEF_CAN_FIRE_inputPipes_3_enq = DEF_getStateDbg_requestFifo_fifo_notFull____d45 && (!DEF_getStateDbg_requestFifo_count_0_EQ_0___d41 || INST_getStateDbg_requestFifo_fifo.METH_i_notFull());
  PORT_RDY_inputPipes_3_enq = DEF_CAN_FIRE_inputPipes_3_enq;
  return PORT_RDY_inputPipes_3_enq;
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_inputPipes_3_notFull()
{
  tUInt8 PORT_inputPipes_3_notFull;
  DEF_getStateDbg_requestFifo_fifo_notFull____d45 = INST_getStateDbg_requestFifo_fifo.METH_notFull();
  PORT_inputPipes_3_notFull = DEF_getStateDbg_requestFifo_fifo_notFull____d45;
  return PORT_inputPipes_3_notFull;
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_RDY_inputPipes_3_notFull()
{
  tUInt8 DEF_CAN_FIRE_inputPipes_3_notFull;
  tUInt8 PORT_RDY_inputPipes_3_notFull;
  DEF_CAN_FIRE_inputPipes_3_notFull = (tUInt8)1u;
  PORT_RDY_inputPipes_3_notFull = DEF_CAN_FIRE_inputPipes_3_notFull;
  return PORT_RDY_inputPipes_3_notFull;
}

void MOD_mkDmaConfigWrapperPipes::METH_inputPipes_4_enq(tUInt32 ARG_inputPipes_4_enq_v)
{
  tUInt32 DEF_x__h1781;
  tUInt32 DEF_IF_getMemoryTraffic_requestFifo_count_9_EQ_0_0_ETC___d52;
  tUInt8 DEF_x__h1812;
  DEF__read__h978 = INST_getMemoryTraffic_requestFifo_count.METH_read();
  DEF_x__h1812 = (tUInt8)((tUInt8)1u & ARG_inputPipes_4_enq_v);
  DEF_getMemoryTraffic_requestFifo_count_9_EQ_0___d50 = DEF__read__h978 == 0u;
  DEF_x__h1781 = DEF__read__h978 + 1u;
  DEF_IF_getMemoryTraffic_requestFifo_count_9_EQ_0_0_ETC___d52 = DEF_getMemoryTraffic_requestFifo_count_9_EQ_0___d50 ? DEF__read__h978 : DEF_x__h1781;
  INST_getMemoryTraffic_requestFifo_fbnbuff.METH_write(ARG_inputPipes_4_enq_v);
  INST_getMemoryTraffic_requestFifo_count.METH_write(DEF_IF_getMemoryTraffic_requestFifo_count_9_EQ_0_0_ETC___d52);
  if (DEF_getMemoryTraffic_requestFifo_count_9_EQ_0___d50)
    INST_getMemoryTraffic_requestFifo_fifo.METH_enq(DEF_x__h1812);
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_RDY_inputPipes_4_enq()
{
  tUInt8 DEF_CAN_FIRE_inputPipes_4_enq;
  tUInt8 PORT_RDY_inputPipes_4_enq;
  DEF_getMemoryTraffic_requestFifo_fifo_notFull____d54 = INST_getMemoryTraffic_requestFifo_fifo.METH_notFull();
  DEF__read__h978 = INST_getMemoryTraffic_requestFifo_count.METH_read();
  DEF_getMemoryTraffic_requestFifo_count_9_EQ_0___d50 = DEF__read__h978 == 0u;
  DEF_CAN_FIRE_inputPipes_4_enq = DEF_getMemoryTraffic_requestFifo_fifo_notFull____d54 && (!DEF_getMemoryTraffic_requestFifo_count_9_EQ_0___d50 || INST_getMemoryTraffic_requestFifo_fifo.METH_i_notFull());
  PORT_RDY_inputPipes_4_enq = DEF_CAN_FIRE_inputPipes_4_enq;
  return PORT_RDY_inputPipes_4_enq;
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_inputPipes_4_notFull()
{
  tUInt8 PORT_inputPipes_4_notFull;
  DEF_getMemoryTraffic_requestFifo_fifo_notFull____d54 = INST_getMemoryTraffic_requestFifo_fifo.METH_notFull();
  PORT_inputPipes_4_notFull = DEF_getMemoryTraffic_requestFifo_fifo_notFull____d54;
  return PORT_inputPipes_4_notFull;
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_RDY_inputPipes_4_notFull()
{
  tUInt8 DEF_CAN_FIRE_inputPipes_4_notFull;
  tUInt8 PORT_RDY_inputPipes_4_notFull;
  DEF_CAN_FIRE_inputPipes_4_notFull = (tUInt8)1u;
  PORT_RDY_inputPipes_4_notFull = DEF_CAN_FIRE_inputPipes_4_notFull;
  return PORT_RDY_inputPipes_4_notFull;
}

tUWide MOD_mkDmaConfigWrapperPipes::METH_sglist_PipeOut_first()
{
  PORT_sglist_PipeOut_first = INST_sglist_requestFifo_fifo.METH_first();
  return PORT_sglist_PipeOut_first;
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_RDY_sglist_PipeOut_first()
{
  tUInt8 DEF_CAN_FIRE_sglist_PipeOut_first;
  tUInt8 PORT_RDY_sglist_PipeOut_first;
  DEF_sglist_requestFifo_fifo_i_notEmpty____d58 = INST_sglist_requestFifo_fifo.METH_i_notEmpty();
  DEF_CAN_FIRE_sglist_PipeOut_first = DEF_sglist_requestFifo_fifo_i_notEmpty____d58;
  PORT_RDY_sglist_PipeOut_first = DEF_CAN_FIRE_sglist_PipeOut_first;
  return PORT_RDY_sglist_PipeOut_first;
}

void MOD_mkDmaConfigWrapperPipes::METH_sglist_PipeOut_deq()
{
  INST_sglist_requestFifo_fifo.METH_deq();
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_RDY_sglist_PipeOut_deq()
{
  tUInt8 DEF_CAN_FIRE_sglist_PipeOut_deq;
  tUInt8 PORT_RDY_sglist_PipeOut_deq;
  DEF_sglist_requestFifo_fifo_i_notEmpty____d58 = INST_sglist_requestFifo_fifo.METH_i_notEmpty();
  DEF_CAN_FIRE_sglist_PipeOut_deq = DEF_sglist_requestFifo_fifo_i_notEmpty____d58;
  PORT_RDY_sglist_PipeOut_deq = DEF_CAN_FIRE_sglist_PipeOut_deq;
  return PORT_RDY_sglist_PipeOut_deq;
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_sglist_PipeOut_notEmpty()
{
  tUInt8 PORT_sglist_PipeOut_notEmpty;
  PORT_sglist_PipeOut_notEmpty = INST_sglist_requestFifo_fifo.METH_notEmpty();
  return PORT_sglist_PipeOut_notEmpty;
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_RDY_sglist_PipeOut_notEmpty()
{
  tUInt8 DEF_CAN_FIRE_sglist_PipeOut_notEmpty;
  tUInt8 PORT_RDY_sglist_PipeOut_notEmpty;
  DEF_CAN_FIRE_sglist_PipeOut_notEmpty = (tUInt8)1u;
  PORT_RDY_sglist_PipeOut_notEmpty = DEF_CAN_FIRE_sglist_PipeOut_notEmpty;
  return PORT_RDY_sglist_PipeOut_notEmpty;
}

tUWide MOD_mkDmaConfigWrapperPipes::METH_region_PipeOut_first()
{
  PORT_region_PipeOut_first = INST_region_requestFifo_fifo.METH_first();
  return PORT_region_PipeOut_first;
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_RDY_region_PipeOut_first()
{
  tUInt8 DEF_CAN_FIRE_region_PipeOut_first;
  tUInt8 PORT_RDY_region_PipeOut_first;
  DEF_region_requestFifo_fifo_i_notEmpty____d59 = INST_region_requestFifo_fifo.METH_i_notEmpty();
  DEF_CAN_FIRE_region_PipeOut_first = DEF_region_requestFifo_fifo_i_notEmpty____d59;
  PORT_RDY_region_PipeOut_first = DEF_CAN_FIRE_region_PipeOut_first;
  return PORT_RDY_region_PipeOut_first;
}

void MOD_mkDmaConfigWrapperPipes::METH_region_PipeOut_deq()
{
  INST_region_requestFifo_fifo.METH_deq();
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_RDY_region_PipeOut_deq()
{
  tUInt8 DEF_CAN_FIRE_region_PipeOut_deq;
  tUInt8 PORT_RDY_region_PipeOut_deq;
  DEF_region_requestFifo_fifo_i_notEmpty____d59 = INST_region_requestFifo_fifo.METH_i_notEmpty();
  DEF_CAN_FIRE_region_PipeOut_deq = DEF_region_requestFifo_fifo_i_notEmpty____d59;
  PORT_RDY_region_PipeOut_deq = DEF_CAN_FIRE_region_PipeOut_deq;
  return PORT_RDY_region_PipeOut_deq;
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_region_PipeOut_notEmpty()
{
  tUInt8 PORT_region_PipeOut_notEmpty;
  PORT_region_PipeOut_notEmpty = INST_region_requestFifo_fifo.METH_notEmpty();
  return PORT_region_PipeOut_notEmpty;
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_RDY_region_PipeOut_notEmpty()
{
  tUInt8 DEF_CAN_FIRE_region_PipeOut_notEmpty;
  tUInt8 PORT_RDY_region_PipeOut_notEmpty;
  DEF_CAN_FIRE_region_PipeOut_notEmpty = (tUInt8)1u;
  PORT_RDY_region_PipeOut_notEmpty = DEF_CAN_FIRE_region_PipeOut_notEmpty;
  return PORT_RDY_region_PipeOut_notEmpty;
}

tUInt64 MOD_mkDmaConfigWrapperPipes::METH_addrRequest_PipeOut_first()
{
  tUInt64 PORT_addrRequest_PipeOut_first;
  PORT_addrRequest_PipeOut_first = INST_addrRequest_requestFifo_fifo.METH_first();
  return PORT_addrRequest_PipeOut_first;
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_RDY_addrRequest_PipeOut_first()
{
  tUInt8 DEF_CAN_FIRE_addrRequest_PipeOut_first;
  tUInt8 PORT_RDY_addrRequest_PipeOut_first;
  DEF_addrRequest_requestFifo_fifo_i_notEmpty____d60 = INST_addrRequest_requestFifo_fifo.METH_i_notEmpty();
  DEF_CAN_FIRE_addrRequest_PipeOut_first = DEF_addrRequest_requestFifo_fifo_i_notEmpty____d60;
  PORT_RDY_addrRequest_PipeOut_first = DEF_CAN_FIRE_addrRequest_PipeOut_first;
  return PORT_RDY_addrRequest_PipeOut_first;
}

void MOD_mkDmaConfigWrapperPipes::METH_addrRequest_PipeOut_deq()
{
  INST_addrRequest_requestFifo_fifo.METH_deq();
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_RDY_addrRequest_PipeOut_deq()
{
  tUInt8 DEF_CAN_FIRE_addrRequest_PipeOut_deq;
  tUInt8 PORT_RDY_addrRequest_PipeOut_deq;
  DEF_addrRequest_requestFifo_fifo_i_notEmpty____d60 = INST_addrRequest_requestFifo_fifo.METH_i_notEmpty();
  DEF_CAN_FIRE_addrRequest_PipeOut_deq = DEF_addrRequest_requestFifo_fifo_i_notEmpty____d60;
  PORT_RDY_addrRequest_PipeOut_deq = DEF_CAN_FIRE_addrRequest_PipeOut_deq;
  return PORT_RDY_addrRequest_PipeOut_deq;
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_addrRequest_PipeOut_notEmpty()
{
  tUInt8 PORT_addrRequest_PipeOut_notEmpty;
  PORT_addrRequest_PipeOut_notEmpty = INST_addrRequest_requestFifo_fifo.METH_notEmpty();
  return PORT_addrRequest_PipeOut_notEmpty;
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_RDY_addrRequest_PipeOut_notEmpty()
{
  tUInt8 DEF_CAN_FIRE_addrRequest_PipeOut_notEmpty;
  tUInt8 PORT_RDY_addrRequest_PipeOut_notEmpty;
  DEF_CAN_FIRE_addrRequest_PipeOut_notEmpty = (tUInt8)1u;
  PORT_RDY_addrRequest_PipeOut_notEmpty = DEF_CAN_FIRE_addrRequest_PipeOut_notEmpty;
  return PORT_RDY_addrRequest_PipeOut_notEmpty;
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_getStateDbg_PipeOut_first()
{
  tUInt8 PORT_getStateDbg_PipeOut_first;
  PORT_getStateDbg_PipeOut_first = INST_getStateDbg_requestFifo_fifo.METH_first();
  return PORT_getStateDbg_PipeOut_first;
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_RDY_getStateDbg_PipeOut_first()
{
  tUInt8 DEF_CAN_FIRE_getStateDbg_PipeOut_first;
  tUInt8 PORT_RDY_getStateDbg_PipeOut_first;
  DEF_getStateDbg_requestFifo_fifo_i_notEmpty____d61 = INST_getStateDbg_requestFifo_fifo.METH_i_notEmpty();
  DEF_CAN_FIRE_getStateDbg_PipeOut_first = DEF_getStateDbg_requestFifo_fifo_i_notEmpty____d61;
  PORT_RDY_getStateDbg_PipeOut_first = DEF_CAN_FIRE_getStateDbg_PipeOut_first;
  return PORT_RDY_getStateDbg_PipeOut_first;
}

void MOD_mkDmaConfigWrapperPipes::METH_getStateDbg_PipeOut_deq()
{
  INST_getStateDbg_requestFifo_fifo.METH_deq();
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_RDY_getStateDbg_PipeOut_deq()
{
  tUInt8 DEF_CAN_FIRE_getStateDbg_PipeOut_deq;
  tUInt8 PORT_RDY_getStateDbg_PipeOut_deq;
  DEF_getStateDbg_requestFifo_fifo_i_notEmpty____d61 = INST_getStateDbg_requestFifo_fifo.METH_i_notEmpty();
  DEF_CAN_FIRE_getStateDbg_PipeOut_deq = DEF_getStateDbg_requestFifo_fifo_i_notEmpty____d61;
  PORT_RDY_getStateDbg_PipeOut_deq = DEF_CAN_FIRE_getStateDbg_PipeOut_deq;
  return PORT_RDY_getStateDbg_PipeOut_deq;
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_getStateDbg_PipeOut_notEmpty()
{
  tUInt8 PORT_getStateDbg_PipeOut_notEmpty;
  PORT_getStateDbg_PipeOut_notEmpty = INST_getStateDbg_requestFifo_fifo.METH_notEmpty();
  return PORT_getStateDbg_PipeOut_notEmpty;
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_RDY_getStateDbg_PipeOut_notEmpty()
{
  tUInt8 DEF_CAN_FIRE_getStateDbg_PipeOut_notEmpty;
  tUInt8 PORT_RDY_getStateDbg_PipeOut_notEmpty;
  DEF_CAN_FIRE_getStateDbg_PipeOut_notEmpty = (tUInt8)1u;
  PORT_RDY_getStateDbg_PipeOut_notEmpty = DEF_CAN_FIRE_getStateDbg_PipeOut_notEmpty;
  return PORT_RDY_getStateDbg_PipeOut_notEmpty;
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_getMemoryTraffic_PipeOut_first()
{
  tUInt8 PORT_getMemoryTraffic_PipeOut_first;
  PORT_getMemoryTraffic_PipeOut_first = INST_getMemoryTraffic_requestFifo_fifo.METH_first();
  return PORT_getMemoryTraffic_PipeOut_first;
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_RDY_getMemoryTraffic_PipeOut_first()
{
  tUInt8 DEF_CAN_FIRE_getMemoryTraffic_PipeOut_first;
  tUInt8 PORT_RDY_getMemoryTraffic_PipeOut_first;
  DEF_getMemoryTraffic_requestFifo_fifo_i_notEmpty____d62 = INST_getMemoryTraffic_requestFifo_fifo.METH_i_notEmpty();
  DEF_CAN_FIRE_getMemoryTraffic_PipeOut_first = DEF_getMemoryTraffic_requestFifo_fifo_i_notEmpty____d62;
  PORT_RDY_getMemoryTraffic_PipeOut_first = DEF_CAN_FIRE_getMemoryTraffic_PipeOut_first;
  return PORT_RDY_getMemoryTraffic_PipeOut_first;
}

void MOD_mkDmaConfigWrapperPipes::METH_getMemoryTraffic_PipeOut_deq()
{
  INST_getMemoryTraffic_requestFifo_fifo.METH_deq();
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_RDY_getMemoryTraffic_PipeOut_deq()
{
  tUInt8 DEF_CAN_FIRE_getMemoryTraffic_PipeOut_deq;
  tUInt8 PORT_RDY_getMemoryTraffic_PipeOut_deq;
  DEF_getMemoryTraffic_requestFifo_fifo_i_notEmpty____d62 = INST_getMemoryTraffic_requestFifo_fifo.METH_i_notEmpty();
  DEF_CAN_FIRE_getMemoryTraffic_PipeOut_deq = DEF_getMemoryTraffic_requestFifo_fifo_i_notEmpty____d62;
  PORT_RDY_getMemoryTraffic_PipeOut_deq = DEF_CAN_FIRE_getMemoryTraffic_PipeOut_deq;
  return PORT_RDY_getMemoryTraffic_PipeOut_deq;
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_getMemoryTraffic_PipeOut_notEmpty()
{
  tUInt8 PORT_getMemoryTraffic_PipeOut_notEmpty;
  PORT_getMemoryTraffic_PipeOut_notEmpty = INST_getMemoryTraffic_requestFifo_fifo.METH_notEmpty();
  return PORT_getMemoryTraffic_PipeOut_notEmpty;
}

tUInt8 MOD_mkDmaConfigWrapperPipes::METH_RDY_getMemoryTraffic_PipeOut_notEmpty()
{
  tUInt8 DEF_CAN_FIRE_getMemoryTraffic_PipeOut_notEmpty;
  tUInt8 PORT_RDY_getMemoryTraffic_PipeOut_notEmpty;
  DEF_CAN_FIRE_getMemoryTraffic_PipeOut_notEmpty = (tUInt8)1u;
  PORT_RDY_getMemoryTraffic_PipeOut_notEmpty = DEF_CAN_FIRE_getMemoryTraffic_PipeOut_notEmpty;
  return PORT_RDY_getMemoryTraffic_PipeOut_notEmpty;
}


/* Reset routines */

void MOD_mkDmaConfigWrapperPipes::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_sglist_requestFifo_fifo.reset_RST(ARG_rst_in);
  INST_sglist_requestFifo_fbnbuff.reset_RST(ARG_rst_in);
  INST_sglist_requestFifo_count.reset_RST(ARG_rst_in);
  INST_region_requestFifo_fifo.reset_RST(ARG_rst_in);
  INST_region_requestFifo_fbnbuff.reset_RST(ARG_rst_in);
  INST_region_requestFifo_count.reset_RST(ARG_rst_in);
  INST_getStateDbg_requestFifo_fifo.reset_RST(ARG_rst_in);
  INST_getStateDbg_requestFifo_fbnbuff.reset_RST(ARG_rst_in);
  INST_getStateDbg_requestFifo_count.reset_RST(ARG_rst_in);
  INST_getMemoryTraffic_requestFifo_fifo.reset_RST(ARG_rst_in);
  INST_getMemoryTraffic_requestFifo_fbnbuff.reset_RST(ARG_rst_in);
  INST_getMemoryTraffic_requestFifo_count.reset_RST(ARG_rst_in);
  INST_addrRequest_requestFifo_fifo.reset_RST(ARG_rst_in);
  INST_addrRequest_requestFifo_fbnbuff.reset_RST(ARG_rst_in);
  INST_addrRequest_requestFifo_count.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkDmaConfigWrapperPipes::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkDmaConfigWrapperPipes::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_addrRequest_requestFifo_count.dump_state(indent + 2u);
  INST_addrRequest_requestFifo_fbnbuff.dump_state(indent + 2u);
  INST_addrRequest_requestFifo_fifo.dump_state(indent + 2u);
  INST_getMemoryTraffic_requestFifo_count.dump_state(indent + 2u);
  INST_getMemoryTraffic_requestFifo_fbnbuff.dump_state(indent + 2u);
  INST_getMemoryTraffic_requestFifo_fifo.dump_state(indent + 2u);
  INST_getStateDbg_requestFifo_count.dump_state(indent + 2u);
  INST_getStateDbg_requestFifo_fbnbuff.dump_state(indent + 2u);
  INST_getStateDbg_requestFifo_fifo.dump_state(indent + 2u);
  INST_region_requestFifo_count.dump_state(indent + 2u);
  INST_region_requestFifo_fbnbuff.dump_state(indent + 2u);
  INST_region_requestFifo_fifo.dump_state(indent + 2u);
  INST_sglist_requestFifo_count.dump_state(indent + 2u);
  INST_sglist_requestFifo_fbnbuff.dump_state(indent + 2u);
  INST_sglist_requestFifo_fifo.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkDmaConfigWrapperPipes::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 45u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_BITS_127_TO_0___h1277", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_BITS_287_TO_0___h1401", 288u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h144", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h306", 320u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h355", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h566", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h772", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h95", 160u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h978", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "addrRequest_requestFifo_count_0_EQ_1___d31", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "addrRequest_requestFifo_fifo_i_notEmpty____d60", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "addrRequest_requestFifo_fifo_notFull____d35", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getMemoryTraffic_requestFifo_count_9_EQ_0___d50", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getMemoryTraffic_requestFifo_fifo_i_notEmpty____d62", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getMemoryTraffic_requestFifo_fifo_notFull____d54", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getStateDbg_requestFifo_count_0_EQ_0___d41", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getStateDbg_requestFifo_fifo_i_notEmpty____d61", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "getStateDbg_requestFifo_fifo_notFull____d45", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "newbuff__h1250", 160u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "newbuff__h1374", 320u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "region_requestFifo_count_7_EQ_9___d18", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "region_requestFifo_fifo_i_notEmpty____d59", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "region_requestFifo_fifo_notFull____d22", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "sglist_requestFifo_count_EQ_4___d5", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "sglist_requestFifo_fifo_i_notEmpty____d58", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "sglist_requestFifo_fifo_notFull____d9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "region_PipeOut_first", 320u);
  vcd_write_def(sim_hdl, num++, "requestSizeBits", 160u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "sglist_PipeOut_first", 160u);
  num = INST_addrRequest_requestFifo_count.dump_VCD_defs(num);
  num = INST_addrRequest_requestFifo_fbnbuff.dump_VCD_defs(num);
  num = INST_addrRequest_requestFifo_fifo.dump_VCD_defs(num);
  num = INST_getMemoryTraffic_requestFifo_count.dump_VCD_defs(num);
  num = INST_getMemoryTraffic_requestFifo_fbnbuff.dump_VCD_defs(num);
  num = INST_getMemoryTraffic_requestFifo_fifo.dump_VCD_defs(num);
  num = INST_getStateDbg_requestFifo_count.dump_VCD_defs(num);
  num = INST_getStateDbg_requestFifo_fbnbuff.dump_VCD_defs(num);
  num = INST_getStateDbg_requestFifo_fifo.dump_VCD_defs(num);
  num = INST_region_requestFifo_count.dump_VCD_defs(num);
  num = INST_region_requestFifo_fbnbuff.dump_VCD_defs(num);
  num = INST_region_requestFifo_fifo.dump_VCD_defs(num);
  num = INST_sglist_requestFifo_count.dump_VCD_defs(num);
  num = INST_sglist_requestFifo_fbnbuff.dump_VCD_defs(num);
  num = INST_sglist_requestFifo_fifo.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkDmaConfigWrapperPipes::dump_VCD(tVCDDumpType dt,
					   unsigned int levels,
					   MOD_mkDmaConfigWrapperPipes &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkDmaConfigWrapperPipes::vcd_defs(tVCDDumpType dt, MOD_mkDmaConfigWrapperPipes &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 288u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 320u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 160u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 160u);
    vcd_write_x(sim_hdl, num++, 320u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 320u);
    vcd_write_x(sim_hdl, num++, 160u);
    vcd_write_x(sim_hdl, num++, 160u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF__read_BITS_127_TO_0___h1277) != DEF__read_BITS_127_TO_0___h1277)
      {
	vcd_write_val(sim_hdl, num, DEF__read_BITS_127_TO_0___h1277, 128u);
	backing.DEF__read_BITS_127_TO_0___h1277 = DEF__read_BITS_127_TO_0___h1277;
      }
      ++num;
      if ((backing.DEF__read_BITS_287_TO_0___h1401) != DEF__read_BITS_287_TO_0___h1401)
      {
	vcd_write_val(sim_hdl, num, DEF__read_BITS_287_TO_0___h1401, 288u);
	backing.DEF__read_BITS_287_TO_0___h1401 = DEF__read_BITS_287_TO_0___h1401;
      }
      ++num;
      if ((backing.DEF__read__h144) != DEF__read__h144)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h144, 32u);
	backing.DEF__read__h144 = DEF__read__h144;
      }
      ++num;
      if ((backing.DEF__read__h306) != DEF__read__h306)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h306, 320u);
	backing.DEF__read__h306 = DEF__read__h306;
      }
      ++num;
      if ((backing.DEF__read__h355) != DEF__read__h355)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h355, 32u);
	backing.DEF__read__h355 = DEF__read__h355;
      }
      ++num;
      if ((backing.DEF__read__h566) != DEF__read__h566)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h566, 32u);
	backing.DEF__read__h566 = DEF__read__h566;
      }
      ++num;
      if ((backing.DEF__read__h772) != DEF__read__h772)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h772, 32u);
	backing.DEF__read__h772 = DEF__read__h772;
      }
      ++num;
      if ((backing.DEF__read__h95) != DEF__read__h95)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h95, 160u);
	backing.DEF__read__h95 = DEF__read__h95;
      }
      ++num;
      if ((backing.DEF__read__h978) != DEF__read__h978)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h978, 32u);
	backing.DEF__read__h978 = DEF__read__h978;
      }
      ++num;
      if ((backing.DEF_addrRequest_requestFifo_count_0_EQ_1___d31) != DEF_addrRequest_requestFifo_count_0_EQ_1___d31)
      {
	vcd_write_val(sim_hdl, num, DEF_addrRequest_requestFifo_count_0_EQ_1___d31, 1u);
	backing.DEF_addrRequest_requestFifo_count_0_EQ_1___d31 = DEF_addrRequest_requestFifo_count_0_EQ_1___d31;
      }
      ++num;
      if ((backing.DEF_addrRequest_requestFifo_fifo_i_notEmpty____d60) != DEF_addrRequest_requestFifo_fifo_i_notEmpty____d60)
      {
	vcd_write_val(sim_hdl, num, DEF_addrRequest_requestFifo_fifo_i_notEmpty____d60, 1u);
	backing.DEF_addrRequest_requestFifo_fifo_i_notEmpty____d60 = DEF_addrRequest_requestFifo_fifo_i_notEmpty____d60;
      }
      ++num;
      if ((backing.DEF_addrRequest_requestFifo_fifo_notFull____d35) != DEF_addrRequest_requestFifo_fifo_notFull____d35)
      {
	vcd_write_val(sim_hdl, num, DEF_addrRequest_requestFifo_fifo_notFull____d35, 1u);
	backing.DEF_addrRequest_requestFifo_fifo_notFull____d35 = DEF_addrRequest_requestFifo_fifo_notFull____d35;
      }
      ++num;
      if ((backing.DEF_getMemoryTraffic_requestFifo_count_9_EQ_0___d50) != DEF_getMemoryTraffic_requestFifo_count_9_EQ_0___d50)
      {
	vcd_write_val(sim_hdl, num, DEF_getMemoryTraffic_requestFifo_count_9_EQ_0___d50, 1u);
	backing.DEF_getMemoryTraffic_requestFifo_count_9_EQ_0___d50 = DEF_getMemoryTraffic_requestFifo_count_9_EQ_0___d50;
      }
      ++num;
      if ((backing.DEF_getMemoryTraffic_requestFifo_fifo_i_notEmpty____d62) != DEF_getMemoryTraffic_requestFifo_fifo_i_notEmpty____d62)
      {
	vcd_write_val(sim_hdl, num, DEF_getMemoryTraffic_requestFifo_fifo_i_notEmpty____d62, 1u);
	backing.DEF_getMemoryTraffic_requestFifo_fifo_i_notEmpty____d62 = DEF_getMemoryTraffic_requestFifo_fifo_i_notEmpty____d62;
      }
      ++num;
      if ((backing.DEF_getMemoryTraffic_requestFifo_fifo_notFull____d54) != DEF_getMemoryTraffic_requestFifo_fifo_notFull____d54)
      {
	vcd_write_val(sim_hdl, num, DEF_getMemoryTraffic_requestFifo_fifo_notFull____d54, 1u);
	backing.DEF_getMemoryTraffic_requestFifo_fifo_notFull____d54 = DEF_getMemoryTraffic_requestFifo_fifo_notFull____d54;
      }
      ++num;
      if ((backing.DEF_getStateDbg_requestFifo_count_0_EQ_0___d41) != DEF_getStateDbg_requestFifo_count_0_EQ_0___d41)
      {
	vcd_write_val(sim_hdl, num, DEF_getStateDbg_requestFifo_count_0_EQ_0___d41, 1u);
	backing.DEF_getStateDbg_requestFifo_count_0_EQ_0___d41 = DEF_getStateDbg_requestFifo_count_0_EQ_0___d41;
      }
      ++num;
      if ((backing.DEF_getStateDbg_requestFifo_fifo_i_notEmpty____d61) != DEF_getStateDbg_requestFifo_fifo_i_notEmpty____d61)
      {
	vcd_write_val(sim_hdl, num, DEF_getStateDbg_requestFifo_fifo_i_notEmpty____d61, 1u);
	backing.DEF_getStateDbg_requestFifo_fifo_i_notEmpty____d61 = DEF_getStateDbg_requestFifo_fifo_i_notEmpty____d61;
      }
      ++num;
      if ((backing.DEF_getStateDbg_requestFifo_fifo_notFull____d45) != DEF_getStateDbg_requestFifo_fifo_notFull____d45)
      {
	vcd_write_val(sim_hdl, num, DEF_getStateDbg_requestFifo_fifo_notFull____d45, 1u);
	backing.DEF_getStateDbg_requestFifo_fifo_notFull____d45 = DEF_getStateDbg_requestFifo_fifo_notFull____d45;
      }
      ++num;
      if ((backing.DEF_newbuff__h1250) != DEF_newbuff__h1250)
      {
	vcd_write_val(sim_hdl, num, DEF_newbuff__h1250, 160u);
	backing.DEF_newbuff__h1250 = DEF_newbuff__h1250;
      }
      ++num;
      if ((backing.DEF_newbuff__h1374) != DEF_newbuff__h1374)
      {
	vcd_write_val(sim_hdl, num, DEF_newbuff__h1374, 320u);
	backing.DEF_newbuff__h1374 = DEF_newbuff__h1374;
      }
      ++num;
      if ((backing.DEF_region_requestFifo_count_7_EQ_9___d18) != DEF_region_requestFifo_count_7_EQ_9___d18)
      {
	vcd_write_val(sim_hdl, num, DEF_region_requestFifo_count_7_EQ_9___d18, 1u);
	backing.DEF_region_requestFifo_count_7_EQ_9___d18 = DEF_region_requestFifo_count_7_EQ_9___d18;
      }
      ++num;
      if ((backing.DEF_region_requestFifo_fifo_i_notEmpty____d59) != DEF_region_requestFifo_fifo_i_notEmpty____d59)
      {
	vcd_write_val(sim_hdl, num, DEF_region_requestFifo_fifo_i_notEmpty____d59, 1u);
	backing.DEF_region_requestFifo_fifo_i_notEmpty____d59 = DEF_region_requestFifo_fifo_i_notEmpty____d59;
      }
      ++num;
      if ((backing.DEF_region_requestFifo_fifo_notFull____d22) != DEF_region_requestFifo_fifo_notFull____d22)
      {
	vcd_write_val(sim_hdl, num, DEF_region_requestFifo_fifo_notFull____d22, 1u);
	backing.DEF_region_requestFifo_fifo_notFull____d22 = DEF_region_requestFifo_fifo_notFull____d22;
      }
      ++num;
      if ((backing.DEF_sglist_requestFifo_count_EQ_4___d5) != DEF_sglist_requestFifo_count_EQ_4___d5)
      {
	vcd_write_val(sim_hdl, num, DEF_sglist_requestFifo_count_EQ_4___d5, 1u);
	backing.DEF_sglist_requestFifo_count_EQ_4___d5 = DEF_sglist_requestFifo_count_EQ_4___d5;
      }
      ++num;
      if ((backing.DEF_sglist_requestFifo_fifo_i_notEmpty____d58) != DEF_sglist_requestFifo_fifo_i_notEmpty____d58)
      {
	vcd_write_val(sim_hdl, num, DEF_sglist_requestFifo_fifo_i_notEmpty____d58, 1u);
	backing.DEF_sglist_requestFifo_fifo_i_notEmpty____d58 = DEF_sglist_requestFifo_fifo_i_notEmpty____d58;
      }
      ++num;
      if ((backing.DEF_sglist_requestFifo_fifo_notFull____d9) != DEF_sglist_requestFifo_fifo_notFull____d9)
      {
	vcd_write_val(sim_hdl, num, DEF_sglist_requestFifo_fifo_notFull____d9, 1u);
	backing.DEF_sglist_requestFifo_fifo_notFull____d9 = DEF_sglist_requestFifo_fifo_notFull____d9;
      }
      ++num;
      if ((backing.PORT_region_PipeOut_first) != PORT_region_PipeOut_first)
      {
	vcd_write_val(sim_hdl, num, PORT_region_PipeOut_first, 320u);
	backing.PORT_region_PipeOut_first = PORT_region_PipeOut_first;
      }
      ++num;
      if ((backing.PORT_requestSizeBits) != PORT_requestSizeBits)
      {
	vcd_write_val(sim_hdl, num, PORT_requestSizeBits, 160u);
	backing.PORT_requestSizeBits = PORT_requestSizeBits;
      }
      ++num;
      if ((backing.PORT_sglist_PipeOut_first) != PORT_sglist_PipeOut_first)
      {
	vcd_write_val(sim_hdl, num, PORT_sglist_PipeOut_first, 160u);
	backing.PORT_sglist_PipeOut_first = PORT_sglist_PipeOut_first;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF__read_BITS_127_TO_0___h1277, 128u);
      backing.DEF__read_BITS_127_TO_0___h1277 = DEF__read_BITS_127_TO_0___h1277;
      vcd_write_val(sim_hdl, num++, DEF__read_BITS_287_TO_0___h1401, 288u);
      backing.DEF__read_BITS_287_TO_0___h1401 = DEF__read_BITS_287_TO_0___h1401;
      vcd_write_val(sim_hdl, num++, DEF__read__h144, 32u);
      backing.DEF__read__h144 = DEF__read__h144;
      vcd_write_val(sim_hdl, num++, DEF__read__h306, 320u);
      backing.DEF__read__h306 = DEF__read__h306;
      vcd_write_val(sim_hdl, num++, DEF__read__h355, 32u);
      backing.DEF__read__h355 = DEF__read__h355;
      vcd_write_val(sim_hdl, num++, DEF__read__h566, 32u);
      backing.DEF__read__h566 = DEF__read__h566;
      vcd_write_val(sim_hdl, num++, DEF__read__h772, 32u);
      backing.DEF__read__h772 = DEF__read__h772;
      vcd_write_val(sim_hdl, num++, DEF__read__h95, 160u);
      backing.DEF__read__h95 = DEF__read__h95;
      vcd_write_val(sim_hdl, num++, DEF__read__h978, 32u);
      backing.DEF__read__h978 = DEF__read__h978;
      vcd_write_val(sim_hdl, num++, DEF_addrRequest_requestFifo_count_0_EQ_1___d31, 1u);
      backing.DEF_addrRequest_requestFifo_count_0_EQ_1___d31 = DEF_addrRequest_requestFifo_count_0_EQ_1___d31;
      vcd_write_val(sim_hdl, num++, DEF_addrRequest_requestFifo_fifo_i_notEmpty____d60, 1u);
      backing.DEF_addrRequest_requestFifo_fifo_i_notEmpty____d60 = DEF_addrRequest_requestFifo_fifo_i_notEmpty____d60;
      vcd_write_val(sim_hdl, num++, DEF_addrRequest_requestFifo_fifo_notFull____d35, 1u);
      backing.DEF_addrRequest_requestFifo_fifo_notFull____d35 = DEF_addrRequest_requestFifo_fifo_notFull____d35;
      vcd_write_val(sim_hdl, num++, DEF_getMemoryTraffic_requestFifo_count_9_EQ_0___d50, 1u);
      backing.DEF_getMemoryTraffic_requestFifo_count_9_EQ_0___d50 = DEF_getMemoryTraffic_requestFifo_count_9_EQ_0___d50;
      vcd_write_val(sim_hdl, num++, DEF_getMemoryTraffic_requestFifo_fifo_i_notEmpty____d62, 1u);
      backing.DEF_getMemoryTraffic_requestFifo_fifo_i_notEmpty____d62 = DEF_getMemoryTraffic_requestFifo_fifo_i_notEmpty____d62;
      vcd_write_val(sim_hdl, num++, DEF_getMemoryTraffic_requestFifo_fifo_notFull____d54, 1u);
      backing.DEF_getMemoryTraffic_requestFifo_fifo_notFull____d54 = DEF_getMemoryTraffic_requestFifo_fifo_notFull____d54;
      vcd_write_val(sim_hdl, num++, DEF_getStateDbg_requestFifo_count_0_EQ_0___d41, 1u);
      backing.DEF_getStateDbg_requestFifo_count_0_EQ_0___d41 = DEF_getStateDbg_requestFifo_count_0_EQ_0___d41;
      vcd_write_val(sim_hdl, num++, DEF_getStateDbg_requestFifo_fifo_i_notEmpty____d61, 1u);
      backing.DEF_getStateDbg_requestFifo_fifo_i_notEmpty____d61 = DEF_getStateDbg_requestFifo_fifo_i_notEmpty____d61;
      vcd_write_val(sim_hdl, num++, DEF_getStateDbg_requestFifo_fifo_notFull____d45, 1u);
      backing.DEF_getStateDbg_requestFifo_fifo_notFull____d45 = DEF_getStateDbg_requestFifo_fifo_notFull____d45;
      vcd_write_val(sim_hdl, num++, DEF_newbuff__h1250, 160u);
      backing.DEF_newbuff__h1250 = DEF_newbuff__h1250;
      vcd_write_val(sim_hdl, num++, DEF_newbuff__h1374, 320u);
      backing.DEF_newbuff__h1374 = DEF_newbuff__h1374;
      vcd_write_val(sim_hdl, num++, DEF_region_requestFifo_count_7_EQ_9___d18, 1u);
      backing.DEF_region_requestFifo_count_7_EQ_9___d18 = DEF_region_requestFifo_count_7_EQ_9___d18;
      vcd_write_val(sim_hdl, num++, DEF_region_requestFifo_fifo_i_notEmpty____d59, 1u);
      backing.DEF_region_requestFifo_fifo_i_notEmpty____d59 = DEF_region_requestFifo_fifo_i_notEmpty____d59;
      vcd_write_val(sim_hdl, num++, DEF_region_requestFifo_fifo_notFull____d22, 1u);
      backing.DEF_region_requestFifo_fifo_notFull____d22 = DEF_region_requestFifo_fifo_notFull____d22;
      vcd_write_val(sim_hdl, num++, DEF_sglist_requestFifo_count_EQ_4___d5, 1u);
      backing.DEF_sglist_requestFifo_count_EQ_4___d5 = DEF_sglist_requestFifo_count_EQ_4___d5;
      vcd_write_val(sim_hdl, num++, DEF_sglist_requestFifo_fifo_i_notEmpty____d58, 1u);
      backing.DEF_sglist_requestFifo_fifo_i_notEmpty____d58 = DEF_sglist_requestFifo_fifo_i_notEmpty____d58;
      vcd_write_val(sim_hdl, num++, DEF_sglist_requestFifo_fifo_notFull____d9, 1u);
      backing.DEF_sglist_requestFifo_fifo_notFull____d9 = DEF_sglist_requestFifo_fifo_notFull____d9;
      vcd_write_val(sim_hdl, num++, PORT_region_PipeOut_first, 320u);
      backing.PORT_region_PipeOut_first = PORT_region_PipeOut_first;
      vcd_write_val(sim_hdl, num++, PORT_requestSizeBits, 160u);
      backing.PORT_requestSizeBits = PORT_requestSizeBits;
      vcd_write_val(sim_hdl, num++, PORT_sglist_PipeOut_first, 160u);
      backing.PORT_sglist_PipeOut_first = PORT_sglist_PipeOut_first;
    }
}

void MOD_mkDmaConfigWrapperPipes::vcd_prims(tVCDDumpType dt, MOD_mkDmaConfigWrapperPipes &backing)
{
  INST_addrRequest_requestFifo_count.dump_VCD(dt, backing.INST_addrRequest_requestFifo_count);
  INST_addrRequest_requestFifo_fbnbuff.dump_VCD(dt, backing.INST_addrRequest_requestFifo_fbnbuff);
  INST_addrRequest_requestFifo_fifo.dump_VCD(dt, backing.INST_addrRequest_requestFifo_fifo);
  INST_getMemoryTraffic_requestFifo_count.dump_VCD(dt,
						   backing.INST_getMemoryTraffic_requestFifo_count);
  INST_getMemoryTraffic_requestFifo_fbnbuff.dump_VCD(dt,
						     backing.INST_getMemoryTraffic_requestFifo_fbnbuff);
  INST_getMemoryTraffic_requestFifo_fifo.dump_VCD(dt, backing.INST_getMemoryTraffic_requestFifo_fifo);
  INST_getStateDbg_requestFifo_count.dump_VCD(dt, backing.INST_getStateDbg_requestFifo_count);
  INST_getStateDbg_requestFifo_fbnbuff.dump_VCD(dt, backing.INST_getStateDbg_requestFifo_fbnbuff);
  INST_getStateDbg_requestFifo_fifo.dump_VCD(dt, backing.INST_getStateDbg_requestFifo_fifo);
  INST_region_requestFifo_count.dump_VCD(dt, backing.INST_region_requestFifo_count);
  INST_region_requestFifo_fbnbuff.dump_VCD(dt, backing.INST_region_requestFifo_fbnbuff);
  INST_region_requestFifo_fifo.dump_VCD(dt, backing.INST_region_requestFifo_fifo);
  INST_sglist_requestFifo_count.dump_VCD(dt, backing.INST_sglist_requestFifo_count);
  INST_sglist_requestFifo_fbnbuff.dump_VCD(dt, backing.INST_sglist_requestFifo_fbnbuff);
  INST_sglist_requestFifo_fifo.dump_VCD(dt, backing.INST_sglist_requestFifo_fifo);
}
