\hypertarget{group___adder}{}\section{Adder}
\label{group___adder}\index{Adder@{Adder}}


Adder per la somma di due addendi con numero di bit variabile.  


Diagramma di collaborazione per Adder\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=251pt]{group___adder}
\end{center}
\end{figure}
\subsection*{Moduli}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___carry_loockahead}{Carry\+Loockahead}
\begin{DoxyCompactList}\small\item\em Addizionatore con carry-\/lookahead. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{File}
\begin{DoxyCompactItemize}
\item 
file \hyperlink{cla__adder__cell_8vhd}{cla\+\_\+adder\+\_\+cell.\+vhd}
\end{DoxyCompactItemize}
\subsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classadder}{adder} entity
\item 
\hyperlink{classadder_1_1structural}{structural} architecture
\begin{DoxyCompactList}\small\item\em Implementazione mista structural per l\textquotesingle{}entity adder.

A seconda del valore del parametro use\+\_\+custom, verrà istanziato
\begin{DoxyItemize}
\item un sommatore full-\/custom \hyperlink{classgeneric__cla__adder}{generic\+\_\+cla\+\_\+adder}, se use\+\_\+custom = true;
\item un sommatore la cui implementazione è stabilita dal sintetizzatore, se use\+\_\+custom = false; Nel caso in cui venga istanziato il sommatore custom, è richiesto che il numero di bit con il quale sono espressi gli addendi, e di conseguenza quello in vui verrà espressa la loro somma, sia multiplo di quattro. 
\end{DoxyItemize}\end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Components}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{group___adder_gae7148956d4ef1d1cd14f35060634b9c3}{generic\+\_\+cla\+\_\+adder}  {\bfseries }  
\end{DoxyCompactItemize}
\subsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{group___adder_gae1435c07d0cd54b521535e2f8de6f94e}{nbits} {\bfseries {\bfseries \textcolor{vhdlchar}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }}}
\item 
\hyperlink{group___adder_gadf05ca347ec6d3c85740dc697469b3db}{use\+\_\+custom} {\bfseries {\bfseries \textcolor{vhdlchar}{boolean}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{false}\textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{group___adder_gad6ed6073f8ded668a403a0f7d85c53e8}{add1}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \hyperlink{group___adder_gae1435c07d0cd54b521535e2f8de6f94e}{nbits}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em addendo 1 \end{DoxyCompactList}\item 
\hyperlink{group___adder_gabf87ad241134c4d313c708910677575e}{add2}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \hyperlink{group___adder_gae1435c07d0cd54b521535e2f8de6f94e}{nbits}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em addendo 2 \end{DoxyCompactList}\item 
\hyperlink{group___adder_ga01f6ea3ddb4d1519676217bcb5959de8}{sum}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \hyperlink{group___adder_gae1435c07d0cd54b521535e2f8de6f94e}{nbits}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em somma degli addendi \end{DoxyCompactList}\item 
\hyperlink{group___adder_ga9650307dde287e0bcfa1e26370c006c2}{overflow}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{group___adder_ga590914af948ec283f1371002f2f76720}{sum\+\_\+tmp} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \hyperlink{group___adder_gae1435c07d0cd54b521535e2f8de6f94e}{nbits}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsection{Descrizione dettagliata}
Adder per la somma di due addendi con numero di bit variabile. 



\subsection{Documentazione delle variabili}
\index{Adder@{Adder}!add1@{add1}}
\index{add1@{add1}!Adder@{Adder}}
\subsubsection[{\texorpdfstring{add1}{add1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf add1} {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf nbits}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\hypertarget{group___adder_gad6ed6073f8ded668a403a0f7d85c53e8}{}\label{group___adder_gad6ed6073f8ded668a403a0f7d85c53e8}


addendo 1 

Se impostato a \char`\"{}true\char`\"{} verrà sintetizzato un sommatore custom \hyperlink{classgeneric__cla__adder}{generic\+\_\+cla\+\_\+adder}. Impostando il parametro a \char`\"{}false\char`\"{}, invece, la somma viene effettuata tramite l\textquotesingle{}operatore \char`\"{}+\char`\"{}, previa conversione degli addendi in un numero signed, per cui l\textquotesingle{}implementazione verrà lasciata al particolare sintetizzatore. \index{Adder@{Adder}!add2@{add2}}
\index{add2@{add2}!Adder@{Adder}}
\subsubsection[{\texorpdfstring{add2}{add2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf add2} {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf nbits}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\hypertarget{group___adder_gabf87ad241134c4d313c708910677575e}{}\label{group___adder_gabf87ad241134c4d313c708910677575e}


addendo 2 

\index{Adder@{Adder}!generic\+\_\+cla\+\_\+adder@{generic\+\_\+cla\+\_\+adder}}
\index{generic\+\_\+cla\+\_\+adder@{generic\+\_\+cla\+\_\+adder}!Adder@{Adder}}
\subsubsection[{\texorpdfstring{generic\+\_\+cla\+\_\+adder}{generic_cla_adder}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf generic\+\_\+cla\+\_\+adder} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\hypertarget{group___adder_gae7148956d4ef1d1cd14f35060634b9c3}{}\label{group___adder_gae7148956d4ef1d1cd14f35060634b9c3}
\index{Adder@{Adder}!nbits@{nbits}}
\index{nbits@{nbits}!Adder@{Adder}}
\subsubsection[{\texorpdfstring{nbits}{nbits}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nbits} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{vhdlchar}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\hypertarget{group___adder_gae1435c07d0cd54b521535e2f8de6f94e}{}\label{group___adder_gae1435c07d0cd54b521535e2f8de6f94e}
\index{Adder@{Adder}!overflow@{overflow}}
\index{overflow@{overflow}!Adder@{Adder}}
\subsubsection[{\texorpdfstring{overflow}{overflow}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf overflow} {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\hypertarget{group___adder_ga9650307dde287e0bcfa1e26370c006c2}{}\label{group___adder_ga9650307dde287e0bcfa1e26370c006c2}
\index{Adder@{Adder}!sum@{sum}}
\index{sum@{sum}!Adder@{Adder}}
\subsubsection[{\texorpdfstring{sum}{sum}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sum} {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf nbits}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\hypertarget{group___adder_ga01f6ea3ddb4d1519676217bcb5959de8}{}\label{group___adder_ga01f6ea3ddb4d1519676217bcb5959de8}


somma degli addendi 

\index{Adder@{Adder}!sum\+\_\+tmp@{sum\+\_\+tmp}}
\index{sum\+\_\+tmp@{sum\+\_\+tmp}!Adder@{Adder}}
\subsubsection[{\texorpdfstring{sum\+\_\+tmp}{sum_tmp}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sum\+\_\+tmp} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf nbits}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\hypertarget{group___adder_ga590914af948ec283f1371002f2f76720}{}\label{group___adder_ga590914af948ec283f1371002f2f76720}
\index{Adder@{Adder}!use\+\_\+custom@{use\+\_\+custom}}
\index{use\+\_\+custom@{use\+\_\+custom}!Adder@{Adder}}
\subsubsection[{\texorpdfstring{use\+\_\+custom}{use_custom}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf use\+\_\+custom} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{vhdlchar}{boolean}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{false}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\hypertarget{group___adder_gadf05ca347ec6d3c85740dc697469b3db}{}\label{group___adder_gadf05ca347ec6d3c85740dc697469b3db}
Numero di bit su cui gli addendi sono espressi. La somma sarà espressa sul medesimo numero di bit 