Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue May 28 16:07:55 2024
| Host         : DESKTOP-40PU04J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (20)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (20)
-------------------------------------
 There are 20 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.091      -10.872                    192                 5176        0.050        0.000                      0                 5156        1.845        0.000                       0                  1822  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
adc_clk                                          {0.000 4.000}        8.000           125.000         
clk_fpga_0                                       {0.000 4.000}        8.000           125.000         
rx_clk                                           {0.000 2.000}        4.000           250.000         
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0                    {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0                    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                               -0.091      -10.872                    192                  562        0.200        0.000                      0                  542        3.500        0.000                       0                   234  
clk_fpga_0                                             1.008        0.000                      0                 4186        0.050        0.000                      0                 4186        3.020        0.000                       0                  1580  
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                      1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk             0.006        0.000                      0                  808        0.160        0.000                      0                  808  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          192  Failing Endpoints,  Worst Slack       -0.091ns,  Total Violation      -10.872ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 5.652ns (84.084%)  route 1.070ns (15.916%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 12.502 - 8.000 ) 
    Source Clock Delay      (SCD):    4.833ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         1.672     4.833    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    SLICE_X8Y32          FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.518     5.351 r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/Q
                         net (fo=2, routed)           0.418     5.769    system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[22]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     5.893 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_3/O
                         net (fo=1, routed)           0.000     5.893    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.443 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.443    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.557 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.557    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.870 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.650     7.520    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[0])
                                                      4.033    11.553 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[0]
                         net (fo=1, routed)           0.002    11.555    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_153
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         1.590    12.502    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.398    12.900    
                         clock uncertainty           -0.035    12.864    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    11.464    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.464    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 5.652ns (84.084%)  route 1.070ns (15.916%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 12.502 - 8.000 ) 
    Source Clock Delay      (SCD):    4.833ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         1.672     4.833    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    SLICE_X8Y32          FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.518     5.351 r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/Q
                         net (fo=2, routed)           0.418     5.769    system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[22]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     5.893 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_3/O
                         net (fo=1, routed)           0.000     5.893    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.443 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.443    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.557 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.557    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.870 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.650     7.520    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[10])
                                                      4.033    11.553 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[10]
                         net (fo=1, routed)           0.002    11.555    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_143
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         1.590    12.502    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.398    12.900    
                         clock uncertainty           -0.035    12.864    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    11.464    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.464    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 5.652ns (84.084%)  route 1.070ns (15.916%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 12.502 - 8.000 ) 
    Source Clock Delay      (SCD):    4.833ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         1.672     4.833    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    SLICE_X8Y32          FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.518     5.351 r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/Q
                         net (fo=2, routed)           0.418     5.769    system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[22]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     5.893 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_3/O
                         net (fo=1, routed)           0.000     5.893    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.443 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.443    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.557 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.557    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.870 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.650     7.520    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[11])
                                                      4.033    11.553 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[11]
                         net (fo=1, routed)           0.002    11.555    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_142
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         1.590    12.502    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.398    12.900    
                         clock uncertainty           -0.035    12.864    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    11.464    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.464    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 5.652ns (84.084%)  route 1.070ns (15.916%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 12.502 - 8.000 ) 
    Source Clock Delay      (SCD):    4.833ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         1.672     4.833    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    SLICE_X8Y32          FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.518     5.351 r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/Q
                         net (fo=2, routed)           0.418     5.769    system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[22]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     5.893 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_3/O
                         net (fo=1, routed)           0.000     5.893    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.443 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.443    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.557 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.557    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.870 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.650     7.520    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[12])
                                                      4.033    11.553 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[12]
                         net (fo=1, routed)           0.002    11.555    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_141
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         1.590    12.502    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.398    12.900    
                         clock uncertainty           -0.035    12.864    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    11.464    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.464    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 5.652ns (84.084%)  route 1.070ns (15.916%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 12.502 - 8.000 ) 
    Source Clock Delay      (SCD):    4.833ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         1.672     4.833    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    SLICE_X8Y32          FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.518     5.351 r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/Q
                         net (fo=2, routed)           0.418     5.769    system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[22]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     5.893 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_3/O
                         net (fo=1, routed)           0.000     5.893    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.443 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.443    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.557 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.557    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.870 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.650     7.520    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[13])
                                                      4.033    11.553 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[13]
                         net (fo=1, routed)           0.002    11.555    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_140
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         1.590    12.502    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.398    12.900    
                         clock uncertainty           -0.035    12.864    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    11.464    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.464    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 5.652ns (84.084%)  route 1.070ns (15.916%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 12.502 - 8.000 ) 
    Source Clock Delay      (SCD):    4.833ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         1.672     4.833    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    SLICE_X8Y32          FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.518     5.351 r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/Q
                         net (fo=2, routed)           0.418     5.769    system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[22]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     5.893 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_3/O
                         net (fo=1, routed)           0.000     5.893    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.443 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.443    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.557 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.557    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.870 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.650     7.520    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[14])
                                                      4.033    11.553 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[14]
                         net (fo=1, routed)           0.002    11.555    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_139
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         1.590    12.502    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.398    12.900    
                         clock uncertainty           -0.035    12.864    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    11.464    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.464    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 5.652ns (84.084%)  route 1.070ns (15.916%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 12.502 - 8.000 ) 
    Source Clock Delay      (SCD):    4.833ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         1.672     4.833    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    SLICE_X8Y32          FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.518     5.351 r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/Q
                         net (fo=2, routed)           0.418     5.769    system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[22]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     5.893 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_3/O
                         net (fo=1, routed)           0.000     5.893    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.443 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.443    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.557 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.557    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.870 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.650     7.520    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[15])
                                                      4.033    11.553 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[15]
                         net (fo=1, routed)           0.002    11.555    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_138
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         1.590    12.502    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.398    12.900    
                         clock uncertainty           -0.035    12.864    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    11.464    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.464    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 5.652ns (84.084%)  route 1.070ns (15.916%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 12.502 - 8.000 ) 
    Source Clock Delay      (SCD):    4.833ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         1.672     4.833    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    SLICE_X8Y32          FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.518     5.351 r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/Q
                         net (fo=2, routed)           0.418     5.769    system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[22]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     5.893 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_3/O
                         net (fo=1, routed)           0.000     5.893    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.443 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.443    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.557 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.557    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.870 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.650     7.520    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[16])
                                                      4.033    11.553 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[16]
                         net (fo=1, routed)           0.002    11.555    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_137
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         1.590    12.502    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.398    12.900    
                         clock uncertainty           -0.035    12.864    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    11.464    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.464    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 5.652ns (84.084%)  route 1.070ns (15.916%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 12.502 - 8.000 ) 
    Source Clock Delay      (SCD):    4.833ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         1.672     4.833    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    SLICE_X8Y32          FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.518     5.351 r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/Q
                         net (fo=2, routed)           0.418     5.769    system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[22]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     5.893 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_3/O
                         net (fo=1, routed)           0.000     5.893    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.443 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.443    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.557 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.557    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.870 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.650     7.520    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[17])
                                                      4.033    11.553 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[17]
                         net (fo=1, routed)           0.002    11.555    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_136
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         1.590    12.502    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.398    12.900    
                         clock uncertainty           -0.035    12.864    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    11.464    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.464    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.722ns  (logic 5.652ns (84.084%)  route 1.070ns (15.916%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 12.502 - 8.000 ) 
    Source Clock Delay      (SCD):    4.833ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         1.672     4.833    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    SLICE_X8Y32          FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.518     5.351 r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/Q
                         net (fo=2, routed)           0.418     5.769    system_i/SignalGenerator/outputCalibration_b/inst/to_s0_in[22]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     5.893 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_3/O
                         net (fo=1, routed)           0.000     5.893    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_i_3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.443 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.443    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.557 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.557    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.870 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.650     7.520    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[18])
                                                      4.033    11.553 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[18]
                         net (fo=1, routed)           0.002    11.555    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_135
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         1.590    12.502    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.398    12.900    
                         clock uncertainty           -0.035    12.864    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    11.464    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         11.464    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                 -0.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 system_i/mux2_CHA/inst/output_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.141ns (26.531%)  route 0.390ns (73.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         0.558     1.613    system_i/mux2_CHA/inst/clk_i
    SLICE_X15Y33         FDRE                                         r  system_i/mux2_CHA/inst/output_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  system_i/mux2_CHA/inst/output_o_reg[8]/Q
                         net (fo=1, routed)           0.390     2.145    system_i/SignalGenerator/outputCalibration_A/inst/input_i[8]
    SLICE_X29Y33         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         0.824     1.970    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X29Y33         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-1]/C
                         clock pessimism             -0.095     1.875    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.070     1.945    system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-1]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 system_i/mux2_CHA/inst/output_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.141ns (26.327%)  route 0.395ns (73.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         0.553     1.608    system_i/mux2_CHA/inst/clk_i
    SLICE_X17Y28         FDRE                                         r  system_i/mux2_CHA/inst/output_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  system_i/mux2_CHA/inst/output_o_reg[0]/Q
                         net (fo=1, routed)           0.395     2.144    system_i/SignalGenerator/outputCalibration_A/inst/input_i[0]
    SLICE_X29Y32         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         0.823     1.969    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X29Y32         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-9]/C
                         clock pessimism             -0.095     1.874    
    SLICE_X29Y32         FDRE (Hold_fdre_C_D)         0.070     1.944    system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-9]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 system_i/mux2_CHA/inst/output_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.128ns (26.971%)  route 0.347ns (73.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         0.558     1.613    system_i/mux2_CHA/inst/clk_i
    SLICE_X15Y33         FDRE                                         r  system_i/mux2_CHA/inst/output_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.128     1.741 r  system_i/mux2_CHA/inst/output_o_reg[9]/Q
                         net (fo=1, routed)           0.347     2.088    system_i/SignalGenerator/outputCalibration_A/inst/input_i[9]
    SLICE_X30Y33         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         0.824     1.970    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X30Y33         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[0]/C
                         clock pessimism             -0.095     1.875    
    SLICE_X30Y33         FDRE (Hold_fdre_C_D)         0.009     1.884    system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 system_i/mux2_CHA/inst/output_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.141ns (26.132%)  route 0.399ns (73.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         0.553     1.608    system_i/mux2_CHA/inst/clk_i
    SLICE_X17Y28         FDRE                                         r  system_i/mux2_CHA/inst/output_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  system_i/mux2_CHA/inst/output_o_reg[6]/Q
                         net (fo=1, routed)           0.399     2.148    system_i/SignalGenerator/outputCalibration_A/inst/input_i[6]
    SLICE_X29Y33         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         0.824     1.970    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X29Y33         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-3]/C
                         clock pessimism             -0.095     1.875    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.066     1.941    system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-3]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 system_i/mux2_CHA/inst/output_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.141ns (26.203%)  route 0.397ns (73.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         0.553     1.608    system_i/mux2_CHA/inst/clk_i
    SLICE_X17Y28         FDRE                                         r  system_i/mux2_CHA/inst/output_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  system_i/mux2_CHA/inst/output_o_reg[4]/Q
                         net (fo=1, routed)           0.397     2.146    system_i/SignalGenerator/outputCalibration_A/inst/input_i[4]
    SLICE_X30Y32         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         0.823     1.969    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X30Y32         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-5]/C
                         clock pessimism             -0.095     1.874    
    SLICE_X30Y32         FDRE (Hold_fdre_C_D)         0.052     1.926    system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-5]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 system_i/mux2_CHA/inst/output_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.822%)  route 0.427ns (75.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         0.553     1.608    system_i/mux2_CHA/inst/clk_i
    SLICE_X17Y28         FDRE                                         r  system_i/mux2_CHA/inst/output_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  system_i/mux2_CHA/inst/output_o_reg[2]/Q
                         net (fo=1, routed)           0.427     2.176    system_i/SignalGenerator/outputCalibration_A/inst/input_i[2]
    SLICE_X29Y32         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         0.823     1.969    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X29Y32         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-7]/C
                         clock pessimism             -0.095     1.874    
    SLICE_X29Y32         FDRE (Hold_fdre_C_D)         0.070     1.944    system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-7]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 system_i/mux2_CHA/inst/output_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.128ns (24.457%)  route 0.395ns (75.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         0.553     1.608    system_i/mux2_CHA/inst/clk_i
    SLICE_X17Y28         FDRE                                         r  system_i/mux2_CHA/inst/output_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.128     1.736 r  system_i/mux2_CHA/inst/output_o_reg[7]/Q
                         net (fo=1, routed)           0.395     2.132    system_i/SignalGenerator/outputCalibration_A/inst/input_i[7]
    SLICE_X30Y33         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         0.824     1.970    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X30Y33         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-2]/C
                         clock pessimism             -0.095     1.875    
    SLICE_X30Y33         FDRE (Hold_fdre_C_D)        -0.001     1.874    system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-2]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 system_i/SignalGenerator/outputCalibration_A/inst/output_o_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.186ns (29.632%)  route 0.442ns (70.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         0.585     1.640    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X37Y33         FDSE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/output_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDSE (Prop_fdse_C_Q)         0.141     1.781 f  system_i/SignalGenerator/outputCalibration_A/inst/output_o_reg[4]/Q
                         net (fo=1, routed)           0.442     2.223    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/s_axis_tdata[4]
    SLICE_X40Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.268 r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.268    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/p_1_out[4]
    SLICE_X40Y54         FDRE                                         r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         0.860     2.006    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X40Y54         FDRE                                         r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[4]/C
                         clock pessimism             -0.090     1.916    
    SLICE_X40Y54         FDRE (Hold_fdre_C_D)         0.092     2.008    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 system_i/DataAcquisition/inputCalibration_B/inst/output_o_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/mux2_CHB/inst/output_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.186ns (30.041%)  route 0.433ns (69.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         0.555     1.610    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    SLICE_X29Y30         FDSE                                         r  system_i/DataAcquisition/inputCalibration_B/inst/output_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDSE (Prop_fdse_C_Q)         0.141     1.751 r  system_i/DataAcquisition/inputCalibration_B/inst/output_o_reg[0]/Q
                         net (fo=1, routed)           0.433     2.184    system_i/mux2_CHB/inst/in1[0]
    SLICE_X14Y31         LUT3 (Prop_lut3_I0_O)        0.045     2.229 r  system_i/mux2_CHB/inst/output_o[0]_i_1/O
                         net (fo=1, routed)           0.000     2.229    system_i/mux2_CHB/inst/p_0_in[0]
    SLICE_X14Y31         FDRE                                         r  system_i/mux2_CHB/inst/output_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         0.822     1.968    system_i/mux2_CHB/inst/clk_i
    SLICE_X14Y31         FDRE                                         r  system_i/mux2_CHB/inst/output_o_reg[0]/C
                         clock pessimism             -0.095     1.873    
    SLICE_X14Y31         FDRE (Hold_fdre_C_D)         0.091     1.964    system_i/mux2_CHB/inst/output_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 system_i/DataAcquisition/inputCalibration_B/inst/output_o_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/mux2_CHB/inst/output_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.186ns (29.864%)  route 0.437ns (70.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         0.555     1.610    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    SLICE_X29Y30         FDSE                                         r  system_i/DataAcquisition/inputCalibration_B/inst/output_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDSE (Prop_fdse_C_Q)         0.141     1.751 r  system_i/DataAcquisition/inputCalibration_B/inst/output_o_reg[4]/Q
                         net (fo=1, routed)           0.437     2.188    system_i/mux2_CHB/inst/in1[4]
    SLICE_X14Y30         LUT3 (Prop_lut3_I0_O)        0.045     2.233 r  system_i/mux2_CHB/inst/output_o[4]_i_1/O
                         net (fo=1, routed)           0.000     2.233    system_i/mux2_CHB/inst/p_0_in[4]
    SLICE_X14Y30         FDRE                                         r  system_i/mux2_CHB/inst/output_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         0.821     1.967    system_i/mux2_CHB/inst/clk_i
    SLICE_X14Y30         FDRE                                         r  system_i/mux2_CHB/inst/output_o_reg[4]/C
                         clock pessimism             -0.095     1.872    
    SLICE_X14Y30         FDRE (Hold_fdre_C_D)         0.092     1.964    system_i/mux2_CHB/inst/output_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y7     system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y11    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y9     system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y11    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y13    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y13    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y7     system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y9     system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y34   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y34   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y28   system_i/DataAcquisition/inputCalibration_B/inst/input_i_sf_reg[-1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y28   system_i/DataAcquisition/inputCalibration_B/inst/input_i_sf_reg[-2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X29Y28   system_i/DataAcquisition/inputCalibration_B/inst/input_i_sf_reg[-3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X30Y28   system_i/DataAcquisition/inputCalibration_B/inst/input_i_sf_reg[-6]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y28   system_i/DataAcquisition/inputCalibration_B/inst/input_i_sf_reg[0]/C
Low Pulse Width   Slow    FDSE/C       n/a            0.500         4.000       3.500      SLICE_X14Y26   system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[1]/C
Low Pulse Width   Slow    FDSE/C       n/a            0.500         4.000       3.500      SLICE_X15Y26   system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[3]/C
Low Pulse Width   Slow    FDSE/C       n/a            0.500         4.000       3.500      SLICE_X14Y26   system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[4]/C
Low Pulse Width   Slow    FDSE/C       n/a            0.500         4.000       3.500      SLICE_X14Y26   system_i/DataAcquisition/inputCalibration_A/inst/output_o_reg[5]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X11Y33   system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X10Y33   system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X11Y33   system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg[14]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X11Y33   system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg[15]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X11Y33   system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg[16]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X10Y33   system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg[8]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X11Y33   system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg[9]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y25   system_i/DataAcquisition/inputCalibration_B/inst/input_i_sf_reg[-7]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X29Y25   system_i/DataAcquisition/inputCalibration_B/inst/input_i_sf_reg[-9]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y34    system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[4].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.540ns  (logic 1.450ns (22.171%)  route 5.090ns (77.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 10.674 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=32, routed)          5.090     9.613    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[4]
    SLICE_X27Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[4].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.482    10.674    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[4].FDRE_inst/C
                         clock pessimism              0.130    10.804    
                         clock uncertainty           -0.125    10.679    
    SLICE_X27Y25         FDRE (Setup_fdre_C_D)       -0.058    10.621    system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[4].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.621    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[1].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 1.402ns (22.598%)  route 4.802ns (77.402%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.718     3.026    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.456     3.482 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.730     4.212    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/Q[14]
    SLICE_X5Y48          LUT2 (Prop_lut2_I1_O)        0.150     4.362 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.706     5.069    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I1_O)        0.326     5.395 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[6]_INST_0/O
                         net (fo=8, routed)           1.014     6.409    system_i/PS7/axi_cfg_register_0/inst/s_axi_awaddr[4]
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.150     6.559 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.664     8.223    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X26Y25         LUT4 (Prop_lut4_I3_O)        0.320     8.543 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.687     9.230    system_i/PS7/axi_cfg_register_0/inst/CE0227_out
    SLICE_X27Y22         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[1].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.485    10.677    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y22         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[1].FDRE_inst/C
                         clock pessimism              0.116    10.793    
                         clock uncertainty           -0.125    10.668    
    SLICE_X27Y22         FDRE (Setup_fdre_C_CE)      -0.407    10.261    system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[1].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.261    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[2].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 1.402ns (22.598%)  route 4.802ns (77.402%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.718     3.026    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.456     3.482 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.730     4.212    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/Q[14]
    SLICE_X5Y48          LUT2 (Prop_lut2_I1_O)        0.150     4.362 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.706     5.069    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I1_O)        0.326     5.395 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[6]_INST_0/O
                         net (fo=8, routed)           1.014     6.409    system_i/PS7/axi_cfg_register_0/inst/s_axi_awaddr[4]
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.150     6.559 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.664     8.223    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X26Y25         LUT4 (Prop_lut4_I3_O)        0.320     8.543 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.687     9.230    system_i/PS7/axi_cfg_register_0/inst/CE0227_out
    SLICE_X27Y22         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[2].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.485    10.677    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y22         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[2].FDRE_inst/C
                         clock pessimism              0.116    10.793    
                         clock uncertainty           -0.125    10.668    
    SLICE_X27Y22         FDRE (Setup_fdre_C_CE)      -0.407    10.261    system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[2].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.261    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[3].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 1.402ns (22.598%)  route 4.802ns (77.402%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.718     3.026    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.456     3.482 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.730     4.212    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/Q[14]
    SLICE_X5Y48          LUT2 (Prop_lut2_I1_O)        0.150     4.362 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.706     5.069    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I1_O)        0.326     5.395 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[6]_INST_0/O
                         net (fo=8, routed)           1.014     6.409    system_i/PS7/axi_cfg_register_0/inst/s_axi_awaddr[4]
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.150     6.559 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.664     8.223    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X26Y25         LUT4 (Prop_lut4_I3_O)        0.320     8.543 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.687     9.230    system_i/PS7/axi_cfg_register_0/inst/CE0227_out
    SLICE_X27Y22         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[3].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.485    10.677    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y22         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[3].FDRE_inst/C
                         clock pessimism              0.116    10.793    
                         clock uncertainty           -0.125    10.668    
    SLICE_X27Y22         FDRE (Setup_fdre_C_CE)      -0.407    10.261    system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[3].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.261    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[4].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 1.402ns (22.598%)  route 4.802ns (77.402%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.718     3.026    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.456     3.482 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.730     4.212    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/Q[14]
    SLICE_X5Y48          LUT2 (Prop_lut2_I1_O)        0.150     4.362 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.706     5.069    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I1_O)        0.326     5.395 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[6]_INST_0/O
                         net (fo=8, routed)           1.014     6.409    system_i/PS7/axi_cfg_register_0/inst/s_axi_awaddr[4]
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.150     6.559 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.664     8.223    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X26Y25         LUT4 (Prop_lut4_I3_O)        0.320     8.543 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.687     9.230    system_i/PS7/axi_cfg_register_0/inst/CE0227_out
    SLICE_X27Y22         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[4].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.485    10.677    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y22         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[4].FDRE_inst/C
                         clock pessimism              0.116    10.793    
                         clock uncertainty           -0.125    10.668    
    SLICE_X27Y22         FDRE (Setup_fdre_C_CE)      -0.407    10.261    system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[4].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.261    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[5].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 1.402ns (22.598%)  route 4.802ns (77.402%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.718     3.026    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.456     3.482 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.730     4.212    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/Q[14]
    SLICE_X5Y48          LUT2 (Prop_lut2_I1_O)        0.150     4.362 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.706     5.069    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I1_O)        0.326     5.395 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[6]_INST_0/O
                         net (fo=8, routed)           1.014     6.409    system_i/PS7/axi_cfg_register_0/inst/s_axi_awaddr[4]
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.150     6.559 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.664     8.223    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X26Y25         LUT4 (Prop_lut4_I3_O)        0.320     8.543 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.687     9.230    system_i/PS7/axi_cfg_register_0/inst/CE0227_out
    SLICE_X27Y22         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[5].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.485    10.677    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y22         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[5].FDRE_inst/C
                         clock pessimism              0.116    10.793    
                         clock uncertainty           -0.125    10.668    
    SLICE_X27Y22         FDRE (Setup_fdre_C_CE)      -0.407    10.261    system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[5].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.261    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[6].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 1.402ns (22.598%)  route 4.802ns (77.402%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.718     3.026    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.456     3.482 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.730     4.212    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/Q[14]
    SLICE_X5Y48          LUT2 (Prop_lut2_I1_O)        0.150     4.362 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.706     5.069    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I1_O)        0.326     5.395 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[6]_INST_0/O
                         net (fo=8, routed)           1.014     6.409    system_i/PS7/axi_cfg_register_0/inst/s_axi_awaddr[4]
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.150     6.559 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.664     8.223    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X26Y25         LUT4 (Prop_lut4_I3_O)        0.320     8.543 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.687     9.230    system_i/PS7/axi_cfg_register_0/inst/CE0227_out
    SLICE_X27Y22         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[6].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.485    10.677    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y22         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[6].FDRE_inst/C
                         clock pessimism              0.116    10.793    
                         clock uncertainty           -0.125    10.668    
    SLICE_X27Y22         FDRE (Setup_fdre_C_CE)      -0.407    10.261    system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[6].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.261    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[7].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 1.402ns (22.598%)  route 4.802ns (77.402%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.718     3.026    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.456     3.482 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.730     4.212    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/Q[14]
    SLICE_X5Y48          LUT2 (Prop_lut2_I1_O)        0.150     4.362 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.706     5.069    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I1_O)        0.326     5.395 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[6]_INST_0/O
                         net (fo=8, routed)           1.014     6.409    system_i/PS7/axi_cfg_register_0/inst/s_axi_awaddr[4]
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.150     6.559 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.664     8.223    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X26Y25         LUT4 (Prop_lut4_I3_O)        0.320     8.543 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.687     9.230    system_i/PS7/axi_cfg_register_0/inst/CE0227_out
    SLICE_X27Y22         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[7].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.485    10.677    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y22         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[7].FDRE_inst/C
                         clock pessimism              0.116    10.793    
                         clock uncertainty           -0.125    10.668    
    SLICE_X27Y22         FDRE (Setup_fdre_C_CE)      -0.407    10.261    system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[7].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.261    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[0].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.182ns  (logic 1.402ns (22.677%)  route 4.780ns (77.323%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.718     3.026    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.456     3.482 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.730     4.212    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/Q[14]
    SLICE_X5Y48          LUT2 (Prop_lut2_I1_O)        0.150     4.362 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.706     5.069    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I1_O)        0.326     5.395 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[6]_INST_0/O
                         net (fo=8, routed)           1.014     6.409    system_i/PS7/axi_cfg_register_0/inst/s_axi_awaddr[4]
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.150     6.559 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.664     8.223    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X26Y25         LUT4 (Prop_lut4_I3_O)        0.320     8.543 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.666     9.208    system_i/PS7/axi_cfg_register_0/inst/CE0227_out
    SLICE_X30Y21         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[0].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.487    10.679    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y21         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[0].FDRE_inst/C
                         clock pessimism              0.116    10.795    
                         clock uncertainty           -0.125    10.670    
    SLICE_X30Y21         FDRE (Setup_fdre_C_CE)      -0.371    10.299    system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[0].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.299    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.054ns  (logic 1.400ns (23.124%)  route 4.654ns (76.876%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.718     3.026    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.456     3.482 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.730     4.212    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/Q[14]
    SLICE_X5Y48          LUT2 (Prop_lut2_I1_O)        0.150     4.362 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=5, routed)           0.706     5.069    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I1_O)        0.326     5.395 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[6]_INST_0/O
                         net (fo=8, routed)           1.014     6.409    system_i/PS7/axi_cfg_register_0/inst/s_axi_awaddr[4]
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.150     6.559 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          1.442     8.001    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X12Y25         LUT4 (Prop_lut4_I3_O)        0.318     8.319 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[7].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.762     9.080    system_i/PS7/axi_cfg_register_0/inst/CE0243_out
    SLICE_X9Y19          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.496    10.688    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X9Y19          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst/C
                         clock pessimism              0.116    10.804    
                         clock uncertainty           -0.125    10.679    
    SLICE_X9Y19          FDRE (Setup_fdre_C_CE)      -0.409    10.270    system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[0].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.270    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  1.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.263%)  route 0.218ns (60.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.218     1.284    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.236%)  route 0.218ns (60.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.218     1.284    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.234    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.113     1.177    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X0Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.850     1.220    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.939    
    SLICE_X0Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.122    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.907%)  route 0.193ns (60.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.193     1.245    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.180    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.782%)  route 0.146ns (53.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.567     0.908    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X7Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.128     1.036 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.146     1.181    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X6Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.834     1.204    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X6Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X6Y51          FDRE (Hold_fdre_C_CE)       -0.070     1.105    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.782%)  route 0.146ns (53.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.567     0.908    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X7Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.128     1.036 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.146     1.181    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X6Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.834     1.204    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X6Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X6Y51          FDRE (Hold_fdre_C_CE)       -0.070     1.105    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.782%)  route 0.146ns (53.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.567     0.908    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X7Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.128     1.036 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.146     1.181    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X6Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.834     1.204    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X6Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X6Y51          FDRE (Hold_fdre_C_CE)       -0.070     1.105    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.994%)  route 0.262ns (65.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.262     1.328    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.268%)  route 0.225ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.225     1.278    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                     -0.054     1.180    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.790%)  route 0.230ns (64.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.230     1.282    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X20Y22   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X18Y25   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[10].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X17Y24   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[11].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X18Y24   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X19Y25   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[13].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X18Y25   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[14].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X19Y25   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[15].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X18Y27   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X20Y26   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[17].FDRE_inst/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y36    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y37    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y37    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y36    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/SignalGenerator/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/SignalGenerator/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 6.190ns (77.360%)  route 1.812ns (22.640%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 12.502 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.661     2.969    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X9Y25          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     3.425 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.507     3.932    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    SLICE_X9Y25          LUT1 (Prop_lut1_I0_O)        0.124     4.056 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.653     4.709    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[0]
    SLICE_X9Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.289 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.289    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.403 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.403    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.517 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.517    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.631 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.631    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.745 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.745    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.859 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.859    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.973 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.973    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.286 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.650     6.936    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[0])
                                                      4.033    10.969 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[0]
                         net (fo=1, routed)           0.002    10.971    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_153
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         1.590    12.502    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.502    
                         clock uncertainty           -0.125    12.377    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    10.977    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.977    
                         arrival time                         -10.971    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 6.190ns (77.360%)  route 1.812ns (22.640%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 12.502 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.661     2.969    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X9Y25          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     3.425 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.507     3.932    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    SLICE_X9Y25          LUT1 (Prop_lut1_I0_O)        0.124     4.056 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.653     4.709    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[0]
    SLICE_X9Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.289 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.289    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.403 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.403    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.517 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.517    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.631 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.631    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.745 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.745    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.859 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.859    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.973 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.973    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.286 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.650     6.936    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[10])
                                                      4.033    10.969 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[10]
                         net (fo=1, routed)           0.002    10.971    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_143
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         1.590    12.502    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.502    
                         clock uncertainty           -0.125    12.377    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    10.977    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.977    
                         arrival time                         -10.971    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 6.190ns (77.360%)  route 1.812ns (22.640%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 12.502 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.661     2.969    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X9Y25          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     3.425 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.507     3.932    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    SLICE_X9Y25          LUT1 (Prop_lut1_I0_O)        0.124     4.056 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.653     4.709    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[0]
    SLICE_X9Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.289 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.289    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.403 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.403    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.517 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.517    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.631 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.631    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.745 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.745    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.859 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.859    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.973 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.973    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.286 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.650     6.936    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[11])
                                                      4.033    10.969 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[11]
                         net (fo=1, routed)           0.002    10.971    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_142
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         1.590    12.502    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.502    
                         clock uncertainty           -0.125    12.377    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    10.977    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.977    
                         arrival time                         -10.971    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 6.190ns (77.360%)  route 1.812ns (22.640%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 12.502 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.661     2.969    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X9Y25          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     3.425 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.507     3.932    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    SLICE_X9Y25          LUT1 (Prop_lut1_I0_O)        0.124     4.056 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.653     4.709    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[0]
    SLICE_X9Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.289 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.289    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.403 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.403    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.517 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.517    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.631 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.631    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.745 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.745    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.859 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.859    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.973 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.973    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.286 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.650     6.936    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[12])
                                                      4.033    10.969 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[12]
                         net (fo=1, routed)           0.002    10.971    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_141
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         1.590    12.502    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.502    
                         clock uncertainty           -0.125    12.377    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    10.977    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.977    
                         arrival time                         -10.971    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 6.190ns (77.360%)  route 1.812ns (22.640%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 12.502 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.661     2.969    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X9Y25          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     3.425 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.507     3.932    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    SLICE_X9Y25          LUT1 (Prop_lut1_I0_O)        0.124     4.056 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.653     4.709    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[0]
    SLICE_X9Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.289 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.289    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.403 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.403    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.517 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.517    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.631 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.631    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.745 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.745    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.859 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.859    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.973 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.973    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.286 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.650     6.936    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[13])
                                                      4.033    10.969 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[13]
                         net (fo=1, routed)           0.002    10.971    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_140
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         1.590    12.502    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.502    
                         clock uncertainty           -0.125    12.377    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    10.977    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.977    
                         arrival time                         -10.971    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 6.190ns (77.360%)  route 1.812ns (22.640%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 12.502 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.661     2.969    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X9Y25          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     3.425 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.507     3.932    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    SLICE_X9Y25          LUT1 (Prop_lut1_I0_O)        0.124     4.056 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.653     4.709    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[0]
    SLICE_X9Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.289 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.289    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.403 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.403    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.517 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.517    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.631 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.631    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.745 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.745    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.859 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.859    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.973 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.973    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.286 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.650     6.936    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[14])
                                                      4.033    10.969 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[14]
                         net (fo=1, routed)           0.002    10.971    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_139
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         1.590    12.502    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.502    
                         clock uncertainty           -0.125    12.377    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    10.977    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.977    
                         arrival time                         -10.971    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 6.190ns (77.360%)  route 1.812ns (22.640%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 12.502 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.661     2.969    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X9Y25          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     3.425 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.507     3.932    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    SLICE_X9Y25          LUT1 (Prop_lut1_I0_O)        0.124     4.056 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.653     4.709    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[0]
    SLICE_X9Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.289 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.289    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.403 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.403    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.517 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.517    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.631 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.631    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.745 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.745    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.859 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.859    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.973 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.973    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.286 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.650     6.936    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[15])
                                                      4.033    10.969 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[15]
                         net (fo=1, routed)           0.002    10.971    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_138
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         1.590    12.502    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.502    
                         clock uncertainty           -0.125    12.377    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    10.977    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.977    
                         arrival time                         -10.971    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 6.190ns (77.360%)  route 1.812ns (22.640%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 12.502 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.661     2.969    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X9Y25          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     3.425 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.507     3.932    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    SLICE_X9Y25          LUT1 (Prop_lut1_I0_O)        0.124     4.056 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.653     4.709    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[0]
    SLICE_X9Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.289 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.289    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.403 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.403    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.517 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.517    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.631 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.631    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.745 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.745    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.859 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.859    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.973 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.973    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.286 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.650     6.936    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[16])
                                                      4.033    10.969 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[16]
                         net (fo=1, routed)           0.002    10.971    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_137
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         1.590    12.502    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.502    
                         clock uncertainty           -0.125    12.377    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    10.977    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.977    
                         arrival time                         -10.971    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 6.190ns (77.360%)  route 1.812ns (22.640%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 12.502 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.661     2.969    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X9Y25          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     3.425 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.507     3.932    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    SLICE_X9Y25          LUT1 (Prop_lut1_I0_O)        0.124     4.056 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.653     4.709    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[0]
    SLICE_X9Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.289 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.289    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.403 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.403    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.517 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.517    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.631 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.631    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.745 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.745    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.859 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.859    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.973 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.973    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.286 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.650     6.936    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[17])
                                                      4.033    10.969 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[17]
                         net (fo=1, routed)           0.002    10.971    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_136
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         1.590    12.502    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.502    
                         clock uncertainty           -0.125    12.377    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    10.977    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.977    
                         arrival time                         -10.971    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 6.190ns (77.360%)  route 1.812ns (22.640%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 12.502 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.661     2.969    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X9Y25          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     3.425 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.507     3.932    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    SLICE_X9Y25          LUT1 (Prop_lut1_I0_O)        0.124     4.056 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.653     4.709    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[0]
    SLICE_X9Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.289 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.289    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.403 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.403    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.517 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.517    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.631 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.631    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.745 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.745    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.859 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.859    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.973 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.973    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.286 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          0.650     6.936    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[18])
                                                      4.033    10.969 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[18]
                         net (fo=1, routed)           0.002    10.971    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_135
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         1.590    12.502    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X0Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.502    
                         clock uncertainty           -0.125    12.377    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    10.977    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.977    
                         arrival time                         -10.971    
  -------------------------------------------------------------------
                         slack                                  0.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[7].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.292ns (31.253%)  route 0.642ns (68.747%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.550     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[7].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDRE (Prop_fdre_C_Q)         0.128     1.018 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[7].FDRE_inst/Q
                         net (fo=2, routed)           0.228     1.246    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[7]
    SLICE_X31Y27         LUT1 (Prop_lut1_I0_O)        0.098     1.344 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.344    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[7]
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.410 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/O[2]
                         net (fo=2, routed)           0.414     1.825    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[7]
    DSP48_X1Y7           DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         0.912     2.057    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y7           DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.125     2.182    
    DSP48_X1Y7           DSP48E1 (Hold_dsp48e1_CLK_A[7])
                                                     -0.518     1.664    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.256ns (27.210%)  route 0.685ns (72.790%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.550     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.213     1.244    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[1]
    SLICE_X31Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.289 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_5/O
                         net (fo=1, routed)           0.000     1.289    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[1]
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.359 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/O[0]
                         net (fo=2, routed)           0.472     1.831    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[1]
    DSP48_X1Y7           DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         0.912     2.057    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y7           DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.125     2.182    
    DSP48_X1Y7           DSP48E1 (Hold_dsp48e1_CLK_A[1])
                                                     -0.517     1.665    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[2].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.251ns (25.723%)  route 0.725ns (74.277%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.550     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[2].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[2].FDRE_inst/Q
                         net (fo=2, routed)           0.253     1.285    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[2]
    SLICE_X31Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.330 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_4/O
                         net (fo=1, routed)           0.000     1.330    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[2]
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.395 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/O[1]
                         net (fo=2, routed)           0.471     1.866    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[2]
    DSP48_X1Y7           DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         0.912     2.057    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y7           DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.125     2.182    
    DSP48_X1Y7           DSP48E1 (Hold_dsp48e1_CLK_A[2])
                                                     -0.517     1.665    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[30].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.251ns (25.730%)  route 0.725ns (74.270%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.556     0.896    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X26Y31         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[30].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[30].FDRE_inst/Q
                         net (fo=2, routed)           0.266     1.304    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[30]
    SLICE_X31Y33         LUT2 (Prop_lut2_I1_O)        0.045     1.349 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6_i_2/O
                         net (fo=1, routed)           0.000     1.349    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6_i_2_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.414 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[1]
                         net (fo=2, routed)           0.458     1.872    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[30]
    DSP48_X1Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         0.914     2.059    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000     2.059    
                         clock uncertainty            0.125     2.184    
    DSP48_X1Y13          DSP48E1 (Hold_dsp48e1_CLK_A[13])
                                                     -0.517     1.667    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[29].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.228ns (22.668%)  route 0.778ns (77.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.553     0.894    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X25Y31         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[29].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[29].FDRE_inst/Q
                         net (fo=2, routed)           0.278     1.300    system_i/PS7/axi_cfg_register_0/inst/cfg_data[221]
    SLICE_X16Y31         LUT1 (Prop_lut1_I0_O)        0.100     1.400 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[221]_hold_fix/O
                         net (fo=2, routed)           0.499     1.899    system_i/SignalGenerator/outputCalibration_A/inst/cfg_data[221]_hold_fix_1_alias
    DSP48_X1Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         0.914     2.059    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000     2.059    
                         clock uncertainty            0.125     2.184    
    DSP48_X1Y13          DSP48E1 (Hold_dsp48e1_CLK_B[12])
                                                     -0.491     1.693    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[23].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.395ns (40.349%)  route 0.584ns (59.651%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        1.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.553     0.894    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[23].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[23].FDRE_inst/Q
                         net (fo=2, routed)           0.328     1.349    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[23]
    SLICE_X9Y22          LUT2 (Prop_lut2_I1_O)        0.098     1.447 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_2/O
                         net (fo=1, routed)           0.000     1.447    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_i_2_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.562 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.562    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.616 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/O[0]
                         net (fo=2, routed)           0.256     1.872    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[25]
    DSP48_X0Y9           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         0.909     2.054    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X0Y9           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X0Y9           DSP48E1 (Hold_dsp48e1_CLK_A[8])
                                                     -0.517     1.662    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[11].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.252ns (25.324%)  route 0.743ns (74.676%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.547     0.888    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X25Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[11].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[11].FDRE_inst/Q
                         net (fo=2, routed)           0.328     1.356    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[11]
    SLICE_X31Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.401 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.401    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[11]
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.467 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/O[2]
                         net (fo=2, routed)           0.415     1.883    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[11]
    DSP48_X1Y7           DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         0.912     2.057    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y7           DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.125     2.182    
    DSP48_X1Y7           DSP48E1 (Hold_dsp48e1_CLK_A[11])
                                                     -0.518     1.664    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[26].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.251ns (25.435%)  route 0.736ns (74.565%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.554     0.895    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X18Y29         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[26].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y29         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[26].FDRE_inst/Q
                         net (fo=2, routed)           0.468     1.503    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[26]
    SLICE_X9Y23          LUT2 (Prop_lut2_I1_O)        0.045     1.548 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_i_3/O
                         net (fo=1, routed)           0.000     1.548    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_i_3_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.613 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/O[1]
                         net (fo=2, routed)           0.268     1.881    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[26]
    DSP48_X0Y9           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         0.909     2.054    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X0Y9           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X0Y9           DSP48E1 (Hold_dsp48e1_CLK_A[9])
                                                     -0.517     1.662    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[16].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.250ns (25.325%)  route 0.737ns (74.675%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X26Y26         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[16].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[16].FDRE_inst/Q
                         net (fo=2, routed)           0.368     1.400    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[16]
    SLICE_X30Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.445 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.445    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[16]
    SLICE_X30Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.509 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2/O[3]
                         net (fo=2, routed)           0.369     1.879    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[16]
    DSP48_X1Y9           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         0.906     2.051    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y9           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.125     2.176    
    DSP48_X1Y9           DSP48E1 (Hold_dsp48e1_CLK_A[16])
                                                     -0.521     1.655    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[28].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.249ns (24.857%)  route 0.753ns (75.143%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.556     0.896    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X26Y31         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[28].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[28].FDRE_inst/Q
                         net (fo=2, routed)           0.294     1.332    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[28]
    SLICE_X31Y32         LUT2 (Prop_lut2_I1_O)        0.045     1.377 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_1/O
                         net (fo=1, routed)           0.000     1.377    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_i_1_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.440 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/O[3]
                         net (fo=2, routed)           0.458     1.898    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[28]
    DSP48_X1Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=234, routed)         0.914     2.059    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000     2.059    
                         clock uncertainty            0.125     2.184    
    DSP48_X1Y13          DSP48E1 (Hold_dsp48e1_CLK_A[11])
                                                     -0.520     1.664    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.234    





