//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_6406125593991384285_kernel0
// _ZZ74Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_6406125593991384285_kernel0E56T_multiply_T_subtract_input_0_input_1_input_3_red_shared has been demoted
// _ZZ74Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_6406125593991384285_kernel0E8red_buf0 has been demoted

.visible .entry Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_6406125593991384285_kernel0(
	.param .u64 Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_6406125593991384285_kernel0_param_0,
	.param .u64 Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_6406125593991384285_kernel0_param_1,
	.param .u64 Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_6406125593991384285_kernel0_param_2,
	.param .u64 Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_6406125593991384285_kernel0_param_3,
	.param .u64 Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_6406125593991384285_kernel0_param_4,
	.param .u64 Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_6406125593991384285_kernel0_param_5,
	.param .u64 Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_6406125593991384285_kernel0_param_6,
	.param .u64 Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_6406125593991384285_kernel0_param_7
)
{
	.reg .pred 	%p<49>;
	.reg .b16 	%rs<13>;
	.reg .f32 	%f<243>;
	.reg .b32 	%r<169>;
	.reg .b64 	%rd<94>;
	// demoted variable
	.shared .align 4 .b8 _ZZ74Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_6406125593991384285_kernel0E56T_multiply_T_subtract_input_0_input_1_input_3_red_shared[32];
	// demoted variable
	.shared .align 4 .b8 _ZZ74Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_6406125593991384285_kernel0E8red_buf0[4096];

	ld.param.u64 	%rd13, [Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_6406125593991384285_kernel0_param_0];
	ld.param.u64 	%rd14, [Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_6406125593991384285_kernel0_param_1];
	ld.param.u64 	%rd15, [Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_6406125593991384285_kernel0_param_2];
	ld.param.u64 	%rd11, [Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_6406125593991384285_kernel0_param_3];
	ld.param.u64 	%rd16, [Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_6406125593991384285_kernel0_param_4];
	ld.param.u64 	%rd12, [Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_6406125593991384285_kernel0_param_5];
	ld.param.u64 	%rd17, [Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_6406125593991384285_kernel0_param_7];
	cvta.to.global.u64 	%rd1, %rd15;
	cvta.to.global.u64 	%rd2, %rd17;
	cvta.to.global.u64 	%rd3, %rd14;
	cvta.to.global.u64 	%rd4, %rd13;
	cvta.to.global.u64 	%rd5, %rd16;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r42, %r1, 127;
	setp.ne.s32	%p2, %r42, 0;
	@%p2 bra 	BB0_2;

	shr.s32 	%r43, %r1, 31;
	shr.u32 	%r44, %r43, 25;
	add.s32 	%r45, %r1, %r44;
	shr.s32 	%r46, %r45, 7;
	shl.b32 	%r47, %r46, 2;
	mov.u32 	%r48, _ZZ74Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_6406125593991384285_kernel0E56T_multiply_T_subtract_input_0_input_1_input_3_red_shared;
	add.s32 	%r49, %r48, %r47;
	mov.u32 	%r50, 0;
	st.shared.u32 	[%r49], %r50;

BB0_2:
	bar.sync 	0;
	mov.u32 	%r2, %ctaid.x;
	mad.lo.s32 	%r51, %r2, -12, 322;
	mov.u32 	%r52, 11;
	min.s32 	%r3, %r52, %r51;
	mov.f32 	%f233, 0f00000000;
	setp.lt.s32	%p3, %r3, 0;
	@%p3 bra 	BB0_34;

	shr.s32 	%r57, %r1, 31;
	shr.u32 	%r58, %r57, 25;
	add.s32 	%r59, %r1, %r58;
	shr.s32 	%r60, %r59, 7;
	mul.lo.s32 	%r4, %r2, 1536;
	and.b32  	%r61, %r59, -128;
	sub.s32 	%r5, %r1, %r61;
	mov.u32 	%r62, %ctaid.y;
	mul.lo.s32 	%r6, %r62, 330232;
	mul.lo.s32 	%r7, %r60, 41279;
	shl.b32 	%r63, %r62, 3;
	add.s32 	%r64, %r63, %r60;
	mul.wide.s32 	%rd18, %r64, 4;
	add.s64 	%rd6, %rd3, %rd18;
	add.s32 	%r8, %r3, 1;
	and.b32  	%r56, %r8, 3;
	mov.f32 	%f232, 0f00000000;
	mov.u32 	%r167, 0;
	setp.eq.s32	%p4, %r56, 0;
	@%p4 bra 	BB0_4;

	setp.eq.s32	%p5, %r56, 1;
	@%p5 bra 	BB0_6;
	bra.uni 	BB0_7;

BB0_6:
	mov.f32 	%f227, %f232;
	bra.uni 	BB0_16;

BB0_4:
	mov.f32 	%f233, %f232;
	bra.uni 	BB0_20;

BB0_7:
	setp.eq.s32	%p6, %r56, 2;
	@%p6 bra 	BB0_8;
	bra.uni 	BB0_9;

BB0_8:
	mov.f32 	%f223, %f232;
	bra.uni 	BB0_12;

BB0_9:
	add.s32 	%r9, %r4, %r5;
	mov.u32 	%r167, 1;
	setp.gt.s32	%p7, %r9, 41278;
	@%p7 bra 	BB0_10;

	add.s32 	%r67, %r9, %r6;
	add.s32 	%r68, %r67, %r7;
	mul.wide.s32 	%rd19, %r68, 4;
	add.s64 	%rd20, %rd4, %rd19;
	ld.global.nc.f32 	%f46, [%rd6];
	ld.global.nc.f32 	%f47, [%rd20];
	sub.f32 	%f48, %f47, %f46;
	add.s64 	%rd21, %rd1, %rd19;
	ld.global.nc.f32 	%f49, [%rd21];
	mul.f32 	%f50, %f48, %f49;
	add.f32 	%f223, %f50, 0f00000000;
	sub.f32 	%f232, %f223, %f50;
	bra.uni 	BB0_12;

BB0_10:
	mov.f32 	%f223, %f232;

BB0_12:
	shl.b32 	%r69, %r167, 7;
	add.s32 	%r70, %r4, %r69;
	add.s32 	%r11, %r70, %r5;
	setp.gt.s32	%p8, %r11, 41278;
	@%p8 bra 	BB0_13;

	add.s32 	%r71, %r11, %r6;
	add.s32 	%r72, %r71, %r7;
	mul.wide.s32 	%rd22, %r72, 4;
	add.s64 	%rd23, %rd4, %rd22;
	ld.global.nc.f32 	%f51, [%rd6];
	ld.global.nc.f32 	%f52, [%rd23];
	sub.f32 	%f53, %f52, %f51;
	add.s64 	%rd24, %rd1, %rd22;
	ld.global.nc.f32 	%f54, [%rd24];
	mul.f32 	%f55, %f53, %f54;
	sub.f32 	%f56, %f55, %f232;
	add.f32 	%f227, %f223, %f56;
	sub.f32 	%f57, %f227, %f223;
	sub.f32 	%f232, %f57, %f56;
	bra.uni 	BB0_15;

BB0_13:
	mov.f32 	%f227, %f223;

BB0_15:
	add.s32 	%r167, %r167, 1;

BB0_16:
	shl.b32 	%r73, %r167, 7;
	add.s32 	%r74, %r4, %r73;
	add.s32 	%r14, %r74, %r5;
	setp.gt.s32	%p9, %r14, 41278;
	@%p9 bra 	BB0_17;

	add.s32 	%r75, %r14, %r6;
	add.s32 	%r76, %r75, %r7;
	mul.wide.s32 	%rd25, %r76, 4;
	add.s64 	%rd26, %rd4, %rd25;
	ld.global.nc.f32 	%f58, [%rd6];
	ld.global.nc.f32 	%f59, [%rd26];
	sub.f32 	%f60, %f59, %f58;
	add.s64 	%rd27, %rd1, %rd25;
	ld.global.nc.f32 	%f61, [%rd27];
	mul.f32 	%f62, %f60, %f61;
	sub.f32 	%f63, %f62, %f232;
	add.f32 	%f233, %f227, %f63;
	sub.f32 	%f64, %f233, %f227;
	sub.f32 	%f232, %f64, %f63;
	bra.uni 	BB0_19;

BB0_17:
	mov.f32 	%f233, %f227;

BB0_19:
	add.s32 	%r167, %r167, 1;

BB0_20:
	setp.lt.u32	%p10, %r8, 4;
	@%p10 bra 	BB0_34;

BB0_21:
	shl.b32 	%r77, %r167, 7;
	add.s32 	%r78, %r4, %r77;
	add.s32 	%r18, %r78, %r5;
	add.s32 	%r79, %r18, %r6;
	add.s32 	%r80, %r79, %r7;
	mul.wide.s32 	%rd28, %r80, 4;
	add.s64 	%rd7, %rd4, %rd28;
	add.s64 	%rd8, %rd1, %rd28;
	setp.gt.s32	%p11, %r18, 41278;
	@%p11 bra 	BB0_22;

	ld.global.nc.f32 	%f65, [%rd7];
	ld.global.nc.f32 	%f66, [%rd6];
	sub.f32 	%f67, %f65, %f66;
	ld.global.nc.f32 	%f68, [%rd8];
	mul.f32 	%f69, %f67, %f68;
	sub.f32 	%f70, %f69, %f232;
	add.f32 	%f234, %f233, %f70;
	sub.f32 	%f71, %f234, %f233;
	sub.f32 	%f232, %f71, %f70;
	bra.uni 	BB0_24;

BB0_22:
	mov.f32 	%f234, %f233;

BB0_24:
	add.s32 	%r81, %r18, 128;
	setp.gt.s32	%p12, %r81, 41278;
	@%p12 bra 	BB0_25;

	ld.global.nc.f32 	%f72, [%rd6];
	ld.global.nc.f32 	%f73, [%rd7+512];
	sub.f32 	%f74, %f73, %f72;
	ld.global.nc.f32 	%f75, [%rd8+512];
	mul.f32 	%f76, %f74, %f75;
	sub.f32 	%f77, %f76, %f232;
	add.f32 	%f236, %f234, %f77;
	sub.f32 	%f78, %f236, %f234;
	sub.f32 	%f232, %f78, %f77;
	bra.uni 	BB0_27;

BB0_25:
	mov.f32 	%f236, %f234;

BB0_27:
	add.s32 	%r82, %r18, 256;
	setp.gt.s32	%p13, %r82, 41278;
	@%p13 bra 	BB0_28;

	ld.global.nc.f32 	%f79, [%rd6];
	ld.global.nc.f32 	%f80, [%rd7+1024];
	sub.f32 	%f81, %f80, %f79;
	ld.global.nc.f32 	%f82, [%rd8+1024];
	mul.f32 	%f83, %f81, %f82;
	sub.f32 	%f84, %f83, %f232;
	add.f32 	%f238, %f236, %f84;
	sub.f32 	%f85, %f238, %f236;
	sub.f32 	%f232, %f85, %f84;
	bra.uni 	BB0_30;

BB0_28:
	mov.f32 	%f238, %f236;

BB0_30:
	add.s32 	%r19, %r167, 3;
	shl.b32 	%r83, %r19, 7;
	add.s32 	%r84, %r4, %r83;
	add.s32 	%r85, %r84, %r5;
	setp.gt.s32	%p14, %r85, 41278;
	@%p14 bra 	BB0_31;

	ld.global.nc.f32 	%f86, [%rd6];
	ld.global.nc.f32 	%f87, [%rd7+1536];
	sub.f32 	%f88, %f87, %f86;
	ld.global.nc.f32 	%f89, [%rd8+1536];
	mul.f32 	%f90, %f88, %f89;
	sub.f32 	%f91, %f90, %f232;
	add.f32 	%f233, %f238, %f91;
	sub.f32 	%f92, %f233, %f238;
	sub.f32 	%f232, %f92, %f91;
	bra.uni 	BB0_33;

BB0_31:
	mov.f32 	%f233, %f238;

BB0_33:
	add.s32 	%r167, %r167, 4;
	setp.lt.s32	%p15, %r19, %r3;
	@%p15 bra 	BB0_21;

BB0_34:
	shr.s32 	%r86, %r1, 31;
	shr.u32 	%r87, %r86, 25;
	add.s32 	%r88, %r1, %r87;
	shr.s32 	%r21, %r88, 7;
	mov.u32 	%r89, %tid.y;
	mov.u32 	%r90, %ntid.x;
	mad.lo.s32 	%r91, %r89, %r90, %r1;
	and.b32  	%r22, %r91, 127;
	and.b32  	%r23, %r91, -128;
	add.s32 	%r92, %r23, %r22;
	shl.b32 	%r93, %r92, 2;
	mov.u32 	%r94, _ZZ74Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_6406125593991384285_kernel0E8red_buf0;
	add.s32 	%r24, %r94, %r93;
	st.shared.f32 	[%r24], %f233;
	bar.sync 	0;
	setp.gt.u32	%p16, %r22, 63;
	@%p16 bra 	BB0_36;

	ld.shared.f32 	%f93, [%r24];
	ld.shared.f32 	%f94, [%r24+256];
	add.f32 	%f95, %f93, %f94;
	st.shared.f32 	[%r24], %f95;

BB0_36:
	bar.sync 	0;
	setp.gt.u32	%p17, %r22, 31;
	@%p17 bra 	BB0_38;

	ld.shared.f32 	%f96, [%r24];
	ld.shared.f32 	%f97, [%r24+128];
	add.f32 	%f98, %f96, %f97;
	st.shared.f32 	[%r24], %f98;

BB0_38:
	setp.lt.u32	%p1, %r22, 32;
	bar.sync 	0;
	@!%p1 bra 	BB0_41;
	bra.uni 	BB0_39;

BB0_39:
	ld.shared.f32 	%f99, [%r24];
	mov.b32 	 %r95, %f99;
	mov.u32 	%r96, 2;
	mov.u32 	%r97, 31;
	mov.u32 	%r98, 16;
	mov.u32 	%r99, -1;
	shfl.sync.down.b32 	%r100|%p18, %r95, %r98, %r97, %r99;
	mov.b32 	 %f100, %r100;
	add.f32 	%f101, %f99, %f100;
	mov.b32 	 %r101, %f101;
	mov.u32 	%r102, 8;
	shfl.sync.down.b32 	%r103|%p19, %r101, %r102, %r97, %r99;
	mov.b32 	 %f102, %r103;
	add.f32 	%f103, %f101, %f102;
	mov.b32 	 %r104, %f103;
	mov.u32 	%r105, 4;
	shfl.sync.down.b32 	%r106|%p20, %r104, %r105, %r97, %r99;
	mov.b32 	 %f104, %r106;
	add.f32 	%f105, %f103, %f104;
	mov.b32 	 %r107, %f105;
	shfl.sync.down.b32 	%r108|%p21, %r107, %r96, %r97, %r99;
	mov.b32 	 %f106, %r108;
	add.f32 	%f107, %f105, %f106;
	mov.b32 	 %r109, %f107;
	mov.u32 	%r110, 1;
	shfl.sync.down.b32 	%r111|%p22, %r109, %r110, %r97, %r99;
	mov.b32 	 %f108, %r111;
	add.f32 	%f36, %f107, %f108;
	setp.ne.s32	%p23, %r22, 0;
	@%p23 bra 	BB0_41;

	st.shared.f32 	[%r24], %f36;

BB0_41:
	bar.sync 	0;
	setp.ne.s32	%p24, %r22, 0;
	@%p24 bra 	BB0_43;

	shl.b32 	%r112, %r21, 2;
	mov.u32 	%r113, _ZZ74Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_6406125593991384285_kernel0E56T_multiply_T_subtract_input_0_input_1_input_3_red_shared;
	add.s32 	%r114, %r113, %r112;
	shl.b32 	%r115, %r23, 2;
	add.s32 	%r117, %r94, %r115;
	ld.shared.f32 	%f109, [%r117];
	ld.shared.f32 	%f110, [%r114];
	add.f32 	%f111, %f110, %f109;
	st.shared.f32 	[%r114], %f111;

BB0_43:
	bar.sync 	0;
	mov.u32 	%r25, %ctaid.y;
	setp.gt.s32	%p25, %r1, 7;
	@%p25 bra 	BB0_45;

	shl.b32 	%r118, %r25, 3;
	shl.b32 	%r119, %r1, 2;
	mov.u32 	%r120, _ZZ74Fused_Sub_Mul_ReduceSum_Exp_Mul_Sub_Cast_split_6406125593991384285_kernel0E56T_multiply_T_subtract_input_0_input_1_input_3_red_shared;
	add.s32 	%r121, %r120, %r119;
	ld.shared.f32 	%f112, [%r121];
	add.s32 	%r122, %r118, %r1;
	cvta.to.global.u64 	%rd29, %rd12;
	mul.wide.s32 	%rd30, %r122, 4;
	add.s64 	%rd31, %rd29, %rd30;
	atom.global.add.f32 	%f113, [%rd31], %f112;

BB0_45:
	bar.sync 	0;
	mul.lo.s32 	%r27, %r25, 330232;
	mul.lo.s32 	%r123, %r2, 1529;
	mad.lo.s32 	%r28, %r21, 41279, %r123;
	shl.b32 	%r124, %r25, 3;
	add.s32 	%r125, %r124, %r21;
	mul.wide.s32 	%rd32, %r125, 4;
	add.s64 	%rd9, %rd3, %rd32;
	cvta.to.global.u64 	%rd33, %rd11;
	add.s64 	%rd10, %rd33, %rd32;
	and.b32  	%r129, %r88, -128;
	sub.s32 	%r29, %r1, %r129;
	add.s32 	%r30, %r123, %r29;
	setp.gt.s32	%p26, %r30, 41278;
	@%p26 bra 	BB0_47;

	add.s32 	%r130, %r28, %r29;
	add.s32 	%r131, %r130, %r27;
	mul.wide.s32 	%rd34, %r131, 4;
	add.s64 	%rd35, %rd5, %rd34;
	add.s64 	%rd36, %rd4, %rd34;
	ld.global.nc.f32 	%f115, [%rd9];
	ld.global.nc.f32 	%f116, [%rd36];
	sub.f32 	%f117, %f116, %f115;
	mul.f32 	%f118, %f117, 0f3FB8AA3B;
	ex2.approx.f32 	%f119, %f118;
	ld.global.nc.f32 	%f120, [%rd10];
	mul.f32 	%f121, %f119, %f120;
	ld.global.nc.f32 	%f122, [%rd35];
	sub.f32 	%f114, %f122, %f121;
	// inline asm
	{  cvt.rn.f16.f32 %rs1, %f114;}

	// inline asm
	mul.wide.s32 	%rd37, %r131, 2;
	add.s64 	%rd38, %rd2, %rd37;
	st.global.u16 	[%rd38], %rs1;

BB0_47:
	add.s32 	%r31, %r29, 128;
	setp.gt.s32	%p27, %r31, 1528;
	@%p27 bra 	BB0_50;

	add.s32 	%r132, %r30, 128;
	setp.gt.s32	%p28, %r132, 41278;
	@%p28 bra 	BB0_50;

	add.s32 	%r133, %r31, %r28;
	add.s32 	%r134, %r133, %r27;
	mul.wide.s32 	%rd39, %r134, 4;
	add.s64 	%rd40, %rd5, %rd39;
	add.s64 	%rd41, %rd4, %rd39;
	ld.global.nc.f32 	%f124, [%rd9];
	ld.global.nc.f32 	%f125, [%rd41];
	sub.f32 	%f126, %f125, %f124;
	mul.f32 	%f127, %f126, 0f3FB8AA3B;
	ex2.approx.f32 	%f128, %f127;
	ld.global.nc.f32 	%f129, [%rd10];
	mul.f32 	%f130, %f128, %f129;
	ld.global.nc.f32 	%f131, [%rd40];
	sub.f32 	%f123, %f131, %f130;
	// inline asm
	{  cvt.rn.f16.f32 %rs2, %f123;}

	// inline asm
	mul.wide.s32 	%rd42, %r134, 2;
	add.s64 	%rd43, %rd2, %rd42;
	st.global.u16 	[%rd43], %rs2;

BB0_50:
	add.s32 	%r32, %r29, 256;
	setp.gt.s32	%p29, %r32, 1528;
	@%p29 bra 	BB0_53;

	add.s32 	%r135, %r30, 256;
	setp.gt.s32	%p30, %r135, 41278;
	@%p30 bra 	BB0_53;

	add.s32 	%r136, %r32, %r28;
	add.s32 	%r137, %r136, %r27;
	mul.wide.s32 	%rd44, %r137, 4;
	add.s64 	%rd45, %rd5, %rd44;
	add.s64 	%rd46, %rd4, %rd44;
	ld.global.nc.f32 	%f133, [%rd9];
	ld.global.nc.f32 	%f134, [%rd46];
	sub.f32 	%f135, %f134, %f133;
	mul.f32 	%f136, %f135, 0f3FB8AA3B;
	ex2.approx.f32 	%f137, %f136;
	ld.global.nc.f32 	%f138, [%rd10];
	mul.f32 	%f139, %f137, %f138;
	ld.global.nc.f32 	%f140, [%rd45];
	sub.f32 	%f132, %f140, %f139;
	// inline asm
	{  cvt.rn.f16.f32 %rs3, %f132;}

	// inline asm
	mul.wide.s32 	%rd47, %r137, 2;
	add.s64 	%rd48, %rd2, %rd47;
	st.global.u16 	[%rd48], %rs3;

BB0_53:
	add.s32 	%r33, %r29, 384;
	setp.gt.s32	%p31, %r33, 1528;
	@%p31 bra 	BB0_56;

	add.s32 	%r138, %r30, 384;
	setp.gt.s32	%p32, %r138, 41278;
	@%p32 bra 	BB0_56;

	add.s32 	%r139, %r33, %r28;
	add.s32 	%r140, %r139, %r27;
	mul.wide.s32 	%rd49, %r140, 4;
	add.s64 	%rd50, %rd5, %rd49;
	add.s64 	%rd51, %rd4, %rd49;
	ld.global.nc.f32 	%f142, [%rd9];
	ld.global.nc.f32 	%f143, [%rd51];
	sub.f32 	%f144, %f143, %f142;
	mul.f32 	%f145, %f144, 0f3FB8AA3B;
	ex2.approx.f32 	%f146, %f145;
	ld.global.nc.f32 	%f147, [%rd10];
	mul.f32 	%f148, %f146, %f147;
	ld.global.nc.f32 	%f149, [%rd50];
	sub.f32 	%f141, %f149, %f148;
	// inline asm
	{  cvt.rn.f16.f32 %rs4, %f141;}

	// inline asm
	mul.wide.s32 	%rd52, %r140, 2;
	add.s64 	%rd53, %rd2, %rd52;
	st.global.u16 	[%rd53], %rs4;

BB0_56:
	add.s32 	%r34, %r29, 512;
	setp.gt.s32	%p33, %r34, 1528;
	@%p33 bra 	BB0_59;

	add.s32 	%r141, %r30, 512;
	setp.gt.s32	%p34, %r141, 41278;
	@%p34 bra 	BB0_59;

	add.s32 	%r142, %r34, %r28;
	add.s32 	%r143, %r142, %r27;
	mul.wide.s32 	%rd54, %r143, 4;
	add.s64 	%rd55, %rd5, %rd54;
	add.s64 	%rd56, %rd4, %rd54;
	ld.global.nc.f32 	%f151, [%rd9];
	ld.global.nc.f32 	%f152, [%rd56];
	sub.f32 	%f153, %f152, %f151;
	mul.f32 	%f154, %f153, 0f3FB8AA3B;
	ex2.approx.f32 	%f155, %f154;
	ld.global.nc.f32 	%f156, [%rd10];
	mul.f32 	%f157, %f155, %f156;
	ld.global.nc.f32 	%f158, [%rd55];
	sub.f32 	%f150, %f158, %f157;
	// inline asm
	{  cvt.rn.f16.f32 %rs5, %f150;}

	// inline asm
	mul.wide.s32 	%rd57, %r143, 2;
	add.s64 	%rd58, %rd2, %rd57;
	st.global.u16 	[%rd58], %rs5;

BB0_59:
	add.s32 	%r35, %r29, 640;
	setp.gt.s32	%p35, %r35, 1528;
	@%p35 bra 	BB0_62;

	add.s32 	%r144, %r30, 640;
	setp.gt.s32	%p36, %r144, 41278;
	@%p36 bra 	BB0_62;

	add.s32 	%r145, %r35, %r28;
	add.s32 	%r146, %r145, %r27;
	mul.wide.s32 	%rd59, %r146, 4;
	add.s64 	%rd60, %rd5, %rd59;
	add.s64 	%rd61, %rd4, %rd59;
	ld.global.nc.f32 	%f160, [%rd9];
	ld.global.nc.f32 	%f161, [%rd61];
	sub.f32 	%f162, %f161, %f160;
	mul.f32 	%f163, %f162, 0f3FB8AA3B;
	ex2.approx.f32 	%f164, %f163;
	ld.global.nc.f32 	%f165, [%rd10];
	mul.f32 	%f166, %f164, %f165;
	ld.global.nc.f32 	%f167, [%rd60];
	sub.f32 	%f159, %f167, %f166;
	// inline asm
	{  cvt.rn.f16.f32 %rs6, %f159;}

	// inline asm
	mul.wide.s32 	%rd62, %r146, 2;
	add.s64 	%rd63, %rd2, %rd62;
	st.global.u16 	[%rd63], %rs6;

BB0_62:
	add.s32 	%r36, %r29, 768;
	setp.gt.s32	%p37, %r36, 1528;
	@%p37 bra 	BB0_65;

	add.s32 	%r147, %r30, 768;
	setp.gt.s32	%p38, %r147, 41278;
	@%p38 bra 	BB0_65;

	add.s32 	%r148, %r36, %r28;
	add.s32 	%r149, %r148, %r27;
	mul.wide.s32 	%rd64, %r149, 4;
	add.s64 	%rd65, %rd5, %rd64;
	add.s64 	%rd66, %rd4, %rd64;
	ld.global.nc.f32 	%f169, [%rd9];
	ld.global.nc.f32 	%f170, [%rd66];
	sub.f32 	%f171, %f170, %f169;
	mul.f32 	%f172, %f171, 0f3FB8AA3B;
	ex2.approx.f32 	%f173, %f172;
	ld.global.nc.f32 	%f174, [%rd10];
	mul.f32 	%f175, %f173, %f174;
	ld.global.nc.f32 	%f176, [%rd65];
	sub.f32 	%f168, %f176, %f175;
	// inline asm
	{  cvt.rn.f16.f32 %rs7, %f168;}

	// inline asm
	mul.wide.s32 	%rd67, %r149, 2;
	add.s64 	%rd68, %rd2, %rd67;
	st.global.u16 	[%rd68], %rs7;

BB0_65:
	add.s32 	%r37, %r29, 896;
	setp.gt.s32	%p39, %r37, 1528;
	@%p39 bra 	BB0_68;

	add.s32 	%r150, %r30, 896;
	setp.gt.s32	%p40, %r150, 41278;
	@%p40 bra 	BB0_68;

	add.s32 	%r151, %r37, %r28;
	add.s32 	%r152, %r151, %r27;
	mul.wide.s32 	%rd69, %r152, 4;
	add.s64 	%rd70, %rd5, %rd69;
	add.s64 	%rd71, %rd4, %rd69;
	ld.global.nc.f32 	%f178, [%rd9];
	ld.global.nc.f32 	%f179, [%rd71];
	sub.f32 	%f180, %f179, %f178;
	mul.f32 	%f181, %f180, 0f3FB8AA3B;
	ex2.approx.f32 	%f182, %f181;
	ld.global.nc.f32 	%f183, [%rd10];
	mul.f32 	%f184, %f182, %f183;
	ld.global.nc.f32 	%f185, [%rd70];
	sub.f32 	%f177, %f185, %f184;
	// inline asm
	{  cvt.rn.f16.f32 %rs8, %f177;}

	// inline asm
	mul.wide.s32 	%rd72, %r152, 2;
	add.s64 	%rd73, %rd2, %rd72;
	st.global.u16 	[%rd73], %rs8;

BB0_68:
	add.s32 	%r38, %r29, 1024;
	setp.gt.s32	%p41, %r38, 1528;
	@%p41 bra 	BB0_71;

	add.s32 	%r153, %r30, 1024;
	setp.gt.s32	%p42, %r153, 41278;
	@%p42 bra 	BB0_71;

	add.s32 	%r154, %r38, %r28;
	add.s32 	%r155, %r154, %r27;
	mul.wide.s32 	%rd74, %r155, 4;
	add.s64 	%rd75, %rd5, %rd74;
	add.s64 	%rd76, %rd4, %rd74;
	ld.global.nc.f32 	%f187, [%rd9];
	ld.global.nc.f32 	%f188, [%rd76];
	sub.f32 	%f189, %f188, %f187;
	mul.f32 	%f190, %f189, 0f3FB8AA3B;
	ex2.approx.f32 	%f191, %f190;
	ld.global.nc.f32 	%f192, [%rd10];
	mul.f32 	%f193, %f191, %f192;
	ld.global.nc.f32 	%f194, [%rd75];
	sub.f32 	%f186, %f194, %f193;
	// inline asm
	{  cvt.rn.f16.f32 %rs9, %f186;}

	// inline asm
	mul.wide.s32 	%rd77, %r155, 2;
	add.s64 	%rd78, %rd2, %rd77;
	st.global.u16 	[%rd78], %rs9;

BB0_71:
	add.s32 	%r39, %r29, 1152;
	setp.gt.s32	%p43, %r39, 1528;
	@%p43 bra 	BB0_74;

	add.s32 	%r156, %r30, 1152;
	setp.gt.s32	%p44, %r156, 41278;
	@%p44 bra 	BB0_74;

	add.s32 	%r157, %r39, %r28;
	add.s32 	%r158, %r157, %r27;
	mul.wide.s32 	%rd79, %r158, 4;
	add.s64 	%rd80, %rd5, %rd79;
	add.s64 	%rd81, %rd4, %rd79;
	ld.global.nc.f32 	%f196, [%rd9];
	ld.global.nc.f32 	%f197, [%rd81];
	sub.f32 	%f198, %f197, %f196;
	mul.f32 	%f199, %f198, 0f3FB8AA3B;
	ex2.approx.f32 	%f200, %f199;
	ld.global.nc.f32 	%f201, [%rd10];
	mul.f32 	%f202, %f200, %f201;
	ld.global.nc.f32 	%f203, [%rd80];
	sub.f32 	%f195, %f203, %f202;
	// inline asm
	{  cvt.rn.f16.f32 %rs10, %f195;}

	// inline asm
	mul.wide.s32 	%rd82, %r158, 2;
	add.s64 	%rd83, %rd2, %rd82;
	st.global.u16 	[%rd83], %rs10;

BB0_74:
	add.s32 	%r40, %r29, 1280;
	setp.gt.s32	%p45, %r40, 1528;
	@%p45 bra 	BB0_77;

	add.s32 	%r159, %r30, 1280;
	setp.gt.s32	%p46, %r159, 41278;
	@%p46 bra 	BB0_77;

	add.s32 	%r160, %r40, %r28;
	add.s32 	%r161, %r160, %r27;
	mul.wide.s32 	%rd84, %r161, 4;
	add.s64 	%rd85, %rd5, %rd84;
	add.s64 	%rd86, %rd4, %rd84;
	ld.global.nc.f32 	%f205, [%rd9];
	ld.global.nc.f32 	%f206, [%rd86];
	sub.f32 	%f207, %f206, %f205;
	mul.f32 	%f208, %f207, 0f3FB8AA3B;
	ex2.approx.f32 	%f209, %f208;
	ld.global.nc.f32 	%f210, [%rd10];
	mul.f32 	%f211, %f209, %f210;
	ld.global.nc.f32 	%f212, [%rd85];
	sub.f32 	%f204, %f212, %f211;
	// inline asm
	{  cvt.rn.f16.f32 %rs11, %f204;}

	// inline asm
	mul.wide.s32 	%rd87, %r161, 2;
	add.s64 	%rd88, %rd2, %rd87;
	st.global.u16 	[%rd88], %rs11;

BB0_77:
	add.s32 	%r41, %r29, 1408;
	setp.gt.s32	%p47, %r41, 1528;
	@%p47 bra 	BB0_80;

	add.s32 	%r162, %r30, 1408;
	setp.gt.s32	%p48, %r162, 41278;
	@%p48 bra 	BB0_80;

	add.s32 	%r163, %r41, %r28;
	add.s32 	%r164, %r163, %r27;
	mul.wide.s32 	%rd89, %r164, 4;
	add.s64 	%rd90, %rd5, %rd89;
	add.s64 	%rd91, %rd4, %rd89;
	ld.global.nc.f32 	%f214, [%rd9];
	ld.global.nc.f32 	%f215, [%rd91];
	sub.f32 	%f216, %f215, %f214;
	mul.f32 	%f217, %f216, 0f3FB8AA3B;
	ex2.approx.f32 	%f218, %f217;
	ld.global.nc.f32 	%f219, [%rd10];
	mul.f32 	%f220, %f218, %f219;
	ld.global.nc.f32 	%f221, [%rd90];
	sub.f32 	%f213, %f221, %f220;
	// inline asm
	{  cvt.rn.f16.f32 %rs12, %f213;}

	// inline asm
	mul.wide.s32 	%rd92, %r164, 2;
	add.s64 	%rd93, %rd2, %rd92;
	st.global.u16 	[%rd93], %rs12;

BB0_80:
	ret;
}


