// Seed: 1678017459
`define pp_3 0
`define pp_4 0
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  input id_1;
  assign id_2 = 1;
  assign id_2 = id_1;
  logic id_3;
  assign id_3 = 1;
  type_7(
      id_1, id_4
  ); type_8(
      id_3, id_3
  );
  logic id_5;
  assign id_3 = 1;
endmodule
`timescale 1ps / 1ps
