NET "clk_50mhz" LOC = "C9" | IOSTANDARD = LVCMOS33;
NET "clk_50mhz" PERIOD = 20.0ns HIGH 40%;


# Push Button Switches (Active High when pressed)
# All buttons require internal PULLDOWN resistors
NET "btn_north" LOC = "V4" | IOSTANDARD = LVTTL | PULLDOWN;  # Write command
NET "btn_south" LOC = "K17" | IOSTANDARD = LVTTL | PULLDOWN; # Read command
NET "btn_east" LOC = "H13" | IOSTANDARD = LVTTL | PULLDOWN;  # Increment address
NET "btn_west" LOC = "D18" | IOSTANDARD = LVTTL | PULLDOWN;  # Reset

# Slide Switches (UP=High, DOWN=Low)
# Used for 4-bit data input
NET "sw<0>" LOC = "L13" | IOSTANDARD = LVTTL | PULLUP;
NET "sw<1>" LOC = "L14" | IOSTANDARD = LVTTL | PULLUP;
NET "sw<2>" LOC = "H18" | IOSTANDARD = LVTTL | PULLUP;
NET "sw<3>" LOC = "N17" | IOSTANDARD = LVTTL | PULLUP;

# Discrete LEDs (Active High)
# Used to display 8-bit data output
NET "led<0>" LOC = "F12" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8;
NET "led<1>" LOC = "E12" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8;
NET "led<2>" LOC = "E11" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8;
NET "led<3>" LOC = "F11" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8;
NET "led<4>" LOC = "C11" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8;
NET "led<5>" LOC = "D11" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8;
NET "led<6>" LOC = "E9" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8;
NET "led<7>" LOC = "F9" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8;

# Character LCD Display (4-bit interface)
# Shared with StrataFlash data lines SF_D<11:8>
NET "lcd_e" LOC = "M18" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;
NET "lcd_rs" LOC = "L18" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;
NET "lcd_rw" LOC = "L17" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;
NET "lcd_data<0>" LOC = "R15" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;
NET "lcd_data<1>" LOC = "R16" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;
NET "lcd_data<2>" LOC = "P17" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;
NET "lcd_data<3>" LOC = "M15" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;

# DDR SDRAM - Micron MT46V32M16 (512 Mbit = 64 MB)
# All DDR signals use SSTL2_I standard (2.5V)
# Bank 3 is dedicated to DDR SDRAM
# DDR System Control Signals
NET "ddr_clk" LOC = "J5" | IOSTANDARD = SSTL2_I;
NET "ddr_clk_n" LOC = "J4" | IOSTANDARD = SSTL2_I;
NET "ddr_cke" LOC = "K3" | IOSTANDARD = SSTL2_I;
NET "ddr_cs_n" LOC = "K4" | IOSTANDARD = SSTL2_I;

# DDR Command Signals
NET "ddr_ras_n" LOC = "C1" | IOSTANDARD = SSTL2_I;
NET "ddr_cas_n" LOC = "C2" | IOSTANDARD = SSTL2_I;
NET "ddr_we_n" LOC = "D1" | IOSTANDARD = SSTL2_I;

# DDR Bank Address
NET "ddr_ba<0>" LOC = "D2" | IOSTANDARD = SSTL2_I;
NET "ddr_ba<1>" LOC = "E1" | IOSTANDARD = SSTL2_I;

# DDR Row Address (13 bits: A12-A0)
NET "ddr_addr<0>" LOC = "T1" | IOSTANDARD = SSTL2_I;
NET "ddr_addr<1>" LOC = "R3" | IOSTANDARD = SSTL2_I;
NET "ddr_addr<2>" LOC = "R2" | IOSTANDARD = SSTL2_I;
NET "ddr_addr<3>" LOC = "P1" | IOSTANDARD = SSTL2_I;
NET "ddr_addr<4>" LOC = "F4" | IOSTANDARD = SSTL2_I;
NET "ddr_addr<5>" LOC = "H4" | IOSTANDARD = SSTL2_I;
NET "ddr_addr<6>" LOC = "H3" | IOSTANDARD = SSTL2_I;
NET "ddr_addr<7>" LOC = "H1" | IOSTANDARD = SSTL2_I;
NET "ddr_addr<8>" LOC = "H2" | IOSTANDARD = SSTL2_I;
NET "ddr_addr<9>" LOC = "N4" | IOSTANDARD = SSTL2_I;
NET "ddr_addr<10>" LOC = "T2" | IOSTANDARD = SSTL2_I;
NET "ddr_addr<11>" LOC = "N5" | IOSTANDARD = SSTL2_I;
NET "ddr_addr<12>" LOC = "P2" | IOSTANDARD = SSTL2_I;

# DDR Data (16 bits: DQ15-DQ0)
NET "ddr_dq<0>" LOC = "L2" | IOSTANDARD = SSTL2_I;
NET "ddr_dq<1>" LOC = "L1" | IOSTANDARD = SSTL2_I;
NET "ddr_dq<2>" LOC = "L3" | IOSTANDARD = SSTL2_I;
NET "ddr_dq<3>" LOC = "L4" | IOSTANDARD = SSTL2_I;
NET "ddr_dq<4>" LOC = "M3" | IOSTANDARD = SSTL2_I;
NET "ddr_dq<5>" LOC = "M4" | IOSTANDARD = SSTL2_I;
NET "ddr_dq<6>" LOC = "M5" | IOSTANDARD = SSTL2_I;
NET "ddr_dq<7>" LOC = "M6" | IOSTANDARD = SSTL2_I;
NET "ddr_dq<8>" LOC = "E2" | IOSTANDARD = SSTL2_I;
NET "ddr_dq<9>" LOC = "E3" | IOSTANDARD = SSTL2_I;
NET "ddr_dq<10>" LOC = "F3" | IOSTANDARD = SSTL2_I;
NET "ddr_dq<11>" LOC = "G3" | IOSTANDARD = SSTL2_I;
NET "ddr_dq<12>" LOC = "G1" | IOSTANDARD = SSTL2_I;
NET "ddr_dq<13>" LOC = "G2" | IOSTANDARD = SSTL2_I;
NET "ddr_dq<14>" LOC = "J1" | IOSTANDARD = SSTL2_I;
NET "ddr_dq<15>" LOC = "J2" | IOSTANDARD = SSTL2_I;

# DDR Data Strobes (DQS)
NET "ddr_dqs<0>" LOC = "L6" | IOSTANDARD = SSTL2_I;  # LDQS (Lower byte strobe)
NET "ddr_dqs<1>" LOC = "G6" | IOSTANDARD = SSTL2_I;  # UDQS (Upper byte strobe)

# DDR Data Mask
NET "ddr_dm<0>" LOC = "K5" | IOSTANDARD = SSTL2_I;   # LDM (Lower data mask)
NET "ddr_dm<1>" LOC = "K6" | IOSTANDARD = SSTL2_I;   # UDM (Upper data mask)

# Additional DDR control signals (for compatibility)
NET "ddr_udqs" LOC = "G6" | IOSTANDARD = SSTL2_I;    # Upper DQS
NET "ddr_ldqs" LOC = "L6" | IOSTANDARD = SSTL2_I;    # Lower DQS


