DESIGN TIME PRECISION: 10e0
PACKAGES:
SCOPES:
cpu module <cpu> instance 4 children, 0 classes
    timescale = 10e0 / 10e0
    parameter <no_type> AB16 = 2'd0;
    parameter <no_type> AB24 = 2'd1;
    parameter <no_type> AB32 = 2'd2;
    parameter <no_type> AB48 = 2'd3;
    parameter <no_type> ABS0 = 6'd6;
    parameter <no_type> ABS1 = 6'd7;
    parameter <no_type> ABSW = 6'd35;
    parameter <no_type> ABW0 = 6'd28;
    parameter <no_type> ABW1 = 6'd29;
    parameter <no_type> ABWW = 6'd36;
    parameter <no_type> AB_ABSX = 10'd658;
    parameter <no_type> AB_BACK = 10'd812;
    parameter <no_type> AB_FWRD = 10'd556;
    parameter <no_type> AB_HOLD = 10'd536;
    parameter <no_type> AB_IRQV = 10'd352;
    parameter <no_type> AB_JMP0 = 10'd562;
    parameter <no_type> AB_JMP1 = 10'd561;
    parameter <no_type> AB_NEXT = 10'd537;
    parameter <no_type> AB_NMIV = 10'd320;
    parameter <no_type> AB_OPER = 10'd40;
    parameter <no_type> AB_PULL = 10'd257;
    parameter <no_type> AB_PUSH = 10'd256;
    parameter <no_type> AB_THRD = 11'd8;
    parameter <no_type> AB_ZPGX = 10'd134;
    parameter <no_type> ALU_ADC = 9'd6;
    parameter <no_type> ALU_AND = 9'd80;
    parameter <no_type> ALU_ASLA = 9'd256;
    parameter <no_type> ALU_ASLM = 9'd272;
    parameter <no_type> ALU_CMP = 9'd13;
    parameter <no_type> ALU_DECA = 9'd8;
    parameter <no_type> ALU_DECM = 9'd24;
    parameter <no_type> ALU_EOR = 9'd96;
    parameter <no_type> ALU_INCA = 9'd1;
    parameter <no_type> ALU_INCM = 9'd17;
    parameter <no_type> ALU_LDA = 9'd16;
    parameter <no_type> ALU_LSRA = 9'd384;
    parameter <no_type> ALU_LSRM = 9'd400;
    parameter <no_type> ALU_ORA = 9'd64;
    parameter <no_type> ALU_PLA = 9'b01xxxxxxx;
    parameter <no_type> ALU_REG = 9'd0;
    parameter <no_type> ALU_ROLA = 9'd259;
    parameter <no_type> ALU_ROLM = 9'd275;
    parameter <no_type> ALU_RORA = 9'd387;
    parameter <no_type> ALU_RORM = 9'd403;
    parameter <no_type> ALU_SBC = 9'd14;
    parameter <no_type> ALU_TSX = 9'd112;
    parameter <no_type> ALU_____ = 9'bxxxxxxxxx;
    parameter <no_type> BRA0 = 6'd8;
    parameter <no_type> BRK0 = 6'd20;
    parameter <no_type> BRK1 = 6'd21;
    parameter <no_type> BRK2 = 6'd22;
    parameter <no_type> BRK3 = 6'd23;
    parameter <no_type> BRK4 = 6'd32;
    parameter <no_type> DATA = 6'd5;
    parameter <no_type> DO_ALU = 3'd0;
    parameter <no_type> DO_PC3 = 3'd4;
    parameter <no_type> DO_PCH = 3'd2;
    parameter <no_type> DO_PCL = 3'd1;
    parameter <no_type> DO_PHP = 3'd3;
    parameter <no_type> DO____ = 3'bxxx;
    parameter <no_type> DR_DI = 1'd1;
    parameter <no_type> DR___ = 1'd0;
    parameter <no_type> DST_A = 2'd3;
    parameter <no_type> DST_X = 2'd1;
    parameter <no_type> DST_Y = 2'd2;
    parameter <no_type> DST__ = 2'bxx;
    parameter <no_type> FLAG_ADD = 2'd1;
    parameter <no_type> FLAG_BIT = 2'd3;
    parameter <no_type> FLAG_CMP = 2'd2;
    parameter <no_type> FLAG____ = 2'd0;
    parameter <no_type> IDX0 = 6'd17;
    parameter <no_type> IDX1 = 6'd18;
    parameter <no_type> IDX2 = 6'd19;
    parameter <no_type> IDX_XY = 2'd3;
    parameter <no_type> IDX_X_ = 2'd1;
    parameter <no_type> IDX__Y = 2'd2;
    parameter <no_type> IDX___ = 2'd0;
    parameter <no_type> IMM0 = 6'd1;
    parameter <no_type> IND0 = 6'd25;
    parameter <no_type> IND1 = 6'd26;
    parameter <no_type> INDW = 6'd34;
    parameter <no_type> IX = <SEL_X=2'd1, wid=2>;
    parameter <no_type> IY = <SEL_Y=2'd2, wid=2>;
    parameter <no_type> IZ = <SEL_Z=2'd0, wid=2>;
    parameter <no_type> JMP0 = 6'd15;
    parameter <no_type> JMP1 = 6'd16;
    parameter <no_type> JMPW = 6'd33;
    parameter <no_type> JSR0 = 6'd9;
    parameter <no_type> JSR1 = 6'd10;
    parameter <no_type> JSR2 = 6'd11;
    parameter <no_type> JSR3 = 6'd40;
    parameter <no_type> JSR4 = 6'd41;
    parameter <no_type> JSRH = 6'd38;
    parameter <no_type> JSRL = 6'd39;
    parameter <no_type> JSRW = 6'd37;
    parameter <no_type> LDA = 2'd1;
    parameter <no_type> NOP = 2'd0;
    parameter <no_type> NUM_THREADS = 32'sd8;
    parameter <no_type> PHA0 = 6'd2;
    parameter <no_type> PLA0 = 6'd3;
    parameter <no_type> R08 = 2'd0;
    parameter <no_type> R16 = 2'd1;
    parameter <no_type> R24 = 2'd2;
    parameter <no_type> R32 = 2'd3;
    parameter <no_type> RMW = 2'd3;
    parameter <no_type> RMW0 = 6'd30;
    parameter <no_type> RMW1 = 6'd31;
    parameter <no_type> RTI0 = 6'd24;
    parameter <no_type> RTS0 = 6'd12;
    parameter <no_type> RTS1 = 6'd13;
    parameter <no_type> RTS2 = 6'd14;
    parameter <no_type> RTSW = 6'd42;
    parameter <no_type> SEL_A = 2'd3;
    parameter <no_type> SEL_X = 2'd1;
    parameter <no_type> SEL_Y = 2'd2;
    parameter <no_type> SEL_Z = 2'd0;
    parameter <no_type> SRC_A = 2'd3;
    parameter <no_type> SRC_X = 2'd1;
    parameter <no_type> SRC_Y = 2'd2;
    parameter <no_type> SRC_Z = 2'd0;
    parameter <no_type> SRC__ = 2'bxx;
    parameter <no_type> STA = 2'd2;
    parameter <no_type> SYNC = 6'd0;
    parameter <no_type> S_DEC = 2'd2;
    parameter <no_type> S_INC = 2'd1;
    parameter <no_type> S____ = 2'd0;
    parameter <no_type> THP0 = 6'd47;
    parameter <no_type> THP1 = 6'd46;
    parameter <no_type> THP2 = 6'd45;
    parameter <no_type> THR0 = 6'd44;
    parameter <no_type> THRD = 6'd43;
    parameter <no_type> WE_1_ = 2'd1;
    parameter <no_type> WE_ST = 2'd2;
    parameter <no_type> WE___ = 2'd0;
    parameter <no_type> ZPG0 = 6'd4;
    parameter <no_type> ZPW0 = 6'd27;
    enum sets {
    }
    enum names {
    }
    event _ivl_126; nprobe=1 scope=cpu // cpu.v:506
    event _ivl_122; nprobe=1 scope=cpu // cpu.v:411
    event _ivl_118; nprobe=1 scope=cpu // cpu.v:315
    event _ivl_100; nprobe=1 scope=cpu // cpu.v:200
    wire: AB unpacked dims=0 pin_count=1 output netvector_t:logic unsigned[23:0] (eref=1, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=24 pin_count=1
        [0]: 0x600001001860 cpu.AB
    reg: ABWDTH unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=56, lref=2) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001002260 cpu.ABWDTH
    wire: B unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=1, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001000580 cpu.B
    reg: C unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=3, lref=6) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001002080 cpu.C
    reg: D unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=1, lref=5) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001000520 cpu.D
    reg: D3 unpacked dims=0 pin_count=1 netvector_t:logic unsigned[7:0] (eref=1, lref=1) scope=cpu #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x600001002380 cpu.D3
    wire: DI unpacked dims=0 pin_count=1 input netvector_t:logic unsigned[7:0] (eref=20, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x600001002320 cpu.DI
    reg: DIHOLD unpacked dims=0 pin_count=1 netvector_t:logic unsigned[8:0] (eref=2, lref=6) scope=cpu #(0x0,0x0,0x0) vector_width=9 pin_count=1
        [0]: 0x6000010024a0 cpu.DIHOLD
    reg: DO unpacked dims=0 pin_count=1 output netvector_t:logic unsigned[7:0] (eref=0, lref=5) scope=cpu #(0x0,0x0,0x0) vector_width=8 pin_count=1 pins_are_virtual
    reg: DR unpacked dims=0 pin_count=1 netvector_t:logic unsigned[7:0] (eref=4, lref=1) scope=cpu #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x600001002360 cpu.DR
    reg: I unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=1, lref=6) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001000500 cpu.I
    wire: IR unpacked dims=0 pin_count=1 netvector_t:logic unsigned[7:0] (eref=26, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x600001002500 cpu.IR
    wire: IRQ unpacked dims=0 pin_count=1 input netvector_t:logic unsigned (eref=0, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
    reg: N unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=3, lref=5) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001000540 cpu.N
    wire: NMI unpacked dims=0 pin_count=1 input netvector_t:logic unsigned (eref=0, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
    wire: P unpacked dims=0 pin_count=1 netvector_t:logic unsigned[7:0] (eref=2, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x6000010004a0 cpu.P
    reg: PC[7:0] unpacked dims=1 pin_count=8 netvector_t:logic unsigned[23:0] (eref=4, lref=7) scope=cpu #(0x0,0x0,0x0) vector_width=24 pin_count=8
        [0]: 0x600001002700 cpu.PC<0>
        [1]: 0x600001002720 cpu.PC<1>
        [2]: 0x600001002760 cpu.PC<2>
        [3]: 0x600001002780 cpu.PC<3>
        [4]: 0x600001002740 cpu.PC<4>
        [5]: 0x6000010027a0 cpu.PC<5>
        [6]: 0x6000010027c0 cpu.PC<6>
        [7]: 0x6000010027e0 cpu.PC<7>
    reg: PF[7:0] unpacked dims=1 pin_count=8 netvector_t:logic unsigned[7:0] (eref=6, lref=2) scope=cpu #(0x0,0x0,0x0) vector_width=8 pin_count=8 pins_are_virtual
    reg: PREFIX unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=1, lref=2) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001003d60 cpu.PREFIX
    wire: R unpacked dims=0 pin_count=1 netvector_t:logic unsigned[7:0] (eref=0, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x600001002000 cpu.regfile.src
    wire: RDY unpacked dims=0 pin_count=1 input netvector_t:logic unsigned (eref=0, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
    wire: RST unpacked dims=0 pin_count=1 input netvector_t:logic unsigned (eref=1, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001b40 cpu.RST
    wire: S unpacked dims=0 pin_count=1 netvector_t:logic unsigned[7:0] (eref=0, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x6000010022a0 cpu.S
    reg: T unpacked dims=0 pin_count=1 netvector_t:logic unsigned[2:0] (eref=28, lref=3) scope=cpu #(0x0,0x0,0x0) vector_width=3 pin_count=1
        [0]: 0x600001002280 cpu.regfile.reg_thr
    reg: V unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=3, lref=6) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001000560 cpu.V
    wire: WE unpacked dims=0 pin_count=1 output netvector_t:logic unsigned (eref=0, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001660 cpu.WE
    wire: XY unpacked dims=0 pin_count=1 netvector_t:logic unsigned[7:0] (eref=0, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x6000010023e0 cpu.regfile.idx
    reg: Z unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=3, lref=4) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x6000010004e0 cpu.Z
    wire: _ivl_11 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[0:0] (eref=0, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001180 cpu._ivl_11
    wire: _ivl_13 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[0:0] (eref=0, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x6000010011c0 cpu._ivl_13
    wire /*implicit*/: _ivl_16 unpacked dims=0 pin_count=1 (local) netvector_t:bool unsigned[1:0] (eref=0, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=2 pin_count=1
        [0]: 0x600001001140 cpu._ivl_16
    wire /*implicit*/: _ivl_2 unpacked dims=0 pin_count=1 (local) netvector_t:bool unsigned[0:0] (eref=0, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001000480 cpu._ivl_2
    wire /*implicit*/: _ivl_20 unpacked dims=0 pin_count=1 (local) netvector_t:bool unsigned[1:0] (eref=0, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=2 pin_count=1
        [0]: 0x600001001220 cpu._ivl_20
    wire /*implicit*/: _ivl_24 unpacked dims=0 pin_count=1 (local) netvector_t:bool unsigned[1:0] (eref=0, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=2 pin_count=1
        [0]: 0x600001001260 cpu._ivl_24
    wire /*implicit*/: _ivl_48 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[7:0] (eref=0, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x600001001560 cpu._ivl_48
    wire /*implicit*/: _ivl_50 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[4:0] (eref=0, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=5 pin_count=1
        [0]: 0x600001001520 cpu._ivl_50
    wire /*implicit*/: _ivl_53 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[1:0] (eref=0, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=2 pin_count=1
        [0]: 0x6000010013c0 cpu._ivl_53
    wire /*implicit*/: _ivl_56 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[0:0] (eref=0, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001b80 cpu._ivl_56
    wire /*implicit*/: _ivl_58 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[0:0] (eref=0, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001c20 cpu._ivl_58
    wire /*implicit*/: _ivl_6 unpacked dims=0 pin_count=1 (local) netvector_t:bool unsigned[5:0] (eref=0, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=6 pin_count=1
        [0]: 0x6000010010e0 cpu._ivl_6
    wire: _ivl_67 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[1:0] (eref=0, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=2 pin_count=1
        [0]: 0x600001001540 cpu._ivl_67
    wire: _ivl_69 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[1:0] (eref=0, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=2 pin_count=1
        [0]: 0x600001001ca0 cpu._ivl_69
    wire /*implicit*/: _ivl_74 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[4:0] (eref=0, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=5 pin_count=1
        [0]: 0x600001002020 cpu._ivl_74
    wire /*implicit*/: _ivl_77 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[1:0] (eref=0, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=2 pin_count=1
        [0]: 0x600001001b20 cpu._ivl_77
    wire: _ivl_79 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[0:0] (eref=0, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001002100 cpu._ivl_79
    wire: _ivl_81 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[0:0] (eref=0, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001002060 cpu._ivl_81
    wire /*implicit*/: _ivl_82 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[0:0] (eref=0, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001002400 cpu._ivl_82
    wire: _ivl_87 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[0:0] (eref=0, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x6000010024e0 cpu._ivl_87
    wire: _ivl_89 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[7:0] (eref=0, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x6000010013a0 cpu._ivl_89
    wire: ab_op unpacked dims=0 pin_count=1 netvector_t:logic unsigned[9:0] (eref=1, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=10 pin_count=1
        [0]: 0x600001001c80 cpu.ab_op
    wire: adc_sbc unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=2, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001200 cpu.adc_sbc
    wire: alu_C unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=1, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001ee0 cpu.alu_C
    wire: alu_N unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=1, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001e00 cpu.alu_N
    wire: alu_V unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=1, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001f00 cpu.alu_V
    wire: alu_Z unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=1, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001de0 cpu.alu_Z
    wire: alu_op unpacked dims=0 pin_count=1 netvector_t:logic unsigned[8:0] (eref=1, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=9 pin_count=1
        [0]: 0x600001001d20 cpu.alu_op
    wire: alu_out unpacked dims=0 pin_count=1 netvector_t:logic unsigned[7:0] (eref=2, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x600001001dc0 cpu.regfile.dst
    wire: bit_isn unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=3, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001280 cpu.bit_isn
    reg: bus_op unpacked dims=0 pin_count=1 netvector_t:logic unsigned[19:0] (eref=6, lref=52) scope=cpu #(0x0,0x0,0x0) vector_width=20 pin_count=1
        [0]: 0x600001001340 cpu.bus_op
    reg: clc unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=1, lref=1) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1 pins_are_virtual
    reg: cld unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=1, lref=1) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1 pins_are_virtual
    reg: cli unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=1, lref=1) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1 pins_are_virtual
    wire: clk unpacked dims=0 pin_count=1 input netvector_t:logic unsigned (eref=0, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x6000010020e0 cpu.clk
    reg: clv unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=1, lref=1) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1 pins_are_virtual
    wire: cmp unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=3, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001240 cpu.cmp
    reg: cond unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=2, lref=9) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001003c80 cpu.cond
    reg: cond_code unpacked dims=0 pin_count=1 netvector_t:logic unsigned[3:0] (eref=1, lref=1) scope=cpu #(0x0,0x0,0x0) vector_width=4 pin_count=1
        [0]: 0x600001002580 cpu.cond_code
    reg: control unpacked dims=0 pin_count=1 netvector_t:logic unsigned[17:0] (eref=4, lref=1) scope=cpu #(0x0,0x0,0x0) vector_width=18 pin_count=1
        [0]: 0x6000010011a0 cpu.control
    wire: debug unpacked dims=0 pin_count=1 input netvector_t:logic unsigned (eref=0, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
    reg: decode unpacked dims=0 pin_count=1 netvector_t:logic unsigned[24:0] (eref=2, lref=189) scope=cpu #(0x0,0x0,0x0) vector_width=25 pin_count=1
        [0]: 0x600001002540 cpu.decode
    wire: do_op unpacked dims=0 pin_count=1 netvector_t:logic unsigned[2:0] (eref=1, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=3 pin_count=1
        [0]: 0x600001001480 cpu.do_op
    wire: dr_di unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=1, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001440 cpu.dr_di
    wire: init_state unpacked dims=0 pin_count=1 netvector_t:logic unsigned[5:0] (eref=1, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=6 pin_count=1
        [0]: 0x600001002560 cpu.init_state
    wire: ins_type unpacked dims=0 pin_count=1 netvector_t:logic unsigned[1:0] (eref=3, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=2 pin_count=1
        [0]: 0x6000010011e0 cpu.ins_type
    wire: load unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=2, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001320 cpu.load
    reg: php unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=1, lref=1) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x6000010026a0 cpu.php
    reg: plp unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=6, lref=1) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1 pins_are_virtual
    wire: pull unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=0, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001500 cpu.pull
    wire: push unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=0, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001cc0 cpu.push
    reg: rti unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=7, lref=1) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001003cc0 cpu.rti
    reg: sec unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=1, lref=1) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1 pins_are_virtual
    reg: sed unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=1, lref=1) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1 pins_are_virtual
    reg: sei unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=1, lref=1) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1 pins_are_virtual
    wire: shift unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=1, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001380 cpu.shift
    reg: state unpacked dims=0 pin_count=1 netvector_t:logic unsigned[5:0] (eref=11, lref=49) scope=cpu #(0x0,0x0,0x0) vector_width=6 pin_count=1
        [0]: 0x600001001100 cpu.state
    wire: store unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=1, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x6000010012e0 cpu.store
    wire: sync unpacked dims=0 pin_count=1 output netvector_t:logic unsigned (eref=1, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001120 cpu.sync
    reg: tat unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=1, lref=1) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1 pins_are_virtual
    reg: thi unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=0, lref=1) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1 pins_are_virtual
    reg: thr unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=1, lref=1) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1 pins_are_virtual
    reg: thw unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=0, lref=1) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1 pins_are_virtual
    reg: thy unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=1, lref=1) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1 pins_are_virtual
    reg: tst unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=1, lref=1) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1 pins_are_virtual
    reg: tta unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=1, lref=1) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1 pins_are_virtual
    reg: tts unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=1, lref=1) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1 pins_are_virtual
    reg: txs unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=0, lref=1) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001c60 cpu.txs
    reg: variation unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=0, lref=1) scope=cpu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x6000010014c0 cpu.variation
    wire: we_op unpacked dims=0 pin_count=1 netvector_t:logic unsigned[1:0] (eref=2, lref=0) scope=cpu #(0x0,0x0,0x0) vector_width=2 pin_count=1
        [0]: 0x600001001400 cpu.we_op
cpu.$ivl_for_loop1 sequential block 0 children, 0 classes
    timescale = 10e0 / 10e0
    enum sets {
    }
    enum names {
    }
    reg: i unpacked dims=0 pin_count=1 netvector_t:logic signed[31:0] (eref=3, lref=2) scope=cpu.$ivl_for_loop1 #(0x0,0x0,0x0) vector_width=32 pin_count=1 pins_are_virtual
cpu.ab module <ab> instance 0 children, 0 classes
    timescale = 10e0 / 10e0
    enum sets {
    }
    enum names {
    }
    event _ivl_18; nprobe=1 scope=cpu.ab // ab.v:106
    event _ivl_16; nprobe=1 scope=cpu.ab // ab.v:93
    event _ivl_14; nprobe=1 scope=cpu.ab // ab.v:73
    event _ivl_12; nprobe=1 scope=cpu.ab // ab.v:51
    event _ivl_10; nprobe=1 scope=cpu.ab // ab.v:41
    wire: AB unpacked dims=0 pin_count=1 output netvector_t:logic unsigned[23:0] (eref=1, lref=0) scope=cpu.ab #(0x0,0x0,0x0) vector_width=24 pin_count=1
        [0]: 0x600001001860 cpu.AB
    reg: AB3 unpacked dims=0 pin_count=1 netvector_t:logic unsigned[7:0] (eref=1, lref=3) scope=cpu.ab #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x600001001f20 cpu.ab.AB3
    reg: ABH unpacked dims=0 pin_count=1 netvector_t:logic unsigned[7:0] (eref=1, lref=4) scope=cpu.ab #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x6000010012a0 cpu.ab.ABH
    reg: ABL unpacked dims=0 pin_count=1 netvector_t:logic unsigned[7:0] (eref=1, lref=4) scope=cpu.ab #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x600001001580 cpu.ab.ABL
    wire: ABWDTH unpacked dims=0 pin_count=1 input netvector_t:logic unsigned (eref=1, lref=0) scope=cpu.ab #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001002260 cpu.ABWDTH
    wire: D3 unpacked dims=0 pin_count=1 input netvector_t:logic unsigned[7:0] (eref=1, lref=0) scope=cpu.ab #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x600001002380 cpu.D3
    wire: DI unpacked dims=0 pin_count=1 input netvector_t:logic unsigned[7:0] (eref=4, lref=0) scope=cpu.ab #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x600001002320 cpu.DI
    wire: DR unpacked dims=0 pin_count=1 input netvector_t:logic unsigned[7:0] (eref=2, lref=0) scope=cpu.ab #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x600001002360 cpu.DR
    wire: PCT unpacked dims=0 pin_count=1 input netvector_t:logic unsigned[23:0] (eref=1, lref=0) scope=cpu.ab #(0x0,0x0,0x0) vector_width=24 pin_count=1
        [0]: 0x6000010022c0 cpu.ab.PCT
    wire: RST unpacked dims=0 pin_count=1 input netvector_t:logic unsigned (eref=1, lref=0) scope=cpu.ab #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001b40 cpu.RST
    wire: S unpacked dims=0 pin_count=1 input netvector_t:logic unsigned[7:0] (eref=1, lref=0) scope=cpu.ab #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x6000010022a0 cpu.S
    wire: T unpacked dims=0 pin_count=1 input netvector_t:logic unsigned[2:0] (eref=1, lref=0) scope=cpu.ab #(0x0,0x0,0x0) vector_width=3 pin_count=1
        [0]: 0x600001002280 cpu.regfile.reg_thr
    wire: XY unpacked dims=0 pin_count=1 input netvector_t:logic unsigned[7:0] (eref=2, lref=0) scope=cpu.ab #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x6000010023e0 cpu.regfile.idx
    wire: _ivl_5 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[0:0] (eref=0, lref=0) scope=cpu.ab #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001fc0 cpu.ab._ivl_5
    reg: ab_hold unpacked dims=0 pin_count=1 netvector_t:logic unsigned[23:0] (eref=1, lref=1) scope=cpu.ab #(0x0,0x0,0x0) vector_width=24 pin_count=1
        [0]: 0x600001002240 cpu.ab.ab_hold
    wire: ab_op unpacked dims=0 pin_count=1 input netvector_t:logic unsigned[9:0] (eref=7, lref=0) scope=cpu.ab #(0x0,0x0,0x0) vector_width=10 pin_count=1
        [0]: 0x600001001c80 cpu.ab_op
    wire: abh_ci unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=4, lref=0) scope=cpu.ab #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001fa0 cpu.ab.abh_ci
    reg: abh_co unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=2, lref=4) scope=cpu.ab #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001002520 cpu.ab.abh_co
    wire: abl_ci unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=4, lref=0) scope=cpu.ab #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001f60 cpu.ab.abl_ci
    reg: abl_co unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=1, lref=4) scope=cpu.ab #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001002040 cpu.ab.abl_co
    reg: base unpacked dims=0 pin_count=1 netvector_t:logic unsigned[23:0] (eref=9, lref=5) scope=cpu.ab #(0x0,0x0,0x0) vector_width=24 pin_count=1
        [0]: 0x6000010023a0 cpu.ab.base
    wire: clk unpacked dims=0 pin_count=1 input netvector_t:logic unsigned (eref=0, lref=0) scope=cpu.ab #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x6000010020e0 cpu.clk
cpu.alu module <alu> instance 0 children, 0 classes
    timescale = 10e0 / 10e0
    enum sets {
    }
    enum names {
    }
    event _ivl_20; nprobe=1 scope=cpu.alu // alu.v:32
    wire: C unpacked dims=0 pin_count=1 input netvector_t:logic unsigned (eref=2, lref=0) scope=cpu.alu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001002080 cpu.C
    wire: DI unpacked dims=0 pin_count=1 input netvector_t:logic unsigned[7:0] (eref=1, lref=0) scope=cpu.alu #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x600001002320 cpu.DI
    wire: DR unpacked dims=0 pin_count=1 input netvector_t:logic unsigned[7:0] (eref=6, lref=0) scope=cpu.alu #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x600001002360 cpu.DR
    wire: R unpacked dims=0 pin_count=1 input netvector_t:logic unsigned[7:0] (eref=4, lref=0) scope=cpu.alu #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x600001002000 cpu.regfile.src
    wire: S unpacked dims=0 pin_count=1 input netvector_t:logic unsigned[7:0] (eref=1, lref=0) scope=cpu.alu #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x6000010022a0 cpu.S
    wire: _ivl_11 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[0:0] (eref=0, lref=0) scope=cpu.alu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001e40 cpu.alu._ivl_11
    wire: _ivl_13 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[0:0] (eref=0, lref=0) scope=cpu.alu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001e80 cpu.alu._ivl_13
    wire /*implicit*/: _ivl_14 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[0:0] (eref=0, lref=0) scope=cpu.alu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001ea0 cpu.alu._ivl_14
    wire /*implicit*/: _ivl_16 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[0:0] (eref=0, lref=0) scope=cpu.alu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001ec0 cpu.alu._ivl_16
    wire /*implicit*/: _ivl_4 unpacked dims=0 pin_count=1 (local) netvector_t:bool unsigned[7:0] (eref=0, lref=0) scope=cpu.alu #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x600001001da0 cpu.alu._ivl_4
    reg: alu_C unpacked dims=0 pin_count=1 output netvector_t:logic unsigned (eref=1, lref=3) scope=cpu.alu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001ee0 cpu.alu_C
    wire: alu_N unpacked dims=0 pin_count=1 output netvector_t:logic unsigned (eref=1, lref=0) scope=cpu.alu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001e00 cpu.alu_N
    wire: alu_V unpacked dims=0 pin_count=1 output netvector_t:logic unsigned (eref=0, lref=0) scope=cpu.alu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001f00 cpu.alu_V
    wire: alu_Z unpacked dims=0 pin_count=1 output netvector_t:logic unsigned (eref=0, lref=0) scope=cpu.alu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001de0 cpu.alu_Z
    reg: alu_ai unpacked dims=0 pin_count=1 netvector_t:logic unsigned[7:0] (eref=2, lref=6) scope=cpu.alu #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x600001001e20 cpu.alu.alu_ai
    reg: alu_bi unpacked dims=0 pin_count=1 netvector_t:logic unsigned[7:0] (eref=2, lref=4) scope=cpu.alu #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x600001001e60 cpu.alu.alu_bi
    reg: alu_ci unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=1, lref=4) scope=cpu.alu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x6000010020a0 cpu.alu.alu_ci
    wire: alu_op unpacked dims=0 pin_count=1 input netvector_t:logic unsigned[8:0] (eref=6, lref=0) scope=cpu.alu #(0x0,0x0,0x0) vector_width=9 pin_count=1
        [0]: 0x600001001d20 cpu.alu_op
    reg: alu_out unpacked dims=0 pin_count=1 output netvector_t:logic unsigned[7:0] (eref=4, lref=4) scope=cpu.alu #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x600001001dc0 cpu.regfile.dst
    reg: alu_si unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=2, lref=1) scope=cpu.alu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x6000010020c0 cpu.alu.alu_si
    wire: right unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=2, lref=0) scope=cpu.alu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001ce0 cpu.alu.right
    wire: shift unpacked dims=0 pin_count=1 netvector_t:logic unsigned (eref=1, lref=0) scope=cpu.alu #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001d40 cpu.alu.shift
cpu.regfile module <regfile> instance 1 children, 0 classes
    timescale = 10e0 / 10e0
    parameter <no_type> AB16 = 2'd0;
    parameter <no_type> AB24 = 2'd1;
    parameter <no_type> AB32 = 2'd2;
    parameter <no_type> AB48 = 2'd3;
    parameter <no_type> ABS0 = 6'd6;
    parameter <no_type> ABS1 = 6'd7;
    parameter <no_type> ABSW = 6'd35;
    parameter <no_type> ABW0 = 6'd28;
    parameter <no_type> ABW1 = 6'd29;
    parameter <no_type> ABWW = 6'd36;
    parameter <no_type> AB_ABSX = 10'd658;
    parameter <no_type> AB_BACK = 10'd812;
    parameter <no_type> AB_FWRD = 10'd556;
    parameter <no_type> AB_HOLD = 10'd536;
    parameter <no_type> AB_IRQV = 10'd352;
    parameter <no_type> AB_JMP0 = 10'd562;
    parameter <no_type> AB_JMP1 = 10'd561;
    parameter <no_type> AB_NEXT = 10'd537;
    parameter <no_type> AB_NMIV = 10'd320;
    parameter <no_type> AB_OPER = 10'd40;
    parameter <no_type> AB_PULL = 10'd257;
    parameter <no_type> AB_PUSH = 10'd256;
    parameter <no_type> AB_THRD = 11'd8;
    parameter <no_type> AB_ZPGX = 10'd134;
    parameter <no_type> ALU_ADC = 9'd6;
    parameter <no_type> ALU_AND = 9'd80;
    parameter <no_type> ALU_ASLA = 9'd256;
    parameter <no_type> ALU_ASLM = 9'd272;
    parameter <no_type> ALU_CMP = 9'd13;
    parameter <no_type> ALU_DECA = 9'd8;
    parameter <no_type> ALU_DECM = 9'd24;
    parameter <no_type> ALU_EOR = 9'd96;
    parameter <no_type> ALU_INCA = 9'd1;
    parameter <no_type> ALU_INCM = 9'd17;
    parameter <no_type> ALU_LDA = 9'd16;
    parameter <no_type> ALU_LSRA = 9'd384;
    parameter <no_type> ALU_LSRM = 9'd400;
    parameter <no_type> ALU_ORA = 9'd64;
    parameter <no_type> ALU_PLA = 9'b01xxxxxxx;
    parameter <no_type> ALU_REG = 9'd0;
    parameter <no_type> ALU_ROLA = 9'd259;
    parameter <no_type> ALU_ROLM = 9'd275;
    parameter <no_type> ALU_RORA = 9'd387;
    parameter <no_type> ALU_RORM = 9'd403;
    parameter <no_type> ALU_SBC = 9'd14;
    parameter <no_type> ALU_TSX = 9'd112;
    parameter <no_type> ALU_____ = 9'bxxxxxxxxx;
    parameter <no_type> BRA0 = 6'd8;
    parameter <no_type> BRK0 = 6'd20;
    parameter <no_type> BRK1 = 6'd21;
    parameter <no_type> BRK2 = 6'd22;
    parameter <no_type> BRK3 = 6'd23;
    parameter <no_type> BRK4 = 6'd32;
    parameter <no_type> DATA = 6'd5;
    parameter <no_type> DO_ALU = 3'd0;
    parameter <no_type> DO_PC3 = 3'd4;
    parameter <no_type> DO_PCH = 3'd2;
    parameter <no_type> DO_PCL = 3'd1;
    parameter <no_type> DO_PHP = 3'd3;
    parameter <no_type> DO____ = 3'bxxx;
    parameter <no_type> DR_DI = 1'd1;
    parameter <no_type> DR___ = 1'd0;
    parameter <no_type> DST_A = 2'd3;
    parameter <no_type> DST_X = 2'd1;
    parameter <no_type> DST_Y = 2'd2;
    parameter <no_type> DST__ = 2'bxx;
    parameter <no_type> FLAG_ADD = 2'd1;
    parameter <no_type> FLAG_BIT = 2'd3;
    parameter <no_type> FLAG_CMP = 2'd2;
    parameter <no_type> FLAG____ = 2'd0;
    parameter <no_type> IDX0 = 6'd17;
    parameter <no_type> IDX1 = 6'd18;
    parameter <no_type> IDX2 = 6'd19;
    parameter <no_type> IDX_XY = 2'd3;
    parameter <no_type> IDX_X_ = 2'd1;
    parameter <no_type> IDX__Y = 2'd2;
    parameter <no_type> IDX___ = 2'd0;
    parameter <no_type> IMM0 = 6'd1;
    parameter <no_type> IND0 = 6'd25;
    parameter <no_type> IND1 = 6'd26;
    parameter <no_type> INDW = 6'd34;
    parameter <no_type> IX = <SEL_X=2'd1, wid=2>;
    parameter <no_type> IY = <SEL_Y=2'd2, wid=2>;
    parameter <no_type> IZ = <SEL_Z=2'd0, wid=2>;
    parameter <no_type> JMP0 = 6'd15;
    parameter <no_type> JMP1 = 6'd16;
    parameter <no_type> JMPW = 6'd33;
    parameter <no_type> JSR0 = 6'd9;
    parameter <no_type> JSR1 = 6'd10;
    parameter <no_type> JSR2 = 6'd11;
    parameter <no_type> JSR3 = 6'd40;
    parameter <no_type> JSR4 = 6'd41;
    parameter <no_type> JSRH = 6'd38;
    parameter <no_type> JSRL = 6'd39;
    parameter <no_type> JSRW = 6'd37;
    parameter <no_type> LDA = 2'd1;
    parameter <no_type> NOP = 2'd0;
    parameter <no_type> NUM_THREADS = 32'sd8;
    parameter <no_type> PHA0 = 6'd2;
    parameter <no_type> PLA0 = 6'd3;
    parameter <no_type> R08 = 2'd0;
    parameter <no_type> R16 = 2'd1;
    parameter <no_type> R24 = 2'd2;
    parameter <no_type> R32 = 2'd3;
    parameter <no_type> RMW = 2'd3;
    parameter <no_type> RMW0 = 6'd30;
    parameter <no_type> RMW1 = 6'd31;
    parameter <no_type> RTI0 = 6'd24;
    parameter <no_type> RTS0 = 6'd12;
    parameter <no_type> RTS1 = 6'd13;
    parameter <no_type> RTS2 = 6'd14;
    parameter <no_type> RTSW = 6'd42;
    parameter <no_type> SEL_A = 2'd3;
    parameter <no_type> SEL_X = 2'd1;
    parameter <no_type> SEL_Y = 2'd2;
    parameter <no_type> SEL_Z = 2'd0;
    parameter <no_type> SRC_A = 2'd3;
    parameter <no_type> SRC_X = 2'd1;
    parameter <no_type> SRC_Y = 2'd2;
    parameter <no_type> SRC_Z = 2'd0;
    parameter <no_type> SRC__ = 2'bxx;
    parameter <no_type> STA = 2'd2;
    parameter <no_type> SYNC = 6'd0;
    parameter <no_type> S_DEC = 2'd2;
    parameter <no_type> S_INC = 2'd1;
    parameter <no_type> S____ = 2'd0;
    parameter <no_type> THP0 = 6'd47;
    parameter <no_type> THP1 = 6'd46;
    parameter <no_type> THP2 = 6'd45;
    parameter <no_type> THR0 = 6'd44;
    parameter <no_type> THRD = 6'd43;
    parameter <no_type> WE_1_ = 2'd1;
    parameter <no_type> WE_ST = 2'd2;
    parameter <no_type> WE___ = 2'd0;
    parameter <no_type> ZPG0 = 6'd4;
    parameter <no_type> ZPW0 = 6'd27;
    enum sets {
    }
    enum names {
    }
    reg: A[7:0] unpacked dims=1 pin_count=8 netvector_t:logic unsigned[7:0] (eref=6, lref=5) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=8 pin_count=8 pins_are_virtual
    reg: S[7:0] unpacked dims=1 pin_count=8 netvector_t:logic unsigned[7:0] (eref=5, lref=5) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=8 pin_count=8 pins_are_virtual
    reg: X[7:0] unpacked dims=1 pin_count=8 netvector_t:logic unsigned[7:0] (eref=5, lref=3) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=8 pin_count=8 pins_are_virtual
    reg: Y[7:0] unpacked dims=1 pin_count=8 netvector_t:logic unsigned[7:0] (eref=10, lref=3) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=8 pin_count=8 pins_are_virtual
    wire /*implicit*/: _ivl_0 unpacked dims=0 pin_count=1 (local) netvector_t:bool unsigned[1:0] (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=2 pin_count=1
        [0]: 0x6000010015a0 cpu.regfile._ivl_0
    wire /*implicit*/: _ivl_10 unpacked dims=0 pin_count=1 (local) netvector_t:bool unsigned[1:0] (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=2 pin_count=1
        [0]: 0x6000010016a0 cpu.regfile._ivl_10
    wire /*implicit*/: _ivl_12 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x6000010016c0 cpu.regfile._ivl_12
    wire /*implicit*/: _ivl_14 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[7:0] (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x600001001720 cpu.regfile._ivl_14
    wire /*implicit*/: _ivl_16 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[4:0] (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=5 pin_count=1
        [0]: 0x600001001700 cpu.regfile._ivl_16
    wire /*implicit*/: _ivl_19 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[1:0] (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=2 pin_count=1
        [0]: 0x6000010016e0 cpu.regfile._ivl_19
    wire /*implicit*/: _ivl_2 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001600 cpu.regfile._ivl_2
    wire /*implicit*/: _ivl_20 unpacked dims=0 pin_count=1 (local) netvector_t:bool unsigned[1:0] (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=2 pin_count=1
        [0]: 0x600001001740 cpu.regfile._ivl_20
    wire /*implicit*/: _ivl_22 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001760 cpu.regfile._ivl_22
    wire /*implicit*/: _ivl_24 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[7:0] (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x6000010017c0 cpu.regfile._ivl_24
    wire /*implicit*/: _ivl_26 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[4:0] (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=5 pin_count=1
        [0]: 0x6000010017a0 cpu.regfile._ivl_26
    wire /*implicit*/: _ivl_29 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[1:0] (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=2 pin_count=1
        [0]: 0x600001001780 cpu.regfile._ivl_29
    wire /*implicit*/: _ivl_30 unpacked dims=0 pin_count=1 (local) netvector_t:bool unsigned[7:0] (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x600001001800 cpu.regfile._ivl_30
    wire /*implicit*/: _ivl_32 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[7:0] (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x600001001820 cpu.regfile._ivl_32
    wire /*implicit*/: _ivl_34 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[7:0] (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x600001001840 cpu.regfile._ivl_34
    wire /*implicit*/: _ivl_38 unpacked dims=0 pin_count=1 (local) netvector_t:bool unsigned[1:0] (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=2 pin_count=1
        [0]: 0x600001001880 cpu.regfile._ivl_38
    wire /*implicit*/: _ivl_4 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[7:0] (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x600001001680 cpu.regfile._ivl_4
    wire /*implicit*/: _ivl_40 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x6000010018e0 cpu.regfile._ivl_40
    wire /*implicit*/: _ivl_42 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[7:0] (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x600001001940 cpu.regfile._ivl_42
    wire /*implicit*/: _ivl_44 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[4:0] (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=5 pin_count=1
        [0]: 0x600001001920 cpu.regfile._ivl_44
    wire /*implicit*/: _ivl_47 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[1:0] (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=2 pin_count=1
        [0]: 0x600001001900 cpu.regfile._ivl_47
    wire /*implicit*/: _ivl_48 unpacked dims=0 pin_count=1 (local) netvector_t:bool unsigned[1:0] (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=2 pin_count=1
        [0]: 0x600001001960 cpu.regfile._ivl_48
    wire /*implicit*/: _ivl_50 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001980 cpu.regfile._ivl_50
    wire /*implicit*/: _ivl_52 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[7:0] (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x6000010019e0 cpu.regfile._ivl_52
    wire /*implicit*/: _ivl_54 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[4:0] (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=5 pin_count=1
        [0]: 0x6000010019c0 cpu.regfile._ivl_54
    wire /*implicit*/: _ivl_57 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[1:0] (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=2 pin_count=1
        [0]: 0x6000010019a0 cpu.regfile._ivl_57
    wire /*implicit*/: _ivl_58 unpacked dims=0 pin_count=1 (local) netvector_t:bool unsigned[1:0] (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=2 pin_count=1
        [0]: 0x600001001a00 cpu.regfile._ivl_58
    wire /*implicit*/: _ivl_6 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[4:0] (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=5 pin_count=1
        [0]: 0x600001001640 cpu.regfile._ivl_6
    wire /*implicit*/: _ivl_60 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001a20 cpu.regfile._ivl_60
    wire /*implicit*/: _ivl_62 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[7:0] (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x600001001a80 cpu.regfile._ivl_62
    wire /*implicit*/: _ivl_64 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[4:0] (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=5 pin_count=1
        [0]: 0x600001001a60 cpu.regfile._ivl_64
    wire /*implicit*/: _ivl_67 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[1:0] (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=2 pin_count=1
        [0]: 0x600001001a40 cpu.regfile._ivl_67
    wire /*implicit*/: _ivl_68 unpacked dims=0 pin_count=1 (local) netvector_t:bool unsigned[7:0] (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x600001001ac0 cpu.regfile._ivl_68
    wire /*implicit*/: _ivl_70 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[7:0] (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x600001001ae0 cpu.regfile._ivl_70
    wire /*implicit*/: _ivl_72 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[7:0] (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x600001001b00 cpu.regfile._ivl_72
    wire /*implicit*/: _ivl_9 unpacked dims=0 pin_count=1 (local) netvector_t:logic unsigned[1:0] (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=2 pin_count=1
        [0]: 0x600001001620 cpu.regfile._ivl_9
    wire: clk unpacked dims=0 pin_count=1 input netvector_t:logic unsigned (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x6000010020e0 cpu.clk
    wire: dst unpacked dims=0 pin_count=1 input netvector_t:logic unsigned[7:0] (eref=3, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x600001001dc0 cpu.regfile.dst
    wire: idx unpacked dims=0 pin_count=1 output netvector_t:logic unsigned[7:0] (eref=0, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x6000010023e0 cpu.regfile.idx
    wire: pull unpacked dims=0 pin_count=1 input netvector_t:logic unsigned (eref=1, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001500 cpu.pull
    wire: push unpacked dims=0 pin_count=1 input netvector_t:logic unsigned (eref=1, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001cc0 cpu.push
    wire: reg_dst unpacked dims=0 pin_count=1 input netvector_t:logic unsigned[1:0] (eref=1, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=2 pin_count=1
        [0]: 0x600001001c40 cpu.regfile.reg_dst
    wire: reg_idx unpacked dims=0 pin_count=1 input netvector_t:logic unsigned[1:0] (eref=3, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=2 pin_count=1
        [0]: 0x6000010018c0 cpu.regfile.reg_idx
    wire: reg_src unpacked dims=0 pin_count=1 input netvector_t:logic unsigned[1:0] (eref=3, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=2 pin_count=1
        [0]: 0x6000010015e0 cpu.regfile.reg_src
    wire: reg_thr unpacked dims=0 pin_count=1 input netvector_t:logic unsigned[2:0] (eref=15, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=3 pin_count=1
        [0]: 0x600001002280 cpu.regfile.reg_thr
    wire: reg_we unpacked dims=0 pin_count=1 input netvector_t:logic unsigned (eref=1, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001be0 cpu.regfile.reg_we
    wire: src unpacked dims=0 pin_count=1 output netvector_t:logic unsigned[7:0] (eref=1, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=8 pin_count=1
        [0]: 0x600001002000 cpu.regfile.src
    wire: txs unpacked dims=0 pin_count=1 input netvector_t:logic unsigned (eref=1, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x600001001c60 cpu.txs
    wire: variation unpacked dims=0 pin_count=1 input netvector_t:logic unsigned (eref=1, lref=0) scope=cpu.regfile #(0x0,0x0,0x0) vector_width=1 pin_count=1
        [0]: 0x6000010014c0 cpu.variation
cpu.regfile.$ivl_for_loop0 sequential block 0 children, 0 classes
    timescale = 10e0 / 10e0
    enum sets {
    }
    enum names {
    }
    reg: i unpacked dims=0 pin_count=1 netvector_t:logic signed[31:0] (eref=8, lref=2) scope=cpu.regfile.$ivl_for_loop0 #(0x0,0x0,0x0) vector_width=32 pin_count=1 pins_are_virtual
ELABORATED NODES:
constant 1'sd-1: _ivl_1 #(.,.,.)
    0 pin0 O (strong0 strong1): 0x600001000580 cpu.B
constant 1'd1: _ivl_3 #(.,.,.)
    0 pin0 O (strong0 strong1): 0x600001000480 cpu._ivl_2
NetConcat: _ivl_5 #(0,0,0) scope=cpu width=8
    0 pin0 O (strong0 strong1): 0x6000010004a0 cpu.P
    1 pin1 I (strong0 strong1): 0x600001002080 cpu.C
    2 pin2 I (strong0 strong1): 0x6000010004e0 cpu.Z
    3 pin3 I (strong0 strong1): 0x600001000500 cpu.I
    4 pin4 I (strong0 strong1): 0x600001000520 cpu.D
    5 pin5 I (strong0 strong1): 0x600001000580 cpu.B
    6 pin6 I (strong0 strong1): 0x600001000480 cpu._ivl_2
    7 pin7 I (strong0 strong1): 0x600001000560 cpu.V
    8 pin8 I (strong0 strong1): 0x600001000540 cpu.N
constant 6'd0: _ivl_7 #(.,.,.)
    0 pin0 O (strong0 strong1): 0x6000010010e0 cpu._ivl_6
LPM_COMPARE (NetCompare unsigned): _ivl_9
    0 pin0 O (strong0 strong1): 
    1 pin1 O (strong0 strong1): 
    2 pin2 O (strong0 strong1): 0x600001001120 cpu.sync
    3 pin3 O (strong0 strong1): 
    4 pin4 O (strong0 strong1): 
    5 pin5 O (strong0 strong1): 
    6 pin6 I (strong0 strong1): 0x600001001100 cpu.state
    7 pin7 I (strong0 strong1): 0x6000010010e0 cpu._ivl_6
constant 1'bx: _ivl_10 #(.,.,.)
    0 pin0 O (strong0 strong1): 0x600001001180 cpu._ivl_11
NetPartSelect(VP): _ivl_12 #(.,.,.) off=17 wid=1
    0 pin0 O (strong0 strong1): 0x6000010011c0 cpu._ivl_13
    1 pin1 I (strong0 strong1): 0x6000010011a0 cpu.control
NetConcat: _ivl_14 #(0,0,0) scope=cpu width=2
    0 pin0 O (strong0 strong1): 0x6000010011e0 cpu.ins_type
    1 pin1 I (strong0 strong1): 0x6000010011c0 cpu._ivl_13
    2 pin2 I (strong0 strong1): 0x600001001180 cpu._ivl_11
constant 2'd1: _ivl_17 #(.,.,.)
    0 pin0 O (strong0 strong1): 0x600001001140 cpu._ivl_16
LPM_COMPARE (NetCompare unsigned): _ivl_19
    0 pin0 O (strong0 strong1): 
    1 pin1 O (strong0 strong1): 
    2 pin2 O (strong0 strong1): 0x600001001200 cpu.adc_sbc
    3 pin3 O (strong0 strong1): 
    4 pin4 O (strong0 strong1): 
    5 pin5 O (strong0 strong1): 
    6 pin6 I (strong0 strong1): 0x6000010011e0 cpu.ins_type
    7 pin7 I (strong0 strong1): 0x600001001140 cpu._ivl_16
constant 2'd2: _ivl_21 #(.,.,.)
    0 pin0 O (strong0 strong1): 0x600001001220 cpu._ivl_20
LPM_COMPARE (NetCompare unsigned): _ivl_23
    0 pin0 O (strong0 strong1): 
    1 pin1 O (strong0 strong1): 
    2 pin2 O (strong0 strong1): 0x600001001240 cpu.cmp
    3 pin3 O (strong0 strong1): 
    4 pin4 O (strong0 strong1): 
    5 pin5 O (strong0 strong1): 
    6 pin6 I (strong0 strong1): 0x6000010011e0 cpu.ins_type
    7 pin7 I (strong0 strong1): 0x600001001220 cpu._ivl_20
constant 2'd3: _ivl_25 #(.,.,.)
    0 pin0 O (strong0 strong1): 0x600001001260 cpu._ivl_24
LPM_COMPARE (NetCompare unsigned): _ivl_27
    0 pin0 O (strong0 strong1): 
    1 pin1 O (strong0 strong1): 
    2 pin2 O (strong0 strong1): 0x600001001280 cpu.bit_isn
    3 pin3 O (strong0 strong1): 
    4 pin4 O (strong0 strong1): 
    5 pin5 O (strong0 strong1): 
    6 pin6 I (strong0 strong1): 0x6000010011e0 cpu.ins_type
    7 pin7 I (strong0 strong1): 0x600001001260 cpu._ivl_24
NetPartSelect(VP): _ivl_28 #(.,.,.) off=16 wid=1
    0 pin0 O (strong0 strong1): 0x6000010012e0 cpu.store
    1 pin1 I (strong0 strong1): 0x6000010011a0 cpu.control
NetPartSelect(VP): _ivl_30 #(.,.,.) off=15 wid=1
    0 pin0 O (strong0 strong1): 0x600001001320 cpu.load
    1 pin1 I (strong0 strong1): 0x6000010011a0 cpu.control
NetPartSelect(VP): _ivl_32 #(.,.,.) off=2 wid=9
    0 pin0 O (strong0 strong1): 0x600001001d20 cpu.alu_op
    1 pin1 I (strong0 strong1): 0x6000010011a0 cpu.control
NetPartSelect(VP): _ivl_34 #(.,.,.) off=8 wid=1
    0 pin0 O (strong0 strong1): 0x600001001380 cpu.shift
    1 pin1 I (strong0 strong1): 0x600001001d20 cpu.alu_op
NetPartSelect(VP): _ivl_36 #(.,.,.) off=0 wid=10
    0 pin0 O (strong0 strong1): 0x600001001c80 cpu.ab_op
    1 pin1 I (strong0 strong1): 0x600001001340 cpu.bus_op
NetPartSelect(VP): _ivl_38 #(.,.,.) off=10 wid=2
    0 pin0 O (strong0 strong1): 0x600001001400 cpu.we_op
    1 pin1 I (strong0 strong1): 0x600001001340 cpu.bus_op
NetPartSelect(VP): _ivl_40 #(.,.,.) off=12 wid=1
    0 pin0 O (strong0 strong1): 0x600001001440 cpu.dr_di
    1 pin1 I (strong0 strong1): 0x600001001340 cpu.bus_op
NetPartSelect(VP): _ivl_42 #(.,.,.) off=13 wid=3
    0 pin0 O (strong0 strong1): 0x600001001480 cpu.do_op
    1 pin1 I (strong0 strong1): 0x600001001340 cpu.bus_op
NetPartSelect(VP): _ivl_44 #(.,.,.) off=18 wid=1
    0 pin0 O (strong0 strong1): 0x600001001500 cpu.pull
    1 pin1 I (strong0 strong1): 0x600001001340 cpu.bus_op
NetPartSelect(VP): _ivl_46 #(.,.,.) off=19 wid=1
    0 pin0 O (strong0 strong1): 0x600001001cc0 cpu.push
    1 pin1 I (strong0 strong1): 0x600001001340 cpu.bus_op
NetArrayDq: _ivl_49 array=S
    0 pin0 O (strong0 strong1): 0x600001001560 cpu._ivl_48
    1 pin1 I (strong0 strong1): 0x600001001520 cpu._ivl_50
NetConcat: _ivl_51 #(0,0,0) scope=cpu width=5
    0 pin0 O (strong0 strong1): 0x600001001520 cpu._ivl_50
    1 pin1 I (strong0 strong1): 0x600001002280 cpu.regfile.reg_thr
    2 pin2 I (strong0 strong1): 0x6000010013c0 cpu._ivl_53
constant 2'd0: _ivl_52 #(.,.,.)
    0 pin0 O (strong0 strong1): 0x6000010013c0 cpu._ivl_53
NetBUFZ: _ivl_54 scope=cpu delay=(0x0,0x0,0x0) width=8 non-transparent
    0 pin0 O (strong0 strong1): 0x6000010022a0 cpu.S
    1 pin1 I (strong0 strong1): 0x600001001560 cpu._ivl_48
constant 2'd1: _ivl_1 #(.,.,.)
    0 pin0 O (strong0 strong1): 0x6000010015a0 cpu.regfile._ivl_0
LPM_COMPARE (NetCompare unsigned): _ivl_3
    0 pin0 O (strong0 strong1): 
    1 pin1 O (strong0 strong1): 
    2 pin2 O (strong0 strong1): 0x600001001600 cpu.regfile._ivl_2
    3 pin3 O (strong0 strong1): 
    4 pin4 O (strong0 strong1): 
    5 pin5 O (strong0 strong1): 
    6 pin6 I (strong0 strong1): 0x6000010015e0 cpu.regfile.reg_src
    7 pin7 I (strong0 strong1): 0x6000010015a0 cpu.regfile._ivl_0
NetArrayDq: _ivl_5 array=X
    0 pin0 O (strong0 strong1): 0x600001001680 cpu.regfile._ivl_4
    1 pin1 I (strong0 strong1): 0x600001001640 cpu.regfile._ivl_6
NetConcat: _ivl_7 #(0,0,0) scope=cpu.regfile width=5
    0 pin0 O (strong0 strong1): 0x600001001640 cpu.regfile._ivl_6
    1 pin1 I (strong0 strong1): 0x600001002280 cpu.regfile.reg_thr
    2 pin2 I (strong0 strong1): 0x600001001620 cpu.regfile._ivl_9
constant 2'd0: _ivl_8 #(.,.,.)
    0 pin0 O (strong0 strong1): 0x600001001620 cpu.regfile._ivl_9
constant 2'd2: _ivl_11 #(.,.,.)
    0 pin0 O (strong0 strong1): 0x6000010016a0 cpu.regfile._ivl_10
LPM_COMPARE (NetCompare unsigned): _ivl_13
    0 pin0 O (strong0 strong1): 
    1 pin1 O (strong0 strong1): 
    2 pin2 O (strong0 strong1): 0x6000010016c0 cpu.regfile._ivl_12
    3 pin3 O (strong0 strong1): 
    4 pin4 O (strong0 strong1): 
    5 pin5 O (strong0 strong1): 
    6 pin6 I (strong0 strong1): 0x6000010015e0 cpu.regfile.reg_src
    7 pin7 I (strong0 strong1): 0x6000010016a0 cpu.regfile._ivl_10
NetArrayDq: _ivl_15 array=Y
    0 pin0 O (strong0 strong1): 0x600001001720 cpu.regfile._ivl_14
    1 pin1 I (strong0 strong1): 0x600001001700 cpu.regfile._ivl_16
NetConcat: _ivl_17 #(0,0,0) scope=cpu.regfile width=5
    0 pin0 O (strong0 strong1): 0x600001001700 cpu.regfile._ivl_16
    1 pin1 I (strong0 strong1): 0x600001002280 cpu.regfile.reg_thr
    2 pin2 I (strong0 strong1): 0x6000010016e0 cpu.regfile._ivl_19
constant 2'd0: _ivl_18 #(.,.,.)
    0 pin0 O (strong0 strong1): 0x6000010016e0 cpu.regfile._ivl_19
constant 2'd3: _ivl_21 #(.,.,.)
    0 pin0 O (strong0 strong1): 0x600001001740 cpu.regfile._ivl_20
LPM_COMPARE (NetCompare unsigned): _ivl_23
    0 pin0 O (strong0 strong1): 
    1 pin1 O (strong0 strong1): 
    2 pin2 O (strong0 strong1): 0x600001001760 cpu.regfile._ivl_22
    3 pin3 O (strong0 strong1): 
    4 pin4 O (strong0 strong1): 
    5 pin5 O (strong0 strong1): 
    6 pin6 I (strong0 strong1): 0x6000010015e0 cpu.regfile.reg_src
    7 pin7 I (strong0 strong1): 0x600001001740 cpu.regfile._ivl_20
NetArrayDq: _ivl_25 array=A
    0 pin0 O (strong0 strong1): 0x6000010017c0 cpu.regfile._ivl_24
    1 pin1 I (strong0 strong1): 0x6000010017a0 cpu.regfile._ivl_26
NetConcat: _ivl_27 #(0,0,0) scope=cpu.regfile width=5
    0 pin0 O (strong0 strong1): 0x6000010017a0 cpu.regfile._ivl_26
    1 pin1 I (strong0 strong1): 0x600001002280 cpu.regfile.reg_thr
    2 pin2 I (strong0 strong1): 0x600001001780 cpu.regfile._ivl_29
constant 2'd0: _ivl_28 #(.,.,.)
    0 pin0 O (strong0 strong1): 0x600001001780 cpu.regfile._ivl_29
constant 8'd0: _ivl_31 #(.,.,.)
    0 pin0 O (strong0 strong1): 0x600001001800 cpu.regfile._ivl_30
Multiplexer (NetMux): _ivl_33 width=8 swidth=1 size=2 scope=cpu.regfile
    0 pin0 O (strong0 strong1): 0x600001001820 cpu.regfile._ivl_32
    1 pin1 I (strong0 strong1): 0x600001001760 cpu.regfile._ivl_22
    2 pin2 I (strong0 strong1): 0x600001001800 cpu.regfile._ivl_30
    3 pin3 I (strong0 strong1): 0x6000010017c0 cpu.regfile._ivl_24
Multiplexer (NetMux): _ivl_35 width=8 swidth=1 size=2 scope=cpu.regfile
    0 pin0 O (strong0 strong1): 0x600001001840 cpu.regfile._ivl_34
    1 pin1 I (strong0 strong1): 0x6000010016c0 cpu.regfile._ivl_12
    2 pin2 I (strong0 strong1): 0x600001001820 cpu.regfile._ivl_32
    3 pin3 I (strong0 strong1): 0x600001001720 cpu.regfile._ivl_14
Multiplexer (NetMux): _ivl_37 width=8 swidth=1 size=2 scope=cpu.regfile
    0 pin0 O (strong0 strong1): 0x600001002000 cpu.regfile.src
    1 pin1 I (strong0 strong1): 0x600001001600 cpu.regfile._ivl_2
    2 pin2 I (strong0 strong1): 0x600001001840 cpu.regfile._ivl_34
    3 pin3 I (strong0 strong1): 0x600001001680 cpu.regfile._ivl_4
constant 2'd1: _ivl_39 #(.,.,.)
    0 pin0 O (strong0 strong1): 0x600001001880 cpu.regfile._ivl_38
LPM_COMPARE (NetCompare unsigned): _ivl_41
    0 pin0 O (strong0 strong1): 
    1 pin1 O (strong0 strong1): 
    2 pin2 O (strong0 strong1): 0x6000010018e0 cpu.regfile._ivl_40
    3 pin3 O (strong0 strong1): 
    4 pin4 O (strong0 strong1): 
    5 pin5 O (strong0 strong1): 
    6 pin6 I (strong0 strong1): 0x6000010018c0 cpu.regfile.reg_idx
    7 pin7 I (strong0 strong1): 0x600001001880 cpu.regfile._ivl_38
NetArrayDq: _ivl_43 array=X
    0 pin0 O (strong0 strong1): 0x600001001940 cpu.regfile._ivl_42
    1 pin1 I (strong0 strong1): 0x600001001920 cpu.regfile._ivl_44
NetConcat: _ivl_45 #(0,0,0) scope=cpu.regfile width=5
    0 pin0 O (strong0 strong1): 0x600001001920 cpu.regfile._ivl_44
    1 pin1 I (strong0 strong1): 0x600001002280 cpu.regfile.reg_thr
    2 pin2 I (strong0 strong1): 0x600001001900 cpu.regfile._ivl_47
constant 2'd0: _ivl_46 #(.,.,.)
    0 pin0 O (strong0 strong1): 0x600001001900 cpu.regfile._ivl_47
constant 2'd2: _ivl_49 #(.,.,.)
    0 pin0 O (strong0 strong1): 0x600001001960 cpu.regfile._ivl_48
LPM_COMPARE (NetCompare unsigned): _ivl_51
    0 pin0 O (strong0 strong1): 
    1 pin1 O (strong0 strong1): 
    2 pin2 O (strong0 strong1): 0x600001001980 cpu.regfile._ivl_50
    3 pin3 O (strong0 strong1): 
    4 pin4 O (strong0 strong1): 
    5 pin5 O (strong0 strong1): 
    6 pin6 I (strong0 strong1): 0x6000010018c0 cpu.regfile.reg_idx
    7 pin7 I (strong0 strong1): 0x600001001960 cpu.regfile._ivl_48
NetArrayDq: _ivl_53 array=Y
    0 pin0 O (strong0 strong1): 0x6000010019e0 cpu.regfile._ivl_52
    1 pin1 I (strong0 strong1): 0x6000010019c0 cpu.regfile._ivl_54
NetConcat: _ivl_55 #(0,0,0) scope=cpu.regfile width=5
    0 pin0 O (strong0 strong1): 0x6000010019c0 cpu.regfile._ivl_54
    1 pin1 I (strong0 strong1): 0x600001002280 cpu.regfile.reg_thr
    2 pin2 I (strong0 strong1): 0x6000010019a0 cpu.regfile._ivl_57
constant 2'd0: _ivl_56 #(.,.,.)
    0 pin0 O (strong0 strong1): 0x6000010019a0 cpu.regfile._ivl_57
constant 2'd3: _ivl_59 #(.,.,.)
    0 pin0 O (strong0 strong1): 0x600001001a00 cpu.regfile._ivl_58
LPM_COMPARE (NetCompare unsigned): _ivl_61
    0 pin0 O (strong0 strong1): 
    1 pin1 O (strong0 strong1): 
    2 pin2 O (strong0 strong1): 0x600001001a20 cpu.regfile._ivl_60
    3 pin3 O (strong0 strong1): 
    4 pin4 O (strong0 strong1): 
    5 pin5 O (strong0 strong1): 
    6 pin6 I (strong0 strong1): 0x6000010018c0 cpu.regfile.reg_idx
    7 pin7 I (strong0 strong1): 0x600001001a00 cpu.regfile._ivl_58
NetArrayDq: _ivl_63 array=A
    0 pin0 O (strong0 strong1): 0x600001001a80 cpu.regfile._ivl_62
    1 pin1 I (strong0 strong1): 0x600001001a60 cpu.regfile._ivl_64
NetConcat: _ivl_65 #(0,0,0) scope=cpu.regfile width=5
    0 pin0 O (strong0 strong1): 0x600001001a60 cpu.regfile._ivl_64
    1 pin1 I (strong0 strong1): 0x600001002280 cpu.regfile.reg_thr
    2 pin2 I (strong0 strong1): 0x600001001a40 cpu.regfile._ivl_67
constant 2'd0: _ivl_66 #(.,.,.)
    0 pin0 O (strong0 strong1): 0x600001001a40 cpu.regfile._ivl_67
constant 8'd0: _ivl_69 #(.,.,.)
    0 pin0 O (strong0 strong1): 0x600001001ac0 cpu.regfile._ivl_68
Multiplexer (NetMux): _ivl_71 width=8 swidth=1 size=2 scope=cpu.regfile
    0 pin0 O (strong0 strong1): 0x600001001ae0 cpu.regfile._ivl_70
    1 pin1 I (strong0 strong1): 0x600001001a20 cpu.regfile._ivl_60
    2 pin2 I (strong0 strong1): 0x600001001ac0 cpu.regfile._ivl_68
    3 pin3 I (strong0 strong1): 0x600001001a80 cpu.regfile._ivl_62
Multiplexer (NetMux): _ivl_73 width=8 swidth=1 size=2 scope=cpu.regfile
    0 pin0 O (strong0 strong1): 0x600001001b00 cpu.regfile._ivl_72
    1 pin1 I (strong0 strong1): 0x600001001980 cpu.regfile._ivl_50
    2 pin2 I (strong0 strong1): 0x600001001ae0 cpu.regfile._ivl_70
    3 pin3 I (strong0 strong1): 0x6000010019e0 cpu.regfile._ivl_52
Multiplexer (NetMux): _ivl_75 width=8 swidth=1 size=2 scope=cpu.regfile
    0 pin0 O (strong0 strong1): 0x6000010023e0 cpu.regfile.idx
    1 pin1 I (strong0 strong1): 0x6000010018e0 cpu.regfile._ivl_40
    2 pin2 I (strong0 strong1): 0x600001001b00 cpu.regfile._ivl_72
    3 pin3 I (strong0 strong1): 0x600001001940 cpu.regfile._ivl_42
logic: not #(0x0,0x0,0x0) _ivl_57 scope=cpu
    0 pin0 O (strong0 strong1): 0x600001001b80 cpu._ivl_56
    1 pin1 I (strong0 strong1): 0x6000010012e0 cpu.store
logic: and #(0x0,0x0,0x0) _ivl_59 scope=cpu
    0 pin0 O (strong0 strong1): 0x600001001c20 cpu._ivl_58
    1 pin1 I (strong0 strong1): 0x600001001320 cpu.load
    2 pin2 I (strong0 strong1): 0x600001001b80 cpu._ivl_56
logic: and #(0x0,0x0,0x0) _ivl_61 scope=cpu
    0 pin0 O (strong0 strong1): 0x600001001be0 cpu.regfile.reg_we
    1 pin1 I (strong0 strong1): 0x600001001c20 cpu._ivl_58
    2 pin2 I (strong0 strong1): 0x600001001120 cpu.sync
NetPartSelect(VP): _ivl_62 #(.,.,.) off=13 wid=2
    0 pin0 O (strong0 strong1): 0x6000010015e0 cpu.regfile.reg_src
    1 pin1 I (strong0 strong1): 0x6000010011a0 cpu.control
NetPartSelect(VP): _ivl_64 #(.,.,.) off=11 wid=2
    0 pin0 O (strong0 strong1): 0x600001001c40 cpu.regfile.reg_dst
    1 pin1 I (strong0 strong1): 0x6000010011a0 cpu.control
NetPartSelect(VP): _ivl_66 #(.,.,.) off=0 wid=2
    0 pin0 O (strong0 strong1): 0x600001001540 cpu._ivl_67
    1 pin1 I (strong0 strong1): 0x6000010011a0 cpu.control
NetPartSelect(VP): _ivl_68 #(.,.,.) off=16 wid=2
    0 pin0 O (strong0 strong1): 0x600001001ca0 cpu._ivl_69
    1 pin1 I (strong0 strong1): 0x600001001340 cpu.bus_op
logic: and #(0x0,0x0,0x0) _ivl_71 scope=cpu
    0 pin0 O (strong0 strong1): 0x6000010018c0 cpu.regfile.reg_idx
    1 pin1 I (strong0 strong1): 0x600001001540 cpu._ivl_67
    2 pin2 I (strong0 strong1): 0x600001001ca0 cpu._ivl_69
NetPartSelect(VP): _ivl_0 #(.,.,.) off=8 wid=1
    0 pin0 O (strong0 strong1): 0x600001001d40 cpu.alu.shift
    1 pin1 I (strong0 strong1): 0x600001001d20 cpu.alu_op
NetPartSelect(VP): _ivl_2 #(.,.,.) off=7 wid=1
    0 pin0 O (strong0 strong1): 0x600001001ce0 cpu.alu.right
    1 pin1 I (strong0 strong1): 0x600001001d20 cpu.alu_op
constant 8'd0: _ivl_5 #(.,.,.)
    0 pin0 O (strong0 strong1): 0x600001001da0 cpu.alu._ivl_4
LPM_COMPARE (NetCompare unsigned): _ivl_7
    0 pin0 O (strong0 strong1): 
    1 pin1 O (strong0 strong1): 
    2 pin2 O (strong0 strong1): 0x600001001de0 cpu.alu_Z
    3 pin3 O (strong0 strong1): 
    4 pin4 O (strong0 strong1): 
    5 pin5 O (strong0 strong1): 
    6 pin6 I (strong0 strong1): 0x600001001dc0 cpu.regfile.dst
    7 pin7 I (strong0 strong1): 0x600001001da0 cpu.alu._ivl_4
NetPartSelect(VP): _ivl_8 #(.,.,.) off=7 wid=1
    0 pin0 O (strong0 strong1): 0x600001001e00 cpu.alu_N
    1 pin1 I (strong0 strong1): 0x600001001dc0 cpu.regfile.dst
NetPartSelect(VP): _ivl_10 #(.,.,.) off=7 wid=1
    0 pin0 O (strong0 strong1): 0x600001001e40 cpu.alu._ivl_11
    1 pin1 I (strong0 strong1): 0x600001001e20 cpu.alu.alu_ai
NetPartSelect(VP): _ivl_12 #(.,.,.) off=7 wid=1
    0 pin0 O (strong0 strong1): 0x600001001e80 cpu.alu._ivl_13
    1 pin1 I (strong0 strong1): 0x600001001e60 cpu.alu.alu_bi
logic: xor #(0x0,0x0,0x0) _ivl_15 scope=cpu.alu
    0 pin0 O (strong0 strong1): 0x600001001ea0 cpu.alu._ivl_14
    1 pin1 I (strong0 strong1): 0x600001001e40 cpu.alu._ivl_11
    2 pin2 I (strong0 strong1): 0x600001001e80 cpu.alu._ivl_13
logic: xor #(0x0,0x0,0x0) _ivl_17 scope=cpu.alu
    0 pin0 O (strong0 strong1): 0x600001001ec0 cpu.alu._ivl_16
    1 pin1 I (strong0 strong1): 0x600001001ea0 cpu.alu._ivl_14
    2 pin2 I (strong0 strong1): 0x600001001ee0 cpu.alu_C
logic: xor #(0x0,0x0,0x0) _ivl_19 scope=cpu.alu
    0 pin0 O (strong0 strong1): 0x600001001f00 cpu.alu_V
    1 pin1 I (strong0 strong1): 0x600001001ec0 cpu.alu._ivl_16
    2 pin2 I (strong0 strong1): 0x600001001e00 cpu.alu_N
anyedge -> _ivl_20; 
    0 pin0 I (strong0 strong1): 0x600001001d20 cpu.alu_op
    1 pin1 I (strong0 strong1): 0x600001002000 cpu.regfile.src
    2 pin2 I (strong0 strong1): 0x600001002360 cpu.DR
    3 pin3 I (strong0 strong1): 0x6000010022a0 cpu.S
    4 pin4 I (strong0 strong1): 0x600001002080 cpu.C
    5 pin5 I (strong0 strong1): 0x600001001e20 cpu.alu.alu_ai
    6 pin6 I (strong0 strong1): 0x600001001e60 cpu.alu.alu_bi
    7 pin7 I (strong0 strong1): 0x6000010020a0 cpu.alu.alu_ci
    8 pin8 I (strong0 strong1): 0x600001001d40 cpu.alu.shift
    9 pin9 I (strong0 strong1): 0x600001001ce0 cpu.alu.right
    10 pin10 I (strong0 strong1): 0x6000010020c0 cpu.alu.alu_si
    11 pin11 I (strong0 strong1): 0x600001001dc0 cpu.regfile.dst
    12 pin12 I (strong0 strong1): 0x600001002320 cpu.DI
NetConcat: _ivl_1 #(0,0,0) scope=cpu.ab width=24
    0 pin0 O (strong0 strong1): 0x600001001860 cpu.AB
    1 pin1 I (strong0 strong1): 0x600001001580 cpu.ab.ABL
    2 pin2 I (strong0 strong1): 0x6000010012a0 cpu.ab.ABH
    3 pin3 I (strong0 strong1): 0x600001001f20 cpu.ab.AB3
NetPartSelect(VP): _ivl_2 #(.,.,.) off=0 wid=1
    0 pin0 O (strong0 strong1): 0x600001001f60 cpu.ab.abl_ci
    1 pin1 I (strong0 strong1): 0x600001001c80 cpu.ab_op
NetPartSelect(VP): _ivl_4 #(.,.,.) off=9 wid=1
    0 pin0 O (strong0 strong1): 0x600001001fc0 cpu.ab._ivl_5
    1 pin1 I (strong0 strong1): 0x600001001c80 cpu.ab_op
logic: and #(0x0,0x0,0x0) _ivl_7 scope=cpu.ab
    0 pin0 O (strong0 strong1): 0x600001001fa0 cpu.ab.abh_ci
    1 pin1 I (strong0 strong1): 0x600001001fc0 cpu.ab._ivl_5
    2 pin2 I (strong0 strong1): 0x600001002040 cpu.ab.abl_co
posedge -> _ivl_10; 
    0 pin0 I (strong0 strong1): 0x6000010020e0 cpu.clk
anyedge -> _ivl_12; 
    0 pin0 I (strong0 strong1): 0x600001001c80 cpu.ab_op
    1 pin1 I (strong0 strong1): 0x600001002280 cpu.regfile.reg_thr
    2 pin2 I (strong0 strong1): 0x6000010022a0 cpu.S
    3 pin3 I (strong0 strong1): 0x6000010022c0 cpu.ab.PCT
    4 pin4 I (strong0 strong1): 0x600001002260 cpu.ABWDTH
    5 pin5 I (strong0 strong1): 0x600001002320 cpu.DI
    6 pin6 I (strong0 strong1): 0x600001002360 cpu.DR
    7 pin7 I (strong0 strong1): 0x600001002380 cpu.D3
    8 pin8 I (strong0 strong1): 0x600001002240 cpu.ab.ab_hold
anyedge -> _ivl_14; 
    0 pin0 I (strong0 strong1): 0x600001001c80 cpu.ab_op
    1 pin1 I (strong0 strong1): 0x6000010023a0 cpu.ab.base
    2 pin2 I (strong0 strong1): 0x600001001f60 cpu.ab.abl_ci
    3 pin3 I (strong0 strong1): 0x6000010023e0 cpu.regfile.idx
    4 pin4 I (strong0 strong1): 0x600001002320 cpu.DI
anyedge -> _ivl_16; 
    0 pin0 I (strong0 strong1): 0x600001001c80 cpu.ab_op
    1 pin1 I (strong0 strong1): 0x6000010023a0 cpu.ab.base
    2 pin2 I (strong0 strong1): 0x600001001fa0 cpu.ab.abh_ci
anyedge -> _ivl_18; 
    0 pin0 I (strong0 strong1): 0x600001001c80 cpu.ab_op
    1 pin1 I (strong0 strong1): 0x6000010023a0 cpu.ab.base
    2 pin2 I (strong0 strong1): 0x600001002520 cpu.ab.abh_co
NetArrayDq: _ivl_73 array=PC
    0 pin0 O (strong0 strong1): 0x6000010022c0 cpu.ab.PCT
    1 pin1 I (strong0 strong1): 0x600001002020 cpu._ivl_74
NetConcat: _ivl_75 #(0,0,0) scope=cpu width=5
    0 pin0 O (strong0 strong1): 0x600001002020 cpu._ivl_74
    1 pin1 I (strong0 strong1): 0x600001002280 cpu.regfile.reg_thr
    2 pin2 I (strong0 strong1): 0x600001001b20 cpu._ivl_77
constant 2'd0: _ivl_76 #(.,.,.)
    0 pin0 O (strong0 strong1): 0x600001001b20 cpu._ivl_77
NetPartSelect(VP): _ivl_78 #(.,.,.) off=0 wid=1
    0 pin0 O (strong0 strong1): 0x600001002100 cpu._ivl_79
    1 pin1 I (strong0 strong1): 0x600001001400 cpu.we_op
NetPartSelect(VP): _ivl_80 #(.,.,.) off=1 wid=1
    0 pin0 O (strong0 strong1): 0x600001002060 cpu._ivl_81
    1 pin1 I (strong0 strong1): 0x600001001400 cpu.we_op
logic: and #(0x0,0x0,0x0) _ivl_83 scope=cpu
    0 pin0 O (strong0 strong1): 0x600001002400 cpu._ivl_82
    1 pin1 I (strong0 strong1): 0x600001002060 cpu._ivl_81
    2 pin2 I (strong0 strong1): 0x6000010012e0 cpu.store
logic: or #(0x0,0x0,0x0) _ivl_85 scope=cpu
    0 pin0 O (strong0 strong1): 0x600001001660 cpu.WE
    1 pin1 I (strong0 strong1): 0x600001002100 cpu._ivl_79
    2 pin2 I (strong0 strong1): 0x600001002400 cpu._ivl_82
NetPartSelect(VP): _ivl_86 #(.,.,.) off=8 wid=1
    0 pin0 O (strong0 strong1): 0x6000010024e0 cpu._ivl_87
    1 pin1 I (strong0 strong1): 0x6000010024a0 cpu.DIHOLD
NetPartSelect(VP): _ivl_88 #(.,.,.) off=0 wid=8
    0 pin0 O (strong0 strong1): 0x6000010013a0 cpu._ivl_89
    1 pin1 I (strong0 strong1): 0x6000010024a0 cpu.DIHOLD
Multiplexer (NetMux): _ivl_91 width=8 swidth=1 size=2 scope=cpu
    0 pin0 O (strong0 strong1): 0x600001002500 cpu.IR
    1 pin1 I (strong0 strong1): 0x6000010024e0 cpu._ivl_87
    2 pin2 I (strong0 strong1): 0x600001002320 cpu.DI
    3 pin3 I (strong0 strong1): 0x6000010013a0 cpu._ivl_89
NetPartSelect(VP): _ivl_92 #(.,.,.) off=0 wid=6
    0 pin0 O (strong0 strong1): 0x600001002560 cpu.init_state
    1 pin1 I (strong0 strong1): 0x600001002540 cpu.decode
anyedge -> _ivl_100; 
    0 pin0 I (strong0 strong1): 0x600001001480 cpu.do_op
    1 pin1 I (strong0 strong1): 0x600001001dc0 cpu.regfile.dst
    2 pin2 I (strong0 strong1): 0x6000010026a0 cpu.php
    3 pin3 I (strong0 strong1): 0x6000010004a0 cpu.P
    4 pin4 I (strong0 strong1): 0x600001002280 cpu.regfile.reg_thr
    5 pin5 I (strong0 strong1): 0x600001002700 cpu.PC<0>
    6 pin6 I (strong0 strong1): 0x600001002720 cpu.PC<1>
    7 pin7 I (strong0 strong1): 0x600001002760 cpu.PC<2>
    8 pin8 I (strong0 strong1): 0x600001002780 cpu.PC<3>
    9 pin9 I (strong0 strong1): 0x600001002740 cpu.PC<4>
    10 pin10 I (strong0 strong1): 0x6000010027a0 cpu.PC<5>
    11 pin11 I (strong0 strong1): 0x6000010027c0 cpu.PC<6>
    12 pin12 I (strong0 strong1): 0x6000010027e0 cpu.PC<7>
anyedge -> _ivl_118; 
    0 pin0 I (strong0 strong1): 0x600001002580 cpu.cond_code
    1 pin1 I (strong0 strong1): 0x600001000540 cpu.N
    2 pin2 I (strong0 strong1): 0x600001000560 cpu.V
    3 pin3 I (strong0 strong1): 0x600001002080 cpu.C
    4 pin4 I (strong0 strong1): 0x6000010004e0 cpu.Z
anyedge -> _ivl_122; 
    0 pin0 I (strong0 strong1): 0x600001001100 cpu.state
    1 pin1 I (strong0 strong1): 0x600001003c80 cpu.cond
    2 pin2 I (strong0 strong1): 0x600001002320 cpu.DI
    3 pin3 I (strong0 strong1): 0x600001003cc0 cpu.rti
    4 pin4 I (strong0 strong1): 0x600001002500 cpu.IR
    5 pin5 I (strong0 strong1): 0x600001003d60 cpu.PREFIX
anyedge -> _ivl_126; 
    0 pin0 I (strong0 strong1): 0x600001002500 cpu.IR
    1 pin1 I (strong0 strong1): 0x600001002260 cpu.ABWDTH
ELABORATED BRANCHES:
ELABORATED PROCESSES:
always  /* cpu.v:506 in cpu */
  (* _ivl_schedule_push = 'sd1 *)
  @(_ivl_126)  // cpu.v:506
    case (IR[7:0])
      8'd109:
          {decode} = {<FLAG_ADD=2'd1, wid=2>, <LDA=2'd1, wid=2>, <SRC_A=2'd3, wid=2>, <DST_A=2'd3, wid=2>, <ALU_ADC=9'd6, wid=9>, <IZ=2'd0, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd125:
          {decode} = {<FLAG_ADD=2'd1, wid=2>, <LDA=2'd1, wid=2>, <SRC_A=2'd3, wid=2>, <DST_A=2'd3, wid=2>, <ALU_ADC=9'd6, wid=9>, <IX=2'd1, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd121:
          {decode} = {<FLAG_ADD=2'd1, wid=2>, <LDA=2'd1, wid=2>, <SRC_A=2'd3, wid=2>, <DST_A=2'd3, wid=2>, <ALU_ADC=9'd6, wid=9>, <IY=2'd2, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd105:
          {decode} = 25'd12453377;
      8'd101:
          {decode} = 25'd12453380;
      8'd114:
          {decode} = 25'd12453393;
      8'd97:
          {decode} = 25'd12453457;
      8'd117:
          {decode} = 25'd12453444;
      8'd113:
          {decode} = 25'd12453521;
      8'd237:
          {decode} = {<FLAG_ADD=2'd1, wid=2>, <LDA=2'd1, wid=2>, <SRC_A=2'd3, wid=2>, <DST_A=2'd3, wid=2>, <ALU_SBC=9'd14, wid=9>, <IZ=2'd0, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd253:
          {decode} = {<FLAG_ADD=2'd1, wid=2>, <LDA=2'd1, wid=2>, <SRC_A=2'd3, wid=2>, <DST_A=2'd3, wid=2>, <ALU_SBC=9'd14, wid=9>, <IX=2'd1, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd249:
          {decode} = {<FLAG_ADD=2'd1, wid=2>, <LDA=2'd1, wid=2>, <SRC_A=2'd3, wid=2>, <DST_A=2'd3, wid=2>, <ALU_SBC=9'd14, wid=9>, <IY=2'd2, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd233:
          {decode} = 25'd12455425;
      8'd229:
          {decode} = 25'd12455428;
      8'd242:
          {decode} = 25'd12455441;
      8'd225:
          {decode} = 25'd12455505;
      8'd245:
          {decode} = 25'd12455492;
      8'd241:
          {decode} = 25'd12455569;
      8'd45:
          {decode} = {<FLAG____=2'd0, wid=2>, <LDA=2'd1, wid=2>, <SRC_A=2'd3, wid=2>, <DST_A=2'd3, wid=2>, <ALU_AND=9'd80, wid=9>, <IZ=2'd0, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd61:
          {decode} = {<FLAG____=2'd0, wid=2>, <LDA=2'd1, wid=2>, <SRC_A=2'd3, wid=2>, <DST_A=2'd3, wid=2>, <ALU_AND=9'd80, wid=9>, <IX=2'd1, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd57:
          {decode} = {<FLAG____=2'd0, wid=2>, <LDA=2'd1, wid=2>, <SRC_A=2'd3, wid=2>, <DST_A=2'd3, wid=2>, <ALU_AND=9'd80, wid=9>, <IY=2'd2, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd41:
          {decode} = 25'd4083713;
      8'd37:
          {decode} = 25'd4083716;
      8'd50:
          {decode} = 25'd4083729;
      8'd33:
          {decode} = 25'd4083793;
      8'd53:
          {decode} = 25'd4083780;
      8'd49:
          {decode} = 25'd4083857;
      8'd13:
          {decode} = {<FLAG____=2'd0, wid=2>, <LDA=2'd1, wid=2>, <SRC_A=2'd3, wid=2>, <DST_A=2'd3, wid=2>, <ALU_ORA=9'd64, wid=9>, <IZ=2'd0, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd29:
          {decode} = {<FLAG____=2'd0, wid=2>, <LDA=2'd1, wid=2>, <SRC_A=2'd3, wid=2>, <DST_A=2'd3, wid=2>, <ALU_ORA=9'd64, wid=9>, <IX=2'd1, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd25:
          {decode} = {<FLAG____=2'd0, wid=2>, <LDA=2'd1, wid=2>, <SRC_A=2'd3, wid=2>, <DST_A=2'd3, wid=2>, <ALU_ORA=9'd64, wid=9>, <IY=2'd2, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd9:
          {decode} = 25'd4079617;
      8'd5:
          {decode} = 25'd4079620;
      8'd18:
          {decode} = 25'd4079633;
      8'd1:
          {decode} = 25'd4079697;
      8'd21:
          {decode} = 25'd4079684;
      8'd17:
          {decode} = 25'd4079761;
      8'd173:
          {decode} = {<FLAG____=2'd0, wid=2>, <LDA=2'd1, wid=2>, <SRC_A=2'd3, wid=2>, <DST_A=2'd3, wid=2>, <ALU_LDA=9'd16, wid=9>, <IZ=2'd0, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd189:
          {decode} = {<FLAG____=2'd0, wid=2>, <LDA=2'd1, wid=2>, <SRC_A=2'd3, wid=2>, <DST_A=2'd3, wid=2>, <ALU_LDA=9'd16, wid=9>, <IX=2'd1, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd185:
          {decode} = {<FLAG____=2'd0, wid=2>, <LDA=2'd1, wid=2>, <SRC_A=2'd3, wid=2>, <DST_A=2'd3, wid=2>, <ALU_LDA=9'd16, wid=9>, <IY=2'd2, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd169:
          {decode} = 25'd4067329;
      8'd165:
          {decode} = 25'd4067332;
      8'd178:
          {decode} = 25'd4067345;
      8'd161:
          {decode} = 25'd4067409;
      8'd181:
          {decode} = 25'd4067396;
      8'd177:
          {decode} = 25'd4067473;
      8'd205:
          {decode} = {<FLAG_CMP=2'd2, wid=2>, <NOP=2'd0, wid=2>, <SRC_A=2'd3, wid=2>, <DST__=2'bxx, wid=2>, <ALU_CMP=9'd13, wid=9>, <IZ=2'd0, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd221:
          {decode} = {<FLAG_CMP=2'd2, wid=2>, <NOP=2'd0, wid=2>, <SRC_A=2'd3, wid=2>, <DST__=2'bxx, wid=2>, <ALU_CMP=9'd13, wid=9>, <IX=2'd1, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd217:
          {decode} = {<FLAG_CMP=2'd2, wid=2>, <NOP=2'd0, wid=2>, <SRC_A=2'd3, wid=2>, <DST__=2'bxx, wid=2>, <ALU_CMP=9'd13, wid=9>, <IY=2'd2, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd201:
          {decode} = 25'b100011xx00000110100000001;
      8'd197:
          {decode} = 25'b100011xx00000110100000100;
      8'd210:
          {decode} = 25'b100011xx00000110100010001;
      8'd193:
          {decode} = 25'b100011xx00000110101010001;
      8'd213:
          {decode} = 25'b100011xx00000110101000100;
      8'd209:
          {decode} = 25'b100011xx00000110110010001;
      8'd77:
          {decode} = {<FLAG____=2'd0, wid=2>, <LDA=2'd1, wid=2>, <SRC_A=2'd3, wid=2>, <DST_A=2'd3, wid=2>, <ALU_EOR=9'd96, wid=9>, <IZ=2'd0, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd93:
          {decode} = {<FLAG____=2'd0, wid=2>, <LDA=2'd1, wid=2>, <SRC_A=2'd3, wid=2>, <DST_A=2'd3, wid=2>, <ALU_EOR=9'd96, wid=9>, <IX=2'd1, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd89:
          {decode} = {<FLAG____=2'd0, wid=2>, <LDA=2'd1, wid=2>, <SRC_A=2'd3, wid=2>, <DST_A=2'd3, wid=2>, <ALU_EOR=9'd96, wid=9>, <IY=2'd2, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd73:
          {decode} = 25'd4087809;
      8'd69:
          {decode} = 25'd4087812;
      8'd82:
          {decode} = 25'd4087825;
      8'd65:
          {decode} = 25'd4087889;
      8'd85:
          {decode} = 25'd4087876;
      8'd81:
          {decode} = 25'd4087953;
      8'd141:
          {decode} = {<FLAG____=2'd0, wid=2>, <STA=2'd2, wid=2>, <SRC_A=2'd3, wid=2>, <DST__=2'bxx, wid=2>, <ALU_REG=9'd0, wid=9>, <IZ=2'd0, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd157:
          {decode} = {<FLAG____=2'd0, wid=2>, <STA=2'd2, wid=2>, <SRC_A=2'd3, wid=2>, <DST__=2'bxx, wid=2>, <ALU_REG=9'd0, wid=9>, <IX=2'd1, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd153:
          {decode} = {<FLAG____=2'd0, wid=2>, <STA=2'd2, wid=2>, <SRC_A=2'd3, wid=2>, <DST__=2'bxx, wid=2>, <ALU_REG=9'd0, wid=9>, <IY=2'd2, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd133:
          {decode} = 25'b001011xx00000000000000100;
      8'd146:
          {decode} = 25'b001011xx00000000000010001;
      8'd129:
          {decode} = 25'b001011xx00000000001010001;
      8'd149:
          {decode} = 25'b001011xx00000000001000100;
      8'd145:
          {decode} = 25'b001011xx00000000010010001;
      8'd10:
          {decode} = 25'd4128768;
      8'd74:
          {decode} = 25'd4161536;
      8'd42:
          {decode} = 25'd4129536;
      8'd106:
          {decode} = 25'd4162304;
      8'd14:
          {decode} = {<FLAG____=2'd0, wid=2>, <RMW=2'd3, wid=2>, <SRC__=2'bxx, wid=2>, <DST__=2'bxx, wid=2>, <ALU_ASLM=9'd272, wid=9>, <IZ=2'd0, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABWW=6'd36, wid=6>) : (<ABW0=6'd28, wid=6>)};
      8'd30:
          {decode} = {<FLAG____=2'd0, wid=2>, <RMW=2'd3, wid=2>, <SRC__=2'bxx, wid=2>, <DST__=2'bxx, wid=2>, <ALU_ASLM=9'd272, wid=9>, <IX=2'd1, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABWW=6'd36, wid=6>) : (<ABW0=6'd28, wid=6>)};
      8'd6:
          {decode} = 25'b0011xxxx10001000000011011;
      8'd22:
          {decode} = 25'b0011xxxx10001000001011011;
      8'd78:
          {decode} = {<FLAG____=2'd0, wid=2>, <RMW=2'd3, wid=2>, <SRC__=2'bxx, wid=2>, <DST__=2'bxx, wid=2>, <ALU_LSRM=9'd400, wid=9>, <IZ=2'd0, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABWW=6'd36, wid=6>) : (<ABW0=6'd28, wid=6>)};
      8'd94:
          {decode} = {<FLAG____=2'd0, wid=2>, <RMW=2'd3, wid=2>, <SRC__=2'bxx, wid=2>, <DST__=2'bxx, wid=2>, <ALU_LSRM=9'd400, wid=9>, <IX=2'd1, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABWW=6'd36, wid=6>) : (<ABW0=6'd28, wid=6>)};
      8'd70:
          {decode} = 25'b0011xxxx11001000000011011;
      8'd86:
          {decode} = 25'b0011xxxx11001000001011011;
      8'd46:
          {decode} = {<FLAG____=2'd0, wid=2>, <RMW=2'd3, wid=2>, <SRC__=2'bxx, wid=2>, <DST__=2'bxx, wid=2>, <ALU_ROLM=9'd275, wid=9>, <IZ=2'd0, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABWW=6'd36, wid=6>) : (<ABW0=6'd28, wid=6>)};
      8'd62:
          {decode} = {<FLAG____=2'd0, wid=2>, <RMW=2'd3, wid=2>, <SRC__=2'bxx, wid=2>, <DST__=2'bxx, wid=2>, <ALU_ROLM=9'd275, wid=9>, <IX=2'd1, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABWW=6'd36, wid=6>) : (<ABW0=6'd28, wid=6>)};
      8'd38:
          {decode} = 25'b0011xxxx10001001100011011;
      8'd54:
          {decode} = 25'b0011xxxx10001001101011011;
      8'd110:
          {decode} = {<FLAG____=2'd0, wid=2>, <RMW=2'd3, wid=2>, <SRC__=2'bxx, wid=2>, <DST__=2'bxx, wid=2>, <ALU_RORM=9'd403, wid=9>, <IZ=2'd0, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABWW=6'd36, wid=6>) : (<ABW0=6'd28, wid=6>)};
      8'd126:
          {decode} = {<FLAG____=2'd0, wid=2>, <RMW=2'd3, wid=2>, <SRC__=2'bxx, wid=2>, <DST__=2'bxx, wid=2>, <ALU_RORM=9'd403, wid=9>, <IX=2'd1, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABWW=6'd36, wid=6>) : (<ABW0=6'd28, wid=6>)};
      8'd102:
          {decode} = 25'b0011xxxx11001001100011011;
      8'd118:
          {decode} = 25'b0011xxxx11001001101011011;
      8'd144:
          {decode} = 25'b0000xxxxxxxxxxxxx00001000;
      8'd176:
          {decode} = 25'b0000xxxxxxxxxxxxx00001000;
      8'd240:
          {decode} = 25'b0000xxxxxxxxxxxxx00001000;
      8'd48:
          {decode} = 25'b0000xxxxxxxxxxxxx00001000;
      8'd208:
          {decode} = 25'b0000xxxxxxxxxxxxx00001000;
      8'd16:
          {decode} = 25'b0000xxxxxxxxxxxxx00001000;
      8'd128:
          {decode} = 25'b0000xxxxxxxxxxxxx00001000;
      8'd80:
          {decode} = 25'b0000xxxxxxxxxxxxx00001000;
      8'd112:
          {decode} = 25'b0000xxxxxxxxxxxxx00001000;
      8'd44:
          {decode} = {<FLAG_BIT=2'd3, wid=2>, <NOP=2'd0, wid=2>, <SRC_A=2'd3, wid=2>, <DST__=2'bxx, wid=2>, <ALU_AND=9'd80, wid=9>, <IZ=2'd0, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd60:
          {decode} = {<FLAG_BIT=2'd3, wid=2>, <NOP=2'd0, wid=2>, <SRC_A=2'd3, wid=2>, <DST__=2'bxx, wid=2>, <ALU_AND=9'd80, wid=9>, <IX=2'd1, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd137:
          {decode} = 25'b110011xx00101000000000001;
      8'd36:
          {decode} = 25'b110011xx00101000000000100;
      8'd52:
          {decode} = 25'b110011xx00101000001000100;
      8'd24:
          {decode} = 25'b0000xxxxxxxxxxxxx00000000;
      8'd216:
          {decode} = 25'b0000xxxxxxxxxxxxx00000000;
      8'd88:
          {decode} = 25'b0000xxxxxxxxxxxxx00000000;
      8'd184:
          {decode} = 25'b0000xxxxxxxxxxxxx00000000;
      8'd56:
          {decode} = 25'b0000xxxxxxxxxxxxx00000000;
      8'd248:
          {decode} = 25'b0000xxxxxxxxxxxxx00000000;
      8'd120:
          {decode} = 25'b0000xxxxxxxxxxxxx00000000;
      8'd234:
          {decode} = 25'b0000xxxxxxxxxxxxx00000000;
      8'd236:
          {decode} = {<FLAG_CMP=2'd2, wid=2>, <NOP=2'd0, wid=2>, <SRC_X=2'd1, wid=2>, <DST__=2'bxx, wid=2>, <ALU_CMP=9'd13, wid=9>, <IZ=2'd0, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd224:
          {decode} = 25'b100001xx00000110100000001;
      8'd228:
          {decode} = 25'b100001xx00000110100000100;
      8'd204:
          {decode} = {<FLAG_CMP=2'd2, wid=2>, <NOP=2'd0, wid=2>, <SRC_Y=2'd2, wid=2>, <DST__=2'bxx, wid=2>, <ALU_CMP=9'd13, wid=9>, <IZ=2'd0, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd192:
          {decode} = 25'b100010xx00000110100000001;
      8'd196:
          {decode} = 25'b100010xx00000110100000100;
      8'd206:
          {decode} = {<FLAG____=2'd0, wid=2>, <RMW=2'd3, wid=2>, <SRC__=2'bxx, wid=2>, <DST__=2'bxx, wid=2>, <ALU_DECM=9'd24, wid=9>, <IZ=2'd0, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABWW=6'd36, wid=6>) : (<ABW0=6'd28, wid=6>)};
      8'd222:
          {decode} = {<FLAG____=2'd0, wid=2>, <RMW=2'd3, wid=2>, <SRC__=2'bxx, wid=2>, <DST__=2'bxx, wid=2>, <ALU_DECM=9'd24, wid=9>, <IX=2'd1, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABWW=6'd36, wid=6>) : (<ABW0=6'd28, wid=6>)};
      8'd198:
          {decode} = 25'b0011xxxx00001100000011011;
      8'd214:
          {decode} = 25'b0011xxxx00001100001011011;
      8'd238:
          {decode} = {<FLAG____=2'd0, wid=2>, <RMW=2'd3, wid=2>, <SRC__=2'bxx, wid=2>, <DST__=2'bxx, wid=2>, <ALU_INCM=9'd17, wid=9>, <IZ=2'd0, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABWW=6'd36, wid=6>) : (<ABW0=6'd28, wid=6>)};
      8'd254:
          {decode} = {<FLAG____=2'd0, wid=2>, <RMW=2'd3, wid=2>, <SRC__=2'bxx, wid=2>, <DST__=2'bxx, wid=2>, <ALU_INCM=9'd17, wid=9>, <IX=2'd1, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABWW=6'd36, wid=6>) : (<ABW0=6'd28, wid=6>)};
      8'd230:
          {decode} = 25'b0011xxxx00001000100011011;
      8'd246:
          {decode} = 25'b0011xxxx00001000101011011;
      8'd58:
          {decode} = 25'd4065280;
      8'd202:
          {decode} = 25'd2754560;
      8'd136:
          {decode} = 25'd3409920;
      8'd26:
          {decode} = 25'd4063488;
      8'd232:
          {decode} = 25'd2752768;
      8'd200:
          {decode} = 25'd3408128;
      8'd170:
          {decode} = 25'd3801088;
      8'd168:
          {decode} = 25'd3932160;
      8'd186:
          {decode} = 25'b0001xx0100111000000000000;
      8'd138:
          {decode} = 25'd3014656;
      8'd154:
          {decode} = 25'b000001xx00000000000000000;
      8'd152:
          {decode} = 25'd3538944;
      8'd0:
          {decode} = 25'b0000xxxxxxxxxxxxx00010100;
      8'd76:
          {decode} = {<FLAG____=2'd0, wid=2>, <NOP=2'd0, wid=2>, <SRC__=2'bxx, wid=2>, <DST__=2'bxx, wid=2>, <ALU_____=9'bxxxxxxxxx, wid=9>, <IZ=2'd0, wid=2>, ((ABWDTH)==(1'd1)) ? (<JMPW=6'd33, wid=6>) : (<JMP0=6'd15, wid=6>)};
      8'd108:
          {decode} = {<FLAG____=2'd0, wid=2>, <NOP=2'd0, wid=2>, <SRC__=2'bxx, wid=2>, <DST__=2'bxx, wid=2>, <ALU_____=9'bxxxxxxxxx, wid=9>, <IZ=2'd0, wid=2>, ((ABWDTH)==(1'd1)) ? (<INDW=6'd34, wid=6>) : (<IND0=6'd25, wid=6>)};
      8'd124:
          {decode} = {<FLAG____=2'd0, wid=2>, <NOP=2'd0, wid=2>, <SRC__=2'bxx, wid=2>, <DST__=2'bxx, wid=2>, <ALU_____=9'bxxxxxxxxx, wid=9>, <IX=2'd1, wid=2>, ((ABWDTH)==(1'd1)) ? (<INDW=6'd34, wid=6>) : (<IND0=6'd25, wid=6>)};
      8'd32:
          {decode} = {<FLAG____=2'd0, wid=2>, <NOP=2'd0, wid=2>, <SRC__=2'bxx, wid=2>, <DST__=2'bxx, wid=2>, <ALU_____=9'bxxxxxxxxx, wid=9>, <IZ=2'd0, wid=2>, ((ABWDTH)==(1'd1)) ? (<JSRW=6'd37, wid=6>) : (<JSR0=6'd9, wid=6>)};
      8'd64:
          {decode} = 25'b0000xxxxxxxxxxxxx00011000;
      8'd96:
          {decode} = 25'b0000xxxxxxxxxxxxx00001100;
      8'd174:
          {decode} = {<FLAG____=2'd0, wid=2>, <LDA=2'd1, wid=2>, <SRC__=2'bxx, wid=2>, <DST_X=2'd1, wid=2>, <ALU_LDA=9'd16, wid=9>, <IZ=2'd0, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd190:
          {decode} = {<FLAG____=2'd0, wid=2>, <LDA=2'd1, wid=2>, <SRC__=2'bxx, wid=2>, <DST_X=2'd1, wid=2>, <ALU_LDA=9'd16, wid=9>, <IY=2'd2, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd162:
          {decode} = 25'b0001xx0100001000000000001;
      8'd166:
          {decode} = 25'b0001xx0100001000000000100;
      8'd182:
          {decode} = 25'b0001xx0100001000010000100;
      8'd172:
          {decode} = {<FLAG____=2'd0, wid=2>, <LDA=2'd1, wid=2>, <SRC__=2'bxx, wid=2>, <DST_Y=2'd2, wid=2>, <ALU_LDA=9'd16, wid=9>, <IZ=2'd0, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd188:
          {decode} = {<FLAG____=2'd0, wid=2>, <LDA=2'd1, wid=2>, <SRC__=2'bxx, wid=2>, <DST_Y=2'd2, wid=2>, <ALU_LDA=9'd16, wid=9>, <IX=2'd1, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd160:
          {decode} = 25'b0001xx1000001000000000001;
      8'd164:
          {decode} = 25'b0001xx1000001000000000100;
      8'd180:
          {decode} = 25'b0001xx1000001000001000100;
      8'd72:
          {decode} = 25'b000011xx00000000000000010;
      8'd218:
          {decode} = 25'b000001xx00000000000000010;
      8'd90:
          {decode} = 25'b000010xx00000000000000010;
      8'd104:
          {decode} = 25'b0001xx1101xxxxxxx00000011;
      8'd250:
          {decode} = 25'b0001xx0101xxxxxxx00000011;
      8'd122:
          {decode} = 25'b0001xx1001xxxxxxx00000011;
      8'd8:
          {decode} = 25'b0000xxxx00000000000000010;
      8'd40:
          {decode} = 25'b0000xxxxxxxxxxxxx00000011;
      8'd142:
          {decode} = {<FLAG____=2'd0, wid=2>, <STA=2'd2, wid=2>, <SRC_X=2'd1, wid=2>, <DST__=2'bxx, wid=2>, <ALU_REG=9'd0, wid=9>, <IZ=2'd0, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd134:
          {decode} = 25'b001001xx00000000000000100;
      8'd150:
          {decode} = 25'b001001xx00000000010000100;
      8'd140:
          {decode} = {<FLAG____=2'd0, wid=2>, <STA=2'd2, wid=2>, <SRC_Y=2'd2, wid=2>, <DST__=2'bxx, wid=2>, <ALU_REG=9'd0, wid=9>, <IZ=2'd0, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd132:
          {decode} = 25'b001010xx00000000000000100;
      8'd148:
          {decode} = 25'b001010xx00000000001000100;
      8'd156:
          {decode} = {<FLAG____=2'd0, wid=2>, <STA=2'd2, wid=2>, <SRC_Z=2'd0, wid=2>, <DST__=2'bxx, wid=2>, <ALU_REG=9'd0, wid=9>, <IZ=2'd0, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd158:
          {decode} = {<FLAG____=2'd0, wid=2>, <STA=2'd2, wid=2>, <SRC_Z=2'd0, wid=2>, <DST__=2'bxx, wid=2>, <ALU_REG=9'd0, wid=9>, <IX=2'd1, wid=2>, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd100:
          {decode} = 25'b001000xx00000000000000100;
      8'd116:
          {decode} = 25'b001000xx00000000001000100;
      8'd15:
          {decode} = 25'b0000xxxxxxxxxxxxx00000000;
      8'd31:
          {decode} = 25'b0000xxxxxxxxxxxxx00000000;
      8'd3:
          {decode} = 25'b0000xxxxxxxxxxxxx00101011;
      8'd19:
          {decode} = 25'b0000xxxxxxxxxxxxx00101011;
      8'd35:
          {decode} = 25'b0000xxxxxxxxxxxxx00000000;
      8'd51:
          {decode} = 25'b0000xxxxxxxxxxxxx00101101;
      8'd67:
          {decode} = 25'b0000xxxx00000000000000000;
      8'd83:
          {decode} = 25'b0000xxxx00000000000000000;
      8'd99:
          {decode} = 25'b0000xxxx00000000000000000;
      8'd115:
          {decode} = 25'b0000xxxx00000000000000000;
      8'd28:
          {decode} = {19'd0, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd20:
          {decode} = 25'd4;
      8'd12:
          {decode} = {19'd0, ((ABWDTH)==(1'd1)) ? (<ABSW=6'd35, wid=6>) : (<ABS0=6'd6, wid=6>)};
      8'd4:
          {decode} = 25'd4;
      default:
          {decode} = 25'bxxxxxxxxxxxxxxxxxxx000000;
    endcase
always  /* cpu.v:478 in cpu */
  @(_ivl_10)  // cpu.v:478
    if (sync)
        begin
            {control} <= <select=decode[24:0]['sd6+:19] expr_type=logic>;
            {clc} <= (IR[7:0])==(8'd24);
            {sec} <= (IR[7:0])==(8'd56);
            {cld} <= (IR[7:0])==(8'd216);
            {sed} <= (IR[7:0])==(8'd248);
            {cli} <= (IR[7:0])==(8'd88);
            {sei} <= (IR[7:0])==(8'd120);
            {rti} <= (IR[7:0])==(8'd64);
            {clv} <= (IR[7:0])==(8'd184);
            {php} <= ((IR[7:0])==(8'd8))||((IR[7:0])==(8'd0));
            {plp} <= (IR[7:0])==(8'd40);
            {txs} <= (IR[7:0])==(8'd154);
            {variation} <= (IR[7:0])==(8'd15);
            {thr} <= (IR[7:0])==(8'd3);
            {thw} <= (IR[7:0])==(8'd19);
            {thy} <= (IR[7:0])==(8'd35);
            {thi} <= (IR[7:0])==(8'd51);
            {tta} <= (IR[7:0])==(8'd67);
            {tat} <= (IR[7:0])==(8'd83);
            {tts} <= (IR[7:0])==(8'd99);
            {tst} <= (IR[7:0])==(8'd115);
        end
always  /* cpu.v:411 in cpu */
  (* _ivl_schedule_push = 'sd1 *)
  @(_ivl_122)  // cpu.v:411
    case (state[5:0])
      <ABSW=6'd35, wid=6>:
          {bus_op} = 20'b0000xxx1000000101000;
      <ABS0=6'd6, wid=6>:
          {bus_op} = 20'b0000xxx1000000101000;
      <ABS1=6'd7, wid=6>:
          {bus_op} = 20'd199314;
      <ABWW=6'd36, wid=6>:
          {bus_op} = 20'b0000xxx1000000101000;
      <ABW0=6'd28, wid=6>:
          {bus_op} = 20'b0000xxx1000000101000;
      <ABW1=6'd29, wid=6>:
          {bus_op} = 20'b0011xxx0001010010010;
      <BRA0=6'd8, wid=6>:
          if ((cond)&(<select=DI[7:0]['sd7+:1] expr_type=logic>))
              {bus_op} = 20'b0000xxx0001100101100;
          else
              if (cond)
                  {bus_op} = 20'b0000xxx0001000101100;
              else
                  {bus_op} = 20'b0000xxx0000000101000;
      <BRK0=6'd20, wid=6>:
          {bus_op} = 20'd541952;
      <BRK1=6'd21, wid=6>:
          {bus_op} = 20'd533760;
      <BRK2=6'd22, wid=6>:
          {bus_op} = 20'd550240;
      <BRK3=6'd23, wid=6>:
          {bus_op} = 20'b0000xxx1000000101000;
      <BRK4=6'd32, wid=6>:
          {bus_op} = 20'b0000xxx0000000101000;
      <DATA=6'd5, wid=6>:
          {bus_op} = 20'b0000xxx1000000101000;
      <IDX0=6'd17, wid=6>:
          {bus_op} = 20'b0001xxx1000010000110;
      <IDX1=6'd18, wid=6>:
          {bus_op} = 20'b0000xxx1001000011001;
      <IDX2=6'd19, wid=6>:
          {bus_op} = 20'd133778;
      <IMM0=6'd1, wid=6>:
          {bus_op} = 20'b0000xxx1000000101000;
      <INDW=6'd34, wid=6>:
          {bus_op} = 20'b0000xxx1000000101000;
      <IND0=6'd25, wid=6>:
          {bus_op} = 20'b0000xxx1000000101000;
      <IND1=6'd26, wid=6>:
          {bus_op} = 20'b0001xxx0001000110010;
      <JMPW=6'd33, wid=6>:
          {bus_op} = 20'b0000xxx1000000101000;
      <JMP0=6'd15, wid=6>:
          {bus_op} = 20'b0000xxx1000000101000;
      <JMP1=6'd16, wid=6>:
          {bus_op} = 20'b0000xxx0001000110010;
      <JSRW=6'd37, wid=6>:
          {bus_op} = 20'd562432;
      <JSRH=6'd38, wid=6>:
          {bus_op} = 20'd541952;
      <JSR3=6'd40, wid=6>:
          {bus_op} = 20'b0000xxx0000000101000;
      <JSR4=6'd41, wid=6>:
          {bus_op} = 20'b0000xxx0000000101000;
      <JSRL=6'd39, wid=6>:
          {bus_op} = 20'd537856;
      <JSR0=6'd9, wid=6>:
          {bus_op} = 20'd546048;
      <JSR1=6'd10, wid=6>:
          {bus_op} = 20'd533760;
      <JSR2=6'd11, wid=6>:
          {bus_op} = 20'b0000xxx0000000101000;
      <PHA0=6'd2, wid=6>:
          {bus_op} = 20'd550144;
      <PLA0=6'd3, wid=6>:
          {bus_op} = 20'b0100xxx1000100000001;
      <RMW0=6'd30, wid=6>:
          {bus_op} = 20'b0000xxx1000000101000;
      <RMW1=6'd31, wid=6>:
          {bus_op} = 20'd1560;
      <RTI0=6'd24, wid=6>:
          {bus_op} = 20'b0100xxx0000100000001;
      <RTS0=6'd12, wid=6>:
          {bus_op} = 20'b0100xxx0000100000001;
      <RTS1=6'd13, wid=6>:
          {bus_op} = 20'b0100xxx1000100000001;
      <RTSW=6'd42, wid=6>:
          {bus_op} = 20'b0100xxx1000100000001;
      <RTS2=6'd14, wid=6>:
          if (rti)
              {bus_op} = 20'b0000xxx0001000110010;
          else
              {bus_op} = 20'b0000xxx0001000110001;
      <THRD=6'd43, wid=6>:
          {bus_op} = 20'b000xxx10000000001000;
      <THR0=6'd44, wid=6>:
          {bus_op} = 20'b000xxx10000000001000;
      <THP2=6'd45, wid=6>:
          {bus_op} = 20'b0001xxx1000000101000;
      <THP1=6'd46, wid=6>:
          {bus_op} = 20'b0001xxx1000000101000;
      <THP0=6'd47, wid=6>:
          {bus_op} = 20'b0000xxx0000000101000;
      <SYNC=6'd0, wid=6>:
          begin
              {ABWDTH} = (((IR[7:0])==(8'd31))||((IR[7:0])==(8'd64)))||((PREFIX)==(1'd1));
              {PREFIX} = (IR[7:0])==(8'd31);
              {bus_op} = 20'b0000xxx0000000101000;
          end
      <ZPG0=6'd4, wid=6>:
          {bus_op} = 20'd198790;
      <ZPW0=6'd27, wid=6>:
          {bus_op} = 20'b0011xxx0000010000110;
      default:
          {bus_op} = 20'b0000xxx0000000101000;
    endcase
always  /* cpu.v:334 in cpu */
  @(_ivl_10)  // cpu.v:334
    if (RST)
        begin
            #100
              {T} = 3'sd0;
            {PC[word='sd0]} = 24'd16777210;
            {PREFIX} = 1'd1;
            {ABWDTH} = 1'd1;
            {state} <= <BRK4=6'd32, wid=6>;
            begin : cpu.$ivl_for_loop1
                FOR LOOP index=i
                    begin
                        {PC[word=+i[31:0]]} = 24'sd0;
                        {PF[word=+i[31:0]]} = 8'd36;
                    end
                    {i} += 32'b00000000000000000000000000000001;
            end
        end
    else
        case (state[5:0])
          <SYNC=6'd0, wid=6>:
              {state} <= init_state[5:0];
          <ABSW=6'd35, wid=6>:
              {state} <= <ABS0=6'd6, wid=6>;
          <ABS0=6'd6, wid=6>:
              {state} <= <ABS1=6'd7, wid=6>;
          <ABS1=6'd7, wid=6>:
              {state} <= <DATA=6'd5, wid=6>;
          <ABWW=6'd36, wid=6>:
              {state} <= <ABWW=6'd36, wid=6>;
          <ABW0=6'd28, wid=6>:
              {state} <= <ABW1=6'd29, wid=6>;
          <ABW1=6'd29, wid=6>:
              {state} <= <RMW0=6'd30, wid=6>;
          <BRA0=6'd8, wid=6>:
              {state} <= <SYNC=6'd0, wid=6>;
          <BRK0=6'd20, wid=6>:
              {state} <= <BRK1=6'd21, wid=6>;
          <BRK1=6'd21, wid=6>:
              {state} <= <BRK2=6'd22, wid=6>;
          <BRK2=6'd22, wid=6>:
              {state} <= <BRK3=6'd23, wid=6>;
          <BRK3=6'd23, wid=6>:
              {state} <= <JMP0=6'd15, wid=6>;
          <BRK4=6'd32, wid=6>:
              {state} <= <BRK3=6'd23, wid=6>;
          <DATA=6'd5, wid=6>:
              {state} <= <SYNC=6'd0, wid=6>;
          <IDX0=6'd17, wid=6>:
              {state} <= <IDX1=6'd18, wid=6>;
          <IDX1=6'd18, wid=6>:
              {state} <= <IDX2=6'd19, wid=6>;
          <IDX2=6'd19, wid=6>:
              {state} <= <DATA=6'd5, wid=6>;
          <IMM0=6'd1, wid=6>:
              {state} <= <SYNC=6'd0, wid=6>;
          <INDW=6'd34, wid=6>:
              {state} <= <IND0=6'd25, wid=6>;
          <IND0=6'd25, wid=6>:
              {state} <= <IND1=6'd26, wid=6>;
          <IND1=6'd26, wid=6>:
              {state} <= ((ABWDTH)===(1'd0)) ? (<JMP0=6'd15, wid=6>) : (<JMPW=6'd33, wid=6>);
          <JMPW=6'd33, wid=6>:
              {state} <= <JMP0=6'd15, wid=6>;
          <JMP0=6'd15, wid=6>:
              {state} <= <JMP1=6'd16, wid=6>;
          <JMP1=6'd16, wid=6>:
              {state} <= <SYNC=6'd0, wid=6>;
          <JSRW=6'd37, wid=6>:
              {state} <= <JSRH=6'd38, wid=6>;
          <JSRH=6'd38, wid=6>:
              {state} <= <JSR3=6'd40, wid=6>;
          <JSR3=6'd40, wid=6>:
              {state} <= <JSRL=6'd39, wid=6>;
          <JSRL=6'd39, wid=6>:
              {state} <= <JSR4=6'd41, wid=6>;
          <JSR4=6'd41, wid=6>:
              {state} <= <JMP1=6'd16, wid=6>;
          <JSR0=6'd9, wid=6>:
              {state} <= <JSR1=6'd10, wid=6>;
          <JSR1=6'd10, wid=6>:
              {state} <= <JSR2=6'd11, wid=6>;
          <JSR2=6'd11, wid=6>:
              {state} <= <JMP1=6'd16, wid=6>;
          <PHA0=6'd2, wid=6>:
              {state} <= <SYNC=6'd0, wid=6>;
          <PLA0=6'd3, wid=6>:
              {state} <= <SYNC=6'd0, wid=6>;
          <RMW0=6'd30, wid=6>:
              {state} <= <RMW1=6'd31, wid=6>;
          <RMW1=6'd31, wid=6>:
              {state} <= <SYNC=6'd0, wid=6>;
          <RTI0=6'd24, wid=6>:
              {state} <= <RTS0=6'd12, wid=6>;
          <RTS0=6'd12, wid=6>:
              {state} <= ((ABWDTH)===(1'd0)) ? (<RTS1=6'd13, wid=6>) : (<RTSW=6'd42, wid=6>);
          <RTSW=6'd42, wid=6>:
              {state} <= <RTS1=6'd13, wid=6>;
          <RTS1=6'd13, wid=6>:
              {state} <= <RTS2=6'd14, wid=6>;
          <RTS2=6'd14, wid=6>:
              {state} <= <SYNC=6'd0, wid=6>;
          <ZPG0=6'd4, wid=6>:
              {state} <= <DATA=6'd5, wid=6>;
          <THRD=6'd43, wid=6>:
              {state} <= <SYNC=6'd0, wid=6>;
          <THR0=6'd44, wid=6>:
              {state} <= <SYNC=6'd0, wid=6>;
          <THP2=6'd45, wid=6>:
              {state} <= <THP1=6'd46, wid=6>;
          <THP1=6'd46, wid=6>:
              {state} <= <THP0=6'd47, wid=6>;
          <THP0=6'd47, wid=6>:
              {state} <= <SYNC=6'd0, wid=6>;
          default:
              {state} <= <SYNC=6'd0, wid=6>;
        endcase
always  /* cpu.v:315 in cpu */
  (* _ivl_schedule_push = 'sd1 *)
  @(_ivl_118)  // cpu.v:315
    casez (cond_code[3:0])
      4'b000z:
          {cond} = ~(N);
      4'b001z:
          {cond} = N;
      4'b010z:
          {cond} = ~(V);
      4'b011z:
          {cond} = V;
      4'd8:
          {cond} = 1'sd-1;
      4'd9:
          {cond} = ~(C);
      4'b101z:
          {cond} = C;
      4'b110z:
          {cond} = ~(Z);
      4'b111z:
          {cond} = Z;
    endcase
always  /* cpu.v:312 in cpu */
  @(_ivl_10)  // cpu.v:312
    {cond_code} <= <select=IR[7:0]['sd4+:4] expr_type=logic>;
always  /* cpu.v:298 in cpu */
  @(_ivl_10)  // cpu.v:298
    case (state[5:0])
      <PLA0=6'd3, wid=6>:
          {DIHOLD} <= {1'd1, DI[7:0]};
      <PHA0=6'd2, wid=6>:
          {DIHOLD} <= {1'd1, DI[7:0]};
      <RMW1=6'd31, wid=6>:
          {DIHOLD} <= {1'd1, DI[7:0]};
      <THRD=6'd43, wid=6>:
          {DIHOLD} <= 9'd499;
      default:
          {DIHOLD} <= {1'd0, DI[7:0]};
    endcase
always  /* cpu.v:279 in cpu */
  @(_ivl_10)  // cpu.v:279
    case (state[5:0])
      <RTS0=6'd12, wid=6>:
          if (rti)
              {C} <= <select=DI[7:0]['sd0+:1] expr_type=logic>;
      <SYNC=6'd0, wid=6>:
          if (plp)
              {C} <= <select=DI[7:0]['sd0+:1] expr_type=logic>;
          else
              if (clc)
                  {C} <= 1'sd0;
              else
                  if (sec)
                      {C} <= 1'sd-1;
                  else
                      if (((cmp)|(shift))|(adc_sbc))
                          {C} <= alu_C;
      default: ;
    endcase
always  /* cpu.v:268 in cpu */
  @(_ivl_10)  // cpu.v:268
    case (state[5:0])
      <RTS0=6'd12, wid=6>:
          if (rti)
              {Z} <= <select=DI[7:0]['sd1+:1] expr_type=logic>;
      <SYNC=6'd0, wid=6>:
          if (plp)
              {Z} <= <select=DI[7:0]['sd1+:1] expr_type=logic>;
          else
              if (((load)|(cmp))|(bit_isn))
                  {Z} <= alu_Z;
      default: ;
    endcase
always  /* cpu.v:255 in cpu */
  @(_ivl_10)  // cpu.v:255
    case (state[5:0])
      <BRK4=6'd32, wid=6>:
          {I} <= 1'sd-1;
      <RTS0=6'd12, wid=6>:
          if (rti)
              {I} <= <select=DI[7:0]['sd2+:1] expr_type=logic>;
      <SYNC=6'd0, wid=6>:
          if (plp)
              {I} <= <select=DI[7:0]['sd2+:1] expr_type=logic>;
          else
              if (cli)
                  {I} <= 1'sd0;
              else
                  if (sei)
                      {I} <= 1'sd-1;
      default: ;
    endcase
always  /* cpu.v:243 in cpu */
  @(_ivl_10)  // cpu.v:243
    case (state[5:0])
      <RTS0=6'd12, wid=6>:
          if (rti)
              {D} <= <select=DI[7:0]['sd3+:1] expr_type=logic>;
      <SYNC=6'd0, wid=6>:
          if (plp)
              {D} <= <select=DI[7:0]['sd3+:1] expr_type=logic>;
          else
              if (cld)
                  {D} <= 1'sd0;
              else
                  if (sed)
                      {D} <= 1'sd-1;
      default: ;
    endcase
always  /* cpu.v:230 in cpu */
  @(_ivl_10)  // cpu.v:230
    case (state[5:0])
      <RTS0=6'd12, wid=6>:
          if (rti)
              {V} <= <select=DI[7:0]['sd6+:1] expr_type=logic>;
      <SYNC=6'd0, wid=6>:
          if (plp)
              {V} <= <select=DI[7:0]['sd6+:1] expr_type=logic>;
          else
              if (clv)
                  {V} <= 1'sd0;
              else
                  if (bit_isn)
                      {V} <= <select=DR[7:0]['sd6+:1] expr_type=logic>;
                  else
                      if (adc_sbc)
                          {V} <= alu_V;
      default: ;
    endcase
always  /* cpu.v:217 in cpu */
  @(_ivl_10)  // cpu.v:217
    case (state[5:0])
      <RTS0=6'd12, wid=6>:
          if (rti)
              {N} <= <select=DI[7:0]['sd7+:1] expr_type=logic>;
      <SYNC=6'd0, wid=6>:
          if (plp)
              {N} <= <select=DI[7:0]['sd7+:1] expr_type=logic>;
          else
              if (bit_isn)
                  {N} <= <select=DR[7:0]['sd7+:1] expr_type=logic>;
              else
                  if ((load)|(cmp))
                      {N} <= alu_N;
      default: ;
    endcase
always  /* cpu.v:200 in cpu */
  (* _ivl_schedule_push = 'sd1 *)
  @(_ivl_100)  // cpu.v:200
    case (do_op[2:0])
      <DO_ALU=3'd0, wid=3>:
          {DO} = alu_out[7:0];
      <DO_PHP=3'd3, wid=3>:
          {DO} = (php) ? (P[7:0]) : (alu_out[7:0]);
      <DO_PCL=3'd1, wid=3>:
          {DO} = <select=PC[word=<select=T[2:0][(0)+:5] expr_type=logic>][23:0]['sd0+:8] expr_type=logic>;
      <DO_PCH=3'd2, wid=3>:
          {DO} = <select=PC[word=<select=T[2:0][(0)+:5] expr_type=logic>][23:0]['sd8+:8] expr_type=logic>;
      <DO_PC3=3'd4, wid=3>:
          {DO} = <select=PC[word=<select=T[2:0][(0)+:5] expr_type=logic>][23:0]['sd16+:8] expr_type=logic>;
      default: ;
    endcase
always  /* cpu.v:170 in cpu */
  @(_ivl_10)  // cpu.v:170
    case (state[5:0])
      <THRD=6'd43, wid=6>:
          begin
              {PF[word=<select=T[2:0][(0)+:5] expr_type=logic>]} = P[7:0];
              {PC[word=<select=T[2:0][(0)+:5] expr_type=logic>]} -= 24'd1;
              if (thr)
                  {T} = Y[word=<select=T[2:0][(0)+:5] expr_type=logic>][7:0];
              else
                  {T} = 3'sd0;
              {N} <= <select=PF[word=<select=T[2:0][(0)+:5] expr_type=logic>][7:0]['sd7+:1] expr_type=logic>;
              {V} <= <select=PF[word=<select=T[2:0][(0)+:5] expr_type=logic>][7:0]['sd6+:1] expr_type=logic>;
              {D} <= <select=PF[word=<select=T[2:0][(0)+:5] expr_type=logic>][7:0]['sd3+:1] expr_type=logic>;
              {I} <= <select=PF[word=<select=T[2:0][(0)+:5] expr_type=logic>][7:0]['sd2+:1] expr_type=logic>;
              {Z} <= <select=PF[word=<select=T[2:0][(0)+:5] expr_type=logic>][7:0]['sd1+:1] expr_type=logic>;
              {C} <= <select=PF[word=<select=T[2:0][(0)+:5] expr_type=logic>][7:0]['sd0+:1] expr_type=logic>;
          end
      <THP0=6'd47, wid=6>:
          {PC[word=Y[word=<select=T[2:0][(0)+:5] expr_type=logic>][7:0]]} <= {DI[7:0], DR[7:0], D3[7:0]};
      <SYNC=6'd0, wid=6>:
          if (thy)
              {Y[word=<select=T[2:0][(0)+:5] expr_type=logic>]} <= <select=T[2:0][(0)+:8] expr_type=logic>;
          else
              if (tta)
                  {A[word=<select=T[2:0][(0)+:5] expr_type=logic>]} = A[word=Y[word=<select=T[2:0][(0)+:5] expr_type=logic>][7:0]][7:0];
              else
                  if (tat)
                      {A[word=Y[word=<select=T[2:0][(0)+:5] expr_type=logic>][7:0]]} <= A[word=<select=T[2:0][(0)+:5] expr_type=logic>][7:0];
                  else
                      if (tts)
                          {X[word=<select=T[2:0][(0)+:5] expr_type=logic>]} = S[word=Y[word=<select=T[2:0][(0)+:5] expr_type=logic>][7:0]][7:0];
                      else
                          if (tst)
                              {S[word=Y[word=<select=T[2:0][(0)+:5] expr_type=logic>][7:0]]} <= X[word=<select=T[2:0][(0)+:5] expr_type=logic>][7:0];
      default: ;
    endcase
always  /* cpu.v:161 in cpu */
  @(_ivl_10)  // cpu.v:161
    if (dr_di)
        begin
            {D3} = DR[7:0];
            {DR} = DI[7:0];
        end
always  /* cpu.v:149 in cpu */
  @(_ivl_10)  // cpu.v:149
    case (<select=ab_op[9:0]['sd5+:2] expr_type=logic>)
      2'd1:
          {PC[word=<select=T[2:0][(0)+:5] expr_type=logic>]} <= (AB[23:0])+(24'd1);
      2'd2:
          {PC[word=<select=T[2:0][(0)+:5] expr_type=logic>]} <= 24'd16777207;
      2'd3:
          {PC[word=<select=T[2:0][(0)+:5] expr_type=logic>]} <= 24'd16777213;
      default: ;
    endcase
initial  /* cpu.v:9 in cpu */
  {DIHOLD} = 9'd490;
always  /* ab.v:106 in cpu.ab */
  (* _ivl_schedule_push = 'sd1 *)
  @(_ivl_18)  // ab.v:106
    case (<select=ab_op[9:0]['sd8+:2] expr_type=logic>)
      2'd3:
          {AB3} = ((<select=base[23:0]['sd16+:8] expr_type=logic>)+(8'd255))+(<select=abh_co[(0)+:8] expr_type=logic>);
      default:
          {AB3} = (<select=base[23:0]['sd16+:8] expr_type=logic>)+(<select=abh_co[(0)+:8] expr_type=logic>);
    endcase
always  /* ab.v:93 in cpu.ab */
  (* _ivl_schedule_push = 'sd1 *)
  @(_ivl_16)  // ab.v:93
    case (<select=ab_op[9:0]['sd8+:2] expr_type=logic>)
      2'd0:
          {ABH, abh_co} = ((<select=<select=base[23:0]['sd8+:8] expr_type=logic>[(0)+:9] expr_type=logic>)+(9'd0))+(<select=abh_ci[(0)+:9] expr_type=logic>);
      2'd1:
          {ABH, abh_co} = ((<select=<select=base[23:0]['sd8+:8] expr_type=logic>[(0)+:9] expr_type=logic>)+(9'd1))+(<select=abh_ci[(0)+:9] expr_type=logic>);
      2'd2:
          {ABH, abh_co} = ((<select=<select=base[23:0]['sd8+:8] expr_type=logic>[(0)+:9] expr_type=logic>)+(9'd0))+(<select=abh_ci[(0)+:9] expr_type=logic>);
      2'd3:
          {ABH, abh_co} = ((<select=<select=base[23:0]['sd8+:8] expr_type=logic>[(0)+:9] expr_type=logic>)+(9'd255))+(<select=abh_ci[(0)+:9] expr_type=logic>);
    endcase
always  /* ab.v:73 in cpu.ab */
  (* _ivl_schedule_push = 'sd1 *)
  @(_ivl_14)  // ab.v:73
    case (<select=ab_op[9:0]['sd1+:2] expr_type=logic>)
      2'd0:
          {ABL, abl_co} = ((<select=<select=base[23:0]['sd0+:8] expr_type=logic>[(0)+:9] expr_type=logic>)+(9'd0))+(<select=abl_ci[(0)+:9] expr_type=logic>);
      2'd1:
          {ABL, abl_co} = ((<select=<select=base[23:0]['sd0+:8] expr_type=logic>[(0)+:9] expr_type=logic>)+(<select=XY[7:0][(0)+:9] expr_type=logic>))+(<select=abl_ci[(0)+:9] expr_type=logic>);
      2'd2:
          {ABL, abl_co} = ((<select=<select=base[23:0]['sd0+:8] expr_type=logic>[(0)+:9] expr_type=logic>)+(<select=DI[7:0][(0)+:9] expr_type=logic>))+(<select=abl_ci[(0)+:9] expr_type=logic>);
      2'd3:
          {ABL, abl_co} = ((<select=XY[7:0][(0)+:9] expr_type=logic>)+(<select=DI[7:0][(0)+:9] expr_type=logic>))+(<select=abl_ci[(0)+:9] expr_type=logic>);
    endcase
always  /* ab.v:51 in cpu.ab */
  (* _ivl_schedule_push = 'sd1 *)
  @(_ivl_12)  // ab.v:51
    case (<select=ab_op[9:0]['sd3+:2] expr_type=logic>)
      2'd0:
          {base} = {8'd0, 5'd0, T[2:0], S[7:0]};
      2'd1:
          {base} = PCT[23:0];
      2'd2:
          if ((ABWDTH)==(1'd1))
              {base} = {DI[7:0], DR[7:0], D3[7:0]};
          else
              {base} = {8'd0, DI[7:0], DR[7:0]};
      2'd3:
          {base} = ab_hold[23:0];
    endcase
always  /* ab.v:41 in cpu.ab */
  @(_ivl_10)  // ab.v:41
    if (RST)
        {AB3} = 8'd255;
always  /* ab.v:34 in cpu.ab */
  @(_ivl_10)  // ab.v:34
    if (<select=ab_op[9:0]['sd7+:1] expr_type=logic>)
        {ab_hold} = AB[23:0];
always  /* alu.v:32 in cpu.alu */
  (* _ivl_schedule_push = 'sd1 *)
  @(_ivl_20)  // alu.v:32
    begin
        casez (<select=alu_op[8:0]['sd4+:3] expr_type=logic>)
          3'b0z0:
              {alu_ai} = R[7:0];
          3'b0z1:
              {alu_ai} = DR[7:0];
          3'd4:
              {alu_ai} = (R[7:0])|(DR[7:0]);
          3'd5:
              {alu_ai} = (R[7:0])&(DR[7:0]);
          3'd6:
              {alu_ai} = (R[7:0])^(DR[7:0]);
          3'd7:
              {alu_ai} = S[7:0];
        endcase
        casez (<select=alu_op[8:0]['sd2+:2] expr_type=logic>)
          2'd0:
              {alu_bi} = 8'sd0;
          2'd1:
              {alu_bi} = DR[7:0];
          2'd2:
              {alu_bi} = 8'sd-1;
          2'd3:
              {alu_bi} = ~(DR[7:0]);
        endcase
        casez (<select=alu_op[8:0]['sd0+:2] expr_type=logic>)
          2'd0:
              {alu_ci} = 1'sd0;
          2'd1:
              {alu_ci} = 1'sd-1;
          2'd2:
              {alu_ci} = C;
          2'd3:
              {alu_ci} = 1'sd0;
        endcase
        {alu_out, alu_C} = ((<select=alu_ai[7:0][(0)+:9] expr_type=logic>)+(<select=alu_bi[7:0][(0)+:9] expr_type=logic>))+(<select=alu_ci[(0)+:9] expr_type=logic>);
        {alu_si} = (C)&(<select=alu_op[8:0]['sd0+:1] expr_type=logic>);
        if (shift)
            if (right)
                {alu_C, alu_out} = {alu_si, alu_out[7:0]};
            else
                {alu_out, alu_C} = {alu_out[7:0], alu_si};
        else
            if (right)
                {alu_out} = DI[7:0];
    end
always  /* regfile.v:84 in cpu.regfile */
  @(_ivl_10)  // regfile.v:84
    if (variation)
        {A[word=<select=reg_thr[2:0][(0)+:5] expr_type=logic>]} = 8'd72;
always  /* regfile.v:76 in cpu.regfile */
  @(_ivl_10)  // regfile.v:76
    if (txs)
        {S[word=<select=reg_thr[2:0][(0)+:5] expr_type=logic>]} <= src[7:0];
    else
        if (push)
            {S[word=<select=reg_thr[2:0][(0)+:5] expr_type=logic>]} <= (S[word=<select=reg_thr[2:0][(0)+:5] expr_type=logic>][7:0])-(8'd1);
        else
            if (pull)
                {S[word=<select=reg_thr[2:0][(0)+:5] expr_type=logic>]} <= (S[word=<select=reg_thr[2:0][(0)+:5] expr_type=logic>][7:0])+(8'd1);
always  /* regfile.v:64 in cpu.regfile */
  @(_ivl_10)  // regfile.v:64
    if (reg_we)
        case (reg_dst[1:0])
          <SEL_X=2'd1, wid=2>:
              {X[word=<select=reg_thr[2:0][(0)+:5] expr_type=logic>]} <= dst[7:0];
          <SEL_Y=2'd2, wid=2>:
              {Y[word=<select=reg_thr[2:0][(0)+:5] expr_type=logic>]} <= dst[7:0];
          <SEL_A=2'd3, wid=2>:
              {A[word=<select=reg_thr[2:0][(0)+:5] expr_type=logic>]} <= dst[7:0];
          default: ;
        endcase
initial  /* regfile.v:37 in cpu.regfile */
  begin : cpu.regfile.$ivl_for_loop0
      FOR LOOP index=i
          begin
              {X[word=+i[31:0]]} = (32'sd1)+(+i[31:0]);
              {Y[word=+i[31:0]]} = (32'sd2)+((+i[31:0])*(32'sd2));
              {A[word=+i[31:0]]} = (32'b00000000000000000000000001000000)+(i[31:0]);
              {S[word=+i[31:0]]} = 8'd255;
          end
          {i} += 32'b00000000000000000000000000000001;
  end
