// Seed: 2753575537
module module_0 (
    output wor id_0,
    input supply1 id_1,
    output wire id_2,
    output wor id_3
);
  wire id_5;
  assign id_5 = id_5;
  reg id_6, id_7, id_8, id_9, id_10;
  id_11(
      .id_0(1), .id_1(1), .id_2(1)
  );
  wire id_12;
  initial begin
    $display(id_7, id_7, 1);
    id_7 <= id_8;
  end
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input wand id_2,
    input wor id_3,
    input tri id_4,
    input supply1 id_5,
    output supply0 id_6,
    input supply1 id_7,
    output supply1 id_8,
    input logic id_9,
    output logic id_10,
    input wand id_11,
    output wire id_12
);
  always @(posedge 1) id_10 <= id_9;
  module_0(
      id_8, id_5, id_8, id_12
  );
endmodule
