Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Constantine/Work/School/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.vga_controller_default
Compiling module xil_defaultlib.conditioner
Compiling module xil_defaultlib.ram(N=7,M=4)
Compiling module xil_defaultlib.ram(N=7,M=1)
Compiling module xil_defaultlib.shadow_register
Compiling module xil_defaultlib.puzzle_rom
Compiling module xil_defaultlib.sudoku_loader
Compiling module xil_defaultlib.sudoku_gameplay
Compiling module xil_defaultlib.sudoku_checker
Compiling module xil_defaultlib.sudoku_engine
Compiling module xil_defaultlib.digit_font
Compiling module xil_defaultlib.sudoku_draw_default
Compiling module xil_defaultlib.sevenseg
Compiling module xil_defaultlib.sevenseg_sudoku
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
