module ReturnArrayLiteral(
  input wire clk,
  output wire [1:0] out
);
  wire literal_1[2];
  assign literal_1 = '{1'h0, 1'h1};

  // ===== Pipe stage 0:

  // ===== Pipe stage 1:

  // ===== Pipe stage 2:

  // ===== Pipe stage 3:

  // ===== Pipe stage 4:
  assign out = {literal_1[1], literal_1[0]};
endmodule
