{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 26 18:29:46 2021 " "Info: Processing started: Tue Oct 26 18:29:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LAB3 -c LAB3 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "LAB3 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design LAB3" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 755 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "28 28 " "Critical Warning: No exact pin location assignment(s) for 28 pins of 28 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[7\] " "Info: Pin data\[7\] not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { data[7] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { 96 1480 1656 112 "data\[7..0\]" "" } { 88 1408 1480 104 "data\[7..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 267 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[6\] " "Info: Pin data\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { data[6] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { 96 1480 1656 112 "data\[7..0\]" "" } { 88 1408 1480 104 "data\[7..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 268 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[5\] " "Info: Pin data\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { data[5] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { 96 1480 1656 112 "data\[7..0\]" "" } { 88 1408 1480 104 "data\[7..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 269 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[4\] " "Info: Pin data\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { data[4] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { 96 1480 1656 112 "data\[7..0\]" "" } { 88 1408 1480 104 "data\[7..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 270 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[3\] " "Info: Pin data\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { data[3] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { 96 1480 1656 112 "data\[7..0\]" "" } { 88 1408 1480 104 "data\[7..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 271 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[2\] " "Info: Pin data\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { data[2] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { 96 1480 1656 112 "data\[7..0\]" "" } { 88 1408 1480 104 "data\[7..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 272 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[1\] " "Info: Pin data\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { data[1] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { 96 1480 1656 112 "data\[7..0\]" "" } { 88 1408 1480 104 "data\[7..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 273 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[0\] " "Info: Pin data\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { data[0] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { 96 1480 1656 112 "data\[7..0\]" "" } { 88 1408 1480 104 "data\[7..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 274 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "step\[2\] " "Info: Pin step\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { step[2] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { -744 1096 1272 -728 "step\[2..0\]" "" } { 16 1072 1116 32 "step\[0\]" "" } { -200 1136 1180 -184 "step\[2\]" "" } { -96 888 932 -80 "step\[2\]" "" } { 216 120 164 232 "step\[0\]" "" } { 248 120 164 264 "step\[2\]" "" } { -600 120 164 -584 "step\[0\]" "" } { -568 120 164 -552 "step\[2\]" "" } { -400 200 244 -384 "step\[1\]" "" } { -24 288 336 -8 "step\[2\]" "" } { 400 1130 1164 416 "step\[0\]" "" } { 72 1184 1232 88 "step\[0\]" "" } { 88 1184 1232 104 "step\[2\]" "" } { -624 1034 1088 -604 "step\[2..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { step[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 275 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "step\[1\] " "Info: Pin step\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { step[1] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { -744 1096 1272 -728 "step\[2..0\]" "" } { 16 1072 1116 32 "step\[0\]" "" } { -200 1136 1180 -184 "step\[2\]" "" } { -96 888 932 -80 "step\[2\]" "" } { 216 120 164 232 "step\[0\]" "" } { 248 120 164 264 "step\[2\]" "" } { -600 120 164 -584 "step\[0\]" "" } { -568 120 164 -552 "step\[2\]" "" } { -400 200 244 -384 "step\[1\]" "" } { -24 288 336 -8 "step\[2\]" "" } { 400 1130 1164 416 "step\[0\]" "" } { 72 1184 1232 88 "step\[0\]" "" } { 88 1184 1232 104 "step\[2\]" "" } { -624 1034 1088 -604 "step\[2..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { step[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 276 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "step\[0\] " "Info: Pin step\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { step[0] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { -744 1096 1272 -728 "step\[2..0\]" "" } { 16 1072 1116 32 "step\[0\]" "" } { -200 1136 1180 -184 "step\[2\]" "" } { -96 888 932 -80 "step\[2\]" "" } { 216 120 164 232 "step\[0\]" "" } { 248 120 164 264 "step\[2\]" "" } { -600 120 164 -584 "step\[0\]" "" } { -568 120 164 -552 "step\[2\]" "" } { -400 200 244 -384 "step\[1\]" "" } { -24 288 336 -8 "step\[2\]" "" } { 400 1130 1164 416 "step\[0\]" "" } { 72 1184 1232 88 "step\[0\]" "" } { 88 1184 1232 104 "step\[2\]" "" } { -624 1034 1088 -604 "step\[2..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { step[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 277 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_or_rom " "Info: Pin ram_or_rom not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { ram_or_rom } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { -208 24 192 -192 "ram_or_rom" "" } { -8 1016 1112 8 "ram_or_rom" "" } { -216 192 264 -200 "ram_or_rom" "" } { 384 992 1072 400 "ram_or_rom" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_or_rom } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 292 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { clock } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { -136 24 192 -120 "clock" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 293 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_size\[1\] " "Info: Pin buffer_size\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { buffer_size[1] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { -336 24 192 -320 "buffer_size\[2..0\]" "" } { -688 378 459 -672 "buffer_size\[2..0\]" "" } { -344 192 304 -328 "buffer_size\[2..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_size[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 282 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_size\[2\] " "Info: Pin buffer_size\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { buffer_size[2] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { -336 24 192 -320 "buffer_size\[2..0\]" "" } { -688 378 459 -672 "buffer_size\[2..0\]" "" } { -344 192 304 -328 "buffer_size\[2..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_size[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 281 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buffer_size\[0\] " "Info: Pin buffer_size\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { buffer_size[0] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { -336 24 192 -320 "buffer_size\[2..0\]" "" } { -688 378 459 -672 "buffer_size\[2..0\]" "" } { -344 192 304 -328 "buffer_size\[2..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_size[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 283 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "delay_size\[1\] " "Info: Pin delay_size\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { delay_size[1] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { -312 24 200 -296 "delay_size\[2..0\]" "" } { -464 378 455 -448 "delay_size\[2..0\]" "" } { -320 200 328 -304 "delay_size\[2..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { delay_size[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 279 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "delay_size\[2\] " "Info: Pin delay_size\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { delay_size[2] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { -312 24 200 -296 "delay_size\[2..0\]" "" } { -464 378 455 -448 "delay_size\[2..0\]" "" } { -320 200 328 -304 "delay_size\[2..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { delay_size[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 278 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "delay_size\[0\] " "Info: Pin delay_size\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { delay_size[0] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { -312 24 200 -296 "delay_size\[2..0\]" "" } { -464 378 455 -448 "delay_size\[2..0\]" "" } { -320 200 328 -304 "delay_size\[2..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { delay_size[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 280 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "start " "Info: Pin start not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { start } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { -240 24 192 -224 "start" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 296 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[0\] " "Info: Pin address\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { address[0] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { 40 24 192 56 "address\[7..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 291 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[1\] " "Info: Pin address\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { address[1] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { 40 24 192 56 "address\[7..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 290 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[2\] " "Info: Pin address\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { address[2] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { 40 24 192 56 "address\[7..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 289 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[3\] " "Info: Pin address\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { address[3] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { 40 24 192 56 "address\[7..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 288 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[4\] " "Info: Pin address\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { address[4] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { 40 24 192 56 "address\[7..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 287 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[5\] " "Info: Pin address\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { address[5] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { 40 24 192 56 "address\[7..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 286 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[6\] " "Info: Pin address\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { address[6] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { 40 24 192 56 "address\[7..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 285 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[7\] " "Info: Pin address\[7\] not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { address[7] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { 40 24 192 56 "address\[7..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 284 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clock (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { clock } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { -136 24 192 -120 "clock" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 293 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst29~0  " "Info: Automatically promoted node inst29~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data\[7\] " "Info: Destination node data\[7\]" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { data[7] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { 96 1480 1656 112 "data\[7..0\]" "" } { 88 1408 1480 104 "data\[7..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 267 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data\[6\] " "Info: Destination node data\[6\]" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { data[6] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { 96 1480 1656 112 "data\[7..0\]" "" } { 88 1408 1480 104 "data\[7..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 268 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data\[5\] " "Info: Destination node data\[5\]" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { data[5] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { 96 1480 1656 112 "data\[7..0\]" "" } { 88 1408 1480 104 "data\[7..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 269 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data\[4\] " "Info: Destination node data\[4\]" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { data[4] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { 96 1480 1656 112 "data\[7..0\]" "" } { 88 1408 1480 104 "data\[7..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 270 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data\[3\] " "Info: Destination node data\[3\]" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { data[3] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { 96 1480 1656 112 "data\[7..0\]" "" } { 88 1408 1480 104 "data\[7..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 271 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data\[2\] " "Info: Destination node data\[2\]" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { data[2] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { 96 1480 1656 112 "data\[7..0\]" "" } { 88 1408 1480 104 "data\[7..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 272 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data\[1\] " "Info: Destination node data\[1\]" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { data[1] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { 96 1480 1656 112 "data\[7..0\]" "" } { 88 1408 1480 104 "data\[7..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 273 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data\[0\] " "Info: Destination node data\[0\]" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { data[0] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { 96 1480 1656 112 "data\[7..0\]" "" } { 88 1408 1480 104 "data\[7..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 274 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Buffer:inst3\|lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node Buffer:inst3\|lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_d4i.tdf" "" { Text "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/db/cntr_d4i.tdf" 53 19 0 } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst3|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 89 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Buffer:inst3\|lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node Buffer:inst3\|lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_d4i.tdf" "" { Text "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/db/cntr_d4i.tdf" 53 19 0 } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buffer:inst3|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 91 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { -568 648 712 -520 "inst29" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 396 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_shiftreg0:inst22\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]  " "Info: Automatically promoted node lpm_shiftreg0:inst22\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_shiftreg0:inst22\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] " "Info: Destination node lpm_shiftreg0:inst22\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst22|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 250 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst29~1 " "Info: Destination node inst29~1" {  } { { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { -568 648 712 -520 "inst29" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst29~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 434 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step\[1\] " "Info: Destination node step\[1\]" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { step[1] } } } { "LAB3.bdf" "" { Schematic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/LAB3.bdf" { { -744 1096 1272 -728 "step\[2..0\]" "" } { 16 1072 1116 32 "step\[0\]" "" } { -200 1136 1180 -184 "step\[2\]" "" } { -96 888 932 -80 "step\[2\]" "" } { 216 120 164 232 "step\[0\]" "" } { 248 120 164 264 "step\[2\]" "" } { -600 120 164 -584 "step\[0\]" "" } { -568 120 164 -552 "step\[2\]" "" } { -400 200 244 -384 "step\[1\]" "" } { -24 288 336 -8 "step\[2\]" "" } { 400 1130 1164 416 "step\[0\]" "" } { 72 1184 1232 88 "step\[0\]" "" } { 88 1184 1232 104 "step\[2\]" "" } { -624 1034 1088 -604 "step\[2..0\]" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { step[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 276 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "lpm_shiftreg.tdf" "" { Text "c:/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst22|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/" 0 { } { { 0 { 0 ""} 0 251 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "27 unused 3.3V 16 11 0 " "Info: Number of I/O pins in group: 27 (unused VREF, 3.3V VCCIO, 16 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.842 ns memory memory " "Info: Estimated most critical path is memory to memory delay of 4.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_gkc1:auto_generated\|ram_block1a0~porta_address_reg7 1 MEM M4K_X32_Y10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y10; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_gkc1:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_gkc1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_gkc1.tdf" "" { Text "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/db/altsyncram_gkc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.793 ns) 1.793 ns lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_gkc1:auto_generated\|q_a\[0\] 2 MEM M4K_X32_Y10 1 " "Info: 2: + IC(0.000 ns) + CELL(1.793 ns) = 1.793 ns; Loc. = M4K_X32_Y10; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_gkc1:auto_generated\|q_a\[0\]'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_gkc1:auto_generated|ram_block1a0~porta_address_reg7 lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_gkc1:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_gkc1.tdf" "" { Text "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/db/altsyncram_gkc1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.272 ns) 2.558 ns lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[0\]~22 3 COMB LAB_X31_Y13 2 " "Info: 3: + IC(0.493 ns) + CELL(0.272 ns) = 2.558 ns; Loc. = LAB_X31_Y13; Fanout = 2; COMB Node = 'lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[0\]~22'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_gkc1:auto_generated|q_a[0] lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[0]~22 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.154 ns) 3.531 ns lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[0\]~23 4 COMB LAB_X29_Y12 2 " "Info: 4: + IC(0.819 ns) + CELL(0.154 ns) = 3.531 ns; Loc. = LAB_X29_Y12; Fanout = 2; COMB Node = 'lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[0\]~23'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[0]~22 lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[0]~23 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 3.932 ns lpm_bustri2:inst9\|lpm_bustri:lpm_bustri_component\|din\[0\]~7 5 COMB LAB_X29_Y12 1 " "Info: 5: + IC(0.044 ns) + CELL(0.357 ns) = 3.932 ns; Loc. = LAB_X29_Y12; Fanout = 1; COMB Node = 'lpm_bustri2:inst9\|lpm_bustri:lpm_bustri_component\|din\[0\]~7'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[0]~23 lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|din[0]~7 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.134 ns) 4.842 ns lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_gkc1:auto_generated\|ram_block1a0~porta_datain_reg0 6 MEM M4K_X32_Y10 1 " "Info: 6: + IC(0.776 ns) + CELL(0.134 ns) = 4.842 ns; Loc. = M4K_X32_Y10; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_gkc1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|din[0]~7 lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_gkc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_gkc1.tdf" "" { Text "D:/Bsuir/5th TERM/Lab_refs/Ssifo/lab3/db/altsyncram_gkc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.710 ns ( 55.97 % ) " "Info: Total cell delay = 2.710 ns ( 55.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.132 ns ( 44.03 % ) " "Info: Total interconnect delay = 2.132 ns ( 44.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "4.842 ns" { lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_gkc1:auto_generated|ram_block1a0~porta_address_reg7 lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_gkc1:auto_generated|q_a[0] lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[0]~22 lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[0]~23 lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|din[0]~7 lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_gkc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X27_Y0 X40_Y13 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X27_Y0 to location X40_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "11 " "Warning: Found 11 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[7\] 0 " "Info: Pin \"data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[6\] 0 " "Info: Pin \"data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[5\] 0 " "Info: Pin \"data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[4\] 0 " "Info: Pin \"data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[3\] 0 " "Info: Pin \"data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[2\] 0 " "Info: Pin \"data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[1\] 0 " "Info: Pin \"data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[0\] 0 " "Info: Pin \"data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "step\[2\] 0 " "Info: Pin \"step\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "step\[1\] 0 " "Info: Pin \"step\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "step\[0\] 0 " "Info: Pin \"step\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 26 18:29:52 2021 " "Info: Processing ended: Tue Oct 26 18:29:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
