
---------- Begin Simulation Statistics ----------
final_tick                               172441667000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 263207                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683960                       # Number of bytes of host memory used
host_op_rate                                   263723                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   379.93                       # Real time elapsed on the host
host_tick_rate                              453877602                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.172442                       # Number of seconds simulated
sim_ticks                                172441667000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.694842                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095450                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101864                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727809                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             806                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              515                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477916                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65341                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.724417                       # CPI: cycles per instruction
system.cpu.discardedOps                        190857                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610426                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402761                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001548                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        39210866                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.579906                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        172441667                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       133230801                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278249                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        565067                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1526                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1054610                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3473                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2110118                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3474                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 172441667000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109788                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199498                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78742                       # Transaction distribution
system.membus.trans_dist::ReadExReq            177039                       # Transaction distribution
system.membus.trans_dist::ReadExResp           177039                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109788                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       851894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 851894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     31124800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31124800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            286827                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  286827    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              286827                       # Request fanout histogram
system.membus.respLayer1.occupancy         1561392000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1363059000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 172441667000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            671980                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1144947                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          486                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          190608                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           383529                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          383528                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           873                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       671107                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3163394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3165626                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        86976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    128005312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              128092288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          281432                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12767936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1336941                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003741                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.061065                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1331940     99.63%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5000      0.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1336941                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4001986000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3163909995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2619000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 172441667000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  185                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               768493                       # number of demand (read+write) hits
system.l2.demand_hits::total                   768678                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 185                       # number of overall hits
system.l2.overall_hits::.cpu.data              768493                       # number of overall hits
system.l2.overall_hits::total                  768678                       # number of overall hits
system.l2.demand_misses::.cpu.inst                688                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286143                       # number of demand (read+write) misses
system.l2.demand_misses::total                 286831                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               688                       # number of overall misses
system.l2.overall_misses::.cpu.data            286143                       # number of overall misses
system.l2.overall_misses::total                286831                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     68148000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30550156000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30618304000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     68148000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30550156000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30618304000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              873                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1054636                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1055509                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             873                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1054636                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1055509                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.788087                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.271319                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.271747                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.788087                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.271319                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.271747                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99052.325581                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106765.344600                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106746.843960                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99052.325581                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106765.344600                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106746.843960                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199499                       # number of writebacks
system.l2.writebacks::total                    199499                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           688                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286139                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            286827                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          688                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286139                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           286827                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     54388000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24827083000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24881471000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     54388000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24827083000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24881471000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.788087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.271315                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.271743                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.788087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.271315                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.271743                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79052.325581                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86765.813119                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86747.311097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79052.325581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86765.813119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86747.311097                       # average overall mshr miss latency
system.l2.replacements                         281432                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       945448                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           945448                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       945448                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       945448                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          468                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              468                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          468                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          468                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          283                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           283                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            206490                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                206490                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          177039                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              177039                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19283311000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19283311000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        383529                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            383529                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.461605                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.461605                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108921.260287                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108921.260287                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       177039                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         177039                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15742531000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15742531000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.461605                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.461605                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88921.260287                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88921.260287                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            185                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                185                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          688                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              688                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     68148000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     68148000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          873                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            873                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.788087                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.788087                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99052.325581                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99052.325581                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          688                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          688                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     54388000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     54388000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.788087                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.788087                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79052.325581                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79052.325581                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        562003                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            562003                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109104                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109104                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11266845000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11266845000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       671107                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        671107                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.162573                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.162573                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103267.020458                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103267.020458                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109100                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109100                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9084552000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9084552000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.162567                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.162567                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83268.120990                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83268.120990                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 172441667000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8089.004731                       # Cycle average of tags in use
system.l2.tags.total_refs                     2108305                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    289624                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.279455                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      44.451493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        27.660824                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8016.892415                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005426                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987427                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          274                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2219                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4985                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          612                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4506808                       # Number of tag accesses
system.l2.tags.data_accesses                  4506808                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 172441667000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          44032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18312896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18356928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        44032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         44032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12767872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12767872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          286139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              286827                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       199498                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             199498                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            255344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         106197628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             106452972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       255344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           255344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       74041687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             74041687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       74041687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           255344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        106197628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            180494660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    199467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       688.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007046052500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11663                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11663                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              802377                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188034                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      286827                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199498                       # Number of write requests accepted
system.mem_ctrls.readBursts                    286827                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199498                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    957                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    31                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12558                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4768391750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1429350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10128454250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16680.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35430.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   144854                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  101866                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                286827                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199498                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  232393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       238577                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    130.184150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.071187                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   188.394563                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       184000     77.12%     77.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29420     12.33%     89.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6053      2.54%     91.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1587      0.67%     92.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9195      3.85%     96.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          676      0.28%     96.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          603      0.25%     97.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          536      0.22%     97.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6507      2.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       238577                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11663                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.509474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.108114                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.663965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11455     98.22%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          135      1.16%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           29      0.25%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           11      0.09%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           25      0.21%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            3      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11663                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11663                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.100232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.066537                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.075117                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5487     47.05%     47.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              224      1.92%     48.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5270     45.19%     94.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              661      5.67%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.17%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11663                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18295680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   61248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12764160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18356928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12767872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       106.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        74.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    106.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     74.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  172441626000                       # Total gap between requests
system.mem_ctrls.avgGap                     354581.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        44032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18251648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12764160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 255344.318841454951                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 105842446.999772980809                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 74020161.264156654477                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          688                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       286139                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       199498                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19063500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  10109390750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4110107998500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27708.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35330.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20602251.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            828675540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            440424930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1003427040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          508662900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13611817440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      42094900710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      30769262880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        89257171440                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        517.607913                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  79553409000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5757960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  87130298000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            874857060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            464974785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1037684760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          532413900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13611817440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      42812794050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      30164721120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        89499263115                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        519.011818                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  77979527000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5757960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  88704180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    172441667000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 172441667000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9663083                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9663083                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9663083                       # number of overall hits
system.cpu.icache.overall_hits::total         9663083                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          873                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            873                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          873                       # number of overall misses
system.cpu.icache.overall_misses::total           873                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     76439000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     76439000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     76439000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     76439000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663956                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663956                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663956                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663956                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000090                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000090                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000090                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000090                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 87558.991982                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87558.991982                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 87558.991982                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87558.991982                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          486                       # number of writebacks
system.cpu.icache.writebacks::total               486                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          873                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          873                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          873                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          873                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     74693000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     74693000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     74693000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     74693000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000090                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000090                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000090                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000090                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 85558.991982                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85558.991982                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 85558.991982                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85558.991982                       # average overall mshr miss latency
system.cpu.icache.replacements                    486                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9663083                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9663083                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          873                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           873                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     76439000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     76439000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663956                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663956                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000090                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000090                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 87558.991982                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87558.991982                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          873                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          873                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     74693000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     74693000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 85558.991982                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85558.991982                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 172441667000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           314.140924                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663956                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               873                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11069.823597                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   314.140924                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.613556                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.613556                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          387                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          387                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.755859                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9664829                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9664829                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 172441667000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 172441667000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 172441667000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     50970354                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50970354                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50970763                       # number of overall hits
system.cpu.dcache.overall_hits::total        50970763                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1105808                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1105808                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1113808                       # number of overall misses
system.cpu.dcache.overall_misses::total       1113808                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  53504706999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  53504706999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  53504706999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  53504706999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52076162                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52076162                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52084571                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52084571                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021234                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021234                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021385                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021385                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48385.169034                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48385.169034                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48037.639341                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48037.639341                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        87602                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3178                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.565135                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       945448                       # number of writebacks
system.cpu.dcache.writebacks::total            945448                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59167                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59167                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59167                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59167                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1046641                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1046641                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1054636                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1054636                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  49600462999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  49600462999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  50397392991                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  50397392991                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020098                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020098                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020249                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020249                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47390.139502                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47390.139502                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47786.528234                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47786.528234                       # average overall mshr miss latency
system.cpu.dcache.replacements                1054123                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40459520                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40459520                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       666541                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        666541                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  26085784999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  26085784999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41126061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41126061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016207                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016207                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39136.054645                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39136.054645                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3311                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3311                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       663230                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       663230                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  24611341999                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24611341999                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37108.306318                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37108.306318                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10510834                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10510834                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       439267                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       439267                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  27418922000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27418922000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040115                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040115                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62419.717393                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62419.717393                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        55856                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        55856                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       383411                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       383411                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  24989121000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24989121000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035014                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035014                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65175.806119                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65175.806119                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          409                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           409                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8000                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8000                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8409                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8409                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.951362                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.951362                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7995                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7995                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    796929992                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    796929992                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.950767                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.950767                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99678.548093                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99678.548093                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 172441667000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.643902                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52025474                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1054635                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.330312                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.643902                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991492                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991492                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          216                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          191                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53139282                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53139282                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 172441667000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 172441667000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
