$date
	Fri May 06 20:49:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module orgate_tb $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1#
1"
1!
$end
#20
0"
#40
0!
0#
#60
