Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jun 15 16:33:00 2021
| Host         : PetrBigPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mandelbrot_pinout_control_sets_placed.rpt
| Design       : mandelbrot_pinout
| Device       : xc7a200t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           16 |
| No           | No                    | Yes                    |              37 |           13 |
| No           | Yes                   | No                     |              12 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |           13 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------+--------------------------------------------------+-------------------------------------------------------------+------------------+----------------+--------------+
|                                Clock Signal                                |                   Enable Signal                  |                       Set/Reset Signal                      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------+--------------------------------------------------+-------------------------------------------------------------+------------------+----------------+--------------+
|  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO |                                                  | VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/SR[0]               |                4 |             12 |         3.00 |
|  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO | VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/VCountxD | VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/bbstub_PllLockedxSO |                6 |             16 |         2.67 |
|  FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO                            | VCountIntxD                                      | FpgaUserCDxB.ImageGeneratorxI/AR[0]                         |                7 |             16 |         2.29 |
|  FpgaUserCDxB.ClkMandelbrotxI/inst/ClkMandelxCO                            |                                                  | FpgaUserCDxB.ImageGeneratorxI/AR[0]                         |                6 |             18 |         3.00 |
|  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO |                                                  | VgaHdmiCDxB.HdmixI/VgaxI/VgaControlerxI/bbstub_PllLockedxSO |                7 |             19 |         2.71 |
|  VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI/inst/ClkVgaxCO |                                                  |                                                             |               16 |             31 |         1.94 |
+----------------------------------------------------------------------------+--------------------------------------------------+-------------------------------------------------------------+------------------+----------------+--------------+


