// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "05/31/2025 04:45:55"

// 
// Device: Altera EP4CE55F23A7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	rst,
	done,
	SRAM_A_L0,
	SRAM_D_L0,
	SRAM_Q_L0,
	SRAM_ceb_L0,
	SRAM_web_L0,
	SRAM_A_L1,
	SRAM_D_L1,
	SRAM_Q_L1,
	SRAM_ceb_L1,
	SRAM_web_L1,
	ROM_A_IMG,
	ROM_rd_IMG,
	ROM_Q_IMG);
input 	clk;
input 	rst;
output 	done;
output 	[11:0] SRAM_A_L0;
output 	[15:0] SRAM_D_L0;
input 	[15:0] SRAM_Q_L0;
output 	SRAM_ceb_L0;
output 	SRAM_web_L0;
output 	[11:0] SRAM_A_L1;
output 	[15:0] SRAM_D_L1;
input 	[15:0] SRAM_Q_L1;
output 	SRAM_ceb_L1;
output 	SRAM_web_L1;
output 	[11:0] ROM_A_IMG;
output 	ROM_rd_IMG;
input 	[15:0] ROM_Q_IMG;

// Design Ports Information
// done	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[0]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[1]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[2]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[3]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[4]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[5]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[6]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[7]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[8]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[9]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[10]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[11]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[0]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[1]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[2]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[3]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[4]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[5]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[7]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[8]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[9]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[10]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[11]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[12]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[13]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[14]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[15]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ceb_L0	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_web_L0	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[0]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[1]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[2]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[3]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[4]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[5]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[6]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[7]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[8]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[9]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[10]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[11]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[0]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[1]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[2]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[3]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[4]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[5]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[6]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[7]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[8]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[9]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[10]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[11]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[12]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[13]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[14]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[15]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[0]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[1]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[2]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[3]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[4]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[5]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[6]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[7]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[8]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[9]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[10]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[11]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[12]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[13]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[14]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[15]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ceb_L1	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_web_L1	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[0]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[1]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[2]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[3]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[4]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[5]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[6]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[7]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[8]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[9]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[10]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[11]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_rd_IMG	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[4]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[4]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[15]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[15]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[14]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[14]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[13]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[13]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[12]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[12]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[11]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[11]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[10]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[10]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[9]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[9]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[8]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[8]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[7]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[7]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[6]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[6]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[5]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[5]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[3]	=>  Location: PIN_U19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[3]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[2]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[2]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[1]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[1]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[0]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[0]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("top_v.sdo");
// synopsys translate_on

wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~dataout ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~0 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~1 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~2 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~3 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~4 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~5 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~6 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~7 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~8 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~9 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~10 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~11 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~12 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~13 ;
wire \SRAM_Q_L1[0]~input_o ;
wire \SRAM_Q_L1[1]~input_o ;
wire \SRAM_Q_L1[2]~input_o ;
wire \SRAM_Q_L1[3]~input_o ;
wire \SRAM_Q_L1[4]~input_o ;
wire \SRAM_Q_L1[5]~input_o ;
wire \SRAM_Q_L1[6]~input_o ;
wire \SRAM_Q_L1[7]~input_o ;
wire \SRAM_Q_L1[8]~input_o ;
wire \SRAM_Q_L1[9]~input_o ;
wire \SRAM_Q_L1[10]~input_o ;
wire \SRAM_Q_L1[11]~input_o ;
wire \SRAM_Q_L1[12]~input_o ;
wire \SRAM_Q_L1[13]~input_o ;
wire \SRAM_Q_L1[14]~input_o ;
wire \SRAM_Q_L1[15]~input_o ;
wire \done~output_o ;
wire \SRAM_A_L0[0]~output_o ;
wire \SRAM_A_L0[1]~output_o ;
wire \SRAM_A_L0[2]~output_o ;
wire \SRAM_A_L0[3]~output_o ;
wire \SRAM_A_L0[4]~output_o ;
wire \SRAM_A_L0[5]~output_o ;
wire \SRAM_A_L0[6]~output_o ;
wire \SRAM_A_L0[7]~output_o ;
wire \SRAM_A_L0[8]~output_o ;
wire \SRAM_A_L0[9]~output_o ;
wire \SRAM_A_L0[10]~output_o ;
wire \SRAM_A_L0[11]~output_o ;
wire \SRAM_D_L0[0]~output_o ;
wire \SRAM_D_L0[1]~output_o ;
wire \SRAM_D_L0[2]~output_o ;
wire \SRAM_D_L0[3]~output_o ;
wire \SRAM_D_L0[4]~output_o ;
wire \SRAM_D_L0[5]~output_o ;
wire \SRAM_D_L0[6]~output_o ;
wire \SRAM_D_L0[7]~output_o ;
wire \SRAM_D_L0[8]~output_o ;
wire \SRAM_D_L0[9]~output_o ;
wire \SRAM_D_L0[10]~output_o ;
wire \SRAM_D_L0[11]~output_o ;
wire \SRAM_D_L0[12]~output_o ;
wire \SRAM_D_L0[13]~output_o ;
wire \SRAM_D_L0[14]~output_o ;
wire \SRAM_D_L0[15]~output_o ;
wire \SRAM_ceb_L0~output_o ;
wire \SRAM_web_L0~output_o ;
wire \SRAM_A_L1[0]~output_o ;
wire \SRAM_A_L1[1]~output_o ;
wire \SRAM_A_L1[2]~output_o ;
wire \SRAM_A_L1[3]~output_o ;
wire \SRAM_A_L1[4]~output_o ;
wire \SRAM_A_L1[5]~output_o ;
wire \SRAM_A_L1[6]~output_o ;
wire \SRAM_A_L1[7]~output_o ;
wire \SRAM_A_L1[8]~output_o ;
wire \SRAM_A_L1[9]~output_o ;
wire \SRAM_A_L1[10]~output_o ;
wire \SRAM_A_L1[11]~output_o ;
wire \SRAM_D_L1[0]~output_o ;
wire \SRAM_D_L1[1]~output_o ;
wire \SRAM_D_L1[2]~output_o ;
wire \SRAM_D_L1[3]~output_o ;
wire \SRAM_D_L1[4]~output_o ;
wire \SRAM_D_L1[5]~output_o ;
wire \SRAM_D_L1[6]~output_o ;
wire \SRAM_D_L1[7]~output_o ;
wire \SRAM_D_L1[8]~output_o ;
wire \SRAM_D_L1[9]~output_o ;
wire \SRAM_D_L1[10]~output_o ;
wire \SRAM_D_L1[11]~output_o ;
wire \SRAM_D_L1[12]~output_o ;
wire \SRAM_D_L1[13]~output_o ;
wire \SRAM_D_L1[14]~output_o ;
wire \SRAM_D_L1[15]~output_o ;
wire \SRAM_ceb_L1~output_o ;
wire \SRAM_web_L1~output_o ;
wire \ROM_A_IMG[0]~output_o ;
wire \ROM_A_IMG[1]~output_o ;
wire \ROM_A_IMG[2]~output_o ;
wire \ROM_A_IMG[3]~output_o ;
wire \ROM_A_IMG[4]~output_o ;
wire \ROM_A_IMG[5]~output_o ;
wire \ROM_A_IMG[6]~output_o ;
wire \ROM_A_IMG[7]~output_o ;
wire \ROM_A_IMG[8]~output_o ;
wire \ROM_A_IMG[9]~output_o ;
wire \ROM_A_IMG[10]~output_o ;
wire \ROM_A_IMG[11]~output_o ;
wire \ROM_rd_IMG~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \Master_0|u_atconv|Add15~13 ;
wire \Master_0|u_atconv|Add15~14_combout ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \Master_0|u_atconv|Add16~0_combout ;
wire \Master_0|u_atconv|Add16~1 ;
wire \Master_0|u_atconv|Add16~2_combout ;
wire \Master_0|u_atconv|Add16~3 ;
wire \Master_0|u_atconv|Add16~4_combout ;
wire \Master_0|u_atconv|Add16~5 ;
wire \Master_0|u_atconv|Add16~6_combout ;
wire \Master_0|u_atconv|Add16~7 ;
wire \Master_0|u_atconv|Add16~8_combout ;
wire \Master_0|u_atconv|Add16~9 ;
wire \Master_0|u_atconv|Add16~10_combout ;
wire \Master_0|u_atconv|px~0_combout ;
wire \Master_0|u_atconv|Add16~11 ;
wire \Master_0|u_atconv|Add16~12_combout ;
wire \Master_0|u_atconv|Add16~13 ;
wire \Master_0|u_atconv|Add16~14_combout ;
wire \Master_0|u_atconv|Add16~15 ;
wire \Master_0|u_atconv|Add16~16_combout ;
wire \Master_0|u_atconv|Add16~17 ;
wire \Master_0|u_atconv|Add16~18_combout ;
wire \Master_0|u_atconv|Add16~19 ;
wire \Master_0|u_atconv|Add16~20_combout ;
wire \Master_0|u_atconv|Equal9~0_combout ;
wire \Master_0|Equal3~0_combout ;
wire \Master_0|Equal3~1_combout ;
wire \Master_0|u_atconv|Equal9~1_combout ;
wire \Master_0|u_atconv|Selector1~0_combout ;
wire \Master_0|u_atconv|Add14~0_combout ;
wire \Master_0|u_atconv|Add13~0_combout ;
wire \Master_0|u_atconv|Add13~1 ;
wire \Master_0|u_atconv|Add13~2_combout ;
wire \Master_0|u_atconv|Add13~3 ;
wire \Master_0|u_atconv|Add13~4_combout ;
wire \Master_0|u_atconv|Add13~5 ;
wire \Master_0|u_atconv|Add13~6_combout ;
wire \Master_0|u_atconv|Equal3~2_combout ;
wire \Master_0|u_atconv|Add13~7 ;
wire \Master_0|u_atconv|Add13~8_combout ;
wire \Master_0|u_atconv|Add13~9 ;
wire \Master_0|u_atconv|Add13~10_combout ;
wire \Master_0|u_atconv|Add13~11 ;
wire \Master_0|u_atconv|Add13~12_combout ;
wire \Master_0|u_atconv|Equal3~1_combout ;
wire \Master_0|u_atconv|oy~1_combout ;
wire \Master_0|u_atconv|Add13~13 ;
wire \Master_0|u_atconv|Add13~14_combout ;
wire \Master_0|u_atconv|Add13~15 ;
wire \Master_0|u_atconv|Add13~16_combout ;
wire \Master_0|u_atconv|Add13~17 ;
wire \Master_0|u_atconv|Add13~18_combout ;
wire \Master_0|u_atconv|Add13~19 ;
wire \Master_0|u_atconv|Add13~20_combout ;
wire \Master_0|u_atconv|Add13~21 ;
wire \Master_0|u_atconv|Add13~22_combout ;
wire \Master_0|u_atconv|Equal3~0_combout ;
wire \Master_0|u_atconv|Equal3~3_combout ;
wire \Master_0|u_atconv|curr_state.IDLE~feeder_combout ;
wire \Master_0|u_atconv|curr_state.IDLE~q ;
wire \Master_0|u_atconv|wy~0_combout ;
wire \Master_0|u_atconv|wx~1_combout ;
wire \Master_0|u_atconv|wx~0_combout ;
wire \Master_0|u_atconv|wy[1]~1_combout ;
wire \Master_0|u_atconv|wy~2_combout ;
wire \Master_0|u_atconv|next_state.CONV_WRITE~0_combout ;
wire \Master_0|u_atconv|Selector0~0_combout ;
wire \Master_0|u_atconv|Equal2~2_combout ;
wire \Master_0|u_atconv|Add14~11 ;
wire \Master_0|u_atconv|Add14~12_combout ;
wire \Master_0|u_atconv|ox~0_combout ;
wire \Master_0|u_atconv|Add14~13 ;
wire \Master_0|u_atconv|Add14~14_combout ;
wire \Master_0|u_atconv|Add14~15 ;
wire \Master_0|u_atconv|Add14~16_combout ;
wire \Master_0|u_atconv|Add14~17 ;
wire \Master_0|u_atconv|Add14~18_combout ;
wire \Master_0|u_atconv|Add14~19 ;
wire \Master_0|u_atconv|Add14~20_combout ;
wire \Master_0|u_atconv|Add14~21 ;
wire \Master_0|u_atconv|Add14~22_combout ;
wire \Master_0|u_atconv|Equal2~0_combout ;
wire \Master_0|u_atconv|Equal2~3_combout ;
wire \Master_0|u_atconv|Selector0~1_combout ;
wire \Master_0|u_atconv|curr_state.CONV~q ;
wire \Master_0|u_atconv|next_state.CONV_WRITE~1_combout ;
wire \Master_0|u_atconv|curr_state.CONV_WRITE~q ;
wire \Master_0|u_atconv|Add14~1 ;
wire \Master_0|u_atconv|Add14~2_combout ;
wire \Master_0|u_atconv|Add14~3 ;
wire \Master_0|u_atconv|Add14~4_combout ;
wire \Master_0|u_atconv|Add14~5 ;
wire \Master_0|u_atconv|Add14~6_combout ;
wire \Master_0|u_atconv|Add14~7 ;
wire \Master_0|u_atconv|Add14~8_combout ;
wire \Master_0|u_atconv|Add14~9 ;
wire \Master_0|u_atconv|Add14~10_combout ;
wire \Master_0|u_atconv|Equal2~1_combout ;
wire \Master_0|u_atconv|oy[0]~0_combout ;
wire \Master_0|u_atconv|Selector1~1_combout ;
wire \Master_0|u_atconv|Selector1~2_combout ;
wire \Master_0|u_atconv|curr_state.POOL~q ;
wire \Master_0|u_atconv|ix~0_combout ;
wire \Master_0|u_atconv|ix~q ;
wire \Master_0|u_atconv|iy~0_combout ;
wire \Master_0|u_atconv|iy~q ;
wire \Master_0|u_atconv|next_state.POOL_WRITE~0_combout ;
wire \Master_0|u_atconv|curr_state.POOL_WRITE~q ;
wire \Master_0|u_atconv|py[0]~0_combout ;
wire \Master_0|u_atconv|Add15~15 ;
wire \Master_0|u_atconv|Add15~16_combout ;
wire \Master_0|u_atconv|Add15~17 ;
wire \Master_0|u_atconv|Add15~18_combout ;
wire \Master_0|u_atconv|Add15~19 ;
wire \Master_0|u_atconv|Add15~20_combout ;
wire \Master_0|u_atconv|Add15~0_combout ;
wire \Master_0|u_atconv|Equal4~0_combout ;
wire \Master_0|u_atconv|Add15~1 ;
wire \Master_0|u_atconv|Add15~2_combout ;
wire \Master_0|u_atconv|Add15~3 ;
wire \Master_0|u_atconv|Add15~4_combout ;
wire \Master_0|u_atconv|Add15~5 ;
wire \Master_0|u_atconv|Add15~6_combout ;
wire \Master_0|u_atconv|Equal4~2_combout ;
wire \Master_0|u_atconv|Add15~7 ;
wire \Master_0|u_atconv|Add15~8_combout ;
wire \Master_0|u_atconv|Add15~9 ;
wire \Master_0|u_atconv|Add15~10_combout ;
wire \Master_0|u_atconv|py~1_combout ;
wire \Master_0|u_atconv|Add15~11 ;
wire \Master_0|u_atconv|Add15~12_combout ;
wire \Master_0|u_atconv|Equal4~1_combout ;
wire \Master_0|u_atconv|Equal4~3_combout ;
wire \Master_0|u_atconv|Selector2~0_combout ;
wire \Master_0|u_atconv|curr_state.DONE~q ;
wire \Master_0|count0~1_combout ;
wire \Master_0|count0[0]~0_combout ;
wire \Master_0|Add0~2_combout ;
wire \Master_0|Add0~1_combout ;
wire \Master_0|Add0~0_combout ;
wire \Master_0|next_state.W_SRAM0~0_combout ;
wire \Master_0|Selector0~0_combout ;
wire \Master_0|u_atconv|layer0_A[5]~3_combout ;
wire \Master_0|u_atconv|Add2~17_combout ;
wire \Master_0|u_atconv|Add2~16_combout ;
wire \Master_0|u_atconv|Add2~12_combout ;
wire \Master_0|u_atconv|Add2~13_combout ;
wire \Master_0|u_atconv|Add2~9_combout ;
wire \Master_0|u_atconv|Add2~8_combout ;
wire \Master_0|u_atconv|Add2~5_combout ;
wire \Master_0|u_atconv|Add2~4_combout ;
wire \Master_0|u_atconv|Add2~0_combout ;
wire \Master_0|u_atconv|Add2~1_combout ;
wire \Master_0|u_atconv|Add2~3 ;
wire \Master_0|u_atconv|Add2~7 ;
wire \Master_0|u_atconv|Add2~11 ;
wire \Master_0|u_atconv|Add2~15 ;
wire \Master_0|u_atconv|Add2~18_combout ;
wire \Master_0|Equal1~3_combout ;
wire \Master_0|u_atconv|layer0_A[0]~0_combout ;
wire \Master_0|u_atconv|Add2~2_combout ;
wire \Master_0|u_atconv|layer0_A[1]~1_combout ;
wire \Master_0|u_atconv|Add2~6_combout ;
wire \Master_0|Equal1~0_combout ;
wire \Master_0|u_atconv|layer0_A[3]~2_combout ;
wire \Master_0|u_atconv|Add2~10_combout ;
wire \Master_0|Equal1~1_combout ;
wire \Master_0|u_atconv|Add2~14_combout ;
wire \Master_0|Equal1~2_combout ;
wire \Master_0|u_atconv|Add2~21_combout ;
wire \Master_0|u_atconv|Add2~20_combout ;
wire \Master_0|u_atconv|Add2~19 ;
wire \Master_0|u_atconv|Add2~22_combout ;
wire \Master_0|Equal1~4_combout ;
wire \Master_0|Selector0~1_combout ;
wire \Master_0|curr_state.R_ROM~q ;
wire \Master_0|next_state.W_SRAM0~1_combout ;
wire \Master_0|curr_state.W_SRAM0~q ;
wire \Master_0|next_state.W_SRAM1~0_combout ;
wire \Master_0|curr_state.W_SRAM1~q ;
wire \Master_0|count1[0]~0_combout ;
wire \Master_0|count1[0]~1_combout ;
wire \Master_0|Add1~0_combout ;
wire \Master_0|Selector1~1_combout ;
wire \Master_0|u_atconv|layer1_A[5]~1 ;
wire \Master_0|u_atconv|layer1_A[6]~3 ;
wire \Master_0|u_atconv|layer1_A[7]~5 ;
wire \Master_0|u_atconv|layer1_A[8]~6_combout ;
wire \Master_0|u_atconv|layer1_A[6]~2_combout ;
wire \Master_0|u_atconv|layer1_A[7]~4_combout ;
wire \Master_0|u_atconv|layer1_A[5]~0_combout ;
wire \Master_0|Equal3~2_combout ;
wire \Master_0|u_atconv|layer1_A[8]~7 ;
wire \Master_0|u_atconv|layer1_A[9]~9 ;
wire \Master_0|u_atconv|layer1_A[10]~11 ;
wire \Master_0|u_atconv|layer1_A[11]~12_combout ;
wire \Master_0|u_atconv|layer1_A[9]~8_combout ;
wire \Master_0|u_atconv|layer1_A[10]~10_combout ;
wire \Master_0|Equal3~3_combout ;
wire \Master_0|Selector1~0_combout ;
wire \Master_0|Selector1~2_combout ;
wire \Master_0|curr_state.R_SRAM0~q ;
wire \u_BUS|Equal1~0_combout ;
wire \Master_0|u_atconv|acc[6]~16_combout ;
wire \Slave_1|SRAM_ceb~0_combout ;
wire \Master_0|u_atconv|Add6~1_cout ;
wire \Master_0|u_atconv|Add6~3_cout ;
wire \Master_0|u_atconv|Add6~5_cout ;
wire \Master_0|u_atconv|Add6~7_cout ;
wire \Master_0|u_atconv|Add6~9_cout ;
wire \Master_0|u_atconv|Add6~11 ;
wire \Master_0|u_atconv|Add6~13 ;
wire \Master_0|u_atconv|Add6~15 ;
wire \Master_0|u_atconv|Add6~17 ;
wire \Master_0|u_atconv|Add6~19 ;
wire \Master_0|u_atconv|Add6~21 ;
wire \Master_0|u_atconv|Add6~22_combout ;
wire \Master_0|ADDR_M[0]~3_combout ;
wire \Master_0|ID_M~3_combout ;
wire \Master_0|ADDR_M[0]~1_combout ;
wire \Master_0|ADDR_M[0]~2_combout ;
wire \Master_0|u_atconv|Add6~18_combout ;
wire \Master_0|u_atconv|Add6~20_combout ;
wire \Master_0|u_atconv|Add6~16_combout ;
wire \Master_0|u_atconv|Add6~12_combout ;
wire \Master_0|u_atconv|Add6~14_combout ;
wire \Master_0|u_atconv|Add6~10_combout ;
wire \Master_0|u_atconv|LessThan1~0_combout ;
wire \Master_0|u_atconv|LessThan1~1_combout ;
wire \Master_0|ADDR_M[0]~4_combout ;
wire \Slave_1|SRAM_A[0]~0_combout ;
wire \Master_0|u_atconv|Add7~0_combout ;
wire \Master_0|ADDR_M[1]~5_combout ;
wire \Master_0|ADDR_M[1]~6_combout ;
wire \Master_0|ADDR_M[1]~7_combout ;
wire \Slave_1|SRAM_A[1]~1_combout ;
wire \Master_0|u_atconv|Add7~1 ;
wire \Master_0|u_atconv|Add7~2_combout ;
wire \Master_0|ADDR_M[2]~8_combout ;
wire \Master_0|u_atconv|Add0~0_combout ;
wire \Master_0|ADDR_M[2]~9_combout ;
wire \Master_0|ADDR_M[2]~10_combout ;
wire \Slave_1|SRAM_A[2]~2_combout ;
wire \Master_0|u_atconv|Add7~3 ;
wire \Master_0|u_atconv|Add7~4_combout ;
wire \Master_0|ADDR_M[3]~11_combout ;
wire \Master_0|ADDR_M[3]~12_combout ;
wire \Master_0|ADDR_M[3]~13_combout ;
wire \Slave_1|SRAM_A[3]~3_combout ;
wire \Master_0|u_atconv|Add7~5 ;
wire \Master_0|u_atconv|Add7~6_combout ;
wire \Master_0|ADDR_M[4]~14_combout ;
wire \Master_0|ADDR_M[4]~15_combout ;
wire \Master_0|ADDR_M[4]~16_combout ;
wire \Slave_1|SRAM_A[4]~4_combout ;
wire \Master_0|u_atconv|Add7~7 ;
wire \Master_0|u_atconv|Add7~8_combout ;
wire \Master_0|ADDR_M[5]~17_combout ;
wire \Master_0|ADDR_M[5]~18_combout ;
wire \Master_0|ADDR_M[5]~19_combout ;
wire \Slave_1|SRAM_A[5]~5_combout ;
wire \Master_0|u_atconv|Add0~3_combout ;
wire \Master_0|u_atconv|Add7~9 ;
wire \Master_0|u_atconv|Add7~10_combout ;
wire \Master_0|u_atconv|real_x[6]~0_combout ;
wire \Master_0|u_atconv|Add8~1_cout ;
wire \Master_0|u_atconv|Add8~3_cout ;
wire \Master_0|u_atconv|Add8~5_cout ;
wire \Master_0|u_atconv|Add8~7_cout ;
wire \Master_0|u_atconv|Add8~9_cout ;
wire \Master_0|u_atconv|Add8~10_combout ;
wire \Master_0|u_atconv|Add8~11 ;
wire \Master_0|u_atconv|Add8~13 ;
wire \Master_0|u_atconv|Add8~15 ;
wire \Master_0|u_atconv|Add8~16_combout ;
wire \Master_0|u_atconv|Add8~12_combout ;
wire \Master_0|u_atconv|Add8~14_combout ;
wire \Master_0|u_atconv|real_y[5]~1_combout ;
wire \Master_0|u_atconv|Add8~17 ;
wire \Master_0|u_atconv|Add8~19 ;
wire \Master_0|u_atconv|Add8~21 ;
wire \Master_0|u_atconv|Add8~22_combout ;
wire \Master_0|u_atconv|real_y[5]~0_combout ;
wire \Master_0|u_atconv|Add8~20_combout ;
wire \Master_0|u_atconv|Add8~18_combout ;
wire \Master_0|u_atconv|real_y[0]~3_combout ;
wire \Master_0|u_atconv|real_y[5]~2_combout ;
wire \Master_0|u_atconv|real_y[0]~4_combout ;
wire \Master_0|u_atconv|Add0~1_combout ;
wire \Slave_1|SRAM_A[6]~6_combout ;
wire \Master_0|u_atconv|Add7~11 ;
wire \Master_0|u_atconv|Add7~12_combout ;
wire \Master_0|u_atconv|real_x[7]~1_combout ;
wire \Master_0|u_atconv|Add9~0_combout ;
wire \Master_0|u_atconv|Add9~2_combout ;
wire \Master_0|u_atconv|Add0~2 ;
wire \Master_0|u_atconv|Add0~4_combout ;
wire \Master_0|u_atconv|Add0~6_combout ;
wire \Slave_1|SRAM_A[7]~7_combout ;
wire \Master_0|u_atconv|Add7~13 ;
wire \Master_0|u_atconv|Add7~14_combout ;
wire \Master_0|u_atconv|real_x[8]~2_combout ;
wire \Master_0|u_atconv|Add9~1 ;
wire \Master_0|u_atconv|Add9~3_combout ;
wire \Master_0|u_atconv|Add9~5_combout ;
wire \Master_0|u_atconv|Add0~5 ;
wire \Master_0|u_atconv|Add0~7_combout ;
wire \Master_0|u_atconv|Add0~9_combout ;
wire \Slave_1|SRAM_A[8]~8_combout ;
wire \Master_0|u_atconv|Add9~4 ;
wire \Master_0|u_atconv|Add9~6_combout ;
wire \Master_0|u_atconv|Add9~8_combout ;
wire \Master_0|u_atconv|Add7~15 ;
wire \Master_0|u_atconv|Add7~16_combout ;
wire \Master_0|u_atconv|real_x[9]~3_combout ;
wire \Master_0|u_atconv|Add0~8 ;
wire \Master_0|u_atconv|Add0~10_combout ;
wire \Master_0|u_atconv|Add0~12_combout ;
wire \Slave_1|SRAM_A[9]~9_combout ;
wire \Master_0|u_atconv|Add9~7 ;
wire \Master_0|u_atconv|Add9~9_combout ;
wire \Master_0|u_atconv|Add9~11_combout ;
wire \Master_0|u_atconv|Add7~17 ;
wire \Master_0|u_atconv|Add7~18_combout ;
wire \Master_0|u_atconv|real_x[10]~4_combout ;
wire \Master_0|u_atconv|Add0~11 ;
wire \Master_0|u_atconv|Add0~13_combout ;
wire \Master_0|u_atconv|Add0~15_combout ;
wire \Slave_1|SRAM_A[10]~10_combout ;
wire \Master_0|u_atconv|Add9~10 ;
wire \Master_0|u_atconv|Add9~12_combout ;
wire \Master_0|u_atconv|Add9~14_combout ;
wire \Master_0|u_atconv|Add7~19 ;
wire \Master_0|u_atconv|Add7~20_combout ;
wire \Master_0|u_atconv|real_x[11]~5_combout ;
wire \Master_0|u_atconv|Add0~14 ;
wire \Master_0|u_atconv|Add0~16_combout ;
wire \Master_0|u_atconv|Add0~18_combout ;
wire \Slave_1|SRAM_A[11]~11_combout ;
wire \Master_0|u_atconv|w[0][15]~0_combout ;
wire \Master_0|u_atconv|w[0][15]~q ;
wire \ROM_Q_IMG[0]~input_o ;
wire \u_BUS|RDATA_M0[0]~17_combout ;
wire \ROM_Q_IMG[1]~input_o ;
wire \u_BUS|RDATA_M0[1]~16_combout ;
wire \ROM_Q_IMG[2]~input_o ;
wire \u_BUS|RDATA_M0[2]~15_combout ;
wire \ROM_Q_IMG[3]~input_o ;
wire \Master_0|idata_reg[3]~40_combout ;
wire \ROM_Q_IMG[4]~input_o ;
wire \u_BUS|RDATA_M0[4]~0_combout ;
wire \ROM_Q_IMG[5]~input_o ;
wire \u_BUS|RDATA_M0[5]~13_combout ;
wire \ROM_Q_IMG[6]~input_o ;
wire \Master_0|idata_reg[6]~48_combout ;
wire \ROM_Q_IMG[7]~input_o ;
wire \Master_0|idata_reg[7]~49_combout ;
wire \ROM_Q_IMG[8]~input_o ;
wire \Master_0|idata_reg[8]~50_combout ;
wire \SRAM_Q_L0[9]~input_o ;
wire \ROM_Q_IMG[9]~input_o ;
wire \u_BUS|ADDR_S0~12_combout ;
wire \u_BUS|RDATA_M0[15]~1_combout ;
wire \u_BUS|RDATA_M0[9]~8_combout ;
wire \Master_0|idata_reg[9]~41_combout ;
wire \ROM_Q_IMG[10]~input_o ;
wire \SRAM_Q_L0[10]~input_o ;
wire \u_BUS|RDATA_M0[10]~7_combout ;
wire \Master_0|idata_reg[10]~42_combout ;
wire \SRAM_Q_L0[11]~input_o ;
wire \ROM_Q_IMG[11]~input_o ;
wire \u_BUS|RDATA_M0[11]~6_combout ;
wire \Master_0|idata_reg[11]~43_combout ;
wire \SRAM_Q_L0[12]~input_o ;
wire \ROM_Q_IMG[12]~input_o ;
wire \u_BUS|RDATA_M0[12]~5_combout ;
wire \Master_0|idata_reg[12]~44_combout ;
wire \ROM_Q_IMG[13]~input_o ;
wire \SRAM_Q_L0[13]~input_o ;
wire \u_BUS|RDATA_M0[13]~4_combout ;
wire \Master_0|idata_reg[13]~45_combout ;
wire \SRAM_Q_L0[14]~input_o ;
wire \ROM_Q_IMG[14]~input_o ;
wire \u_BUS|RDATA_M0[14]~3_combout ;
wire \Master_0|idata_reg[14]~46_combout ;
wire \ROM_Q_IMG[15]~input_o ;
wire \SRAM_Q_L0[15]~input_o ;
wire \u_BUS|RDATA_M0[15]~2_combout ;
wire \Master_0|idata_reg[15]~47_combout ;
wire \Master_0|u_atconv|acc~49_combout ;
wire \Master_0|u_atconv|acc~50_combout ;
wire \Master_0|u_atconv|acc~51_combout ;
wire \Master_0|u_atconv|acc~52_combout ;
wire \Master_0|u_atconv|acc~53_combout ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~dataout ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~0 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~1 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~2 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~3 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~4 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~5 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~6 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~7 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~8 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~9 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~10 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~11 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~12 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~13 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \Master_0|u_atconv|acc[0]~17_combout ;
wire \Master_0|u_atconv|acc[0]~18 ;
wire \Master_0|u_atconv|acc[1]~19_combout ;
wire \Master_0|u_atconv|acc[1]~20 ;
wire \Master_0|u_atconv|acc[2]~21_combout ;
wire \Master_0|u_atconv|acc[2]~22 ;
wire \Master_0|u_atconv|acc[3]~23_combout ;
wire \Master_0|u_atconv|acc[3]~24 ;
wire \Master_0|u_atconv|acc[4]~25_combout ;
wire \Master_0|u_atconv|acc[4]~26 ;
wire \Master_0|u_atconv|acc[5]~27_combout ;
wire \Master_0|u_atconv|acc[5]~28 ;
wire \Master_0|u_atconv|acc[6]~29_combout ;
wire \Master_0|u_atconv|acc[6]~30 ;
wire \Master_0|u_atconv|acc[7]~31_combout ;
wire \Master_0|u_atconv|acc[7]~32 ;
wire \Master_0|u_atconv|acc[8]~33_combout ;
wire \Master_0|u_atconv|acc[8]~34 ;
wire \Master_0|u_atconv|acc[9]~35_combout ;
wire \Master_0|u_atconv|acc[9]~36 ;
wire \Master_0|u_atconv|acc[10]~37_combout ;
wire \Master_0|u_atconv|acc[10]~38 ;
wire \Master_0|u_atconv|acc[11]~39_combout ;
wire \Master_0|u_atconv|acc[11]~40 ;
wire \Master_0|u_atconv|acc[12]~41_combout ;
wire \Master_0|u_atconv|acc[12]~42 ;
wire \Master_0|u_atconv|acc[13]~43_combout ;
wire \Master_0|u_atconv|acc[13]~44 ;
wire \Master_0|u_atconv|acc[14]~45_combout ;
wire \Master_0|u_atconv|acc[14]~46 ;
wire \Master_0|u_atconv|acc[15]~47_combout ;
wire \Master_0|u_atconv|out_data[2]~1 ;
wire \Master_0|u_atconv|out_data[3]~3 ;
wire \Master_0|u_atconv|out_data[4]~5 ;
wire \Master_0|u_atconv|out_data[5]~7 ;
wire \Master_0|u_atconv|out_data[6]~9 ;
wire \Master_0|u_atconv|out_data[7]~11 ;
wire \Master_0|u_atconv|out_data[8]~13 ;
wire \Master_0|u_atconv|out_data[9]~15 ;
wire \Master_0|u_atconv|out_data[10]~17 ;
wire \Master_0|u_atconv|out_data[11]~19 ;
wire \Master_0|u_atconv|out_data[12]~21 ;
wire \Master_0|u_atconv|out_data[13]~23 ;
wire \Master_0|u_atconv|out_data[14]~25 ;
wire \Master_0|u_atconv|out_data[15]~26_combout ;
wire \u_BUS|WDATA_S1~0_combout ;
wire \Slave_1|SRAM_D[0]~22_combout ;
wire \Slave_1|SRAM_D[1]~23_combout ;
wire \Master_0|u_atconv|out_data[2]~0_combout ;
wire \Slave_1|SRAM_D[2]~24_combout ;
wire \Master_0|u_atconv|out_data[3]~2_combout ;
wire \Slave_1|SRAM_D[3]~25_combout ;
wire \Master_0|u_atconv|out_data[4]~4_combout ;
wire \SRAM_Q_L0[3]~input_o ;
wire \Master_0|u_atconv|mx~0_combout ;
wire \u_BUS|RDATA_M0[3]~14_combout ;
wire \Master_0|u_atconv|mx~3_combout ;
wire \Master_0|u_atconv|mx~17_combout ;
wire \Master_0|layer0_Q[15]~0_combout ;
wire \Master_0|layer0_Q[14]~1_combout ;
wire \Master_0|u_atconv|mx~16_combout ;
wire \Master_0|layer0_Q[13]~2_combout ;
wire \Master_0|u_atconv|mx~15_combout ;
wire \Master_0|layer0_Q[12]~3_combout ;
wire \Master_0|u_atconv|mx~14_combout ;
wire \Master_0|layer0_Q[11]~4_combout ;
wire \Master_0|u_atconv|mx~13_combout ;
wire \Master_0|u_atconv|mx~12_combout ;
wire \Master_0|layer0_Q[10]~5_combout ;
wire \Master_0|layer0_Q[9]~6_combout ;
wire \Master_0|u_atconv|mx~11_combout ;
wire \SRAM_Q_L0[8]~input_o ;
wire \u_BUS|RDATA_M0[8]~9_combout ;
wire \Master_0|layer0_Q[8]~7_combout ;
wire \Master_0|u_atconv|mx~10_combout ;
wire \SRAM_Q_L0[7]~input_o ;
wire \u_BUS|RDATA_M0[7]~10_combout ;
wire \Master_0|u_atconv|mx~9_combout ;
wire \Master_0|layer0_Q[7]~8_combout ;
wire \SRAM_Q_L0[6]~input_o ;
wire \u_BUS|RDATA_M0[6]~11_combout ;
wire \u_BUS|RDATA_M0[6]~12_combout ;
wire \Master_0|layer0_Q[6]~9_combout ;
wire \Master_0|u_atconv|mx~8_combout ;
wire \SRAM_Q_L0[5]~input_o ;
wire \Master_0|u_atconv|mx~7_combout ;
wire \Master_0|layer0_Q[5]~10_combout ;
wire \SRAM_Q_L0[4]~input_o ;
wire \Master_0|u_atconv|mx~1_combout ;
wire \Master_0|layer0_Q[4]~11_combout ;
wire \Master_0|layer0_Q[3]~12_combout ;
wire \SRAM_Q_L0[2]~input_o ;
wire \Master_0|u_atconv|mx~4_combout ;
wire \Master_0|layer0_Q[2]~13_combout ;
wire \SRAM_Q_L0[1]~input_o ;
wire \Master_0|layer0_Q[1]~14_combout ;
wire \Master_0|u_atconv|mx~5_combout ;
wire \SRAM_Q_L0[0]~input_o ;
wire \Master_0|u_atconv|mx~6_combout ;
wire \Master_0|layer0_Q[0]~15_combout ;
wire \Master_0|u_atconv|LessThan4~1_cout ;
wire \Master_0|u_atconv|LessThan4~3_cout ;
wire \Master_0|u_atconv|LessThan4~5_cout ;
wire \Master_0|u_atconv|LessThan4~7_cout ;
wire \Master_0|u_atconv|LessThan4~9_cout ;
wire \Master_0|u_atconv|LessThan4~11_cout ;
wire \Master_0|u_atconv|LessThan4~13_cout ;
wire \Master_0|u_atconv|LessThan4~15_cout ;
wire \Master_0|u_atconv|LessThan4~17_cout ;
wire \Master_0|u_atconv|LessThan4~19_cout ;
wire \Master_0|u_atconv|LessThan4~21_cout ;
wire \Master_0|u_atconv|LessThan4~23_cout ;
wire \Master_0|u_atconv|LessThan4~25_cout ;
wire \Master_0|u_atconv|LessThan4~27_cout ;
wire \Master_0|u_atconv|LessThan4~29_cout ;
wire \Master_0|u_atconv|LessThan4~30_combout ;
wire \Master_0|u_atconv|mx~2_combout ;
wire \Master_0|u_atconv|WideOr0~0_combout ;
wire \Master_0|u_atconv|layer1_D[4]~0_combout ;
wire \Master_0|WDATA_M[4]~0_combout ;
wire \Master_0|WDATA_M[4]~1_combout ;
wire \Slave_1|SRAM_D[4]~26_combout ;
wire \Master_0|u_atconv|out_data[5]~6_combout ;
wire \Master_0|u_atconv|layer1_D[4]~1 ;
wire \Master_0|u_atconv|layer1_D[5]~2_combout ;
wire \Master_0|WDATA_M[5]~2_combout ;
wire \Slave_1|SRAM_D[5]~27_combout ;
wire \Master_0|u_atconv|layer1_D[5]~3 ;
wire \Master_0|u_atconv|layer1_D[6]~4_combout ;
wire \Master_0|u_atconv|out_data[6]~8_combout ;
wire \Master_0|WDATA_M[6]~3_combout ;
wire \Slave_1|SRAM_D[6]~28_combout ;
wire \Master_0|u_atconv|layer1_D[6]~5 ;
wire \Master_0|u_atconv|layer1_D[7]~6_combout ;
wire \Master_0|u_atconv|out_data[7]~10_combout ;
wire \Master_0|WDATA_M[7]~4_combout ;
wire \Slave_1|SRAM_D[7]~29_combout ;
wire \Master_0|u_atconv|out_data[8]~12_combout ;
wire \Master_0|u_atconv|layer1_D[7]~7 ;
wire \Master_0|u_atconv|layer1_D[8]~8_combout ;
wire \Master_0|WDATA_M[8]~5_combout ;
wire \Slave_1|SRAM_D[8]~30_combout ;
wire \Master_0|u_atconv|out_data[9]~14_combout ;
wire \Master_0|u_atconv|layer1_D[8]~9 ;
wire \Master_0|u_atconv|layer1_D[9]~10_combout ;
wire \Master_0|WDATA_M[9]~6_combout ;
wire \Slave_1|SRAM_D[9]~31_combout ;
wire \Master_0|u_atconv|layer1_D[9]~11 ;
wire \Master_0|u_atconv|layer1_D[10]~12_combout ;
wire \Master_0|u_atconv|out_data[10]~16_combout ;
wire \Master_0|WDATA_M[10]~7_combout ;
wire \Slave_1|SRAM_D[10]~32_combout ;
wire \Master_0|u_atconv|out_data[11]~18_combout ;
wire \Master_0|u_atconv|layer1_D[10]~13 ;
wire \Master_0|u_atconv|layer1_D[11]~14_combout ;
wire \Master_0|WDATA_M[11]~8_combout ;
wire \Slave_1|SRAM_D[11]~33_combout ;
wire \Master_0|u_atconv|out_data[12]~20_combout ;
wire \Master_0|u_atconv|layer1_D[11]~15 ;
wire \Master_0|u_atconv|layer1_D[12]~16_combout ;
wire \Master_0|WDATA_M[12]~9_combout ;
wire \Slave_1|SRAM_D[12]~34_combout ;
wire \Master_0|u_atconv|layer1_D[12]~17 ;
wire \Master_0|u_atconv|layer1_D[13]~18_combout ;
wire \Master_0|u_atconv|out_data[13]~22_combout ;
wire \Master_0|WDATA_M[13]~10_combout ;
wire \Slave_1|SRAM_D[13]~35_combout ;
wire \Master_0|u_atconv|out_data[14]~24_combout ;
wire \Master_0|u_atconv|layer1_D[13]~19 ;
wire \Master_0|u_atconv|layer1_D[14]~20_combout ;
wire \Master_0|WDATA_M[14]~11_combout ;
wire \Slave_1|SRAM_D[14]~36_combout ;
wire \u_BUS|RVALID_S1~0_combout ;
wire \Slave_2|SRAM_A[0]~18_combout ;
wire \Slave_2|SRAM_A[1]~19_combout ;
wire \Slave_2|SRAM_A[2]~20_combout ;
wire \Slave_2|SRAM_A[3]~21_combout ;
wire \Slave_2|SRAM_A[4]~22_combout ;
wire \Slave_2|SRAM_A[5]~23_combout ;
wire \u_BUS|ADDR_S2~0_combout ;
wire \Slave_2|SRAM_A[6]~12_combout ;
wire \Slave_2|SRAM_A[7]~13_combout ;
wire \Slave_2|SRAM_A[8]~14_combout ;
wire \Slave_2|SRAM_A[9]~15_combout ;
wire \Slave_2|SRAM_A[10]~16_combout ;
wire \Slave_2|SRAM_A[11]~17_combout ;
wire \Slave_2|SRAM_D[4]~24_combout ;
wire \Slave_2|SRAM_D[5]~25_combout ;
wire \Slave_2|SRAM_D[6]~26_combout ;
wire \Slave_2|SRAM_D[7]~27_combout ;
wire \Slave_2|SRAM_D[8]~28_combout ;
wire \Slave_2|SRAM_D[9]~29_combout ;
wire \Slave_2|SRAM_D[10]~30_combout ;
wire \Slave_2|SRAM_D[11]~31_combout ;
wire \Slave_2|SRAM_D[12]~32_combout ;
wire \Slave_2|SRAM_D[13]~33_combout ;
wire \Slave_2|SRAM_D[14]~34_combout ;
wire \Master_0|u_atconv|layer1_D[14]~21 ;
wire \Master_0|u_atconv|layer1_D[15]~22_combout ;
wire \Slave_2|SRAM_D[15]~35_combout ;
wire \u_BUS|ADDR_S0[0]~19_combout ;
wire \u_BUS|ADDR_S0[1]~20_combout ;
wire \u_BUS|ADDR_S0[2]~21_combout ;
wire \u_BUS|ADDR_S0[3]~22_combout ;
wire \u_BUS|ADDR_S0[4]~23_combout ;
wire \u_BUS|ADDR_S0[5]~24_combout ;
wire \u_BUS|ADDR_S0[6]~13_combout ;
wire \u_BUS|ADDR_S0[7]~14_combout ;
wire \u_BUS|ADDR_S0[8]~15_combout ;
wire \u_BUS|ADDR_S0[9]~16_combout ;
wire \u_BUS|ADDR_S0[10]~17_combout ;
wire \u_BUS|ADDR_S0[11]~18_combout ;
wire [10:0] \Master_0|u_atconv|px ;
wire [31:0] \Master_0|u_atconv|acc ;
wire [3:0] \Master_0|count0 ;
wire [1:0] \Master_0|count1 ;
wire [2:0] \Master_0|u_atconv|wy ;
wire [11:0] \Master_0|u_atconv|ox ;
wire [2:0] \Master_0|u_atconv|wx ;
wire [10:0] \Master_0|u_atconv|py ;
wire [11:0] \Master_0|u_atconv|oy ;
wire [15:0] \Master_0|u_atconv|mx ;

wire [35:0] \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~0  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~1  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~2  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~3  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~4  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~5  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~6  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~7  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~8  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~9  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~10  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~11  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~12  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~13  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~dataout  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT1  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT2  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT3  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT4  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT5  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT6  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT7  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT8  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT9  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT10  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT11  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT12  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT13  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT14  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT15  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT16  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT17  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT18  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT19  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT20  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT21  = \Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~0  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~1  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~2  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~3  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~4  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~5  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~6  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~7  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~8  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~9  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~10  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~11  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~12  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~13  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~dataout  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT1  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT2  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT3  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT4  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT5  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT6  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT7  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT8  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT9  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT10  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT11  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT12  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT13  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT14  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT15  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT16  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT17  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT18  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT19  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT20  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT21  = \Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X59_Y0_N9
cycloneive_io_obuf \done~output (
	.i(\Master_0|u_atconv|curr_state.DONE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\done~output_o ),
	.obar());
// synopsys translate_off
defparam \done~output .bus_hold = "false";
defparam \done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y0_N16
cycloneive_io_obuf \SRAM_A_L0[0]~output (
	.i(\Slave_1|SRAM_A[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[0]~output .bus_hold = "false";
defparam \SRAM_A_L0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y8_N16
cycloneive_io_obuf \SRAM_A_L0[1]~output (
	.i(\Slave_1|SRAM_A[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[1]~output .bus_hold = "false";
defparam \SRAM_A_L0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y16_N9
cycloneive_io_obuf \SRAM_A_L0[2]~output (
	.i(\Slave_1|SRAM_A[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[2]~output .bus_hold = "false";
defparam \SRAM_A_L0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y15_N2
cycloneive_io_obuf \SRAM_A_L0[3]~output (
	.i(\Slave_1|SRAM_A[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[3]~output .bus_hold = "false";
defparam \SRAM_A_L0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y23_N16
cycloneive_io_obuf \SRAM_A_L0[4]~output (
	.i(\Slave_1|SRAM_A[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[4]~output .bus_hold = "false";
defparam \SRAM_A_L0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y12_N23
cycloneive_io_obuf \SRAM_A_L0[5]~output (
	.i(\Slave_1|SRAM_A[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[5]~output .bus_hold = "false";
defparam \SRAM_A_L0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y24_N9
cycloneive_io_obuf \SRAM_A_L0[6]~output (
	.i(\Slave_1|SRAM_A[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[6]~output .bus_hold = "false";
defparam \SRAM_A_L0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y24_N2
cycloneive_io_obuf \SRAM_A_L0[7]~output (
	.i(\Slave_1|SRAM_A[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[7]~output .bus_hold = "false";
defparam \SRAM_A_L0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y25_N9
cycloneive_io_obuf \SRAM_A_L0[8]~output (
	.i(\Slave_1|SRAM_A[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[8]~output .bus_hold = "false";
defparam \SRAM_A_L0[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y20_N16
cycloneive_io_obuf \SRAM_A_L0[9]~output (
	.i(\Slave_1|SRAM_A[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[9]~output .bus_hold = "false";
defparam \SRAM_A_L0[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y21_N23
cycloneive_io_obuf \SRAM_A_L0[10]~output (
	.i(\Slave_1|SRAM_A[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[10]~output .bus_hold = "false";
defparam \SRAM_A_L0[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y35_N9
cycloneive_io_obuf \SRAM_A_L0[11]~output (
	.i(\Slave_1|SRAM_A[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[11]~output .bus_hold = "false";
defparam \SRAM_A_L0[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N9
cycloneive_io_obuf \SRAM_D_L0[0]~output (
	.i(\Slave_1|SRAM_D[0]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[0]~output .bus_hold = "false";
defparam \SRAM_D_L0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N16
cycloneive_io_obuf \SRAM_D_L0[1]~output (
	.i(\Slave_1|SRAM_D[1]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[1]~output .bus_hold = "false";
defparam \SRAM_D_L0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N9
cycloneive_io_obuf \SRAM_D_L0[2]~output (
	.i(\Slave_1|SRAM_D[2]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[2]~output .bus_hold = "false";
defparam \SRAM_D_L0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \SRAM_D_L0[3]~output (
	.i(\Slave_1|SRAM_D[3]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[3]~output .bus_hold = "false";
defparam \SRAM_D_L0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N9
cycloneive_io_obuf \SRAM_D_L0[4]~output (
	.i(\Slave_1|SRAM_D[4]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[4]~output .bus_hold = "false";
defparam \SRAM_D_L0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N2
cycloneive_io_obuf \SRAM_D_L0[5]~output (
	.i(\Slave_1|SRAM_D[5]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[5]~output .bus_hold = "false";
defparam \SRAM_D_L0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N2
cycloneive_io_obuf \SRAM_D_L0[6]~output (
	.i(\Slave_1|SRAM_D[6]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[6]~output .bus_hold = "false";
defparam \SRAM_D_L0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N23
cycloneive_io_obuf \SRAM_D_L0[7]~output (
	.i(\Slave_1|SRAM_D[7]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[7]~output .bus_hold = "false";
defparam \SRAM_D_L0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N2
cycloneive_io_obuf \SRAM_D_L0[8]~output (
	.i(\Slave_1|SRAM_D[8]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[8]~output .bus_hold = "false";
defparam \SRAM_D_L0[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N23
cycloneive_io_obuf \SRAM_D_L0[9]~output (
	.i(\Slave_1|SRAM_D[9]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[9]~output .bus_hold = "false";
defparam \SRAM_D_L0[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y7_N2
cycloneive_io_obuf \SRAM_D_L0[10]~output (
	.i(\Slave_1|SRAM_D[10]~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[10]~output .bus_hold = "false";
defparam \SRAM_D_L0[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \SRAM_D_L0[11]~output (
	.i(\Slave_1|SRAM_D[11]~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[11]~output .bus_hold = "false";
defparam \SRAM_D_L0[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cycloneive_io_obuf \SRAM_D_L0[12]~output (
	.i(\Slave_1|SRAM_D[12]~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[12]~output .bus_hold = "false";
defparam \SRAM_D_L0[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y0_N16
cycloneive_io_obuf \SRAM_D_L0[13]~output (
	.i(\Slave_1|SRAM_D[13]~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[13]~output .bus_hold = "false";
defparam \SRAM_D_L0[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \SRAM_D_L0[14]~output (
	.i(\Slave_1|SRAM_D[14]~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[14]~output .bus_hold = "false";
defparam \SRAM_D_L0[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \SRAM_D_L0[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[15]~output .bus_hold = "false";
defparam \SRAM_D_L0[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y18_N9
cycloneive_io_obuf \SRAM_ceb_L0~output (
	.i(\Slave_1|SRAM_ceb~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ceb_L0~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ceb_L0~output .bus_hold = "false";
defparam \SRAM_ceb_L0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y36_N9
cycloneive_io_obuf \SRAM_web_L0~output (
	.i(\u_BUS|RVALID_S1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_web_L0~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_web_L0~output .bus_hold = "false";
defparam \SRAM_web_L0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y19_N16
cycloneive_io_obuf \SRAM_A_L1[0]~output (
	.i(\Slave_2|SRAM_A[0]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[0]~output .bus_hold = "false";
defparam \SRAM_A_L1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y13_N2
cycloneive_io_obuf \SRAM_A_L1[1]~output (
	.i(\Slave_2|SRAM_A[1]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[1]~output .bus_hold = "false";
defparam \SRAM_A_L1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y8_N23
cycloneive_io_obuf \SRAM_A_L1[2]~output (
	.i(\Slave_2|SRAM_A[2]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[2]~output .bus_hold = "false";
defparam \SRAM_A_L1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y9_N16
cycloneive_io_obuf \SRAM_A_L1[3]~output (
	.i(\Slave_2|SRAM_A[3]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[3]~output .bus_hold = "false";
defparam \SRAM_A_L1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y20_N23
cycloneive_io_obuf \SRAM_A_L1[4]~output (
	.i(\Slave_2|SRAM_A[4]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[4]~output .bus_hold = "false";
defparam \SRAM_A_L1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y11_N2
cycloneive_io_obuf \SRAM_A_L1[5]~output (
	.i(\Slave_2|SRAM_A[5]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[5]~output .bus_hold = "false";
defparam \SRAM_A_L1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y22_N9
cycloneive_io_obuf \SRAM_A_L1[6]~output (
	.i(\Slave_2|SRAM_A[6]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[6]~output .bus_hold = "false";
defparam \SRAM_A_L1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y17_N23
cycloneive_io_obuf \SRAM_A_L1[7]~output (
	.i(\Slave_2|SRAM_A[7]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[7]~output .bus_hold = "false";
defparam \SRAM_A_L1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y25_N2
cycloneive_io_obuf \SRAM_A_L1[8]~output (
	.i(\Slave_2|SRAM_A[8]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[8]~output .bus_hold = "false";
defparam \SRAM_A_L1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y18_N23
cycloneive_io_obuf \SRAM_A_L1[9]~output (
	.i(\Slave_2|SRAM_A[9]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[9]~output .bus_hold = "false";
defparam \SRAM_A_L1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y33_N2
cycloneive_io_obuf \SRAM_A_L1[10]~output (
	.i(\Slave_2|SRAM_A[10]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[10]~output .bus_hold = "false";
defparam \SRAM_A_L1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y33_N9
cycloneive_io_obuf \SRAM_A_L1[11]~output (
	.i(\Slave_2|SRAM_A[11]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[11]~output .bus_hold = "false";
defparam \SRAM_A_L1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \SRAM_D_L1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[0]~output .bus_hold = "false";
defparam \SRAM_D_L1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y53_N16
cycloneive_io_obuf \SRAM_D_L1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[1]~output .bus_hold = "false";
defparam \SRAM_D_L1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y53_N2
cycloneive_io_obuf \SRAM_D_L1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[2]~output .bus_hold = "false";
defparam \SRAM_D_L1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \SRAM_D_L1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[3]~output .bus_hold = "false";
defparam \SRAM_D_L1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N2
cycloneive_io_obuf \SRAM_D_L1[4]~output (
	.i(\Slave_2|SRAM_D[4]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[4]~output .bus_hold = "false";
defparam \SRAM_D_L1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N9
cycloneive_io_obuf \SRAM_D_L1[5]~output (
	.i(\Slave_2|SRAM_D[5]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[5]~output .bus_hold = "false";
defparam \SRAM_D_L1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N23
cycloneive_io_obuf \SRAM_D_L1[6]~output (
	.i(\Slave_2|SRAM_D[6]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[6]~output .bus_hold = "false";
defparam \SRAM_D_L1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N16
cycloneive_io_obuf \SRAM_D_L1[7]~output (
	.i(\Slave_2|SRAM_D[7]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[7]~output .bus_hold = "false";
defparam \SRAM_D_L1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y13_N16
cycloneive_io_obuf \SRAM_D_L1[8]~output (
	.i(\Slave_2|SRAM_D[8]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[8]~output .bus_hold = "false";
defparam \SRAM_D_L1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y11_N16
cycloneive_io_obuf \SRAM_D_L1[9]~output (
	.i(\Slave_2|SRAM_D[9]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[9]~output .bus_hold = "false";
defparam \SRAM_D_L1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y34_N16
cycloneive_io_obuf \SRAM_D_L1[10]~output (
	.i(\Slave_2|SRAM_D[10]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[10]~output .bus_hold = "false";
defparam \SRAM_D_L1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y4_N16
cycloneive_io_obuf \SRAM_D_L1[11]~output (
	.i(\Slave_2|SRAM_D[11]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[11]~output .bus_hold = "false";
defparam \SRAM_D_L1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N9
cycloneive_io_obuf \SRAM_D_L1[12]~output (
	.i(\Slave_2|SRAM_D[12]~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[12]~output .bus_hold = "false";
defparam \SRAM_D_L1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N9
cycloneive_io_obuf \SRAM_D_L1[13]~output (
	.i(\Slave_2|SRAM_D[13]~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[13]~output .bus_hold = "false";
defparam \SRAM_D_L1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cycloneive_io_obuf \SRAM_D_L1[14]~output (
	.i(\Slave_2|SRAM_D[14]~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[14]~output .bus_hold = "false";
defparam \SRAM_D_L1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cycloneive_io_obuf \SRAM_D_L1[15]~output (
	.i(\Slave_2|SRAM_D[15]~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[15]~output .bus_hold = "false";
defparam \SRAM_D_L1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y23_N23
cycloneive_io_obuf \SRAM_ceb_L1~output (
	.i(\u_BUS|ADDR_S2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ceb_L1~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ceb_L1~output .bus_hold = "false";
defparam \SRAM_ceb_L1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y53_N9
cycloneive_io_obuf \SRAM_web_L1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_web_L1~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_web_L1~output .bus_hold = "false";
defparam \SRAM_web_L1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N23
cycloneive_io_obuf \ROM_A_IMG[0]~output (
	.i(\u_BUS|ADDR_S0[0]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[0]~output .bus_hold = "false";
defparam \ROM_A_IMG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N2
cycloneive_io_obuf \ROM_A_IMG[1]~output (
	.i(\u_BUS|ADDR_S0[1]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[1]~output .bus_hold = "false";
defparam \ROM_A_IMG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y0_N23
cycloneive_io_obuf \ROM_A_IMG[2]~output (
	.i(\u_BUS|ADDR_S0[2]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[2]~output .bus_hold = "false";
defparam \ROM_A_IMG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y32_N16
cycloneive_io_obuf \ROM_A_IMG[3]~output (
	.i(\u_BUS|ADDR_S0[3]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[3]~output .bus_hold = "false";
defparam \ROM_A_IMG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y16_N2
cycloneive_io_obuf \ROM_A_IMG[4]~output (
	.i(\u_BUS|ADDR_S0[4]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[4]~output .bus_hold = "false";
defparam \ROM_A_IMG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N23
cycloneive_io_obuf \ROM_A_IMG[5]~output (
	.i(\u_BUS|ADDR_S0[5]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[5]~output .bus_hold = "false";
defparam \ROM_A_IMG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y18_N2
cycloneive_io_obuf \ROM_A_IMG[6]~output (
	.i(\u_BUS|ADDR_S0[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[6]~output .bus_hold = "false";
defparam \ROM_A_IMG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y21_N16
cycloneive_io_obuf \ROM_A_IMG[7]~output (
	.i(\u_BUS|ADDR_S0[7]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[7]~output .bus_hold = "false";
defparam \ROM_A_IMG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y31_N23
cycloneive_io_obuf \ROM_A_IMG[8]~output (
	.i(\u_BUS|ADDR_S0[8]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[8]~output .bus_hold = "false";
defparam \ROM_A_IMG[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y34_N23
cycloneive_io_obuf \ROM_A_IMG[9]~output (
	.i(\u_BUS|ADDR_S0[9]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[9]~output .bus_hold = "false";
defparam \ROM_A_IMG[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y31_N16
cycloneive_io_obuf \ROM_A_IMG[10]~output (
	.i(\u_BUS|ADDR_S0[10]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[10]~output .bus_hold = "false";
defparam \ROM_A_IMG[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y26_N2
cycloneive_io_obuf \ROM_A_IMG[11]~output (
	.i(\u_BUS|ADDR_S0[11]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[11]~output .bus_hold = "false";
defparam \ROM_A_IMG[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y14_N23
cycloneive_io_obuf \ROM_rd_IMG~output (
	.i(\u_BUS|ADDR_S0~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_rd_IMG~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_rd_IMG~output .bus_hold = "false";
defparam \ROM_rd_IMG~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N20
cycloneive_lcell_comb \Master_0|u_atconv|Add15~12 (
// Equation(s):
// \Master_0|u_atconv|Add15~12_combout  = (\Master_0|u_atconv|py [6] & (\Master_0|u_atconv|Add15~11  $ (GND))) # (!\Master_0|u_atconv|py [6] & (!\Master_0|u_atconv|Add15~11  & VCC))
// \Master_0|u_atconv|Add15~13  = CARRY((\Master_0|u_atconv|py [6] & !\Master_0|u_atconv|Add15~11 ))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|py [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add15~11 ),
	.combout(\Master_0|u_atconv|Add15~12_combout ),
	.cout(\Master_0|u_atconv|Add15~13 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add15~12 .lut_mask = 16'hC30C;
defparam \Master_0|u_atconv|Add15~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N22
cycloneive_lcell_comb \Master_0|u_atconv|Add15~14 (
// Equation(s):
// \Master_0|u_atconv|Add15~14_combout  = (\Master_0|u_atconv|py [7] & (!\Master_0|u_atconv|Add15~13 )) # (!\Master_0|u_atconv|py [7] & ((\Master_0|u_atconv|Add15~13 ) # (GND)))
// \Master_0|u_atconv|Add15~15  = CARRY((!\Master_0|u_atconv|Add15~13 ) # (!\Master_0|u_atconv|py [7]))

	.dataa(\Master_0|u_atconv|py [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add15~13 ),
	.combout(\Master_0|u_atconv|Add15~14_combout ),
	.cout(\Master_0|u_atconv|Add15~15 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add15~14 .lut_mask = 16'h5A5F;
defparam \Master_0|u_atconv|Add15~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N4
cycloneive_lcell_comb \Master_0|u_atconv|Add16~0 (
// Equation(s):
// \Master_0|u_atconv|Add16~0_combout  = \Master_0|u_atconv|px [0] $ (VCC)
// \Master_0|u_atconv|Add16~1  = CARRY(\Master_0|u_atconv|px [0])

	.dataa(gnd),
	.datab(\Master_0|u_atconv|px [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Add16~0_combout ),
	.cout(\Master_0|u_atconv|Add16~1 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add16~0 .lut_mask = 16'h33CC;
defparam \Master_0|u_atconv|Add16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y17_N5
dffeas \Master_0|u_atconv|px[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add16~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|px [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|px[0] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|px[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N6
cycloneive_lcell_comb \Master_0|u_atconv|Add16~2 (
// Equation(s):
// \Master_0|u_atconv|Add16~2_combout  = (\Master_0|u_atconv|px [1] & (!\Master_0|u_atconv|Add16~1 )) # (!\Master_0|u_atconv|px [1] & ((\Master_0|u_atconv|Add16~1 ) # (GND)))
// \Master_0|u_atconv|Add16~3  = CARRY((!\Master_0|u_atconv|Add16~1 ) # (!\Master_0|u_atconv|px [1]))

	.dataa(\Master_0|u_atconv|px [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add16~1 ),
	.combout(\Master_0|u_atconv|Add16~2_combout ),
	.cout(\Master_0|u_atconv|Add16~3 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add16~2 .lut_mask = 16'h5A5F;
defparam \Master_0|u_atconv|Add16~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y17_N7
dffeas \Master_0|u_atconv|px[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add16~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|px [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|px[1] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|px[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N8
cycloneive_lcell_comb \Master_0|u_atconv|Add16~4 (
// Equation(s):
// \Master_0|u_atconv|Add16~4_combout  = (\Master_0|u_atconv|px [2] & (\Master_0|u_atconv|Add16~3  $ (GND))) # (!\Master_0|u_atconv|px [2] & (!\Master_0|u_atconv|Add16~3  & VCC))
// \Master_0|u_atconv|Add16~5  = CARRY((\Master_0|u_atconv|px [2] & !\Master_0|u_atconv|Add16~3 ))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|px [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add16~3 ),
	.combout(\Master_0|u_atconv|Add16~4_combout ),
	.cout(\Master_0|u_atconv|Add16~5 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add16~4 .lut_mask = 16'hC30C;
defparam \Master_0|u_atconv|Add16~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y17_N9
dffeas \Master_0|u_atconv|px[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add16~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|px [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|px[2] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|px[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N10
cycloneive_lcell_comb \Master_0|u_atconv|Add16~6 (
// Equation(s):
// \Master_0|u_atconv|Add16~6_combout  = (\Master_0|u_atconv|px [3] & (!\Master_0|u_atconv|Add16~5 )) # (!\Master_0|u_atconv|px [3] & ((\Master_0|u_atconv|Add16~5 ) # (GND)))
// \Master_0|u_atconv|Add16~7  = CARRY((!\Master_0|u_atconv|Add16~5 ) # (!\Master_0|u_atconv|px [3]))

	.dataa(\Master_0|u_atconv|px [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add16~5 ),
	.combout(\Master_0|u_atconv|Add16~6_combout ),
	.cout(\Master_0|u_atconv|Add16~7 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add16~6 .lut_mask = 16'h5A5F;
defparam \Master_0|u_atconv|Add16~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y17_N11
dffeas \Master_0|u_atconv|px[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add16~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|px [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|px[3] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|px[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N12
cycloneive_lcell_comb \Master_0|u_atconv|Add16~8 (
// Equation(s):
// \Master_0|u_atconv|Add16~8_combout  = (\Master_0|u_atconv|px [4] & (\Master_0|u_atconv|Add16~7  $ (GND))) # (!\Master_0|u_atconv|px [4] & (!\Master_0|u_atconv|Add16~7  & VCC))
// \Master_0|u_atconv|Add16~9  = CARRY((\Master_0|u_atconv|px [4] & !\Master_0|u_atconv|Add16~7 ))

	.dataa(\Master_0|u_atconv|px [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add16~7 ),
	.combout(\Master_0|u_atconv|Add16~8_combout ),
	.cout(\Master_0|u_atconv|Add16~9 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add16~8 .lut_mask = 16'hA50A;
defparam \Master_0|u_atconv|Add16~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y17_N13
dffeas \Master_0|u_atconv|px[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add16~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|px [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|px[4] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|px[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N14
cycloneive_lcell_comb \Master_0|u_atconv|Add16~10 (
// Equation(s):
// \Master_0|u_atconv|Add16~10_combout  = (\Master_0|u_atconv|px [5] & (!\Master_0|u_atconv|Add16~9 )) # (!\Master_0|u_atconv|px [5] & ((\Master_0|u_atconv|Add16~9 ) # (GND)))
// \Master_0|u_atconv|Add16~11  = CARRY((!\Master_0|u_atconv|Add16~9 ) # (!\Master_0|u_atconv|px [5]))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|px [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add16~9 ),
	.combout(\Master_0|u_atconv|Add16~10_combout ),
	.cout(\Master_0|u_atconv|Add16~11 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add16~10 .lut_mask = 16'h3C3F;
defparam \Master_0|u_atconv|Add16~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N0
cycloneive_lcell_comb \Master_0|u_atconv|px~0 (
// Equation(s):
// \Master_0|u_atconv|px~0_combout  = (!\Master_0|u_atconv|Equal9~1_combout  & \Master_0|u_atconv|Add16~10_combout )

	.dataa(\Master_0|u_atconv|Equal9~1_combout ),
	.datab(gnd),
	.datac(\Master_0|u_atconv|Add16~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|u_atconv|px~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|px~0 .lut_mask = 16'h5050;
defparam \Master_0|u_atconv|px~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y17_N1
dffeas \Master_0|u_atconv|px[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|px~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|px [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|px[5] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|px[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N16
cycloneive_lcell_comb \Master_0|u_atconv|Add16~12 (
// Equation(s):
// \Master_0|u_atconv|Add16~12_combout  = (\Master_0|u_atconv|px [6] & (\Master_0|u_atconv|Add16~11  $ (GND))) # (!\Master_0|u_atconv|px [6] & (!\Master_0|u_atconv|Add16~11  & VCC))
// \Master_0|u_atconv|Add16~13  = CARRY((\Master_0|u_atconv|px [6] & !\Master_0|u_atconv|Add16~11 ))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|px [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add16~11 ),
	.combout(\Master_0|u_atconv|Add16~12_combout ),
	.cout(\Master_0|u_atconv|Add16~13 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add16~12 .lut_mask = 16'hC30C;
defparam \Master_0|u_atconv|Add16~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y17_N17
dffeas \Master_0|u_atconv|px[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add16~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|px [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|px[6] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|px[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N18
cycloneive_lcell_comb \Master_0|u_atconv|Add16~14 (
// Equation(s):
// \Master_0|u_atconv|Add16~14_combout  = (\Master_0|u_atconv|px [7] & (!\Master_0|u_atconv|Add16~13 )) # (!\Master_0|u_atconv|px [7] & ((\Master_0|u_atconv|Add16~13 ) # (GND)))
// \Master_0|u_atconv|Add16~15  = CARRY((!\Master_0|u_atconv|Add16~13 ) # (!\Master_0|u_atconv|px [7]))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|px [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add16~13 ),
	.combout(\Master_0|u_atconv|Add16~14_combout ),
	.cout(\Master_0|u_atconv|Add16~15 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add16~14 .lut_mask = 16'h3C3F;
defparam \Master_0|u_atconv|Add16~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y17_N19
dffeas \Master_0|u_atconv|px[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add16~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|px [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|px[7] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|px[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N20
cycloneive_lcell_comb \Master_0|u_atconv|Add16~16 (
// Equation(s):
// \Master_0|u_atconv|Add16~16_combout  = (\Master_0|u_atconv|px [8] & (\Master_0|u_atconv|Add16~15  $ (GND))) # (!\Master_0|u_atconv|px [8] & (!\Master_0|u_atconv|Add16~15  & VCC))
// \Master_0|u_atconv|Add16~17  = CARRY((\Master_0|u_atconv|px [8] & !\Master_0|u_atconv|Add16~15 ))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|px [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add16~15 ),
	.combout(\Master_0|u_atconv|Add16~16_combout ),
	.cout(\Master_0|u_atconv|Add16~17 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add16~16 .lut_mask = 16'hC30C;
defparam \Master_0|u_atconv|Add16~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y17_N21
dffeas \Master_0|u_atconv|px[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add16~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|px [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|px[8] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|px[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N22
cycloneive_lcell_comb \Master_0|u_atconv|Add16~18 (
// Equation(s):
// \Master_0|u_atconv|Add16~18_combout  = (\Master_0|u_atconv|px [9] & (!\Master_0|u_atconv|Add16~17 )) # (!\Master_0|u_atconv|px [9] & ((\Master_0|u_atconv|Add16~17 ) # (GND)))
// \Master_0|u_atconv|Add16~19  = CARRY((!\Master_0|u_atconv|Add16~17 ) # (!\Master_0|u_atconv|px [9]))

	.dataa(\Master_0|u_atconv|px [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add16~17 ),
	.combout(\Master_0|u_atconv|Add16~18_combout ),
	.cout(\Master_0|u_atconv|Add16~19 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add16~18 .lut_mask = 16'h5A5F;
defparam \Master_0|u_atconv|Add16~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y17_N23
dffeas \Master_0|u_atconv|px[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add16~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|px [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|px[9] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|px[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N24
cycloneive_lcell_comb \Master_0|u_atconv|Add16~20 (
// Equation(s):
// \Master_0|u_atconv|Add16~20_combout  = \Master_0|u_atconv|Add16~19  $ (!\Master_0|u_atconv|px [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|u_atconv|px [10]),
	.cin(\Master_0|u_atconv|Add16~19 ),
	.combout(\Master_0|u_atconv|Add16~20_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add16~20 .lut_mask = 16'hF00F;
defparam \Master_0|u_atconv|Add16~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y17_N25
dffeas \Master_0|u_atconv|px[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add16~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|px [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|px[10] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|px[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N28
cycloneive_lcell_comb \Master_0|u_atconv|Equal9~0 (
// Equation(s):
// \Master_0|u_atconv|Equal9~0_combout  = (!\Master_0|u_atconv|px [7] & (!\Master_0|u_atconv|px [8] & (!\Master_0|u_atconv|px [9] & !\Master_0|u_atconv|px [10])))

	.dataa(\Master_0|u_atconv|px [7]),
	.datab(\Master_0|u_atconv|px [8]),
	.datac(\Master_0|u_atconv|px [9]),
	.datad(\Master_0|u_atconv|px [10]),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Equal9~0 .lut_mask = 16'h0001;
defparam \Master_0|u_atconv|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N2
cycloneive_lcell_comb \Master_0|Equal3~0 (
// Equation(s):
// \Master_0|Equal3~0_combout  = (\Master_0|u_atconv|px [1] & (\Master_0|u_atconv|px [3] & (\Master_0|u_atconv|px [2] & \Master_0|u_atconv|px [4])))

	.dataa(\Master_0|u_atconv|px [1]),
	.datab(\Master_0|u_atconv|px [3]),
	.datac(\Master_0|u_atconv|px [2]),
	.datad(\Master_0|u_atconv|px [4]),
	.cin(gnd),
	.combout(\Master_0|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Equal3~0 .lut_mask = 16'h8000;
defparam \Master_0|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N26
cycloneive_lcell_comb \Master_0|Equal3~1 (
// Equation(s):
// \Master_0|Equal3~1_combout  = (\Master_0|u_atconv|px [0] & \Master_0|Equal3~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|u_atconv|px [0]),
	.datad(\Master_0|Equal3~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Equal3~1 .lut_mask = 16'hF000;
defparam \Master_0|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N30
cycloneive_lcell_comb \Master_0|u_atconv|Equal9~1 (
// Equation(s):
// \Master_0|u_atconv|Equal9~1_combout  = (!\Master_0|u_atconv|px [6] & (\Master_0|u_atconv|Equal9~0_combout  & (\Master_0|Equal3~1_combout  & !\Master_0|u_atconv|px [5])))

	.dataa(\Master_0|u_atconv|px [6]),
	.datab(\Master_0|u_atconv|Equal9~0_combout ),
	.datac(\Master_0|Equal3~1_combout ),
	.datad(\Master_0|u_atconv|px [5]),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Equal9~1 .lut_mask = 16'h0040;
defparam \Master_0|u_atconv|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y14_N30
cycloneive_lcell_comb \Master_0|u_atconv|Selector1~0 (
// Equation(s):
// \Master_0|u_atconv|Selector1~0_combout  = (\Master_0|u_atconv|curr_state.POOL_WRITE~q  & ((!\Master_0|u_atconv|Equal9~1_combout ) # (!\Master_0|u_atconv|Equal4~3_combout )))

	.dataa(\Master_0|u_atconv|Equal4~3_combout ),
	.datab(\Master_0|u_atconv|Equal9~1_combout ),
	.datac(gnd),
	.datad(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Selector1~0 .lut_mask = 16'h7700;
defparam \Master_0|u_atconv|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N6
cycloneive_lcell_comb \Master_0|u_atconv|Add14~0 (
// Equation(s):
// \Master_0|u_atconv|Add14~0_combout  = \Master_0|u_atconv|ox [0] $ (VCC)
// \Master_0|u_atconv|Add14~1  = CARRY(\Master_0|u_atconv|ox [0])

	.dataa(\Master_0|u_atconv|ox [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Add14~0_combout ),
	.cout(\Master_0|u_atconv|Add14~1 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add14~0 .lut_mask = 16'h55AA;
defparam \Master_0|u_atconv|Add14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N2
cycloneive_lcell_comb \Master_0|u_atconv|Add13~0 (
// Equation(s):
// \Master_0|u_atconv|Add13~0_combout  = \Master_0|u_atconv|oy [0] $ (VCC)
// \Master_0|u_atconv|Add13~1  = CARRY(\Master_0|u_atconv|oy [0])

	.dataa(gnd),
	.datab(\Master_0|u_atconv|oy [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Add13~0_combout ),
	.cout(\Master_0|u_atconv|Add13~1 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add13~0 .lut_mask = 16'h33CC;
defparam \Master_0|u_atconv|Add13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y18_N3
dffeas \Master_0|u_atconv|oy[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add13~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|oy[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|oy [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|oy[0] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|oy[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N4
cycloneive_lcell_comb \Master_0|u_atconv|Add13~2 (
// Equation(s):
// \Master_0|u_atconv|Add13~2_combout  = (\Master_0|u_atconv|oy [1] & (!\Master_0|u_atconv|Add13~1 )) # (!\Master_0|u_atconv|oy [1] & ((\Master_0|u_atconv|Add13~1 ) # (GND)))
// \Master_0|u_atconv|Add13~3  = CARRY((!\Master_0|u_atconv|Add13~1 ) # (!\Master_0|u_atconv|oy [1]))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|oy [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add13~1 ),
	.combout(\Master_0|u_atconv|Add13~2_combout ),
	.cout(\Master_0|u_atconv|Add13~3 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add13~2 .lut_mask = 16'h3C3F;
defparam \Master_0|u_atconv|Add13~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y18_N5
dffeas \Master_0|u_atconv|oy[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add13~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|oy[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|oy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|oy[1] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|oy[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N6
cycloneive_lcell_comb \Master_0|u_atconv|Add13~4 (
// Equation(s):
// \Master_0|u_atconv|Add13~4_combout  = (\Master_0|u_atconv|oy [2] & (\Master_0|u_atconv|Add13~3  $ (GND))) # (!\Master_0|u_atconv|oy [2] & (!\Master_0|u_atconv|Add13~3  & VCC))
// \Master_0|u_atconv|Add13~5  = CARRY((\Master_0|u_atconv|oy [2] & !\Master_0|u_atconv|Add13~3 ))

	.dataa(\Master_0|u_atconv|oy [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add13~3 ),
	.combout(\Master_0|u_atconv|Add13~4_combout ),
	.cout(\Master_0|u_atconv|Add13~5 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add13~4 .lut_mask = 16'hA50A;
defparam \Master_0|u_atconv|Add13~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y18_N7
dffeas \Master_0|u_atconv|oy[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add13~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|oy[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|oy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|oy[2] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|oy[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N8
cycloneive_lcell_comb \Master_0|u_atconv|Add13~6 (
// Equation(s):
// \Master_0|u_atconv|Add13~6_combout  = (\Master_0|u_atconv|oy [3] & (!\Master_0|u_atconv|Add13~5 )) # (!\Master_0|u_atconv|oy [3] & ((\Master_0|u_atconv|Add13~5 ) # (GND)))
// \Master_0|u_atconv|Add13~7  = CARRY((!\Master_0|u_atconv|Add13~5 ) # (!\Master_0|u_atconv|oy [3]))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|oy [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add13~5 ),
	.combout(\Master_0|u_atconv|Add13~6_combout ),
	.cout(\Master_0|u_atconv|Add13~7 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add13~6 .lut_mask = 16'h3C3F;
defparam \Master_0|u_atconv|Add13~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y18_N9
dffeas \Master_0|u_atconv|oy[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add13~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|oy[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|oy [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|oy[3] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|oy[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N10
cycloneive_lcell_comb \Master_0|u_atconv|Equal3~2 (
// Equation(s):
// \Master_0|u_atconv|Equal3~2_combout  = (\Master_0|u_atconv|oy [3] & (\Master_0|u_atconv|oy [2] & (\Master_0|u_atconv|oy [1] & \Master_0|u_atconv|oy [0])))

	.dataa(\Master_0|u_atconv|oy [3]),
	.datab(\Master_0|u_atconv|oy [2]),
	.datac(\Master_0|u_atconv|oy [1]),
	.datad(\Master_0|u_atconv|oy [0]),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Equal3~2 .lut_mask = 16'h8000;
defparam \Master_0|u_atconv|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N10
cycloneive_lcell_comb \Master_0|u_atconv|Add13~8 (
// Equation(s):
// \Master_0|u_atconv|Add13~8_combout  = (\Master_0|u_atconv|oy [4] & (\Master_0|u_atconv|Add13~7  $ (GND))) # (!\Master_0|u_atconv|oy [4] & (!\Master_0|u_atconv|Add13~7  & VCC))
// \Master_0|u_atconv|Add13~9  = CARRY((\Master_0|u_atconv|oy [4] & !\Master_0|u_atconv|Add13~7 ))

	.dataa(\Master_0|u_atconv|oy [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add13~7 ),
	.combout(\Master_0|u_atconv|Add13~8_combout ),
	.cout(\Master_0|u_atconv|Add13~9 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add13~8 .lut_mask = 16'hA50A;
defparam \Master_0|u_atconv|Add13~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y18_N11
dffeas \Master_0|u_atconv|oy[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add13~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|oy[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|oy [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|oy[4] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|oy[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N12
cycloneive_lcell_comb \Master_0|u_atconv|Add13~10 (
// Equation(s):
// \Master_0|u_atconv|Add13~10_combout  = (\Master_0|u_atconv|oy [5] & (!\Master_0|u_atconv|Add13~9 )) # (!\Master_0|u_atconv|oy [5] & ((\Master_0|u_atconv|Add13~9 ) # (GND)))
// \Master_0|u_atconv|Add13~11  = CARRY((!\Master_0|u_atconv|Add13~9 ) # (!\Master_0|u_atconv|oy [5]))

	.dataa(\Master_0|u_atconv|oy [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add13~9 ),
	.combout(\Master_0|u_atconv|Add13~10_combout ),
	.cout(\Master_0|u_atconv|Add13~11 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add13~10 .lut_mask = 16'h5A5F;
defparam \Master_0|u_atconv|Add13~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y18_N13
dffeas \Master_0|u_atconv|oy[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add13~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|oy[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|oy [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|oy[5] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|oy[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N14
cycloneive_lcell_comb \Master_0|u_atconv|Add13~12 (
// Equation(s):
// \Master_0|u_atconv|Add13~12_combout  = (\Master_0|u_atconv|oy [6] & (\Master_0|u_atconv|Add13~11  $ (GND))) # (!\Master_0|u_atconv|oy [6] & (!\Master_0|u_atconv|Add13~11  & VCC))
// \Master_0|u_atconv|Add13~13  = CARRY((\Master_0|u_atconv|oy [6] & !\Master_0|u_atconv|Add13~11 ))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|oy [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add13~11 ),
	.combout(\Master_0|u_atconv|Add13~12_combout ),
	.cout(\Master_0|u_atconv|Add13~13 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add13~12 .lut_mask = 16'hC30C;
defparam \Master_0|u_atconv|Add13~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N28
cycloneive_lcell_comb \Master_0|u_atconv|Equal3~1 (
// Equation(s):
// \Master_0|u_atconv|Equal3~1_combout  = (\Master_0|u_atconv|oy [5] & (!\Master_0|u_atconv|oy [6] & (!\Master_0|u_atconv|oy [7] & \Master_0|u_atconv|oy [4])))

	.dataa(\Master_0|u_atconv|oy [5]),
	.datab(\Master_0|u_atconv|oy [6]),
	.datac(\Master_0|u_atconv|oy [7]),
	.datad(\Master_0|u_atconv|oy [4]),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Equal3~1 .lut_mask = 16'h0200;
defparam \Master_0|u_atconv|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N0
cycloneive_lcell_comb \Master_0|u_atconv|oy~1 (
// Equation(s):
// \Master_0|u_atconv|oy~1_combout  = (\Master_0|u_atconv|Add13~12_combout  & (((!\Master_0|u_atconv|Equal3~1_combout ) # (!\Master_0|u_atconv|Equal3~2_combout )) # (!\Master_0|u_atconv|Equal3~0_combout )))

	.dataa(\Master_0|u_atconv|Equal3~0_combout ),
	.datab(\Master_0|u_atconv|Equal3~2_combout ),
	.datac(\Master_0|u_atconv|Add13~12_combout ),
	.datad(\Master_0|u_atconv|Equal3~1_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|oy~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|oy~1 .lut_mask = 16'h70F0;
defparam \Master_0|u_atconv|oy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y18_N1
dffeas \Master_0|u_atconv|oy[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|oy~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|oy[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|oy [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|oy[6] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|oy[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N16
cycloneive_lcell_comb \Master_0|u_atconv|Add13~14 (
// Equation(s):
// \Master_0|u_atconv|Add13~14_combout  = (\Master_0|u_atconv|oy [7] & (!\Master_0|u_atconv|Add13~13 )) # (!\Master_0|u_atconv|oy [7] & ((\Master_0|u_atconv|Add13~13 ) # (GND)))
// \Master_0|u_atconv|Add13~15  = CARRY((!\Master_0|u_atconv|Add13~13 ) # (!\Master_0|u_atconv|oy [7]))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|oy [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add13~13 ),
	.combout(\Master_0|u_atconv|Add13~14_combout ),
	.cout(\Master_0|u_atconv|Add13~15 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add13~14 .lut_mask = 16'h3C3F;
defparam \Master_0|u_atconv|Add13~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y18_N17
dffeas \Master_0|u_atconv|oy[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add13~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|oy[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|oy [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|oy[7] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|oy[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N18
cycloneive_lcell_comb \Master_0|u_atconv|Add13~16 (
// Equation(s):
// \Master_0|u_atconv|Add13~16_combout  = (\Master_0|u_atconv|oy [8] & (\Master_0|u_atconv|Add13~15  $ (GND))) # (!\Master_0|u_atconv|oy [8] & (!\Master_0|u_atconv|Add13~15  & VCC))
// \Master_0|u_atconv|Add13~17  = CARRY((\Master_0|u_atconv|oy [8] & !\Master_0|u_atconv|Add13~15 ))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|oy [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add13~15 ),
	.combout(\Master_0|u_atconv|Add13~16_combout ),
	.cout(\Master_0|u_atconv|Add13~17 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add13~16 .lut_mask = 16'hC30C;
defparam \Master_0|u_atconv|Add13~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y18_N19
dffeas \Master_0|u_atconv|oy[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add13~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|oy[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|oy [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|oy[8] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|oy[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N20
cycloneive_lcell_comb \Master_0|u_atconv|Add13~18 (
// Equation(s):
// \Master_0|u_atconv|Add13~18_combout  = (\Master_0|u_atconv|oy [9] & (!\Master_0|u_atconv|Add13~17 )) # (!\Master_0|u_atconv|oy [9] & ((\Master_0|u_atconv|Add13~17 ) # (GND)))
// \Master_0|u_atconv|Add13~19  = CARRY((!\Master_0|u_atconv|Add13~17 ) # (!\Master_0|u_atconv|oy [9]))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|oy [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add13~17 ),
	.combout(\Master_0|u_atconv|Add13~18_combout ),
	.cout(\Master_0|u_atconv|Add13~19 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add13~18 .lut_mask = 16'h3C3F;
defparam \Master_0|u_atconv|Add13~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y18_N21
dffeas \Master_0|u_atconv|oy[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add13~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|oy[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|oy [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|oy[9] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|oy[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N22
cycloneive_lcell_comb \Master_0|u_atconv|Add13~20 (
// Equation(s):
// \Master_0|u_atconv|Add13~20_combout  = (\Master_0|u_atconv|oy [10] & (\Master_0|u_atconv|Add13~19  $ (GND))) # (!\Master_0|u_atconv|oy [10] & (!\Master_0|u_atconv|Add13~19  & VCC))
// \Master_0|u_atconv|Add13~21  = CARRY((\Master_0|u_atconv|oy [10] & !\Master_0|u_atconv|Add13~19 ))

	.dataa(\Master_0|u_atconv|oy [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add13~19 ),
	.combout(\Master_0|u_atconv|Add13~20_combout ),
	.cout(\Master_0|u_atconv|Add13~21 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add13~20 .lut_mask = 16'hA50A;
defparam \Master_0|u_atconv|Add13~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y18_N23
dffeas \Master_0|u_atconv|oy[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add13~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|oy[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|oy [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|oy[10] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|oy[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N24
cycloneive_lcell_comb \Master_0|u_atconv|Add13~22 (
// Equation(s):
// \Master_0|u_atconv|Add13~22_combout  = \Master_0|u_atconv|Add13~21  $ (\Master_0|u_atconv|oy [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|u_atconv|oy [11]),
	.cin(\Master_0|u_atconv|Add13~21 ),
	.combout(\Master_0|u_atconv|Add13~22_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add13~22 .lut_mask = 16'h0FF0;
defparam \Master_0|u_atconv|Add13~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y18_N25
dffeas \Master_0|u_atconv|oy[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add13~22_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|oy[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|oy [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|oy[11] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|oy[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N30
cycloneive_lcell_comb \Master_0|u_atconv|Equal3~0 (
// Equation(s):
// \Master_0|u_atconv|Equal3~0_combout  = (!\Master_0|u_atconv|oy [9] & (!\Master_0|u_atconv|oy [8] & (!\Master_0|u_atconv|oy [10] & !\Master_0|u_atconv|oy [11])))

	.dataa(\Master_0|u_atconv|oy [9]),
	.datab(\Master_0|u_atconv|oy [8]),
	.datac(\Master_0|u_atconv|oy [10]),
	.datad(\Master_0|u_atconv|oy [11]),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Equal3~0 .lut_mask = 16'h0001;
defparam \Master_0|u_atconv|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N26
cycloneive_lcell_comb \Master_0|u_atconv|Equal3~3 (
// Equation(s):
// \Master_0|u_atconv|Equal3~3_combout  = (\Master_0|u_atconv|Equal3~0_combout  & (\Master_0|u_atconv|Equal3~2_combout  & \Master_0|u_atconv|Equal3~1_combout ))

	.dataa(\Master_0|u_atconv|Equal3~0_combout ),
	.datab(gnd),
	.datac(\Master_0|u_atconv|Equal3~2_combout ),
	.datad(\Master_0|u_atconv|Equal3~1_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Equal3~3 .lut_mask = 16'hA000;
defparam \Master_0|u_atconv|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N16
cycloneive_lcell_comb \Master_0|u_atconv|curr_state.IDLE~feeder (
// Equation(s):
// \Master_0|u_atconv|curr_state.IDLE~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|u_atconv|curr_state.IDLE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|curr_state.IDLE~feeder .lut_mask = 16'hFFFF;
defparam \Master_0|u_atconv|curr_state.IDLE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y17_N17
dffeas \Master_0|u_atconv|curr_state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|curr_state.IDLE~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|curr_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|curr_state.IDLE .is_wysiwyg = "true";
defparam \Master_0|u_atconv|curr_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N0
cycloneive_lcell_comb \Master_0|u_atconv|wy~0 (
// Equation(s):
// \Master_0|u_atconv|wy~0_combout  = (\Master_0|u_atconv|wy [2] $ (\Master_0|u_atconv|wy [1])) # (!\Master_0|u_atconv|curr_state.CONV~q )

	.dataa(\Master_0|u_atconv|curr_state.CONV~q ),
	.datab(gnd),
	.datac(\Master_0|u_atconv|wy [2]),
	.datad(\Master_0|u_atconv|wy [1]),
	.cin(gnd),
	.combout(\Master_0|u_atconv|wy~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|wy~0 .lut_mask = 16'h5FF5;
defparam \Master_0|u_atconv|wy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N26
cycloneive_lcell_comb \Master_0|u_atconv|wx~1 (
// Equation(s):
// \Master_0|u_atconv|wx~1_combout  = ((!\Master_0|u_atconv|wx [2]) # (!\Master_0|u_atconv|wx [1])) # (!\Master_0|u_atconv|curr_state.CONV~q )

	.dataa(\Master_0|u_atconv|curr_state.CONV~q ),
	.datab(gnd),
	.datac(\Master_0|u_atconv|wx [1]),
	.datad(\Master_0|u_atconv|wx [2]),
	.cin(gnd),
	.combout(\Master_0|u_atconv|wx~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|wx~1 .lut_mask = 16'h5FFF;
defparam \Master_0|u_atconv|wx~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y17_N27
dffeas \Master_0|u_atconv|wx[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|wx~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|wx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|wx[1] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|wx[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N24
cycloneive_lcell_comb \Master_0|u_atconv|wx~0 (
// Equation(s):
// \Master_0|u_atconv|wx~0_combout  = (\Master_0|u_atconv|wx [1] $ (\Master_0|u_atconv|wx [2])) # (!\Master_0|u_atconv|curr_state.CONV~q )

	.dataa(\Master_0|u_atconv|wx [1]),
	.datab(gnd),
	.datac(\Master_0|u_atconv|wx [2]),
	.datad(\Master_0|u_atconv|curr_state.CONV~q ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|wx~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|wx~0 .lut_mask = 16'h5AFF;
defparam \Master_0|u_atconv|wx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y17_N25
dffeas \Master_0|u_atconv|wx[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|wx~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|wx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|wx[2] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|wx[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N16
cycloneive_lcell_comb \Master_0|u_atconv|wy[1]~1 (
// Equation(s):
// \Master_0|u_atconv|wy[1]~1_combout  = ((!\Master_0|u_atconv|wx [2] & \Master_0|u_atconv|wx [1])) # (!\Master_0|u_atconv|curr_state.CONV~q )

	.dataa(gnd),
	.datab(\Master_0|u_atconv|wx [2]),
	.datac(\Master_0|u_atconv|wx [1]),
	.datad(\Master_0|u_atconv|curr_state.CONV~q ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|wy[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|wy[1]~1 .lut_mask = 16'h30FF;
defparam \Master_0|u_atconv|wy[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y17_N1
dffeas \Master_0|u_atconv|wy[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|wy~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|wy[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|wy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|wy[2] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|wy[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N6
cycloneive_lcell_comb \Master_0|u_atconv|wy~2 (
// Equation(s):
// \Master_0|u_atconv|wy~2_combout  = ((!\Master_0|u_atconv|wy [2]) # (!\Master_0|u_atconv|wy [1])) # (!\Master_0|u_atconv|curr_state.CONV~q )

	.dataa(\Master_0|u_atconv|curr_state.CONV~q ),
	.datab(gnd),
	.datac(\Master_0|u_atconv|wy [1]),
	.datad(\Master_0|u_atconv|wy [2]),
	.cin(gnd),
	.combout(\Master_0|u_atconv|wy~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|wy~2 .lut_mask = 16'h5FFF;
defparam \Master_0|u_atconv|wy~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y17_N7
dffeas \Master_0|u_atconv|wy[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|wy~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|wy[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|wy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|wy[1] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|wy[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N10
cycloneive_lcell_comb \Master_0|u_atconv|next_state.CONV_WRITE~0 (
// Equation(s):
// \Master_0|u_atconv|next_state.CONV_WRITE~0_combout  = (\Master_0|u_atconv|wy [1] & (!\Master_0|u_atconv|wx [2] & (\Master_0|u_atconv|wx [1] & !\Master_0|u_atconv|wy [2])))

	.dataa(\Master_0|u_atconv|wy [1]),
	.datab(\Master_0|u_atconv|wx [2]),
	.datac(\Master_0|u_atconv|wx [1]),
	.datad(\Master_0|u_atconv|wy [2]),
	.cin(gnd),
	.combout(\Master_0|u_atconv|next_state.CONV_WRITE~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|next_state.CONV_WRITE~0 .lut_mask = 16'h0020;
defparam \Master_0|u_atconv|next_state.CONV_WRITE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N20
cycloneive_lcell_comb \Master_0|u_atconv|Selector0~0 (
// Equation(s):
// \Master_0|u_atconv|Selector0~0_combout  = ((\Master_0|u_atconv|curr_state.CONV~q  & !\Master_0|u_atconv|next_state.CONV_WRITE~0_combout )) # (!\Master_0|u_atconv|curr_state.IDLE~q )

	.dataa(gnd),
	.datab(\Master_0|u_atconv|curr_state.IDLE~q ),
	.datac(\Master_0|u_atconv|curr_state.CONV~q ),
	.datad(\Master_0|u_atconv|next_state.CONV_WRITE~0_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Selector0~0 .lut_mask = 16'h33F3;
defparam \Master_0|u_atconv|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N2
cycloneive_lcell_comb \Master_0|u_atconv|Equal2~2 (
// Equation(s):
// \Master_0|u_atconv|Equal2~2_combout  = (\Master_0|u_atconv|ox [2] & (\Master_0|u_atconv|ox [3] & (\Master_0|u_atconv|ox [1] & \Master_0|u_atconv|ox [0])))

	.dataa(\Master_0|u_atconv|ox [2]),
	.datab(\Master_0|u_atconv|ox [3]),
	.datac(\Master_0|u_atconv|ox [1]),
	.datad(\Master_0|u_atconv|ox [0]),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Equal2~2 .lut_mask = 16'h8000;
defparam \Master_0|u_atconv|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N16
cycloneive_lcell_comb \Master_0|u_atconv|Add14~10 (
// Equation(s):
// \Master_0|u_atconv|Add14~10_combout  = (\Master_0|u_atconv|ox [5] & (!\Master_0|u_atconv|Add14~9 )) # (!\Master_0|u_atconv|ox [5] & ((\Master_0|u_atconv|Add14~9 ) # (GND)))
// \Master_0|u_atconv|Add14~11  = CARRY((!\Master_0|u_atconv|Add14~9 ) # (!\Master_0|u_atconv|ox [5]))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|ox [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add14~9 ),
	.combout(\Master_0|u_atconv|Add14~10_combout ),
	.cout(\Master_0|u_atconv|Add14~11 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add14~10 .lut_mask = 16'h3C3F;
defparam \Master_0|u_atconv|Add14~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N18
cycloneive_lcell_comb \Master_0|u_atconv|Add14~12 (
// Equation(s):
// \Master_0|u_atconv|Add14~12_combout  = (\Master_0|u_atconv|ox [6] & (\Master_0|u_atconv|Add14~11  $ (GND))) # (!\Master_0|u_atconv|ox [6] & (!\Master_0|u_atconv|Add14~11  & VCC))
// \Master_0|u_atconv|Add14~13  = CARRY((\Master_0|u_atconv|ox [6] & !\Master_0|u_atconv|Add14~11 ))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|ox [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add14~11 ),
	.combout(\Master_0|u_atconv|Add14~12_combout ),
	.cout(\Master_0|u_atconv|Add14~13 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add14~12 .lut_mask = 16'hC30C;
defparam \Master_0|u_atconv|Add14~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N0
cycloneive_lcell_comb \Master_0|u_atconv|ox~0 (
// Equation(s):
// \Master_0|u_atconv|ox~0_combout  = (\Master_0|u_atconv|Add14~12_combout  & (((!\Master_0|u_atconv|Equal2~0_combout ) # (!\Master_0|u_atconv|Equal2~1_combout )) # (!\Master_0|u_atconv|Equal2~2_combout )))

	.dataa(\Master_0|u_atconv|Equal2~2_combout ),
	.datab(\Master_0|u_atconv|Add14~12_combout ),
	.datac(\Master_0|u_atconv|Equal2~1_combout ),
	.datad(\Master_0|u_atconv|Equal2~0_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|ox~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|ox~0 .lut_mask = 16'h4CCC;
defparam \Master_0|u_atconv|ox~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y18_N1
dffeas \Master_0|u_atconv|ox[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|ox~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|ox [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|ox[6] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|ox[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N20
cycloneive_lcell_comb \Master_0|u_atconv|Add14~14 (
// Equation(s):
// \Master_0|u_atconv|Add14~14_combout  = (\Master_0|u_atconv|ox [7] & (!\Master_0|u_atconv|Add14~13 )) # (!\Master_0|u_atconv|ox [7] & ((\Master_0|u_atconv|Add14~13 ) # (GND)))
// \Master_0|u_atconv|Add14~15  = CARRY((!\Master_0|u_atconv|Add14~13 ) # (!\Master_0|u_atconv|ox [7]))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|ox [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add14~13 ),
	.combout(\Master_0|u_atconv|Add14~14_combout ),
	.cout(\Master_0|u_atconv|Add14~15 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add14~14 .lut_mask = 16'h3C3F;
defparam \Master_0|u_atconv|Add14~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y18_N21
dffeas \Master_0|u_atconv|ox[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add14~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|ox [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|ox[7] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|ox[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N22
cycloneive_lcell_comb \Master_0|u_atconv|Add14~16 (
// Equation(s):
// \Master_0|u_atconv|Add14~16_combout  = (\Master_0|u_atconv|ox [8] & (\Master_0|u_atconv|Add14~15  $ (GND))) # (!\Master_0|u_atconv|ox [8] & (!\Master_0|u_atconv|Add14~15  & VCC))
// \Master_0|u_atconv|Add14~17  = CARRY((\Master_0|u_atconv|ox [8] & !\Master_0|u_atconv|Add14~15 ))

	.dataa(\Master_0|u_atconv|ox [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add14~15 ),
	.combout(\Master_0|u_atconv|Add14~16_combout ),
	.cout(\Master_0|u_atconv|Add14~17 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add14~16 .lut_mask = 16'hA50A;
defparam \Master_0|u_atconv|Add14~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y18_N23
dffeas \Master_0|u_atconv|ox[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add14~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|ox [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|ox[8] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|ox[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N24
cycloneive_lcell_comb \Master_0|u_atconv|Add14~18 (
// Equation(s):
// \Master_0|u_atconv|Add14~18_combout  = (\Master_0|u_atconv|ox [9] & (!\Master_0|u_atconv|Add14~17 )) # (!\Master_0|u_atconv|ox [9] & ((\Master_0|u_atconv|Add14~17 ) # (GND)))
// \Master_0|u_atconv|Add14~19  = CARRY((!\Master_0|u_atconv|Add14~17 ) # (!\Master_0|u_atconv|ox [9]))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|ox [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add14~17 ),
	.combout(\Master_0|u_atconv|Add14~18_combout ),
	.cout(\Master_0|u_atconv|Add14~19 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add14~18 .lut_mask = 16'h3C3F;
defparam \Master_0|u_atconv|Add14~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y18_N25
dffeas \Master_0|u_atconv|ox[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add14~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|ox [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|ox[9] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|ox[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N26
cycloneive_lcell_comb \Master_0|u_atconv|Add14~20 (
// Equation(s):
// \Master_0|u_atconv|Add14~20_combout  = (\Master_0|u_atconv|ox [10] & (\Master_0|u_atconv|Add14~19  $ (GND))) # (!\Master_0|u_atconv|ox [10] & (!\Master_0|u_atconv|Add14~19  & VCC))
// \Master_0|u_atconv|Add14~21  = CARRY((\Master_0|u_atconv|ox [10] & !\Master_0|u_atconv|Add14~19 ))

	.dataa(\Master_0|u_atconv|ox [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add14~19 ),
	.combout(\Master_0|u_atconv|Add14~20_combout ),
	.cout(\Master_0|u_atconv|Add14~21 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add14~20 .lut_mask = 16'hA50A;
defparam \Master_0|u_atconv|Add14~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y18_N27
dffeas \Master_0|u_atconv|ox[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add14~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|ox [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|ox[10] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|ox[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N28
cycloneive_lcell_comb \Master_0|u_atconv|Add14~22 (
// Equation(s):
// \Master_0|u_atconv|Add14~22_combout  = \Master_0|u_atconv|Add14~21  $ (\Master_0|u_atconv|ox [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|u_atconv|ox [11]),
	.cin(\Master_0|u_atconv|Add14~21 ),
	.combout(\Master_0|u_atconv|Add14~22_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add14~22 .lut_mask = 16'h0FF0;
defparam \Master_0|u_atconv|Add14~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y18_N29
dffeas \Master_0|u_atconv|ox[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add14~22_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|ox [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|ox[11] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|ox[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N4
cycloneive_lcell_comb \Master_0|u_atconv|Equal2~0 (
// Equation(s):
// \Master_0|u_atconv|Equal2~0_combout  = (!\Master_0|u_atconv|ox [10] & (!\Master_0|u_atconv|ox [11] & (!\Master_0|u_atconv|ox [8] & !\Master_0|u_atconv|ox [9])))

	.dataa(\Master_0|u_atconv|ox [10]),
	.datab(\Master_0|u_atconv|ox [11]),
	.datac(\Master_0|u_atconv|ox [8]),
	.datad(\Master_0|u_atconv|ox [9]),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Equal2~0 .lut_mask = 16'h0001;
defparam \Master_0|u_atconv|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N2
cycloneive_lcell_comb \Master_0|u_atconv|Equal2~3 (
// Equation(s):
// \Master_0|u_atconv|Equal2~3_combout  = (\Master_0|u_atconv|Equal2~2_combout  & (\Master_0|u_atconv|Equal2~1_combout  & \Master_0|u_atconv|Equal2~0_combout ))

	.dataa(\Master_0|u_atconv|Equal2~2_combout ),
	.datab(gnd),
	.datac(\Master_0|u_atconv|Equal2~1_combout ),
	.datad(\Master_0|u_atconv|Equal2~0_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Equal2~3 .lut_mask = 16'hA000;
defparam \Master_0|u_atconv|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y14_N20
cycloneive_lcell_comb \Master_0|u_atconv|Selector0~1 (
// Equation(s):
// \Master_0|u_atconv|Selector0~1_combout  = (\Master_0|u_atconv|Selector0~0_combout ) # ((\Master_0|u_atconv|curr_state.CONV_WRITE~q  & ((!\Master_0|u_atconv|Equal2~3_combout ) # (!\Master_0|u_atconv|Equal3~3_combout ))))

	.dataa(\Master_0|u_atconv|Equal3~3_combout ),
	.datab(\Master_0|u_atconv|Selector0~0_combout ),
	.datac(\Master_0|u_atconv|Equal2~3_combout ),
	.datad(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Selector0~1 .lut_mask = 16'hDFCC;
defparam \Master_0|u_atconv|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y14_N7
dffeas \Master_0|u_atconv|curr_state.CONV (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|u_atconv|Selector0~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|curr_state.CONV~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|curr_state.CONV .is_wysiwyg = "true";
defparam \Master_0|u_atconv|curr_state.CONV .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N30
cycloneive_lcell_comb \Master_0|u_atconv|next_state.CONV_WRITE~1 (
// Equation(s):
// \Master_0|u_atconv|next_state.CONV_WRITE~1_combout  = (\Master_0|u_atconv|curr_state.CONV~q  & \Master_0|u_atconv|next_state.CONV_WRITE~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|u_atconv|curr_state.CONV~q ),
	.datad(\Master_0|u_atconv|next_state.CONV_WRITE~0_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|next_state.CONV_WRITE~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|next_state.CONV_WRITE~1 .lut_mask = 16'hF000;
defparam \Master_0|u_atconv|next_state.CONV_WRITE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y17_N31
dffeas \Master_0|u_atconv|curr_state.CONV_WRITE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|next_state.CONV_WRITE~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|curr_state.CONV_WRITE .is_wysiwyg = "true";
defparam \Master_0|u_atconv|curr_state.CONV_WRITE .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y18_N7
dffeas \Master_0|u_atconv|ox[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add14~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|ox [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|ox[0] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|ox[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N8
cycloneive_lcell_comb \Master_0|u_atconv|Add14~2 (
// Equation(s):
// \Master_0|u_atconv|Add14~2_combout  = (\Master_0|u_atconv|ox [1] & (!\Master_0|u_atconv|Add14~1 )) # (!\Master_0|u_atconv|ox [1] & ((\Master_0|u_atconv|Add14~1 ) # (GND)))
// \Master_0|u_atconv|Add14~3  = CARRY((!\Master_0|u_atconv|Add14~1 ) # (!\Master_0|u_atconv|ox [1]))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|ox [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add14~1 ),
	.combout(\Master_0|u_atconv|Add14~2_combout ),
	.cout(\Master_0|u_atconv|Add14~3 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add14~2 .lut_mask = 16'h3C3F;
defparam \Master_0|u_atconv|Add14~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y18_N9
dffeas \Master_0|u_atconv|ox[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add14~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|ox [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|ox[1] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|ox[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N10
cycloneive_lcell_comb \Master_0|u_atconv|Add14~4 (
// Equation(s):
// \Master_0|u_atconv|Add14~4_combout  = (\Master_0|u_atconv|ox [2] & (\Master_0|u_atconv|Add14~3  $ (GND))) # (!\Master_0|u_atconv|ox [2] & (!\Master_0|u_atconv|Add14~3  & VCC))
// \Master_0|u_atconv|Add14~5  = CARRY((\Master_0|u_atconv|ox [2] & !\Master_0|u_atconv|Add14~3 ))

	.dataa(\Master_0|u_atconv|ox [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add14~3 ),
	.combout(\Master_0|u_atconv|Add14~4_combout ),
	.cout(\Master_0|u_atconv|Add14~5 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add14~4 .lut_mask = 16'hA50A;
defparam \Master_0|u_atconv|Add14~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y18_N11
dffeas \Master_0|u_atconv|ox[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add14~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|ox [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|ox[2] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|ox[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N12
cycloneive_lcell_comb \Master_0|u_atconv|Add14~6 (
// Equation(s):
// \Master_0|u_atconv|Add14~6_combout  = (\Master_0|u_atconv|ox [3] & (!\Master_0|u_atconv|Add14~5 )) # (!\Master_0|u_atconv|ox [3] & ((\Master_0|u_atconv|Add14~5 ) # (GND)))
// \Master_0|u_atconv|Add14~7  = CARRY((!\Master_0|u_atconv|Add14~5 ) # (!\Master_0|u_atconv|ox [3]))

	.dataa(\Master_0|u_atconv|ox [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add14~5 ),
	.combout(\Master_0|u_atconv|Add14~6_combout ),
	.cout(\Master_0|u_atconv|Add14~7 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add14~6 .lut_mask = 16'h5A5F;
defparam \Master_0|u_atconv|Add14~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y18_N13
dffeas \Master_0|u_atconv|ox[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add14~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|ox [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|ox[3] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|ox[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N14
cycloneive_lcell_comb \Master_0|u_atconv|Add14~8 (
// Equation(s):
// \Master_0|u_atconv|Add14~8_combout  = (\Master_0|u_atconv|ox [4] & (\Master_0|u_atconv|Add14~7  $ (GND))) # (!\Master_0|u_atconv|ox [4] & (!\Master_0|u_atconv|Add14~7  & VCC))
// \Master_0|u_atconv|Add14~9  = CARRY((\Master_0|u_atconv|ox [4] & !\Master_0|u_atconv|Add14~7 ))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|ox [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add14~7 ),
	.combout(\Master_0|u_atconv|Add14~8_combout ),
	.cout(\Master_0|u_atconv|Add14~9 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add14~8 .lut_mask = 16'hC30C;
defparam \Master_0|u_atconv|Add14~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y18_N15
dffeas \Master_0|u_atconv|ox[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add14~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|ox [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|ox[4] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|ox[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y18_N17
dffeas \Master_0|u_atconv|ox[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add14~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|ox [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|ox[5] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|ox[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N30
cycloneive_lcell_comb \Master_0|u_atconv|Equal2~1 (
// Equation(s):
// \Master_0|u_atconv|Equal2~1_combout  = (\Master_0|u_atconv|ox [5] & (!\Master_0|u_atconv|ox [6] & (!\Master_0|u_atconv|ox [7] & \Master_0|u_atconv|ox [4])))

	.dataa(\Master_0|u_atconv|ox [5]),
	.datab(\Master_0|u_atconv|ox [6]),
	.datac(\Master_0|u_atconv|ox [7]),
	.datad(\Master_0|u_atconv|ox [4]),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Equal2~1 .lut_mask = 16'h0200;
defparam \Master_0|u_atconv|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N28
cycloneive_lcell_comb \Master_0|u_atconv|oy[0]~0 (
// Equation(s):
// \Master_0|u_atconv|oy[0]~0_combout  = (\Master_0|u_atconv|Equal2~1_combout  & (\Master_0|u_atconv|curr_state.CONV_WRITE~q  & (\Master_0|u_atconv|Equal2~2_combout  & \Master_0|u_atconv|Equal2~0_combout )))

	.dataa(\Master_0|u_atconv|Equal2~1_combout ),
	.datab(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datac(\Master_0|u_atconv|Equal2~2_combout ),
	.datad(\Master_0|u_atconv|Equal2~0_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|oy[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|oy[0]~0 .lut_mask = 16'h8000;
defparam \Master_0|u_atconv|oy[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y14_N12
cycloneive_lcell_comb \Master_0|u_atconv|Selector1~1 (
// Equation(s):
// \Master_0|u_atconv|Selector1~1_combout  = (\Master_0|u_atconv|curr_state.POOL~q  & ((!\Master_0|u_atconv|ix~q ) # (!\Master_0|u_atconv|iy~q )))

	.dataa(\Master_0|u_atconv|iy~q ),
	.datab(gnd),
	.datac(\Master_0|u_atconv|ix~q ),
	.datad(\Master_0|u_atconv|curr_state.POOL~q ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Selector1~1 .lut_mask = 16'h5F00;
defparam \Master_0|u_atconv|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y14_N18
cycloneive_lcell_comb \Master_0|u_atconv|Selector1~2 (
// Equation(s):
// \Master_0|u_atconv|Selector1~2_combout  = (\Master_0|u_atconv|Selector1~0_combout ) # ((\Master_0|u_atconv|Selector1~1_combout ) # ((\Master_0|u_atconv|oy[0]~0_combout  & \Master_0|u_atconv|Equal3~3_combout )))

	.dataa(\Master_0|u_atconv|Selector1~0_combout ),
	.datab(\Master_0|u_atconv|oy[0]~0_combout ),
	.datac(\Master_0|u_atconv|Equal3~3_combout ),
	.datad(\Master_0|u_atconv|Selector1~1_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Selector1~2 .lut_mask = 16'hFFEA;
defparam \Master_0|u_atconv|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y14_N29
dffeas \Master_0|u_atconv|curr_state.POOL (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|u_atconv|Selector1~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|curr_state.POOL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|curr_state.POOL .is_wysiwyg = "true";
defparam \Master_0|u_atconv|curr_state.POOL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y14_N22
cycloneive_lcell_comb \Master_0|u_atconv|ix~0 (
// Equation(s):
// \Master_0|u_atconv|ix~0_combout  = (!\Master_0|u_atconv|ix~q  & \Master_0|u_atconv|curr_state.POOL~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|u_atconv|ix~q ),
	.datad(\Master_0|u_atconv|curr_state.POOL~q ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|ix~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|ix~0 .lut_mask = 16'h0F00;
defparam \Master_0|u_atconv|ix~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y14_N23
dffeas \Master_0|u_atconv|ix (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|ix~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|ix~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|ix .is_wysiwyg = "true";
defparam \Master_0|u_atconv|ix .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y14_N6
cycloneive_lcell_comb \Master_0|u_atconv|iy~0 (
// Equation(s):
// \Master_0|u_atconv|iy~0_combout  = \Master_0|u_atconv|ix~q  $ (\Master_0|u_atconv|iy~q )

	.dataa(\Master_0|u_atconv|ix~q ),
	.datab(gnd),
	.datac(\Master_0|u_atconv|iy~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|u_atconv|iy~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|iy~0 .lut_mask = 16'h5A5A;
defparam \Master_0|u_atconv|iy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y14_N7
dffeas \Master_0|u_atconv|iy (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|iy~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|u_atconv|curr_state.POOL~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|iy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|iy .is_wysiwyg = "true";
defparam \Master_0|u_atconv|iy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y14_N24
cycloneive_lcell_comb \Master_0|u_atconv|next_state.POOL_WRITE~0 (
// Equation(s):
// \Master_0|u_atconv|next_state.POOL_WRITE~0_combout  = (\Master_0|u_atconv|iy~q  & (\Master_0|u_atconv|ix~q  & \Master_0|u_atconv|curr_state.POOL~q ))

	.dataa(\Master_0|u_atconv|iy~q ),
	.datab(gnd),
	.datac(\Master_0|u_atconv|ix~q ),
	.datad(\Master_0|u_atconv|curr_state.POOL~q ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|next_state.POOL_WRITE~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|next_state.POOL_WRITE~0 .lut_mask = 16'hA000;
defparam \Master_0|u_atconv|next_state.POOL_WRITE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y14_N25
dffeas \Master_0|u_atconv|curr_state.POOL_WRITE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|next_state.POOL_WRITE~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|curr_state.POOL_WRITE .is_wysiwyg = "true";
defparam \Master_0|u_atconv|curr_state.POOL_WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y14_N2
cycloneive_lcell_comb \Master_0|u_atconv|py[0]~0 (
// Equation(s):
// \Master_0|u_atconv|py[0]~0_combout  = (\Master_0|u_atconv|curr_state.POOL_WRITE~q  & \Master_0|u_atconv|Equal9~1_combout )

	.dataa(gnd),
	.datab(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.datac(gnd),
	.datad(\Master_0|u_atconv|Equal9~1_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|py[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|py[0]~0 .lut_mask = 16'hCC00;
defparam \Master_0|u_atconv|py[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y17_N23
dffeas \Master_0|u_atconv|py[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add15~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|py[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|py [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|py[7] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|py[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N24
cycloneive_lcell_comb \Master_0|u_atconv|Add15~16 (
// Equation(s):
// \Master_0|u_atconv|Add15~16_combout  = (\Master_0|u_atconv|py [8] & (\Master_0|u_atconv|Add15~15  $ (GND))) # (!\Master_0|u_atconv|py [8] & (!\Master_0|u_atconv|Add15~15  & VCC))
// \Master_0|u_atconv|Add15~17  = CARRY((\Master_0|u_atconv|py [8] & !\Master_0|u_atconv|Add15~15 ))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|py [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add15~15 ),
	.combout(\Master_0|u_atconv|Add15~16_combout ),
	.cout(\Master_0|u_atconv|Add15~17 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add15~16 .lut_mask = 16'hC30C;
defparam \Master_0|u_atconv|Add15~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y17_N25
dffeas \Master_0|u_atconv|py[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add15~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|py[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|py [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|py[8] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|py[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N26
cycloneive_lcell_comb \Master_0|u_atconv|Add15~18 (
// Equation(s):
// \Master_0|u_atconv|Add15~18_combout  = (\Master_0|u_atconv|py [9] & (!\Master_0|u_atconv|Add15~17 )) # (!\Master_0|u_atconv|py [9] & ((\Master_0|u_atconv|Add15~17 ) # (GND)))
// \Master_0|u_atconv|Add15~19  = CARRY((!\Master_0|u_atconv|Add15~17 ) # (!\Master_0|u_atconv|py [9]))

	.dataa(\Master_0|u_atconv|py [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add15~17 ),
	.combout(\Master_0|u_atconv|Add15~18_combout ),
	.cout(\Master_0|u_atconv|Add15~19 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add15~18 .lut_mask = 16'h5A5F;
defparam \Master_0|u_atconv|Add15~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y17_N27
dffeas \Master_0|u_atconv|py[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add15~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|py[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|py [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|py[9] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|py[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N28
cycloneive_lcell_comb \Master_0|u_atconv|Add15~20 (
// Equation(s):
// \Master_0|u_atconv|Add15~20_combout  = \Master_0|u_atconv|Add15~19  $ (!\Master_0|u_atconv|py [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|u_atconv|py [10]),
	.cin(\Master_0|u_atconv|Add15~19 ),
	.combout(\Master_0|u_atconv|Add15~20_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add15~20 .lut_mask = 16'hF00F;
defparam \Master_0|u_atconv|Add15~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y17_N29
dffeas \Master_0|u_atconv|py[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add15~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|py[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|py [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|py[10] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|py[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N8
cycloneive_lcell_comb \Master_0|u_atconv|Add15~0 (
// Equation(s):
// \Master_0|u_atconv|Add15~0_combout  = \Master_0|u_atconv|py [0] $ (VCC)
// \Master_0|u_atconv|Add15~1  = CARRY(\Master_0|u_atconv|py [0])

	.dataa(gnd),
	.datab(\Master_0|u_atconv|py [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Add15~0_combout ),
	.cout(\Master_0|u_atconv|Add15~1 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add15~0 .lut_mask = 16'h33CC;
defparam \Master_0|u_atconv|Add15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y17_N9
dffeas \Master_0|u_atconv|py[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add15~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|py[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|py [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|py[0] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|py[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N6
cycloneive_lcell_comb \Master_0|u_atconv|Equal4~0 (
// Equation(s):
// \Master_0|u_atconv|Equal4~0_combout  = (!\Master_0|u_atconv|py [9] & (!\Master_0|u_atconv|py [10] & (\Master_0|u_atconv|py [0] & !\Master_0|u_atconv|py [8])))

	.dataa(\Master_0|u_atconv|py [9]),
	.datab(\Master_0|u_atconv|py [10]),
	.datac(\Master_0|u_atconv|py [0]),
	.datad(\Master_0|u_atconv|py [8]),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Equal4~0 .lut_mask = 16'h0010;
defparam \Master_0|u_atconv|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N10
cycloneive_lcell_comb \Master_0|u_atconv|Add15~2 (
// Equation(s):
// \Master_0|u_atconv|Add15~2_combout  = (\Master_0|u_atconv|py [1] & (!\Master_0|u_atconv|Add15~1 )) # (!\Master_0|u_atconv|py [1] & ((\Master_0|u_atconv|Add15~1 ) # (GND)))
// \Master_0|u_atconv|Add15~3  = CARRY((!\Master_0|u_atconv|Add15~1 ) # (!\Master_0|u_atconv|py [1]))

	.dataa(\Master_0|u_atconv|py [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add15~1 ),
	.combout(\Master_0|u_atconv|Add15~2_combout ),
	.cout(\Master_0|u_atconv|Add15~3 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add15~2 .lut_mask = 16'h5A5F;
defparam \Master_0|u_atconv|Add15~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y17_N11
dffeas \Master_0|u_atconv|py[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add15~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|py[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|py [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|py[1] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|py[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N12
cycloneive_lcell_comb \Master_0|u_atconv|Add15~4 (
// Equation(s):
// \Master_0|u_atconv|Add15~4_combout  = (\Master_0|u_atconv|py [2] & (\Master_0|u_atconv|Add15~3  $ (GND))) # (!\Master_0|u_atconv|py [2] & (!\Master_0|u_atconv|Add15~3  & VCC))
// \Master_0|u_atconv|Add15~5  = CARRY((\Master_0|u_atconv|py [2] & !\Master_0|u_atconv|Add15~3 ))

	.dataa(\Master_0|u_atconv|py [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add15~3 ),
	.combout(\Master_0|u_atconv|Add15~4_combout ),
	.cout(\Master_0|u_atconv|Add15~5 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add15~4 .lut_mask = 16'hA50A;
defparam \Master_0|u_atconv|Add15~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y17_N13
dffeas \Master_0|u_atconv|py[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add15~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|py[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|py [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|py[2] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|py[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N14
cycloneive_lcell_comb \Master_0|u_atconv|Add15~6 (
// Equation(s):
// \Master_0|u_atconv|Add15~6_combout  = (\Master_0|u_atconv|py [3] & (!\Master_0|u_atconv|Add15~5 )) # (!\Master_0|u_atconv|py [3] & ((\Master_0|u_atconv|Add15~5 ) # (GND)))
// \Master_0|u_atconv|Add15~7  = CARRY((!\Master_0|u_atconv|Add15~5 ) # (!\Master_0|u_atconv|py [3]))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|py [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add15~5 ),
	.combout(\Master_0|u_atconv|Add15~6_combout ),
	.cout(\Master_0|u_atconv|Add15~7 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add15~6 .lut_mask = 16'h3C3F;
defparam \Master_0|u_atconv|Add15~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y17_N15
dffeas \Master_0|u_atconv|py[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add15~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|py[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|py [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|py[3] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|py[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N30
cycloneive_lcell_comb \Master_0|u_atconv|Equal4~2 (
// Equation(s):
// \Master_0|u_atconv|Equal4~2_combout  = (\Master_0|u_atconv|py [2] & (\Master_0|u_atconv|py [3] & \Master_0|u_atconv|py [1]))

	.dataa(\Master_0|u_atconv|py [2]),
	.datab(gnd),
	.datac(\Master_0|u_atconv|py [3]),
	.datad(\Master_0|u_atconv|py [1]),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Equal4~2 .lut_mask = 16'hA000;
defparam \Master_0|u_atconv|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N16
cycloneive_lcell_comb \Master_0|u_atconv|Add15~8 (
// Equation(s):
// \Master_0|u_atconv|Add15~8_combout  = (\Master_0|u_atconv|py [4] & (\Master_0|u_atconv|Add15~7  $ (GND))) # (!\Master_0|u_atconv|py [4] & (!\Master_0|u_atconv|Add15~7  & VCC))
// \Master_0|u_atconv|Add15~9  = CARRY((\Master_0|u_atconv|py [4] & !\Master_0|u_atconv|Add15~7 ))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|py [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add15~7 ),
	.combout(\Master_0|u_atconv|Add15~8_combout ),
	.cout(\Master_0|u_atconv|Add15~9 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add15~8 .lut_mask = 16'hC30C;
defparam \Master_0|u_atconv|Add15~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y17_N17
dffeas \Master_0|u_atconv|py[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add15~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|py[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|py [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|py[4] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|py[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N18
cycloneive_lcell_comb \Master_0|u_atconv|Add15~10 (
// Equation(s):
// \Master_0|u_atconv|Add15~10_combout  = (\Master_0|u_atconv|py [5] & (!\Master_0|u_atconv|Add15~9 )) # (!\Master_0|u_atconv|py [5] & ((\Master_0|u_atconv|Add15~9 ) # (GND)))
// \Master_0|u_atconv|Add15~11  = CARRY((!\Master_0|u_atconv|Add15~9 ) # (!\Master_0|u_atconv|py [5]))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|py [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add15~9 ),
	.combout(\Master_0|u_atconv|Add15~10_combout ),
	.cout(\Master_0|u_atconv|Add15~11 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add15~10 .lut_mask = 16'h3C3F;
defparam \Master_0|u_atconv|Add15~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N0
cycloneive_lcell_comb \Master_0|u_atconv|py~1 (
// Equation(s):
// \Master_0|u_atconv|py~1_combout  = (\Master_0|u_atconv|Add15~10_combout  & (((!\Master_0|u_atconv|Equal4~2_combout ) # (!\Master_0|u_atconv|Equal4~1_combout )) # (!\Master_0|u_atconv|Equal4~0_combout )))

	.dataa(\Master_0|u_atconv|Equal4~0_combout ),
	.datab(\Master_0|u_atconv|Equal4~1_combout ),
	.datac(\Master_0|u_atconv|Equal4~2_combout ),
	.datad(\Master_0|u_atconv|Add15~10_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|py~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|py~1 .lut_mask = 16'h7F00;
defparam \Master_0|u_atconv|py~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y17_N1
dffeas \Master_0|u_atconv|py[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|py~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|py[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|py [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|py[5] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|py[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y17_N21
dffeas \Master_0|u_atconv|py[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Add15~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|py[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|py [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|py[6] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|py[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N4
cycloneive_lcell_comb \Master_0|u_atconv|Equal4~1 (
// Equation(s):
// \Master_0|u_atconv|Equal4~1_combout  = (!\Master_0|u_atconv|py [6] & (!\Master_0|u_atconv|py [5] & (!\Master_0|u_atconv|py [7] & \Master_0|u_atconv|py [4])))

	.dataa(\Master_0|u_atconv|py [6]),
	.datab(\Master_0|u_atconv|py [5]),
	.datac(\Master_0|u_atconv|py [7]),
	.datad(\Master_0|u_atconv|py [4]),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Equal4~1 .lut_mask = 16'h0100;
defparam \Master_0|u_atconv|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N2
cycloneive_lcell_comb \Master_0|u_atconv|Equal4~3 (
// Equation(s):
// \Master_0|u_atconv|Equal4~3_combout  = (\Master_0|u_atconv|Equal4~1_combout  & (\Master_0|u_atconv|Equal4~2_combout  & \Master_0|u_atconv|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|Equal4~1_combout ),
	.datac(\Master_0|u_atconv|Equal4~2_combout ),
	.datad(\Master_0|u_atconv|Equal4~0_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Equal4~3 .lut_mask = 16'hC000;
defparam \Master_0|u_atconv|Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y14_N0
cycloneive_lcell_comb \Master_0|u_atconv|Selector2~0 (
// Equation(s):
// \Master_0|u_atconv|Selector2~0_combout  = (\Master_0|u_atconv|curr_state.DONE~q ) # ((\Master_0|u_atconv|Equal4~3_combout  & (\Master_0|u_atconv|curr_state.POOL_WRITE~q  & \Master_0|u_atconv|Equal9~1_combout )))

	.dataa(\Master_0|u_atconv|Equal4~3_combout ),
	.datab(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.datac(\Master_0|u_atconv|curr_state.DONE~q ),
	.datad(\Master_0|u_atconv|Equal9~1_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Selector2~0 .lut_mask = 16'hF8F0;
defparam \Master_0|u_atconv|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y14_N1
dffeas \Master_0|u_atconv|curr_state.DONE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|curr_state.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|curr_state.DONE .is_wysiwyg = "true";
defparam \Master_0|u_atconv|curr_state.DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N8
cycloneive_lcell_comb \Master_0|count0~1 (
// Equation(s):
// \Master_0|count0~1_combout  = (!\Master_0|count0 [0] & \Master_0|curr_state.R_ROM~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|count0 [0]),
	.datad(\Master_0|curr_state.R_ROM~q ),
	.cin(gnd),
	.combout(\Master_0|count0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|count0~1 .lut_mask = 16'h0F00;
defparam \Master_0|count0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N14
cycloneive_lcell_comb \Master_0|count0[0]~0 (
// Equation(s):
// \Master_0|count0[0]~0_combout  = (\Master_0|curr_state.W_SRAM0~q ) # (\Master_0|curr_state.R_ROM~q )

	.dataa(\Master_0|curr_state.W_SRAM0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|curr_state.R_ROM~q ),
	.cin(gnd),
	.combout(\Master_0|count0[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|count0[0]~0 .lut_mask = 16'hFFAA;
defparam \Master_0|count0[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y17_N9
dffeas \Master_0|count0[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|count0~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|count0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|count0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|count0[0] .is_wysiwyg = "true";
defparam \Master_0|count0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N12
cycloneive_lcell_comb \Master_0|Add0~2 (
// Equation(s):
// \Master_0|Add0~2_combout  = \Master_0|count0 [0] $ (\Master_0|count0 [1])

	.dataa(gnd),
	.datab(\Master_0|count0 [0]),
	.datac(\Master_0|count0 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add0~2 .lut_mask = 16'h3C3C;
defparam \Master_0|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y17_N13
dffeas \Master_0|count0[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|curr_state.R_ROM~q ),
	.sload(gnd),
	.ena(\Master_0|count0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|count0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|count0[1] .is_wysiwyg = "true";
defparam \Master_0|count0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N18
cycloneive_lcell_comb \Master_0|Add0~1 (
// Equation(s):
// \Master_0|Add0~1_combout  = \Master_0|count0 [2] $ (((\Master_0|count0 [1] & \Master_0|count0 [0])))

	.dataa(\Master_0|count0 [1]),
	.datab(\Master_0|count0 [0]),
	.datac(\Master_0|count0 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add0~1 .lut_mask = 16'h7878;
defparam \Master_0|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y17_N19
dffeas \Master_0|count0[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Add0~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|curr_state.R_ROM~q ),
	.sload(gnd),
	.ena(\Master_0|count0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|count0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|count0[2] .is_wysiwyg = "true";
defparam \Master_0|count0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N28
cycloneive_lcell_comb \Master_0|Add0~0 (
// Equation(s):
// \Master_0|Add0~0_combout  = \Master_0|count0 [3] $ (((\Master_0|count0 [1] & (\Master_0|count0 [0] & \Master_0|count0 [2]))))

	.dataa(\Master_0|count0 [1]),
	.datab(\Master_0|count0 [0]),
	.datac(\Master_0|count0 [3]),
	.datad(\Master_0|count0 [2]),
	.cin(gnd),
	.combout(\Master_0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add0~0 .lut_mask = 16'h78F0;
defparam \Master_0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y17_N29
dffeas \Master_0|count0[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Add0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|curr_state.R_ROM~q ),
	.sload(gnd),
	.ena(\Master_0|count0[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|count0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|count0[3] .is_wysiwyg = "true";
defparam \Master_0|count0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N22
cycloneive_lcell_comb \Master_0|next_state.W_SRAM0~0 (
// Equation(s):
// \Master_0|next_state.W_SRAM0~0_combout  = (!\Master_0|count0 [1] & (!\Master_0|count0 [2] & (!\Master_0|count0 [0] & \Master_0|count0 [3])))

	.dataa(\Master_0|count0 [1]),
	.datab(\Master_0|count0 [2]),
	.datac(\Master_0|count0 [0]),
	.datad(\Master_0|count0 [3]),
	.cin(gnd),
	.combout(\Master_0|next_state.W_SRAM0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|next_state.W_SRAM0~0 .lut_mask = 16'h0100;
defparam \Master_0|next_state.W_SRAM0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y17_N10
cycloneive_lcell_comb \Master_0|Selector0~0 (
// Equation(s):
// \Master_0|Selector0~0_combout  = ((!\Master_0|next_state.W_SRAM0~0_combout  & \Master_0|curr_state.R_ROM~q )) # (!\Master_0|u_atconv|curr_state.IDLE~q )

	.dataa(gnd),
	.datab(\Master_0|u_atconv|curr_state.IDLE~q ),
	.datac(\Master_0|next_state.W_SRAM0~0_combout ),
	.datad(\Master_0|curr_state.R_ROM~q ),
	.cin(gnd),
	.combout(\Master_0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector0~0 .lut_mask = 16'h3F33;
defparam \Master_0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N26
cycloneive_lcell_comb \Master_0|u_atconv|layer0_A[5]~3 (
// Equation(s):
// \Master_0|u_atconv|layer0_A[5]~3_combout  = (\Master_0|u_atconv|curr_state.CONV_WRITE~q  & ((\Master_0|u_atconv|ox [5]))) # (!\Master_0|u_atconv|curr_state.CONV_WRITE~q  & (\Master_0|u_atconv|px [4]))

	.dataa(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datab(gnd),
	.datac(\Master_0|u_atconv|px [4]),
	.datad(\Master_0|u_atconv|ox [5]),
	.cin(gnd),
	.combout(\Master_0|u_atconv|layer0_A[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|layer0_A[5]~3 .lut_mask = 16'hFA50;
defparam \Master_0|u_atconv|layer0_A[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N30
cycloneive_lcell_comb \Master_0|u_atconv|Add2~17 (
// Equation(s):
// \Master_0|u_atconv|Add2~17_combout  = (\Master_0|u_atconv|curr_state.CONV_WRITE~q  & (\Master_0|u_atconv|ox [10])) # (!\Master_0|u_atconv|curr_state.CONV_WRITE~q  & ((\Master_0|u_atconv|px [9])))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|ox [10]),
	.datac(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datad(\Master_0|u_atconv|px [9]),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Add2~17_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add2~17 .lut_mask = 16'hCFC0;
defparam \Master_0|u_atconv|Add2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N14
cycloneive_lcell_comb \Master_0|u_atconv|Add2~16 (
// Equation(s):
// \Master_0|u_atconv|Add2~16_combout  = (\Master_0|u_atconv|curr_state.CONV_WRITE~q  & (\Master_0|u_atconv|oy [4])) # (!\Master_0|u_atconv|curr_state.CONV_WRITE~q  & ((\Master_0|u_atconv|py [3])))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|oy [4]),
	.datac(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datad(\Master_0|u_atconv|py [3]),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add2~16 .lut_mask = 16'hCFC0;
defparam \Master_0|u_atconv|Add2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N26
cycloneive_lcell_comb \Master_0|u_atconv|Add2~12 (
// Equation(s):
// \Master_0|u_atconv|Add2~12_combout  = (\Master_0|u_atconv|curr_state.CONV_WRITE~q  & (\Master_0|u_atconv|oy [3])) # (!\Master_0|u_atconv|curr_state.CONV_WRITE~q  & ((\Master_0|u_atconv|py [2])))

	.dataa(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datab(gnd),
	.datac(\Master_0|u_atconv|oy [3]),
	.datad(\Master_0|u_atconv|py [2]),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Add2~12_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add2~12 .lut_mask = 16'hF5A0;
defparam \Master_0|u_atconv|Add2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N6
cycloneive_lcell_comb \Master_0|u_atconv|Add2~13 (
// Equation(s):
// \Master_0|u_atconv|Add2~13_combout  = (\Master_0|u_atconv|curr_state.CONV_WRITE~q  & (\Master_0|u_atconv|ox [9])) # (!\Master_0|u_atconv|curr_state.CONV_WRITE~q  & ((\Master_0|u_atconv|px [8])))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datac(\Master_0|u_atconv|ox [9]),
	.datad(\Master_0|u_atconv|px [8]),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Add2~13_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add2~13 .lut_mask = 16'hF3C0;
defparam \Master_0|u_atconv|Add2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N12
cycloneive_lcell_comb \Master_0|u_atconv|Add2~9 (
// Equation(s):
// \Master_0|u_atconv|Add2~9_combout  = (\Master_0|u_atconv|curr_state.CONV_WRITE~q  & ((\Master_0|u_atconv|ox [8]))) # (!\Master_0|u_atconv|curr_state.CONV_WRITE~q  & (\Master_0|u_atconv|px [7]))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|px [7]),
	.datac(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datad(\Master_0|u_atconv|ox [8]),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Add2~9_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add2~9 .lut_mask = 16'hFC0C;
defparam \Master_0|u_atconv|Add2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N2
cycloneive_lcell_comb \Master_0|u_atconv|Add2~8 (
// Equation(s):
// \Master_0|u_atconv|Add2~8_combout  = (\Master_0|u_atconv|curr_state.CONV_WRITE~q  & (\Master_0|u_atconv|oy [2])) # (!\Master_0|u_atconv|curr_state.CONV_WRITE~q  & ((\Master_0|u_atconv|py [1])))

	.dataa(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datab(gnd),
	.datac(\Master_0|u_atconv|oy [2]),
	.datad(\Master_0|u_atconv|py [1]),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Add2~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add2~8 .lut_mask = 16'hF5A0;
defparam \Master_0|u_atconv|Add2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N22
cycloneive_lcell_comb \Master_0|u_atconv|Add2~5 (
// Equation(s):
// \Master_0|u_atconv|Add2~5_combout  = (\Master_0|u_atconv|curr_state.CONV_WRITE~q  & ((\Master_0|u_atconv|ox [7]))) # (!\Master_0|u_atconv|curr_state.CONV_WRITE~q  & (\Master_0|u_atconv|py [0]))

	.dataa(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datab(gnd),
	.datac(\Master_0|u_atconv|py [0]),
	.datad(\Master_0|u_atconv|ox [7]),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Add2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add2~5 .lut_mask = 16'hFA50;
defparam \Master_0|u_atconv|Add2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N28
cycloneive_lcell_comb \Master_0|u_atconv|Add2~4 (
// Equation(s):
// \Master_0|u_atconv|Add2~4_combout  = (\Master_0|u_atconv|curr_state.CONV_WRITE~q  & (\Master_0|u_atconv|oy [1])) # (!\Master_0|u_atconv|curr_state.CONV_WRITE~q  & ((\Master_0|u_atconv|px [6])))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datac(\Master_0|u_atconv|oy [1]),
	.datad(\Master_0|u_atconv|px [6]),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Add2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add2~4 .lut_mask = 16'hF3C0;
defparam \Master_0|u_atconv|Add2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N8
cycloneive_lcell_comb \Master_0|u_atconv|Add2~0 (
// Equation(s):
// \Master_0|u_atconv|Add2~0_combout  = (\Master_0|u_atconv|curr_state.CONV_WRITE~q  & ((\Master_0|u_atconv|oy [0]))) # (!\Master_0|u_atconv|curr_state.CONV_WRITE~q  & (\Master_0|u_atconv|px [5]))

	.dataa(\Master_0|u_atconv|px [5]),
	.datab(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datac(gnd),
	.datad(\Master_0|u_atconv|oy [0]),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add2~0 .lut_mask = 16'hEE22;
defparam \Master_0|u_atconv|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y14_N10
cycloneive_lcell_comb \Master_0|u_atconv|Add2~1 (
// Equation(s):
// \Master_0|u_atconv|Add2~1_combout  = (\Master_0|u_atconv|curr_state.CONV_WRITE~q  & ((\Master_0|u_atconv|ox [6]))) # (!\Master_0|u_atconv|curr_state.CONV_WRITE~q  & (\Master_0|u_atconv|iy~q ))

	.dataa(\Master_0|u_atconv|iy~q ),
	.datab(gnd),
	.datac(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datad(\Master_0|u_atconv|ox [6]),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add2~1 .lut_mask = 16'hFA0A;
defparam \Master_0|u_atconv|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N18
cycloneive_lcell_comb \Master_0|u_atconv|Add2~2 (
// Equation(s):
// \Master_0|u_atconv|Add2~2_combout  = (\Master_0|u_atconv|Add2~0_combout  & (\Master_0|u_atconv|Add2~1_combout  $ (VCC))) # (!\Master_0|u_atconv|Add2~0_combout  & (\Master_0|u_atconv|Add2~1_combout  & VCC))
// \Master_0|u_atconv|Add2~3  = CARRY((\Master_0|u_atconv|Add2~0_combout  & \Master_0|u_atconv|Add2~1_combout ))

	.dataa(\Master_0|u_atconv|Add2~0_combout ),
	.datab(\Master_0|u_atconv|Add2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Add2~2_combout ),
	.cout(\Master_0|u_atconv|Add2~3 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add2~2 .lut_mask = 16'h6688;
defparam \Master_0|u_atconv|Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N20
cycloneive_lcell_comb \Master_0|u_atconv|Add2~6 (
// Equation(s):
// \Master_0|u_atconv|Add2~6_combout  = (\Master_0|u_atconv|Add2~5_combout  & ((\Master_0|u_atconv|Add2~4_combout  & (\Master_0|u_atconv|Add2~3  & VCC)) # (!\Master_0|u_atconv|Add2~4_combout  & (!\Master_0|u_atconv|Add2~3 )))) # 
// (!\Master_0|u_atconv|Add2~5_combout  & ((\Master_0|u_atconv|Add2~4_combout  & (!\Master_0|u_atconv|Add2~3 )) # (!\Master_0|u_atconv|Add2~4_combout  & ((\Master_0|u_atconv|Add2~3 ) # (GND)))))
// \Master_0|u_atconv|Add2~7  = CARRY((\Master_0|u_atconv|Add2~5_combout  & (!\Master_0|u_atconv|Add2~4_combout  & !\Master_0|u_atconv|Add2~3 )) # (!\Master_0|u_atconv|Add2~5_combout  & ((!\Master_0|u_atconv|Add2~3 ) # (!\Master_0|u_atconv|Add2~4_combout 
// ))))

	.dataa(\Master_0|u_atconv|Add2~5_combout ),
	.datab(\Master_0|u_atconv|Add2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add2~3 ),
	.combout(\Master_0|u_atconv|Add2~6_combout ),
	.cout(\Master_0|u_atconv|Add2~7 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add2~6 .lut_mask = 16'h9617;
defparam \Master_0|u_atconv|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N22
cycloneive_lcell_comb \Master_0|u_atconv|Add2~10 (
// Equation(s):
// \Master_0|u_atconv|Add2~10_combout  = ((\Master_0|u_atconv|Add2~9_combout  $ (\Master_0|u_atconv|Add2~8_combout  $ (!\Master_0|u_atconv|Add2~7 )))) # (GND)
// \Master_0|u_atconv|Add2~11  = CARRY((\Master_0|u_atconv|Add2~9_combout  & ((\Master_0|u_atconv|Add2~8_combout ) # (!\Master_0|u_atconv|Add2~7 ))) # (!\Master_0|u_atconv|Add2~9_combout  & (\Master_0|u_atconv|Add2~8_combout  & !\Master_0|u_atconv|Add2~7 )))

	.dataa(\Master_0|u_atconv|Add2~9_combout ),
	.datab(\Master_0|u_atconv|Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add2~7 ),
	.combout(\Master_0|u_atconv|Add2~10_combout ),
	.cout(\Master_0|u_atconv|Add2~11 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add2~10 .lut_mask = 16'h698E;
defparam \Master_0|u_atconv|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N24
cycloneive_lcell_comb \Master_0|u_atconv|Add2~14 (
// Equation(s):
// \Master_0|u_atconv|Add2~14_combout  = (\Master_0|u_atconv|Add2~12_combout  & ((\Master_0|u_atconv|Add2~13_combout  & (\Master_0|u_atconv|Add2~11  & VCC)) # (!\Master_0|u_atconv|Add2~13_combout  & (!\Master_0|u_atconv|Add2~11 )))) # 
// (!\Master_0|u_atconv|Add2~12_combout  & ((\Master_0|u_atconv|Add2~13_combout  & (!\Master_0|u_atconv|Add2~11 )) # (!\Master_0|u_atconv|Add2~13_combout  & ((\Master_0|u_atconv|Add2~11 ) # (GND)))))
// \Master_0|u_atconv|Add2~15  = CARRY((\Master_0|u_atconv|Add2~12_combout  & (!\Master_0|u_atconv|Add2~13_combout  & !\Master_0|u_atconv|Add2~11 )) # (!\Master_0|u_atconv|Add2~12_combout  & ((!\Master_0|u_atconv|Add2~11 ) # 
// (!\Master_0|u_atconv|Add2~13_combout ))))

	.dataa(\Master_0|u_atconv|Add2~12_combout ),
	.datab(\Master_0|u_atconv|Add2~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add2~11 ),
	.combout(\Master_0|u_atconv|Add2~14_combout ),
	.cout(\Master_0|u_atconv|Add2~15 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add2~14 .lut_mask = 16'h9617;
defparam \Master_0|u_atconv|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N26
cycloneive_lcell_comb \Master_0|u_atconv|Add2~18 (
// Equation(s):
// \Master_0|u_atconv|Add2~18_combout  = ((\Master_0|u_atconv|Add2~17_combout  $ (\Master_0|u_atconv|Add2~16_combout  $ (!\Master_0|u_atconv|Add2~15 )))) # (GND)
// \Master_0|u_atconv|Add2~19  = CARRY((\Master_0|u_atconv|Add2~17_combout  & ((\Master_0|u_atconv|Add2~16_combout ) # (!\Master_0|u_atconv|Add2~15 ))) # (!\Master_0|u_atconv|Add2~17_combout  & (\Master_0|u_atconv|Add2~16_combout  & 
// !\Master_0|u_atconv|Add2~15 )))

	.dataa(\Master_0|u_atconv|Add2~17_combout ),
	.datab(\Master_0|u_atconv|Add2~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add2~15 ),
	.combout(\Master_0|u_atconv|Add2~18_combout ),
	.cout(\Master_0|u_atconv|Add2~19 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add2~18 .lut_mask = 16'h698E;
defparam \Master_0|u_atconv|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N8
cycloneive_lcell_comb \Master_0|Equal1~3 (
// Equation(s):
// \Master_0|Equal1~3_combout  = (\Master_0|u_atconv|Add2~18_combout  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q  & (\Master_0|u_atconv|ox [4])) # (!\Master_0|u_atconv|curr_state.CONV_WRITE~q  & ((\Master_0|u_atconv|px [3])))))

	.dataa(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datab(\Master_0|u_atconv|ox [4]),
	.datac(\Master_0|u_atconv|Add2~18_combout ),
	.datad(\Master_0|u_atconv|px [3]),
	.cin(gnd),
	.combout(\Master_0|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Equal1~3 .lut_mask = 16'hD080;
defparam \Master_0|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y14_N4
cycloneive_lcell_comb \Master_0|u_atconv|layer0_A[0]~0 (
// Equation(s):
// \Master_0|u_atconv|layer0_A[0]~0_combout  = (\Master_0|u_atconv|curr_state.CONV_WRITE~q  & ((\Master_0|u_atconv|ox [0]))) # (!\Master_0|u_atconv|curr_state.CONV_WRITE~q  & (\Master_0|u_atconv|ix~q ))

	.dataa(\Master_0|u_atconv|ix~q ),
	.datab(gnd),
	.datac(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datad(\Master_0|u_atconv|ox [0]),
	.cin(gnd),
	.combout(\Master_0|u_atconv|layer0_A[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|layer0_A[0]~0 .lut_mask = 16'hFA0A;
defparam \Master_0|u_atconv|layer0_A[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N30
cycloneive_lcell_comb \Master_0|u_atconv|layer0_A[1]~1 (
// Equation(s):
// \Master_0|u_atconv|layer0_A[1]~1_combout  = (\Master_0|u_atconv|curr_state.CONV_WRITE~q  & (\Master_0|u_atconv|ox [1])) # (!\Master_0|u_atconv|curr_state.CONV_WRITE~q  & ((\Master_0|u_atconv|px [0])))

	.dataa(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datab(gnd),
	.datac(\Master_0|u_atconv|ox [1]),
	.datad(\Master_0|u_atconv|px [0]),
	.cin(gnd),
	.combout(\Master_0|u_atconv|layer0_A[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|layer0_A[1]~1 .lut_mask = 16'hF5A0;
defparam \Master_0|u_atconv|layer0_A[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N10
cycloneive_lcell_comb \Master_0|Equal1~0 (
// Equation(s):
// \Master_0|Equal1~0_combout  = (\Master_0|u_atconv|layer0_A[0]~0_combout  & (\Master_0|u_atconv|Add2~2_combout  & (\Master_0|u_atconv|layer0_A[1]~1_combout  & \Master_0|u_atconv|Add2~6_combout )))

	.dataa(\Master_0|u_atconv|layer0_A[0]~0_combout ),
	.datab(\Master_0|u_atconv|Add2~2_combout ),
	.datac(\Master_0|u_atconv|layer0_A[1]~1_combout ),
	.datad(\Master_0|u_atconv|Add2~6_combout ),
	.cin(gnd),
	.combout(\Master_0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Equal1~0 .lut_mask = 16'h8000;
defparam \Master_0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N0
cycloneive_lcell_comb \Master_0|u_atconv|layer0_A[3]~2 (
// Equation(s):
// \Master_0|u_atconv|layer0_A[3]~2_combout  = (\Master_0|u_atconv|curr_state.CONV_WRITE~q  & ((\Master_0|u_atconv|ox [3]))) # (!\Master_0|u_atconv|curr_state.CONV_WRITE~q  & (\Master_0|u_atconv|px [2]))

	.dataa(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datab(gnd),
	.datac(\Master_0|u_atconv|px [2]),
	.datad(\Master_0|u_atconv|ox [3]),
	.cin(gnd),
	.combout(\Master_0|u_atconv|layer0_A[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|layer0_A[3]~2 .lut_mask = 16'hFA50;
defparam \Master_0|u_atconv|layer0_A[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N4
cycloneive_lcell_comb \Master_0|Equal1~1 (
// Equation(s):
// \Master_0|Equal1~1_combout  = (\Master_0|u_atconv|Add2~10_combout  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q  & (\Master_0|u_atconv|ox [2])) # (!\Master_0|u_atconv|curr_state.CONV_WRITE~q  & ((\Master_0|u_atconv|px [1])))))

	.dataa(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datab(\Master_0|u_atconv|ox [2]),
	.datac(\Master_0|u_atconv|Add2~10_combout ),
	.datad(\Master_0|u_atconv|px [1]),
	.cin(gnd),
	.combout(\Master_0|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Equal1~1 .lut_mask = 16'hD080;
defparam \Master_0|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N14
cycloneive_lcell_comb \Master_0|Equal1~2 (
// Equation(s):
// \Master_0|Equal1~2_combout  = (\Master_0|Equal1~0_combout  & (\Master_0|u_atconv|layer0_A[3]~2_combout  & (\Master_0|Equal1~1_combout  & \Master_0|u_atconv|Add2~14_combout )))

	.dataa(\Master_0|Equal1~0_combout ),
	.datab(\Master_0|u_atconv|layer0_A[3]~2_combout ),
	.datac(\Master_0|Equal1~1_combout ),
	.datad(\Master_0|u_atconv|Add2~14_combout ),
	.cin(gnd),
	.combout(\Master_0|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Equal1~2 .lut_mask = 16'h8000;
defparam \Master_0|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N16
cycloneive_lcell_comb \Master_0|u_atconv|Add2~21 (
// Equation(s):
// \Master_0|u_atconv|Add2~21_combout  = (\Master_0|u_atconv|curr_state.CONV_WRITE~q  & ((\Master_0|u_atconv|ox [11]))) # (!\Master_0|u_atconv|curr_state.CONV_WRITE~q  & (\Master_0|u_atconv|px [10]))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|px [10]),
	.datac(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datad(\Master_0|u_atconv|ox [11]),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Add2~21_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add2~21 .lut_mask = 16'hFC0C;
defparam \Master_0|u_atconv|Add2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N28
cycloneive_lcell_comb \Master_0|u_atconv|Add2~20 (
// Equation(s):
// \Master_0|u_atconv|Add2~20_combout  = (\Master_0|u_atconv|curr_state.CONV_WRITE~q  & (\Master_0|u_atconv|oy [5])) # (!\Master_0|u_atconv|curr_state.CONV_WRITE~q  & ((\Master_0|u_atconv|py [4])))

	.dataa(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datab(\Master_0|u_atconv|oy [5]),
	.datac(\Master_0|u_atconv|py [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add2~20 .lut_mask = 16'hD8D8;
defparam \Master_0|u_atconv|Add2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N28
cycloneive_lcell_comb \Master_0|u_atconv|Add2~22 (
// Equation(s):
// \Master_0|u_atconv|Add2~22_combout  = \Master_0|u_atconv|Add2~21_combout  $ (\Master_0|u_atconv|Add2~19  $ (\Master_0|u_atconv|Add2~20_combout ))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|Add2~21_combout ),
	.datac(gnd),
	.datad(\Master_0|u_atconv|Add2~20_combout ),
	.cin(\Master_0|u_atconv|Add2~19 ),
	.combout(\Master_0|u_atconv|Add2~22_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add2~22 .lut_mask = 16'hC33C;
defparam \Master_0|u_atconv|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N2
cycloneive_lcell_comb \Master_0|Equal1~4 (
// Equation(s):
// \Master_0|Equal1~4_combout  = (\Master_0|u_atconv|layer0_A[5]~3_combout  & (\Master_0|Equal1~3_combout  & (\Master_0|Equal1~2_combout  & \Master_0|u_atconv|Add2~22_combout )))

	.dataa(\Master_0|u_atconv|layer0_A[5]~3_combout ),
	.datab(\Master_0|Equal1~3_combout ),
	.datac(\Master_0|Equal1~2_combout ),
	.datad(\Master_0|u_atconv|Add2~22_combout ),
	.cin(gnd),
	.combout(\Master_0|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Equal1~4 .lut_mask = 16'h8000;
defparam \Master_0|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y14_N2
cycloneive_lcell_comb \Master_0|Selector0~1 (
// Equation(s):
// \Master_0|Selector0~1_combout  = (\Master_0|Selector0~0_combout ) # ((\Master_0|curr_state.W_SRAM0~q  & !\Master_0|Equal1~4_combout ))

	.dataa(gnd),
	.datab(\Master_0|curr_state.W_SRAM0~q ),
	.datac(\Master_0|Selector0~0_combout ),
	.datad(\Master_0|Equal1~4_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector0~1 .lut_mask = 16'hF0FC;
defparam \Master_0|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y14_N3
dffeas \Master_0|curr_state.R_ROM (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|curr_state.R_ROM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|curr_state.R_ROM .is_wysiwyg = "true";
defparam \Master_0|curr_state.R_ROM .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y14_N0
cycloneive_lcell_comb \Master_0|next_state.W_SRAM0~1 (
// Equation(s):
// \Master_0|next_state.W_SRAM0~1_combout  = (\Master_0|curr_state.R_ROM~q  & \Master_0|next_state.W_SRAM0~0_combout )

	.dataa(gnd),
	.datab(\Master_0|curr_state.R_ROM~q ),
	.datac(gnd),
	.datad(\Master_0|next_state.W_SRAM0~0_combout ),
	.cin(gnd),
	.combout(\Master_0|next_state.W_SRAM0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|next_state.W_SRAM0~1 .lut_mask = 16'hCC00;
defparam \Master_0|next_state.W_SRAM0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y14_N1
dffeas \Master_0|curr_state.W_SRAM0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|next_state.W_SRAM0~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|curr_state.W_SRAM0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|curr_state.W_SRAM0 .is_wysiwyg = "true";
defparam \Master_0|curr_state.W_SRAM0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N14
cycloneive_lcell_comb \Master_0|next_state.W_SRAM1~0 (
// Equation(s):
// \Master_0|next_state.W_SRAM1~0_combout  = (\Master_0|count1 [1] & (\Master_0|curr_state.R_SRAM0~q  & \Master_0|count1 [0]))

	.dataa(gnd),
	.datab(\Master_0|count1 [1]),
	.datac(\Master_0|curr_state.R_SRAM0~q ),
	.datad(\Master_0|count1 [0]),
	.cin(gnd),
	.combout(\Master_0|next_state.W_SRAM1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|next_state.W_SRAM1~0 .lut_mask = 16'hC000;
defparam \Master_0|next_state.W_SRAM1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y16_N15
dffeas \Master_0|curr_state.W_SRAM1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|next_state.W_SRAM1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|curr_state.W_SRAM1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|curr_state.W_SRAM1 .is_wysiwyg = "true";
defparam \Master_0|curr_state.W_SRAM1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N16
cycloneive_lcell_comb \Master_0|count1[0]~0 (
// Equation(s):
// \Master_0|count1[0]~0_combout  = (!\Master_0|curr_state.R_ROM~q  & (!\Master_0|curr_state.W_SRAM0~q  & ((\Master_0|curr_state.R_SRAM0~q ) # (\Master_0|curr_state.W_SRAM1~q ))))

	.dataa(\Master_0|curr_state.R_ROM~q ),
	.datab(\Master_0|curr_state.R_SRAM0~q ),
	.datac(\Master_0|curr_state.W_SRAM0~q ),
	.datad(\Master_0|curr_state.W_SRAM1~q ),
	.cin(gnd),
	.combout(\Master_0|count1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|count1[0]~0 .lut_mask = 16'h0504;
defparam \Master_0|count1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N2
cycloneive_lcell_comb \Master_0|count1[0]~1 (
// Equation(s):
// \Master_0|count1[0]~1_combout  = (\Master_0|count1 [0] & ((!\Master_0|count1[0]~0_combout ))) # (!\Master_0|count1 [0] & (\Master_0|curr_state.R_SRAM0~q  & \Master_0|count1[0]~0_combout ))

	.dataa(gnd),
	.datab(\Master_0|curr_state.R_SRAM0~q ),
	.datac(\Master_0|count1 [0]),
	.datad(\Master_0|count1[0]~0_combout ),
	.cin(gnd),
	.combout(\Master_0|count1[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|count1[0]~1 .lut_mask = 16'h0CF0;
defparam \Master_0|count1[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y16_N3
dffeas \Master_0|count1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|count1[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|count1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|count1[0] .is_wysiwyg = "true";
defparam \Master_0|count1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N4
cycloneive_lcell_comb \Master_0|Add1~0 (
// Equation(s):
// \Master_0|Add1~0_combout  = \Master_0|count1 [1] $ (\Master_0|count1 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|count1 [1]),
	.datad(\Master_0|count1 [0]),
	.cin(gnd),
	.combout(\Master_0|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add1~0 .lut_mask = 16'h0FF0;
defparam \Master_0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y16_N5
dffeas \Master_0|count1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Add1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|curr_state.R_SRAM0~q ),
	.sload(gnd),
	.ena(\Master_0|count1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|count1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|count1[1] .is_wysiwyg = "true";
defparam \Master_0|count1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y14_N30
cycloneive_lcell_comb \Master_0|Selector1~1 (
// Equation(s):
// \Master_0|Selector1~1_combout  = (\Master_0|curr_state.R_SRAM0~q  & ((!\Master_0|count1 [0]) # (!\Master_0|count1 [1])))

	.dataa(\Master_0|count1 [1]),
	.datab(gnd),
	.datac(\Master_0|count1 [0]),
	.datad(\Master_0|curr_state.R_SRAM0~q ),
	.cin(gnd),
	.combout(\Master_0|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector1~1 .lut_mask = 16'h5F00;
defparam \Master_0|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N0
cycloneive_lcell_comb \Master_0|u_atconv|layer1_A[5]~0 (
// Equation(s):
// \Master_0|u_atconv|layer1_A[5]~0_combout  = (\Master_0|u_atconv|px [5] & (\Master_0|u_atconv|py [0] $ (VCC))) # (!\Master_0|u_atconv|px [5] & (\Master_0|u_atconv|py [0] & VCC))
// \Master_0|u_atconv|layer1_A[5]~1  = CARRY((\Master_0|u_atconv|px [5] & \Master_0|u_atconv|py [0]))

	.dataa(\Master_0|u_atconv|px [5]),
	.datab(\Master_0|u_atconv|py [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|u_atconv|layer1_A[5]~0_combout ),
	.cout(\Master_0|u_atconv|layer1_A[5]~1 ));
// synopsys translate_off
defparam \Master_0|u_atconv|layer1_A[5]~0 .lut_mask = 16'h6688;
defparam \Master_0|u_atconv|layer1_A[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N2
cycloneive_lcell_comb \Master_0|u_atconv|layer1_A[6]~2 (
// Equation(s):
// \Master_0|u_atconv|layer1_A[6]~2_combout  = (\Master_0|u_atconv|px [6] & ((\Master_0|u_atconv|py [1] & (\Master_0|u_atconv|layer1_A[5]~1  & VCC)) # (!\Master_0|u_atconv|py [1] & (!\Master_0|u_atconv|layer1_A[5]~1 )))) # (!\Master_0|u_atconv|px [6] & 
// ((\Master_0|u_atconv|py [1] & (!\Master_0|u_atconv|layer1_A[5]~1 )) # (!\Master_0|u_atconv|py [1] & ((\Master_0|u_atconv|layer1_A[5]~1 ) # (GND)))))
// \Master_0|u_atconv|layer1_A[6]~3  = CARRY((\Master_0|u_atconv|px [6] & (!\Master_0|u_atconv|py [1] & !\Master_0|u_atconv|layer1_A[5]~1 )) # (!\Master_0|u_atconv|px [6] & ((!\Master_0|u_atconv|layer1_A[5]~1 ) # (!\Master_0|u_atconv|py [1]))))

	.dataa(\Master_0|u_atconv|px [6]),
	.datab(\Master_0|u_atconv|py [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|layer1_A[5]~1 ),
	.combout(\Master_0|u_atconv|layer1_A[6]~2_combout ),
	.cout(\Master_0|u_atconv|layer1_A[6]~3 ));
// synopsys translate_off
defparam \Master_0|u_atconv|layer1_A[6]~2 .lut_mask = 16'h9617;
defparam \Master_0|u_atconv|layer1_A[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N4
cycloneive_lcell_comb \Master_0|u_atconv|layer1_A[7]~4 (
// Equation(s):
// \Master_0|u_atconv|layer1_A[7]~4_combout  = ((\Master_0|u_atconv|px [7] $ (\Master_0|u_atconv|py [2] $ (!\Master_0|u_atconv|layer1_A[6]~3 )))) # (GND)
// \Master_0|u_atconv|layer1_A[7]~5  = CARRY((\Master_0|u_atconv|px [7] & ((\Master_0|u_atconv|py [2]) # (!\Master_0|u_atconv|layer1_A[6]~3 ))) # (!\Master_0|u_atconv|px [7] & (\Master_0|u_atconv|py [2] & !\Master_0|u_atconv|layer1_A[6]~3 )))

	.dataa(\Master_0|u_atconv|px [7]),
	.datab(\Master_0|u_atconv|py [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|layer1_A[6]~3 ),
	.combout(\Master_0|u_atconv|layer1_A[7]~4_combout ),
	.cout(\Master_0|u_atconv|layer1_A[7]~5 ));
// synopsys translate_off
defparam \Master_0|u_atconv|layer1_A[7]~4 .lut_mask = 16'h698E;
defparam \Master_0|u_atconv|layer1_A[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N6
cycloneive_lcell_comb \Master_0|u_atconv|layer1_A[8]~6 (
// Equation(s):
// \Master_0|u_atconv|layer1_A[8]~6_combout  = (\Master_0|u_atconv|px [8] & ((\Master_0|u_atconv|py [3] & (\Master_0|u_atconv|layer1_A[7]~5  & VCC)) # (!\Master_0|u_atconv|py [3] & (!\Master_0|u_atconv|layer1_A[7]~5 )))) # (!\Master_0|u_atconv|px [8] & 
// ((\Master_0|u_atconv|py [3] & (!\Master_0|u_atconv|layer1_A[7]~5 )) # (!\Master_0|u_atconv|py [3] & ((\Master_0|u_atconv|layer1_A[7]~5 ) # (GND)))))
// \Master_0|u_atconv|layer1_A[8]~7  = CARRY((\Master_0|u_atconv|px [8] & (!\Master_0|u_atconv|py [3] & !\Master_0|u_atconv|layer1_A[7]~5 )) # (!\Master_0|u_atconv|px [8] & ((!\Master_0|u_atconv|layer1_A[7]~5 ) # (!\Master_0|u_atconv|py [3]))))

	.dataa(\Master_0|u_atconv|px [8]),
	.datab(\Master_0|u_atconv|py [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|layer1_A[7]~5 ),
	.combout(\Master_0|u_atconv|layer1_A[8]~6_combout ),
	.cout(\Master_0|u_atconv|layer1_A[8]~7 ));
// synopsys translate_off
defparam \Master_0|u_atconv|layer1_A[8]~6 .lut_mask = 16'h9617;
defparam \Master_0|u_atconv|layer1_A[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N14
cycloneive_lcell_comb \Master_0|Equal3~2 (
// Equation(s):
// \Master_0|Equal3~2_combout  = (\Master_0|u_atconv|layer1_A[8]~6_combout  & (\Master_0|u_atconv|layer1_A[6]~2_combout  & (\Master_0|u_atconv|layer1_A[7]~4_combout  & \Master_0|u_atconv|layer1_A[5]~0_combout )))

	.dataa(\Master_0|u_atconv|layer1_A[8]~6_combout ),
	.datab(\Master_0|u_atconv|layer1_A[6]~2_combout ),
	.datac(\Master_0|u_atconv|layer1_A[7]~4_combout ),
	.datad(\Master_0|u_atconv|layer1_A[5]~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Equal3~2 .lut_mask = 16'h8000;
defparam \Master_0|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N8
cycloneive_lcell_comb \Master_0|u_atconv|layer1_A[9]~8 (
// Equation(s):
// \Master_0|u_atconv|layer1_A[9]~8_combout  = ((\Master_0|u_atconv|px [9] $ (\Master_0|u_atconv|py [4] $ (!\Master_0|u_atconv|layer1_A[8]~7 )))) # (GND)
// \Master_0|u_atconv|layer1_A[9]~9  = CARRY((\Master_0|u_atconv|px [9] & ((\Master_0|u_atconv|py [4]) # (!\Master_0|u_atconv|layer1_A[8]~7 ))) # (!\Master_0|u_atconv|px [9] & (\Master_0|u_atconv|py [4] & !\Master_0|u_atconv|layer1_A[8]~7 )))

	.dataa(\Master_0|u_atconv|px [9]),
	.datab(\Master_0|u_atconv|py [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|layer1_A[8]~7 ),
	.combout(\Master_0|u_atconv|layer1_A[9]~8_combout ),
	.cout(\Master_0|u_atconv|layer1_A[9]~9 ));
// synopsys translate_off
defparam \Master_0|u_atconv|layer1_A[9]~8 .lut_mask = 16'h698E;
defparam \Master_0|u_atconv|layer1_A[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N10
cycloneive_lcell_comb \Master_0|u_atconv|layer1_A[10]~10 (
// Equation(s):
// \Master_0|u_atconv|layer1_A[10]~10_combout  = (\Master_0|u_atconv|px [10] & ((\Master_0|u_atconv|py [5] & (\Master_0|u_atconv|layer1_A[9]~9  & VCC)) # (!\Master_0|u_atconv|py [5] & (!\Master_0|u_atconv|layer1_A[9]~9 )))) # (!\Master_0|u_atconv|px [10] & 
// ((\Master_0|u_atconv|py [5] & (!\Master_0|u_atconv|layer1_A[9]~9 )) # (!\Master_0|u_atconv|py [5] & ((\Master_0|u_atconv|layer1_A[9]~9 ) # (GND)))))
// \Master_0|u_atconv|layer1_A[10]~11  = CARRY((\Master_0|u_atconv|px [10] & (!\Master_0|u_atconv|py [5] & !\Master_0|u_atconv|layer1_A[9]~9 )) # (!\Master_0|u_atconv|px [10] & ((!\Master_0|u_atconv|layer1_A[9]~9 ) # (!\Master_0|u_atconv|py [5]))))

	.dataa(\Master_0|u_atconv|px [10]),
	.datab(\Master_0|u_atconv|py [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|layer1_A[9]~9 ),
	.combout(\Master_0|u_atconv|layer1_A[10]~10_combout ),
	.cout(\Master_0|u_atconv|layer1_A[10]~11 ));
// synopsys translate_off
defparam \Master_0|u_atconv|layer1_A[10]~10 .lut_mask = 16'h9617;
defparam \Master_0|u_atconv|layer1_A[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N12
cycloneive_lcell_comb \Master_0|u_atconv|layer1_A[11]~12 (
// Equation(s):
// \Master_0|u_atconv|layer1_A[11]~12_combout  = \Master_0|u_atconv|py [6] $ (!\Master_0|u_atconv|layer1_A[10]~11 )

	.dataa(\Master_0|u_atconv|py [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Master_0|u_atconv|layer1_A[10]~11 ),
	.combout(\Master_0|u_atconv|layer1_A[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|layer1_A[11]~12 .lut_mask = 16'hA5A5;
defparam \Master_0|u_atconv|layer1_A[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N20
cycloneive_lcell_comb \Master_0|Equal3~3 (
// Equation(s):
// \Master_0|Equal3~3_combout  = (!\Master_0|u_atconv|layer1_A[11]~12_combout  & (\Master_0|u_atconv|layer1_A[9]~8_combout  & !\Master_0|u_atconv|layer1_A[10]~10_combout ))

	.dataa(\Master_0|u_atconv|layer1_A[11]~12_combout ),
	.datab(gnd),
	.datac(\Master_0|u_atconv|layer1_A[9]~8_combout ),
	.datad(\Master_0|u_atconv|layer1_A[10]~10_combout ),
	.cin(gnd),
	.combout(\Master_0|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Equal3~3 .lut_mask = 16'h0050;
defparam \Master_0|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N18
cycloneive_lcell_comb \Master_0|Selector1~0 (
// Equation(s):
// \Master_0|Selector1~0_combout  = (\Master_0|curr_state.W_SRAM1~q  & (((!\Master_0|Equal3~3_combout ) # (!\Master_0|Equal3~2_combout )) # (!\Master_0|Equal3~1_combout )))

	.dataa(\Master_0|curr_state.W_SRAM1~q ),
	.datab(\Master_0|Equal3~1_combout ),
	.datac(\Master_0|Equal3~2_combout ),
	.datad(\Master_0|Equal3~3_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector1~0 .lut_mask = 16'h2AAA;
defparam \Master_0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y14_N4
cycloneive_lcell_comb \Master_0|Selector1~2 (
// Equation(s):
// \Master_0|Selector1~2_combout  = (\Master_0|Selector1~1_combout ) # ((\Master_0|Selector1~0_combout ) # ((\Master_0|curr_state.W_SRAM0~q  & \Master_0|Equal1~4_combout )))

	.dataa(\Master_0|Selector1~1_combout ),
	.datab(\Master_0|curr_state.W_SRAM0~q ),
	.datac(\Master_0|Selector1~0_combout ),
	.datad(\Master_0|Equal1~4_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector1~2 .lut_mask = 16'hFEFA;
defparam \Master_0|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y14_N5
dffeas \Master_0|curr_state.R_SRAM0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|curr_state.R_SRAM0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|curr_state.R_SRAM0 .is_wysiwyg = "true";
defparam \Master_0|curr_state.R_SRAM0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N28
cycloneive_lcell_comb \u_BUS|Equal1~0 (
// Equation(s):
// \u_BUS|Equal1~0_combout  = (!\Master_0|curr_state.R_ROM~q  & ((\Master_0|curr_state.W_SRAM0~q ) # (\Master_0|curr_state.R_SRAM0~q )))

	.dataa(gnd),
	.datab(\Master_0|curr_state.W_SRAM0~q ),
	.datac(\Master_0|curr_state.R_ROM~q ),
	.datad(\Master_0|curr_state.R_SRAM0~q ),
	.cin(gnd),
	.combout(\u_BUS|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Equal1~0 .lut_mask = 16'h0F0C;
defparam \u_BUS|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y14_N14
cycloneive_lcell_comb \Master_0|u_atconv|acc[6]~16 (
// Equation(s):
// \Master_0|u_atconv|acc[6]~16_combout  = (\Master_0|u_atconv|curr_state.CONV~q ) # (\Master_0|u_atconv|curr_state.CONV_WRITE~q )

	.dataa(gnd),
	.datab(\Master_0|u_atconv|curr_state.CONV~q ),
	.datac(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|u_atconv|acc[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|acc[6]~16 .lut_mask = 16'hFCFC;
defparam \Master_0|u_atconv|acc[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y14_N8
cycloneive_lcell_comb \Slave_1|SRAM_ceb~0 (
// Equation(s):
// \Slave_1|SRAM_ceb~0_combout  = (\u_BUS|Equal1~0_combout  & ((\Master_0|u_atconv|curr_state.POOL_WRITE~q ) # ((\Master_0|u_atconv|acc[6]~16_combout ) # (\Master_0|u_atconv|curr_state.POOL~q ))))

	.dataa(\u_BUS|Equal1~0_combout ),
	.datab(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.datac(\Master_0|u_atconv|acc[6]~16_combout ),
	.datad(\Master_0|u_atconv|curr_state.POOL~q ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_ceb~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_ceb~0 .lut_mask = 16'hAAA8;
defparam \Slave_1|SRAM_ceb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N8
cycloneive_lcell_comb \Master_0|u_atconv|Add6~1 (
// Equation(s):
// \Master_0|u_atconv|Add6~1_cout  = CARRY((\Master_0|u_atconv|wx [1] & \Master_0|u_atconv|ox [1]))

	.dataa(\Master_0|u_atconv|wx [1]),
	.datab(\Master_0|u_atconv|ox [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Master_0|u_atconv|Add6~1_cout ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add6~1 .lut_mask = 16'h0088;
defparam \Master_0|u_atconv|Add6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N10
cycloneive_lcell_comb \Master_0|u_atconv|Add6~3 (
// Equation(s):
// \Master_0|u_atconv|Add6~3_cout  = CARRY((\Master_0|u_atconv|wx [2] & (!\Master_0|u_atconv|ox [2] & !\Master_0|u_atconv|Add6~1_cout )) # (!\Master_0|u_atconv|wx [2] & ((!\Master_0|u_atconv|Add6~1_cout ) # (!\Master_0|u_atconv|ox [2]))))

	.dataa(\Master_0|u_atconv|wx [2]),
	.datab(\Master_0|u_atconv|ox [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add6~1_cout ),
	.combout(),
	.cout(\Master_0|u_atconv|Add6~3_cout ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add6~3 .lut_mask = 16'h0017;
defparam \Master_0|u_atconv|Add6~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N12
cycloneive_lcell_comb \Master_0|u_atconv|Add6~5 (
// Equation(s):
// \Master_0|u_atconv|Add6~5_cout  = CARRY((\Master_0|u_atconv|wx [2] & ((\Master_0|u_atconv|ox [3]) # (!\Master_0|u_atconv|Add6~3_cout ))) # (!\Master_0|u_atconv|wx [2] & (\Master_0|u_atconv|ox [3] & !\Master_0|u_atconv|Add6~3_cout )))

	.dataa(\Master_0|u_atconv|wx [2]),
	.datab(\Master_0|u_atconv|ox [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add6~3_cout ),
	.combout(),
	.cout(\Master_0|u_atconv|Add6~5_cout ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add6~5 .lut_mask = 16'h008E;
defparam \Master_0|u_atconv|Add6~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N14
cycloneive_lcell_comb \Master_0|u_atconv|Add6~7 (
// Equation(s):
// \Master_0|u_atconv|Add6~7_cout  = CARRY((\Master_0|u_atconv|wx [2] & (!\Master_0|u_atconv|ox [4] & !\Master_0|u_atconv|Add6~5_cout )) # (!\Master_0|u_atconv|wx [2] & ((!\Master_0|u_atconv|Add6~5_cout ) # (!\Master_0|u_atconv|ox [4]))))

	.dataa(\Master_0|u_atconv|wx [2]),
	.datab(\Master_0|u_atconv|ox [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add6~5_cout ),
	.combout(),
	.cout(\Master_0|u_atconv|Add6~7_cout ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add6~7 .lut_mask = 16'h0017;
defparam \Master_0|u_atconv|Add6~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N16
cycloneive_lcell_comb \Master_0|u_atconv|Add6~9 (
// Equation(s):
// \Master_0|u_atconv|Add6~9_cout  = CARRY((\Master_0|u_atconv|wx [2] & ((\Master_0|u_atconv|ox [5]) # (!\Master_0|u_atconv|Add6~7_cout ))) # (!\Master_0|u_atconv|wx [2] & (\Master_0|u_atconv|ox [5] & !\Master_0|u_atconv|Add6~7_cout )))

	.dataa(\Master_0|u_atconv|wx [2]),
	.datab(\Master_0|u_atconv|ox [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add6~7_cout ),
	.combout(),
	.cout(\Master_0|u_atconv|Add6~9_cout ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add6~9 .lut_mask = 16'h008E;
defparam \Master_0|u_atconv|Add6~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N18
cycloneive_lcell_comb \Master_0|u_atconv|Add6~10 (
// Equation(s):
// \Master_0|u_atconv|Add6~10_combout  = (\Master_0|u_atconv|wx [2] & ((\Master_0|u_atconv|ox [6] & (\Master_0|u_atconv|Add6~9_cout  & VCC)) # (!\Master_0|u_atconv|ox [6] & (!\Master_0|u_atconv|Add6~9_cout )))) # (!\Master_0|u_atconv|wx [2] & 
// ((\Master_0|u_atconv|ox [6] & (!\Master_0|u_atconv|Add6~9_cout )) # (!\Master_0|u_atconv|ox [6] & ((\Master_0|u_atconv|Add6~9_cout ) # (GND)))))
// \Master_0|u_atconv|Add6~11  = CARRY((\Master_0|u_atconv|wx [2] & (!\Master_0|u_atconv|ox [6] & !\Master_0|u_atconv|Add6~9_cout )) # (!\Master_0|u_atconv|wx [2] & ((!\Master_0|u_atconv|Add6~9_cout ) # (!\Master_0|u_atconv|ox [6]))))

	.dataa(\Master_0|u_atconv|wx [2]),
	.datab(\Master_0|u_atconv|ox [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add6~9_cout ),
	.combout(\Master_0|u_atconv|Add6~10_combout ),
	.cout(\Master_0|u_atconv|Add6~11 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add6~10 .lut_mask = 16'h9617;
defparam \Master_0|u_atconv|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N20
cycloneive_lcell_comb \Master_0|u_atconv|Add6~12 (
// Equation(s):
// \Master_0|u_atconv|Add6~12_combout  = ((\Master_0|u_atconv|wx [2] $ (\Master_0|u_atconv|ox [7] $ (!\Master_0|u_atconv|Add6~11 )))) # (GND)
// \Master_0|u_atconv|Add6~13  = CARRY((\Master_0|u_atconv|wx [2] & ((\Master_0|u_atconv|ox [7]) # (!\Master_0|u_atconv|Add6~11 ))) # (!\Master_0|u_atconv|wx [2] & (\Master_0|u_atconv|ox [7] & !\Master_0|u_atconv|Add6~11 )))

	.dataa(\Master_0|u_atconv|wx [2]),
	.datab(\Master_0|u_atconv|ox [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add6~11 ),
	.combout(\Master_0|u_atconv|Add6~12_combout ),
	.cout(\Master_0|u_atconv|Add6~13 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add6~12 .lut_mask = 16'h698E;
defparam \Master_0|u_atconv|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N22
cycloneive_lcell_comb \Master_0|u_atconv|Add6~14 (
// Equation(s):
// \Master_0|u_atconv|Add6~14_combout  = (\Master_0|u_atconv|wx [2] & ((\Master_0|u_atconv|ox [8] & (\Master_0|u_atconv|Add6~13  & VCC)) # (!\Master_0|u_atconv|ox [8] & (!\Master_0|u_atconv|Add6~13 )))) # (!\Master_0|u_atconv|wx [2] & ((\Master_0|u_atconv|ox 
// [8] & (!\Master_0|u_atconv|Add6~13 )) # (!\Master_0|u_atconv|ox [8] & ((\Master_0|u_atconv|Add6~13 ) # (GND)))))
// \Master_0|u_atconv|Add6~15  = CARRY((\Master_0|u_atconv|wx [2] & (!\Master_0|u_atconv|ox [8] & !\Master_0|u_atconv|Add6~13 )) # (!\Master_0|u_atconv|wx [2] & ((!\Master_0|u_atconv|Add6~13 ) # (!\Master_0|u_atconv|ox [8]))))

	.dataa(\Master_0|u_atconv|wx [2]),
	.datab(\Master_0|u_atconv|ox [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add6~13 ),
	.combout(\Master_0|u_atconv|Add6~14_combout ),
	.cout(\Master_0|u_atconv|Add6~15 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add6~14 .lut_mask = 16'h9617;
defparam \Master_0|u_atconv|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N24
cycloneive_lcell_comb \Master_0|u_atconv|Add6~16 (
// Equation(s):
// \Master_0|u_atconv|Add6~16_combout  = ((\Master_0|u_atconv|wx [2] $ (\Master_0|u_atconv|ox [9] $ (!\Master_0|u_atconv|Add6~15 )))) # (GND)
// \Master_0|u_atconv|Add6~17  = CARRY((\Master_0|u_atconv|wx [2] & ((\Master_0|u_atconv|ox [9]) # (!\Master_0|u_atconv|Add6~15 ))) # (!\Master_0|u_atconv|wx [2] & (\Master_0|u_atconv|ox [9] & !\Master_0|u_atconv|Add6~15 )))

	.dataa(\Master_0|u_atconv|wx [2]),
	.datab(\Master_0|u_atconv|ox [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add6~15 ),
	.combout(\Master_0|u_atconv|Add6~16_combout ),
	.cout(\Master_0|u_atconv|Add6~17 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add6~16 .lut_mask = 16'h698E;
defparam \Master_0|u_atconv|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N26
cycloneive_lcell_comb \Master_0|u_atconv|Add6~18 (
// Equation(s):
// \Master_0|u_atconv|Add6~18_combout  = (\Master_0|u_atconv|wx [2] & ((\Master_0|u_atconv|ox [10] & (\Master_0|u_atconv|Add6~17  & VCC)) # (!\Master_0|u_atconv|ox [10] & (!\Master_0|u_atconv|Add6~17 )))) # (!\Master_0|u_atconv|wx [2] & 
// ((\Master_0|u_atconv|ox [10] & (!\Master_0|u_atconv|Add6~17 )) # (!\Master_0|u_atconv|ox [10] & ((\Master_0|u_atconv|Add6~17 ) # (GND)))))
// \Master_0|u_atconv|Add6~19  = CARRY((\Master_0|u_atconv|wx [2] & (!\Master_0|u_atconv|ox [10] & !\Master_0|u_atconv|Add6~17 )) # (!\Master_0|u_atconv|wx [2] & ((!\Master_0|u_atconv|Add6~17 ) # (!\Master_0|u_atconv|ox [10]))))

	.dataa(\Master_0|u_atconv|wx [2]),
	.datab(\Master_0|u_atconv|ox [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add6~17 ),
	.combout(\Master_0|u_atconv|Add6~18_combout ),
	.cout(\Master_0|u_atconv|Add6~19 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add6~18 .lut_mask = 16'h9617;
defparam \Master_0|u_atconv|Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N28
cycloneive_lcell_comb \Master_0|u_atconv|Add6~20 (
// Equation(s):
// \Master_0|u_atconv|Add6~20_combout  = ((\Master_0|u_atconv|wx [2] $ (\Master_0|u_atconv|ox [11] $ (!\Master_0|u_atconv|Add6~19 )))) # (GND)
// \Master_0|u_atconv|Add6~21  = CARRY((\Master_0|u_atconv|wx [2] & ((\Master_0|u_atconv|ox [11]) # (!\Master_0|u_atconv|Add6~19 ))) # (!\Master_0|u_atconv|wx [2] & (\Master_0|u_atconv|ox [11] & !\Master_0|u_atconv|Add6~19 )))

	.dataa(\Master_0|u_atconv|wx [2]),
	.datab(\Master_0|u_atconv|ox [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add6~19 ),
	.combout(\Master_0|u_atconv|Add6~20_combout ),
	.cout(\Master_0|u_atconv|Add6~21 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add6~20 .lut_mask = 16'h698E;
defparam \Master_0|u_atconv|Add6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N30
cycloneive_lcell_comb \Master_0|u_atconv|Add6~22 (
// Equation(s):
// \Master_0|u_atconv|Add6~22_combout  = \Master_0|u_atconv|wx [2] $ (\Master_0|u_atconv|Add6~21  $ (\Master_0|u_atconv|ox [11]))

	.dataa(\Master_0|u_atconv|wx [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|u_atconv|ox [11]),
	.cin(\Master_0|u_atconv|Add6~21 ),
	.combout(\Master_0|u_atconv|Add6~22_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add6~22 .lut_mask = 16'hA55A;
defparam \Master_0|u_atconv|Add6~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N4
cycloneive_lcell_comb \Master_0|ADDR_M[0]~3 (
// Equation(s):
// \Master_0|ADDR_M[0]~3_combout  = (!\rst~input_o  & (\Master_0|curr_state.R_ROM~q  & !\Master_0|u_atconv|Add6~22_combout ))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\Master_0|curr_state.R_ROM~q ),
	.datad(\Master_0|u_atconv|Add6~22_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[0]~3 .lut_mask = 16'h0050;
defparam \Master_0|ADDR_M[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y14_N18
cycloneive_lcell_comb \Master_0|ID_M~3 (
// Equation(s):
// \Master_0|ID_M~3_combout  = (\Master_0|curr_state.R_SRAM0~q ) # (\Master_0|curr_state.W_SRAM0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|curr_state.R_SRAM0~q ),
	.datad(\Master_0|curr_state.W_SRAM0~q ),
	.cin(gnd),
	.combout(\Master_0|ID_M~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ID_M~3 .lut_mask = 16'hFFF0;
defparam \Master_0|ID_M~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N30
cycloneive_lcell_comb \Master_0|ADDR_M[0]~1 (
// Equation(s):
// \Master_0|ADDR_M[0]~1_combout  = (\Master_0|u_atconv|px [0] & (!\Master_0|curr_state.R_SRAM0~q  & (!\Master_0|curr_state.W_SRAM0~q  & \Master_0|curr_state.W_SRAM1~q )))

	.dataa(\Master_0|u_atconv|px [0]),
	.datab(\Master_0|curr_state.R_SRAM0~q ),
	.datac(\Master_0|curr_state.W_SRAM0~q ),
	.datad(\Master_0|curr_state.W_SRAM1~q ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[0]~1 .lut_mask = 16'h0200;
defparam \Master_0|ADDR_M[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N4
cycloneive_lcell_comb \Master_0|ADDR_M[0]~2 (
// Equation(s):
// \Master_0|ADDR_M[0]~2_combout  = (!\Master_0|curr_state.R_ROM~q  & ((\Master_0|ADDR_M[0]~1_combout ) # ((\Master_0|ID_M~3_combout  & \Master_0|u_atconv|layer0_A[0]~0_combout ))))

	.dataa(\Master_0|ID_M~3_combout ),
	.datab(\Master_0|u_atconv|layer0_A[0]~0_combout ),
	.datac(\Master_0|curr_state.R_ROM~q ),
	.datad(\Master_0|ADDR_M[0]~1_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[0]~2 .lut_mask = 16'h0F08;
defparam \Master_0|ADDR_M[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N4
cycloneive_lcell_comb \Master_0|u_atconv|LessThan1~0 (
// Equation(s):
// \Master_0|u_atconv|LessThan1~0_combout  = (\Master_0|u_atconv|Add6~16_combout ) # ((\Master_0|u_atconv|Add6~12_combout ) # ((\Master_0|u_atconv|Add6~14_combout ) # (\Master_0|u_atconv|Add6~10_combout )))

	.dataa(\Master_0|u_atconv|Add6~16_combout ),
	.datab(\Master_0|u_atconv|Add6~12_combout ),
	.datac(\Master_0|u_atconv|Add6~14_combout ),
	.datad(\Master_0|u_atconv|Add6~10_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|LessThan1~0 .lut_mask = 16'hFFFE;
defparam \Master_0|u_atconv|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N6
cycloneive_lcell_comb \Master_0|u_atconv|LessThan1~1 (
// Equation(s):
// \Master_0|u_atconv|LessThan1~1_combout  = (\Master_0|u_atconv|Add6~18_combout ) # ((\Master_0|u_atconv|Add6~20_combout ) # (\Master_0|u_atconv|LessThan1~0_combout ))

	.dataa(\Master_0|u_atconv|Add6~18_combout ),
	.datab(\Master_0|u_atconv|Add6~20_combout ),
	.datac(\Master_0|u_atconv|LessThan1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|u_atconv|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|LessThan1~1 .lut_mask = 16'hFEFE;
defparam \Master_0|u_atconv|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N10
cycloneive_lcell_comb \Master_0|ADDR_M[0]~4 (
// Equation(s):
// \Master_0|ADDR_M[0]~4_combout  = (\Master_0|ADDR_M[0]~2_combout ) # ((\Master_0|ADDR_M[0]~3_combout  & ((\Master_0|u_atconv|ox [0]) # (\Master_0|u_atconv|LessThan1~1_combout ))))

	.dataa(\Master_0|ADDR_M[0]~3_combout ),
	.datab(\Master_0|ADDR_M[0]~2_combout ),
	.datac(\Master_0|u_atconv|ox [0]),
	.datad(\Master_0|u_atconv|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[0]~4 .lut_mask = 16'hEEEC;
defparam \Master_0|ADDR_M[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N12
cycloneive_lcell_comb \Slave_1|SRAM_A[0]~0 (
// Equation(s):
// \Slave_1|SRAM_A[0]~0_combout  = (\Slave_1|SRAM_ceb~0_combout  & \Master_0|ADDR_M[0]~4_combout )

	.dataa(gnd),
	.datab(\Slave_1|SRAM_ceb~0_combout ),
	.datac(gnd),
	.datad(\Master_0|ADDR_M[0]~4_combout ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_A[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_A[0]~0 .lut_mask = 16'hCC00;
defparam \Slave_1|SRAM_A[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N4
cycloneive_lcell_comb \Master_0|u_atconv|Add7~0 (
// Equation(s):
// \Master_0|u_atconv|Add7~0_combout  = (\Master_0|u_atconv|wx [1] & (\Master_0|u_atconv|ox [1] $ (VCC))) # (!\Master_0|u_atconv|wx [1] & (\Master_0|u_atconv|ox [1] & VCC))
// \Master_0|u_atconv|Add7~1  = CARRY((\Master_0|u_atconv|wx [1] & \Master_0|u_atconv|ox [1]))

	.dataa(\Master_0|u_atconv|wx [1]),
	.datab(\Master_0|u_atconv|ox [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Add7~0_combout ),
	.cout(\Master_0|u_atconv|Add7~1 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add7~0 .lut_mask = 16'h6688;
defparam \Master_0|u_atconv|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N20
cycloneive_lcell_comb \Master_0|ADDR_M[1]~5 (
// Equation(s):
// \Master_0|ADDR_M[1]~5_combout  = (\Master_0|u_atconv|px [1] & (!\Master_0|curr_state.R_SRAM0~q  & (!\Master_0|curr_state.W_SRAM0~q  & \Master_0|curr_state.W_SRAM1~q )))

	.dataa(\Master_0|u_atconv|px [1]),
	.datab(\Master_0|curr_state.R_SRAM0~q ),
	.datac(\Master_0|curr_state.W_SRAM0~q ),
	.datad(\Master_0|curr_state.W_SRAM1~q ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~5 .lut_mask = 16'h0200;
defparam \Master_0|ADDR_M[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N26
cycloneive_lcell_comb \Master_0|ADDR_M[1]~6 (
// Equation(s):
// \Master_0|ADDR_M[1]~6_combout  = (!\Master_0|curr_state.R_ROM~q  & ((\Master_0|ADDR_M[1]~5_combout ) # ((\Master_0|u_atconv|layer0_A[1]~1_combout  & \Master_0|ID_M~3_combout ))))

	.dataa(\Master_0|u_atconv|layer0_A[1]~1_combout ),
	.datab(\Master_0|ADDR_M[1]~5_combout ),
	.datac(\Master_0|ID_M~3_combout ),
	.datad(\Master_0|curr_state.R_ROM~q ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~6 .lut_mask = 16'h00EC;
defparam \Master_0|ADDR_M[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N24
cycloneive_lcell_comb \Master_0|ADDR_M[1]~7 (
// Equation(s):
// \Master_0|ADDR_M[1]~7_combout  = (\Master_0|ADDR_M[1]~6_combout ) # ((\Master_0|ADDR_M[0]~3_combout  & ((\Master_0|u_atconv|LessThan1~1_combout ) # (\Master_0|u_atconv|Add7~0_combout ))))

	.dataa(\Master_0|u_atconv|LessThan1~1_combout ),
	.datab(\Master_0|u_atconv|Add7~0_combout ),
	.datac(\Master_0|ADDR_M[1]~6_combout ),
	.datad(\Master_0|ADDR_M[0]~3_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~7 .lut_mask = 16'hFEF0;
defparam \Master_0|ADDR_M[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N26
cycloneive_lcell_comb \Slave_1|SRAM_A[1]~1 (
// Equation(s):
// \Slave_1|SRAM_A[1]~1_combout  = (\Slave_1|SRAM_ceb~0_combout  & \Master_0|ADDR_M[1]~7_combout )

	.dataa(gnd),
	.datab(\Slave_1|SRAM_ceb~0_combout ),
	.datac(gnd),
	.datad(\Master_0|ADDR_M[1]~7_combout ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_A[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_A[1]~1 .lut_mask = 16'hCC00;
defparam \Slave_1|SRAM_A[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N6
cycloneive_lcell_comb \Master_0|u_atconv|Add7~2 (
// Equation(s):
// \Master_0|u_atconv|Add7~2_combout  = (\Master_0|u_atconv|ox [2] & ((\Master_0|u_atconv|wx [2] & (\Master_0|u_atconv|Add7~1  & VCC)) # (!\Master_0|u_atconv|wx [2] & (!\Master_0|u_atconv|Add7~1 )))) # (!\Master_0|u_atconv|ox [2] & ((\Master_0|u_atconv|wx 
// [2] & (!\Master_0|u_atconv|Add7~1 )) # (!\Master_0|u_atconv|wx [2] & ((\Master_0|u_atconv|Add7~1 ) # (GND)))))
// \Master_0|u_atconv|Add7~3  = CARRY((\Master_0|u_atconv|ox [2] & (!\Master_0|u_atconv|wx [2] & !\Master_0|u_atconv|Add7~1 )) # (!\Master_0|u_atconv|ox [2] & ((!\Master_0|u_atconv|Add7~1 ) # (!\Master_0|u_atconv|wx [2]))))

	.dataa(\Master_0|u_atconv|ox [2]),
	.datab(\Master_0|u_atconv|wx [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add7~1 ),
	.combout(\Master_0|u_atconv|Add7~2_combout ),
	.cout(\Master_0|u_atconv|Add7~3 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add7~2 .lut_mask = 16'h9617;
defparam \Master_0|u_atconv|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N30
cycloneive_lcell_comb \Master_0|ADDR_M[2]~8 (
// Equation(s):
// \Master_0|ADDR_M[2]~8_combout  = (\Master_0|ID_M~3_combout  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q  & ((\Master_0|u_atconv|ox [2]))) # (!\Master_0|u_atconv|curr_state.CONV_WRITE~q  & (\Master_0|u_atconv|px [1]))))

	.dataa(\Master_0|u_atconv|px [1]),
	.datab(\Master_0|ID_M~3_combout ),
	.datac(\Master_0|u_atconv|ox [2]),
	.datad(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[2]~8 .lut_mask = 16'hC088;
defparam \Master_0|ADDR_M[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N0
cycloneive_lcell_comb \Master_0|u_atconv|Add0~0 (
// Equation(s):
// \Master_0|u_atconv|Add0~0_combout  = (!\Master_0|curr_state.R_SRAM0~q  & (!\Master_0|curr_state.W_SRAM0~q  & \Master_0|curr_state.W_SRAM1~q ))

	.dataa(gnd),
	.datab(\Master_0|curr_state.R_SRAM0~q ),
	.datac(\Master_0|curr_state.W_SRAM0~q ),
	.datad(\Master_0|curr_state.W_SRAM1~q ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add0~0 .lut_mask = 16'h0300;
defparam \Master_0|u_atconv|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N18
cycloneive_lcell_comb \Master_0|ADDR_M[2]~9 (
// Equation(s):
// \Master_0|ADDR_M[2]~9_combout  = (!\Master_0|curr_state.R_ROM~q  & ((\Master_0|ADDR_M[2]~8_combout ) # ((\Master_0|u_atconv|Add0~0_combout  & \Master_0|u_atconv|px [2]))))

	.dataa(\Master_0|ADDR_M[2]~8_combout ),
	.datab(\Master_0|u_atconv|Add0~0_combout ),
	.datac(\Master_0|u_atconv|px [2]),
	.datad(\Master_0|curr_state.R_ROM~q ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[2]~9 .lut_mask = 16'h00EA;
defparam \Master_0|ADDR_M[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N0
cycloneive_lcell_comb \Master_0|ADDR_M[2]~10 (
// Equation(s):
// \Master_0|ADDR_M[2]~10_combout  = (\Master_0|ADDR_M[2]~9_combout ) # ((\Master_0|ADDR_M[0]~3_combout  & ((\Master_0|u_atconv|Add7~2_combout ) # (\Master_0|u_atconv|LessThan1~1_combout ))))

	.dataa(\Master_0|u_atconv|Add7~2_combout ),
	.datab(\Master_0|ADDR_M[0]~3_combout ),
	.datac(\Master_0|u_atconv|LessThan1~1_combout ),
	.datad(\Master_0|ADDR_M[2]~9_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[2]~10 .lut_mask = 16'hFFC8;
defparam \Master_0|ADDR_M[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N24
cycloneive_lcell_comb \Slave_1|SRAM_A[2]~2 (
// Equation(s):
// \Slave_1|SRAM_A[2]~2_combout  = (\Slave_1|SRAM_ceb~0_combout  & \Master_0|ADDR_M[2]~10_combout )

	.dataa(gnd),
	.datab(\Slave_1|SRAM_ceb~0_combout ),
	.datac(gnd),
	.datad(\Master_0|ADDR_M[2]~10_combout ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_A[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_A[2]~2 .lut_mask = 16'hCC00;
defparam \Slave_1|SRAM_A[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N8
cycloneive_lcell_comb \Master_0|u_atconv|Add7~4 (
// Equation(s):
// \Master_0|u_atconv|Add7~4_combout  = ((\Master_0|u_atconv|ox [3] $ (\Master_0|u_atconv|wx [2] $ (!\Master_0|u_atconv|Add7~3 )))) # (GND)
// \Master_0|u_atconv|Add7~5  = CARRY((\Master_0|u_atconv|ox [3] & ((\Master_0|u_atconv|wx [2]) # (!\Master_0|u_atconv|Add7~3 ))) # (!\Master_0|u_atconv|ox [3] & (\Master_0|u_atconv|wx [2] & !\Master_0|u_atconv|Add7~3 )))

	.dataa(\Master_0|u_atconv|ox [3]),
	.datab(\Master_0|u_atconv|wx [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add7~3 ),
	.combout(\Master_0|u_atconv|Add7~4_combout ),
	.cout(\Master_0|u_atconv|Add7~5 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add7~4 .lut_mask = 16'h698E;
defparam \Master_0|u_atconv|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N20
cycloneive_lcell_comb \Master_0|ADDR_M[3]~11 (
// Equation(s):
// \Master_0|ADDR_M[3]~11_combout  = (\Master_0|curr_state.W_SRAM1~q  & (!\Master_0|curr_state.R_SRAM0~q  & (!\Master_0|curr_state.W_SRAM0~q  & \Master_0|u_atconv|px [3])))

	.dataa(\Master_0|curr_state.W_SRAM1~q ),
	.datab(\Master_0|curr_state.R_SRAM0~q ),
	.datac(\Master_0|curr_state.W_SRAM0~q ),
	.datad(\Master_0|u_atconv|px [3]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[3]~11 .lut_mask = 16'h0200;
defparam \Master_0|ADDR_M[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N22
cycloneive_lcell_comb \Master_0|ADDR_M[3]~12 (
// Equation(s):
// \Master_0|ADDR_M[3]~12_combout  = (!\Master_0|curr_state.R_ROM~q  & ((\Master_0|ADDR_M[3]~11_combout ) # ((\Master_0|ID_M~3_combout  & \Master_0|u_atconv|layer0_A[3]~2_combout ))))

	.dataa(\Master_0|ID_M~3_combout ),
	.datab(\Master_0|ADDR_M[3]~11_combout ),
	.datac(\Master_0|curr_state.R_ROM~q ),
	.datad(\Master_0|u_atconv|layer0_A[3]~2_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[3]~12 .lut_mask = 16'h0E0C;
defparam \Master_0|ADDR_M[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N0
cycloneive_lcell_comb \Master_0|ADDR_M[3]~13 (
// Equation(s):
// \Master_0|ADDR_M[3]~13_combout  = (\Master_0|ADDR_M[3]~12_combout ) # ((\Master_0|ADDR_M[0]~3_combout  & ((\Master_0|u_atconv|Add7~4_combout ) # (\Master_0|u_atconv|LessThan1~1_combout ))))

	.dataa(\Master_0|ADDR_M[0]~3_combout ),
	.datab(\Master_0|u_atconv|Add7~4_combout ),
	.datac(\Master_0|ADDR_M[3]~12_combout ),
	.datad(\Master_0|u_atconv|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[3]~13 .lut_mask = 16'hFAF8;
defparam \Master_0|ADDR_M[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N30
cycloneive_lcell_comb \Slave_1|SRAM_A[3]~3 (
// Equation(s):
// \Slave_1|SRAM_A[3]~3_combout  = (\Slave_1|SRAM_ceb~0_combout  & \Master_0|ADDR_M[3]~13_combout )

	.dataa(gnd),
	.datab(\Slave_1|SRAM_ceb~0_combout ),
	.datac(\Master_0|ADDR_M[3]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Slave_1|SRAM_A[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_A[3]~3 .lut_mask = 16'hC0C0;
defparam \Slave_1|SRAM_A[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N10
cycloneive_lcell_comb \Master_0|u_atconv|Add7~6 (
// Equation(s):
// \Master_0|u_atconv|Add7~6_combout  = (\Master_0|u_atconv|ox [4] & ((\Master_0|u_atconv|wx [2] & (\Master_0|u_atconv|Add7~5  & VCC)) # (!\Master_0|u_atconv|wx [2] & (!\Master_0|u_atconv|Add7~5 )))) # (!\Master_0|u_atconv|ox [4] & ((\Master_0|u_atconv|wx 
// [2] & (!\Master_0|u_atconv|Add7~5 )) # (!\Master_0|u_atconv|wx [2] & ((\Master_0|u_atconv|Add7~5 ) # (GND)))))
// \Master_0|u_atconv|Add7~7  = CARRY((\Master_0|u_atconv|ox [4] & (!\Master_0|u_atconv|wx [2] & !\Master_0|u_atconv|Add7~5 )) # (!\Master_0|u_atconv|ox [4] & ((!\Master_0|u_atconv|Add7~5 ) # (!\Master_0|u_atconv|wx [2]))))

	.dataa(\Master_0|u_atconv|ox [4]),
	.datab(\Master_0|u_atconv|wx [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add7~5 ),
	.combout(\Master_0|u_atconv|Add7~6_combout ),
	.cout(\Master_0|u_atconv|Add7~7 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add7~6 .lut_mask = 16'h9617;
defparam \Master_0|u_atconv|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N8
cycloneive_lcell_comb \Master_0|ADDR_M[4]~14 (
// Equation(s):
// \Master_0|ADDR_M[4]~14_combout  = (\Master_0|ID_M~3_combout  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q  & (\Master_0|u_atconv|ox [4])) # (!\Master_0|u_atconv|curr_state.CONV_WRITE~q  & ((\Master_0|u_atconv|px [3])))))

	.dataa(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datab(\Master_0|ID_M~3_combout ),
	.datac(\Master_0|u_atconv|ox [4]),
	.datad(\Master_0|u_atconv|px [3]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[4]~14 .lut_mask = 16'hC480;
defparam \Master_0|ADDR_M[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N10
cycloneive_lcell_comb \Master_0|ADDR_M[4]~15 (
// Equation(s):
// \Master_0|ADDR_M[4]~15_combout  = (!\Master_0|curr_state.R_ROM~q  & ((\Master_0|ADDR_M[4]~14_combout ) # ((\Master_0|u_atconv|px [4] & \Master_0|u_atconv|Add0~0_combout ))))

	.dataa(\Master_0|curr_state.R_ROM~q ),
	.datab(\Master_0|u_atconv|px [4]),
	.datac(\Master_0|ADDR_M[4]~14_combout ),
	.datad(\Master_0|u_atconv|Add0~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[4]~15 .lut_mask = 16'h5450;
defparam \Master_0|ADDR_M[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N28
cycloneive_lcell_comb \Master_0|ADDR_M[4]~16 (
// Equation(s):
// \Master_0|ADDR_M[4]~16_combout  = (\Master_0|ADDR_M[4]~15_combout ) # ((\Master_0|ADDR_M[0]~3_combout  & ((\Master_0|u_atconv|Add7~6_combout ) # (\Master_0|u_atconv|LessThan1~1_combout ))))

	.dataa(\Master_0|u_atconv|Add7~6_combout ),
	.datab(\Master_0|ADDR_M[0]~3_combout ),
	.datac(\Master_0|u_atconv|LessThan1~1_combout ),
	.datad(\Master_0|ADDR_M[4]~15_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[4]~16 .lut_mask = 16'hFFC8;
defparam \Master_0|ADDR_M[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N28
cycloneive_lcell_comb \Slave_1|SRAM_A[4]~4 (
// Equation(s):
// \Slave_1|SRAM_A[4]~4_combout  = (\Slave_1|SRAM_ceb~0_combout  & \Master_0|ADDR_M[4]~16_combout )

	.dataa(gnd),
	.datab(\Slave_1|SRAM_ceb~0_combout ),
	.datac(gnd),
	.datad(\Master_0|ADDR_M[4]~16_combout ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_A[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_A[4]~4 .lut_mask = 16'hCC00;
defparam \Slave_1|SRAM_A[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N12
cycloneive_lcell_comb \Master_0|u_atconv|Add7~8 (
// Equation(s):
// \Master_0|u_atconv|Add7~8_combout  = ((\Master_0|u_atconv|ox [5] $ (\Master_0|u_atconv|wx [2] $ (!\Master_0|u_atconv|Add7~7 )))) # (GND)
// \Master_0|u_atconv|Add7~9  = CARRY((\Master_0|u_atconv|ox [5] & ((\Master_0|u_atconv|wx [2]) # (!\Master_0|u_atconv|Add7~7 ))) # (!\Master_0|u_atconv|ox [5] & (\Master_0|u_atconv|wx [2] & !\Master_0|u_atconv|Add7~7 )))

	.dataa(\Master_0|u_atconv|ox [5]),
	.datab(\Master_0|u_atconv|wx [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add7~7 ),
	.combout(\Master_0|u_atconv|Add7~8_combout ),
	.cout(\Master_0|u_atconv|Add7~9 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add7~8 .lut_mask = 16'h698E;
defparam \Master_0|u_atconv|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N18
cycloneive_lcell_comb \Master_0|ADDR_M[5]~17 (
// Equation(s):
// \Master_0|ADDR_M[5]~17_combout  = (\Master_0|curr_state.W_SRAM1~q  & (!\Master_0|curr_state.R_SRAM0~q  & (!\Master_0|curr_state.W_SRAM0~q  & \Master_0|u_atconv|layer1_A[5]~0_combout )))

	.dataa(\Master_0|curr_state.W_SRAM1~q ),
	.datab(\Master_0|curr_state.R_SRAM0~q ),
	.datac(\Master_0|curr_state.W_SRAM0~q ),
	.datad(\Master_0|u_atconv|layer1_A[5]~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[5]~17 .lut_mask = 16'h0200;
defparam \Master_0|ADDR_M[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N8
cycloneive_lcell_comb \Master_0|ADDR_M[5]~18 (
// Equation(s):
// \Master_0|ADDR_M[5]~18_combout  = (!\Master_0|curr_state.R_ROM~q  & ((\Master_0|ADDR_M[5]~17_combout ) # ((\Master_0|ID_M~3_combout  & \Master_0|u_atconv|layer0_A[5]~3_combout ))))

	.dataa(\Master_0|ID_M~3_combout ),
	.datab(\Master_0|ADDR_M[5]~17_combout ),
	.datac(\Master_0|curr_state.R_ROM~q ),
	.datad(\Master_0|u_atconv|layer0_A[5]~3_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[5]~18 .lut_mask = 16'h0E0C;
defparam \Master_0|ADDR_M[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N6
cycloneive_lcell_comb \Master_0|ADDR_M[5]~19 (
// Equation(s):
// \Master_0|ADDR_M[5]~19_combout  = (\Master_0|ADDR_M[5]~18_combout ) # ((\Master_0|ADDR_M[0]~3_combout  & ((\Master_0|u_atconv|Add7~8_combout ) # (\Master_0|u_atconv|LessThan1~1_combout ))))

	.dataa(\Master_0|ADDR_M[0]~3_combout ),
	.datab(\Master_0|u_atconv|Add7~8_combout ),
	.datac(\Master_0|ADDR_M[5]~18_combout ),
	.datad(\Master_0|u_atconv|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[5]~19 .lut_mask = 16'hFAF8;
defparam \Master_0|ADDR_M[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N18
cycloneive_lcell_comb \Slave_1|SRAM_A[5]~5 (
// Equation(s):
// \Slave_1|SRAM_A[5]~5_combout  = (\Slave_1|SRAM_ceb~0_combout  & \Master_0|ADDR_M[5]~19_combout )

	.dataa(gnd),
	.datab(\Slave_1|SRAM_ceb~0_combout ),
	.datac(gnd),
	.datad(\Master_0|ADDR_M[5]~19_combout ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_A[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_A[5]~5 .lut_mask = 16'hCC00;
defparam \Slave_1|SRAM_A[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N6
cycloneive_lcell_comb \Master_0|u_atconv|Add0~3 (
// Equation(s):
// \Master_0|u_atconv|Add0~3_combout  = (\Master_0|u_atconv|Add0~0_combout  & ((\Master_0|u_atconv|layer1_A[6]~2_combout ) # ((\Master_0|u_atconv|Add2~2_combout  & \Master_0|ID_M~3_combout )))) # (!\Master_0|u_atconv|Add0~0_combout  & 
// (\Master_0|u_atconv|Add2~2_combout  & ((\Master_0|ID_M~3_combout ))))

	.dataa(\Master_0|u_atconv|Add0~0_combout ),
	.datab(\Master_0|u_atconv|Add2~2_combout ),
	.datac(\Master_0|u_atconv|layer1_A[6]~2_combout ),
	.datad(\Master_0|ID_M~3_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add0~3 .lut_mask = 16'hECA0;
defparam \Master_0|u_atconv|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N14
cycloneive_lcell_comb \Master_0|u_atconv|Add7~10 (
// Equation(s):
// \Master_0|u_atconv|Add7~10_combout  = (\Master_0|u_atconv|wx [2] & ((\Master_0|u_atconv|ox [6] & (\Master_0|u_atconv|Add7~9  & VCC)) # (!\Master_0|u_atconv|ox [6] & (!\Master_0|u_atconv|Add7~9 )))) # (!\Master_0|u_atconv|wx [2] & ((\Master_0|u_atconv|ox 
// [6] & (!\Master_0|u_atconv|Add7~9 )) # (!\Master_0|u_atconv|ox [6] & ((\Master_0|u_atconv|Add7~9 ) # (GND)))))
// \Master_0|u_atconv|Add7~11  = CARRY((\Master_0|u_atconv|wx [2] & (!\Master_0|u_atconv|ox [6] & !\Master_0|u_atconv|Add7~9 )) # (!\Master_0|u_atconv|wx [2] & ((!\Master_0|u_atconv|Add7~9 ) # (!\Master_0|u_atconv|ox [6]))))

	.dataa(\Master_0|u_atconv|wx [2]),
	.datab(\Master_0|u_atconv|ox [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add7~9 ),
	.combout(\Master_0|u_atconv|Add7~10_combout ),
	.cout(\Master_0|u_atconv|Add7~11 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add7~10 .lut_mask = 16'h9617;
defparam \Master_0|u_atconv|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N30
cycloneive_lcell_comb \Master_0|u_atconv|real_x[6]~0 (
// Equation(s):
// \Master_0|u_atconv|real_x[6]~0_combout  = (\Master_0|u_atconv|Add7~10_combout  & (!\Master_0|u_atconv|Add6~22_combout  & (!\rst~input_o  & !\Master_0|u_atconv|LessThan1~1_combout )))

	.dataa(\Master_0|u_atconv|Add7~10_combout ),
	.datab(\Master_0|u_atconv|Add6~22_combout ),
	.datac(\rst~input_o ),
	.datad(\Master_0|u_atconv|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|real_x[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|real_x[6]~0 .lut_mask = 16'h0002;
defparam \Master_0|u_atconv|real_x[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N2
cycloneive_lcell_comb \Master_0|u_atconv|Add8~1 (
// Equation(s):
// \Master_0|u_atconv|Add8~1_cout  = CARRY((\Master_0|u_atconv|oy [1] & \Master_0|u_atconv|wy [1]))

	.dataa(\Master_0|u_atconv|oy [1]),
	.datab(\Master_0|u_atconv|wy [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Master_0|u_atconv|Add8~1_cout ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add8~1 .lut_mask = 16'h0088;
defparam \Master_0|u_atconv|Add8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N4
cycloneive_lcell_comb \Master_0|u_atconv|Add8~3 (
// Equation(s):
// \Master_0|u_atconv|Add8~3_cout  = CARRY((\Master_0|u_atconv|oy [2] & (!\Master_0|u_atconv|wy [2] & !\Master_0|u_atconv|Add8~1_cout )) # (!\Master_0|u_atconv|oy [2] & ((!\Master_0|u_atconv|Add8~1_cout ) # (!\Master_0|u_atconv|wy [2]))))

	.dataa(\Master_0|u_atconv|oy [2]),
	.datab(\Master_0|u_atconv|wy [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add8~1_cout ),
	.combout(),
	.cout(\Master_0|u_atconv|Add8~3_cout ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add8~3 .lut_mask = 16'h0017;
defparam \Master_0|u_atconv|Add8~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N6
cycloneive_lcell_comb \Master_0|u_atconv|Add8~5 (
// Equation(s):
// \Master_0|u_atconv|Add8~5_cout  = CARRY((\Master_0|u_atconv|oy [3] & ((\Master_0|u_atconv|wy [2]) # (!\Master_0|u_atconv|Add8~3_cout ))) # (!\Master_0|u_atconv|oy [3] & (\Master_0|u_atconv|wy [2] & !\Master_0|u_atconv|Add8~3_cout )))

	.dataa(\Master_0|u_atconv|oy [3]),
	.datab(\Master_0|u_atconv|wy [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add8~3_cout ),
	.combout(),
	.cout(\Master_0|u_atconv|Add8~5_cout ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add8~5 .lut_mask = 16'h008E;
defparam \Master_0|u_atconv|Add8~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N8
cycloneive_lcell_comb \Master_0|u_atconv|Add8~7 (
// Equation(s):
// \Master_0|u_atconv|Add8~7_cout  = CARRY((\Master_0|u_atconv|oy [4] & (!\Master_0|u_atconv|wy [2] & !\Master_0|u_atconv|Add8~5_cout )) # (!\Master_0|u_atconv|oy [4] & ((!\Master_0|u_atconv|Add8~5_cout ) # (!\Master_0|u_atconv|wy [2]))))

	.dataa(\Master_0|u_atconv|oy [4]),
	.datab(\Master_0|u_atconv|wy [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add8~5_cout ),
	.combout(),
	.cout(\Master_0|u_atconv|Add8~7_cout ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add8~7 .lut_mask = 16'h0017;
defparam \Master_0|u_atconv|Add8~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N10
cycloneive_lcell_comb \Master_0|u_atconv|Add8~9 (
// Equation(s):
// \Master_0|u_atconv|Add8~9_cout  = CARRY((\Master_0|u_atconv|oy [5] & ((\Master_0|u_atconv|wy [2]) # (!\Master_0|u_atconv|Add8~7_cout ))) # (!\Master_0|u_atconv|oy [5] & (\Master_0|u_atconv|wy [2] & !\Master_0|u_atconv|Add8~7_cout )))

	.dataa(\Master_0|u_atconv|oy [5]),
	.datab(\Master_0|u_atconv|wy [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add8~7_cout ),
	.combout(),
	.cout(\Master_0|u_atconv|Add8~9_cout ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add8~9 .lut_mask = 16'h008E;
defparam \Master_0|u_atconv|Add8~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N12
cycloneive_lcell_comb \Master_0|u_atconv|Add8~10 (
// Equation(s):
// \Master_0|u_atconv|Add8~10_combout  = (\Master_0|u_atconv|wy [2] & ((\Master_0|u_atconv|oy [6] & (\Master_0|u_atconv|Add8~9_cout  & VCC)) # (!\Master_0|u_atconv|oy [6] & (!\Master_0|u_atconv|Add8~9_cout )))) # (!\Master_0|u_atconv|wy [2] & 
// ((\Master_0|u_atconv|oy [6] & (!\Master_0|u_atconv|Add8~9_cout )) # (!\Master_0|u_atconv|oy [6] & ((\Master_0|u_atconv|Add8~9_cout ) # (GND)))))
// \Master_0|u_atconv|Add8~11  = CARRY((\Master_0|u_atconv|wy [2] & (!\Master_0|u_atconv|oy [6] & !\Master_0|u_atconv|Add8~9_cout )) # (!\Master_0|u_atconv|wy [2] & ((!\Master_0|u_atconv|Add8~9_cout ) # (!\Master_0|u_atconv|oy [6]))))

	.dataa(\Master_0|u_atconv|wy [2]),
	.datab(\Master_0|u_atconv|oy [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add8~9_cout ),
	.combout(\Master_0|u_atconv|Add8~10_combout ),
	.cout(\Master_0|u_atconv|Add8~11 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add8~10 .lut_mask = 16'h9617;
defparam \Master_0|u_atconv|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N14
cycloneive_lcell_comb \Master_0|u_atconv|Add8~12 (
// Equation(s):
// \Master_0|u_atconv|Add8~12_combout  = ((\Master_0|u_atconv|oy [7] $ (\Master_0|u_atconv|wy [2] $ (!\Master_0|u_atconv|Add8~11 )))) # (GND)
// \Master_0|u_atconv|Add8~13  = CARRY((\Master_0|u_atconv|oy [7] & ((\Master_0|u_atconv|wy [2]) # (!\Master_0|u_atconv|Add8~11 ))) # (!\Master_0|u_atconv|oy [7] & (\Master_0|u_atconv|wy [2] & !\Master_0|u_atconv|Add8~11 )))

	.dataa(\Master_0|u_atconv|oy [7]),
	.datab(\Master_0|u_atconv|wy [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add8~11 ),
	.combout(\Master_0|u_atconv|Add8~12_combout ),
	.cout(\Master_0|u_atconv|Add8~13 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add8~12 .lut_mask = 16'h698E;
defparam \Master_0|u_atconv|Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N16
cycloneive_lcell_comb \Master_0|u_atconv|Add8~14 (
// Equation(s):
// \Master_0|u_atconv|Add8~14_combout  = (\Master_0|u_atconv|oy [8] & ((\Master_0|u_atconv|wy [2] & (\Master_0|u_atconv|Add8~13  & VCC)) # (!\Master_0|u_atconv|wy [2] & (!\Master_0|u_atconv|Add8~13 )))) # (!\Master_0|u_atconv|oy [8] & ((\Master_0|u_atconv|wy 
// [2] & (!\Master_0|u_atconv|Add8~13 )) # (!\Master_0|u_atconv|wy [2] & ((\Master_0|u_atconv|Add8~13 ) # (GND)))))
// \Master_0|u_atconv|Add8~15  = CARRY((\Master_0|u_atconv|oy [8] & (!\Master_0|u_atconv|wy [2] & !\Master_0|u_atconv|Add8~13 )) # (!\Master_0|u_atconv|oy [8] & ((!\Master_0|u_atconv|Add8~13 ) # (!\Master_0|u_atconv|wy [2]))))

	.dataa(\Master_0|u_atconv|oy [8]),
	.datab(\Master_0|u_atconv|wy [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add8~13 ),
	.combout(\Master_0|u_atconv|Add8~14_combout ),
	.cout(\Master_0|u_atconv|Add8~15 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add8~14 .lut_mask = 16'h9617;
defparam \Master_0|u_atconv|Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N18
cycloneive_lcell_comb \Master_0|u_atconv|Add8~16 (
// Equation(s):
// \Master_0|u_atconv|Add8~16_combout  = ((\Master_0|u_atconv|oy [9] $ (\Master_0|u_atconv|wy [2] $ (!\Master_0|u_atconv|Add8~15 )))) # (GND)
// \Master_0|u_atconv|Add8~17  = CARRY((\Master_0|u_atconv|oy [9] & ((\Master_0|u_atconv|wy [2]) # (!\Master_0|u_atconv|Add8~15 ))) # (!\Master_0|u_atconv|oy [9] & (\Master_0|u_atconv|wy [2] & !\Master_0|u_atconv|Add8~15 )))

	.dataa(\Master_0|u_atconv|oy [9]),
	.datab(\Master_0|u_atconv|wy [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add8~15 ),
	.combout(\Master_0|u_atconv|Add8~16_combout ),
	.cout(\Master_0|u_atconv|Add8~17 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add8~16 .lut_mask = 16'h698E;
defparam \Master_0|u_atconv|Add8~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N26
cycloneive_lcell_comb \Master_0|u_atconv|real_y[5]~1 (
// Equation(s):
// \Master_0|u_atconv|real_y[5]~1_combout  = (!\Master_0|u_atconv|Add8~10_combout  & (!\Master_0|u_atconv|Add8~16_combout  & (!\Master_0|u_atconv|Add8~12_combout  & !\Master_0|u_atconv|Add8~14_combout )))

	.dataa(\Master_0|u_atconv|Add8~10_combout ),
	.datab(\Master_0|u_atconv|Add8~16_combout ),
	.datac(\Master_0|u_atconv|Add8~12_combout ),
	.datad(\Master_0|u_atconv|Add8~14_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|real_y[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|real_y[5]~1 .lut_mask = 16'h0001;
defparam \Master_0|u_atconv|real_y[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N20
cycloneive_lcell_comb \Master_0|u_atconv|Add8~18 (
// Equation(s):
// \Master_0|u_atconv|Add8~18_combout  = (\Master_0|u_atconv|oy [10] & ((\Master_0|u_atconv|wy [2] & (\Master_0|u_atconv|Add8~17  & VCC)) # (!\Master_0|u_atconv|wy [2] & (!\Master_0|u_atconv|Add8~17 )))) # (!\Master_0|u_atconv|oy [10] & 
// ((\Master_0|u_atconv|wy [2] & (!\Master_0|u_atconv|Add8~17 )) # (!\Master_0|u_atconv|wy [2] & ((\Master_0|u_atconv|Add8~17 ) # (GND)))))
// \Master_0|u_atconv|Add8~19  = CARRY((\Master_0|u_atconv|oy [10] & (!\Master_0|u_atconv|wy [2] & !\Master_0|u_atconv|Add8~17 )) # (!\Master_0|u_atconv|oy [10] & ((!\Master_0|u_atconv|Add8~17 ) # (!\Master_0|u_atconv|wy [2]))))

	.dataa(\Master_0|u_atconv|oy [10]),
	.datab(\Master_0|u_atconv|wy [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add8~17 ),
	.combout(\Master_0|u_atconv|Add8~18_combout ),
	.cout(\Master_0|u_atconv|Add8~19 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add8~18 .lut_mask = 16'h9617;
defparam \Master_0|u_atconv|Add8~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N22
cycloneive_lcell_comb \Master_0|u_atconv|Add8~20 (
// Equation(s):
// \Master_0|u_atconv|Add8~20_combout  = ((\Master_0|u_atconv|wy [2] $ (\Master_0|u_atconv|oy [11] $ (!\Master_0|u_atconv|Add8~19 )))) # (GND)
// \Master_0|u_atconv|Add8~21  = CARRY((\Master_0|u_atconv|wy [2] & ((\Master_0|u_atconv|oy [11]) # (!\Master_0|u_atconv|Add8~19 ))) # (!\Master_0|u_atconv|wy [2] & (\Master_0|u_atconv|oy [11] & !\Master_0|u_atconv|Add8~19 )))

	.dataa(\Master_0|u_atconv|wy [2]),
	.datab(\Master_0|u_atconv|oy [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add8~19 ),
	.combout(\Master_0|u_atconv|Add8~20_combout ),
	.cout(\Master_0|u_atconv|Add8~21 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add8~20 .lut_mask = 16'h698E;
defparam \Master_0|u_atconv|Add8~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N24
cycloneive_lcell_comb \Master_0|u_atconv|Add8~22 (
// Equation(s):
// \Master_0|u_atconv|Add8~22_combout  = \Master_0|u_atconv|wy [2] $ (\Master_0|u_atconv|Add8~21  $ (\Master_0|u_atconv|oy [11]))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|wy [2]),
	.datac(gnd),
	.datad(\Master_0|u_atconv|oy [11]),
	.cin(\Master_0|u_atconv|Add8~21 ),
	.combout(\Master_0|u_atconv|Add8~22_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add8~22 .lut_mask = 16'hC33C;
defparam \Master_0|u_atconv|Add8~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N28
cycloneive_lcell_comb \Master_0|u_atconv|real_y[5]~0 (
// Equation(s):
// \Master_0|u_atconv|real_y[5]~0_combout  = (!\rst~input_o  & !\Master_0|u_atconv|Add8~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\Master_0|u_atconv|Add8~22_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|real_y[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|real_y[5]~0 .lut_mask = 16'h000F;
defparam \Master_0|u_atconv|real_y[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N30
cycloneive_lcell_comb \Master_0|u_atconv|real_y[0]~3 (
// Equation(s):
// \Master_0|u_atconv|real_y[0]~3_combout  = ((\Master_0|u_atconv|real_y[5]~1_combout  & (!\Master_0|u_atconv|Add8~20_combout  & !\Master_0|u_atconv|Add8~18_combout ))) # (!\Master_0|u_atconv|real_y[5]~0_combout )

	.dataa(\Master_0|u_atconv|real_y[5]~1_combout ),
	.datab(\Master_0|u_atconv|real_y[5]~0_combout ),
	.datac(\Master_0|u_atconv|Add8~20_combout ),
	.datad(\Master_0|u_atconv|Add8~18_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|real_y[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|real_y[0]~3 .lut_mask = 16'h333B;
defparam \Master_0|u_atconv|real_y[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N0
cycloneive_lcell_comb \Master_0|u_atconv|real_y[5]~2 (
// Equation(s):
// \Master_0|u_atconv|real_y[5]~2_combout  = (((\Master_0|u_atconv|Add8~20_combout ) # (\Master_0|u_atconv|Add8~18_combout )) # (!\Master_0|u_atconv|real_y[5]~0_combout )) # (!\Master_0|u_atconv|real_y[5]~1_combout )

	.dataa(\Master_0|u_atconv|real_y[5]~1_combout ),
	.datab(\Master_0|u_atconv|real_y[5]~0_combout ),
	.datac(\Master_0|u_atconv|Add8~20_combout ),
	.datad(\Master_0|u_atconv|Add8~18_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|real_y[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|real_y[5]~2 .lut_mask = 16'hFFF7;
defparam \Master_0|u_atconv|real_y[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N8
cycloneive_lcell_comb \Master_0|u_atconv|real_y[0]~4 (
// Equation(s):
// \Master_0|u_atconv|real_y[0]~4_combout  = ((\Master_0|u_atconv|oy [0] & !\Master_0|u_atconv|real_y[5]~2_combout )) # (!\Master_0|u_atconv|real_y[0]~3_combout )

	.dataa(gnd),
	.datab(\Master_0|u_atconv|real_y[0]~3_combout ),
	.datac(\Master_0|u_atconv|oy [0]),
	.datad(\Master_0|u_atconv|real_y[5]~2_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|real_y[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|real_y[0]~4 .lut_mask = 16'h33F3;
defparam \Master_0|u_atconv|real_y[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N12
cycloneive_lcell_comb \Master_0|u_atconv|Add0~1 (
// Equation(s):
// \Master_0|u_atconv|Add0~1_combout  = (\Master_0|u_atconv|real_x[6]~0_combout  & (\Master_0|u_atconv|real_y[0]~4_combout  $ (VCC))) # (!\Master_0|u_atconv|real_x[6]~0_combout  & (\Master_0|u_atconv|real_y[0]~4_combout  & VCC))
// \Master_0|u_atconv|Add0~2  = CARRY((\Master_0|u_atconv|real_x[6]~0_combout  & \Master_0|u_atconv|real_y[0]~4_combout ))

	.dataa(\Master_0|u_atconv|real_x[6]~0_combout ),
	.datab(\Master_0|u_atconv|real_y[0]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Add0~1_combout ),
	.cout(\Master_0|u_atconv|Add0~2 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add0~1 .lut_mask = 16'h6688;
defparam \Master_0|u_atconv|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N0
cycloneive_lcell_comb \Slave_1|SRAM_A[6]~6 (
// Equation(s):
// \Slave_1|SRAM_A[6]~6_combout  = (\Slave_1|SRAM_ceb~0_combout  & ((\Master_0|curr_state.R_ROM~q  & ((\Master_0|u_atconv|Add0~1_combout ))) # (!\Master_0|curr_state.R_ROM~q  & (\Master_0|u_atconv|Add0~3_combout ))))

	.dataa(\Master_0|u_atconv|Add0~3_combout ),
	.datab(\Master_0|curr_state.R_ROM~q ),
	.datac(\Master_0|u_atconv|Add0~1_combout ),
	.datad(\Slave_1|SRAM_ceb~0_combout ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_A[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_A[6]~6 .lut_mask = 16'hE200;
defparam \Slave_1|SRAM_A[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N16
cycloneive_lcell_comb \Master_0|u_atconv|Add7~12 (
// Equation(s):
// \Master_0|u_atconv|Add7~12_combout  = ((\Master_0|u_atconv|wx [2] $ (\Master_0|u_atconv|ox [7] $ (!\Master_0|u_atconv|Add7~11 )))) # (GND)
// \Master_0|u_atconv|Add7~13  = CARRY((\Master_0|u_atconv|wx [2] & ((\Master_0|u_atconv|ox [7]) # (!\Master_0|u_atconv|Add7~11 ))) # (!\Master_0|u_atconv|wx [2] & (\Master_0|u_atconv|ox [7] & !\Master_0|u_atconv|Add7~11 )))

	.dataa(\Master_0|u_atconv|wx [2]),
	.datab(\Master_0|u_atconv|ox [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add7~11 ),
	.combout(\Master_0|u_atconv|Add7~12_combout ),
	.cout(\Master_0|u_atconv|Add7~13 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add7~12 .lut_mask = 16'h698E;
defparam \Master_0|u_atconv|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N26
cycloneive_lcell_comb \Master_0|u_atconv|real_x[7]~1 (
// Equation(s):
// \Master_0|u_atconv|real_x[7]~1_combout  = (!\rst~input_o  & (!\Master_0|u_atconv|Add6~22_combout  & (\Master_0|u_atconv|Add7~12_combout  & !\Master_0|u_atconv|LessThan1~1_combout )))

	.dataa(\rst~input_o ),
	.datab(\Master_0|u_atconv|Add6~22_combout ),
	.datac(\Master_0|u_atconv|Add7~12_combout ),
	.datad(\Master_0|u_atconv|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|real_x[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|real_x[7]~1 .lut_mask = 16'h0010;
defparam \Master_0|u_atconv|real_x[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N16
cycloneive_lcell_comb \Master_0|u_atconv|Add9~0 (
// Equation(s):
// \Master_0|u_atconv|Add9~0_combout  = (\Master_0|u_atconv|oy [1] & (\Master_0|u_atconv|wy [1] $ (VCC))) # (!\Master_0|u_atconv|oy [1] & (\Master_0|u_atconv|wy [1] & VCC))
// \Master_0|u_atconv|Add9~1  = CARRY((\Master_0|u_atconv|oy [1] & \Master_0|u_atconv|wy [1]))

	.dataa(\Master_0|u_atconv|oy [1]),
	.datab(\Master_0|u_atconv|wy [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Add9~0_combout ),
	.cout(\Master_0|u_atconv|Add9~1 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add9~0 .lut_mask = 16'h6688;
defparam \Master_0|u_atconv|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N6
cycloneive_lcell_comb \Master_0|u_atconv|Add9~2 (
// Equation(s):
// \Master_0|u_atconv|Add9~2_combout  = ((!\Master_0|u_atconv|real_y[5]~2_combout  & \Master_0|u_atconv|Add9~0_combout )) # (!\Master_0|u_atconv|real_y[0]~3_combout )

	.dataa(gnd),
	.datab(\Master_0|u_atconv|real_y[5]~2_combout ),
	.datac(\Master_0|u_atconv|real_y[0]~3_combout ),
	.datad(\Master_0|u_atconv|Add9~0_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Add9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add9~2 .lut_mask = 16'h3F0F;
defparam \Master_0|u_atconv|Add9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N14
cycloneive_lcell_comb \Master_0|u_atconv|Add0~4 (
// Equation(s):
// \Master_0|u_atconv|Add0~4_combout  = (\Master_0|u_atconv|real_x[7]~1_combout  & ((\Master_0|u_atconv|Add9~2_combout  & (\Master_0|u_atconv|Add0~2  & VCC)) # (!\Master_0|u_atconv|Add9~2_combout  & (!\Master_0|u_atconv|Add0~2 )))) # 
// (!\Master_0|u_atconv|real_x[7]~1_combout  & ((\Master_0|u_atconv|Add9~2_combout  & (!\Master_0|u_atconv|Add0~2 )) # (!\Master_0|u_atconv|Add9~2_combout  & ((\Master_0|u_atconv|Add0~2 ) # (GND)))))
// \Master_0|u_atconv|Add0~5  = CARRY((\Master_0|u_atconv|real_x[7]~1_combout  & (!\Master_0|u_atconv|Add9~2_combout  & !\Master_0|u_atconv|Add0~2 )) # (!\Master_0|u_atconv|real_x[7]~1_combout  & ((!\Master_0|u_atconv|Add0~2 ) # 
// (!\Master_0|u_atconv|Add9~2_combout ))))

	.dataa(\Master_0|u_atconv|real_x[7]~1_combout ),
	.datab(\Master_0|u_atconv|Add9~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add0~2 ),
	.combout(\Master_0|u_atconv|Add0~4_combout ),
	.cout(\Master_0|u_atconv|Add0~5 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add0~4 .lut_mask = 16'h9617;
defparam \Master_0|u_atconv|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N24
cycloneive_lcell_comb \Master_0|u_atconv|Add0~6 (
// Equation(s):
// \Master_0|u_atconv|Add0~6_combout  = (\Master_0|ID_M~3_combout  & ((\Master_0|u_atconv|Add2~6_combout ) # ((\Master_0|u_atconv|layer1_A[7]~4_combout  & \Master_0|u_atconv|Add0~0_combout )))) # (!\Master_0|ID_M~3_combout  & 
// (((\Master_0|u_atconv|layer1_A[7]~4_combout  & \Master_0|u_atconv|Add0~0_combout ))))

	.dataa(\Master_0|ID_M~3_combout ),
	.datab(\Master_0|u_atconv|Add2~6_combout ),
	.datac(\Master_0|u_atconv|layer1_A[7]~4_combout ),
	.datad(\Master_0|u_atconv|Add0~0_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add0~6 .lut_mask = 16'hF888;
defparam \Master_0|u_atconv|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N22
cycloneive_lcell_comb \Slave_1|SRAM_A[7]~7 (
// Equation(s):
// \Slave_1|SRAM_A[7]~7_combout  = (\Slave_1|SRAM_ceb~0_combout  & ((\Master_0|curr_state.R_ROM~q  & (\Master_0|u_atconv|Add0~4_combout )) # (!\Master_0|curr_state.R_ROM~q  & ((\Master_0|u_atconv|Add0~6_combout )))))

	.dataa(\Master_0|u_atconv|Add0~4_combout ),
	.datab(\Slave_1|SRAM_ceb~0_combout ),
	.datac(\Master_0|curr_state.R_ROM~q ),
	.datad(\Master_0|u_atconv|Add0~6_combout ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_A[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_A[7]~7 .lut_mask = 16'h8C80;
defparam \Slave_1|SRAM_A[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N18
cycloneive_lcell_comb \Master_0|u_atconv|Add7~14 (
// Equation(s):
// \Master_0|u_atconv|Add7~14_combout  = (\Master_0|u_atconv|ox [8] & ((\Master_0|u_atconv|wx [2] & (\Master_0|u_atconv|Add7~13  & VCC)) # (!\Master_0|u_atconv|wx [2] & (!\Master_0|u_atconv|Add7~13 )))) # (!\Master_0|u_atconv|ox [8] & ((\Master_0|u_atconv|wx 
// [2] & (!\Master_0|u_atconv|Add7~13 )) # (!\Master_0|u_atconv|wx [2] & ((\Master_0|u_atconv|Add7~13 ) # (GND)))))
// \Master_0|u_atconv|Add7~15  = CARRY((\Master_0|u_atconv|ox [8] & (!\Master_0|u_atconv|wx [2] & !\Master_0|u_atconv|Add7~13 )) # (!\Master_0|u_atconv|ox [8] & ((!\Master_0|u_atconv|Add7~13 ) # (!\Master_0|u_atconv|wx [2]))))

	.dataa(\Master_0|u_atconv|ox [8]),
	.datab(\Master_0|u_atconv|wx [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add7~13 ),
	.combout(\Master_0|u_atconv|Add7~14_combout ),
	.cout(\Master_0|u_atconv|Add7~15 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add7~14 .lut_mask = 16'h9617;
defparam \Master_0|u_atconv|Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N10
cycloneive_lcell_comb \Master_0|u_atconv|real_x[8]~2 (
// Equation(s):
// \Master_0|u_atconv|real_x[8]~2_combout  = (!\rst~input_o  & (!\Master_0|u_atconv|Add6~22_combout  & (\Master_0|u_atconv|Add7~14_combout  & !\Master_0|u_atconv|LessThan1~1_combout )))

	.dataa(\rst~input_o ),
	.datab(\Master_0|u_atconv|Add6~22_combout ),
	.datac(\Master_0|u_atconv|Add7~14_combout ),
	.datad(\Master_0|u_atconv|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|real_x[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|real_x[8]~2 .lut_mask = 16'h0010;
defparam \Master_0|u_atconv|real_x[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N18
cycloneive_lcell_comb \Master_0|u_atconv|Add9~3 (
// Equation(s):
// \Master_0|u_atconv|Add9~3_combout  = (\Master_0|u_atconv|wy [2] & ((\Master_0|u_atconv|oy [2] & (\Master_0|u_atconv|Add9~1  & VCC)) # (!\Master_0|u_atconv|oy [2] & (!\Master_0|u_atconv|Add9~1 )))) # (!\Master_0|u_atconv|wy [2] & ((\Master_0|u_atconv|oy 
// [2] & (!\Master_0|u_atconv|Add9~1 )) # (!\Master_0|u_atconv|oy [2] & ((\Master_0|u_atconv|Add9~1 ) # (GND)))))
// \Master_0|u_atconv|Add9~4  = CARRY((\Master_0|u_atconv|wy [2] & (!\Master_0|u_atconv|oy [2] & !\Master_0|u_atconv|Add9~1 )) # (!\Master_0|u_atconv|wy [2] & ((!\Master_0|u_atconv|Add9~1 ) # (!\Master_0|u_atconv|oy [2]))))

	.dataa(\Master_0|u_atconv|wy [2]),
	.datab(\Master_0|u_atconv|oy [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add9~1 ),
	.combout(\Master_0|u_atconv|Add9~3_combout ),
	.cout(\Master_0|u_atconv|Add9~4 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add9~3 .lut_mask = 16'h9617;
defparam \Master_0|u_atconv|Add9~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N0
cycloneive_lcell_comb \Master_0|u_atconv|Add9~5 (
// Equation(s):
// \Master_0|u_atconv|Add9~5_combout  = ((!\Master_0|u_atconv|real_y[5]~2_combout  & \Master_0|u_atconv|Add9~3_combout )) # (!\Master_0|u_atconv|real_y[0]~3_combout )

	.dataa(gnd),
	.datab(\Master_0|u_atconv|real_y[5]~2_combout ),
	.datac(\Master_0|u_atconv|real_y[0]~3_combout ),
	.datad(\Master_0|u_atconv|Add9~3_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Add9~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add9~5 .lut_mask = 16'h3F0F;
defparam \Master_0|u_atconv|Add9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N16
cycloneive_lcell_comb \Master_0|u_atconv|Add0~7 (
// Equation(s):
// \Master_0|u_atconv|Add0~7_combout  = ((\Master_0|u_atconv|real_x[8]~2_combout  $ (\Master_0|u_atconv|Add9~5_combout  $ (!\Master_0|u_atconv|Add0~5 )))) # (GND)
// \Master_0|u_atconv|Add0~8  = CARRY((\Master_0|u_atconv|real_x[8]~2_combout  & ((\Master_0|u_atconv|Add9~5_combout ) # (!\Master_0|u_atconv|Add0~5 ))) # (!\Master_0|u_atconv|real_x[8]~2_combout  & (\Master_0|u_atconv|Add9~5_combout  & 
// !\Master_0|u_atconv|Add0~5 )))

	.dataa(\Master_0|u_atconv|real_x[8]~2_combout ),
	.datab(\Master_0|u_atconv|Add9~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add0~5 ),
	.combout(\Master_0|u_atconv|Add0~7_combout ),
	.cout(\Master_0|u_atconv|Add0~8 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add0~7 .lut_mask = 16'h698E;
defparam \Master_0|u_atconv|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N30
cycloneive_lcell_comb \Master_0|u_atconv|Add0~9 (
// Equation(s):
// \Master_0|u_atconv|Add0~9_combout  = (\Master_0|u_atconv|layer1_A[8]~6_combout  & ((\Master_0|u_atconv|Add0~0_combout ) # ((\Master_0|u_atconv|Add2~10_combout  & \Master_0|ID_M~3_combout )))) # (!\Master_0|u_atconv|layer1_A[8]~6_combout  & 
// (\Master_0|u_atconv|Add2~10_combout  & (\Master_0|ID_M~3_combout )))

	.dataa(\Master_0|u_atconv|layer1_A[8]~6_combout ),
	.datab(\Master_0|u_atconv|Add2~10_combout ),
	.datac(\Master_0|ID_M~3_combout ),
	.datad(\Master_0|u_atconv|Add0~0_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add0~9 .lut_mask = 16'hEAC0;
defparam \Master_0|u_atconv|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N24
cycloneive_lcell_comb \Slave_1|SRAM_A[8]~8 (
// Equation(s):
// \Slave_1|SRAM_A[8]~8_combout  = (\Slave_1|SRAM_ceb~0_combout  & ((\Master_0|curr_state.R_ROM~q  & (\Master_0|u_atconv|Add0~7_combout )) # (!\Master_0|curr_state.R_ROM~q  & ((\Master_0|u_atconv|Add0~9_combout )))))

	.dataa(\Master_0|u_atconv|Add0~7_combout ),
	.datab(\Slave_1|SRAM_ceb~0_combout ),
	.datac(\Master_0|curr_state.R_ROM~q ),
	.datad(\Master_0|u_atconv|Add0~9_combout ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_A[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_A[8]~8 .lut_mask = 16'h8C80;
defparam \Slave_1|SRAM_A[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N20
cycloneive_lcell_comb \Master_0|u_atconv|Add9~6 (
// Equation(s):
// \Master_0|u_atconv|Add9~6_combout  = ((\Master_0|u_atconv|oy [3] $ (\Master_0|u_atconv|wy [2] $ (!\Master_0|u_atconv|Add9~4 )))) # (GND)
// \Master_0|u_atconv|Add9~7  = CARRY((\Master_0|u_atconv|oy [3] & ((\Master_0|u_atconv|wy [2]) # (!\Master_0|u_atconv|Add9~4 ))) # (!\Master_0|u_atconv|oy [3] & (\Master_0|u_atconv|wy [2] & !\Master_0|u_atconv|Add9~4 )))

	.dataa(\Master_0|u_atconv|oy [3]),
	.datab(\Master_0|u_atconv|wy [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add9~4 ),
	.combout(\Master_0|u_atconv|Add9~6_combout ),
	.cout(\Master_0|u_atconv|Add9~7 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add9~6 .lut_mask = 16'h698E;
defparam \Master_0|u_atconv|Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N12
cycloneive_lcell_comb \Master_0|u_atconv|Add9~8 (
// Equation(s):
// \Master_0|u_atconv|Add9~8_combout  = ((!\Master_0|u_atconv|real_y[5]~2_combout  & \Master_0|u_atconv|Add9~6_combout )) # (!\Master_0|u_atconv|real_y[0]~3_combout )

	.dataa(gnd),
	.datab(\Master_0|u_atconv|real_y[5]~2_combout ),
	.datac(\Master_0|u_atconv|real_y[0]~3_combout ),
	.datad(\Master_0|u_atconv|Add9~6_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Add9~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add9~8 .lut_mask = 16'h3F0F;
defparam \Master_0|u_atconv|Add9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N20
cycloneive_lcell_comb \Master_0|u_atconv|Add7~16 (
// Equation(s):
// \Master_0|u_atconv|Add7~16_combout  = ((\Master_0|u_atconv|wx [2] $ (\Master_0|u_atconv|ox [9] $ (!\Master_0|u_atconv|Add7~15 )))) # (GND)
// \Master_0|u_atconv|Add7~17  = CARRY((\Master_0|u_atconv|wx [2] & ((\Master_0|u_atconv|ox [9]) # (!\Master_0|u_atconv|Add7~15 ))) # (!\Master_0|u_atconv|wx [2] & (\Master_0|u_atconv|ox [9] & !\Master_0|u_atconv|Add7~15 )))

	.dataa(\Master_0|u_atconv|wx [2]),
	.datab(\Master_0|u_atconv|ox [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add7~15 ),
	.combout(\Master_0|u_atconv|Add7~16_combout ),
	.cout(\Master_0|u_atconv|Add7~17 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add7~16 .lut_mask = 16'h698E;
defparam \Master_0|u_atconv|Add7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N24
cycloneive_lcell_comb \Master_0|u_atconv|real_x[9]~3 (
// Equation(s):
// \Master_0|u_atconv|real_x[9]~3_combout  = (!\rst~input_o  & (!\Master_0|u_atconv|Add6~22_combout  & (\Master_0|u_atconv|Add7~16_combout  & !\Master_0|u_atconv|LessThan1~1_combout )))

	.dataa(\rst~input_o ),
	.datab(\Master_0|u_atconv|Add6~22_combout ),
	.datac(\Master_0|u_atconv|Add7~16_combout ),
	.datad(\Master_0|u_atconv|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|real_x[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|real_x[9]~3 .lut_mask = 16'h0010;
defparam \Master_0|u_atconv|real_x[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N18
cycloneive_lcell_comb \Master_0|u_atconv|Add0~10 (
// Equation(s):
// \Master_0|u_atconv|Add0~10_combout  = (\Master_0|u_atconv|Add9~8_combout  & ((\Master_0|u_atconv|real_x[9]~3_combout  & (\Master_0|u_atconv|Add0~8  & VCC)) # (!\Master_0|u_atconv|real_x[9]~3_combout  & (!\Master_0|u_atconv|Add0~8 )))) # 
// (!\Master_0|u_atconv|Add9~8_combout  & ((\Master_0|u_atconv|real_x[9]~3_combout  & (!\Master_0|u_atconv|Add0~8 )) # (!\Master_0|u_atconv|real_x[9]~3_combout  & ((\Master_0|u_atconv|Add0~8 ) # (GND)))))
// \Master_0|u_atconv|Add0~11  = CARRY((\Master_0|u_atconv|Add9~8_combout  & (!\Master_0|u_atconv|real_x[9]~3_combout  & !\Master_0|u_atconv|Add0~8 )) # (!\Master_0|u_atconv|Add9~8_combout  & ((!\Master_0|u_atconv|Add0~8 ) # 
// (!\Master_0|u_atconv|real_x[9]~3_combout ))))

	.dataa(\Master_0|u_atconv|Add9~8_combout ),
	.datab(\Master_0|u_atconv|real_x[9]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add0~8 ),
	.combout(\Master_0|u_atconv|Add0~10_combout ),
	.cout(\Master_0|u_atconv|Add0~11 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add0~10 .lut_mask = 16'h9617;
defparam \Master_0|u_atconv|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N28
cycloneive_lcell_comb \Master_0|u_atconv|Add0~12 (
// Equation(s):
// \Master_0|u_atconv|Add0~12_combout  = (\Master_0|u_atconv|Add2~14_combout  & ((\Master_0|ID_M~3_combout ) # ((\Master_0|u_atconv|layer1_A[9]~8_combout  & \Master_0|u_atconv|Add0~0_combout )))) # (!\Master_0|u_atconv|Add2~14_combout  & 
// (\Master_0|u_atconv|layer1_A[9]~8_combout  & ((\Master_0|u_atconv|Add0~0_combout ))))

	.dataa(\Master_0|u_atconv|Add2~14_combout ),
	.datab(\Master_0|u_atconv|layer1_A[9]~8_combout ),
	.datac(\Master_0|ID_M~3_combout ),
	.datad(\Master_0|u_atconv|Add0~0_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add0~12 .lut_mask = 16'hECA0;
defparam \Master_0|u_atconv|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N8
cycloneive_lcell_comb \Slave_1|SRAM_A[9]~9 (
// Equation(s):
// \Slave_1|SRAM_A[9]~9_combout  = (\Slave_1|SRAM_ceb~0_combout  & ((\Master_0|curr_state.R_ROM~q  & (\Master_0|u_atconv|Add0~10_combout )) # (!\Master_0|curr_state.R_ROM~q  & ((\Master_0|u_atconv|Add0~12_combout )))))

	.dataa(\Master_0|curr_state.R_ROM~q ),
	.datab(\Slave_1|SRAM_ceb~0_combout ),
	.datac(\Master_0|u_atconv|Add0~10_combout ),
	.datad(\Master_0|u_atconv|Add0~12_combout ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_A[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_A[9]~9 .lut_mask = 16'hC480;
defparam \Slave_1|SRAM_A[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N22
cycloneive_lcell_comb \Master_0|u_atconv|Add9~9 (
// Equation(s):
// \Master_0|u_atconv|Add9~9_combout  = (\Master_0|u_atconv|wy [2] & ((\Master_0|u_atconv|oy [4] & (\Master_0|u_atconv|Add9~7  & VCC)) # (!\Master_0|u_atconv|oy [4] & (!\Master_0|u_atconv|Add9~7 )))) # (!\Master_0|u_atconv|wy [2] & ((\Master_0|u_atconv|oy 
// [4] & (!\Master_0|u_atconv|Add9~7 )) # (!\Master_0|u_atconv|oy [4] & ((\Master_0|u_atconv|Add9~7 ) # (GND)))))
// \Master_0|u_atconv|Add9~10  = CARRY((\Master_0|u_atconv|wy [2] & (!\Master_0|u_atconv|oy [4] & !\Master_0|u_atconv|Add9~7 )) # (!\Master_0|u_atconv|wy [2] & ((!\Master_0|u_atconv|Add9~7 ) # (!\Master_0|u_atconv|oy [4]))))

	.dataa(\Master_0|u_atconv|wy [2]),
	.datab(\Master_0|u_atconv|oy [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add9~7 ),
	.combout(\Master_0|u_atconv|Add9~9_combout ),
	.cout(\Master_0|u_atconv|Add9~10 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add9~9 .lut_mask = 16'h9617;
defparam \Master_0|u_atconv|Add9~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N4
cycloneive_lcell_comb \Master_0|u_atconv|Add9~11 (
// Equation(s):
// \Master_0|u_atconv|Add9~11_combout  = ((\Master_0|u_atconv|Add9~9_combout  & !\Master_0|u_atconv|real_y[5]~2_combout )) # (!\Master_0|u_atconv|real_y[0]~3_combout )

	.dataa(gnd),
	.datab(\Master_0|u_atconv|real_y[0]~3_combout ),
	.datac(\Master_0|u_atconv|Add9~9_combout ),
	.datad(\Master_0|u_atconv|real_y[5]~2_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Add9~11_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add9~11 .lut_mask = 16'h33F3;
defparam \Master_0|u_atconv|Add9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N22
cycloneive_lcell_comb \Master_0|u_atconv|Add7~18 (
// Equation(s):
// \Master_0|u_atconv|Add7~18_combout  = (\Master_0|u_atconv|ox [10] & ((\Master_0|u_atconv|wx [2] & (\Master_0|u_atconv|Add7~17  & VCC)) # (!\Master_0|u_atconv|wx [2] & (!\Master_0|u_atconv|Add7~17 )))) # (!\Master_0|u_atconv|ox [10] & 
// ((\Master_0|u_atconv|wx [2] & (!\Master_0|u_atconv|Add7~17 )) # (!\Master_0|u_atconv|wx [2] & ((\Master_0|u_atconv|Add7~17 ) # (GND)))))
// \Master_0|u_atconv|Add7~19  = CARRY((\Master_0|u_atconv|ox [10] & (!\Master_0|u_atconv|wx [2] & !\Master_0|u_atconv|Add7~17 )) # (!\Master_0|u_atconv|ox [10] & ((!\Master_0|u_atconv|Add7~17 ) # (!\Master_0|u_atconv|wx [2]))))

	.dataa(\Master_0|u_atconv|ox [10]),
	.datab(\Master_0|u_atconv|wx [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add7~17 ),
	.combout(\Master_0|u_atconv|Add7~18_combout ),
	.cout(\Master_0|u_atconv|Add7~19 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add7~18 .lut_mask = 16'h9617;
defparam \Master_0|u_atconv|Add7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N0
cycloneive_lcell_comb \Master_0|u_atconv|real_x[10]~4 (
// Equation(s):
// \Master_0|u_atconv|real_x[10]~4_combout  = (!\rst~input_o  & (!\Master_0|u_atconv|Add6~22_combout  & (\Master_0|u_atconv|Add7~18_combout  & !\Master_0|u_atconv|LessThan1~1_combout )))

	.dataa(\rst~input_o ),
	.datab(\Master_0|u_atconv|Add6~22_combout ),
	.datac(\Master_0|u_atconv|Add7~18_combout ),
	.datad(\Master_0|u_atconv|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|real_x[10]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|real_x[10]~4 .lut_mask = 16'h0010;
defparam \Master_0|u_atconv|real_x[10]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N20
cycloneive_lcell_comb \Master_0|u_atconv|Add0~13 (
// Equation(s):
// \Master_0|u_atconv|Add0~13_combout  = ((\Master_0|u_atconv|Add9~11_combout  $ (\Master_0|u_atconv|real_x[10]~4_combout  $ (!\Master_0|u_atconv|Add0~11 )))) # (GND)
// \Master_0|u_atconv|Add0~14  = CARRY((\Master_0|u_atconv|Add9~11_combout  & ((\Master_0|u_atconv|real_x[10]~4_combout ) # (!\Master_0|u_atconv|Add0~11 ))) # (!\Master_0|u_atconv|Add9~11_combout  & (\Master_0|u_atconv|real_x[10]~4_combout  & 
// !\Master_0|u_atconv|Add0~11 )))

	.dataa(\Master_0|u_atconv|Add9~11_combout ),
	.datab(\Master_0|u_atconv|real_x[10]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|Add0~11 ),
	.combout(\Master_0|u_atconv|Add0~13_combout ),
	.cout(\Master_0|u_atconv|Add0~14 ));
// synopsys translate_off
defparam \Master_0|u_atconv|Add0~13 .lut_mask = 16'h698E;
defparam \Master_0|u_atconv|Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N26
cycloneive_lcell_comb \Master_0|u_atconv|Add0~15 (
// Equation(s):
// \Master_0|u_atconv|Add0~15_combout  = (\Master_0|u_atconv|layer1_A[10]~10_combout  & ((\Master_0|u_atconv|Add0~0_combout ) # ((\Master_0|u_atconv|Add2~18_combout  & \Master_0|ID_M~3_combout )))) # (!\Master_0|u_atconv|layer1_A[10]~10_combout  & 
// (\Master_0|u_atconv|Add2~18_combout  & (\Master_0|ID_M~3_combout )))

	.dataa(\Master_0|u_atconv|layer1_A[10]~10_combout ),
	.datab(\Master_0|u_atconv|Add2~18_combout ),
	.datac(\Master_0|ID_M~3_combout ),
	.datad(\Master_0|u_atconv|Add0~0_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add0~15 .lut_mask = 16'hEAC0;
defparam \Master_0|u_atconv|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N14
cycloneive_lcell_comb \Slave_1|SRAM_A[10]~10 (
// Equation(s):
// \Slave_1|SRAM_A[10]~10_combout  = (\Slave_1|SRAM_ceb~0_combout  & ((\Master_0|curr_state.R_ROM~q  & (\Master_0|u_atconv|Add0~13_combout )) # (!\Master_0|curr_state.R_ROM~q  & ((\Master_0|u_atconv|Add0~15_combout )))))

	.dataa(\Master_0|u_atconv|Add0~13_combout ),
	.datab(\Slave_1|SRAM_ceb~0_combout ),
	.datac(\Master_0|curr_state.R_ROM~q ),
	.datad(\Master_0|u_atconv|Add0~15_combout ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_A[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_A[10]~10 .lut_mask = 16'h8C80;
defparam \Slave_1|SRAM_A[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N24
cycloneive_lcell_comb \Master_0|u_atconv|Add9~12 (
// Equation(s):
// \Master_0|u_atconv|Add9~12_combout  = \Master_0|u_atconv|wy [2] $ (\Master_0|u_atconv|Add9~10  $ (!\Master_0|u_atconv|oy [5]))

	.dataa(\Master_0|u_atconv|wy [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|u_atconv|oy [5]),
	.cin(\Master_0|u_atconv|Add9~10 ),
	.combout(\Master_0|u_atconv|Add9~12_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add9~12 .lut_mask = 16'h5AA5;
defparam \Master_0|u_atconv|Add9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N30
cycloneive_lcell_comb \Master_0|u_atconv|Add9~14 (
// Equation(s):
// \Master_0|u_atconv|Add9~14_combout  = ((!\Master_0|u_atconv|real_y[5]~2_combout  & \Master_0|u_atconv|Add9~12_combout )) # (!\Master_0|u_atconv|real_y[0]~3_combout )

	.dataa(gnd),
	.datab(\Master_0|u_atconv|real_y[5]~2_combout ),
	.datac(\Master_0|u_atconv|real_y[0]~3_combout ),
	.datad(\Master_0|u_atconv|Add9~12_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Add9~14_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add9~14 .lut_mask = 16'h3F0F;
defparam \Master_0|u_atconv|Add9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y16_N24
cycloneive_lcell_comb \Master_0|u_atconv|Add7~20 (
// Equation(s):
// \Master_0|u_atconv|Add7~20_combout  = \Master_0|u_atconv|wx [2] $ (\Master_0|u_atconv|Add7~19  $ (!\Master_0|u_atconv|ox [11]))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|wx [2]),
	.datac(gnd),
	.datad(\Master_0|u_atconv|ox [11]),
	.cin(\Master_0|u_atconv|Add7~19 ),
	.combout(\Master_0|u_atconv|Add7~20_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add7~20 .lut_mask = 16'h3CC3;
defparam \Master_0|u_atconv|Add7~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N2
cycloneive_lcell_comb \Master_0|u_atconv|real_x[11]~5 (
// Equation(s):
// \Master_0|u_atconv|real_x[11]~5_combout  = (!\rst~input_o  & (!\Master_0|u_atconv|Add6~22_combout  & (\Master_0|u_atconv|Add7~20_combout  & !\Master_0|u_atconv|LessThan1~1_combout )))

	.dataa(\rst~input_o ),
	.datab(\Master_0|u_atconv|Add6~22_combout ),
	.datac(\Master_0|u_atconv|Add7~20_combout ),
	.datad(\Master_0|u_atconv|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|real_x[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|real_x[11]~5 .lut_mask = 16'h0010;
defparam \Master_0|u_atconv|real_x[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y17_N22
cycloneive_lcell_comb \Master_0|u_atconv|Add0~16 (
// Equation(s):
// \Master_0|u_atconv|Add0~16_combout  = \Master_0|u_atconv|Add9~14_combout  $ (\Master_0|u_atconv|Add0~14  $ (\Master_0|u_atconv|real_x[11]~5_combout ))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|Add9~14_combout ),
	.datac(gnd),
	.datad(\Master_0|u_atconv|real_x[11]~5_combout ),
	.cin(\Master_0|u_atconv|Add0~14 ),
	.combout(\Master_0|u_atconv|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add0~16 .lut_mask = 16'hC33C;
defparam \Master_0|u_atconv|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N16
cycloneive_lcell_comb \Master_0|u_atconv|Add0~18 (
// Equation(s):
// \Master_0|u_atconv|Add0~18_combout  = (\Master_0|u_atconv|layer1_A[11]~12_combout  & ((\Master_0|u_atconv|Add0~0_combout ) # ((\Master_0|u_atconv|Add2~22_combout  & \Master_0|ID_M~3_combout )))) # (!\Master_0|u_atconv|layer1_A[11]~12_combout  & 
// (\Master_0|u_atconv|Add2~22_combout  & (\Master_0|ID_M~3_combout )))

	.dataa(\Master_0|u_atconv|layer1_A[11]~12_combout ),
	.datab(\Master_0|u_atconv|Add2~22_combout ),
	.datac(\Master_0|ID_M~3_combout ),
	.datad(\Master_0|u_atconv|Add0~0_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|Add0~18 .lut_mask = 16'hEAC0;
defparam \Master_0|u_atconv|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N28
cycloneive_lcell_comb \Slave_1|SRAM_A[11]~11 (
// Equation(s):
// \Slave_1|SRAM_A[11]~11_combout  = (\Slave_1|SRAM_ceb~0_combout  & ((\Master_0|curr_state.R_ROM~q  & (\Master_0|u_atconv|Add0~16_combout )) # (!\Master_0|curr_state.R_ROM~q  & ((\Master_0|u_atconv|Add0~18_combout )))))

	.dataa(\Master_0|u_atconv|Add0~16_combout ),
	.datab(\Slave_1|SRAM_ceb~0_combout ),
	.datac(\Master_0|curr_state.R_ROM~q ),
	.datad(\Master_0|u_atconv|Add0~18_combout ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_A[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_A[11]~11 .lut_mask = 16'h8C80;
defparam \Slave_1|SRAM_A[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N12
cycloneive_lcell_comb \Master_0|u_atconv|w[0][15]~0 (
// Equation(s):
// \Master_0|u_atconv|w[0][15]~0_combout  = (\Master_0|u_atconv|w[0][15]~q ) # (!\Master_0|u_atconv|curr_state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|u_atconv|w[0][15]~q ),
	.datad(\Master_0|u_atconv|curr_state.IDLE~q ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|w[0][15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|w[0][15]~0 .lut_mask = 16'hF0FF;
defparam \Master_0|u_atconv|w[0][15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y17_N13
dffeas \Master_0|u_atconv|w[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|w[0][15]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|w[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|w[0][15] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|w[0][15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X55_Y0_N22
cycloneive_io_ibuf \ROM_Q_IMG[0]~input (
	.i(ROM_Q_IMG[0]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[0]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[0]~input .bus_hold = "false";
defparam \ROM_Q_IMG[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y14_N28
cycloneive_lcell_comb \u_BUS|RDATA_M0[0]~17 (
// Equation(s):
// \u_BUS|RDATA_M0[0]~17_combout  = (\Master_0|curr_state.R_ROM~q  & (\ROM_Q_IMG[0]~input_o  & ((\Master_0|u_atconv|curr_state.POOL~q ) # (\Master_0|u_atconv|curr_state.CONV~q ))))

	.dataa(\Master_0|curr_state.R_ROM~q ),
	.datab(\Master_0|u_atconv|curr_state.POOL~q ),
	.datac(\ROM_Q_IMG[0]~input_o ),
	.datad(\Master_0|u_atconv|curr_state.CONV~q ),
	.cin(gnd),
	.combout(\u_BUS|RDATA_M0[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|RDATA_M0[0]~17 .lut_mask = 16'hA080;
defparam \u_BUS|RDATA_M0[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X59_Y0_N1
cycloneive_io_ibuf \ROM_Q_IMG[1]~input (
	.i(ROM_Q_IMG[1]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[1]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[1]~input .bus_hold = "false";
defparam \ROM_Q_IMG[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y14_N30
cycloneive_lcell_comb \u_BUS|RDATA_M0[1]~16 (
// Equation(s):
// \u_BUS|RDATA_M0[1]~16_combout  = (\Master_0|curr_state.R_ROM~q  & (\ROM_Q_IMG[1]~input_o  & ((\Master_0|u_atconv|curr_state.POOL~q ) # (\Master_0|u_atconv|curr_state.CONV~q ))))

	.dataa(\Master_0|curr_state.R_ROM~q ),
	.datab(\Master_0|u_atconv|curr_state.POOL~q ),
	.datac(\ROM_Q_IMG[1]~input_o ),
	.datad(\Master_0|u_atconv|curr_state.CONV~q ),
	.cin(gnd),
	.combout(\u_BUS|RDATA_M0[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|RDATA_M0[1]~16 .lut_mask = 16'hA080;
defparam \u_BUS|RDATA_M0[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X75_Y0_N22
cycloneive_io_ibuf \ROM_Q_IMG[2]~input (
	.i(ROM_Q_IMG[2]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[2]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[2]~input .bus_hold = "false";
defparam \ROM_Q_IMG[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y14_N12
cycloneive_lcell_comb \u_BUS|RDATA_M0[2]~15 (
// Equation(s):
// \u_BUS|RDATA_M0[2]~15_combout  = (\Master_0|curr_state.R_ROM~q  & (\ROM_Q_IMG[2]~input_o  & ((\Master_0|u_atconv|curr_state.POOL~q ) # (\Master_0|u_atconv|curr_state.CONV~q ))))

	.dataa(\Master_0|curr_state.R_ROM~q ),
	.datab(\Master_0|u_atconv|curr_state.POOL~q ),
	.datac(\ROM_Q_IMG[2]~input_o ),
	.datad(\Master_0|u_atconv|curr_state.CONV~q ),
	.cin(gnd),
	.combout(\u_BUS|RDATA_M0[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|RDATA_M0[2]~15 .lut_mask = 16'hA080;
defparam \u_BUS|RDATA_M0[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X77_Y10_N22
cycloneive_io_ibuf \ROM_Q_IMG[3]~input (
	.i(ROM_Q_IMG[3]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[3]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[3]~input .bus_hold = "false";
defparam \ROM_Q_IMG[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y14_N26
cycloneive_lcell_comb \Master_0|idata_reg[3]~40 (
// Equation(s):
// \Master_0|idata_reg[3]~40_combout  = (\Master_0|curr_state.R_ROM~q  & (\ROM_Q_IMG[3]~input_o  & ((\Master_0|u_atconv|curr_state.POOL~q ) # (\Master_0|u_atconv|curr_state.CONV~q ))))

	.dataa(\Master_0|curr_state.R_ROM~q ),
	.datab(\Master_0|u_atconv|curr_state.POOL~q ),
	.datac(\ROM_Q_IMG[3]~input_o ),
	.datad(\Master_0|u_atconv|curr_state.CONV~q ),
	.cin(gnd),
	.combout(\Master_0|idata_reg[3]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|idata_reg[3]~40 .lut_mask = 16'hA080;
defparam \Master_0|idata_reg[3]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N8
cycloneive_io_ibuf \ROM_Q_IMG[4]~input (
	.i(ROM_Q_IMG[4]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[4]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[4]~input .bus_hold = "false";
defparam \ROM_Q_IMG[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y14_N10
cycloneive_lcell_comb \u_BUS|RDATA_M0[4]~0 (
// Equation(s):
// \u_BUS|RDATA_M0[4]~0_combout  = (\ROM_Q_IMG[4]~input_o  & (\Master_0|curr_state.R_ROM~q  & ((\Master_0|u_atconv|curr_state.POOL~q ) # (\Master_0|u_atconv|curr_state.CONV~q ))))

	.dataa(\ROM_Q_IMG[4]~input_o ),
	.datab(\Master_0|u_atconv|curr_state.POOL~q ),
	.datac(\Master_0|curr_state.R_ROM~q ),
	.datad(\Master_0|u_atconv|curr_state.CONV~q ),
	.cin(gnd),
	.combout(\u_BUS|RDATA_M0[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|RDATA_M0[4]~0 .lut_mask = 16'hA080;
defparam \u_BUS|RDATA_M0[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N15
cycloneive_io_ibuf \ROM_Q_IMG[5]~input (
	.i(ROM_Q_IMG[5]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[5]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[5]~input .bus_hold = "false";
defparam \ROM_Q_IMG[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y14_N2
cycloneive_lcell_comb \u_BUS|RDATA_M0[5]~13 (
// Equation(s):
// \u_BUS|RDATA_M0[5]~13_combout  = (\Master_0|curr_state.R_ROM~q  & (\ROM_Q_IMG[5]~input_o  & ((\Master_0|u_atconv|curr_state.POOL~q ) # (\Master_0|u_atconv|curr_state.CONV~q ))))

	.dataa(\Master_0|curr_state.R_ROM~q ),
	.datab(\Master_0|u_atconv|curr_state.POOL~q ),
	.datac(\ROM_Q_IMG[5]~input_o ),
	.datad(\Master_0|u_atconv|curr_state.CONV~q ),
	.cin(gnd),
	.combout(\u_BUS|RDATA_M0[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|RDATA_M0[5]~13 .lut_mask = 16'hA080;
defparam \u_BUS|RDATA_M0[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X71_Y0_N8
cycloneive_io_ibuf \ROM_Q_IMG[6]~input (
	.i(ROM_Q_IMG[6]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[6]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[6]~input .bus_hold = "false";
defparam \ROM_Q_IMG[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N22
cycloneive_lcell_comb \Master_0|idata_reg[6]~48 (
// Equation(s):
// \Master_0|idata_reg[6]~48_combout  = (\ROM_Q_IMG[6]~input_o  & (\Master_0|curr_state.R_ROM~q  & ((\Master_0|u_atconv|curr_state.POOL~q ) # (\Master_0|u_atconv|curr_state.CONV~q ))))

	.dataa(\ROM_Q_IMG[6]~input_o ),
	.datab(\Master_0|curr_state.R_ROM~q ),
	.datac(\Master_0|u_atconv|curr_state.POOL~q ),
	.datad(\Master_0|u_atconv|curr_state.CONV~q ),
	.cin(gnd),
	.combout(\Master_0|idata_reg[6]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|idata_reg[6]~48 .lut_mask = 16'h8880;
defparam \Master_0|idata_reg[6]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X77_Y11_N8
cycloneive_io_ibuf \ROM_Q_IMG[7]~input (
	.i(ROM_Q_IMG[7]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[7]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[7]~input .bus_hold = "false";
defparam \ROM_Q_IMG[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y14_N12
cycloneive_lcell_comb \Master_0|idata_reg[7]~49 (
// Equation(s):
// \Master_0|idata_reg[7]~49_combout  = (\ROM_Q_IMG[7]~input_o  & (\Master_0|curr_state.R_ROM~q  & ((\Master_0|u_atconv|curr_state.POOL~q ) # (\Master_0|u_atconv|curr_state.CONV~q ))))

	.dataa(\ROM_Q_IMG[7]~input_o ),
	.datab(\Master_0|u_atconv|curr_state.POOL~q ),
	.datac(\Master_0|curr_state.R_ROM~q ),
	.datad(\Master_0|u_atconv|curr_state.CONV~q ),
	.cin(gnd),
	.combout(\Master_0|idata_reg[7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|idata_reg[7]~49 .lut_mask = 16'hA080;
defparam \Master_0|idata_reg[7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X77_Y14_N15
cycloneive_io_ibuf \ROM_Q_IMG[8]~input (
	.i(ROM_Q_IMG[8]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[8]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[8]~input .bus_hold = "false";
defparam \ROM_Q_IMG[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y14_N30
cycloneive_lcell_comb \Master_0|idata_reg[8]~50 (
// Equation(s):
// \Master_0|idata_reg[8]~50_combout  = (\ROM_Q_IMG[8]~input_o  & (\Master_0|curr_state.R_ROM~q  & ((\Master_0|u_atconv|curr_state.POOL~q ) # (\Master_0|u_atconv|curr_state.CONV~q ))))

	.dataa(\ROM_Q_IMG[8]~input_o ),
	.datab(\Master_0|u_atconv|curr_state.POOL~q ),
	.datac(\Master_0|curr_state.R_ROM~q ),
	.datad(\Master_0|u_atconv|curr_state.CONV~q ),
	.cin(gnd),
	.combout(\Master_0|idata_reg[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|idata_reg[8]~50 .lut_mask = 16'hA080;
defparam \Master_0|idata_reg[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N22
cycloneive_io_ibuf \SRAM_Q_L0[9]~input (
	.i(SRAM_Q_L0[9]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[9]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[9]~input .bus_hold = "false";
defparam \SRAM_Q_L0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N8
cycloneive_io_ibuf \ROM_Q_IMG[9]~input (
	.i(ROM_Q_IMG[9]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[9]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[9]~input .bus_hold = "false";
defparam \ROM_Q_IMG[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y14_N8
cycloneive_lcell_comb \u_BUS|ADDR_S0~12 (
// Equation(s):
// \u_BUS|ADDR_S0~12_combout  = (\Master_0|curr_state.R_ROM~q  & ((\Master_0|u_atconv|curr_state.CONV~q ) # (\Master_0|u_atconv|curr_state.POOL~q )))

	.dataa(\Master_0|u_atconv|curr_state.CONV~q ),
	.datab(\Master_0|curr_state.R_ROM~q ),
	.datac(gnd),
	.datad(\Master_0|u_atconv|curr_state.POOL~q ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0~12 .lut_mask = 16'hCC88;
defparam \u_BUS|ADDR_S0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y14_N20
cycloneive_lcell_comb \u_BUS|RDATA_M0[15]~1 (
// Equation(s):
// \u_BUS|RDATA_M0[15]~1_combout  = (!\Master_0|curr_state.R_ROM~q  & (\Master_0|ID_M~3_combout  & ((\Master_0|u_atconv|curr_state.CONV~q ) # (\Master_0|u_atconv|curr_state.POOL~q ))))

	.dataa(\Master_0|u_atconv|curr_state.CONV~q ),
	.datab(\Master_0|u_atconv|curr_state.POOL~q ),
	.datac(\Master_0|curr_state.R_ROM~q ),
	.datad(\Master_0|ID_M~3_combout ),
	.cin(gnd),
	.combout(\u_BUS|RDATA_M0[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|RDATA_M0[15]~1 .lut_mask = 16'h0E00;
defparam \u_BUS|RDATA_M0[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y14_N24
cycloneive_lcell_comb \u_BUS|RDATA_M0[9]~8 (
// Equation(s):
// \u_BUS|RDATA_M0[9]~8_combout  = (\SRAM_Q_L0[9]~input_o  & ((\u_BUS|RDATA_M0[15]~1_combout ) # ((\ROM_Q_IMG[9]~input_o  & \u_BUS|ADDR_S0~12_combout )))) # (!\SRAM_Q_L0[9]~input_o  & (\ROM_Q_IMG[9]~input_o  & (\u_BUS|ADDR_S0~12_combout )))

	.dataa(\SRAM_Q_L0[9]~input_o ),
	.datab(\ROM_Q_IMG[9]~input_o ),
	.datac(\u_BUS|ADDR_S0~12_combout ),
	.datad(\u_BUS|RDATA_M0[15]~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|RDATA_M0[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|RDATA_M0[9]~8 .lut_mask = 16'hEAC0;
defparam \u_BUS|RDATA_M0[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N18
cycloneive_lcell_comb \Master_0|idata_reg[9]~41 (
// Equation(s):
// \Master_0|idata_reg[9]~41_combout  = (\Master_0|curr_state.R_ROM~q  & \u_BUS|RDATA_M0[9]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|curr_state.R_ROM~q ),
	.datad(\u_BUS|RDATA_M0[9]~8_combout ),
	.cin(gnd),
	.combout(\Master_0|idata_reg[9]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|idata_reg[9]~41 .lut_mask = 16'hF000;
defparam \Master_0|idata_reg[9]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X77_Y6_N22
cycloneive_io_ibuf \ROM_Q_IMG[10]~input (
	.i(ROM_Q_IMG[10]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[10]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[10]~input .bus_hold = "false";
defparam \ROM_Q_IMG[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N8
cycloneive_io_ibuf \SRAM_Q_L0[10]~input (
	.i(SRAM_Q_L0[10]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[10]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[10]~input .bus_hold = "false";
defparam \SRAM_Q_L0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y14_N6
cycloneive_lcell_comb \u_BUS|RDATA_M0[10]~7 (
// Equation(s):
// \u_BUS|RDATA_M0[10]~7_combout  = (\ROM_Q_IMG[10]~input_o  & ((\u_BUS|ADDR_S0~12_combout ) # ((\SRAM_Q_L0[10]~input_o  & \u_BUS|RDATA_M0[15]~1_combout )))) # (!\ROM_Q_IMG[10]~input_o  & (\SRAM_Q_L0[10]~input_o  & (\u_BUS|RDATA_M0[15]~1_combout )))

	.dataa(\ROM_Q_IMG[10]~input_o ),
	.datab(\SRAM_Q_L0[10]~input_o ),
	.datac(\u_BUS|RDATA_M0[15]~1_combout ),
	.datad(\u_BUS|ADDR_S0~12_combout ),
	.cin(gnd),
	.combout(\u_BUS|RDATA_M0[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|RDATA_M0[10]~7 .lut_mask = 16'hEAC0;
defparam \u_BUS|RDATA_M0[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y14_N8
cycloneive_lcell_comb \Master_0|idata_reg[10]~42 (
// Equation(s):
// \Master_0|idata_reg[10]~42_combout  = (\Master_0|curr_state.R_ROM~q  & \u_BUS|RDATA_M0[10]~7_combout )

	.dataa(\Master_0|curr_state.R_ROM~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_BUS|RDATA_M0[10]~7_combout ),
	.cin(gnd),
	.combout(\Master_0|idata_reg[10]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|idata_reg[10]~42 .lut_mask = 16'hAA00;
defparam \Master_0|idata_reg[10]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X55_Y0_N15
cycloneive_io_ibuf \SRAM_Q_L0[11]~input (
	.i(SRAM_Q_L0[11]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[11]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[11]~input .bus_hold = "false";
defparam \SRAM_Q_L0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N22
cycloneive_io_ibuf \ROM_Q_IMG[11]~input (
	.i(ROM_Q_IMG[11]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[11]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[11]~input .bus_hold = "false";
defparam \ROM_Q_IMG[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y14_N24
cycloneive_lcell_comb \u_BUS|RDATA_M0[11]~6 (
// Equation(s):
// \u_BUS|RDATA_M0[11]~6_combout  = (\SRAM_Q_L0[11]~input_o  & ((\u_BUS|RDATA_M0[15]~1_combout ) # ((\ROM_Q_IMG[11]~input_o  & \u_BUS|ADDR_S0~12_combout )))) # (!\SRAM_Q_L0[11]~input_o  & (\ROM_Q_IMG[11]~input_o  & ((\u_BUS|ADDR_S0~12_combout ))))

	.dataa(\SRAM_Q_L0[11]~input_o ),
	.datab(\ROM_Q_IMG[11]~input_o ),
	.datac(\u_BUS|RDATA_M0[15]~1_combout ),
	.datad(\u_BUS|ADDR_S0~12_combout ),
	.cin(gnd),
	.combout(\u_BUS|RDATA_M0[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|RDATA_M0[11]~6 .lut_mask = 16'hECA0;
defparam \u_BUS|RDATA_M0[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y14_N14
cycloneive_lcell_comb \Master_0|idata_reg[11]~43 (
// Equation(s):
// \Master_0|idata_reg[11]~43_combout  = (\Master_0|curr_state.R_ROM~q  & \u_BUS|RDATA_M0[11]~6_combout )

	.dataa(\Master_0|curr_state.R_ROM~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_BUS|RDATA_M0[11]~6_combout ),
	.cin(gnd),
	.combout(\Master_0|idata_reg[11]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|idata_reg[11]~43 .lut_mask = 16'hAA00;
defparam \Master_0|idata_reg[11]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X73_Y0_N8
cycloneive_io_ibuf \SRAM_Q_L0[12]~input (
	.i(SRAM_Q_L0[12]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[12]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[12]~input .bus_hold = "false";
defparam \SRAM_Q_L0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N15
cycloneive_io_ibuf \ROM_Q_IMG[12]~input (
	.i(ROM_Q_IMG[12]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[12]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[12]~input .bus_hold = "false";
defparam \ROM_Q_IMG[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y14_N10
cycloneive_lcell_comb \u_BUS|RDATA_M0[12]~5 (
// Equation(s):
// \u_BUS|RDATA_M0[12]~5_combout  = (\SRAM_Q_L0[12]~input_o  & ((\u_BUS|RDATA_M0[15]~1_combout ) # ((\ROM_Q_IMG[12]~input_o  & \u_BUS|ADDR_S0~12_combout )))) # (!\SRAM_Q_L0[12]~input_o  & (\ROM_Q_IMG[12]~input_o  & ((\u_BUS|ADDR_S0~12_combout ))))

	.dataa(\SRAM_Q_L0[12]~input_o ),
	.datab(\ROM_Q_IMG[12]~input_o ),
	.datac(\u_BUS|RDATA_M0[15]~1_combout ),
	.datad(\u_BUS|ADDR_S0~12_combout ),
	.cin(gnd),
	.combout(\u_BUS|RDATA_M0[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|RDATA_M0[12]~5 .lut_mask = 16'hECA0;
defparam \u_BUS|RDATA_M0[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y14_N16
cycloneive_lcell_comb \Master_0|idata_reg[12]~44 (
// Equation(s):
// \Master_0|idata_reg[12]~44_combout  = (\Master_0|curr_state.R_ROM~q  & \u_BUS|RDATA_M0[12]~5_combout )

	.dataa(\Master_0|curr_state.R_ROM~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_BUS|RDATA_M0[12]~5_combout ),
	.cin(gnd),
	.combout(\Master_0|idata_reg[12]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|idata_reg[12]~44 .lut_mask = 16'hAA00;
defparam \Master_0|idata_reg[12]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N22
cycloneive_io_ibuf \ROM_Q_IMG[13]~input (
	.i(ROM_Q_IMG[13]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[13]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[13]~input .bus_hold = "false";
defparam \ROM_Q_IMG[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N15
cycloneive_io_ibuf \SRAM_Q_L0[13]~input (
	.i(SRAM_Q_L0[13]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[13]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[13]~input .bus_hold = "false";
defparam \SRAM_Q_L0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y14_N20
cycloneive_lcell_comb \u_BUS|RDATA_M0[13]~4 (
// Equation(s):
// \u_BUS|RDATA_M0[13]~4_combout  = (\ROM_Q_IMG[13]~input_o  & ((\u_BUS|ADDR_S0~12_combout ) # ((\SRAM_Q_L0[13]~input_o  & \u_BUS|RDATA_M0[15]~1_combout )))) # (!\ROM_Q_IMG[13]~input_o  & (\SRAM_Q_L0[13]~input_o  & (\u_BUS|RDATA_M0[15]~1_combout )))

	.dataa(\ROM_Q_IMG[13]~input_o ),
	.datab(\SRAM_Q_L0[13]~input_o ),
	.datac(\u_BUS|RDATA_M0[15]~1_combout ),
	.datad(\u_BUS|ADDR_S0~12_combout ),
	.cin(gnd),
	.combout(\u_BUS|RDATA_M0[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|RDATA_M0[13]~4 .lut_mask = 16'hEAC0;
defparam \u_BUS|RDATA_M0[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y14_N18
cycloneive_lcell_comb \Master_0|idata_reg[13]~45 (
// Equation(s):
// \Master_0|idata_reg[13]~45_combout  = (\Master_0|curr_state.R_ROM~q  & \u_BUS|RDATA_M0[13]~4_combout )

	.dataa(\Master_0|curr_state.R_ROM~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_BUS|RDATA_M0[13]~4_combout ),
	.cin(gnd),
	.combout(\Master_0|idata_reg[13]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|idata_reg[13]~45 .lut_mask = 16'hAA00;
defparam \Master_0|idata_reg[13]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X75_Y0_N15
cycloneive_io_ibuf \SRAM_Q_L0[14]~input (
	.i(SRAM_Q_L0[14]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[14]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[14]~input .bus_hold = "false";
defparam \SRAM_Q_L0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X71_Y0_N1
cycloneive_io_ibuf \ROM_Q_IMG[14]~input (
	.i(ROM_Q_IMG[14]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[14]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[14]~input .bus_hold = "false";
defparam \ROM_Q_IMG[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y14_N16
cycloneive_lcell_comb \u_BUS|RDATA_M0[14]~3 (
// Equation(s):
// \u_BUS|RDATA_M0[14]~3_combout  = (\SRAM_Q_L0[14]~input_o  & ((\u_BUS|RDATA_M0[15]~1_combout ) # ((\ROM_Q_IMG[14]~input_o  & \u_BUS|ADDR_S0~12_combout )))) # (!\SRAM_Q_L0[14]~input_o  & (\ROM_Q_IMG[14]~input_o  & (\u_BUS|ADDR_S0~12_combout )))

	.dataa(\SRAM_Q_L0[14]~input_o ),
	.datab(\ROM_Q_IMG[14]~input_o ),
	.datac(\u_BUS|ADDR_S0~12_combout ),
	.datad(\u_BUS|RDATA_M0[15]~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|RDATA_M0[14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|RDATA_M0[14]~3 .lut_mask = 16'hEAC0;
defparam \u_BUS|RDATA_M0[14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N4
cycloneive_lcell_comb \Master_0|idata_reg[14]~46 (
// Equation(s):
// \Master_0|idata_reg[14]~46_combout  = (\Master_0|curr_state.R_ROM~q  & \u_BUS|RDATA_M0[14]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|curr_state.R_ROM~q ),
	.datad(\u_BUS|RDATA_M0[14]~3_combout ),
	.cin(gnd),
	.combout(\Master_0|idata_reg[14]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|idata_reg[14]~46 .lut_mask = 16'hF000;
defparam \Master_0|idata_reg[14]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N15
cycloneive_io_ibuf \ROM_Q_IMG[15]~input (
	.i(ROM_Q_IMG[15]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[15]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[15]~input .bus_hold = "false";
defparam \ROM_Q_IMG[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y7_N8
cycloneive_io_ibuf \SRAM_Q_L0[15]~input (
	.i(SRAM_Q_L0[15]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[15]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[15]~input .bus_hold = "false";
defparam \SRAM_Q_L0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y14_N22
cycloneive_lcell_comb \u_BUS|RDATA_M0[15]~2 (
// Equation(s):
// \u_BUS|RDATA_M0[15]~2_combout  = (\ROM_Q_IMG[15]~input_o  & ((\u_BUS|ADDR_S0~12_combout ) # ((\SRAM_Q_L0[15]~input_o  & \u_BUS|RDATA_M0[15]~1_combout )))) # (!\ROM_Q_IMG[15]~input_o  & (\SRAM_Q_L0[15]~input_o  & ((\u_BUS|RDATA_M0[15]~1_combout ))))

	.dataa(\ROM_Q_IMG[15]~input_o ),
	.datab(\SRAM_Q_L0[15]~input_o ),
	.datac(\u_BUS|ADDR_S0~12_combout ),
	.datad(\u_BUS|RDATA_M0[15]~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|RDATA_M0[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|RDATA_M0[15]~2 .lut_mask = 16'hECA0;
defparam \u_BUS|RDATA_M0[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N14
cycloneive_lcell_comb \Master_0|idata_reg[15]~47 (
// Equation(s):
// \Master_0|idata_reg[15]~47_combout  = (\Master_0|curr_state.R_ROM~q  & \u_BUS|RDATA_M0[15]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|curr_state.R_ROM~q ),
	.datad(\u_BUS|RDATA_M0[15]~2_combout ),
	.cin(gnd),
	.combout(\Master_0|idata_reg[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|idata_reg[15]~47 .lut_mask = 16'hF000;
defparam \Master_0|idata_reg[15]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N20
cycloneive_lcell_comb \Master_0|u_atconv|acc~49 (
// Equation(s):
// \Master_0|u_atconv|acc~49_combout  = (\Master_0|u_atconv|wy [1] & ((\Master_0|u_atconv|wx [2]) # ((\Master_0|u_atconv|wx [1])))) # (!\Master_0|u_atconv|wy [1] & ((\Master_0|u_atconv|wy [2]) # ((\Master_0|u_atconv|wx [2] & !\Master_0|u_atconv|wx [1]))))

	.dataa(\Master_0|u_atconv|wy [1]),
	.datab(\Master_0|u_atconv|wx [2]),
	.datac(\Master_0|u_atconv|wx [1]),
	.datad(\Master_0|u_atconv|wy [2]),
	.cin(gnd),
	.combout(\Master_0|u_atconv|acc~49_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|acc~49 .lut_mask = 16'hFDAC;
defparam \Master_0|u_atconv|acc~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N30
cycloneive_lcell_comb \Master_0|u_atconv|acc~50 (
// Equation(s):
// \Master_0|u_atconv|acc~50_combout  = (\Master_0|u_atconv|w[0][15]~q  & \Master_0|u_atconv|acc~49_combout )

	.dataa(\Master_0|u_atconv|w[0][15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|u_atconv|acc~49_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|acc~50_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|acc~50 .lut_mask = 16'hAA00;
defparam \Master_0|u_atconv|acc~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N8
cycloneive_lcell_comb \Master_0|u_atconv|acc~51 (
// Equation(s):
// \Master_0|u_atconv|acc~51_combout  = (!\Master_0|u_atconv|wy [1] & !\Master_0|u_atconv|wy [2])

	.dataa(\Master_0|u_atconv|wy [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|u_atconv|wy [2]),
	.cin(gnd),
	.combout(\Master_0|u_atconv|acc~51_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|acc~51 .lut_mask = 16'h0055;
defparam \Master_0|u_atconv|acc~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N2
cycloneive_lcell_comb \Master_0|u_atconv|acc~52 (
// Equation(s):
// \Master_0|u_atconv|acc~52_combout  = (\Master_0|u_atconv|w[0][15]~q  & (((!\Master_0|u_atconv|wx [1] & \Master_0|u_atconv|wx [2])) # (!\Master_0|u_atconv|acc~51_combout )))

	.dataa(\Master_0|u_atconv|wx [1]),
	.datab(\Master_0|u_atconv|wx [2]),
	.datac(\Master_0|u_atconv|acc~51_combout ),
	.datad(\Master_0|u_atconv|w[0][15]~q ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|acc~52_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|acc~52 .lut_mask = 16'h4F00;
defparam \Master_0|u_atconv|acc~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N28
cycloneive_lcell_comb \Master_0|u_atconv|acc~53 (
// Equation(s):
// \Master_0|u_atconv|acc~53_combout  = (\Master_0|u_atconv|w[0][15]~q  & ((\Master_0|u_atconv|wx [1]) # ((\Master_0|u_atconv|wx [2]) # (!\Master_0|u_atconv|acc~51_combout ))))

	.dataa(\Master_0|u_atconv|wx [1]),
	.datab(\Master_0|u_atconv|wx [2]),
	.datac(\Master_0|u_atconv|acc~51_combout ),
	.datad(\Master_0|u_atconv|w[0][15]~q ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|acc~53_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|acc~53 .lut_mask = 16'hEF00;
defparam \Master_0|u_atconv|acc~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X54_Y17_N0
cycloneive_mac_mult \Master_0|u_atconv|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Master_0|idata_reg[15]~47_combout ,\Master_0|idata_reg[14]~46_combout ,\Master_0|idata_reg[13]~45_combout ,\Master_0|idata_reg[12]~44_combout ,\Master_0|idata_reg[11]~43_combout ,\Master_0|idata_reg[10]~42_combout ,\Master_0|idata_reg[9]~41_combout ,
\Master_0|idata_reg[8]~50_combout ,\Master_0|idata_reg[7]~49_combout ,\Master_0|idata_reg[6]~48_combout ,\u_BUS|RDATA_M0[5]~13_combout ,\u_BUS|RDATA_M0[4]~0_combout ,\Master_0|idata_reg[3]~40_combout ,\u_BUS|RDATA_M0[2]~15_combout ,\u_BUS|RDATA_M0[1]~16_combout ,
\u_BUS|RDATA_M0[0]~17_combout ,gnd,gnd}),
	.datab({\Master_0|u_atconv|acc~53_combout ,\Master_0|u_atconv|w[0][15]~q ,\Master_0|u_atconv|acc~53_combout ,\Master_0|u_atconv|acc~53_combout ,\Master_0|u_atconv|acc~52_combout ,\Master_0|u_atconv|acc~50_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Master_0|u_atconv|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \Master_0|u_atconv|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \Master_0|u_atconv|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \Master_0|u_atconv|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \Master_0|u_atconv|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \Master_0|u_atconv|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \Master_0|u_atconv|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X54_Y17_N2
cycloneive_mac_out \Master_0|u_atconv|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT18 ,
\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT14 ,
\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT10 ,
\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT6 ,
\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT2 ,
\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~dataout ,\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~13 ,\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~12 ,
\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~11 ,\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~10 ,\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~9 ,\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~8 ,
\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~7 ,\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~6 ,\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~5 ,\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~4 ,
\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~3 ,\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~2 ,\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~1 ,\Master_0|u_atconv|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Master_0|u_atconv|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \Master_0|u_atconv|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \Master_0|u_atconv|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y17_N0
cycloneive_lcell_comb \Master_0|u_atconv|acc[0]~17 (
// Equation(s):
// \Master_0|u_atconv|acc[0]~17_combout  = (\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT4  & (\Master_0|u_atconv|acc [0] $ (VCC))) # (!\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT4  & (\Master_0|u_atconv|acc [0] & VCC))
// \Master_0|u_atconv|acc[0]~18  = CARRY((\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT4  & \Master_0|u_atconv|acc [0]))

	.dataa(\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datab(\Master_0|u_atconv|acc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|u_atconv|acc[0]~17_combout ),
	.cout(\Master_0|u_atconv|acc[0]~18 ));
// synopsys translate_off
defparam \Master_0|u_atconv|acc[0]~17 .lut_mask = 16'h6688;
defparam \Master_0|u_atconv|acc[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y17_N1
dffeas \Master_0|u_atconv|acc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|acc[0]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|u_atconv|curr_state.CONV~q ),
	.sload(gnd),
	.ena(\Master_0|u_atconv|acc[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|acc[0] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|acc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y17_N2
cycloneive_lcell_comb \Master_0|u_atconv|acc[1]~19 (
// Equation(s):
// \Master_0|u_atconv|acc[1]~19_combout  = (\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\Master_0|u_atconv|acc [1] & (\Master_0|u_atconv|acc[0]~18  & VCC)) # (!\Master_0|u_atconv|acc [1] & (!\Master_0|u_atconv|acc[0]~18 )))) # 
// (!\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\Master_0|u_atconv|acc [1] & (!\Master_0|u_atconv|acc[0]~18 )) # (!\Master_0|u_atconv|acc [1] & ((\Master_0|u_atconv|acc[0]~18 ) # (GND)))))
// \Master_0|u_atconv|acc[1]~20  = CARRY((\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT5  & (!\Master_0|u_atconv|acc [1] & !\Master_0|u_atconv|acc[0]~18 )) # (!\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT5  & 
// ((!\Master_0|u_atconv|acc[0]~18 ) # (!\Master_0|u_atconv|acc [1]))))

	.dataa(\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datab(\Master_0|u_atconv|acc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|acc[0]~18 ),
	.combout(\Master_0|u_atconv|acc[1]~19_combout ),
	.cout(\Master_0|u_atconv|acc[1]~20 ));
// synopsys translate_off
defparam \Master_0|u_atconv|acc[1]~19 .lut_mask = 16'h9617;
defparam \Master_0|u_atconv|acc[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y17_N3
dffeas \Master_0|u_atconv|acc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|acc[1]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|u_atconv|curr_state.CONV~q ),
	.sload(gnd),
	.ena(\Master_0|u_atconv|acc[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|acc[1] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|acc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y17_N4
cycloneive_lcell_comb \Master_0|u_atconv|acc[2]~21 (
// Equation(s):
// \Master_0|u_atconv|acc[2]~21_combout  = ((\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT6  $ (\Master_0|u_atconv|acc [2] $ (!\Master_0|u_atconv|acc[1]~20 )))) # (GND)
// \Master_0|u_atconv|acc[2]~22  = CARRY((\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT6  & ((\Master_0|u_atconv|acc [2]) # (!\Master_0|u_atconv|acc[1]~20 ))) # (!\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT6  & (\Master_0|u_atconv|acc 
// [2] & !\Master_0|u_atconv|acc[1]~20 )))

	.dataa(\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datab(\Master_0|u_atconv|acc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|acc[1]~20 ),
	.combout(\Master_0|u_atconv|acc[2]~21_combout ),
	.cout(\Master_0|u_atconv|acc[2]~22 ));
// synopsys translate_off
defparam \Master_0|u_atconv|acc[2]~21 .lut_mask = 16'h698E;
defparam \Master_0|u_atconv|acc[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y17_N5
dffeas \Master_0|u_atconv|acc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|acc[2]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|u_atconv|curr_state.CONV~q ),
	.sload(gnd),
	.ena(\Master_0|u_atconv|acc[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|acc[2] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|acc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y17_N6
cycloneive_lcell_comb \Master_0|u_atconv|acc[3]~23 (
// Equation(s):
// \Master_0|u_atconv|acc[3]~23_combout  = (\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\Master_0|u_atconv|acc [3] & (\Master_0|u_atconv|acc[2]~22  & VCC)) # (!\Master_0|u_atconv|acc [3] & (!\Master_0|u_atconv|acc[2]~22 )))) # 
// (!\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\Master_0|u_atconv|acc [3] & (!\Master_0|u_atconv|acc[2]~22 )) # (!\Master_0|u_atconv|acc [3] & ((\Master_0|u_atconv|acc[2]~22 ) # (GND)))))
// \Master_0|u_atconv|acc[3]~24  = CARRY((\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\Master_0|u_atconv|acc [3] & !\Master_0|u_atconv|acc[2]~22 )) # (!\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT7  & 
// ((!\Master_0|u_atconv|acc[2]~22 ) # (!\Master_0|u_atconv|acc [3]))))

	.dataa(\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datab(\Master_0|u_atconv|acc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|acc[2]~22 ),
	.combout(\Master_0|u_atconv|acc[3]~23_combout ),
	.cout(\Master_0|u_atconv|acc[3]~24 ));
// synopsys translate_off
defparam \Master_0|u_atconv|acc[3]~23 .lut_mask = 16'h9617;
defparam \Master_0|u_atconv|acc[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y17_N7
dffeas \Master_0|u_atconv|acc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|acc[3]~23_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|u_atconv|curr_state.CONV~q ),
	.sload(gnd),
	.ena(\Master_0|u_atconv|acc[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|acc[3] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|acc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y17_N8
cycloneive_lcell_comb \Master_0|u_atconv|acc[4]~25 (
// Equation(s):
// \Master_0|u_atconv|acc[4]~25_combout  = ((\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT8  $ (\Master_0|u_atconv|acc [4] $ (!\Master_0|u_atconv|acc[3]~24 )))) # (GND)
// \Master_0|u_atconv|acc[4]~26  = CARRY((\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT8  & ((\Master_0|u_atconv|acc [4]) # (!\Master_0|u_atconv|acc[3]~24 ))) # (!\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT8  & (\Master_0|u_atconv|acc 
// [4] & !\Master_0|u_atconv|acc[3]~24 )))

	.dataa(\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datab(\Master_0|u_atconv|acc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|acc[3]~24 ),
	.combout(\Master_0|u_atconv|acc[4]~25_combout ),
	.cout(\Master_0|u_atconv|acc[4]~26 ));
// synopsys translate_off
defparam \Master_0|u_atconv|acc[4]~25 .lut_mask = 16'h698E;
defparam \Master_0|u_atconv|acc[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y17_N9
dffeas \Master_0|u_atconv|acc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|acc[4]~25_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|u_atconv|curr_state.CONV~q ),
	.sload(gnd),
	.ena(\Master_0|u_atconv|acc[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|acc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|acc[4] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|acc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y17_N10
cycloneive_lcell_comb \Master_0|u_atconv|acc[5]~27 (
// Equation(s):
// \Master_0|u_atconv|acc[5]~27_combout  = (\Master_0|u_atconv|acc [5] & ((\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT9  & (\Master_0|u_atconv|acc[4]~26  & VCC)) # (!\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT9  & 
// (!\Master_0|u_atconv|acc[4]~26 )))) # (!\Master_0|u_atconv|acc [5] & ((\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\Master_0|u_atconv|acc[4]~26 )) # (!\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT9  & 
// ((\Master_0|u_atconv|acc[4]~26 ) # (GND)))))
// \Master_0|u_atconv|acc[5]~28  = CARRY((\Master_0|u_atconv|acc [5] & (!\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT9  & !\Master_0|u_atconv|acc[4]~26 )) # (!\Master_0|u_atconv|acc [5] & ((!\Master_0|u_atconv|acc[4]~26 ) # 
// (!\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT9 ))))

	.dataa(\Master_0|u_atconv|acc [5]),
	.datab(\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|acc[4]~26 ),
	.combout(\Master_0|u_atconv|acc[5]~27_combout ),
	.cout(\Master_0|u_atconv|acc[5]~28 ));
// synopsys translate_off
defparam \Master_0|u_atconv|acc[5]~27 .lut_mask = 16'h9617;
defparam \Master_0|u_atconv|acc[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y17_N11
dffeas \Master_0|u_atconv|acc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|acc[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|u_atconv|curr_state.CONV~q ),
	.sload(gnd),
	.ena(\Master_0|u_atconv|acc[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|acc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|acc[5] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|acc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y17_N12
cycloneive_lcell_comb \Master_0|u_atconv|acc[6]~29 (
// Equation(s):
// \Master_0|u_atconv|acc[6]~29_combout  = ((\Master_0|u_atconv|acc [6] $ (\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT10  $ (!\Master_0|u_atconv|acc[5]~28 )))) # (GND)
// \Master_0|u_atconv|acc[6]~30  = CARRY((\Master_0|u_atconv|acc [6] & ((\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT10 ) # (!\Master_0|u_atconv|acc[5]~28 ))) # (!\Master_0|u_atconv|acc [6] & 
// (\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT10  & !\Master_0|u_atconv|acc[5]~28 )))

	.dataa(\Master_0|u_atconv|acc [6]),
	.datab(\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|acc[5]~28 ),
	.combout(\Master_0|u_atconv|acc[6]~29_combout ),
	.cout(\Master_0|u_atconv|acc[6]~30 ));
// synopsys translate_off
defparam \Master_0|u_atconv|acc[6]~29 .lut_mask = 16'h698E;
defparam \Master_0|u_atconv|acc[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y17_N13
dffeas \Master_0|u_atconv|acc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|acc[6]~29_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|u_atconv|curr_state.CONV~q ),
	.sload(gnd),
	.ena(\Master_0|u_atconv|acc[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|acc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|acc[6] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|acc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y17_N14
cycloneive_lcell_comb \Master_0|u_atconv|acc[7]~31 (
// Equation(s):
// \Master_0|u_atconv|acc[7]~31_combout  = (\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\Master_0|u_atconv|acc [7] & (\Master_0|u_atconv|acc[6]~30  & VCC)) # (!\Master_0|u_atconv|acc [7] & (!\Master_0|u_atconv|acc[6]~30 )))) # 
// (!\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\Master_0|u_atconv|acc [7] & (!\Master_0|u_atconv|acc[6]~30 )) # (!\Master_0|u_atconv|acc [7] & ((\Master_0|u_atconv|acc[6]~30 ) # (GND)))))
// \Master_0|u_atconv|acc[7]~32  = CARRY((\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\Master_0|u_atconv|acc [7] & !\Master_0|u_atconv|acc[6]~30 )) # (!\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT11  & 
// ((!\Master_0|u_atconv|acc[6]~30 ) # (!\Master_0|u_atconv|acc [7]))))

	.dataa(\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datab(\Master_0|u_atconv|acc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|acc[6]~30 ),
	.combout(\Master_0|u_atconv|acc[7]~31_combout ),
	.cout(\Master_0|u_atconv|acc[7]~32 ));
// synopsys translate_off
defparam \Master_0|u_atconv|acc[7]~31 .lut_mask = 16'h9617;
defparam \Master_0|u_atconv|acc[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y17_N15
dffeas \Master_0|u_atconv|acc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|acc[7]~31_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|u_atconv|curr_state.CONV~q ),
	.sload(gnd),
	.ena(\Master_0|u_atconv|acc[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|acc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|acc[7] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|acc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y17_N16
cycloneive_lcell_comb \Master_0|u_atconv|acc[8]~33 (
// Equation(s):
// \Master_0|u_atconv|acc[8]~33_combout  = ((\Master_0|u_atconv|acc [8] $ (\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT12  $ (!\Master_0|u_atconv|acc[7]~32 )))) # (GND)
// \Master_0|u_atconv|acc[8]~34  = CARRY((\Master_0|u_atconv|acc [8] & ((\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT12 ) # (!\Master_0|u_atconv|acc[7]~32 ))) # (!\Master_0|u_atconv|acc [8] & 
// (\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT12  & !\Master_0|u_atconv|acc[7]~32 )))

	.dataa(\Master_0|u_atconv|acc [8]),
	.datab(\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|acc[7]~32 ),
	.combout(\Master_0|u_atconv|acc[8]~33_combout ),
	.cout(\Master_0|u_atconv|acc[8]~34 ));
// synopsys translate_off
defparam \Master_0|u_atconv|acc[8]~33 .lut_mask = 16'h698E;
defparam \Master_0|u_atconv|acc[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y17_N17
dffeas \Master_0|u_atconv|acc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|acc[8]~33_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|u_atconv|curr_state.CONV~q ),
	.sload(gnd),
	.ena(\Master_0|u_atconv|acc[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|acc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|acc[8] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|acc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y17_N18
cycloneive_lcell_comb \Master_0|u_atconv|acc[9]~35 (
// Equation(s):
// \Master_0|u_atconv|acc[9]~35_combout  = (\Master_0|u_atconv|acc [9] & ((\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT13  & (\Master_0|u_atconv|acc[8]~34  & VCC)) # (!\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT13  & 
// (!\Master_0|u_atconv|acc[8]~34 )))) # (!\Master_0|u_atconv|acc [9] & ((\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\Master_0|u_atconv|acc[8]~34 )) # (!\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT13  & 
// ((\Master_0|u_atconv|acc[8]~34 ) # (GND)))))
// \Master_0|u_atconv|acc[9]~36  = CARRY((\Master_0|u_atconv|acc [9] & (!\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT13  & !\Master_0|u_atconv|acc[8]~34 )) # (!\Master_0|u_atconv|acc [9] & ((!\Master_0|u_atconv|acc[8]~34 ) # 
// (!\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT13 ))))

	.dataa(\Master_0|u_atconv|acc [9]),
	.datab(\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|acc[8]~34 ),
	.combout(\Master_0|u_atconv|acc[9]~35_combout ),
	.cout(\Master_0|u_atconv|acc[9]~36 ));
// synopsys translate_off
defparam \Master_0|u_atconv|acc[9]~35 .lut_mask = 16'h9617;
defparam \Master_0|u_atconv|acc[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y17_N19
dffeas \Master_0|u_atconv|acc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|acc[9]~35_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|u_atconv|curr_state.CONV~q ),
	.sload(gnd),
	.ena(\Master_0|u_atconv|acc[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|acc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|acc[9] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|acc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y17_N20
cycloneive_lcell_comb \Master_0|u_atconv|acc[10]~37 (
// Equation(s):
// \Master_0|u_atconv|acc[10]~37_combout  = ((\Master_0|u_atconv|acc [10] $ (\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT14  $ (!\Master_0|u_atconv|acc[9]~36 )))) # (GND)
// \Master_0|u_atconv|acc[10]~38  = CARRY((\Master_0|u_atconv|acc [10] & ((\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT14 ) # (!\Master_0|u_atconv|acc[9]~36 ))) # (!\Master_0|u_atconv|acc [10] & 
// (\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT14  & !\Master_0|u_atconv|acc[9]~36 )))

	.dataa(\Master_0|u_atconv|acc [10]),
	.datab(\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|acc[9]~36 ),
	.combout(\Master_0|u_atconv|acc[10]~37_combout ),
	.cout(\Master_0|u_atconv|acc[10]~38 ));
// synopsys translate_off
defparam \Master_0|u_atconv|acc[10]~37 .lut_mask = 16'h698E;
defparam \Master_0|u_atconv|acc[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y17_N21
dffeas \Master_0|u_atconv|acc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|acc[10]~37_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|u_atconv|curr_state.CONV~q ),
	.sload(gnd),
	.ena(\Master_0|u_atconv|acc[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|acc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|acc[10] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|acc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y17_N22
cycloneive_lcell_comb \Master_0|u_atconv|acc[11]~39 (
// Equation(s):
// \Master_0|u_atconv|acc[11]~39_combout  = (\Master_0|u_atconv|acc [11] & ((\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT15  & (\Master_0|u_atconv|acc[10]~38  & VCC)) # (!\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT15  & 
// (!\Master_0|u_atconv|acc[10]~38 )))) # (!\Master_0|u_atconv|acc [11] & ((\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\Master_0|u_atconv|acc[10]~38 )) # (!\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT15  & 
// ((\Master_0|u_atconv|acc[10]~38 ) # (GND)))))
// \Master_0|u_atconv|acc[11]~40  = CARRY((\Master_0|u_atconv|acc [11] & (!\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT15  & !\Master_0|u_atconv|acc[10]~38 )) # (!\Master_0|u_atconv|acc [11] & ((!\Master_0|u_atconv|acc[10]~38 ) # 
// (!\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT15 ))))

	.dataa(\Master_0|u_atconv|acc [11]),
	.datab(\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|acc[10]~38 ),
	.combout(\Master_0|u_atconv|acc[11]~39_combout ),
	.cout(\Master_0|u_atconv|acc[11]~40 ));
// synopsys translate_off
defparam \Master_0|u_atconv|acc[11]~39 .lut_mask = 16'h9617;
defparam \Master_0|u_atconv|acc[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y17_N23
dffeas \Master_0|u_atconv|acc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|acc[11]~39_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|u_atconv|curr_state.CONV~q ),
	.sload(gnd),
	.ena(\Master_0|u_atconv|acc[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|acc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|acc[11] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|acc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y17_N24
cycloneive_lcell_comb \Master_0|u_atconv|acc[12]~41 (
// Equation(s):
// \Master_0|u_atconv|acc[12]~41_combout  = ((\Master_0|u_atconv|acc [12] $ (\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT16  $ (!\Master_0|u_atconv|acc[11]~40 )))) # (GND)
// \Master_0|u_atconv|acc[12]~42  = CARRY((\Master_0|u_atconv|acc [12] & ((\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT16 ) # (!\Master_0|u_atconv|acc[11]~40 ))) # (!\Master_0|u_atconv|acc [12] & 
// (\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT16  & !\Master_0|u_atconv|acc[11]~40 )))

	.dataa(\Master_0|u_atconv|acc [12]),
	.datab(\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|acc[11]~40 ),
	.combout(\Master_0|u_atconv|acc[12]~41_combout ),
	.cout(\Master_0|u_atconv|acc[12]~42 ));
// synopsys translate_off
defparam \Master_0|u_atconv|acc[12]~41 .lut_mask = 16'h698E;
defparam \Master_0|u_atconv|acc[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y17_N25
dffeas \Master_0|u_atconv|acc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|acc[12]~41_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|u_atconv|curr_state.CONV~q ),
	.sload(gnd),
	.ena(\Master_0|u_atconv|acc[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|acc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|acc[12] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|acc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y17_N26
cycloneive_lcell_comb \Master_0|u_atconv|acc[13]~43 (
// Equation(s):
// \Master_0|u_atconv|acc[13]~43_combout  = (\Master_0|u_atconv|acc [13] & ((\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT17  & (\Master_0|u_atconv|acc[12]~42  & VCC)) # (!\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT17  & 
// (!\Master_0|u_atconv|acc[12]~42 )))) # (!\Master_0|u_atconv|acc [13] & ((\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\Master_0|u_atconv|acc[12]~42 )) # (!\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT17  & 
// ((\Master_0|u_atconv|acc[12]~42 ) # (GND)))))
// \Master_0|u_atconv|acc[13]~44  = CARRY((\Master_0|u_atconv|acc [13] & (!\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT17  & !\Master_0|u_atconv|acc[12]~42 )) # (!\Master_0|u_atconv|acc [13] & ((!\Master_0|u_atconv|acc[12]~42 ) # 
// (!\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT17 ))))

	.dataa(\Master_0|u_atconv|acc [13]),
	.datab(\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|acc[12]~42 ),
	.combout(\Master_0|u_atconv|acc[13]~43_combout ),
	.cout(\Master_0|u_atconv|acc[13]~44 ));
// synopsys translate_off
defparam \Master_0|u_atconv|acc[13]~43 .lut_mask = 16'h9617;
defparam \Master_0|u_atconv|acc[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y17_N27
dffeas \Master_0|u_atconv|acc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|acc[13]~43_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|u_atconv|curr_state.CONV~q ),
	.sload(gnd),
	.ena(\Master_0|u_atconv|acc[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|acc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|acc[13] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|acc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y17_N28
cycloneive_lcell_comb \Master_0|u_atconv|acc[14]~45 (
// Equation(s):
// \Master_0|u_atconv|acc[14]~45_combout  = ((\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT18  $ (\Master_0|u_atconv|acc [14] $ (!\Master_0|u_atconv|acc[13]~44 )))) # (GND)
// \Master_0|u_atconv|acc[14]~46  = CARRY((\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT18  & ((\Master_0|u_atconv|acc [14]) # (!\Master_0|u_atconv|acc[13]~44 ))) # (!\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT18  & 
// (\Master_0|u_atconv|acc [14] & !\Master_0|u_atconv|acc[13]~44 )))

	.dataa(\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\Master_0|u_atconv|acc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|acc[13]~44 ),
	.combout(\Master_0|u_atconv|acc[14]~45_combout ),
	.cout(\Master_0|u_atconv|acc[14]~46 ));
// synopsys translate_off
defparam \Master_0|u_atconv|acc[14]~45 .lut_mask = 16'h698E;
defparam \Master_0|u_atconv|acc[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y17_N29
dffeas \Master_0|u_atconv|acc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|acc[14]~45_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|u_atconv|curr_state.CONV~q ),
	.sload(gnd),
	.ena(\Master_0|u_atconv|acc[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|acc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|acc[14] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|acc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y17_N30
cycloneive_lcell_comb \Master_0|u_atconv|acc[15]~47 (
// Equation(s):
// \Master_0|u_atconv|acc[15]~47_combout  = \Master_0|u_atconv|acc [15] $ (\Master_0|u_atconv|acc[14]~46  $ (\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT19 ))

	.dataa(\Master_0|u_atconv|acc [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|u_atconv|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.cin(\Master_0|u_atconv|acc[14]~46 ),
	.combout(\Master_0|u_atconv|acc[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|acc[15]~47 .lut_mask = 16'hA55A;
defparam \Master_0|u_atconv|acc[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y17_N31
dffeas \Master_0|u_atconv|acc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|acc[15]~47_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|u_atconv|curr_state.CONV~q ),
	.sload(gnd),
	.ena(\Master_0|u_atconv|acc[6]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|acc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|acc[15] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|acc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y13_N4
cycloneive_lcell_comb \Master_0|u_atconv|out_data[2]~0 (
// Equation(s):
// \Master_0|u_atconv|out_data[2]~0_combout  = (\Master_0|u_atconv|acc [2] & (\Master_0|u_atconv|w[0][15]~q  $ (VCC))) # (!\Master_0|u_atconv|acc [2] & (\Master_0|u_atconv|w[0][15]~q  & VCC))
// \Master_0|u_atconv|out_data[2]~1  = CARRY((\Master_0|u_atconv|acc [2] & \Master_0|u_atconv|w[0][15]~q ))

	.dataa(\Master_0|u_atconv|acc [2]),
	.datab(\Master_0|u_atconv|w[0][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|u_atconv|out_data[2]~0_combout ),
	.cout(\Master_0|u_atconv|out_data[2]~1 ));
// synopsys translate_off
defparam \Master_0|u_atconv|out_data[2]~0 .lut_mask = 16'h6688;
defparam \Master_0|u_atconv|out_data[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y13_N6
cycloneive_lcell_comb \Master_0|u_atconv|out_data[3]~2 (
// Equation(s):
// \Master_0|u_atconv|out_data[3]~2_combout  = (\Master_0|u_atconv|acc [3] & (!\Master_0|u_atconv|out_data[2]~1 )) # (!\Master_0|u_atconv|acc [3] & ((\Master_0|u_atconv|out_data[2]~1 ) # (GND)))
// \Master_0|u_atconv|out_data[3]~3  = CARRY((!\Master_0|u_atconv|out_data[2]~1 ) # (!\Master_0|u_atconv|acc [3]))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|acc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|out_data[2]~1 ),
	.combout(\Master_0|u_atconv|out_data[3]~2_combout ),
	.cout(\Master_0|u_atconv|out_data[3]~3 ));
// synopsys translate_off
defparam \Master_0|u_atconv|out_data[3]~2 .lut_mask = 16'h3C3F;
defparam \Master_0|u_atconv|out_data[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y13_N8
cycloneive_lcell_comb \Master_0|u_atconv|out_data[4]~4 (
// Equation(s):
// \Master_0|u_atconv|out_data[4]~4_combout  = ((\Master_0|u_atconv|acc [4] $ (\Master_0|u_atconv|w[0][15]~q  $ (!\Master_0|u_atconv|out_data[3]~3 )))) # (GND)
// \Master_0|u_atconv|out_data[4]~5  = CARRY((\Master_0|u_atconv|acc [4] & ((\Master_0|u_atconv|w[0][15]~q ) # (!\Master_0|u_atconv|out_data[3]~3 ))) # (!\Master_0|u_atconv|acc [4] & (\Master_0|u_atconv|w[0][15]~q  & !\Master_0|u_atconv|out_data[3]~3 )))

	.dataa(\Master_0|u_atconv|acc [4]),
	.datab(\Master_0|u_atconv|w[0][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|out_data[3]~3 ),
	.combout(\Master_0|u_atconv|out_data[4]~4_combout ),
	.cout(\Master_0|u_atconv|out_data[4]~5 ));
// synopsys translate_off
defparam \Master_0|u_atconv|out_data[4]~4 .lut_mask = 16'h698E;
defparam \Master_0|u_atconv|out_data[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y13_N10
cycloneive_lcell_comb \Master_0|u_atconv|out_data[5]~6 (
// Equation(s):
// \Master_0|u_atconv|out_data[5]~6_combout  = (\Master_0|u_atconv|w[0][15]~q  & ((\Master_0|u_atconv|acc [5] & (\Master_0|u_atconv|out_data[4]~5  & VCC)) # (!\Master_0|u_atconv|acc [5] & (!\Master_0|u_atconv|out_data[4]~5 )))) # 
// (!\Master_0|u_atconv|w[0][15]~q  & ((\Master_0|u_atconv|acc [5] & (!\Master_0|u_atconv|out_data[4]~5 )) # (!\Master_0|u_atconv|acc [5] & ((\Master_0|u_atconv|out_data[4]~5 ) # (GND)))))
// \Master_0|u_atconv|out_data[5]~7  = CARRY((\Master_0|u_atconv|w[0][15]~q  & (!\Master_0|u_atconv|acc [5] & !\Master_0|u_atconv|out_data[4]~5 )) # (!\Master_0|u_atconv|w[0][15]~q  & ((!\Master_0|u_atconv|out_data[4]~5 ) # (!\Master_0|u_atconv|acc [5]))))

	.dataa(\Master_0|u_atconv|w[0][15]~q ),
	.datab(\Master_0|u_atconv|acc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|out_data[4]~5 ),
	.combout(\Master_0|u_atconv|out_data[5]~6_combout ),
	.cout(\Master_0|u_atconv|out_data[5]~7 ));
// synopsys translate_off
defparam \Master_0|u_atconv|out_data[5]~6 .lut_mask = 16'h9617;
defparam \Master_0|u_atconv|out_data[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y13_N12
cycloneive_lcell_comb \Master_0|u_atconv|out_data[6]~8 (
// Equation(s):
// \Master_0|u_atconv|out_data[6]~8_combout  = ((\Master_0|u_atconv|acc [6] $ (\Master_0|u_atconv|w[0][15]~q  $ (!\Master_0|u_atconv|out_data[5]~7 )))) # (GND)
// \Master_0|u_atconv|out_data[6]~9  = CARRY((\Master_0|u_atconv|acc [6] & ((\Master_0|u_atconv|w[0][15]~q ) # (!\Master_0|u_atconv|out_data[5]~7 ))) # (!\Master_0|u_atconv|acc [6] & (\Master_0|u_atconv|w[0][15]~q  & !\Master_0|u_atconv|out_data[5]~7 )))

	.dataa(\Master_0|u_atconv|acc [6]),
	.datab(\Master_0|u_atconv|w[0][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|out_data[5]~7 ),
	.combout(\Master_0|u_atconv|out_data[6]~8_combout ),
	.cout(\Master_0|u_atconv|out_data[6]~9 ));
// synopsys translate_off
defparam \Master_0|u_atconv|out_data[6]~8 .lut_mask = 16'h698E;
defparam \Master_0|u_atconv|out_data[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y13_N14
cycloneive_lcell_comb \Master_0|u_atconv|out_data[7]~10 (
// Equation(s):
// \Master_0|u_atconv|out_data[7]~10_combout  = (\Master_0|u_atconv|w[0][15]~q  & ((\Master_0|u_atconv|acc [7] & (\Master_0|u_atconv|out_data[6]~9  & VCC)) # (!\Master_0|u_atconv|acc [7] & (!\Master_0|u_atconv|out_data[6]~9 )))) # 
// (!\Master_0|u_atconv|w[0][15]~q  & ((\Master_0|u_atconv|acc [7] & (!\Master_0|u_atconv|out_data[6]~9 )) # (!\Master_0|u_atconv|acc [7] & ((\Master_0|u_atconv|out_data[6]~9 ) # (GND)))))
// \Master_0|u_atconv|out_data[7]~11  = CARRY((\Master_0|u_atconv|w[0][15]~q  & (!\Master_0|u_atconv|acc [7] & !\Master_0|u_atconv|out_data[6]~9 )) # (!\Master_0|u_atconv|w[0][15]~q  & ((!\Master_0|u_atconv|out_data[6]~9 ) # (!\Master_0|u_atconv|acc [7]))))

	.dataa(\Master_0|u_atconv|w[0][15]~q ),
	.datab(\Master_0|u_atconv|acc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|out_data[6]~9 ),
	.combout(\Master_0|u_atconv|out_data[7]~10_combout ),
	.cout(\Master_0|u_atconv|out_data[7]~11 ));
// synopsys translate_off
defparam \Master_0|u_atconv|out_data[7]~10 .lut_mask = 16'h9617;
defparam \Master_0|u_atconv|out_data[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y13_N16
cycloneive_lcell_comb \Master_0|u_atconv|out_data[8]~12 (
// Equation(s):
// \Master_0|u_atconv|out_data[8]~12_combout  = ((\Master_0|u_atconv|acc [8] $ (\Master_0|u_atconv|w[0][15]~q  $ (!\Master_0|u_atconv|out_data[7]~11 )))) # (GND)
// \Master_0|u_atconv|out_data[8]~13  = CARRY((\Master_0|u_atconv|acc [8] & ((\Master_0|u_atconv|w[0][15]~q ) # (!\Master_0|u_atconv|out_data[7]~11 ))) # (!\Master_0|u_atconv|acc [8] & (\Master_0|u_atconv|w[0][15]~q  & !\Master_0|u_atconv|out_data[7]~11 )))

	.dataa(\Master_0|u_atconv|acc [8]),
	.datab(\Master_0|u_atconv|w[0][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|out_data[7]~11 ),
	.combout(\Master_0|u_atconv|out_data[8]~12_combout ),
	.cout(\Master_0|u_atconv|out_data[8]~13 ));
// synopsys translate_off
defparam \Master_0|u_atconv|out_data[8]~12 .lut_mask = 16'h698E;
defparam \Master_0|u_atconv|out_data[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y13_N18
cycloneive_lcell_comb \Master_0|u_atconv|out_data[9]~14 (
// Equation(s):
// \Master_0|u_atconv|out_data[9]~14_combout  = (\Master_0|u_atconv|w[0][15]~q  & ((\Master_0|u_atconv|acc [9] & (\Master_0|u_atconv|out_data[8]~13  & VCC)) # (!\Master_0|u_atconv|acc [9] & (!\Master_0|u_atconv|out_data[8]~13 )))) # 
// (!\Master_0|u_atconv|w[0][15]~q  & ((\Master_0|u_atconv|acc [9] & (!\Master_0|u_atconv|out_data[8]~13 )) # (!\Master_0|u_atconv|acc [9] & ((\Master_0|u_atconv|out_data[8]~13 ) # (GND)))))
// \Master_0|u_atconv|out_data[9]~15  = CARRY((\Master_0|u_atconv|w[0][15]~q  & (!\Master_0|u_atconv|acc [9] & !\Master_0|u_atconv|out_data[8]~13 )) # (!\Master_0|u_atconv|w[0][15]~q  & ((!\Master_0|u_atconv|out_data[8]~13 ) # (!\Master_0|u_atconv|acc 
// [9]))))

	.dataa(\Master_0|u_atconv|w[0][15]~q ),
	.datab(\Master_0|u_atconv|acc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|out_data[8]~13 ),
	.combout(\Master_0|u_atconv|out_data[9]~14_combout ),
	.cout(\Master_0|u_atconv|out_data[9]~15 ));
// synopsys translate_off
defparam \Master_0|u_atconv|out_data[9]~14 .lut_mask = 16'h9617;
defparam \Master_0|u_atconv|out_data[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y13_N20
cycloneive_lcell_comb \Master_0|u_atconv|out_data[10]~16 (
// Equation(s):
// \Master_0|u_atconv|out_data[10]~16_combout  = ((\Master_0|u_atconv|acc [10] $ (\Master_0|u_atconv|w[0][15]~q  $ (!\Master_0|u_atconv|out_data[9]~15 )))) # (GND)
// \Master_0|u_atconv|out_data[10]~17  = CARRY((\Master_0|u_atconv|acc [10] & ((\Master_0|u_atconv|w[0][15]~q ) # (!\Master_0|u_atconv|out_data[9]~15 ))) # (!\Master_0|u_atconv|acc [10] & (\Master_0|u_atconv|w[0][15]~q  & !\Master_0|u_atconv|out_data[9]~15 
// )))

	.dataa(\Master_0|u_atconv|acc [10]),
	.datab(\Master_0|u_atconv|w[0][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|out_data[9]~15 ),
	.combout(\Master_0|u_atconv|out_data[10]~16_combout ),
	.cout(\Master_0|u_atconv|out_data[10]~17 ));
// synopsys translate_off
defparam \Master_0|u_atconv|out_data[10]~16 .lut_mask = 16'h698E;
defparam \Master_0|u_atconv|out_data[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y13_N22
cycloneive_lcell_comb \Master_0|u_atconv|out_data[11]~18 (
// Equation(s):
// \Master_0|u_atconv|out_data[11]~18_combout  = (\Master_0|u_atconv|acc [11] & ((\Master_0|u_atconv|w[0][15]~q  & (\Master_0|u_atconv|out_data[10]~17  & VCC)) # (!\Master_0|u_atconv|w[0][15]~q  & (!\Master_0|u_atconv|out_data[10]~17 )))) # 
// (!\Master_0|u_atconv|acc [11] & ((\Master_0|u_atconv|w[0][15]~q  & (!\Master_0|u_atconv|out_data[10]~17 )) # (!\Master_0|u_atconv|w[0][15]~q  & ((\Master_0|u_atconv|out_data[10]~17 ) # (GND)))))
// \Master_0|u_atconv|out_data[11]~19  = CARRY((\Master_0|u_atconv|acc [11] & (!\Master_0|u_atconv|w[0][15]~q  & !\Master_0|u_atconv|out_data[10]~17 )) # (!\Master_0|u_atconv|acc [11] & ((!\Master_0|u_atconv|out_data[10]~17 ) # 
// (!\Master_0|u_atconv|w[0][15]~q ))))

	.dataa(\Master_0|u_atconv|acc [11]),
	.datab(\Master_0|u_atconv|w[0][15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|out_data[10]~17 ),
	.combout(\Master_0|u_atconv|out_data[11]~18_combout ),
	.cout(\Master_0|u_atconv|out_data[11]~19 ));
// synopsys translate_off
defparam \Master_0|u_atconv|out_data[11]~18 .lut_mask = 16'h9617;
defparam \Master_0|u_atconv|out_data[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y13_N24
cycloneive_lcell_comb \Master_0|u_atconv|out_data[12]~20 (
// Equation(s):
// \Master_0|u_atconv|out_data[12]~20_combout  = ((\Master_0|u_atconv|w[0][15]~q  $ (\Master_0|u_atconv|acc [12] $ (!\Master_0|u_atconv|out_data[11]~19 )))) # (GND)
// \Master_0|u_atconv|out_data[12]~21  = CARRY((\Master_0|u_atconv|w[0][15]~q  & ((\Master_0|u_atconv|acc [12]) # (!\Master_0|u_atconv|out_data[11]~19 ))) # (!\Master_0|u_atconv|w[0][15]~q  & (\Master_0|u_atconv|acc [12] & !\Master_0|u_atconv|out_data[11]~19 
// )))

	.dataa(\Master_0|u_atconv|w[0][15]~q ),
	.datab(\Master_0|u_atconv|acc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|out_data[11]~19 ),
	.combout(\Master_0|u_atconv|out_data[12]~20_combout ),
	.cout(\Master_0|u_atconv|out_data[12]~21 ));
// synopsys translate_off
defparam \Master_0|u_atconv|out_data[12]~20 .lut_mask = 16'h698E;
defparam \Master_0|u_atconv|out_data[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y13_N26
cycloneive_lcell_comb \Master_0|u_atconv|out_data[13]~22 (
// Equation(s):
// \Master_0|u_atconv|out_data[13]~22_combout  = (\Master_0|u_atconv|w[0][15]~q  & ((\Master_0|u_atconv|acc [13] & (\Master_0|u_atconv|out_data[12]~21  & VCC)) # (!\Master_0|u_atconv|acc [13] & (!\Master_0|u_atconv|out_data[12]~21 )))) # 
// (!\Master_0|u_atconv|w[0][15]~q  & ((\Master_0|u_atconv|acc [13] & (!\Master_0|u_atconv|out_data[12]~21 )) # (!\Master_0|u_atconv|acc [13] & ((\Master_0|u_atconv|out_data[12]~21 ) # (GND)))))
// \Master_0|u_atconv|out_data[13]~23  = CARRY((\Master_0|u_atconv|w[0][15]~q  & (!\Master_0|u_atconv|acc [13] & !\Master_0|u_atconv|out_data[12]~21 )) # (!\Master_0|u_atconv|w[0][15]~q  & ((!\Master_0|u_atconv|out_data[12]~21 ) # (!\Master_0|u_atconv|acc 
// [13]))))

	.dataa(\Master_0|u_atconv|w[0][15]~q ),
	.datab(\Master_0|u_atconv|acc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|out_data[12]~21 ),
	.combout(\Master_0|u_atconv|out_data[13]~22_combout ),
	.cout(\Master_0|u_atconv|out_data[13]~23 ));
// synopsys translate_off
defparam \Master_0|u_atconv|out_data[13]~22 .lut_mask = 16'h9617;
defparam \Master_0|u_atconv|out_data[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y13_N28
cycloneive_lcell_comb \Master_0|u_atconv|out_data[14]~24 (
// Equation(s):
// \Master_0|u_atconv|out_data[14]~24_combout  = ((\Master_0|u_atconv|w[0][15]~q  $ (\Master_0|u_atconv|acc [14] $ (!\Master_0|u_atconv|out_data[13]~23 )))) # (GND)
// \Master_0|u_atconv|out_data[14]~25  = CARRY((\Master_0|u_atconv|w[0][15]~q  & ((\Master_0|u_atconv|acc [14]) # (!\Master_0|u_atconv|out_data[13]~23 ))) # (!\Master_0|u_atconv|w[0][15]~q  & (\Master_0|u_atconv|acc [14] & !\Master_0|u_atconv|out_data[13]~23 
// )))

	.dataa(\Master_0|u_atconv|w[0][15]~q ),
	.datab(\Master_0|u_atconv|acc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|out_data[13]~23 ),
	.combout(\Master_0|u_atconv|out_data[14]~24_combout ),
	.cout(\Master_0|u_atconv|out_data[14]~25 ));
// synopsys translate_off
defparam \Master_0|u_atconv|out_data[14]~24 .lut_mask = 16'h698E;
defparam \Master_0|u_atconv|out_data[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y13_N30
cycloneive_lcell_comb \Master_0|u_atconv|out_data[15]~26 (
// Equation(s):
// \Master_0|u_atconv|out_data[15]~26_combout  = \Master_0|u_atconv|w[0][15]~q  $ (\Master_0|u_atconv|out_data[14]~25  $ (!\Master_0|u_atconv|acc [15]))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|w[0][15]~q ),
	.datac(gnd),
	.datad(\Master_0|u_atconv|acc [15]),
	.cin(\Master_0|u_atconv|out_data[14]~25 ),
	.combout(\Master_0|u_atconv|out_data[15]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|out_data[15]~26 .lut_mask = 16'h3CC3;
defparam \Master_0|u_atconv|out_data[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y14_N28
cycloneive_lcell_comb \u_BUS|WDATA_S1~0 (
// Equation(s):
// \u_BUS|WDATA_S1~0_combout  = (\u_BUS|Equal1~0_combout  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q ) # (\Master_0|u_atconv|curr_state.POOL_WRITE~q )))

	.dataa(\u_BUS|Equal1~0_combout ),
	.datab(gnd),
	.datac(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datad(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1~0 .lut_mask = 16'hAAA0;
defparam \u_BUS|WDATA_S1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y14_N26
cycloneive_lcell_comb \Slave_1|SRAM_D[0]~22 (
// Equation(s):
// \Slave_1|SRAM_D[0]~22_combout  = (\Master_0|curr_state.W_SRAM0~q  & (\Master_0|u_atconv|out_data[15]~26_combout  & (\Master_0|u_atconv|acc [0] & \u_BUS|WDATA_S1~0_combout )))

	.dataa(\Master_0|curr_state.W_SRAM0~q ),
	.datab(\Master_0|u_atconv|out_data[15]~26_combout ),
	.datac(\Master_0|u_atconv|acc [0]),
	.datad(\u_BUS|WDATA_S1~0_combout ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_D[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_D[0]~22 .lut_mask = 16'h8000;
defparam \Slave_1|SRAM_D[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y14_N16
cycloneive_lcell_comb \Slave_1|SRAM_D[1]~23 (
// Equation(s):
// \Slave_1|SRAM_D[1]~23_combout  = (\Master_0|curr_state.W_SRAM0~q  & (\Master_0|u_atconv|out_data[15]~26_combout  & (\Master_0|u_atconv|acc [1] & \u_BUS|WDATA_S1~0_combout )))

	.dataa(\Master_0|curr_state.W_SRAM0~q ),
	.datab(\Master_0|u_atconv|out_data[15]~26_combout ),
	.datac(\Master_0|u_atconv|acc [1]),
	.datad(\u_BUS|WDATA_S1~0_combout ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_D[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_D[1]~23 .lut_mask = 16'h8000;
defparam \Slave_1|SRAM_D[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y13_N0
cycloneive_lcell_comb \Slave_1|SRAM_D[2]~24 (
// Equation(s):
// \Slave_1|SRAM_D[2]~24_combout  = (\Master_0|u_atconv|out_data[15]~26_combout  & (\Master_0|curr_state.W_SRAM0~q  & (\Master_0|u_atconv|out_data[2]~0_combout  & \u_BUS|WDATA_S1~0_combout )))

	.dataa(\Master_0|u_atconv|out_data[15]~26_combout ),
	.datab(\Master_0|curr_state.W_SRAM0~q ),
	.datac(\Master_0|u_atconv|out_data[2]~0_combout ),
	.datad(\u_BUS|WDATA_S1~0_combout ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_D[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_D[2]~24 .lut_mask = 16'h8000;
defparam \Slave_1|SRAM_D[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y13_N2
cycloneive_lcell_comb \Slave_1|SRAM_D[3]~25 (
// Equation(s):
// \Slave_1|SRAM_D[3]~25_combout  = (\Master_0|u_atconv|out_data[3]~2_combout  & (\Master_0|curr_state.W_SRAM0~q  & (\Master_0|u_atconv|out_data[15]~26_combout  & \u_BUS|WDATA_S1~0_combout )))

	.dataa(\Master_0|u_atconv|out_data[3]~2_combout ),
	.datab(\Master_0|curr_state.W_SRAM0~q ),
	.datac(\Master_0|u_atconv|out_data[15]~26_combout ),
	.datad(\u_BUS|WDATA_S1~0_combout ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_D[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_D[3]~25 .lut_mask = 16'h8000;
defparam \Slave_1|SRAM_D[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X73_Y0_N22
cycloneive_io_ibuf \SRAM_Q_L0[3]~input (
	.i(SRAM_Q_L0[3]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[3]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[3]~input .bus_hold = "false";
defparam \SRAM_Q_L0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y14_N4
cycloneive_lcell_comb \Master_0|u_atconv|mx~0 (
// Equation(s):
// \Master_0|u_atconv|mx~0_combout  = (\Master_0|curr_state.R_SRAM0~q  & \Master_0|u_atconv|curr_state.POOL~q )

	.dataa(gnd),
	.datab(\Master_0|curr_state.R_SRAM0~q ),
	.datac(gnd),
	.datad(\Master_0|u_atconv|curr_state.POOL~q ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|mx~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|mx~0 .lut_mask = 16'hCC00;
defparam \Master_0|u_atconv|mx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y14_N28
cycloneive_lcell_comb \u_BUS|RDATA_M0[3]~14 (
// Equation(s):
// \u_BUS|RDATA_M0[3]~14_combout  = (\ROM_Q_IMG[3]~input_o  & (\Master_0|curr_state.R_ROM~q  & ((\Master_0|u_atconv|curr_state.CONV~q ) # (\Master_0|u_atconv|curr_state.POOL~q ))))

	.dataa(\ROM_Q_IMG[3]~input_o ),
	.datab(\Master_0|u_atconv|curr_state.CONV~q ),
	.datac(\Master_0|u_atconv|curr_state.POOL~q ),
	.datad(\Master_0|curr_state.R_ROM~q ),
	.cin(gnd),
	.combout(\u_BUS|RDATA_M0[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|RDATA_M0[3]~14 .lut_mask = 16'hA800;
defparam \u_BUS|RDATA_M0[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y14_N16
cycloneive_lcell_comb \Master_0|u_atconv|mx~3 (
// Equation(s):
// \Master_0|u_atconv|mx~3_combout  = (\Master_0|u_atconv|mx~0_combout  & ((\u_BUS|RDATA_M0[3]~14_combout ) # ((\u_BUS|RDATA_M0[15]~1_combout  & \SRAM_Q_L0[3]~input_o ))))

	.dataa(\u_BUS|RDATA_M0[15]~1_combout ),
	.datab(\SRAM_Q_L0[3]~input_o ),
	.datac(\Master_0|u_atconv|mx~0_combout ),
	.datad(\u_BUS|RDATA_M0[3]~14_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|mx~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|mx~3 .lut_mask = 16'hF080;
defparam \Master_0|u_atconv|mx~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y15_N0
cycloneive_lcell_comb \Master_0|u_atconv|mx~17 (
// Equation(s):
// \Master_0|u_atconv|mx~17_combout  = (\Master_0|u_atconv|curr_state.POOL~q  & (\u_BUS|RDATA_M0[15]~2_combout  & \Master_0|curr_state.R_SRAM0~q ))

	.dataa(\Master_0|u_atconv|curr_state.POOL~q ),
	.datab(\u_BUS|RDATA_M0[15]~2_combout ),
	.datac(\Master_0|curr_state.R_SRAM0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|u_atconv|mx~17_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|mx~17 .lut_mask = 16'h8080;
defparam \Master_0|u_atconv|mx~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y15_N11
dffeas \Master_0|u_atconv|mx[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|u_atconv|mx~17_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|u_atconv|mx~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|mx [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|mx[15] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|mx[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y15_N4
cycloneive_lcell_comb \Master_0|layer0_Q[15]~0 (
// Equation(s):
// \Master_0|layer0_Q[15]~0_combout  = (\u_BUS|RDATA_M0[15]~2_combout  & \Master_0|curr_state.R_SRAM0~q )

	.dataa(gnd),
	.datab(\u_BUS|RDATA_M0[15]~2_combout ),
	.datac(\Master_0|curr_state.R_SRAM0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|layer0_Q[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_Q[15]~0 .lut_mask = 16'hC0C0;
defparam \Master_0|layer0_Q[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y15_N2
cycloneive_lcell_comb \Master_0|layer0_Q[14]~1 (
// Equation(s):
// \Master_0|layer0_Q[14]~1_combout  = (\Master_0|curr_state.R_SRAM0~q  & \u_BUS|RDATA_M0[14]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|curr_state.R_SRAM0~q ),
	.datad(\u_BUS|RDATA_M0[14]~3_combout ),
	.cin(gnd),
	.combout(\Master_0|layer0_Q[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_Q[14]~1 .lut_mask = 16'hF000;
defparam \Master_0|layer0_Q[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y15_N28
cycloneive_lcell_comb \Master_0|u_atconv|mx~16 (
// Equation(s):
// \Master_0|u_atconv|mx~16_combout  = (\Master_0|curr_state.R_SRAM0~q  & (\u_BUS|RDATA_M0[14]~3_combout  & \Master_0|u_atconv|curr_state.POOL~q ))

	.dataa(\Master_0|curr_state.R_SRAM0~q ),
	.datab(\u_BUS|RDATA_M0[14]~3_combout ),
	.datac(\Master_0|u_atconv|curr_state.POOL~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|u_atconv|mx~16_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|mx~16 .lut_mask = 16'h8080;
defparam \Master_0|u_atconv|mx~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y15_N29
dffeas \Master_0|u_atconv|mx[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|mx~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|mx~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|mx [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|mx[14] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|mx[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y15_N16
cycloneive_lcell_comb \Master_0|layer0_Q[13]~2 (
// Equation(s):
// \Master_0|layer0_Q[13]~2_combout  = (\Master_0|curr_state.R_SRAM0~q  & \u_BUS|RDATA_M0[13]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|curr_state.R_SRAM0~q ),
	.datad(\u_BUS|RDATA_M0[13]~4_combout ),
	.cin(gnd),
	.combout(\Master_0|layer0_Q[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_Q[13]~2 .lut_mask = 16'hF000;
defparam \Master_0|layer0_Q[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y15_N18
cycloneive_lcell_comb \Master_0|u_atconv|mx~15 (
// Equation(s):
// \Master_0|u_atconv|mx~15_combout  = (\u_BUS|RDATA_M0[13]~4_combout  & (\Master_0|u_atconv|curr_state.POOL~q  & \Master_0|curr_state.R_SRAM0~q ))

	.dataa(\u_BUS|RDATA_M0[13]~4_combout ),
	.datab(gnd),
	.datac(\Master_0|u_atconv|curr_state.POOL~q ),
	.datad(\Master_0|curr_state.R_SRAM0~q ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|mx~15_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|mx~15 .lut_mask = 16'hA000;
defparam \Master_0|u_atconv|mx~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y15_N19
dffeas \Master_0|u_atconv|mx[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|mx~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|mx~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|mx [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|mx[13] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|mx[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y15_N26
cycloneive_lcell_comb \Master_0|layer0_Q[12]~3 (
// Equation(s):
// \Master_0|layer0_Q[12]~3_combout  = (\Master_0|curr_state.R_SRAM0~q  & \u_BUS|RDATA_M0[12]~5_combout )

	.dataa(\Master_0|curr_state.R_SRAM0~q ),
	.datab(gnd),
	.datac(\u_BUS|RDATA_M0[12]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|layer0_Q[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_Q[12]~3 .lut_mask = 16'hA0A0;
defparam \Master_0|layer0_Q[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y15_N24
cycloneive_lcell_comb \Master_0|u_atconv|mx~14 (
// Equation(s):
// \Master_0|u_atconv|mx~14_combout  = (\Master_0|u_atconv|curr_state.POOL~q  & (\u_BUS|RDATA_M0[12]~5_combout  & \Master_0|curr_state.R_SRAM0~q ))

	.dataa(\Master_0|u_atconv|curr_state.POOL~q ),
	.datab(gnd),
	.datac(\u_BUS|RDATA_M0[12]~5_combout ),
	.datad(\Master_0|curr_state.R_SRAM0~q ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|mx~14_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|mx~14 .lut_mask = 16'hA000;
defparam \Master_0|u_atconv|mx~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y15_N25
dffeas \Master_0|u_atconv|mx[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|mx~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|mx~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|mx [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|mx[12] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|mx[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y14_N26
cycloneive_lcell_comb \Master_0|layer0_Q[11]~4 (
// Equation(s):
// \Master_0|layer0_Q[11]~4_combout  = (\Master_0|curr_state.R_SRAM0~q  & \u_BUS|RDATA_M0[11]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|curr_state.R_SRAM0~q ),
	.datad(\u_BUS|RDATA_M0[11]~6_combout ),
	.cin(gnd),
	.combout(\Master_0|layer0_Q[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_Q[11]~4 .lut_mask = 16'hF000;
defparam \Master_0|layer0_Q[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y14_N6
cycloneive_lcell_comb \Master_0|u_atconv|mx~13 (
// Equation(s):
// \Master_0|u_atconv|mx~13_combout  = (\Master_0|curr_state.R_SRAM0~q  & (\u_BUS|RDATA_M0[11]~6_combout  & \Master_0|u_atconv|curr_state.POOL~q ))

	.dataa(\Master_0|curr_state.R_SRAM0~q ),
	.datab(\u_BUS|RDATA_M0[11]~6_combout ),
	.datac(gnd),
	.datad(\Master_0|u_atconv|curr_state.POOL~q ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|mx~13_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|mx~13 .lut_mask = 16'h8800;
defparam \Master_0|u_atconv|mx~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y15_N5
dffeas \Master_0|u_atconv|mx[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|u_atconv|mx~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|u_atconv|mx~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|mx [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|mx[11] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|mx[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y15_N14
cycloneive_lcell_comb \Master_0|u_atconv|mx~12 (
// Equation(s):
// \Master_0|u_atconv|mx~12_combout  = (\u_BUS|RDATA_M0[10]~7_combout  & (\Master_0|u_atconv|curr_state.POOL~q  & \Master_0|curr_state.R_SRAM0~q ))

	.dataa(\u_BUS|RDATA_M0[10]~7_combout ),
	.datab(gnd),
	.datac(\Master_0|u_atconv|curr_state.POOL~q ),
	.datad(\Master_0|curr_state.R_SRAM0~q ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|mx~12_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|mx~12 .lut_mask = 16'hA000;
defparam \Master_0|u_atconv|mx~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y15_N15
dffeas \Master_0|u_atconv|mx[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|mx~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|mx~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|mx [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|mx[10] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|mx[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y15_N4
cycloneive_lcell_comb \Master_0|layer0_Q[10]~5 (
// Equation(s):
// \Master_0|layer0_Q[10]~5_combout  = (\Master_0|curr_state.R_SRAM0~q  & \u_BUS|RDATA_M0[10]~7_combout )

	.dataa(\Master_0|curr_state.R_SRAM0~q ),
	.datab(gnd),
	.datac(\u_BUS|RDATA_M0[10]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|layer0_Q[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_Q[10]~5 .lut_mask = 16'hA0A0;
defparam \Master_0|layer0_Q[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y15_N10
cycloneive_lcell_comb \Master_0|layer0_Q[9]~6 (
// Equation(s):
// \Master_0|layer0_Q[9]~6_combout  = (\Master_0|curr_state.R_SRAM0~q  & \u_BUS|RDATA_M0[9]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|curr_state.R_SRAM0~q ),
	.datad(\u_BUS|RDATA_M0[9]~8_combout ),
	.cin(gnd),
	.combout(\Master_0|layer0_Q[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_Q[9]~6 .lut_mask = 16'hF000;
defparam \Master_0|layer0_Q[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y15_N20
cycloneive_lcell_comb \Master_0|u_atconv|mx~11 (
// Equation(s):
// \Master_0|u_atconv|mx~11_combout  = (\Master_0|curr_state.R_SRAM0~q  & (\Master_0|u_atconv|curr_state.POOL~q  & \u_BUS|RDATA_M0[9]~8_combout ))

	.dataa(\Master_0|curr_state.R_SRAM0~q ),
	.datab(gnd),
	.datac(\Master_0|u_atconv|curr_state.POOL~q ),
	.datad(\u_BUS|RDATA_M0[9]~8_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|mx~11_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|mx~11 .lut_mask = 16'hA000;
defparam \Master_0|u_atconv|mx~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y15_N21
dffeas \Master_0|u_atconv|mx[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|mx~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|mx~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|mx [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|mx[9] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|mx[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N15
cycloneive_io_ibuf \SRAM_Q_L0[8]~input (
	.i(SRAM_Q_L0[8]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[8]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[8]~input .bus_hold = "false";
defparam \SRAM_Q_L0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y14_N0
cycloneive_lcell_comb \u_BUS|RDATA_M0[8]~9 (
// Equation(s):
// \u_BUS|RDATA_M0[8]~9_combout  = (\u_BUS|RDATA_M0[15]~1_combout  & ((\SRAM_Q_L0[8]~input_o ) # ((\ROM_Q_IMG[8]~input_o  & \u_BUS|ADDR_S0~12_combout )))) # (!\u_BUS|RDATA_M0[15]~1_combout  & (\ROM_Q_IMG[8]~input_o  & (\u_BUS|ADDR_S0~12_combout )))

	.dataa(\u_BUS|RDATA_M0[15]~1_combout ),
	.datab(\ROM_Q_IMG[8]~input_o ),
	.datac(\u_BUS|ADDR_S0~12_combout ),
	.datad(\SRAM_Q_L0[8]~input_o ),
	.cin(gnd),
	.combout(\u_BUS|RDATA_M0[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|RDATA_M0[8]~9 .lut_mask = 16'hEAC0;
defparam \u_BUS|RDATA_M0[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y15_N8
cycloneive_lcell_comb \Master_0|layer0_Q[8]~7 (
// Equation(s):
// \Master_0|layer0_Q[8]~7_combout  = (\Master_0|curr_state.R_SRAM0~q  & \u_BUS|RDATA_M0[8]~9_combout )

	.dataa(\Master_0|curr_state.R_SRAM0~q ),
	.datab(gnd),
	.datac(\u_BUS|RDATA_M0[8]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|layer0_Q[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_Q[8]~7 .lut_mask = 16'hA0A0;
defparam \Master_0|layer0_Q[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y15_N6
cycloneive_lcell_comb \Master_0|u_atconv|mx~10 (
// Equation(s):
// \Master_0|u_atconv|mx~10_combout  = (\Master_0|u_atconv|curr_state.POOL~q  & (\u_BUS|RDATA_M0[8]~9_combout  & \Master_0|curr_state.R_SRAM0~q ))

	.dataa(\Master_0|u_atconv|curr_state.POOL~q ),
	.datab(gnd),
	.datac(\u_BUS|RDATA_M0[8]~9_combout ),
	.datad(\Master_0|curr_state.R_SRAM0~q ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|mx~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|mx~10 .lut_mask = 16'hA000;
defparam \Master_0|u_atconv|mx~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y15_N7
dffeas \Master_0|u_atconv|mx[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|mx~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|mx~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|mx [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|mx[8] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|mx[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X77_Y13_N8
cycloneive_io_ibuf \SRAM_Q_L0[7]~input (
	.i(SRAM_Q_L0[7]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[7]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[7]~input .bus_hold = "false";
defparam \SRAM_Q_L0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y14_N14
cycloneive_lcell_comb \u_BUS|RDATA_M0[7]~10 (
// Equation(s):
// \u_BUS|RDATA_M0[7]~10_combout  = (\SRAM_Q_L0[7]~input_o  & ((\u_BUS|RDATA_M0[15]~1_combout ) # ((\ROM_Q_IMG[7]~input_o  & \u_BUS|ADDR_S0~12_combout )))) # (!\SRAM_Q_L0[7]~input_o  & (\ROM_Q_IMG[7]~input_o  & (\u_BUS|ADDR_S0~12_combout )))

	.dataa(\SRAM_Q_L0[7]~input_o ),
	.datab(\ROM_Q_IMG[7]~input_o ),
	.datac(\u_BUS|ADDR_S0~12_combout ),
	.datad(\u_BUS|RDATA_M0[15]~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|RDATA_M0[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|RDATA_M0[7]~10 .lut_mask = 16'hEAC0;
defparam \u_BUS|RDATA_M0[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y15_N0
cycloneive_lcell_comb \Master_0|u_atconv|mx~9 (
// Equation(s):
// \Master_0|u_atconv|mx~9_combout  = (\Master_0|u_atconv|curr_state.POOL~q  & (\u_BUS|RDATA_M0[7]~10_combout  & \Master_0|curr_state.R_SRAM0~q ))

	.dataa(\Master_0|u_atconv|curr_state.POOL~q ),
	.datab(gnd),
	.datac(\u_BUS|RDATA_M0[7]~10_combout ),
	.datad(\Master_0|curr_state.R_SRAM0~q ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|mx~9_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|mx~9 .lut_mask = 16'hA000;
defparam \Master_0|u_atconv|mx~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y15_N1
dffeas \Master_0|u_atconv|mx[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|mx~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|mx~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|mx [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|mx[7] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|mx[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y15_N22
cycloneive_lcell_comb \Master_0|layer0_Q[7]~8 (
// Equation(s):
// \Master_0|layer0_Q[7]~8_combout  = (\Master_0|curr_state.R_SRAM0~q  & \u_BUS|RDATA_M0[7]~10_combout )

	.dataa(\Master_0|curr_state.R_SRAM0~q ),
	.datab(gnd),
	.datac(\u_BUS|RDATA_M0[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|layer0_Q[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_Q[7]~8 .lut_mask = 16'hA0A0;
defparam \Master_0|layer0_Q[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X77_Y26_N8
cycloneive_io_ibuf \SRAM_Q_L0[6]~input (
	.i(SRAM_Q_L0[6]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[6]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[6]~input .bus_hold = "false";
defparam \SRAM_Q_L0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y15_N10
cycloneive_lcell_comb \u_BUS|RDATA_M0[6]~11 (
// Equation(s):
// \u_BUS|RDATA_M0[6]~11_combout  = (\SRAM_Q_L0[6]~input_o  & (!\Master_0|curr_state.R_ROM~q  & ((\Master_0|u_atconv|curr_state.CONV~q ) # (\Master_0|u_atconv|curr_state.POOL~q ))))

	.dataa(\SRAM_Q_L0[6]~input_o ),
	.datab(\Master_0|u_atconv|curr_state.CONV~q ),
	.datac(\Master_0|u_atconv|curr_state.POOL~q ),
	.datad(\Master_0|curr_state.R_ROM~q ),
	.cin(gnd),
	.combout(\u_BUS|RDATA_M0[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|RDATA_M0[6]~11 .lut_mask = 16'h00A8;
defparam \u_BUS|RDATA_M0[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y15_N12
cycloneive_lcell_comb \u_BUS|RDATA_M0[6]~12 (
// Equation(s):
// \u_BUS|RDATA_M0[6]~12_combout  = (\u_BUS|RDATA_M0[6]~11_combout  & ((\Master_0|ID_M~3_combout ) # ((\ROM_Q_IMG[6]~input_o  & \u_BUS|ADDR_S0~12_combout )))) # (!\u_BUS|RDATA_M0[6]~11_combout  & (\ROM_Q_IMG[6]~input_o  & ((\u_BUS|ADDR_S0~12_combout ))))

	.dataa(\u_BUS|RDATA_M0[6]~11_combout ),
	.datab(\ROM_Q_IMG[6]~input_o ),
	.datac(\Master_0|ID_M~3_combout ),
	.datad(\u_BUS|ADDR_S0~12_combout ),
	.cin(gnd),
	.combout(\u_BUS|RDATA_M0[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|RDATA_M0[6]~12 .lut_mask = 16'hECA0;
defparam \u_BUS|RDATA_M0[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y15_N30
cycloneive_lcell_comb \Master_0|layer0_Q[6]~9 (
// Equation(s):
// \Master_0|layer0_Q[6]~9_combout  = (\Master_0|curr_state.R_SRAM0~q  & \u_BUS|RDATA_M0[6]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|curr_state.R_SRAM0~q ),
	.datad(\u_BUS|RDATA_M0[6]~12_combout ),
	.cin(gnd),
	.combout(\Master_0|layer0_Q[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_Q[6]~9 .lut_mask = 16'hF000;
defparam \Master_0|layer0_Q[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y15_N30
cycloneive_lcell_comb \Master_0|u_atconv|mx~8 (
// Equation(s):
// \Master_0|u_atconv|mx~8_combout  = (\Master_0|curr_state.R_SRAM0~q  & (\u_BUS|RDATA_M0[6]~12_combout  & \Master_0|u_atconv|curr_state.POOL~q ))

	.dataa(\Master_0|curr_state.R_SRAM0~q ),
	.datab(\u_BUS|RDATA_M0[6]~12_combout ),
	.datac(\Master_0|u_atconv|curr_state.POOL~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|u_atconv|mx~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|mx~8 .lut_mask = 16'h8080;
defparam \Master_0|u_atconv|mx~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y15_N31
dffeas \Master_0|u_atconv|mx[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|mx~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|mx~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|mx [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|mx[6] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|mx[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N8
cycloneive_io_ibuf \SRAM_Q_L0[5]~input (
	.i(SRAM_Q_L0[5]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[5]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[5]~input .bus_hold = "false";
defparam \SRAM_Q_L0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y14_N24
cycloneive_lcell_comb \Master_0|u_atconv|mx~7 (
// Equation(s):
// \Master_0|u_atconv|mx~7_combout  = (\Master_0|u_atconv|mx~0_combout  & ((\u_BUS|RDATA_M0[5]~13_combout ) # ((\u_BUS|RDATA_M0[15]~1_combout  & \SRAM_Q_L0[5]~input_o ))))

	.dataa(\u_BUS|RDATA_M0[15]~1_combout ),
	.datab(\u_BUS|RDATA_M0[5]~13_combout ),
	.datac(\Master_0|u_atconv|mx~0_combout ),
	.datad(\SRAM_Q_L0[5]~input_o ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|mx~7_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|mx~7 .lut_mask = 16'hE0C0;
defparam \Master_0|u_atconv|mx~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y15_N7
dffeas \Master_0|u_atconv|mx[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|u_atconv|mx~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|u_atconv|mx~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|mx [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|mx[5] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|mx[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y14_N12
cycloneive_lcell_comb \Master_0|layer0_Q[5]~10 (
// Equation(s):
// \Master_0|layer0_Q[5]~10_combout  = (\Master_0|curr_state.R_SRAM0~q  & ((\u_BUS|RDATA_M0[5]~13_combout ) # ((\SRAM_Q_L0[5]~input_o  & \u_BUS|RDATA_M0[15]~1_combout ))))

	.dataa(\SRAM_Q_L0[5]~input_o ),
	.datab(\u_BUS|RDATA_M0[15]~1_combout ),
	.datac(\u_BUS|RDATA_M0[5]~13_combout ),
	.datad(\Master_0|curr_state.R_SRAM0~q ),
	.cin(gnd),
	.combout(\Master_0|layer0_Q[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_Q[5]~10 .lut_mask = 16'hF800;
defparam \Master_0|layer0_Q[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X73_Y0_N1
cycloneive_io_ibuf \SRAM_Q_L0[4]~input (
	.i(SRAM_Q_L0[4]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[4]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[4]~input .bus_hold = "false";
defparam \SRAM_Q_L0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y14_N10
cycloneive_lcell_comb \Master_0|u_atconv|mx~1 (
// Equation(s):
// \Master_0|u_atconv|mx~1_combout  = (\Master_0|u_atconv|mx~0_combout  & ((\u_BUS|RDATA_M0[4]~0_combout ) # ((\u_BUS|RDATA_M0[15]~1_combout  & \SRAM_Q_L0[4]~input_o ))))

	.dataa(\u_BUS|RDATA_M0[15]~1_combout ),
	.datab(\SRAM_Q_L0[4]~input_o ),
	.datac(\Master_0|u_atconv|mx~0_combout ),
	.datad(\u_BUS|RDATA_M0[4]~0_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|mx~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|mx~1 .lut_mask = 16'hF080;
defparam \Master_0|u_atconv|mx~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y15_N13
dffeas \Master_0|u_atconv|mx[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|u_atconv|mx~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|u_atconv|mx~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|mx [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|mx[4] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|mx[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y14_N6
cycloneive_lcell_comb \Master_0|layer0_Q[4]~11 (
// Equation(s):
// \Master_0|layer0_Q[4]~11_combout  = (\Master_0|curr_state.R_SRAM0~q  & ((\u_BUS|RDATA_M0[4]~0_combout ) # ((\u_BUS|RDATA_M0[15]~1_combout  & \SRAM_Q_L0[4]~input_o ))))

	.dataa(\Master_0|curr_state.R_SRAM0~q ),
	.datab(\u_BUS|RDATA_M0[15]~1_combout ),
	.datac(\SRAM_Q_L0[4]~input_o ),
	.datad(\u_BUS|RDATA_M0[4]~0_combout ),
	.cin(gnd),
	.combout(\Master_0|layer0_Q[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_Q[4]~11 .lut_mask = 16'hAA80;
defparam \Master_0|layer0_Q[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y14_N8
cycloneive_lcell_comb \Master_0|layer0_Q[3]~12 (
// Equation(s):
// \Master_0|layer0_Q[3]~12_combout  = (\Master_0|curr_state.R_SRAM0~q  & ((\u_BUS|RDATA_M0[3]~14_combout ) # ((\u_BUS|RDATA_M0[15]~1_combout  & \SRAM_Q_L0[3]~input_o ))))

	.dataa(\u_BUS|RDATA_M0[3]~14_combout ),
	.datab(\Master_0|curr_state.R_SRAM0~q ),
	.datac(\u_BUS|RDATA_M0[15]~1_combout ),
	.datad(\SRAM_Q_L0[3]~input_o ),
	.cin(gnd),
	.combout(\Master_0|layer0_Q[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_Q[3]~12 .lut_mask = 16'hC888;
defparam \Master_0|layer0_Q[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N1
cycloneive_io_ibuf \SRAM_Q_L0[2]~input (
	.i(SRAM_Q_L0[2]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[2]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[2]~input .bus_hold = "false";
defparam \SRAM_Q_L0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y14_N2
cycloneive_lcell_comb \Master_0|u_atconv|mx~4 (
// Equation(s):
// \Master_0|u_atconv|mx~4_combout  = (\Master_0|u_atconv|mx~0_combout  & ((\u_BUS|RDATA_M0[2]~15_combout ) # ((\SRAM_Q_L0[2]~input_o  & \u_BUS|RDATA_M0[15]~1_combout ))))

	.dataa(\SRAM_Q_L0[2]~input_o ),
	.datab(\Master_0|u_atconv|mx~0_combout ),
	.datac(\u_BUS|RDATA_M0[15]~1_combout ),
	.datad(\u_BUS|RDATA_M0[2]~15_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|mx~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|mx~4 .lut_mask = 16'hCC80;
defparam \Master_0|u_atconv|mx~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y14_N3
dffeas \Master_0|u_atconv|mx[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|mx~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|mx~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|mx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|mx[2] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|mx[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y14_N26
cycloneive_lcell_comb \Master_0|layer0_Q[2]~13 (
// Equation(s):
// \Master_0|layer0_Q[2]~13_combout  = (\Master_0|curr_state.R_SRAM0~q  & ((\u_BUS|RDATA_M0[2]~15_combout ) # ((\SRAM_Q_L0[2]~input_o  & \u_BUS|RDATA_M0[15]~1_combout ))))

	.dataa(\SRAM_Q_L0[2]~input_o ),
	.datab(\Master_0|curr_state.R_SRAM0~q ),
	.datac(\u_BUS|RDATA_M0[15]~1_combout ),
	.datad(\u_BUS|RDATA_M0[2]~15_combout ),
	.cin(gnd),
	.combout(\Master_0|layer0_Q[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_Q[2]~13 .lut_mask = 16'hCC80;
defparam \Master_0|layer0_Q[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N15
cycloneive_io_ibuf \SRAM_Q_L0[1]~input (
	.i(SRAM_Q_L0[1]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[1]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[1]~input .bus_hold = "false";
defparam \SRAM_Q_L0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y14_N28
cycloneive_lcell_comb \Master_0|layer0_Q[1]~14 (
// Equation(s):
// \Master_0|layer0_Q[1]~14_combout  = (\Master_0|curr_state.R_SRAM0~q  & ((\u_BUS|RDATA_M0[1]~16_combout ) # ((\SRAM_Q_L0[1]~input_o  & \u_BUS|RDATA_M0[15]~1_combout ))))

	.dataa(\SRAM_Q_L0[1]~input_o ),
	.datab(\Master_0|curr_state.R_SRAM0~q ),
	.datac(\u_BUS|RDATA_M0[15]~1_combout ),
	.datad(\u_BUS|RDATA_M0[1]~16_combout ),
	.cin(gnd),
	.combout(\Master_0|layer0_Q[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_Q[1]~14 .lut_mask = 16'hCC80;
defparam \Master_0|layer0_Q[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y14_N0
cycloneive_lcell_comb \Master_0|u_atconv|mx~5 (
// Equation(s):
// \Master_0|u_atconv|mx~5_combout  = (\Master_0|u_atconv|mx~0_combout  & ((\u_BUS|RDATA_M0[1]~16_combout ) # ((\SRAM_Q_L0[1]~input_o  & \u_BUS|RDATA_M0[15]~1_combout ))))

	.dataa(\SRAM_Q_L0[1]~input_o ),
	.datab(\Master_0|u_atconv|mx~0_combout ),
	.datac(\u_BUS|RDATA_M0[15]~1_combout ),
	.datad(\u_BUS|RDATA_M0[1]~16_combout ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|mx~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|mx~5 .lut_mask = 16'hCC80;
defparam \Master_0|u_atconv|mx~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y14_N1
dffeas \Master_0|u_atconv|mx[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|mx~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|mx~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|mx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|mx[1] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|mx[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cycloneive_io_ibuf \SRAM_Q_L0[0]~input (
	.i(SRAM_Q_L0[0]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[0]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[0]~input .bus_hold = "false";
defparam \SRAM_Q_L0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y14_N14
cycloneive_lcell_comb \Master_0|u_atconv|mx~6 (
// Equation(s):
// \Master_0|u_atconv|mx~6_combout  = (\Master_0|u_atconv|mx~0_combout  & ((\u_BUS|RDATA_M0[0]~17_combout ) # ((\u_BUS|RDATA_M0[15]~1_combout  & \SRAM_Q_L0[0]~input_o ))))

	.dataa(\u_BUS|RDATA_M0[0]~17_combout ),
	.datab(\Master_0|u_atconv|mx~0_combout ),
	.datac(\u_BUS|RDATA_M0[15]~1_combout ),
	.datad(\SRAM_Q_L0[0]~input_o ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|mx~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|mx~6 .lut_mask = 16'hC888;
defparam \Master_0|u_atconv|mx~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y14_N15
dffeas \Master_0|u_atconv|mx[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|mx~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|mx~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|mx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|mx[0] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|mx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y14_N22
cycloneive_lcell_comb \Master_0|layer0_Q[0]~15 (
// Equation(s):
// \Master_0|layer0_Q[0]~15_combout  = (\Master_0|curr_state.R_SRAM0~q  & ((\u_BUS|RDATA_M0[0]~17_combout ) # ((\SRAM_Q_L0[0]~input_o  & \u_BUS|RDATA_M0[15]~1_combout ))))

	.dataa(\SRAM_Q_L0[0]~input_o ),
	.datab(\u_BUS|RDATA_M0[15]~1_combout ),
	.datac(\Master_0|curr_state.R_SRAM0~q ),
	.datad(\u_BUS|RDATA_M0[0]~17_combout ),
	.cin(gnd),
	.combout(\Master_0|layer0_Q[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_Q[0]~15 .lut_mask = 16'hF080;
defparam \Master_0|layer0_Q[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N0
cycloneive_lcell_comb \Master_0|u_atconv|LessThan4~1 (
// Equation(s):
// \Master_0|u_atconv|LessThan4~1_cout  = CARRY((!\Master_0|u_atconv|mx [0] & \Master_0|layer0_Q[0]~15_combout ))

	.dataa(\Master_0|u_atconv|mx [0]),
	.datab(\Master_0|layer0_Q[0]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Master_0|u_atconv|LessThan4~1_cout ));
// synopsys translate_off
defparam \Master_0|u_atconv|LessThan4~1 .lut_mask = 16'h0044;
defparam \Master_0|u_atconv|LessThan4~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N2
cycloneive_lcell_comb \Master_0|u_atconv|LessThan4~3 (
// Equation(s):
// \Master_0|u_atconv|LessThan4~3_cout  = CARRY((\Master_0|layer0_Q[1]~14_combout  & (\Master_0|u_atconv|mx [1] & !\Master_0|u_atconv|LessThan4~1_cout )) # (!\Master_0|layer0_Q[1]~14_combout  & ((\Master_0|u_atconv|mx [1]) # 
// (!\Master_0|u_atconv|LessThan4~1_cout ))))

	.dataa(\Master_0|layer0_Q[1]~14_combout ),
	.datab(\Master_0|u_atconv|mx [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|LessThan4~1_cout ),
	.combout(),
	.cout(\Master_0|u_atconv|LessThan4~3_cout ));
// synopsys translate_off
defparam \Master_0|u_atconv|LessThan4~3 .lut_mask = 16'h004D;
defparam \Master_0|u_atconv|LessThan4~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N4
cycloneive_lcell_comb \Master_0|u_atconv|LessThan4~5 (
// Equation(s):
// \Master_0|u_atconv|LessThan4~5_cout  = CARRY((\Master_0|u_atconv|mx [2] & (\Master_0|layer0_Q[2]~13_combout  & !\Master_0|u_atconv|LessThan4~3_cout )) # (!\Master_0|u_atconv|mx [2] & ((\Master_0|layer0_Q[2]~13_combout ) # 
// (!\Master_0|u_atconv|LessThan4~3_cout ))))

	.dataa(\Master_0|u_atconv|mx [2]),
	.datab(\Master_0|layer0_Q[2]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|LessThan4~3_cout ),
	.combout(),
	.cout(\Master_0|u_atconv|LessThan4~5_cout ));
// synopsys translate_off
defparam \Master_0|u_atconv|LessThan4~5 .lut_mask = 16'h004D;
defparam \Master_0|u_atconv|LessThan4~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N6
cycloneive_lcell_comb \Master_0|u_atconv|LessThan4~7 (
// Equation(s):
// \Master_0|u_atconv|LessThan4~7_cout  = CARRY((\Master_0|layer0_Q[3]~12_combout  & (\Master_0|u_atconv|mx [3] & !\Master_0|u_atconv|LessThan4~5_cout )) # (!\Master_0|layer0_Q[3]~12_combout  & ((\Master_0|u_atconv|mx [3]) # 
// (!\Master_0|u_atconv|LessThan4~5_cout ))))

	.dataa(\Master_0|layer0_Q[3]~12_combout ),
	.datab(\Master_0|u_atconv|mx [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|LessThan4~5_cout ),
	.combout(),
	.cout(\Master_0|u_atconv|LessThan4~7_cout ));
// synopsys translate_off
defparam \Master_0|u_atconv|LessThan4~7 .lut_mask = 16'h004D;
defparam \Master_0|u_atconv|LessThan4~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N8
cycloneive_lcell_comb \Master_0|u_atconv|LessThan4~9 (
// Equation(s):
// \Master_0|u_atconv|LessThan4~9_cout  = CARRY((\Master_0|u_atconv|mx [4] & (\Master_0|layer0_Q[4]~11_combout  & !\Master_0|u_atconv|LessThan4~7_cout )) # (!\Master_0|u_atconv|mx [4] & ((\Master_0|layer0_Q[4]~11_combout ) # 
// (!\Master_0|u_atconv|LessThan4~7_cout ))))

	.dataa(\Master_0|u_atconv|mx [4]),
	.datab(\Master_0|layer0_Q[4]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|LessThan4~7_cout ),
	.combout(),
	.cout(\Master_0|u_atconv|LessThan4~9_cout ));
// synopsys translate_off
defparam \Master_0|u_atconv|LessThan4~9 .lut_mask = 16'h004D;
defparam \Master_0|u_atconv|LessThan4~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N10
cycloneive_lcell_comb \Master_0|u_atconv|LessThan4~11 (
// Equation(s):
// \Master_0|u_atconv|LessThan4~11_cout  = CARRY((\Master_0|u_atconv|mx [5] & ((!\Master_0|u_atconv|LessThan4~9_cout ) # (!\Master_0|layer0_Q[5]~10_combout ))) # (!\Master_0|u_atconv|mx [5] & (!\Master_0|layer0_Q[5]~10_combout  & 
// !\Master_0|u_atconv|LessThan4~9_cout )))

	.dataa(\Master_0|u_atconv|mx [5]),
	.datab(\Master_0|layer0_Q[5]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|LessThan4~9_cout ),
	.combout(),
	.cout(\Master_0|u_atconv|LessThan4~11_cout ));
// synopsys translate_off
defparam \Master_0|u_atconv|LessThan4~11 .lut_mask = 16'h002B;
defparam \Master_0|u_atconv|LessThan4~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N12
cycloneive_lcell_comb \Master_0|u_atconv|LessThan4~13 (
// Equation(s):
// \Master_0|u_atconv|LessThan4~13_cout  = CARRY((\Master_0|layer0_Q[6]~9_combout  & ((!\Master_0|u_atconv|LessThan4~11_cout ) # (!\Master_0|u_atconv|mx [6]))) # (!\Master_0|layer0_Q[6]~9_combout  & (!\Master_0|u_atconv|mx [6] & 
// !\Master_0|u_atconv|LessThan4~11_cout )))

	.dataa(\Master_0|layer0_Q[6]~9_combout ),
	.datab(\Master_0|u_atconv|mx [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|LessThan4~11_cout ),
	.combout(),
	.cout(\Master_0|u_atconv|LessThan4~13_cout ));
// synopsys translate_off
defparam \Master_0|u_atconv|LessThan4~13 .lut_mask = 16'h002B;
defparam \Master_0|u_atconv|LessThan4~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N14
cycloneive_lcell_comb \Master_0|u_atconv|LessThan4~15 (
// Equation(s):
// \Master_0|u_atconv|LessThan4~15_cout  = CARRY((\Master_0|u_atconv|mx [7] & ((!\Master_0|u_atconv|LessThan4~13_cout ) # (!\Master_0|layer0_Q[7]~8_combout ))) # (!\Master_0|u_atconv|mx [7] & (!\Master_0|layer0_Q[7]~8_combout  & 
// !\Master_0|u_atconv|LessThan4~13_cout )))

	.dataa(\Master_0|u_atconv|mx [7]),
	.datab(\Master_0|layer0_Q[7]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|LessThan4~13_cout ),
	.combout(),
	.cout(\Master_0|u_atconv|LessThan4~15_cout ));
// synopsys translate_off
defparam \Master_0|u_atconv|LessThan4~15 .lut_mask = 16'h002B;
defparam \Master_0|u_atconv|LessThan4~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N16
cycloneive_lcell_comb \Master_0|u_atconv|LessThan4~17 (
// Equation(s):
// \Master_0|u_atconv|LessThan4~17_cout  = CARRY((\Master_0|layer0_Q[8]~7_combout  & ((!\Master_0|u_atconv|LessThan4~15_cout ) # (!\Master_0|u_atconv|mx [8]))) # (!\Master_0|layer0_Q[8]~7_combout  & (!\Master_0|u_atconv|mx [8] & 
// !\Master_0|u_atconv|LessThan4~15_cout )))

	.dataa(\Master_0|layer0_Q[8]~7_combout ),
	.datab(\Master_0|u_atconv|mx [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|LessThan4~15_cout ),
	.combout(),
	.cout(\Master_0|u_atconv|LessThan4~17_cout ));
// synopsys translate_off
defparam \Master_0|u_atconv|LessThan4~17 .lut_mask = 16'h002B;
defparam \Master_0|u_atconv|LessThan4~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N18
cycloneive_lcell_comb \Master_0|u_atconv|LessThan4~19 (
// Equation(s):
// \Master_0|u_atconv|LessThan4~19_cout  = CARRY((\Master_0|layer0_Q[9]~6_combout  & (\Master_0|u_atconv|mx [9] & !\Master_0|u_atconv|LessThan4~17_cout )) # (!\Master_0|layer0_Q[9]~6_combout  & ((\Master_0|u_atconv|mx [9]) # 
// (!\Master_0|u_atconv|LessThan4~17_cout ))))

	.dataa(\Master_0|layer0_Q[9]~6_combout ),
	.datab(\Master_0|u_atconv|mx [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|LessThan4~17_cout ),
	.combout(),
	.cout(\Master_0|u_atconv|LessThan4~19_cout ));
// synopsys translate_off
defparam \Master_0|u_atconv|LessThan4~19 .lut_mask = 16'h004D;
defparam \Master_0|u_atconv|LessThan4~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N20
cycloneive_lcell_comb \Master_0|u_atconv|LessThan4~21 (
// Equation(s):
// \Master_0|u_atconv|LessThan4~21_cout  = CARRY((\Master_0|u_atconv|mx [10] & (\Master_0|layer0_Q[10]~5_combout  & !\Master_0|u_atconv|LessThan4~19_cout )) # (!\Master_0|u_atconv|mx [10] & ((\Master_0|layer0_Q[10]~5_combout ) # 
// (!\Master_0|u_atconv|LessThan4~19_cout ))))

	.dataa(\Master_0|u_atconv|mx [10]),
	.datab(\Master_0|layer0_Q[10]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|LessThan4~19_cout ),
	.combout(),
	.cout(\Master_0|u_atconv|LessThan4~21_cout ));
// synopsys translate_off
defparam \Master_0|u_atconv|LessThan4~21 .lut_mask = 16'h004D;
defparam \Master_0|u_atconv|LessThan4~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N22
cycloneive_lcell_comb \Master_0|u_atconv|LessThan4~23 (
// Equation(s):
// \Master_0|u_atconv|LessThan4~23_cout  = CARRY((\Master_0|layer0_Q[11]~4_combout  & (\Master_0|u_atconv|mx [11] & !\Master_0|u_atconv|LessThan4~21_cout )) # (!\Master_0|layer0_Q[11]~4_combout  & ((\Master_0|u_atconv|mx [11]) # 
// (!\Master_0|u_atconv|LessThan4~21_cout ))))

	.dataa(\Master_0|layer0_Q[11]~4_combout ),
	.datab(\Master_0|u_atconv|mx [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|LessThan4~21_cout ),
	.combout(),
	.cout(\Master_0|u_atconv|LessThan4~23_cout ));
// synopsys translate_off
defparam \Master_0|u_atconv|LessThan4~23 .lut_mask = 16'h004D;
defparam \Master_0|u_atconv|LessThan4~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N24
cycloneive_lcell_comb \Master_0|u_atconv|LessThan4~25 (
// Equation(s):
// \Master_0|u_atconv|LessThan4~25_cout  = CARRY((\Master_0|layer0_Q[12]~3_combout  & ((!\Master_0|u_atconv|LessThan4~23_cout ) # (!\Master_0|u_atconv|mx [12]))) # (!\Master_0|layer0_Q[12]~3_combout  & (!\Master_0|u_atconv|mx [12] & 
// !\Master_0|u_atconv|LessThan4~23_cout )))

	.dataa(\Master_0|layer0_Q[12]~3_combout ),
	.datab(\Master_0|u_atconv|mx [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|LessThan4~23_cout ),
	.combout(),
	.cout(\Master_0|u_atconv|LessThan4~25_cout ));
// synopsys translate_off
defparam \Master_0|u_atconv|LessThan4~25 .lut_mask = 16'h002B;
defparam \Master_0|u_atconv|LessThan4~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N26
cycloneive_lcell_comb \Master_0|u_atconv|LessThan4~27 (
// Equation(s):
// \Master_0|u_atconv|LessThan4~27_cout  = CARRY((\Master_0|layer0_Q[13]~2_combout  & (\Master_0|u_atconv|mx [13] & !\Master_0|u_atconv|LessThan4~25_cout )) # (!\Master_0|layer0_Q[13]~2_combout  & ((\Master_0|u_atconv|mx [13]) # 
// (!\Master_0|u_atconv|LessThan4~25_cout ))))

	.dataa(\Master_0|layer0_Q[13]~2_combout ),
	.datab(\Master_0|u_atconv|mx [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|LessThan4~25_cout ),
	.combout(),
	.cout(\Master_0|u_atconv|LessThan4~27_cout ));
// synopsys translate_off
defparam \Master_0|u_atconv|LessThan4~27 .lut_mask = 16'h004D;
defparam \Master_0|u_atconv|LessThan4~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N28
cycloneive_lcell_comb \Master_0|u_atconv|LessThan4~29 (
// Equation(s):
// \Master_0|u_atconv|LessThan4~29_cout  = CARRY((\Master_0|layer0_Q[14]~1_combout  & ((!\Master_0|u_atconv|LessThan4~27_cout ) # (!\Master_0|u_atconv|mx [14]))) # (!\Master_0|layer0_Q[14]~1_combout  & (!\Master_0|u_atconv|mx [14] & 
// !\Master_0|u_atconv|LessThan4~27_cout )))

	.dataa(\Master_0|layer0_Q[14]~1_combout ),
	.datab(\Master_0|u_atconv|mx [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|LessThan4~27_cout ),
	.combout(),
	.cout(\Master_0|u_atconv|LessThan4~29_cout ));
// synopsys translate_off
defparam \Master_0|u_atconv|LessThan4~29 .lut_mask = 16'h002B;
defparam \Master_0|u_atconv|LessThan4~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y15_N30
cycloneive_lcell_comb \Master_0|u_atconv|LessThan4~30 (
// Equation(s):
// \Master_0|u_atconv|LessThan4~30_combout  = (\Master_0|u_atconv|mx [15] & (\Master_0|u_atconv|LessThan4~29_cout  & \Master_0|layer0_Q[15]~0_combout )) # (!\Master_0|u_atconv|mx [15] & ((\Master_0|u_atconv|LessThan4~29_cout ) # 
// (\Master_0|layer0_Q[15]~0_combout )))

	.dataa(\Master_0|u_atconv|mx [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|layer0_Q[15]~0_combout ),
	.cin(\Master_0|u_atconv|LessThan4~29_cout ),
	.combout(\Master_0|u_atconv|LessThan4~30_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|LessThan4~30 .lut_mask = 16'hF550;
defparam \Master_0|u_atconv|LessThan4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y15_N12
cycloneive_lcell_comb \Master_0|u_atconv|mx~2 (
// Equation(s):
// \Master_0|u_atconv|mx~2_combout  = (\Master_0|u_atconv|curr_state.POOL~q  & (\Master_0|u_atconv|LessThan4~30_combout )) # (!\Master_0|u_atconv|curr_state.POOL~q  & ((\Master_0|u_atconv|curr_state.POOL_WRITE~q )))

	.dataa(\Master_0|u_atconv|curr_state.POOL~q ),
	.datab(\Master_0|u_atconv|LessThan4~30_combout ),
	.datac(gnd),
	.datad(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.cin(gnd),
	.combout(\Master_0|u_atconv|mx~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|mx~2 .lut_mask = 16'hDD88;
defparam \Master_0|u_atconv|mx~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y14_N17
dffeas \Master_0|u_atconv|mx[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|u_atconv|mx~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|u_atconv|mx~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|u_atconv|mx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|u_atconv|mx[3] .is_wysiwyg = "true";
defparam \Master_0|u_atconv|mx[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y14_N20
cycloneive_lcell_comb \Master_0|u_atconv|WideOr0~0 (
// Equation(s):
// \Master_0|u_atconv|WideOr0~0_combout  = (\Master_0|u_atconv|mx [3]) # ((\Master_0|u_atconv|mx [2]) # ((\Master_0|u_atconv|mx [0]) # (\Master_0|u_atconv|mx [1])))

	.dataa(\Master_0|u_atconv|mx [3]),
	.datab(\Master_0|u_atconv|mx [2]),
	.datac(\Master_0|u_atconv|mx [0]),
	.datad(\Master_0|u_atconv|mx [1]),
	.cin(gnd),
	.combout(\Master_0|u_atconv|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \Master_0|u_atconv|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y15_N4
cycloneive_lcell_comb \Master_0|u_atconv|layer1_D[4]~0 (
// Equation(s):
// \Master_0|u_atconv|layer1_D[4]~0_combout  = (\Master_0|u_atconv|WideOr0~0_combout  & (\Master_0|u_atconv|mx [4] $ (VCC))) # (!\Master_0|u_atconv|WideOr0~0_combout  & (\Master_0|u_atconv|mx [4] & VCC))
// \Master_0|u_atconv|layer1_D[4]~1  = CARRY((\Master_0|u_atconv|WideOr0~0_combout  & \Master_0|u_atconv|mx [4]))

	.dataa(\Master_0|u_atconv|WideOr0~0_combout ),
	.datab(\Master_0|u_atconv|mx [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|u_atconv|layer1_D[4]~0_combout ),
	.cout(\Master_0|u_atconv|layer1_D[4]~1 ));
// synopsys translate_off
defparam \Master_0|u_atconv|layer1_D[4]~0 .lut_mask = 16'h6688;
defparam \Master_0|u_atconv|layer1_D[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N20
cycloneive_lcell_comb \Master_0|WDATA_M[4]~0 (
// Equation(s):
// \Master_0|WDATA_M[4]~0_combout  = (\Master_0|curr_state.W_SRAM0~q  & (\Master_0|u_atconv|out_data[15]~26_combout )) # (!\Master_0|curr_state.W_SRAM0~q  & ((\Master_0|curr_state.W_SRAM1~q )))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|out_data[15]~26_combout ),
	.datac(\Master_0|curr_state.W_SRAM0~q ),
	.datad(\Master_0|curr_state.W_SRAM1~q ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[4]~0 .lut_mask = 16'hCFC0;
defparam \Master_0|WDATA_M[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y15_N28
cycloneive_lcell_comb \Master_0|WDATA_M[4]~1 (
// Equation(s):
// \Master_0|WDATA_M[4]~1_combout  = (\Master_0|WDATA_M[4]~0_combout  & ((\Master_0|curr_state.W_SRAM0~q  & (\Master_0|u_atconv|out_data[4]~4_combout )) # (!\Master_0|curr_state.W_SRAM0~q  & ((\Master_0|u_atconv|layer1_D[4]~0_combout )))))

	.dataa(\Master_0|curr_state.W_SRAM0~q ),
	.datab(\Master_0|u_atconv|out_data[4]~4_combout ),
	.datac(\Master_0|u_atconv|layer1_D[4]~0_combout ),
	.datad(\Master_0|WDATA_M[4]~0_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[4]~1 .lut_mask = 16'hD800;
defparam \Master_0|WDATA_M[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N0
cycloneive_lcell_comb \Slave_1|SRAM_D[4]~26 (
// Equation(s):
// \Slave_1|SRAM_D[4]~26_combout  = (\Master_0|WDATA_M[4]~1_combout  & (\u_BUS|Equal1~0_combout  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q ) # (\Master_0|u_atconv|curr_state.POOL_WRITE~q ))))

	.dataa(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datab(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.datac(\Master_0|WDATA_M[4]~1_combout ),
	.datad(\u_BUS|Equal1~0_combout ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_D[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_D[4]~26 .lut_mask = 16'hE000;
defparam \Slave_1|SRAM_D[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y15_N6
cycloneive_lcell_comb \Master_0|u_atconv|layer1_D[5]~2 (
// Equation(s):
// \Master_0|u_atconv|layer1_D[5]~2_combout  = (\Master_0|u_atconv|mx [5] & (!\Master_0|u_atconv|layer1_D[4]~1 )) # (!\Master_0|u_atconv|mx [5] & ((\Master_0|u_atconv|layer1_D[4]~1 ) # (GND)))
// \Master_0|u_atconv|layer1_D[5]~3  = CARRY((!\Master_0|u_atconv|layer1_D[4]~1 ) # (!\Master_0|u_atconv|mx [5]))

	.dataa(\Master_0|u_atconv|mx [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|layer1_D[4]~1 ),
	.combout(\Master_0|u_atconv|layer1_D[5]~2_combout ),
	.cout(\Master_0|u_atconv|layer1_D[5]~3 ));
// synopsys translate_off
defparam \Master_0|u_atconv|layer1_D[5]~2 .lut_mask = 16'h5A5F;
defparam \Master_0|u_atconv|layer1_D[5]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y15_N30
cycloneive_lcell_comb \Master_0|WDATA_M[5]~2 (
// Equation(s):
// \Master_0|WDATA_M[5]~2_combout  = (\Master_0|WDATA_M[4]~0_combout  & ((\Master_0|curr_state.W_SRAM0~q  & (\Master_0|u_atconv|out_data[5]~6_combout )) # (!\Master_0|curr_state.W_SRAM0~q  & ((\Master_0|u_atconv|layer1_D[5]~2_combout )))))

	.dataa(\Master_0|u_atconv|out_data[5]~6_combout ),
	.datab(\Master_0|WDATA_M[4]~0_combout ),
	.datac(\Master_0|curr_state.W_SRAM0~q ),
	.datad(\Master_0|u_atconv|layer1_D[5]~2_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[5]~2 .lut_mask = 16'h8C80;
defparam \Master_0|WDATA_M[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N20
cycloneive_lcell_comb \Slave_1|SRAM_D[5]~27 (
// Equation(s):
// \Slave_1|SRAM_D[5]~27_combout  = (\u_BUS|Equal1~0_combout  & (\Master_0|WDATA_M[5]~2_combout  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q ) # (\Master_0|u_atconv|curr_state.POOL_WRITE~q ))))

	.dataa(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datab(\u_BUS|Equal1~0_combout ),
	.datac(\Master_0|WDATA_M[5]~2_combout ),
	.datad(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_D[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_D[5]~27 .lut_mask = 16'hC080;
defparam \Slave_1|SRAM_D[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y15_N8
cycloneive_lcell_comb \Master_0|u_atconv|layer1_D[6]~4 (
// Equation(s):
// \Master_0|u_atconv|layer1_D[6]~4_combout  = (\Master_0|u_atconv|mx [6] & (\Master_0|u_atconv|layer1_D[5]~3  $ (GND))) # (!\Master_0|u_atconv|mx [6] & (!\Master_0|u_atconv|layer1_D[5]~3  & VCC))
// \Master_0|u_atconv|layer1_D[6]~5  = CARRY((\Master_0|u_atconv|mx [6] & !\Master_0|u_atconv|layer1_D[5]~3 ))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|mx [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|layer1_D[5]~3 ),
	.combout(\Master_0|u_atconv|layer1_D[6]~4_combout ),
	.cout(\Master_0|u_atconv|layer1_D[6]~5 ));
// synopsys translate_off
defparam \Master_0|u_atconv|layer1_D[6]~4 .lut_mask = 16'hC30C;
defparam \Master_0|u_atconv|layer1_D[6]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N8
cycloneive_lcell_comb \Master_0|WDATA_M[6]~3 (
// Equation(s):
// \Master_0|WDATA_M[6]~3_combout  = (\Master_0|WDATA_M[4]~0_combout  & ((\Master_0|curr_state.W_SRAM0~q  & ((\Master_0|u_atconv|out_data[6]~8_combout ))) # (!\Master_0|curr_state.W_SRAM0~q  & (\Master_0|u_atconv|layer1_D[6]~4_combout ))))

	.dataa(\Master_0|curr_state.W_SRAM0~q ),
	.datab(\Master_0|u_atconv|layer1_D[6]~4_combout ),
	.datac(\Master_0|u_atconv|out_data[6]~8_combout ),
	.datad(\Master_0|WDATA_M[4]~0_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[6]~3 .lut_mask = 16'hE400;
defparam \Master_0|WDATA_M[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N22
cycloneive_lcell_comb \Slave_1|SRAM_D[6]~28 (
// Equation(s):
// \Slave_1|SRAM_D[6]~28_combout  = (\u_BUS|Equal1~0_combout  & (\Master_0|WDATA_M[6]~3_combout  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q ) # (\Master_0|u_atconv|curr_state.POOL_WRITE~q ))))

	.dataa(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datab(\u_BUS|Equal1~0_combout ),
	.datac(\Master_0|WDATA_M[6]~3_combout ),
	.datad(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_D[6]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_D[6]~28 .lut_mask = 16'hC080;
defparam \Slave_1|SRAM_D[6]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y15_N10
cycloneive_lcell_comb \Master_0|u_atconv|layer1_D[7]~6 (
// Equation(s):
// \Master_0|u_atconv|layer1_D[7]~6_combout  = (\Master_0|u_atconv|mx [7] & (!\Master_0|u_atconv|layer1_D[6]~5 )) # (!\Master_0|u_atconv|mx [7] & ((\Master_0|u_atconv|layer1_D[6]~5 ) # (GND)))
// \Master_0|u_atconv|layer1_D[7]~7  = CARRY((!\Master_0|u_atconv|layer1_D[6]~5 ) # (!\Master_0|u_atconv|mx [7]))

	.dataa(\Master_0|u_atconv|mx [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|layer1_D[6]~5 ),
	.combout(\Master_0|u_atconv|layer1_D[7]~6_combout ),
	.cout(\Master_0|u_atconv|layer1_D[7]~7 ));
// synopsys translate_off
defparam \Master_0|u_atconv|layer1_D[7]~6 .lut_mask = 16'h5A5F;
defparam \Master_0|u_atconv|layer1_D[7]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y15_N0
cycloneive_lcell_comb \Master_0|WDATA_M[7]~4 (
// Equation(s):
// \Master_0|WDATA_M[7]~4_combout  = (\Master_0|WDATA_M[4]~0_combout  & ((\Master_0|curr_state.W_SRAM0~q  & ((\Master_0|u_atconv|out_data[7]~10_combout ))) # (!\Master_0|curr_state.W_SRAM0~q  & (\Master_0|u_atconv|layer1_D[7]~6_combout ))))

	.dataa(\Master_0|u_atconv|layer1_D[7]~6_combout ),
	.datab(\Master_0|u_atconv|out_data[7]~10_combout ),
	.datac(\Master_0|curr_state.W_SRAM0~q ),
	.datad(\Master_0|WDATA_M[4]~0_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[7]~4 .lut_mask = 16'hCA00;
defparam \Master_0|WDATA_M[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N4
cycloneive_lcell_comb \Slave_1|SRAM_D[7]~29 (
// Equation(s):
// \Slave_1|SRAM_D[7]~29_combout  = (\u_BUS|Equal1~0_combout  & (\Master_0|WDATA_M[7]~4_combout  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q ) # (\Master_0|u_atconv|curr_state.POOL_WRITE~q ))))

	.dataa(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datab(\u_BUS|Equal1~0_combout ),
	.datac(\Master_0|WDATA_M[7]~4_combout ),
	.datad(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_D[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_D[7]~29 .lut_mask = 16'hC080;
defparam \Slave_1|SRAM_D[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y15_N12
cycloneive_lcell_comb \Master_0|u_atconv|layer1_D[8]~8 (
// Equation(s):
// \Master_0|u_atconv|layer1_D[8]~8_combout  = (\Master_0|u_atconv|mx [8] & (\Master_0|u_atconv|layer1_D[7]~7  $ (GND))) # (!\Master_0|u_atconv|mx [8] & (!\Master_0|u_atconv|layer1_D[7]~7  & VCC))
// \Master_0|u_atconv|layer1_D[8]~9  = CARRY((\Master_0|u_atconv|mx [8] & !\Master_0|u_atconv|layer1_D[7]~7 ))

	.dataa(\Master_0|u_atconv|mx [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|layer1_D[7]~7 ),
	.combout(\Master_0|u_atconv|layer1_D[8]~8_combout ),
	.cout(\Master_0|u_atconv|layer1_D[8]~9 ));
// synopsys translate_off
defparam \Master_0|u_atconv|layer1_D[8]~8 .lut_mask = 16'hA50A;
defparam \Master_0|u_atconv|layer1_D[8]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N30
cycloneive_lcell_comb \Master_0|WDATA_M[8]~5 (
// Equation(s):
// \Master_0|WDATA_M[8]~5_combout  = (\Master_0|WDATA_M[4]~0_combout  & ((\Master_0|curr_state.W_SRAM0~q  & (\Master_0|u_atconv|out_data[8]~12_combout )) # (!\Master_0|curr_state.W_SRAM0~q  & ((\Master_0|u_atconv|layer1_D[8]~8_combout )))))

	.dataa(\Master_0|curr_state.W_SRAM0~q ),
	.datab(\Master_0|u_atconv|out_data[8]~12_combout ),
	.datac(\Master_0|u_atconv|layer1_D[8]~8_combout ),
	.datad(\Master_0|WDATA_M[4]~0_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[8]~5 .lut_mask = 16'hD800;
defparam \Master_0|WDATA_M[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N10
cycloneive_lcell_comb \Slave_1|SRAM_D[8]~30 (
// Equation(s):
// \Slave_1|SRAM_D[8]~30_combout  = (\u_BUS|Equal1~0_combout  & (\Master_0|WDATA_M[8]~5_combout  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q ) # (\Master_0|u_atconv|curr_state.POOL_WRITE~q ))))

	.dataa(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datab(\u_BUS|Equal1~0_combout ),
	.datac(\Master_0|WDATA_M[8]~5_combout ),
	.datad(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_D[8]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_D[8]~30 .lut_mask = 16'hC080;
defparam \Slave_1|SRAM_D[8]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y15_N14
cycloneive_lcell_comb \Master_0|u_atconv|layer1_D[9]~10 (
// Equation(s):
// \Master_0|u_atconv|layer1_D[9]~10_combout  = (\Master_0|u_atconv|mx [9] & (!\Master_0|u_atconv|layer1_D[8]~9 )) # (!\Master_0|u_atconv|mx [9] & ((\Master_0|u_atconv|layer1_D[8]~9 ) # (GND)))
// \Master_0|u_atconv|layer1_D[9]~11  = CARRY((!\Master_0|u_atconv|layer1_D[8]~9 ) # (!\Master_0|u_atconv|mx [9]))

	.dataa(\Master_0|u_atconv|mx [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|layer1_D[8]~9 ),
	.combout(\Master_0|u_atconv|layer1_D[9]~10_combout ),
	.cout(\Master_0|u_atconv|layer1_D[9]~11 ));
// synopsys translate_off
defparam \Master_0|u_atconv|layer1_D[9]~10 .lut_mask = 16'h5A5F;
defparam \Master_0|u_atconv|layer1_D[9]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y15_N2
cycloneive_lcell_comb \Master_0|WDATA_M[9]~6 (
// Equation(s):
// \Master_0|WDATA_M[9]~6_combout  = (\Master_0|WDATA_M[4]~0_combout  & ((\Master_0|curr_state.W_SRAM0~q  & (\Master_0|u_atconv|out_data[9]~14_combout )) # (!\Master_0|curr_state.W_SRAM0~q  & ((\Master_0|u_atconv|layer1_D[9]~10_combout )))))

	.dataa(\Master_0|curr_state.W_SRAM0~q ),
	.datab(\Master_0|u_atconv|out_data[9]~14_combout ),
	.datac(\Master_0|u_atconv|layer1_D[9]~10_combout ),
	.datad(\Master_0|WDATA_M[4]~0_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[9]~6 .lut_mask = 16'hD800;
defparam \Master_0|WDATA_M[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N14
cycloneive_lcell_comb \Slave_1|SRAM_D[9]~31 (
// Equation(s):
// \Slave_1|SRAM_D[9]~31_combout  = (\u_BUS|Equal1~0_combout  & (\Master_0|WDATA_M[9]~6_combout  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q ) # (\Master_0|u_atconv|curr_state.POOL_WRITE~q ))))

	.dataa(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datab(\u_BUS|Equal1~0_combout ),
	.datac(\Master_0|WDATA_M[9]~6_combout ),
	.datad(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_D[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_D[9]~31 .lut_mask = 16'hC080;
defparam \Slave_1|SRAM_D[9]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y15_N16
cycloneive_lcell_comb \Master_0|u_atconv|layer1_D[10]~12 (
// Equation(s):
// \Master_0|u_atconv|layer1_D[10]~12_combout  = (\Master_0|u_atconv|mx [10] & (\Master_0|u_atconv|layer1_D[9]~11  $ (GND))) # (!\Master_0|u_atconv|mx [10] & (!\Master_0|u_atconv|layer1_D[9]~11  & VCC))
// \Master_0|u_atconv|layer1_D[10]~13  = CARRY((\Master_0|u_atconv|mx [10] & !\Master_0|u_atconv|layer1_D[9]~11 ))

	.dataa(\Master_0|u_atconv|mx [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|layer1_D[9]~11 ),
	.combout(\Master_0|u_atconv|layer1_D[10]~12_combout ),
	.cout(\Master_0|u_atconv|layer1_D[10]~13 ));
// synopsys translate_off
defparam \Master_0|u_atconv|layer1_D[10]~12 .lut_mask = 16'hA50A;
defparam \Master_0|u_atconv|layer1_D[10]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N26
cycloneive_lcell_comb \Master_0|WDATA_M[10]~7 (
// Equation(s):
// \Master_0|WDATA_M[10]~7_combout  = (\Master_0|WDATA_M[4]~0_combout  & ((\Master_0|curr_state.W_SRAM0~q  & ((\Master_0|u_atconv|out_data[10]~16_combout ))) # (!\Master_0|curr_state.W_SRAM0~q  & (\Master_0|u_atconv|layer1_D[10]~12_combout ))))

	.dataa(\Master_0|u_atconv|layer1_D[10]~12_combout ),
	.datab(\Master_0|u_atconv|out_data[10]~16_combout ),
	.datac(\Master_0|curr_state.W_SRAM0~q ),
	.datad(\Master_0|WDATA_M[4]~0_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[10]~7 .lut_mask = 16'hCA00;
defparam \Master_0|WDATA_M[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N16
cycloneive_lcell_comb \Slave_1|SRAM_D[10]~32 (
// Equation(s):
// \Slave_1|SRAM_D[10]~32_combout  = (\u_BUS|Equal1~0_combout  & (\Master_0|WDATA_M[10]~7_combout  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q ) # (\Master_0|u_atconv|curr_state.POOL_WRITE~q ))))

	.dataa(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datab(\u_BUS|Equal1~0_combout ),
	.datac(\Master_0|WDATA_M[10]~7_combout ),
	.datad(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_D[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_D[10]~32 .lut_mask = 16'hC080;
defparam \Slave_1|SRAM_D[10]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y15_N18
cycloneive_lcell_comb \Master_0|u_atconv|layer1_D[11]~14 (
// Equation(s):
// \Master_0|u_atconv|layer1_D[11]~14_combout  = (\Master_0|u_atconv|mx [11] & (!\Master_0|u_atconv|layer1_D[10]~13 )) # (!\Master_0|u_atconv|mx [11] & ((\Master_0|u_atconv|layer1_D[10]~13 ) # (GND)))
// \Master_0|u_atconv|layer1_D[11]~15  = CARRY((!\Master_0|u_atconv|layer1_D[10]~13 ) # (!\Master_0|u_atconv|mx [11]))

	.dataa(\Master_0|u_atconv|mx [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|layer1_D[10]~13 ),
	.combout(\Master_0|u_atconv|layer1_D[11]~14_combout ),
	.cout(\Master_0|u_atconv|layer1_D[11]~15 ));
// synopsys translate_off
defparam \Master_0|u_atconv|layer1_D[11]~14 .lut_mask = 16'h5A5F;
defparam \Master_0|u_atconv|layer1_D[11]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N8
cycloneive_lcell_comb \Master_0|WDATA_M[11]~8 (
// Equation(s):
// \Master_0|WDATA_M[11]~8_combout  = (\Master_0|WDATA_M[4]~0_combout  & ((\Master_0|curr_state.W_SRAM0~q  & (\Master_0|u_atconv|out_data[11]~18_combout )) # (!\Master_0|curr_state.W_SRAM0~q  & ((\Master_0|u_atconv|layer1_D[11]~14_combout )))))

	.dataa(\Master_0|u_atconv|out_data[11]~18_combout ),
	.datab(\Master_0|u_atconv|layer1_D[11]~14_combout ),
	.datac(\Master_0|curr_state.W_SRAM0~q ),
	.datad(\Master_0|WDATA_M[4]~0_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[11]~8 .lut_mask = 16'hAC00;
defparam \Master_0|WDATA_M[11]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N30
cycloneive_lcell_comb \Slave_1|SRAM_D[11]~33 (
// Equation(s):
// \Slave_1|SRAM_D[11]~33_combout  = (\Master_0|WDATA_M[11]~8_combout  & (\u_BUS|Equal1~0_combout  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q ) # (\Master_0|u_atconv|curr_state.POOL_WRITE~q ))))

	.dataa(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datab(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.datac(\Master_0|WDATA_M[11]~8_combout ),
	.datad(\u_BUS|Equal1~0_combout ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_D[11]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_D[11]~33 .lut_mask = 16'hE000;
defparam \Slave_1|SRAM_D[11]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y15_N20
cycloneive_lcell_comb \Master_0|u_atconv|layer1_D[12]~16 (
// Equation(s):
// \Master_0|u_atconv|layer1_D[12]~16_combout  = (\Master_0|u_atconv|mx [12] & (\Master_0|u_atconv|layer1_D[11]~15  $ (GND))) # (!\Master_0|u_atconv|mx [12] & (!\Master_0|u_atconv|layer1_D[11]~15  & VCC))
// \Master_0|u_atconv|layer1_D[12]~17  = CARRY((\Master_0|u_atconv|mx [12] & !\Master_0|u_atconv|layer1_D[11]~15 ))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|mx [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|layer1_D[11]~15 ),
	.combout(\Master_0|u_atconv|layer1_D[12]~16_combout ),
	.cout(\Master_0|u_atconv|layer1_D[12]~17 ));
// synopsys translate_off
defparam \Master_0|u_atconv|layer1_D[12]~16 .lut_mask = 16'hC30C;
defparam \Master_0|u_atconv|layer1_D[12]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N12
cycloneive_lcell_comb \Master_0|WDATA_M[12]~9 (
// Equation(s):
// \Master_0|WDATA_M[12]~9_combout  = (\Master_0|WDATA_M[4]~0_combout  & ((\Master_0|curr_state.W_SRAM0~q  & (\Master_0|u_atconv|out_data[12]~20_combout )) # (!\Master_0|curr_state.W_SRAM0~q  & ((\Master_0|u_atconv|layer1_D[12]~16_combout )))))

	.dataa(\Master_0|curr_state.W_SRAM0~q ),
	.datab(\Master_0|u_atconv|out_data[12]~20_combout ),
	.datac(\Master_0|u_atconv|layer1_D[12]~16_combout ),
	.datad(\Master_0|WDATA_M[4]~0_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[12]~9 .lut_mask = 16'hD800;
defparam \Master_0|WDATA_M[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N24
cycloneive_lcell_comb \Slave_1|SRAM_D[12]~34 (
// Equation(s):
// \Slave_1|SRAM_D[12]~34_combout  = (\Master_0|WDATA_M[12]~9_combout  & (\u_BUS|Equal1~0_combout  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q ) # (\Master_0|u_atconv|curr_state.POOL_WRITE~q ))))

	.dataa(\Master_0|WDATA_M[12]~9_combout ),
	.datab(\u_BUS|Equal1~0_combout ),
	.datac(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datad(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_D[12]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_D[12]~34 .lut_mask = 16'h8880;
defparam \Slave_1|SRAM_D[12]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y15_N22
cycloneive_lcell_comb \Master_0|u_atconv|layer1_D[13]~18 (
// Equation(s):
// \Master_0|u_atconv|layer1_D[13]~18_combout  = (\Master_0|u_atconv|mx [13] & (!\Master_0|u_atconv|layer1_D[12]~17 )) # (!\Master_0|u_atconv|mx [13] & ((\Master_0|u_atconv|layer1_D[12]~17 ) # (GND)))
// \Master_0|u_atconv|layer1_D[13]~19  = CARRY((!\Master_0|u_atconv|layer1_D[12]~17 ) # (!\Master_0|u_atconv|mx [13]))

	.dataa(\Master_0|u_atconv|mx [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|layer1_D[12]~17 ),
	.combout(\Master_0|u_atconv|layer1_D[13]~18_combout ),
	.cout(\Master_0|u_atconv|layer1_D[13]~19 ));
// synopsys translate_off
defparam \Master_0|u_atconv|layer1_D[13]~18 .lut_mask = 16'h5A5F;
defparam \Master_0|u_atconv|layer1_D[13]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N22
cycloneive_lcell_comb \Master_0|WDATA_M[13]~10 (
// Equation(s):
// \Master_0|WDATA_M[13]~10_combout  = (\Master_0|WDATA_M[4]~0_combout  & ((\Master_0|curr_state.W_SRAM0~q  & ((\Master_0|u_atconv|out_data[13]~22_combout ))) # (!\Master_0|curr_state.W_SRAM0~q  & (\Master_0|u_atconv|layer1_D[13]~18_combout ))))

	.dataa(\Master_0|u_atconv|layer1_D[13]~18_combout ),
	.datab(\Master_0|u_atconv|out_data[13]~22_combout ),
	.datac(\Master_0|curr_state.W_SRAM0~q ),
	.datad(\Master_0|WDATA_M[4]~0_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[13]~10 .lut_mask = 16'hCA00;
defparam \Master_0|WDATA_M[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N24
cycloneive_lcell_comb \Slave_1|SRAM_D[13]~35 (
// Equation(s):
// \Slave_1|SRAM_D[13]~35_combout  = (\u_BUS|Equal1~0_combout  & (\Master_0|WDATA_M[13]~10_combout  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q ) # (\Master_0|u_atconv|curr_state.POOL_WRITE~q ))))

	.dataa(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datab(\u_BUS|Equal1~0_combout ),
	.datac(\Master_0|WDATA_M[13]~10_combout ),
	.datad(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_D[13]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_D[13]~35 .lut_mask = 16'hC080;
defparam \Slave_1|SRAM_D[13]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y15_N24
cycloneive_lcell_comb \Master_0|u_atconv|layer1_D[14]~20 (
// Equation(s):
// \Master_0|u_atconv|layer1_D[14]~20_combout  = (\Master_0|u_atconv|mx [14] & (\Master_0|u_atconv|layer1_D[13]~19  $ (GND))) # (!\Master_0|u_atconv|mx [14] & (!\Master_0|u_atconv|layer1_D[13]~19  & VCC))
// \Master_0|u_atconv|layer1_D[14]~21  = CARRY((\Master_0|u_atconv|mx [14] & !\Master_0|u_atconv|layer1_D[13]~19 ))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|mx [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|u_atconv|layer1_D[13]~19 ),
	.combout(\Master_0|u_atconv|layer1_D[14]~20_combout ),
	.cout(\Master_0|u_atconv|layer1_D[14]~21 ));
// synopsys translate_off
defparam \Master_0|u_atconv|layer1_D[14]~20 .lut_mask = 16'hC30C;
defparam \Master_0|u_atconv|layer1_D[14]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N26
cycloneive_lcell_comb \Master_0|WDATA_M[14]~11 (
// Equation(s):
// \Master_0|WDATA_M[14]~11_combout  = (\Master_0|WDATA_M[4]~0_combout  & ((\Master_0|curr_state.W_SRAM0~q  & (\Master_0|u_atconv|out_data[14]~24_combout )) # (!\Master_0|curr_state.W_SRAM0~q  & ((\Master_0|u_atconv|layer1_D[14]~20_combout )))))

	.dataa(\Master_0|curr_state.W_SRAM0~q ),
	.datab(\Master_0|u_atconv|out_data[14]~24_combout ),
	.datac(\Master_0|u_atconv|layer1_D[14]~20_combout ),
	.datad(\Master_0|WDATA_M[4]~0_combout ),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[14]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[14]~11 .lut_mask = 16'hD800;
defparam \Master_0|WDATA_M[14]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N6
cycloneive_lcell_comb \Slave_1|SRAM_D[14]~36 (
// Equation(s):
// \Slave_1|SRAM_D[14]~36_combout  = (\Master_0|WDATA_M[14]~11_combout  & (\u_BUS|Equal1~0_combout  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q ) # (\Master_0|u_atconv|curr_state.POOL_WRITE~q ))))

	.dataa(\Master_0|WDATA_M[14]~11_combout ),
	.datab(\u_BUS|Equal1~0_combout ),
	.datac(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datad(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_D[14]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_D[14]~36 .lut_mask = 16'h8880;
defparam \Slave_1|SRAM_D[14]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N24
cycloneive_lcell_comb \u_BUS|RVALID_S1~0 (
// Equation(s):
// \u_BUS|RVALID_S1~0_combout  = (\u_BUS|Equal1~0_combout  & ((\Master_0|u_atconv|curr_state.CONV~q ) # (\Master_0|u_atconv|curr_state.POOL~q )))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|curr_state.CONV~q ),
	.datac(\Master_0|u_atconv|curr_state.POOL~q ),
	.datad(\u_BUS|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|RVALID_S1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|RVALID_S1~0 .lut_mask = 16'hFC00;
defparam \u_BUS|RVALID_S1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N0
cycloneive_lcell_comb \Slave_2|SRAM_A[0]~18 (
// Equation(s):
// \Slave_2|SRAM_A[0]~18_combout  = (\Master_0|ADDR_M[0]~4_combout  & (\Master_0|curr_state.W_SRAM1~q  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q ) # (\Master_0|u_atconv|curr_state.POOL_WRITE~q ))))

	.dataa(\Master_0|ADDR_M[0]~4_combout ),
	.datab(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datac(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.datad(\Master_0|curr_state.W_SRAM1~q ),
	.cin(gnd),
	.combout(\Slave_2|SRAM_A[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|SRAM_A[0]~18 .lut_mask = 16'hA800;
defparam \Slave_2|SRAM_A[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N14
cycloneive_lcell_comb \Slave_2|SRAM_A[1]~19 (
// Equation(s):
// \Slave_2|SRAM_A[1]~19_combout  = (\Master_0|curr_state.W_SRAM1~q  & (\Master_0|ADDR_M[1]~7_combout  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q ) # (\Master_0|u_atconv|curr_state.POOL_WRITE~q ))))

	.dataa(\Master_0|curr_state.W_SRAM1~q ),
	.datab(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datac(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.datad(\Master_0|ADDR_M[1]~7_combout ),
	.cin(gnd),
	.combout(\Slave_2|SRAM_A[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|SRAM_A[1]~19 .lut_mask = 16'hA800;
defparam \Slave_2|SRAM_A[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N20
cycloneive_lcell_comb \Slave_2|SRAM_A[2]~20 (
// Equation(s):
// \Slave_2|SRAM_A[2]~20_combout  = (\Master_0|ADDR_M[2]~10_combout  & (\Master_0|curr_state.W_SRAM1~q  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q ) # (\Master_0|u_atconv|curr_state.POOL_WRITE~q ))))

	.dataa(\Master_0|ADDR_M[2]~10_combout ),
	.datab(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datac(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.datad(\Master_0|curr_state.W_SRAM1~q ),
	.cin(gnd),
	.combout(\Slave_2|SRAM_A[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|SRAM_A[2]~20 .lut_mask = 16'hA800;
defparam \Slave_2|SRAM_A[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N2
cycloneive_lcell_comb \Slave_2|SRAM_A[3]~21 (
// Equation(s):
// \Slave_2|SRAM_A[3]~21_combout  = (\Master_0|ADDR_M[3]~13_combout  & (\Master_0|curr_state.W_SRAM1~q  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q ) # (\Master_0|u_atconv|curr_state.POOL_WRITE~q ))))

	.dataa(\Master_0|ADDR_M[3]~13_combout ),
	.datab(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datac(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.datad(\Master_0|curr_state.W_SRAM1~q ),
	.cin(gnd),
	.combout(\Slave_2|SRAM_A[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|SRAM_A[3]~21 .lut_mask = 16'hA800;
defparam \Slave_2|SRAM_A[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N16
cycloneive_lcell_comb \Slave_2|SRAM_A[4]~22 (
// Equation(s):
// \Slave_2|SRAM_A[4]~22_combout  = (\Master_0|curr_state.W_SRAM1~q  & (\Master_0|ADDR_M[4]~16_combout  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q ) # (\Master_0|u_atconv|curr_state.POOL_WRITE~q ))))

	.dataa(\Master_0|curr_state.W_SRAM1~q ),
	.datab(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datac(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.datad(\Master_0|ADDR_M[4]~16_combout ),
	.cin(gnd),
	.combout(\Slave_2|SRAM_A[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|SRAM_A[4]~22 .lut_mask = 16'hA800;
defparam \Slave_2|SRAM_A[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N22
cycloneive_lcell_comb \Slave_2|SRAM_A[5]~23 (
// Equation(s):
// \Slave_2|SRAM_A[5]~23_combout  = (\Master_0|ADDR_M[5]~19_combout  & (\Master_0|curr_state.W_SRAM1~q  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q ) # (\Master_0|u_atconv|curr_state.POOL_WRITE~q ))))

	.dataa(\Master_0|ADDR_M[5]~19_combout ),
	.datab(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datac(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.datad(\Master_0|curr_state.W_SRAM1~q ),
	.cin(gnd),
	.combout(\Slave_2|SRAM_A[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|SRAM_A[5]~23 .lut_mask = 16'hA800;
defparam \Slave_2|SRAM_A[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N10
cycloneive_lcell_comb \u_BUS|ADDR_S2~0 (
// Equation(s):
// \u_BUS|ADDR_S2~0_combout  = (\Master_0|curr_state.W_SRAM1~q  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q ) # (\Master_0|u_atconv|curr_state.POOL_WRITE~q )))

	.dataa(gnd),
	.datab(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datac(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.datad(\Master_0|curr_state.W_SRAM1~q ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S2~0 .lut_mask = 16'hFC00;
defparam \u_BUS|ADDR_S2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N26
cycloneive_lcell_comb \Slave_2|SRAM_A[6]~12 (
// Equation(s):
// \Slave_2|SRAM_A[6]~12_combout  = (\u_BUS|ADDR_S2~0_combout  & ((\Master_0|curr_state.R_ROM~q  & ((\Master_0|u_atconv|Add0~1_combout ))) # (!\Master_0|curr_state.R_ROM~q  & (\Master_0|u_atconv|Add0~3_combout ))))

	.dataa(\Master_0|u_atconv|Add0~3_combout ),
	.datab(\Master_0|curr_state.R_ROM~q ),
	.datac(\Master_0|u_atconv|Add0~1_combout ),
	.datad(\u_BUS|ADDR_S2~0_combout ),
	.cin(gnd),
	.combout(\Slave_2|SRAM_A[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|SRAM_A[6]~12 .lut_mask = 16'hE200;
defparam \Slave_2|SRAM_A[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N20
cycloneive_lcell_comb \Slave_2|SRAM_A[7]~13 (
// Equation(s):
// \Slave_2|SRAM_A[7]~13_combout  = (\u_BUS|ADDR_S2~0_combout  & ((\Master_0|curr_state.R_ROM~q  & ((\Master_0|u_atconv|Add0~4_combout ))) # (!\Master_0|curr_state.R_ROM~q  & (\Master_0|u_atconv|Add0~6_combout ))))

	.dataa(\u_BUS|ADDR_S2~0_combout ),
	.datab(\Master_0|u_atconv|Add0~6_combout ),
	.datac(\Master_0|curr_state.R_ROM~q ),
	.datad(\Master_0|u_atconv|Add0~4_combout ),
	.cin(gnd),
	.combout(\Slave_2|SRAM_A[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|SRAM_A[7]~13 .lut_mask = 16'hA808;
defparam \Slave_2|SRAM_A[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N6
cycloneive_lcell_comb \Slave_2|SRAM_A[8]~14 (
// Equation(s):
// \Slave_2|SRAM_A[8]~14_combout  = (\u_BUS|ADDR_S2~0_combout  & ((\Master_0|curr_state.R_ROM~q  & (\Master_0|u_atconv|Add0~7_combout )) # (!\Master_0|curr_state.R_ROM~q  & ((\Master_0|u_atconv|Add0~9_combout )))))

	.dataa(\Master_0|u_atconv|Add0~7_combout ),
	.datab(\Master_0|u_atconv|Add0~9_combout ),
	.datac(\Master_0|curr_state.R_ROM~q ),
	.datad(\u_BUS|ADDR_S2~0_combout ),
	.cin(gnd),
	.combout(\Slave_2|SRAM_A[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|SRAM_A[8]~14 .lut_mask = 16'hAC00;
defparam \Slave_2|SRAM_A[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N4
cycloneive_lcell_comb \Slave_2|SRAM_A[9]~15 (
// Equation(s):
// \Slave_2|SRAM_A[9]~15_combout  = (\u_BUS|ADDR_S2~0_combout  & ((\Master_0|curr_state.R_ROM~q  & ((\Master_0|u_atconv|Add0~10_combout ))) # (!\Master_0|curr_state.R_ROM~q  & (\Master_0|u_atconv|Add0~12_combout ))))

	.dataa(\Master_0|u_atconv|Add0~12_combout ),
	.datab(\u_BUS|ADDR_S2~0_combout ),
	.datac(\Master_0|u_atconv|Add0~10_combout ),
	.datad(\Master_0|curr_state.R_ROM~q ),
	.cin(gnd),
	.combout(\Slave_2|SRAM_A[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|SRAM_A[9]~15 .lut_mask = 16'hC088;
defparam \Slave_2|SRAM_A[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N12
cycloneive_lcell_comb \Slave_2|SRAM_A[10]~16 (
// Equation(s):
// \Slave_2|SRAM_A[10]~16_combout  = (\u_BUS|ADDR_S2~0_combout  & ((\Master_0|curr_state.R_ROM~q  & (\Master_0|u_atconv|Add0~13_combout )) # (!\Master_0|curr_state.R_ROM~q  & ((\Master_0|u_atconv|Add0~15_combout )))))

	.dataa(\Master_0|u_atconv|Add0~13_combout ),
	.datab(\Master_0|u_atconv|Add0~15_combout ),
	.datac(\Master_0|curr_state.R_ROM~q ),
	.datad(\u_BUS|ADDR_S2~0_combout ),
	.cin(gnd),
	.combout(\Slave_2|SRAM_A[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|SRAM_A[10]~16 .lut_mask = 16'hAC00;
defparam \Slave_2|SRAM_A[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N2
cycloneive_lcell_comb \Slave_2|SRAM_A[11]~17 (
// Equation(s):
// \Slave_2|SRAM_A[11]~17_combout  = (\u_BUS|ADDR_S2~0_combout  & ((\Master_0|curr_state.R_ROM~q  & ((\Master_0|u_atconv|Add0~16_combout ))) # (!\Master_0|curr_state.R_ROM~q  & (\Master_0|u_atconv|Add0~18_combout ))))

	.dataa(\Master_0|u_atconv|Add0~18_combout ),
	.datab(\Master_0|curr_state.R_ROM~q ),
	.datac(\Master_0|u_atconv|Add0~16_combout ),
	.datad(\u_BUS|ADDR_S2~0_combout ),
	.cin(gnd),
	.combout(\Slave_2|SRAM_A[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|SRAM_A[11]~17 .lut_mask = 16'hE200;
defparam \Slave_2|SRAM_A[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N6
cycloneive_lcell_comb \Slave_2|SRAM_D[4]~24 (
// Equation(s):
// \Slave_2|SRAM_D[4]~24_combout  = (\Master_0|WDATA_M[4]~1_combout  & (\Master_0|curr_state.W_SRAM1~q  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q ) # (\Master_0|u_atconv|curr_state.POOL_WRITE~q ))))

	.dataa(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datab(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.datac(\Master_0|WDATA_M[4]~1_combout ),
	.datad(\Master_0|curr_state.W_SRAM1~q ),
	.cin(gnd),
	.combout(\Slave_2|SRAM_D[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|SRAM_D[4]~24 .lut_mask = 16'hE000;
defparam \Slave_2|SRAM_D[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N28
cycloneive_lcell_comb \Slave_2|SRAM_D[5]~25 (
// Equation(s):
// \Slave_2|SRAM_D[5]~25_combout  = (\Master_0|curr_state.W_SRAM1~q  & (\Master_0|WDATA_M[5]~2_combout  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q ) # (\Master_0|u_atconv|curr_state.POOL_WRITE~q ))))

	.dataa(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datab(\Master_0|curr_state.W_SRAM1~q ),
	.datac(\Master_0|WDATA_M[5]~2_combout ),
	.datad(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.cin(gnd),
	.combout(\Slave_2|SRAM_D[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|SRAM_D[5]~25 .lut_mask = 16'hC080;
defparam \Slave_2|SRAM_D[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N14
cycloneive_lcell_comb \Slave_2|SRAM_D[6]~26 (
// Equation(s):
// \Slave_2|SRAM_D[6]~26_combout  = (\Master_0|curr_state.W_SRAM1~q  & (\Master_0|WDATA_M[6]~3_combout  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q ) # (\Master_0|u_atconv|curr_state.POOL_WRITE~q ))))

	.dataa(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datab(\Master_0|curr_state.W_SRAM1~q ),
	.datac(\Master_0|WDATA_M[6]~3_combout ),
	.datad(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.cin(gnd),
	.combout(\Slave_2|SRAM_D[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|SRAM_D[6]~26 .lut_mask = 16'hC080;
defparam \Slave_2|SRAM_D[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N0
cycloneive_lcell_comb \Slave_2|SRAM_D[7]~27 (
// Equation(s):
// \Slave_2|SRAM_D[7]~27_combout  = (\Master_0|curr_state.W_SRAM1~q  & (\Master_0|WDATA_M[7]~4_combout  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q ) # (\Master_0|u_atconv|curr_state.POOL_WRITE~q ))))

	.dataa(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datab(\Master_0|curr_state.W_SRAM1~q ),
	.datac(\Master_0|WDATA_M[7]~4_combout ),
	.datad(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.cin(gnd),
	.combout(\Slave_2|SRAM_D[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|SRAM_D[7]~27 .lut_mask = 16'hC080;
defparam \Slave_2|SRAM_D[7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N18
cycloneive_lcell_comb \Slave_2|SRAM_D[8]~28 (
// Equation(s):
// \Slave_2|SRAM_D[8]~28_combout  = (\Master_0|curr_state.W_SRAM1~q  & (\Master_0|WDATA_M[8]~5_combout  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q ) # (\Master_0|u_atconv|curr_state.POOL_WRITE~q ))))

	.dataa(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datab(\Master_0|curr_state.W_SRAM1~q ),
	.datac(\Master_0|WDATA_M[8]~5_combout ),
	.datad(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.cin(gnd),
	.combout(\Slave_2|SRAM_D[8]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|SRAM_D[8]~28 .lut_mask = 16'hC080;
defparam \Slave_2|SRAM_D[8]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N12
cycloneive_lcell_comb \Slave_2|SRAM_D[9]~29 (
// Equation(s):
// \Slave_2|SRAM_D[9]~29_combout  = (\Master_0|WDATA_M[9]~6_combout  & (\Master_0|curr_state.W_SRAM1~q  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q ) # (\Master_0|u_atconv|curr_state.POOL_WRITE~q ))))

	.dataa(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datab(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.datac(\Master_0|WDATA_M[9]~6_combout ),
	.datad(\Master_0|curr_state.W_SRAM1~q ),
	.cin(gnd),
	.combout(\Slave_2|SRAM_D[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|SRAM_D[9]~29 .lut_mask = 16'hE000;
defparam \Slave_2|SRAM_D[9]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N2
cycloneive_lcell_comb \Slave_2|SRAM_D[10]~30 (
// Equation(s):
// \Slave_2|SRAM_D[10]~30_combout  = (\Master_0|WDATA_M[10]~7_combout  & (\Master_0|curr_state.W_SRAM1~q  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q ) # (\Master_0|u_atconv|curr_state.POOL_WRITE~q ))))

	.dataa(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datab(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.datac(\Master_0|WDATA_M[10]~7_combout ),
	.datad(\Master_0|curr_state.W_SRAM1~q ),
	.cin(gnd),
	.combout(\Slave_2|SRAM_D[10]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|SRAM_D[10]~30 .lut_mask = 16'hE000;
defparam \Slave_2|SRAM_D[10]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N28
cycloneive_lcell_comb \Slave_2|SRAM_D[11]~31 (
// Equation(s):
// \Slave_2|SRAM_D[11]~31_combout  = (\Master_0|curr_state.W_SRAM1~q  & (\Master_0|WDATA_M[11]~8_combout  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q ) # (\Master_0|u_atconv|curr_state.POOL_WRITE~q ))))

	.dataa(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datab(\Master_0|curr_state.W_SRAM1~q ),
	.datac(\Master_0|WDATA_M[11]~8_combout ),
	.datad(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.cin(gnd),
	.combout(\Slave_2|SRAM_D[11]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|SRAM_D[11]~31 .lut_mask = 16'hC080;
defparam \Slave_2|SRAM_D[11]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N16
cycloneive_lcell_comb \Slave_2|SRAM_D[12]~32 (
// Equation(s):
// \Slave_2|SRAM_D[12]~32_combout  = (\Master_0|WDATA_M[12]~9_combout  & (\Master_0|curr_state.W_SRAM1~q  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q ) # (\Master_0|u_atconv|curr_state.POOL_WRITE~q ))))

	.dataa(\Master_0|WDATA_M[12]~9_combout ),
	.datab(\Master_0|curr_state.W_SRAM1~q ),
	.datac(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datad(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.cin(gnd),
	.combout(\Slave_2|SRAM_D[12]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|SRAM_D[12]~32 .lut_mask = 16'h8880;
defparam \Slave_2|SRAM_D[12]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N10
cycloneive_lcell_comb \Slave_2|SRAM_D[13]~33 (
// Equation(s):
// \Slave_2|SRAM_D[13]~33_combout  = (\Master_0|WDATA_M[13]~10_combout  & (\Master_0|curr_state.W_SRAM1~q  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q ) # (\Master_0|u_atconv|curr_state.POOL_WRITE~q ))))

	.dataa(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datab(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.datac(\Master_0|WDATA_M[13]~10_combout ),
	.datad(\Master_0|curr_state.W_SRAM1~q ),
	.cin(gnd),
	.combout(\Slave_2|SRAM_D[13]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|SRAM_D[13]~33 .lut_mask = 16'hE000;
defparam \Slave_2|SRAM_D[13]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y13_N2
cycloneive_lcell_comb \Slave_2|SRAM_D[14]~34 (
// Equation(s):
// \Slave_2|SRAM_D[14]~34_combout  = (\Master_0|WDATA_M[14]~11_combout  & (\Master_0|curr_state.W_SRAM1~q  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q ) # (\Master_0|u_atconv|curr_state.POOL_WRITE~q ))))

	.dataa(\Master_0|WDATA_M[14]~11_combout ),
	.datab(\Master_0|curr_state.W_SRAM1~q ),
	.datac(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datad(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.cin(gnd),
	.combout(\Slave_2|SRAM_D[14]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|SRAM_D[14]~34 .lut_mask = 16'h8880;
defparam \Slave_2|SRAM_D[14]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y15_N26
cycloneive_lcell_comb \Master_0|u_atconv|layer1_D[15]~22 (
// Equation(s):
// \Master_0|u_atconv|layer1_D[15]~22_combout  = \Master_0|u_atconv|layer1_D[14]~21  $ (\Master_0|u_atconv|mx [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|u_atconv|mx [15]),
	.cin(\Master_0|u_atconv|layer1_D[14]~21 ),
	.combout(\Master_0|u_atconv|layer1_D[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|u_atconv|layer1_D[15]~22 .lut_mask = 16'h0FF0;
defparam \Master_0|u_atconv|layer1_D[15]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y15_N4
cycloneive_lcell_comb \Slave_2|SRAM_D[15]~35 (
// Equation(s):
// \Slave_2|SRAM_D[15]~35_combout  = (\Master_0|u_atconv|layer1_D[15]~22_combout  & (\Master_0|curr_state.W_SRAM1~q  & ((\Master_0|u_atconv|curr_state.CONV_WRITE~q ) # (\Master_0|u_atconv|curr_state.POOL_WRITE~q ))))

	.dataa(\Master_0|u_atconv|curr_state.CONV_WRITE~q ),
	.datab(\Master_0|u_atconv|curr_state.POOL_WRITE~q ),
	.datac(\Master_0|u_atconv|layer1_D[15]~22_combout ),
	.datad(\Master_0|curr_state.W_SRAM1~q ),
	.cin(gnd),
	.combout(\Slave_2|SRAM_D[15]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|SRAM_D[15]~35 .lut_mask = 16'hE000;
defparam \Slave_2|SRAM_D[15]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N14
cycloneive_lcell_comb \u_BUS|ADDR_S0[0]~19 (
// Equation(s):
// \u_BUS|ADDR_S0[0]~19_combout  = (\Master_0|ADDR_M[0]~4_combout  & (\Master_0|curr_state.R_ROM~q  & ((\Master_0|u_atconv|curr_state.CONV~q ) # (\Master_0|u_atconv|curr_state.POOL~q ))))

	.dataa(\Master_0|ADDR_M[0]~4_combout ),
	.datab(\Master_0|curr_state.R_ROM~q ),
	.datac(\Master_0|u_atconv|curr_state.CONV~q ),
	.datad(\Master_0|u_atconv|curr_state.POOL~q ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[0]~19 .lut_mask = 16'h8880;
defparam \u_BUS|ADDR_S0[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N6
cycloneive_lcell_comb \u_BUS|ADDR_S0[1]~20 (
// Equation(s):
// \u_BUS|ADDR_S0[1]~20_combout  = (\Master_0|curr_state.R_ROM~q  & (\Master_0|ADDR_M[1]~7_combout  & ((\Master_0|u_atconv|curr_state.POOL~q ) # (\Master_0|u_atconv|curr_state.CONV~q ))))

	.dataa(\Master_0|curr_state.R_ROM~q ),
	.datab(\Master_0|ADDR_M[1]~7_combout ),
	.datac(\Master_0|u_atconv|curr_state.POOL~q ),
	.datad(\Master_0|u_atconv|curr_state.CONV~q ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[1]~20 .lut_mask = 16'h8880;
defparam \u_BUS|ADDR_S0[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N12
cycloneive_lcell_comb \u_BUS|ADDR_S0[2]~21 (
// Equation(s):
// \u_BUS|ADDR_S0[2]~21_combout  = (\Master_0|curr_state.R_ROM~q  & (\Master_0|ADDR_M[2]~10_combout  & ((\Master_0|u_atconv|curr_state.POOL~q ) # (\Master_0|u_atconv|curr_state.CONV~q ))))

	.dataa(\Master_0|curr_state.R_ROM~q ),
	.datab(\Master_0|u_atconv|curr_state.POOL~q ),
	.datac(\Master_0|ADDR_M[2]~10_combout ),
	.datad(\Master_0|u_atconv|curr_state.CONV~q ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[2]~21 .lut_mask = 16'hA080;
defparam \u_BUS|ADDR_S0[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N12
cycloneive_lcell_comb \u_BUS|ADDR_S0[3]~22 (
// Equation(s):
// \u_BUS|ADDR_S0[3]~22_combout  = (\Master_0|curr_state.R_ROM~q  & (\Master_0|ADDR_M[3]~13_combout  & ((\Master_0|u_atconv|curr_state.POOL~q ) # (\Master_0|u_atconv|curr_state.CONV~q ))))

	.dataa(\Master_0|u_atconv|curr_state.POOL~q ),
	.datab(\Master_0|curr_state.R_ROM~q ),
	.datac(\Master_0|u_atconv|curr_state.CONV~q ),
	.datad(\Master_0|ADDR_M[3]~13_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[3]~22 .lut_mask = 16'hC800;
defparam \u_BUS|ADDR_S0[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N22
cycloneive_lcell_comb \u_BUS|ADDR_S0[4]~23 (
// Equation(s):
// \u_BUS|ADDR_S0[4]~23_combout  = (\Master_0|curr_state.R_ROM~q  & (\Master_0|ADDR_M[4]~16_combout  & ((\Master_0|u_atconv|curr_state.POOL~q ) # (\Master_0|u_atconv|curr_state.CONV~q ))))

	.dataa(\Master_0|curr_state.R_ROM~q ),
	.datab(\Master_0|ADDR_M[4]~16_combout ),
	.datac(\Master_0|u_atconv|curr_state.POOL~q ),
	.datad(\Master_0|u_atconv|curr_state.CONV~q ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[4]~23 .lut_mask = 16'h8880;
defparam \u_BUS|ADDR_S0[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y16_N26
cycloneive_lcell_comb \u_BUS|ADDR_S0[5]~24 (
// Equation(s):
// \u_BUS|ADDR_S0[5]~24_combout  = (\Master_0|curr_state.R_ROM~q  & (\Master_0|ADDR_M[5]~19_combout  & ((\Master_0|u_atconv|curr_state.POOL~q ) # (\Master_0|u_atconv|curr_state.CONV~q ))))

	.dataa(\Master_0|u_atconv|curr_state.POOL~q ),
	.datab(\Master_0|curr_state.R_ROM~q ),
	.datac(\Master_0|u_atconv|curr_state.CONV~q ),
	.datad(\Master_0|ADDR_M[5]~19_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[5]~24 .lut_mask = 16'hC800;
defparam \u_BUS|ADDR_S0[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N16
cycloneive_lcell_comb \u_BUS|ADDR_S0[6]~13 (
// Equation(s):
// \u_BUS|ADDR_S0[6]~13_combout  = (\u_BUS|ADDR_S0~12_combout  & ((\Master_0|curr_state.R_ROM~q  & (\Master_0|u_atconv|Add0~1_combout )) # (!\Master_0|curr_state.R_ROM~q  & ((\Master_0|u_atconv|Add0~3_combout )))))

	.dataa(\u_BUS|ADDR_S0~12_combout ),
	.datab(\Master_0|curr_state.R_ROM~q ),
	.datac(\Master_0|u_atconv|Add0~1_combout ),
	.datad(\Master_0|u_atconv|Add0~3_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[6]~13 .lut_mask = 16'hA280;
defparam \u_BUS|ADDR_S0[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N18
cycloneive_lcell_comb \u_BUS|ADDR_S0[7]~14 (
// Equation(s):
// \u_BUS|ADDR_S0[7]~14_combout  = (\u_BUS|ADDR_S0~12_combout  & ((\Master_0|curr_state.R_ROM~q  & ((\Master_0|u_atconv|Add0~4_combout ))) # (!\Master_0|curr_state.R_ROM~q  & (\Master_0|u_atconv|Add0~6_combout ))))

	.dataa(\u_BUS|ADDR_S0~12_combout ),
	.datab(\Master_0|u_atconv|Add0~6_combout ),
	.datac(\Master_0|curr_state.R_ROM~q ),
	.datad(\Master_0|u_atconv|Add0~4_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[7]~14 .lut_mask = 16'hA808;
defparam \u_BUS|ADDR_S0[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N4
cycloneive_lcell_comb \u_BUS|ADDR_S0[8]~15 (
// Equation(s):
// \u_BUS|ADDR_S0[8]~15_combout  = (\u_BUS|ADDR_S0~12_combout  & ((\Master_0|curr_state.R_ROM~q  & ((\Master_0|u_atconv|Add0~7_combout ))) # (!\Master_0|curr_state.R_ROM~q  & (\Master_0|u_atconv|Add0~9_combout ))))

	.dataa(\u_BUS|ADDR_S0~12_combout ),
	.datab(\Master_0|u_atconv|Add0~9_combout ),
	.datac(\Master_0|curr_state.R_ROM~q ),
	.datad(\Master_0|u_atconv|Add0~7_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[8]~15 .lut_mask = 16'hA808;
defparam \u_BUS|ADDR_S0[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y16_N6
cycloneive_lcell_comb \u_BUS|ADDR_S0[9]~16 (
// Equation(s):
// \u_BUS|ADDR_S0[9]~16_combout  = (\u_BUS|ADDR_S0~12_combout  & ((\Master_0|curr_state.R_ROM~q  & (\Master_0|u_atconv|Add0~10_combout )) # (!\Master_0|curr_state.R_ROM~q  & ((\Master_0|u_atconv|Add0~12_combout )))))

	.dataa(\Master_0|curr_state.R_ROM~q ),
	.datab(\u_BUS|ADDR_S0~12_combout ),
	.datac(\Master_0|u_atconv|Add0~10_combout ),
	.datad(\Master_0|u_atconv|Add0~12_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[9]~16 .lut_mask = 16'hC480;
defparam \u_BUS|ADDR_S0[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N10
cycloneive_lcell_comb \u_BUS|ADDR_S0[10]~17 (
// Equation(s):
// \u_BUS|ADDR_S0[10]~17_combout  = (\u_BUS|ADDR_S0~12_combout  & ((\Master_0|curr_state.R_ROM~q  & (\Master_0|u_atconv|Add0~13_combout )) # (!\Master_0|curr_state.R_ROM~q  & ((\Master_0|u_atconv|Add0~15_combout )))))

	.dataa(\u_BUS|ADDR_S0~12_combout ),
	.datab(\Master_0|curr_state.R_ROM~q ),
	.datac(\Master_0|u_atconv|Add0~13_combout ),
	.datad(\Master_0|u_atconv|Add0~15_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[10]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[10]~17 .lut_mask = 16'hA280;
defparam \u_BUS|ADDR_S0[10]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y17_N8
cycloneive_lcell_comb \u_BUS|ADDR_S0[11]~18 (
// Equation(s):
// \u_BUS|ADDR_S0[11]~18_combout  = (\u_BUS|ADDR_S0~12_combout  & ((\Master_0|curr_state.R_ROM~q  & (\Master_0|u_atconv|Add0~16_combout )) # (!\Master_0|curr_state.R_ROM~q  & ((\Master_0|u_atconv|Add0~18_combout )))))

	.dataa(\u_BUS|ADDR_S0~12_combout ),
	.datab(\Master_0|curr_state.R_ROM~q ),
	.datac(\Master_0|u_atconv|Add0~16_combout ),
	.datad(\Master_0|u_atconv|Add0~18_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[11]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[11]~18 .lut_mask = 16'hA280;
defparam \u_BUS|ADDR_S0[11]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N22
cycloneive_io_ibuf \SRAM_Q_L1[0]~input (
	.i(SRAM_Q_L1[0]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[0]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[0]~input .bus_hold = "false";
defparam \SRAM_Q_L1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y53_N22
cycloneive_io_ibuf \SRAM_Q_L1[1]~input (
	.i(SRAM_Q_L1[1]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[1]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[1]~input .bus_hold = "false";
defparam \SRAM_Q_L1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y53_N8
cycloneive_io_ibuf \SRAM_Q_L1[2]~input (
	.i(SRAM_Q_L1[2]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[2]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[2]~input .bus_hold = "false";
defparam \SRAM_Q_L1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N15
cycloneive_io_ibuf \SRAM_Q_L1[3]~input (
	.i(SRAM_Q_L1[3]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[3]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[3]~input .bus_hold = "false";
defparam \SRAM_Q_L1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y39_N1
cycloneive_io_ibuf \SRAM_Q_L1[4]~input (
	.i(SRAM_Q_L1[4]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[4]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[4]~input .bus_hold = "false";
defparam \SRAM_Q_L1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y53_N8
cycloneive_io_ibuf \SRAM_Q_L1[5]~input (
	.i(SRAM_Q_L1[5]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[5]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[5]~input .bus_hold = "false";
defparam \SRAM_Q_L1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y53_N8
cycloneive_io_ibuf \SRAM_Q_L1[6]~input (
	.i(SRAM_Q_L1[6]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[6]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[6]~input .bus_hold = "false";
defparam \SRAM_Q_L1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y43_N8
cycloneive_io_ibuf \SRAM_Q_L1[7]~input (
	.i(SRAM_Q_L1[7]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[7]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[7]~input .bus_hold = "false";
defparam \SRAM_Q_L1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y53_N1
cycloneive_io_ibuf \SRAM_Q_L1[8]~input (
	.i(SRAM_Q_L1[8]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[8]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[8]~input .bus_hold = "false";
defparam \SRAM_Q_L1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y53_N8
cycloneive_io_ibuf \SRAM_Q_L1[9]~input (
	.i(SRAM_Q_L1[9]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[9]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[9]~input .bus_hold = "false";
defparam \SRAM_Q_L1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y53_N22
cycloneive_io_ibuf \SRAM_Q_L1[10]~input (
	.i(SRAM_Q_L1[10]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[10]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[10]~input .bus_hold = "false";
defparam \SRAM_Q_L1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \SRAM_Q_L1[11]~input (
	.i(SRAM_Q_L1[11]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[11]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[11]~input .bus_hold = "false";
defparam \SRAM_Q_L1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y53_N22
cycloneive_io_ibuf \SRAM_Q_L1[12]~input (
	.i(SRAM_Q_L1[12]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[12]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[12]~input .bus_hold = "false";
defparam \SRAM_Q_L1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y42_N22
cycloneive_io_ibuf \SRAM_Q_L1[13]~input (
	.i(SRAM_Q_L1[13]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[13]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[13]~input .bus_hold = "false";
defparam \SRAM_Q_L1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N15
cycloneive_io_ibuf \SRAM_Q_L1[14]~input (
	.i(SRAM_Q_L1[14]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[14]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[14]~input .bus_hold = "false";
defparam \SRAM_Q_L1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y53_N1
cycloneive_io_ibuf \SRAM_Q_L1[15]~input (
	.i(SRAM_Q_L1[15]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[15]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[15]~input .bus_hold = "false";
defparam \SRAM_Q_L1[15]~input .simulate_z_as = "z";
// synopsys translate_on

assign done = \done~output_o ;

assign SRAM_A_L0[0] = \SRAM_A_L0[0]~output_o ;

assign SRAM_A_L0[1] = \SRAM_A_L0[1]~output_o ;

assign SRAM_A_L0[2] = \SRAM_A_L0[2]~output_o ;

assign SRAM_A_L0[3] = \SRAM_A_L0[3]~output_o ;

assign SRAM_A_L0[4] = \SRAM_A_L0[4]~output_o ;

assign SRAM_A_L0[5] = \SRAM_A_L0[5]~output_o ;

assign SRAM_A_L0[6] = \SRAM_A_L0[6]~output_o ;

assign SRAM_A_L0[7] = \SRAM_A_L0[7]~output_o ;

assign SRAM_A_L0[8] = \SRAM_A_L0[8]~output_o ;

assign SRAM_A_L0[9] = \SRAM_A_L0[9]~output_o ;

assign SRAM_A_L0[10] = \SRAM_A_L0[10]~output_o ;

assign SRAM_A_L0[11] = \SRAM_A_L0[11]~output_o ;

assign SRAM_D_L0[0] = \SRAM_D_L0[0]~output_o ;

assign SRAM_D_L0[1] = \SRAM_D_L0[1]~output_o ;

assign SRAM_D_L0[2] = \SRAM_D_L0[2]~output_o ;

assign SRAM_D_L0[3] = \SRAM_D_L0[3]~output_o ;

assign SRAM_D_L0[4] = \SRAM_D_L0[4]~output_o ;

assign SRAM_D_L0[5] = \SRAM_D_L0[5]~output_o ;

assign SRAM_D_L0[6] = \SRAM_D_L0[6]~output_o ;

assign SRAM_D_L0[7] = \SRAM_D_L0[7]~output_o ;

assign SRAM_D_L0[8] = \SRAM_D_L0[8]~output_o ;

assign SRAM_D_L0[9] = \SRAM_D_L0[9]~output_o ;

assign SRAM_D_L0[10] = \SRAM_D_L0[10]~output_o ;

assign SRAM_D_L0[11] = \SRAM_D_L0[11]~output_o ;

assign SRAM_D_L0[12] = \SRAM_D_L0[12]~output_o ;

assign SRAM_D_L0[13] = \SRAM_D_L0[13]~output_o ;

assign SRAM_D_L0[14] = \SRAM_D_L0[14]~output_o ;

assign SRAM_D_L0[15] = \SRAM_D_L0[15]~output_o ;

assign SRAM_ceb_L0 = \SRAM_ceb_L0~output_o ;

assign SRAM_web_L0 = \SRAM_web_L0~output_o ;

assign SRAM_A_L1[0] = \SRAM_A_L1[0]~output_o ;

assign SRAM_A_L1[1] = \SRAM_A_L1[1]~output_o ;

assign SRAM_A_L1[2] = \SRAM_A_L1[2]~output_o ;

assign SRAM_A_L1[3] = \SRAM_A_L1[3]~output_o ;

assign SRAM_A_L1[4] = \SRAM_A_L1[4]~output_o ;

assign SRAM_A_L1[5] = \SRAM_A_L1[5]~output_o ;

assign SRAM_A_L1[6] = \SRAM_A_L1[6]~output_o ;

assign SRAM_A_L1[7] = \SRAM_A_L1[7]~output_o ;

assign SRAM_A_L1[8] = \SRAM_A_L1[8]~output_o ;

assign SRAM_A_L1[9] = \SRAM_A_L1[9]~output_o ;

assign SRAM_A_L1[10] = \SRAM_A_L1[10]~output_o ;

assign SRAM_A_L1[11] = \SRAM_A_L1[11]~output_o ;

assign SRAM_D_L1[0] = \SRAM_D_L1[0]~output_o ;

assign SRAM_D_L1[1] = \SRAM_D_L1[1]~output_o ;

assign SRAM_D_L1[2] = \SRAM_D_L1[2]~output_o ;

assign SRAM_D_L1[3] = \SRAM_D_L1[3]~output_o ;

assign SRAM_D_L1[4] = \SRAM_D_L1[4]~output_o ;

assign SRAM_D_L1[5] = \SRAM_D_L1[5]~output_o ;

assign SRAM_D_L1[6] = \SRAM_D_L1[6]~output_o ;

assign SRAM_D_L1[7] = \SRAM_D_L1[7]~output_o ;

assign SRAM_D_L1[8] = \SRAM_D_L1[8]~output_o ;

assign SRAM_D_L1[9] = \SRAM_D_L1[9]~output_o ;

assign SRAM_D_L1[10] = \SRAM_D_L1[10]~output_o ;

assign SRAM_D_L1[11] = \SRAM_D_L1[11]~output_o ;

assign SRAM_D_L1[12] = \SRAM_D_L1[12]~output_o ;

assign SRAM_D_L1[13] = \SRAM_D_L1[13]~output_o ;

assign SRAM_D_L1[14] = \SRAM_D_L1[14]~output_o ;

assign SRAM_D_L1[15] = \SRAM_D_L1[15]~output_o ;

assign SRAM_ceb_L1 = \SRAM_ceb_L1~output_o ;

assign SRAM_web_L1 = \SRAM_web_L1~output_o ;

assign ROM_A_IMG[0] = \ROM_A_IMG[0]~output_o ;

assign ROM_A_IMG[1] = \ROM_A_IMG[1]~output_o ;

assign ROM_A_IMG[2] = \ROM_A_IMG[2]~output_o ;

assign ROM_A_IMG[3] = \ROM_A_IMG[3]~output_o ;

assign ROM_A_IMG[4] = \ROM_A_IMG[4]~output_o ;

assign ROM_A_IMG[5] = \ROM_A_IMG[5]~output_o ;

assign ROM_A_IMG[6] = \ROM_A_IMG[6]~output_o ;

assign ROM_A_IMG[7] = \ROM_A_IMG[7]~output_o ;

assign ROM_A_IMG[8] = \ROM_A_IMG[8]~output_o ;

assign ROM_A_IMG[9] = \ROM_A_IMG[9]~output_o ;

assign ROM_A_IMG[10] = \ROM_A_IMG[10]~output_o ;

assign ROM_A_IMG[11] = \ROM_A_IMG[11]~output_o ;

assign ROM_rd_IMG = \ROM_rd_IMG~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
