```verilog
module top_module( 
    input a, b, sel,
    output out ); 

    // Using the ternary operator to select between inputs a and b based on sel
    assign out = sel ? b : a;

endmodule
```