{"schemaVersion":{"major":0,"minor":3,"patch":0},"kind":"symbol","abstract":[{"type":"text","text":"The includes of the representation."}],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable"]]},"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable\/includes","interfaceLanguage":"swift"},"primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"platforms":["Linux"],"tokens":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"includes","kind":"identifier"},{"text":": [","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing7IncludeO","text":"Include","kind":"typeIdentifier"},{"text":"] { ","kind":"text"},{"text":"get","kind":"keyword"},{"text":" }","kind":"text"}]}]}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmachines\/arrangementvhdlrepresentable\/includes"]}],"sections":[],"metadata":{"required":true,"symbolKind":"property","externalID":"s:12VHDLMachines28ArrangementVHDLRepresentableP8includesSay11VHDLParsing7IncludeOGvp","title":"includes","modules":[{"name":"VHDLMachines"}],"fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"includes","kind":"identifier"},{"text":": [","kind":"text"},{"text":"Include","preciseIdentifier":"s:11VHDLParsing7IncludeO","kind":"typeIdentifier"},{"text":"]","kind":"text"}],"roleHeading":"Instance Property","role":"symbol"},"references":{"doc://VHDLMachines/documentation/VHDLMachines/ArrangementVHDLRepresentable":{"navigatorTitle":[{"text":"ArrangementVHDLRepresentable","kind":"identifier"}],"fragments":[{"text":"protocol","kind":"keyword"},{"text":" ","kind":"text"},{"text":"ArrangementVHDLRepresentable","kind":"identifier"}],"title":"ArrangementVHDLRepresentable","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable","url":"\/documentation\/vhdlmachines\/arrangementvhdlrepresentable","kind":"symbol","abstract":[{"text":"An arrangement representation in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementVHDLRepresentable/includes":{"role":"symbol","title":"includes","required":true,"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable\/includes","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"includes"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing7IncludeO","kind":"typeIdentifier","text":"Include"},{"text":"]","kind":"text"}],"url":"\/documentation\/vhdlmachines\/arrangementvhdlrepresentable\/includes","abstract":[{"type":"text","text":"The includes of the representation."}],"kind":"symbol","type":"topic"},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]}}}