// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1598\sampleModel1598_1_sub\Mysubsystem_11.v
// Created: 2024-08-13 01:27:05
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_11
// Source Path: sampleModel1598_1_sub/Subsystem/Mysubsystem_11
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_11
          (In1,
           Out1);


  input   [7:0] In1;  // uint8
  output  [15:0] Out1;  // ufix16_En7


  wire [15:0] cfblk85_out1;  // ufix16_En7
  wire [15:0] cfblk128_out1;  // ufix16_En7


  assign cfblk85_out1 = {1'b0, {In1, 7'b0000000}};



  cfblk128 u_cfblk128 (.In1(cfblk85_out1),  // ufix16_En7
                       .Out1(cfblk128_out1)  // ufix16_En7
                       );

  assign Out1 = cfblk128_out1;

endmodule  // Mysubsystem_11

