(window.webpackJsonp=window.webpackJsonp||[]).push([[6],{376:function(t,a,r){"use strict";r.r(a);var e=r(2),s=Object(e.a)({},(function(){var t=this,a=t._self._c;return a("ContentSlotsDistributor",{attrs:{"slot-key":t.$parent.slotKey}},[a("h1",{attrs:{id:"博客笔记"}},[a("a",{staticClass:"header-anchor",attrs:{href:"#博客笔记"}},[t._v("#")]),t._v(" 博客笔记")]),t._v(" "),a("h2",{attrs:{id:"ic-focused-universal-linux"}},[a("a",{staticClass:"header-anchor",attrs:{href:"#ic-focused-universal-linux"}},[t._v("#")]),t._v(" IC-focused Universal Linux")]),t._v(" "),a("ul",[a("li",[a("RouterLink",{attrs:{to:"/pages/Linux_01/"}},[t._v("Linux 01.关于Linux系统本身及其运行原理")])],1),t._v(" "),a("li",[a("RouterLink",{attrs:{to:"/pages/Linux_02/"}},[t._v("Linux 02.Linux的进程管理")])],1),t._v(" "),a("li",[a("RouterLink",{attrs:{to:"/pages/Linux_03/"}},[t._v("Linux 03.Linux的Shell结构理解")])],1)]),t._v(" "),a("hr"),t._v(" "),a("h2",{attrs:{id:"verilog-hdl"}},[a("a",{staticClass:"header-anchor",attrs:{href:"#verilog-hdl"}},[t._v("#")]),t._v(" Verilog HDL")]),t._v(" "),a("ul",[a("li",[a("RouterLink",{attrs:{to:"/pages/Verilog_01/"}},[t._v("01.Verilog HDL 时序电路的基本元件设计")])],1),t._v(" "),a("li",[a("RouterLink",{attrs:{to:"/pages/Verilog_02/"}},[t._v("02.Verilog HDL有限状态机（FSM）设计基础")])],1),t._v(" "),a("li",[a("RouterLink",{attrs:{to:"/pages/Verilog_03/"}},[t._v("03.testBench的编写规范")])],1)]),t._v(" "),a("hr"),t._v(" "),a("h2",{attrs:{id:"fpga"}},[a("a",{staticClass:"header-anchor",attrs:{href:"#fpga"}},[t._v("#")]),t._v(" FPGA")]),t._v(" "),a("ul",[a("li",[a("RouterLink",{attrs:{to:"/pages/FPGA_01/"}},[t._v("FPGA 01.一次最小的FPGA工程构建-从闪烁到流水")])],1),t._v(" "),a("li",[a("RouterLink",{attrs:{to:"/pages/FPGA_02/"}},[t._v("FPGA 02.按键不是输入信号，而是一段时间——一次关于消抖的记录")])],1),t._v(" "),a("li",[a("RouterLink",{attrs:{to:"/pages/FPGA_03/"}},[t._v("FPGA 03.我与 PWM 的爱恨情仇")])],1),t._v(" "),a("li",[a("RouterLink",{attrs:{to:"/pages/FPGA_04/"}},[t._v("FPGA 04.串口通信")])],1),t._v(" "),a("li",[a("RouterLink",{attrs:{to:"/pages/FPGA_05/"}},[t._v("FPGA 05.IP 核的基本使用与注意事项")])],1),t._v(" "),a("li",[a("RouterLink",{attrs:{to:"/pages/FPGA_06/"}},[t._v("FPGA 06.PLL 锁相环的认识")])],1),t._v(" "),a("li",[a("RouterLink",{attrs:{to:"/pages/FPGA_07/"}},[t._v("FPGA 07.FIFO、ROM、RAM理解")])],1)]),t._v(" "),a("hr"),t._v(" "),a("h2",{attrs:{id:"neural-networks"}},[a("a",{staticClass:"header-anchor",attrs:{href:"#neural-networks"}},[t._v("#")]),t._v(" Neural Networks")]),t._v(" "),a("ul",[a("li",[a("RouterLink",{attrs:{to:"/pages/NN_01/"}},[t._v("NN 01. 关于线性网络的研究和记录")])],1),t._v(" "),a("li",[a("RouterLink",{attrs:{to:"/pages/NN_02/"}},[t._v("NN 02.若干损失函数的研究")])],1),t._v(" "),a("li",[a("RouterLink",{attrs:{to:"/pages/NN_03/"}},[t._v("NN 03.若干激活函数的研究")])],1),t._v(" "),a("li",[a("RouterLink",{attrs:{to:"/pages/NN_04/"}},[t._v("NN 04.卷积和LeNet神经网络")])],1),t._v(" "),a("li",[a("RouterLink",{attrs:{to:"/pages/NN_05/"}},[t._v("NN 05.AlexNet 与使用“块”的神经网络")])],1),t._v(" "),a("li",[a("RouterLink",{attrs:{to:"/pages/NN_06/"}},[t._v("NN 06.并行块和深度神经网络的深究解释")])],1)]),t._v(" "),a("hr"),t._v(" "),a("h2",{attrs:{id:"pcb-lauout"}},[a("a",{staticClass:"header-anchor",attrs:{href:"#pcb-lauout"}},[t._v("#")]),t._v(" PCB Lauout")]),t._v(" "),a("ul",[a("li",[a("RouterLink",{attrs:{to:"/pages/PCB_01/"}},[t._v("Layout 01.PCB设计的流程概述")])],1),t._v(" "),a("li",[a("RouterLink",{attrs:{to:"/pages/PCB_02/"}},[t._v("Layout 02.阻抗")])],1),t._v(" "),a("li",[a("RouterLink",{attrs:{to:"/pages/PCB_03/"}},[t._v("Layout 03.常用模块的PCB绘制要点")])],1)]),t._v(" "),a("hr"),t._v(" "),a("p",[a("strong",[a("a",{attrs:{href:"/message-board"}},[t._v("留言板")])])])])}),[],!1,null,null,null);a.default=s.exports}}]);