<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="dual_core_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="dual_core_tb" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000 ns"></ZoomStartTime>
      <ZoomEndTime time="77.001 ns"></ZoomEndTime>
      <Cursor1Time time="65.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="203"></NameColumnWidth>
      <ValueColumnWidth column_width="58"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="93" />
   <wvobject fp_name="/dual_core_tb/dut/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0_MemRead" type="logic">
      <obj_property name="ElementShortName">core0_MemRead</obj_property>
      <obj_property name="ObjectShortName">core0_MemRead</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0_MemWrite" type="logic">
      <obj_property name="ElementShortName">core0_MemWrite</obj_property>
      <obj_property name="ObjectShortName">core0_MemWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0_MemRequest" type="logic">
      <obj_property name="ElementShortName">core0_MemRequest</obj_property>
      <obj_property name="ObjectShortName">core0_MemRequest</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0_MemReadData" type="array">
      <obj_property name="ElementShortName">core0_MemReadData[31:0]</obj_property>
      <obj_property name="ObjectShortName">core0_MemReadData[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1_MemRead" type="logic">
      <obj_property name="ElementShortName">core1_MemRead</obj_property>
      <obj_property name="ObjectShortName">core1_MemRead</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1_MemWrite" type="logic">
      <obj_property name="ElementShortName">core1_MemWrite</obj_property>
      <obj_property name="ObjectShortName">core1_MemWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1_MemRequest" type="logic">
      <obj_property name="ElementShortName">core1_MemRequest</obj_property>
      <obj_property name="ObjectShortName">core1_MemRequest</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0_MemGrant" type="logic">
      <obj_property name="ElementShortName">core0_MemGrant</obj_property>
      <obj_property name="ObjectShortName">core0_MemGrant</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1_MemGrant" type="logic">
      <obj_property name="ElementShortName">core1_MemGrant</obj_property>
      <obj_property name="ObjectShortName">core1_MemGrant</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0_MemAddress" type="array">
      <obj_property name="ElementShortName">core0_MemAddress[31:0]</obj_property>
      <obj_property name="ObjectShortName">core0_MemAddress[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0_MemWriteData" type="array">
      <obj_property name="ElementShortName">core0_MemWriteData[31:0]</obj_property>
      <obj_property name="ObjectShortName">core0_MemWriteData[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1_MemAddress" type="array">
      <obj_property name="ElementShortName">core1_MemAddress[31:0]</obj_property>
      <obj_property name="ObjectShortName">core1_MemAddress[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1_MemWriteData" type="array">
      <obj_property name="ElementShortName">core1_MemWriteData[31:0]</obj_property>
      <obj_property name="ObjectShortName">core1_MemWriteData[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1_MemReadData" type="array">
      <obj_property name="ElementShortName">core1_MemReadData[31:0]</obj_property>
      <obj_property name="ObjectShortName">core1_MemReadData[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/ram_addr" type="array">
      <obj_property name="ElementShortName">ram_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">ram_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/ram_wdata" type="array">
      <obj_property name="ElementShortName">ram_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">ram_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/ram_rdata" type="array">
      <obj_property name="ElementShortName">ram_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">ram_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/ram_memwrite" type="logic">
      <obj_property name="ElementShortName">ram_memwrite</obj_property>
      <obj_property name="ObjectShortName">ram_memwrite</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/ram_memread" type="logic">
      <obj_property name="ElementShortName">ram_memread</obj_property>
      <obj_property name="ObjectShortName">ram_memread</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/MemRead" type="logic">
      <obj_property name="ElementShortName">MemRead</obj_property>
      <obj_property name="ObjectShortName">MemRead</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/MemWrite" type="logic">
      <obj_property name="ElementShortName">MemWrite</obj_property>
      <obj_property name="ObjectShortName">MemWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/MemAddress" type="array">
      <obj_property name="ElementShortName">MemAddress[31:0]</obj_property>
      <obj_property name="ObjectShortName">MemAddress[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/MemWriteData" type="array">
      <obj_property name="ElementShortName">MemWriteData[31:0]</obj_property>
      <obj_property name="ObjectShortName">MemWriteData[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/MemReadData" type="array">
      <obj_property name="ElementShortName">MemReadData[31:0]</obj_property>
      <obj_property name="ObjectShortName">MemReadData[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/MemRequest" type="logic">
      <obj_property name="ElementShortName">MemRequest</obj_property>
      <obj_property name="ObjectShortName">MemRequest</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/MemGrant" type="logic">
      <obj_property name="ElementShortName">MemGrant</obj_property>
      <obj_property name="ObjectShortName">MemGrant</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/pc_out_wire" type="array">
      <obj_property name="ElementShortName">pc_out_wire[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_out_wire[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/decode_wire" type="array">
      <obj_property name="ElementShortName">decode_wire[31:0]</obj_property>
      <obj_property name="ObjectShortName">decode_wire[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/read_data1" type="array">
      <obj_property name="ElementShortName">read_data1[31:0]</obj_property>
      <obj_property name="ObjectShortName">read_data1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/read_data2" type="array">
      <obj_property name="ElementShortName">read_data2[31:0]</obj_property>
      <obj_property name="ObjectShortName">read_data2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/reg_mux_alu_out" type="array">
      <obj_property name="ElementShortName">reg_mux_alu_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg_mux_alu_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/sign_extension_out" type="array">
      <obj_property name="ElementShortName">sign_extension_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">sign_extension_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/ALU_result" type="array">
      <obj_property name="ElementShortName">ALU_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">ALU_result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/write_data" type="array">
      <obj_property name="ElementShortName">write_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">write_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/Adder_result" type="array">
      <obj_property name="ElementShortName">Adder_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">Adder_result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/jump_address" type="array">
      <obj_property name="ElementShortName">jump_address[31:0]</obj_property>
      <obj_property name="ObjectShortName">jump_address[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/pc_next" type="array">
      <obj_property name="ElementShortName">pc_next[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_next[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/write_reg_mux" type="array">
      <obj_property name="ElementShortName">write_reg_mux[4:0]</obj_property>
      <obj_property name="ObjectShortName">write_reg_mux[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/ALUOp" type="array">
      <obj_property name="ElementShortName">ALUOp[1:0]</obj_property>
      <obj_property name="ObjectShortName">ALUOp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/operation" type="array">
      <obj_property name="ElementShortName">operation[3:0]</obj_property>
      <obj_property name="ObjectShortName">operation[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/RegDst" type="logic">
      <obj_property name="ElementShortName">RegDst</obj_property>
      <obj_property name="ObjectShortName">RegDst</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/RegWrite" type="logic">
      <obj_property name="ElementShortName">RegWrite</obj_property>
      <obj_property name="ObjectShortName">RegWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/ALUSrc" type="logic">
      <obj_property name="ElementShortName">ALUSrc</obj_property>
      <obj_property name="ObjectShortName">ALUSrc</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/MemRead_wire" type="logic">
      <obj_property name="ElementShortName">MemRead_wire</obj_property>
      <obj_property name="ObjectShortName">MemRead_wire</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/MemWrite_wire" type="logic">
      <obj_property name="ElementShortName">MemWrite_wire</obj_property>
      <obj_property name="ObjectShortName">MemWrite_wire</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/MemToReg" type="logic">
      <obj_property name="ElementShortName">MemToReg</obj_property>
      <obj_property name="ObjectShortName">MemToReg</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/Branch" type="logic">
      <obj_property name="ElementShortName">Branch</obj_property>
      <obj_property name="ObjectShortName">Branch</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/Zero" type="logic">
      <obj_property name="ElementShortName">Zero</obj_property>
      <obj_property name="ObjectShortName">Zero</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/Jump" type="logic">
      <obj_property name="ElementShortName">Jump</obj_property>
      <obj_property name="ObjectShortName">Jump</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/is_mem_instr" type="logic">
      <obj_property name="ElementShortName">is_mem_instr</obj_property>
      <obj_property name="ObjectShortName">is_mem_instr</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/stall" type="logic">
      <obj_property name="ElementShortName">stall</obj_property>
      <obj_property name="ObjectShortName">stall</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core0/mem_read_data" type="array">
      <obj_property name="ElementShortName">mem_read_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_read_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/MemRead" type="logic">
      <obj_property name="ElementShortName">MemRead</obj_property>
      <obj_property name="ObjectShortName">MemRead</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/MemWrite" type="logic">
      <obj_property name="ElementShortName">MemWrite</obj_property>
      <obj_property name="ObjectShortName">MemWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/MemAddress" type="array">
      <obj_property name="ElementShortName">MemAddress[31:0]</obj_property>
      <obj_property name="ObjectShortName">MemAddress[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/MemWriteData" type="array">
      <obj_property name="ElementShortName">MemWriteData[31:0]</obj_property>
      <obj_property name="ObjectShortName">MemWriteData[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/MemReadData" type="array">
      <obj_property name="ElementShortName">MemReadData[31:0]</obj_property>
      <obj_property name="ObjectShortName">MemReadData[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/MemRequest" type="logic">
      <obj_property name="ElementShortName">MemRequest</obj_property>
      <obj_property name="ObjectShortName">MemRequest</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/MemGrant" type="logic">
      <obj_property name="ElementShortName">MemGrant</obj_property>
      <obj_property name="ObjectShortName">MemGrant</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/pc_wire" type="array">
      <obj_property name="ElementShortName">pc_wire[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_wire[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/pc_out_wire" type="array">
      <obj_property name="ElementShortName">pc_out_wire[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_out_wire[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/pc_next_wire" type="array">
      <obj_property name="ElementShortName">pc_next_wire[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_next_wire[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/decode_wire" type="array">
      <obj_property name="ElementShortName">decode_wire[31:0]</obj_property>
      <obj_property name="ObjectShortName">decode_wire[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/read_data1" type="array">
      <obj_property name="ElementShortName">read_data1[31:0]</obj_property>
      <obj_property name="ObjectShortName">read_data1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/read_data2" type="array">
      <obj_property name="ElementShortName">read_data2[31:0]</obj_property>
      <obj_property name="ObjectShortName">read_data2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/reg_mux_alu_out" type="array">
      <obj_property name="ElementShortName">reg_mux_alu_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg_mux_alu_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/sign_extension_out" type="array">
      <obj_property name="ElementShortName">sign_extension_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">sign_extension_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/ALU_result" type="array">
      <obj_property name="ElementShortName">ALU_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">ALU_result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/write_data" type="array">
      <obj_property name="ElementShortName">write_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">write_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/Adder_result" type="array">
      <obj_property name="ElementShortName">Adder_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">Adder_result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/jump_address" type="array">
      <obj_property name="ElementShortName">jump_address[31:0]</obj_property>
      <obj_property name="ObjectShortName">jump_address[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/pc_next" type="array">
      <obj_property name="ElementShortName">pc_next[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_next[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/write_reg_mux" type="array">
      <obj_property name="ElementShortName">write_reg_mux[4:0]</obj_property>
      <obj_property name="ObjectShortName">write_reg_mux[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/ALUOp" type="array">
      <obj_property name="ElementShortName">ALUOp[1:0]</obj_property>
      <obj_property name="ObjectShortName">ALUOp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/operation" type="array">
      <obj_property name="ElementShortName">operation[3:0]</obj_property>
      <obj_property name="ObjectShortName">operation[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/RegDst" type="logic">
      <obj_property name="ElementShortName">RegDst</obj_property>
      <obj_property name="ObjectShortName">RegDst</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/RegWrite" type="logic">
      <obj_property name="ElementShortName">RegWrite</obj_property>
      <obj_property name="ObjectShortName">RegWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/ALUSrc" type="logic">
      <obj_property name="ElementShortName">ALUSrc</obj_property>
      <obj_property name="ObjectShortName">ALUSrc</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/MemRead_wire" type="logic">
      <obj_property name="ElementShortName">MemRead_wire</obj_property>
      <obj_property name="ObjectShortName">MemRead_wire</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/MemWrite_wire" type="logic">
      <obj_property name="ElementShortName">MemWrite_wire</obj_property>
      <obj_property name="ObjectShortName">MemWrite_wire</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/MemToReg" type="logic">
      <obj_property name="ElementShortName">MemToReg</obj_property>
      <obj_property name="ObjectShortName">MemToReg</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/Branch" type="logic">
      <obj_property name="ElementShortName">Branch</obj_property>
      <obj_property name="ObjectShortName">Branch</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/Zero" type="logic">
      <obj_property name="ElementShortName">Zero</obj_property>
      <obj_property name="ObjectShortName">Zero</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/Jump" type="logic">
      <obj_property name="ElementShortName">Jump</obj_property>
      <obj_property name="ObjectShortName">Jump</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/is_mem_instr" type="logic">
      <obj_property name="ElementShortName">is_mem_instr</obj_property>
      <obj_property name="ObjectShortName">is_mem_instr</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/stall" type="logic">
      <obj_property name="ElementShortName">stall</obj_property>
      <obj_property name="ObjectShortName">stall</obj_property>
   </wvobject>
   <wvobject fp_name="/dual_core_tb/dut/core1/mem_read_data" type="array">
      <obj_property name="ElementShortName">mem_read_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_read_data[31:0]</obj_property>
   </wvobject>
</wave_config>
