set_property SRC_FILE_INFO {cfile:C:/FPGA_stuff/FinancialAccleration/ALVEO_STUFF/alveo-u50-xdc_20210505/alveo-u50-xdc.xdc rfile:../../../../alveo-u50-xdc_20210505/alveo-u50-xdc.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_operating_conditions -design_power_budget 63
set_property src_info {type:XDC file:1 line:109 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G16      [get_ports "SYSCLK2_N"]            ;# Bank  68 VCCO - VCC1V8   - IO_L11N_T1U_N9_GC_68
set_property src_info {type:XDC file:1 line:110 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "SYSCLK2_N"]            ;# Bank  68 VCCO - VCC1V8   - IO_L11N_T1U_N9_GC_68
set_property src_info {type:XDC file:1 line:111 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G17      [get_ports "SYSCLK2_P"]            ;# Bank  68 VCCO - VCC1V8   - IO_L11P_T1U_N8_GC_68
set_property src_info {type:XDC file:1 line:112 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "SYSCLK2_P"]            ;# Bank  68 VCCO - VCC1V8   - IO_L11P_T1U_N8_GC_68
set_property src_info {type:XDC file:1 line:113 export:INPUT save:INPUT read:READ} [current_design]
set_property DQS_BIAS TRUE        [get_ports "SYSCLK2_P"]            ;# Bank  68 VCCO - VCC1V8   - IO_L11P_T1U_N8_GC_68
set_property src_info {type:XDC file:1 line:114 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BC18     [get_ports "SYSCLK3_N"]            ;# Bank  64 VCCO - VCC1V8   - IO_L11N_T1U_N9_GC_64
set_property src_info {type:XDC file:1 line:115 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "SYSCLK3_N"]            ;# Bank  64 VCCO - VCC1V8   - IO_L11N_T1U_N9_GC_64
set_property src_info {type:XDC file:1 line:116 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BB18     [get_ports "SYSCLK3_P"]            ;# Bank  64 VCCO - VCC1V8   - IO_L11P_T1U_N8_GC_64
set_property src_info {type:XDC file:1 line:117 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "SYSCLK3_P"]            ;# Bank  64 VCCO - VCC1V8   - IO_L11P_T1U_N8_GC_64
set_property src_info {type:XDC file:1 line:118 export:INPUT save:INPUT read:READ} [current_design]
set_property DQS_BIAS TRUE        [get_ports "SYSCLK3_P"]            ;# Bank  64 VCCO - VCC1V8   - IO_L11P_T1U_N8_GC_64
set_property src_info {type:XDC file:1 line:127 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB8      [get_ports "PCIE_REFCLK0_N"]       ;# Bank 227 - MGTREFCLK0N_227
set_property src_info {type:XDC file:1 line:128 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB9      [get_ports "PCIE_REFCLK0_P"]       ;# Bank 227 - MGTREFCLK0P_227
set_property src_info {type:XDC file:1 line:129 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA10     [get_ports "PCIE_SYSCLK0_N"]       ;# Bank 227 - MGTREFCLK1N_227
set_property src_info {type:XDC file:1 line:130 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA11     [get_ports "PCIE_SYSCLK0_P"]       ;# Bank 227 - MGTREFCLK1P_227
set_property src_info {type:XDC file:1 line:135 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF8      [get_ports "PCIE_REFCLK1_N"]       ;# Bank 225 - MGTREFCLK0N_225
set_property src_info {type:XDC file:1 line:136 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF9      [get_ports "PCIE_REFCLK1_P"]       ;# Bank 225 - MGTREFCLK0P_225
set_property src_info {type:XDC file:1 line:137 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE10     [get_ports "PCIE_SYSCLK1_N"]       ;# Bank 225 - MGTREFCLK1N_225
set_property src_info {type:XDC file:1 line:138 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE11     [get_ports "PCIE_SYSCLK1_P"]       ;# Bank 225 - MGTREFCLK1P_225
set_property src_info {type:XDC file:1 line:144 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N37      [get_ports "SYNCE_CLK_N"]          ;# Bank 131 - MGTREFCLK0N_131
set_property src_info {type:XDC file:1 line:145 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N36      [get_ports "SYNCE_CLK_P"]          ;# Bank 131 - MGTREFCLK0P_131
set_property src_info {type:XDC file:1 line:146 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M39      [get_ports "CLK_1588_N"]           ;# Bank 131 - MGTREFCLK1N_131
set_property src_info {type:XDC file:1 line:147 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M38      [get_ports "CLK_1588_P"]           ;# Bank 131 - MGTREFCLK1P_131
set_property src_info {type:XDC file:1 line:151 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 10.000 -name sysclk2        [get_ports "SYSCLK2_P"]
set_property src_info {type:XDC file:1 line:152 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 10.000 -name sysclk3        [get_ports "SYSCLK3_P"]
set_property src_info {type:XDC file:1 line:153 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 10.000 -name pcie_ref_clk0  [get_ports "PCIE_REFCLK0_P"]
set_property src_info {type:XDC file:1 line:154 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 10.000 -name async_ref_clk0 [get_ports "PCIE_SYSCLK0_P"]
set_property src_info {type:XDC file:1 line:155 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 10.000 -name pcie_ref_clk1  [get_ports "PCIE_REFCLK1_P"]
set_property src_info {type:XDC file:1 line:156 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 10.000 -name async_ref_clk1 [get_ports "PCIE_SYSCLK1_P"]
set_property src_info {type:XDC file:1 line:157 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.206  -name gtrefclk0      [get_ports "SYNCE_CLK_P"]
set_property src_info {type:XDC file:1 line:158 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 3.103  -name gtrefclk1      [get_ports "CLK_1588_P"]
set_property src_info {type:XDC file:1 line:164 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AW27     [get_ports "PCIE_PERSTN"]          ;# Bank  65 VCCO - VCC1V8   - IO_T3U_N12_PERSTN0_65
set_property src_info {type:XDC file:1 line:165 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "PCIE_PERSTN"]          ;# Bank  65 VCCO - VCC1V8   - IO_T3U_N12_PERSTN0_65
set_property src_info {type:XDC file:1 line:166 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BD28     [get_ports "PEX_PWRBRKN"]          ;# Bank  65 VCCO - VCC1V8   - IO_L17N_T2U_N9_AD1_D15_65
set_property src_info {type:XDC file:1 line:167 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "PEX_PWRBRKN"]          ;# Bank  65 VCCO - VCC1V8   - IO_L17N_T2U_N9_AD1N_D15_65
set_property src_info {type:XDC file:1 line:174 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BB26     [get_ports "FPGA_RXD_MSP"]         ;# Bank  65 VCCO - VCC1V8   - IO_L13N_T2L_N1_GC_QBC_A07_D23_65
set_property src_info {type:XDC file:1 line:175 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FPGA_RXD_MSP"]         ;# Bank  65 VCCO - VCC1V8   - IO_L13N_T2L_N1_GC_QBC_A07_D23_65
set_property src_info {type:XDC file:1 line:176 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BB25     [get_ports "FPGA_TXD_MSP"]         ;# Bank  65 VCCO - VCC1V8   - IO_L13P_T2L_N0_GC_QBC_A06_D22_65
set_property src_info {type:XDC file:1 line:177 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FPGA_TXD_MSP"]         ;# Bank  65 VCCO - VCC1V8   - IO_L13P_T2L_N0_GC_QBC_A06_D22_65
set_property src_info {type:XDC file:1 line:184 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AY27     [get_ports "SYSMON_SDA"]          ;# Bank  65 VCCO - VCC1V8   - IO_L23N_T3U_N9_PERSTN1_I2C_SDA_65
set_property src_info {type:XDC file:1 line:185 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "SYSMON_SDA"]          ;# Bank  65 VCCO - VCC1V8   - IO_L23N_T3U_N9_PERSTN1_I2C_SDA_65
set_property src_info {type:XDC file:1 line:186 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AY26     [get_ports "SYSMON_SCL"]          ;# Bank  65 VCCO - VCC1V8   - IO_L23P_T3U_N8_I2C_SCLK_65
set_property src_info {type:XDC file:1 line:187 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "SYSMON_SCL"]          ;# Bank  65 VCCO - VCC1V8   - IO_L23P_T3U_N8_I2C_SCLK_65
set_property src_info {type:XDC file:1 line:188 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF22     [get_ports "SYSMON_ALRTN"]        ;# Bank  65 VCCO - VCC1V8   - IO_T1U_N12_SMBALERT_65
set_property src_info {type:XDC file:1 line:189 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "SYSMON_ALRTN"]        ;# Bank  65 VCCO - VCC1V8   - IO_T1U_N12_SMBALERT_65
set_property src_info {type:XDC file:1 line:195 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BF26     [get_ports "FPGA_UART0_RXD"]        ;# Bank  65 VCCO - VCC1V8   - IO_L15N_T2L_N5_AD11N_A03_D165
set_property src_info {type:XDC file:1 line:196 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FPGA_UART0_RXD"]        ;# Bank  65 VCCO - VCC1V8   - IO_L15N_T2L_N5_AD11N_A03_D165
set_property src_info {type:XDC file:1 line:197 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN BE26     [get_ports "FPGA_UART0_TXD"]        ;# Bank  65 VCCO - VCC1V8   - IO_L15P_T2L_N4_AD11P_A02_D1_65
set_property src_info {type:XDC file:1 line:198 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FPGA_UART0_TXD"]        ;# Bank  65 VCCO - VCC1V8   - IO_L15P_T2L_N4_AD11P_A02_D165
set_property src_info {type:XDC file:1 line:199 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B15      [get_ports "FPGA_UART1_RXD"]        ;# Bank  68 VCCO - VCC1V8   - IO_L24P_T3U_N10_68
set_property src_info {type:XDC file:1 line:200 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FPGA_UART1_RXD"]        ;# Bank  68 VCCO - VCC1V8   - IO_L24P_T3U_N10_68
set_property src_info {type:XDC file:1 line:201 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A17      [get_ports "FPGA_UART1_TXD"]        ;# Bank  68 VCCO - VCC1V8   - IO_L23N_T3U_N9_68
set_property src_info {type:XDC file:1 line:202 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FPGA_UART1_TXD"]        ;# Bank  68 VCCO - VCC1V8   - IO_L23N_T3U_N9_68
set_property src_info {type:XDC file:1 line:203 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A18      [get_ports "FPGA_UART2_RXD"]        ;# Bank  68 VCCO - VCC1V8   - IO_L23P_T3U_N8_68
set_property src_info {type:XDC file:1 line:204 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FPGA_UART2_RXD"]        ;# Bank  68 VCCO - VCC1V8   - IO_L23P_T3U_N8_68
set_property src_info {type:XDC file:1 line:205 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A19      [get_ports "FPGA_UART2_TXD"]        ;# Bank  68 VCCO - VCC1V8   - IO_L22N_T3U_N7_DBC_AD0N_68
set_property src_info {type:XDC file:1 line:206 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FPGA_UART2_TXD"]        ;# Bank  68 VCCO - VCC1V8   - IO_L22N_T3U_N7_DBC_AD0N_68
set_property src_info {type:XDC file:1 line:213 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E18      [get_ports "QSFP28_0_ACTIVITY_LED"] ;# Bank  68 VCCO - VCC1V8   - IO_L14P_T2L_N2_GC_68
set_property src_info {type:XDC file:1 line:214 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "QSFP28_0_ACTIVITY_LED"] ;# Bank  68 VCCO - VCC1V8   - IO_L14P_T2L_N2_GC_68
set_property src_info {type:XDC file:1 line:215 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E16      [get_ports "QSFP28_0_STATUS_LEDG"]  ;# Bank  68 VCCO - VCC1V8   - IO_L13N_T2L_N1_GC_QBC_68 Green LED
set_property src_info {type:XDC file:1 line:216 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "QSFP28_0_STATUS_LEDG"]  ;# Bank  68 VCCO - VCC1V8   - IO_L13N_T2L_N1_GC_QBC_68
set_property src_info {type:XDC file:1 line:217 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F17      [get_ports "QSFP28_0_STATUS_LEDY"]  ;# Bank  68 VCCO - VCC1V8   - IO_L13P_T2L_N0_GC_QBC_68 Yellow LED
set_property src_info {type:XDC file:1 line:218 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "QSFP28_0_STATUS_LEDY"]  ;# Bank  68 VCCO - VCC1V8   - IO_L13P_T2L_N0_GC_QBC_68
set_property src_info {type:XDC file:1 line:229 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F20      [get_ports "SI_RSTB"]              ;# Bank  68 VCCO - VCC1V8   - IO_L10N_T1U_N7_QBC_AD4N_68
set_property src_info {type:XDC file:1 line:230 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "SI_RSTB"]              ;# Bank  68 VCCO - VCC1V8   - IO_L10N_T1U_N7_QBC_AD4N_68
set_property src_info {type:XDC file:1 line:231 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H18      [get_ports "SI_INTRB"]             ;# Bank  68 VCCO - VCC1V8   - IO_L9P_T1L_N4_AD12P_68
set_property src_info {type:XDC file:1 line:232 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "SI_INTRB"]             ;# Bank  68 VCCO - VCC1V8   - IO_L9P_T1L_N4_AD12P_68
set_property src_info {type:XDC file:1 line:233 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G19      [get_ports "SI_PLL_LOCKB"]         ;# Bank  68 VCCO - VCC1V8   - IO_L8N_T1L_N3_AD5N_68
set_property src_info {type:XDC file:1 line:234 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "SI_PLL_LOCKB"]         ;# Bank  68 VCCO - VCC1V8   - IO_L8N_T1L_N3_AD5N_68
set_property src_info {type:XDC file:1 line:235 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H19      [get_ports "SI_IN_LOSB"]           ;# Bank  68 VCCO - VCC1V8   - IO_L8P_T1L_N2_AD5P_68
set_property src_info {type:XDC file:1 line:236 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "SI_IN_LOSB"]           ;# Bank  68 VCCO - VCC1V8   - IO_L8P_T1L_N2_AD5P_68
set_property src_info {type:XDC file:1 line:237 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L19      [get_ports "I2C_SI5394_SCLK"]      ;# Bank  68 VCCO - VCC1V8   - IO_L5P_T0U_N8_AD14P_68
set_property src_info {type:XDC file:1 line:238 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "I2C_SI5394_SCLK"]      ;# Bank  68 VCCO - VCC1V8   - IO_L5P_T0U_N8_AD14P_68
set_property src_info {type:XDC file:1 line:239 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J16      [get_ports "I2C_SI5394_SDA"]       ;# Bank  68 VCCO - VCC1V8   - IO_L4N_T0U_N7_DBC_AD7N_68
set_property src_info {type:XDC file:1 line:240 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "I2C_SI5394_SDA"]       ;# Bank  68 VCCO - VCC1V8   - IO_L4N_T0U_N7_DBC_AD7N_68
set_property src_info {type:XDC file:1 line:241 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F18      [get_ports "ETH_RECOVERED_CLK_N"]  ;# Bank  68 VCCO - VCC1V8   - IO_L12N_T1U_N11_GC_68
set_property src_info {type:XDC file:1 line:242 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "ETH_RECOVERED_CLK_N"]  ;# Bank  68 VCCO - VCC1V8   - IO_L12N_T1U_N11_GC_68
set_property src_info {type:XDC file:1 line:243 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F19      [get_ports "ETH_RECOVERED_CLK_P"]  ;# Bank  68 VCCO - VCC1V8   - IO_L12P_T1U_N10_GC_68
set_property src_info {type:XDC file:1 line:244 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "ETH_RECOVERED_CLK_P"]  ;# Bank  68 VCCO - VCC1V8   - IO_L12P_T1U_N10_GC_68
set_property src_info {type:XDC file:1 line:251 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J18      [get_ports "HBM_CATTRIP"]       ;# Bank  68 VCCO - VCC1V8   - IO_L6N_T0U_N11_AD6N_68
set_property src_info {type:XDC file:1 line:252 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "HBM_CATTRIP"]       ;# Bank  68 VCCO - VCC1V8   - IO_L6N_T0U_N11_AD6N_68
set_property src_info {type:XDC file:1 line:253 export:INPUT save:INPUT read:READ} [current_design]
set_property PULLDOWN TRUE        [get_ports "HBM_CATTRIP"]       ;# Bank  68 VCCO - VCC1V8   - IO_L6N_T0U_N11_AD6N_68
