\t (00:00:19) allegro 16.5 P003 (v16-5-13C) i86
\t (00:00:19)     Journal start - Tue Jul 16 17:35:54 2019
\t (00:00:19)         Host=USER-PC User=user Pid=5792 CPUs=4
\t (00:00:19) 
\t (00:00:22) Opening existing design...
\w (00:00:22) WARNING(SPMHDB-214): Allegro PCB Designer opening an Allegro XL design.
\w (00:00:22) WARNING(SPMHDB-213): DRC set to "out of date". This product supports a different DRC set than last product used on drawing.
\w (00:00:22) WARNING(SPMHOD-33): Design was last saved by a higher capability product (Allegro XL). There may be constraints and other design data that may be ignored at the tool's current license levels.
\i (00:00:23) fillin confirm
\d (00:00:23) Database opened: C:/CADENCE/SPB_16.5/TOOLS/CAPTURE/My_lib/allegro/0716_lib.brd
\i (00:00:23) trapsize 10278
\i (00:00:23) trapsize 10095
\i (00:00:23) trapsize 10309
\i (00:00:23) trapsize 13682
\i (00:00:24) generaledit 
\i (00:00:28) place manual 
\i (00:00:29) setwindow form.plc_manual
\i (00:00:29) FORM plc_manual tree 'MULTISEL YES' J1 'Components by refdes' 
\e (00:00:29) Cannot load symbol 'ATMEGA328_DIP'
\i (00:00:29) FORM plc_manual tree  J1 'Components by refdes' 
\i (00:00:30) FORM plc_manual tree 'MULTISEL NO' J1 'Components by refdes' 
\i (00:00:30) FORM plc_manual tree 'MULTISEL YES' J2 'Components by refdes' 
\e (00:00:30) Cannot load symbol 'ATMEGA328_TQFP'
\i (00:00:30) FORM plc_manual tree  J2 'Components by refdes' 
\i (00:00:31) FORM plc_manual tree 'MULTISEL YES' J1 'Components by refdes' 
\e (00:00:31) Cannot load symbol 'ATMEGA328_DIP'
\i (00:00:31) FORM plc_manual tree  J1 'Components by refdes' 
\i (00:00:31) FORM plc_manual tree 'MULTISEL NO' J2 'Components by refdes' 
\i (00:00:31) FORM plc_manual tree  J2 'Components by refdes' 
\i (00:00:32) FORM plc_manual tree 'MULTISEL YES' J3 'Components by refdes' 
\i (00:00:32) FORM plc_manual tree  J3 'Components by refdes' 
\i (00:00:32) FORM plc_manual tree 'MULTISEL NO' J3 'Components by refdes' 
\i (00:00:33) FORM plc_manual tree 'MULTISEL YES' J2 'Components by refdes' 
\i (00:00:33) FORM plc_manual tree  J2 'Components by refdes' 
\i (00:00:33) FORM plc_manual tree 'MULTISEL NO' J1 'Components by refdes' 
\e (00:00:33) Cannot load symbol 'ATMEGA328_TQFP'
\i (00:00:33) FORM plc_manual tree  J1 'Components by refdes' 
\i (00:00:34) FORM plc_manual tree 'MULTISEL NO' J2 'Components by refdes' 
\i (00:00:34) FORM plc_manual tree  J2 'Components by refdes' 
\i (00:00:34) FORM plc_manual advanced_settings  
\i (00:00:35) FORM plc_manual library YES 
\i (00:00:36) FORM plc_manual placement_list  
\i (00:00:37) FORM plc_manual tree 'MULTISEL YES' 'Components by refdes' 
\e (00:00:37) Cannot load symbol 'ATMEGA328_DIP'
\i (00:00:38) FORM plc_manual tree 'MULTISEL NO' 'Components by refdes' 
\i (00:00:39) FORM plc_manual tree 'MULTISEL YES' J1 'Components by refdes' 
\e (00:00:39) Cannot load symbol 'ATMEGA328_DIP'
\i (00:00:39) FORM plc_manual tree  J1 'Components by refdes' 
\i (00:00:48) FORM plc_manual cancel  
\i (00:00:48) setwindow pcb
\i (00:00:48) generaledit 
\i (00:01:05) new 
\i (00:01:15) newdrawfillin "0716.brd" "Board"
\t (00:01:15) Starting new design...
\i (00:01:15) trapsize 13682
\i (00:01:16) trapsize 13682
\i (00:01:16) generaledit 
\i (00:01:38) prmed 
\i (00:01:41) setwindow form.prmedit
\i (00:01:41) FORM prmedit design  
\i (00:01:45) FORM prmedit units Millimeter 
\e (00:01:45) Change may cause round-off; run dbcheck.
\i (00:01:47) FORM prmedit size A4 
\i (00:01:50) FORM prmedit accuracy 3 
\e (00:01:50) Change may cause round-off; run dbcheck.
\i (00:01:53) FORM prmedit long_name_size 255 
\i (00:01:54) FORM prmedit x -50.000 
\i (00:01:57) FORM prmedit y -50.000 
\i (00:01:57) FORM prmedit display  
\i (00:02:02) FORM prmedit drc_marker_size 2.540 
\i (00:02:02) FORM prmedit display_plated_holes YES 
\i (00:02:02) FORM prmedit display_non_plated_holes YES 
\i (00:02:03) FORM prmedit display_thermal YES 
\i (00:02:04) FORM prmedit display_fat_rats YES 
\i (00:02:04) FORM prmedit waived_drc_on YES 
\i (00:02:04) FORM prmedit via_labels YES 
\i (00:02:05) FORM prmedit dp_driver_pins YES 
\i (00:02:06) FORM prmedit display_grid YES 
\t (00:02:06) Grids are drawn 400.00, 400.00 apart for enhanced viewability.
\i (00:02:07) FORM prmedit apply  
\w (00:02:07) WARNING(SPMHUT-48): Scaled value has been rounded off.
\i (00:02:07) setwindow pcb
\i (00:02:07) trapsize 1306
\t (00:02:07) Performing DRC...
\t (00:02:07) Multithreaded DRC update (4 threads).
\t (00:02:07) No DRC errors detected.
\i (00:02:07) setwindow form.prmedit
\i (00:02:07) FORM prmedit done  
\i (00:02:07) setwindow pcb
\i (00:02:07) generaledit 
\i (00:02:12) open 
\e (00:02:12) Do you want to save the changes you made to 0716.brd?
\i (00:02:15) fillin yes 
\i (00:02:34) fillin "menu_cancel"
\i (00:02:34) generaledit 
\t (00:02:56) last pick:  322.202  35.410
\w (00:02:56) WARNING(SPMHUT-40): Pick is outside the extent of the drawing ... pick again.
\i (00:02:58) open 
\i (00:03:15) fillin "C:\Users\user\Desktop\work\PCB_Lib\pakegesimbol\atmega128.dra"
\i (00:03:15) cd "C:\Users\user\Desktop\work\PCB_Lib\pakegesimbol"
\t (00:03:15) Opening existing design...
\i (00:03:15) trapsize 180
\i (00:03:15) trapsize 177
\i (00:03:16) trapsize 180
\i (00:03:16) trapsize 180
\t (00:03:16)     Journal end - Tue Jul 16 17:38:50 2019
