ARM GAS  /tmp/cczUrm0I.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB68:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  /tmp/cczUrm0I.s 			page 2


  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** UART_HandleTypeDef huart1;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE BEGIN PV */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE END PV */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/main.c **** void SystemClock_Config(void);
  51:Core/Src/main.c **** static void MX_GPIO_Init(void);
  52:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  53:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  58:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /**
  63:Core/Src/main.c ****  * @brief  The application entry point.
  64:Core/Src/main.c ****  * @retval int
  65:Core/Src/main.c ****  */
  66:Core/Src/main.c **** int main(void) {
  67:Core/Src/main.c **** 
  68:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c ****   /* USER CODE END 1 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick.
  75:Core/Src/main.c ****    */
  76:Core/Src/main.c ****   HAL_Init();
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE END Init */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* Configure the system clock */
  83:Core/Src/main.c ****   SystemClock_Config();
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE END SysInit */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* Initialize all configured peripherals */
  90:Core/Src/main.c ****   MX_GPIO_Init();
ARM GAS  /tmp/cczUrm0I.s 			page 3


  91:Core/Src/main.c ****   MX_USART1_UART_Init();
  92:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* USER CODE END 2 */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* Infinite loop */
  97:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  98:Core/Src/main.c ****   while (1) {
  99:Core/Src/main.c ****     /* USER CODE END WHILE */
 100:Core/Src/main.c ****     char nachricht1[] = "Hello world!";
 101:Core/Src/main.c ****     char *nachricht1ptr = nachricht1;
 102:Core/Src/main.c ****     char nachrichtÜberschrieben[strlen(nachricht1) + 1];
 103:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (const uint8_t *)nachricht1ptr,
 104:Core/Src/main.c ****                       strlen(nachricht1) + 1, HAL_MAX_DELAY);
 105:Core/Src/main.c ****     HAL_Delay(250);
 106:Core/Src/main.c ****     strcpy(nachricht1ptr, "bye world!");
 107:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (const uint8_t *)nachricht1,
 108:Core/Src/main.c ****                       strlen(nachricht1) + 1, HAL_MAX_DELAY);
 109:Core/Src/main.c ****     HAL_Delay(250);
 110:Core/Src/main.c ****     strcpy(nachrichtÜberschrieben, "!dlrow eyb");
 111:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (const uint8_t *)nachrichtÜberschrieben,
 112:Core/Src/main.c ****                       strlen(nachricht1) + 1, HAL_MAX_DELAY);
 113:Core/Src/main.c ****     HAL_Delay(250);
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 116:Core/Src/main.c ****   }
 117:Core/Src/main.c ****   /* USER CODE END 3 */
 118:Core/Src/main.c **** }
 119:Core/Src/main.c **** 
 120:Core/Src/main.c **** /**
 121:Core/Src/main.c ****  * @brief System Clock Configuration
 122:Core/Src/main.c ****  * @retval None
 123:Core/Src/main.c ****  */
 124:Core/Src/main.c **** void SystemClock_Config(void) {
 125:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 126:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 129:Core/Src/main.c ****    * in the RCC_OscInitTypeDef structure.
 130:Core/Src/main.c ****    */
 131:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 132:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 133:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 135:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 136:Core/Src/main.c ****     Error_Handler();
 137:Core/Src/main.c ****   }
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 140:Core/Src/main.c ****    */
 141:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 142:Core/Src/main.c ****                                 RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 143:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 144:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 145:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 146:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 147:Core/Src/main.c **** 
ARM GAS  /tmp/cczUrm0I.s 			page 4


 148:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 149:Core/Src/main.c ****     Error_Handler();
 150:Core/Src/main.c ****   }
 151:Core/Src/main.c **** }
 152:Core/Src/main.c **** 
 153:Core/Src/main.c **** /**
 154:Core/Src/main.c ****  * @brief USART1 Initialization Function
 155:Core/Src/main.c ****  * @param None
 156:Core/Src/main.c ****  * @retval None
 157:Core/Src/main.c ****  */
 158:Core/Src/main.c **** static void MX_USART1_UART_Init(void) {
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 161:Core/Src/main.c **** 
 162:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 163:Core/Src/main.c **** 
 164:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 167:Core/Src/main.c ****   huart1.Instance = USART1;
 168:Core/Src/main.c ****   huart1.Init.BaudRate = 9600;
 169:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 170:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 171:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 172:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 173:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 174:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 175:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK) {
 176:Core/Src/main.c ****     Error_Handler();
 177:Core/Src/main.c ****   }
 178:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 181:Core/Src/main.c **** }
 182:Core/Src/main.c **** 
 183:Core/Src/main.c **** /**
 184:Core/Src/main.c ****  * @brief GPIO Initialization Function
 185:Core/Src/main.c ****  * @param None
 186:Core/Src/main.c ****  * @retval None
 187:Core/Src/main.c ****  */
 188:Core/Src/main.c **** static void MX_GPIO_Init(void) {
  26              		.loc 1 188 32 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 82B0     		sub	sp, sp, #8
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
 189:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 190:Core/Src/main.c **** 
 191:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 192:Core/Src/main.c **** 
 193:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 194:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  34              		.loc 1 194 3 view .LVU1
  35              	.LBB4:
ARM GAS  /tmp/cczUrm0I.s 			page 5


  36              		.loc 1 194 3 view .LVU2
  37              		.loc 1 194 3 view .LVU3
  38 0002 064B     		ldr	r3, .L3
  39 0004 9A69     		ldr	r2, [r3, #24]
  40 0006 42F00402 		orr	r2, r2, #4
  41 000a 9A61     		str	r2, [r3, #24]
  42              		.loc 1 194 3 view .LVU4
  43 000c 9B69     		ldr	r3, [r3, #24]
  44 000e 03F00403 		and	r3, r3, #4
  45 0012 0193     		str	r3, [sp, #4]
  46              		.loc 1 194 3 view .LVU5
  47 0014 019B     		ldr	r3, [sp, #4]
  48              	.LBE4:
  49              		.loc 1 194 3 view .LVU6
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 199:Core/Src/main.c **** }
  50              		.loc 1 199 1 is_stmt 0 view .LVU7
  51 0016 02B0     		add	sp, sp, #8
  52              	.LCFI1:
  53              		.cfi_def_cfa_offset 0
  54              		@ sp needed
  55 0018 7047     		bx	lr
  56              	.L4:
  57 001a 00BF     		.align	2
  58              	.L3:
  59 001c 00100240 		.word	1073876992
  60              		.cfi_endproc
  61              	.LFE68:
  63              		.section	.text.Error_Handler,"ax",%progbits
  64              		.align	1
  65              		.global	Error_Handler
  66              		.syntax unified
  67              		.thumb
  68              		.thumb_func
  70              	Error_Handler:
  71              	.LFB69:
 200:Core/Src/main.c **** 
 201:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 202:Core/Src/main.c **** 
 203:Core/Src/main.c **** /* USER CODE END 4 */
 204:Core/Src/main.c **** 
 205:Core/Src/main.c **** /**
 206:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
 207:Core/Src/main.c ****  * @retval None
 208:Core/Src/main.c ****  */
 209:Core/Src/main.c **** void Error_Handler(void) {
  72              		.loc 1 209 26 is_stmt 1 view -0
  73              		.cfi_startproc
  74              		@ Volatile: function does not return.
  75              		@ args = 0, pretend = 0, frame = 0
  76              		@ frame_needed = 0, uses_anonymous_args = 0
  77              		@ link register save eliminated.
 210:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 211:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
ARM GAS  /tmp/cczUrm0I.s 			page 6


 212:Core/Src/main.c ****   __disable_irq();
  78              		.loc 1 212 3 view .LVU9
  79              	.LBB5:
  80              	.LBI5:
  81              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
ARM GAS  /tmp/cczUrm0I.s 			page 7


  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cczUrm0I.s 			page 8


 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  82              		.loc 2 140 27 view .LVU10
  83              	.LBB6:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  84              		.loc 2 142 3 view .LVU11
  85              		.syntax unified
  86              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  87 0000 72B6     		cpsid i
  88              	@ 0 "" 2
  89              		.thumb
  90              		.syntax unified
  91              	.L6:
  92              	.LBE6:
  93              	.LBE5:
 213:Core/Src/main.c ****   while (1) {
  94              		.loc 1 213 3 view .LVU12
 214:Core/Src/main.c ****   }
  95              		.loc 1 214 3 view .LVU13
 213:Core/Src/main.c ****   while (1) {
  96              		.loc 1 213 9 view .LVU14
  97 0002 FEE7     		b	.L6
  98              		.cfi_endproc
  99              	.LFE69:
 101              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 102              		.align	1
 103              		.syntax unified
ARM GAS  /tmp/cczUrm0I.s 			page 9


 104              		.thumb
 105              		.thumb_func
 107              	MX_USART1_UART_Init:
 108              	.LFB67:
 158:Core/Src/main.c **** 
 109              		.loc 1 158 39 view -0
 110              		.cfi_startproc
 111              		@ args = 0, pretend = 0, frame = 0
 112              		@ frame_needed = 0, uses_anonymous_args = 0
 113 0000 08B5     		push	{r3, lr}
 114              	.LCFI2:
 115              		.cfi_def_cfa_offset 8
 116              		.cfi_offset 3, -8
 117              		.cfi_offset 14, -4
 167:Core/Src/main.c ****   huart1.Init.BaudRate = 9600;
 118              		.loc 1 167 3 view .LVU16
 167:Core/Src/main.c ****   huart1.Init.BaudRate = 9600;
 119              		.loc 1 167 19 is_stmt 0 view .LVU17
 120 0002 0A48     		ldr	r0, .L11
 121 0004 0A4B     		ldr	r3, .L11+4
 122 0006 0360     		str	r3, [r0]
 168:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 123              		.loc 1 168 3 is_stmt 1 view .LVU18
 168:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 124              		.loc 1 168 24 is_stmt 0 view .LVU19
 125 0008 4FF41653 		mov	r3, #9600
 126 000c 4360     		str	r3, [r0, #4]
 169:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 127              		.loc 1 169 3 is_stmt 1 view .LVU20
 169:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 128              		.loc 1 169 26 is_stmt 0 view .LVU21
 129 000e 0023     		movs	r3, #0
 130 0010 8360     		str	r3, [r0, #8]
 170:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 131              		.loc 1 170 3 is_stmt 1 view .LVU22
 170:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 132              		.loc 1 170 24 is_stmt 0 view .LVU23
 133 0012 C360     		str	r3, [r0, #12]
 171:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 134              		.loc 1 171 3 is_stmt 1 view .LVU24
 171:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 135              		.loc 1 171 22 is_stmt 0 view .LVU25
 136 0014 0361     		str	r3, [r0, #16]
 172:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 137              		.loc 1 172 3 is_stmt 1 view .LVU26
 172:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 138              		.loc 1 172 20 is_stmt 0 view .LVU27
 139 0016 0C22     		movs	r2, #12
 140 0018 4261     		str	r2, [r0, #20]
 173:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 141              		.loc 1 173 3 is_stmt 1 view .LVU28
 173:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 142              		.loc 1 173 25 is_stmt 0 view .LVU29
 143 001a 8361     		str	r3, [r0, #24]
 174:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK) {
 144              		.loc 1 174 3 is_stmt 1 view .LVU30
 174:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK) {
ARM GAS  /tmp/cczUrm0I.s 			page 10


 145              		.loc 1 174 28 is_stmt 0 view .LVU31
 146 001c C361     		str	r3, [r0, #28]
 175:Core/Src/main.c ****     Error_Handler();
 147              		.loc 1 175 3 is_stmt 1 view .LVU32
 175:Core/Src/main.c ****     Error_Handler();
 148              		.loc 1 175 7 is_stmt 0 view .LVU33
 149 001e FFF7FEFF 		bl	HAL_UART_Init
 150              	.LVL0:
 175:Core/Src/main.c ****     Error_Handler();
 151              		.loc 1 175 6 discriminator 1 view .LVU34
 152 0022 00B9     		cbnz	r0, .L10
 181:Core/Src/main.c **** 
 153              		.loc 1 181 1 view .LVU35
 154 0024 08BD     		pop	{r3, pc}
 155              	.L10:
 176:Core/Src/main.c ****   }
 156              		.loc 1 176 5 is_stmt 1 view .LVU36
 157 0026 FFF7FEFF 		bl	Error_Handler
 158              	.LVL1:
 159              	.L12:
 160 002a 00BF     		.align	2
 161              	.L11:
 162 002c 00000000 		.word	huart1
 163 0030 00380140 		.word	1073821696
 164              		.cfi_endproc
 165              	.LFE67:
 167              		.section	.text.SystemClock_Config,"ax",%progbits
 168              		.align	1
 169              		.global	SystemClock_Config
 170              		.syntax unified
 171              		.thumb
 172              		.thumb_func
 174              	SystemClock_Config:
 175              	.LFB66:
 124:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 176              		.loc 1 124 31 view -0
 177              		.cfi_startproc
 178              		@ args = 0, pretend = 0, frame = 64
 179              		@ frame_needed = 0, uses_anonymous_args = 0
 180 0000 00B5     		push	{lr}
 181              	.LCFI3:
 182              		.cfi_def_cfa_offset 4
 183              		.cfi_offset 14, -4
 184 0002 91B0     		sub	sp, sp, #68
 185              	.LCFI4:
 186              		.cfi_def_cfa_offset 72
 125:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 187              		.loc 1 125 3 view .LVU38
 125:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 188              		.loc 1 125 22 is_stmt 0 view .LVU39
 189 0004 2822     		movs	r2, #40
 190 0006 0021     		movs	r1, #0
 191 0008 06A8     		add	r0, sp, #24
 192 000a FFF7FEFF 		bl	memset
 193              	.LVL2:
 126:Core/Src/main.c **** 
 194              		.loc 1 126 3 is_stmt 1 view .LVU40
ARM GAS  /tmp/cczUrm0I.s 			page 11


 126:Core/Src/main.c **** 
 195              		.loc 1 126 22 is_stmt 0 view .LVU41
 196 000e 0023     		movs	r3, #0
 197 0010 0193     		str	r3, [sp, #4]
 198 0012 0293     		str	r3, [sp, #8]
 199 0014 0393     		str	r3, [sp, #12]
 200 0016 0493     		str	r3, [sp, #16]
 201 0018 0593     		str	r3, [sp, #20]
 131:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 202              		.loc 1 131 3 is_stmt 1 view .LVU42
 131:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 203              		.loc 1 131 36 is_stmt 0 view .LVU43
 204 001a 0223     		movs	r3, #2
 205 001c 0693     		str	r3, [sp, #24]
 132:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 206              		.loc 1 132 3 is_stmt 1 view .LVU44
 132:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 207              		.loc 1 132 30 is_stmt 0 view .LVU45
 208 001e 0123     		movs	r3, #1
 209 0020 0A93     		str	r3, [sp, #40]
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 210              		.loc 1 133 3 is_stmt 1 view .LVU46
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 211              		.loc 1 133 41 is_stmt 0 view .LVU47
 212 0022 1023     		movs	r3, #16
 213 0024 0B93     		str	r3, [sp, #44]
 134:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 214              		.loc 1 134 3 is_stmt 1 view .LVU48
 135:Core/Src/main.c ****     Error_Handler();
 215              		.loc 1 135 3 view .LVU49
 135:Core/Src/main.c ****     Error_Handler();
 216              		.loc 1 135 7 is_stmt 0 view .LVU50
 217 0026 06A8     		add	r0, sp, #24
 218 0028 FFF7FEFF 		bl	HAL_RCC_OscConfig
 219              	.LVL3:
 135:Core/Src/main.c ****     Error_Handler();
 220              		.loc 1 135 6 discriminator 1 view .LVU51
 221 002c 68B9     		cbnz	r0, .L17
 141:Core/Src/main.c ****                                 RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 222              		.loc 1 141 3 is_stmt 1 view .LVU52
 141:Core/Src/main.c ****                                 RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 223              		.loc 1 141 31 is_stmt 0 view .LVU53
 224 002e 0F23     		movs	r3, #15
 225 0030 0193     		str	r3, [sp, #4]
 143:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 226              		.loc 1 143 3 is_stmt 1 view .LVU54
 143:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 227              		.loc 1 143 34 is_stmt 0 view .LVU55
 228 0032 0021     		movs	r1, #0
 229 0034 0291     		str	r1, [sp, #8]
 144:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 230              		.loc 1 144 3 is_stmt 1 view .LVU56
 144:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 231              		.loc 1 144 35 is_stmt 0 view .LVU57
 232 0036 0391     		str	r1, [sp, #12]
 145:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 233              		.loc 1 145 3 is_stmt 1 view .LVU58
ARM GAS  /tmp/cczUrm0I.s 			page 12


 145:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 234              		.loc 1 145 36 is_stmt 0 view .LVU59
 235 0038 0491     		str	r1, [sp, #16]
 146:Core/Src/main.c **** 
 236              		.loc 1 146 3 is_stmt 1 view .LVU60
 146:Core/Src/main.c **** 
 237              		.loc 1 146 36 is_stmt 0 view .LVU61
 238 003a 0591     		str	r1, [sp, #20]
 148:Core/Src/main.c ****     Error_Handler();
 239              		.loc 1 148 3 is_stmt 1 view .LVU62
 148:Core/Src/main.c ****     Error_Handler();
 240              		.loc 1 148 7 is_stmt 0 view .LVU63
 241 003c 01A8     		add	r0, sp, #4
 242 003e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 243              	.LVL4:
 148:Core/Src/main.c ****     Error_Handler();
 244              		.loc 1 148 6 discriminator 1 view .LVU64
 245 0042 20B9     		cbnz	r0, .L18
 151:Core/Src/main.c **** 
 246              		.loc 1 151 1 view .LVU65
 247 0044 11B0     		add	sp, sp, #68
 248              	.LCFI5:
 249              		.cfi_remember_state
 250              		.cfi_def_cfa_offset 4
 251              		@ sp needed
 252 0046 5DF804FB 		ldr	pc, [sp], #4
 253              	.L17:
 254              	.LCFI6:
 255              		.cfi_restore_state
 136:Core/Src/main.c ****   }
 256              		.loc 1 136 5 is_stmt 1 view .LVU66
 257 004a FFF7FEFF 		bl	Error_Handler
 258              	.LVL5:
 259              	.L18:
 149:Core/Src/main.c ****   }
 260              		.loc 1 149 5 view .LVU67
 261 004e FFF7FEFF 		bl	Error_Handler
 262              	.LVL6:
 263              		.cfi_endproc
 264              	.LFE66:
 266              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 267              		.align	2
 268              	.LC1:
 269 0000 62796520 		.ascii	"bye world!\000"
 269      776F726C 
 269      642100
 270 000b 00       		.align	2
 271              	.LC2:
 272 000c 21646C72 		.ascii	"!dlrow eyb\000"
 272      6F772065 
 272      796200
 273 0017 00       		.align	2
 274              	.LC0:
 275 0018 48656C6C 		.ascii	"Hello world!\000"
 275      6F20776F 
 275      726C6421 
 275      00
ARM GAS  /tmp/cczUrm0I.s 			page 13


 276              		.section	.text.main,"ax",%progbits
 277              		.align	1
 278              		.global	main
 279              		.syntax unified
 280              		.thumb
 281              		.thumb_func
 283              	main:
 284              	.LFB65:
  66:Core/Src/main.c **** 
 285              		.loc 1 66 16 view -0
 286              		.cfi_startproc
 287              		@ args = 0, pretend = 0, frame = 16
 288              		@ frame_needed = 1, uses_anonymous_args = 0
 289 0000 B0B5     		push	{r4, r5, r7, lr}
 290              	.LCFI7:
 291              		.cfi_def_cfa_offset 16
 292              		.cfi_offset 4, -16
 293              		.cfi_offset 5, -12
 294              		.cfi_offset 7, -8
 295              		.cfi_offset 14, -4
 296 0002 84B0     		sub	sp, sp, #16
 297              	.LCFI8:
 298              		.cfi_def_cfa_offset 32
 299 0004 00AF     		add	r7, sp, #0
 300              	.LCFI9:
 301              		.cfi_def_cfa_register 7
  76:Core/Src/main.c **** 
 302              		.loc 1 76 3 view .LVU69
 303 0006 FFF7FEFF 		bl	HAL_Init
 304              	.LVL7:
  83:Core/Src/main.c **** 
 305              		.loc 1 83 3 view .LVU70
 306 000a FFF7FEFF 		bl	SystemClock_Config
 307              	.LVL8:
  90:Core/Src/main.c ****   MX_USART1_UART_Init();
 308              		.loc 1 90 3 view .LVU71
 309 000e FFF7FEFF 		bl	MX_GPIO_Init
 310              	.LVL9:
  91:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 311              		.loc 1 91 3 view .LVU72
 312 0012 FFF7FEFF 		bl	MX_USART1_UART_Init
 313              	.LVL10:
 314              	.L20:
  98:Core/Src/main.c ****     /* USER CODE END WHILE */
 315              		.loc 1 98 3 view .LVU73
 316              	.LBB7:
  98:Core/Src/main.c ****     /* USER CODE END WHILE */
 317              		.loc 1 98 13 is_stmt 0 view .LVU74
 318 0016 6C46     		mov	r4, sp
 100:Core/Src/main.c ****     char *nachricht1ptr = nachricht1;
 319              		.loc 1 100 5 is_stmt 1 view .LVU75
 100:Core/Src/main.c ****     char *nachricht1ptr = nachricht1;
 320              		.loc 1 100 10 is_stmt 0 view .LVU76
 321 0018 264B     		ldr	r3, .L22
 322 001a BC46     		mov	ip, r7
 323 001c 0FCB     		ldm	r3, {r0, r1, r2, r3}
 324 001e ACE80700 		stmia	ip!, {r0, r1, r2}
ARM GAS  /tmp/cczUrm0I.s 			page 14


 325 0022 8CF80030 		strb	r3, [ip]
 101:Core/Src/main.c ****     char nachrichtÜberschrieben[strlen(nachricht1) + 1];
 326              		.loc 1 101 5 is_stmt 1 view .LVU77
 327              	.LVL11:
 102:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (const uint8_t *)nachricht1ptr,
 328              		.loc 1 102 5 view .LVU78
 102:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (const uint8_t *)nachricht1ptr,
 329              		.loc 1 102 34 is_stmt 0 view .LVU79
 330 0026 3846     		mov	r0, r7
 331              	.LVL12:
 102:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (const uint8_t *)nachricht1ptr,
 332              		.loc 1 102 34 view .LVU80
 333 0028 FFF7FEFF 		bl	strlen
 334              	.LVL13:
 102:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (const uint8_t *)nachricht1ptr,
 335              		.loc 1 102 10 discriminator 1 view .LVU81
 336 002c 0830     		adds	r0, r0, #8
 337              	.LVL14:
 102:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (const uint8_t *)nachricht1ptr,
 338              		.loc 1 102 10 discriminator 1 view .LVU82
 339 002e 20F00700 		bic	r0, r0, #7
 340              	.LVL15:
 102:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (const uint8_t *)nachricht1ptr,
 341              		.loc 1 102 10 discriminator 1 view .LVU83
 342 0032 ADEB000D 		sub	sp, sp, r0
 343              	.LVL16:
 103:Core/Src/main.c ****                       strlen(nachricht1) + 1, HAL_MAX_DELAY);
 344              		.loc 1 103 5 is_stmt 1 view .LVU84
 104:Core/Src/main.c ****     HAL_Delay(250);
 345              		.loc 1 104 23 is_stmt 0 view .LVU85
 346 0036 3846     		mov	r0, r7
 347              	.LVL17:
 104:Core/Src/main.c ****     HAL_Delay(250);
 348              		.loc 1 104 23 view .LVU86
 349 0038 FFF7FEFF 		bl	strlen
 350              	.LVL18:
 103:Core/Src/main.c ****                       strlen(nachricht1) + 1, HAL_MAX_DELAY);
 351              		.loc 1 103 5 view .LVU87
 352 003c 421C     		adds	r2, r0, #1
 353 003e 1E4D     		ldr	r5, .L22+4
 354 0040 4FF0FF33 		mov	r3, #-1
 355 0044 92B2     		uxth	r2, r2
 356 0046 3946     		mov	r1, r7
 357              	.LVL19:
 103:Core/Src/main.c ****                       strlen(nachricht1) + 1, HAL_MAX_DELAY);
 358              		.loc 1 103 5 view .LVU88
 359 0048 2846     		mov	r0, r5
 360 004a FFF7FEFF 		bl	HAL_UART_Transmit
 361              	.LVL20:
 105:Core/Src/main.c ****     strcpy(nachricht1ptr, "bye world!");
 362              		.loc 1 105 5 is_stmt 1 view .LVU89
 363 004e FA20     		movs	r0, #250
 364 0050 FFF7FEFF 		bl	HAL_Delay
 365              	.LVL21:
 106:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (const uint8_t *)nachricht1,
 366              		.loc 1 106 5 view .LVU90
 367 0054 194A     		ldr	r2, .L22+8
ARM GAS  /tmp/cczUrm0I.s 			page 15


 368 0056 3B46     		mov	r3, r7
 369              	.LVL22:
 106:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (const uint8_t *)nachricht1,
 370              		.loc 1 106 5 is_stmt 0 view .LVU91
 371 0058 07CA     		ldm	r2, {r0, r1, r2}
 372 005a 03C3     		stmia	r3!, {r0, r1}
 373              	.LVL23:
 106:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (const uint8_t *)nachricht1,
 374              		.loc 1 106 5 view .LVU92
 375 005c 23F8022B 		strh	r2, [r3], #2	@ movhi
 376              	.LVL24:
 106:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (const uint8_t *)nachricht1,
 377              		.loc 1 106 5 view .LVU93
 378 0060 120C     		lsrs	r2, r2, #16
 379 0062 1A70     		strb	r2, [r3]
 107:Core/Src/main.c ****                       strlen(nachricht1) + 1, HAL_MAX_DELAY);
 380              		.loc 1 107 5 is_stmt 1 view .LVU94
 108:Core/Src/main.c ****     HAL_Delay(250);
 381              		.loc 1 108 23 is_stmt 0 view .LVU95
 382 0064 3846     		mov	r0, r7
 383              	.LVL25:
 108:Core/Src/main.c ****     HAL_Delay(250);
 384              		.loc 1 108 23 view .LVU96
 385 0066 FFF7FEFF 		bl	strlen
 386              	.LVL26:
 107:Core/Src/main.c ****                       strlen(nachricht1) + 1, HAL_MAX_DELAY);
 387              		.loc 1 107 5 view .LVU97
 388 006a 421C     		adds	r2, r0, #1
 389 006c 4FF0FF33 		mov	r3, #-1
 390 0070 92B2     		uxth	r2, r2
 391 0072 3946     		mov	r1, r7
 392              	.LVL27:
 107:Core/Src/main.c ****                       strlen(nachricht1) + 1, HAL_MAX_DELAY);
 393              		.loc 1 107 5 view .LVU98
 394 0074 2846     		mov	r0, r5
 395 0076 FFF7FEFF 		bl	HAL_UART_Transmit
 396              	.LVL28:
 109:Core/Src/main.c ****     strcpy(nachrichtÜberschrieben, "!dlrow eyb");
 397              		.loc 1 109 5 is_stmt 1 view .LVU99
 398 007a FA20     		movs	r0, #250
 399 007c FFF7FEFF 		bl	HAL_Delay
 400              	.LVL29:
 110:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (const uint8_t *)nachrichtÜberschrieben,
 401              		.loc 1 110 5 view .LVU100
 402 0080 0F4B     		ldr	r3, .L22+12
 403 0082 03CB     		ldmia	r3!, {r0, r1}
 404 0084 0090     		str	r0, [sp]	@ unaligned
 405 0086 0191     		str	r1, [sp, #4]	@ unaligned
 406 0088 1A88     		ldrh	r2, [r3]	@ unaligned
 407 008a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 408 008c ADF80820 		strh	r2, [sp, #8]	@ unaligned
 409 0090 8DF80A30 		strb	r3, [sp, #10]
 111:Core/Src/main.c ****                       strlen(nachricht1) + 1, HAL_MAX_DELAY);
 410              		.loc 1 111 5 view .LVU101
 112:Core/Src/main.c ****     HAL_Delay(250);
 411              		.loc 1 112 23 is_stmt 0 view .LVU102
 412 0094 3846     		mov	r0, r7
ARM GAS  /tmp/cczUrm0I.s 			page 16


 413              	.LVL30:
 112:Core/Src/main.c ****     HAL_Delay(250);
 414              		.loc 1 112 23 view .LVU103
 415 0096 FFF7FEFF 		bl	strlen
 416              	.LVL31:
 111:Core/Src/main.c ****                       strlen(nachricht1) + 1, HAL_MAX_DELAY);
 417              		.loc 1 111 5 view .LVU104
 418 009a 421C     		adds	r2, r0, #1
 419 009c 4FF0FF33 		mov	r3, #-1
 420 00a0 92B2     		uxth	r2, r2
 421 00a2 6946     		mov	r1, sp
 422 00a4 2846     		mov	r0, r5
 423 00a6 FFF7FEFF 		bl	HAL_UART_Transmit
 424              	.LVL32:
 113:Core/Src/main.c **** 
 425              		.loc 1 113 5 is_stmt 1 view .LVU105
 426 00aa FA20     		movs	r0, #250
 427 00ac FFF7FEFF 		bl	HAL_Delay
 428              	.LVL33:
 429 00b0 A546     		mov	sp, r4
 430              	.LVL34:
 113:Core/Src/main.c **** 
 431              		.loc 1 113 5 is_stmt 0 view .LVU106
 432              	.LBE7:
  98:Core/Src/main.c ****     /* USER CODE END WHILE */
 433              		.loc 1 98 9 is_stmt 1 view .LVU107
 434 00b2 B0E7     		b	.L20
 435              	.L23:
 436              		.align	2
 437              	.L22:
 438 00b4 18000000 		.word	.LC0
 439 00b8 00000000 		.word	huart1
 440 00bc 00000000 		.word	.LC1
 441 00c0 0C000000 		.word	.LC2
 442              		.cfi_endproc
 443              	.LFE65:
 445              		.global	huart1
 446              		.section	.bss.huart1,"aw",%nobits
 447              		.align	2
 450              	huart1:
 451 0000 00000000 		.space	72
 451      00000000 
 451      00000000 
 451      00000000 
 451      00000000 
 452              		.text
 453              	.Letext0:
 454              		.file 3 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stdint.h"
 455              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f100xb.h"
 456              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 457              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 458              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 459              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 460              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 461              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 462              		.file 11 "<built-in>"
ARM GAS  /tmp/cczUrm0I.s 			page 17


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/cczUrm0I.s:19     .text.MX_GPIO_Init:00000000 $t
     /tmp/cczUrm0I.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/cczUrm0I.s:59     .text.MX_GPIO_Init:0000001c $d
     /tmp/cczUrm0I.s:64     .text.Error_Handler:00000000 $t
     /tmp/cczUrm0I.s:70     .text.Error_Handler:00000000 Error_Handler
     /tmp/cczUrm0I.s:102    .text.MX_USART1_UART_Init:00000000 $t
     /tmp/cczUrm0I.s:107    .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
     /tmp/cczUrm0I.s:162    .text.MX_USART1_UART_Init:0000002c $d
     /tmp/cczUrm0I.s:450    .bss.huart1:00000000 huart1
     /tmp/cczUrm0I.s:168    .text.SystemClock_Config:00000000 $t
     /tmp/cczUrm0I.s:174    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/cczUrm0I.s:267    .rodata.main.str1.4:00000000 $d
     /tmp/cczUrm0I.s:277    .text.main:00000000 $t
     /tmp/cczUrm0I.s:283    .text.main:00000000 main
     /tmp/cczUrm0I.s:438    .text.main:000000b4 $d
     /tmp/cczUrm0I.s:447    .bss.huart1:00000000 $d

UNDEFINED SYMBOLS
HAL_UART_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
strlen
HAL_UART_Transmit
HAL_Delay
