module top_module (
    input clk,
    input a,
    output [3:0] q );
    
    always @(posedge clk) begin
        if (a)
            q <= 4;
        else
	        case (q)
                4'd0: q <= 4'd1;
                4'd1: q <= 4'd2;
                4'd2: q <= 4'd3;
                4'd3: q <= 4'd4;
                4'd4: q <= 4'd5;
                4'd5: q <= 4'd6;
                4'd6: q <= 4'd0;
            endcase
    end
endmodule

