{
    "test_results": "VCD info: dumpfile wave.vcd opened for output.\nHint: Your FSM didn't pass the sample timing diagram posted with the problem statement. Perhaps try debugging that?\ndataset_spec-to-rtl/Prob151_review2015_fsm_test.sv:76: $finish called at 25346 (1ps)\nHint: Output 'shift_ena' has 763 mismatches. First mismatch occurred at time 90.\nHint: Output 'counting' has 823 mismatches. First mismatch occurred at time 130.\nHint: Output 'done' has 464 mismatches. First mismatch occurred at time 180.\nHint: Total mismatched samples is 1193 out of 5069 samples\n\nSimulation finished at 25346 ps\nMismatches: 1193 in 5069 samples\n"
}