==39476== Cachegrind, a cache and branch-prediction profiler
==39476== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39476== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39476== Command: ./sift .
==39476== 
--39476-- warning: L3 cache found, using its data for the LL simulation.
--39476-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39476-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==39476== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39476== (see section Limitations in user manual)
==39476== NOTE: further instances of this message will not be shown
==39476== 
==39476== I   refs:      3,167,698,658
==39476== I1  misses:            2,188
==39476== LLi misses:            1,992
==39476== I1  miss rate:          0.00%
==39476== LLi miss rate:          0.00%
==39476== 
==39476== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39476== D1  misses:       24,580,002  ( 18,011,739 rd   +   6,568,263 wr)
==39476== LLd misses:        3,716,151  (  1,942,553 rd   +   1,773,598 wr)
==39476== D1  miss rate:           2.5% (        2.7%     +         2.2%  )
==39476== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39476== 
==39476== LL refs:          24,582,190  ( 18,013,927 rd   +   6,568,263 wr)
==39476== LL misses:         3,718,143  (  1,944,545 rd   +   1,773,598 wr)
==39476== LL miss rate:            0.1% (        0.1%     +         0.6%  )
