// Define the 8-bit full adder module
module adder_8bit(
    input [7:0] a,
    input [7:0] b,
    input Cin,
    output [7:0] y,
    output Co
);

    // Use built-in Verilog operators for addition
    assign {Co, y} = a + b + Cin;

endmodule

// Define the 16-bit full adder module
module adder_16bit(
    input [15:0] a,
    input [15:0] b,
    input Cin,
    output [15:0] y,
    output Co
);

    // Define the internal signals for the carry
    wire Cmid;

    // Instantiate two 8-bit adders
    adder_8bit u1(
        .a(a[7:0]),
        .b(b[7:0]),
        .Cin(Cin),
        .y(y[7:0]),
        .Co(Cmid)
    );

    adder_8bit u2(
        .a(a[15:8]),
        .b(b[15:8]),
        .Cin(Cmid),
        .y(y[15:8]),
        .Co(Co)
    );

endmodule