Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 04:31:46 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore_ram/post_route_timing.rpt
| Design       : td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore_ram
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
ram_reg_0_15_0_0__19/DP/CLK    q1_reg[10]/D                   7.904         
ram_reg_0_15_0_0__18/SP/CLK    q0_reg[9]/D                    7.917         
ram_reg_0_15_0_0__27/DP/CLK    q1_reg[14]/D                   7.951         
ram_reg_0_15_0_0__12/SP/CLK    q0_reg[6]/D                    7.993         
ram_reg_0_15_0_0__2/SP/CLK     q0_reg[1]/D                    8.006         
ram_reg_0_15_0_0__11/DP/CLK    q1_reg[6]/D                    8.018         
ram_reg_0_15_0_0__10/SP/CLK    q0_reg[5]/D                    8.023         
ram_reg_0_15_0_0__7/SP/CLK     q0_reg[4]/D                    8.032         
ram_reg_0_15_0_0__17/DP/CLK    q1_reg[9]/D                    8.044         
ram_reg_0_15_0_0__4/DP/CLK     q1_reg[2]/D                    8.055         
ram_reg_0_15_0_0__10/DP/CLK    q1_reg[5]/D                    8.066         
ram_reg_0_15_0_0__26/DP/CLK    q1_reg[13]/D                   8.084         
ram_reg_0_15_0_0__27/SP/CLK    q0_reg[14]/D                   8.104         
ram_reg_0_15_0_0__5/SP/CLK     q0_reg[3]/D                    8.128         
ram_reg_0_15_0_0__25/SP/CLK    q0_reg[13]/D                   8.147         
ram_reg_0_15_0_0__1/DP/CLK     q1_reg[1]/D                    8.183         
ram_reg_0_15_0_0__22/SP/CLK    q0_reg[11]/D                   8.194         
ram_reg_0_15_0_0__21/DP/CLK    q1_reg[11]/D                   8.209         
ram_reg_0_15_0_0__4/SP/CLK     q0_reg[2]/D                    8.226         
ram_reg_0_15_0_0__23/DP/CLK    q1_reg[12]/D                   8.249         
ram_reg_0_15_0_0__24/SP/CLK    q0_reg[12]/D                   8.268         
ram_reg_0_15_0_0__0/DP/CLK     q1_reg[0]/D                    8.271         
ram_reg_0_15_0_0__7/DP/CLK     q1_reg[4]/D                    8.280         
ram_reg_0_15_0_0__13/SP/CLK    q0_reg[7]/D                    8.307         
ram_reg_0_15_0_0__19/SP/CLK    q0_reg[10]/D                   8.310         
ram_reg_0_15_0_0__15/DP/CLK    q1_reg[8]/D                    8.311         
ram_reg_0_15_0_0__29/SP/CLK    q0_reg[15]/D                   8.314         
ram_reg_0_15_0_0__0/SP/CLK     q0_reg[0]/D                    8.318         
ram_reg_0_15_0_0__29/DP/CLK    q1_reg[15]/D                   8.338         
ram_reg_0_15_0_0__5/DP/CLK     q1_reg[3]/D                    8.410         
ram_reg_0_15_0_0__16/SP/CLK    q0_reg[8]/D                    8.438         
ram_reg_0_15_0_0__14/DP/CLK    q1_reg[7]/D                    8.568         



