{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631439721184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631439721189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 12 17:42:01 2021 " "Processing started: Sun Sep 12 17:42:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631439721189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631439721189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RX_and_TX -c RX_and_TX " "Command: quartus_map --read_settings_files=on --write_settings_files=off RX_and_TX -c RX_and_TX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631439721189 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1631439721767 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631439721767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_and_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_and_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RX_AND_TX-Behavioral " "Found design unit 1: RX_AND_TX-Behavioral" {  } { { "RX_and_TX.vhd" "" { Text "C:/Users/XORID/Documents/GitHub/RF-BRIDGE-UWA-ELEC5552-PROJECT2-TEAM4/VHDL/RX_and_TX/RX_and_TX.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631439729844 ""} { "Info" "ISGN_ENTITY_NAME" "1 RX_AND_TX " "Found entity 1: RX_AND_TX" {  } { { "RX_and_TX.vhd" "" { Text "C:/Users/XORID/Documents/GitHub/RF-BRIDGE-UWA-ELEC5552-PROJECT2-TEAM4/VHDL/RX_and_TX/RX_and_TX.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631439729844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631439729844 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RX_and_TX " "Elaborating entity \"RX_and_TX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1631439729887 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_busy RX_and_TX.vhd(52) " "Verilog HDL or VHDL warning at RX_and_TX.vhd(52): object \"rx_busy\" assigned a value but never read" {  } { { "RX_and_TX.vhd" "" { Text "C:/Users/XORID/Documents/GitHub/RF-BRIDGE-UWA-ELEC5552-PROJECT2-TEAM4/VHDL/RX_and_TX/RX_and_TX.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631439729896 "|RX_and_TX"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reset RX_and_TX.vhd(60) " "VHDL Signal Declaration warning at RX_and_TX.vhd(60): used explicit default value for signal \"reset\" because signal was never assigned a value" {  } { { "RX_and_TX.vhd" "" { Text "C:/Users/XORID/Documents/GitHub/RF-BRIDGE-UWA-ELEC5552-PROJECT2-TEAM4/VHDL/RX_and_TX/RX_and_TX.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1631439729896 "|RX_and_TX"}
{ "Warning" "WSGN_SEARCH_FILE" "uart_rx.vhd 2 1 " "Using design file uart_rx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx-Behavioral " "Found design unit 1: uart_rx-Behavioral" {  } { { "uart_rx.vhd" "" { Text "C:/Users/XORID/Documents/GitHub/RF-BRIDGE-UWA-ELEC5552-PROJECT2-TEAM4/VHDL/RX_and_TX/uart_rx.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631439729912 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.vhd" "" { Text "C:/Users/XORID/Documents/GitHub/RF-BRIDGE-UWA-ELEC5552-PROJECT2-TEAM4/VHDL/RX_and_TX/uart_rx.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631439729912 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1631439729912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx_inst\"" {  } { { "RX_and_TX.vhd" "uart_rx_inst" { Text "C:/Users/XORID/Documents/GitHub/RF-BRIDGE-UWA-ELEC5552-PROJECT2-TEAM4/VHDL/RX_and_TX/RX_and_TX.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631439729912 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart_tx.vhd 2 1 " "Using design file uart_tx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx-Behavioral " "Found design unit 1: uart_tx-Behavioral" {  } { { "uart_tx.vhd" "" { Text "C:/Users/XORID/Documents/GitHub/RF-BRIDGE-UWA-ELEC5552-PROJECT2-TEAM4/VHDL/RX_and_TX/uart_tx.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631439729929 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.vhd" "" { Text "C:/Users/XORID/Documents/GitHub/RF-BRIDGE-UWA-ELEC5552-PROJECT2-TEAM4/VHDL/RX_and_TX/uart_tx.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631439729929 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1631439729929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uart_tx_inst\"" {  } { { "RX_and_TX.vhd" "uart_tx_inst" { Text "C:/Users/XORID/Documents/GitHub/RF-BRIDGE-UWA-ELEC5552-PROJECT2-TEAM4/VHDL/RX_and_TX/RX_and_TX.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631439729929 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en_old uart_tx.vhd(28) " "Verilog HDL or VHDL warning at uart_tx.vhd(28): object \"en_old\" assigned a value but never read" {  } { { "uart_tx.vhd" "" { Text "C:/Users/XORID/Documents/GitHub/RF-BRIDGE-UWA-ELEC5552-PROJECT2-TEAM4/VHDL/RX_and_TX/uart_tx.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631439729931 "|RX_and_TX|uart_tx:uart_tx_inst"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1631439730559 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1631439731084 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631439731084 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_btn " "No output dependent on input pin \"reset_btn\"" {  } { { "RX_and_TX.vhd" "" { Text "C:/Users/XORID/Documents/GitHub/RF-BRIDGE-UWA-ELEC5552-PROJECT2-TEAM4/VHDL/RX_and_TX/RX_and_TX.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631439731193 "|RX_AND_TX|reset_btn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1631439731193 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "149 " "Implemented 149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1631439731194 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1631439731194 ""} { "Info" "ICUT_CUT_TM_LCELLS" "145 " "Implemented 145 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1631439731194 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1631439731194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631439731208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 12 17:42:11 2021 " "Processing ended: Sun Sep 12 17:42:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631439731208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631439731208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631439731208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631439731208 ""}
