[1] Gen-z draft core specification 2016, December 2016.
Available
online
http://genzconsortium.org/
draft-core-specification-december-2016/.
[2] A MDAHL , G. M., B LAAUW, G. A., AND B ROOKS , F. P. Architecture of the IBM System/360. IBM J. Res. Dev. 8, 2 (Apr.
1964), 87–101.

[3] A SANOVIC , K. FireBox: A Hardware Building Block for 2020
Warehouse-Scale Computers. In Proceedings of the 12th USENIX
Conference on File and Storage Technologies (FAST14) (Santa
Clara, CA, USA, feb 2014), USENIX Association.

[4] A SANOVI Ć , K. A hardware building block for 2020 warehousescale computers. In FAST 14 keynote (2014), USENIX.
[5] BAUMANN , A., BARHAM , P., DAGAND , P.-E., H ARRIS , T.,
I SAACS , R., P ETER , S., ROSCOE , T., S CH ÜPBACH , A., AND
S INGHANIA , A. The Multikernel: A New OS Architecture
for Scalable Multicore Systems. In Proceedings of the ACM
SIGOPS 22Nd Symposium on Operating Systems Principles (Big
Sky, Montana, USA, 2009), SOSP ’09, ACM, pp. 29–44.
[6] B ELAY, A., B ITTAU , A., M ASHTIZADEH , A., T EREI , D.,
M AZI ÈRES , D., AND KOZYRAKIS , C. Dune: Safe User-level
Access to Privileged CPU Features. In Proceedings of the 10th
USENIX Conference on Operating Systems Design and Implementation (Hollywood, CA, USA, 2012), OSDI’12, USENIX Association, pp. 335–348.


[7] C ARTER , N. P., K ECKLER , S. W., AND DALLY, W. J. Hardware
Support for Fast Capability-based Addressing. In Proceedings
of the Sixth International Conference on Architectural Support
for Programming Languages and Operating Systems (San Jose,
California, USA, 1994), ASPLOS VI, ACM, pp. 319–327.

[8] C ORBET, J. Memory protection keys. LWN.net Online https:
// lwn. net/ Articles/ 643797 May 13, 2015.
[9] DAUTENHAHN , N., K ASAMPALIS , T., D IETZ , W., C RISWELL ,
J., AND A DVE , V. Nested Kernel: An Operating System Architecture for Intra-Kernel Privilege Separation. SIGARCH Comput.
Archit. News 43, 1 (Mar. 2015), 191–206.


[10] E L H AJJ , I., M ERRITT, A., Z ELLWEGER , G., M ILOJICIC , D.,
ACHERMANN , R., FARABOSCHI , P., H WU , W.- M ., ROSCOE ,
T., AND S CHWAN , K. SpaceJMP: Programming with Multiple Virtual Address Spaces. In Proceedings of the Twenty-First
International Conference on Architectural Support for Programming Languages and Operating Systems (Atlanta, Georgia, USA,
2016), ASPLOS ’16, ACM, pp. 353–368.

[11] FARABOSCHI , P., K EETON , K., M ARSLAND , T., AND M ILO JICIC , D. Beyond Processor-centric Operating Systems. In Proceedings of the 15th USENIX Conference on Hot Topics in Operating Systems (Switzerland, 2015), HOTOS’15, USENIX Association, pp. 17–17.

[12] G ANAPATHI , A., G ANAPATHI , V., AND PATTERSON , D. Windows XP Kernel Crash Analysis. In Proceedings of the 20th Conference on Large Installation System Administration (Washington, DC, 2006), LISA ’06, USENIX Association, pp. 12–12.

[13] G ERBER , S., Z ELLWEGER , G., ACHERMANN , R., KOURTIS ,
K., ROSCOE , T., AND M ILOJICIC , D. Not Your Parents’ Physical Address Space. In Proceedings of the 15th USENIX Conference on Hot Topics in Operating Systems (Switzerland, 2015),
HOTOS’15, USENIX Association, pp. 16–16.

[14] G LERUM , K., K INSHUMANN , K., G REENBERG , S., AUL , G.,
O RGOVAN , V., N ICHOLS , G., G RANT, D., L OIHLE , G., AND
H UNT, G. Debugging in the (Very) Large: Ten Years of Implementation and Experience. In Proceedings of the ACM SIGOPS
22Nd Symposium on Operating Systems Principles (Big Sky,
Montana, USA, 2009), SOSP ’09, ACM, pp. 103–116.

[15] H ARDY, N. Keykos architecture. SIGOPS Oper. Syst. Rev. 19, 4
(Oct. 1985), 8–25.
[16] HEWLETT-PACKARD COMPANY. PA-RISC 1.1 Architecture and Instruction Set Reference Manual HP Part Number:
09740-90039 Third Edition, February 1994. https://parisc.
wiki.kernel.org/images-parisc/6/68/Pa11_acd.pdf.

[17] HP
L ABS.
The
Machine.
http://www.hpl.hp.com/research/systems-research/themachine/,
January 2015.


[18] I NTEL C ORPORATION.
Single-chip Cloud Computer.
Online, 2009.
Accessed 2017-01-09.
http://www.intel.com/content/dam/www/
public/us/en/documents/technology-briefs/
intel-labs-single-chip-cloud-overview-paper.pdf.
[19] I NTEL C ORPORATION. Intel Itanium Architecture Software Developers Manual Volume 2: System Architecture Revision 2.3,
May 2010.
[20] I NTEL C ORPORATION. Intel Xeon Phi Coprocessor System Software Developers Guide, March 2014. SKU 328207-003EN.

[21] I NTEL C ORPORATION. Intel Rack Scale Design. Online, 2016.
http://www.intel.com/content/www/us/en/architecture-andtechnology/ rack-scale-architecture/intel-rack-scale-architectureresources.html.
[22] J ONES , A. K., C HANSLER , J R ., R. J., D URHAM , I., S CHWANS ,
K., AND V EGDAHL , S. R. StarOS, a Multiprocessor Operating
System for the Support of Task Forces. In Proceedings of the Seventh ACM Symposium on Operating Systems Principles (Pacific
Grove, California, USA, 1979), SOSP ’79, ACM, pp. 117–127.
[23] K LEIN , G., E LPHINSTONE , K., H EISER , G., A NDRONICK , J.,
C OCK , D., D ERRIN , P., E LKADUWE , D., E NGELHARDT, K.,
KOLANSKI , R., N ORRISH , M., S EWELL , T., T UCH , H., AND
W INWOOD , S. sel4: Formal verification of an os kernel. In
Proceedings of the ACM SIGOPS 22Nd Symposium on Operating
Systems Principles (Big Sky, Montana, USA, 2009), SOSP ’09,
ACM, pp. 207–220.
[24] KOLDINGER , E. J., C HASE , J. S., AND E GGERS , S. J. Architecture support for single address space operating systems. In
Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems (Boston, Massachusetts, USA, 1992), ASPLOS V, ACM,
pp. 175–186.
[25] KOLDINGER , E. J., L EVY, H. M., C HASE , J. S., AND E GGERS ,
S. J. The Protection Lookaside Buffer: Efficient Protection for
Single-Address Space Computers. Tech. Rep. 91-11-05, Department of Computer Science and Engineering, University of Washington, Seattle, Washington, Nov. 1991.

[26] K RAWCZYK , H., B ELLARE , M., AND C ANETTI , R. HMAC:
Keyed-Hashing for Message Authentication. Network Working
Group, February 1997. RFC 2104.

[27] K URMUS , A., AND Z IPPEL , R. A Tale of Two Kernels: Towards
Ending Kernel Hardening Wars with Split Kernel. In Proceedings
of the 2014 ACM SIGSAC Conference on Computer and Communications Security (Scottsdale, Arizona, USA, 2014), CCS ’14,
ACM, pp. 1366–1377.

[28] K YATHSANDRA , J., AND Z HOU , X. Rack Scale Architecture:
Designing the Data Center of the Future. http://bit.ly/idf14-rsa,
Intel IDF14 Shenzen, 2014.
[29] L EVIN , R., C OHEN , E., C ORWIN , W., P OLLACK , F., AND
W ULF, W. Policy/Mechanism Separation in Hydra. In Proceedings of the Fifth ACM Symposium on Operating Systems Principles (Austin, Texas, USA, 1975), SOSP ’75, ACM, pp. 132–140.
[30] M ULLENDER , S., VAN ROSSUM , G., TANENBAUM , A., VAN
R ENESSE , R., AND VAN S TAVEREN , H. Amoeba, A distributed
operating system for the 1990s. Computer 33, 5 (May 1990),
44–53.
[31] N EEDHAM , R. M., AND WALKER , R. D. The Cambridge
CAP Computer and Its Protection System. In Proceedings of the
Sixth ACM Symposium on Operating Systems Principles (West
Lafayette, Indiana, USA, 1977), SOSP ’77, ACM, pp. 1–10.

[32] ROZIER , M., A BROSSIMOV, V., A RMAND , F., B OULE , I.,
G IEN , M., G UILLEMONT, M., H ERRMANN , F., K AISER , C.,
L ANGLOIS , S., L ÉONARD , P., ET AL . Overview of the chorus distributed operating systems. In Computing Systems (1991),
Citeseer.
[33] S HAPIRO , J. S., S MITH , J. M., AND FARBER , D. J. EROS: A
Fast Capability System. In Proceedings of the Seventeenth ACM
Symposium on Operating Systems Principles (Charleston, South
Carolina, USA, 1999), SOSP ’99, ACM, pp. 170–185.
[34] V ILANOVA , L., B EN -Y EHUDA , M., NAVARRO , N., E TSION ,
Y., AND VALERO , M. Codoms: Protecting software with codecentric memory domains. In 2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA) (June 2014),
pp. 469–480.
[35] WATSON , R. N. M., W OODRUFF , J., N EUMANN , P. G.,
M OORE , S. W., A NDERSON , J., C HISNALL , D., DAVE , N.,
DAVIS , B., G UDKA , K., L AURIE , B., M URDOCH , S. J., N OR TON , R., ROE , M., S ON , S., AND VADERA , M. CHERI: A Hybrid Capability-System Architecture for Scalable Software Compartmentalization. In 2015 IEEE Symposium on Security and Privacy (May 2015), pp. 20–37.
[36] W ILKES , J., AND S EARS , B. A comparison of Protection Lookaside Buffers and the PA-RISC Protection Architecture. Technical Report HPL-92-55, Computer Systems Laboratory, HewlettPackard Laboratories, Palo Alto, CA, USA, March 1992.
[37] W OODRUFF , J., WATSON , R. N., C HISNALL , D., M OORE ,
S. W., A NDERSON , J., DAVIS , B., L AURIE , B., N EUMANN ,
P. G., N ORTON , R., AND ROE , M. The CHERI Capability
Model: Revisiting RISC in an Age of Risk. In Proceeding of
the 41st Annual International Symposium on Computer Architecuture (Minneapolis, Minnesota, USA, 2014), ISCA ’14, IEEE
Press, pp. 457–468.
