<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::USART2::CR1 Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2.html">USART2</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html">CR1</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::USART2::CR1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Control register 1.  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a92210778f1e79dc625ec576599e26a37"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#a92210778f1e79dc625ec576599e26a37">UE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 0, 1 &gt;</td></tr>
<tr class="memdesc:a92210778f1e79dc625ec576599e26a37"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART enable.  <a href="#a92210778f1e79dc625ec576599e26a37">More...</a><br /></td></tr>
<tr class="separator:a92210778f1e79dc625ec576599e26a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedc5303b1aab5c9f8fa52e876582204f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#aedc5303b1aab5c9f8fa52e876582204f">UESM</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 1, 1 &gt;</td></tr>
<tr class="memdesc:aedc5303b1aab5c9f8fa52e876582204f"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART enable in Stop mode.  <a href="#aedc5303b1aab5c9f8fa52e876582204f">More...</a><br /></td></tr>
<tr class="separator:aedc5303b1aab5c9f8fa52e876582204f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a357d9e9d034720ba4b5897cb4a5c36f7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#a357d9e9d034720ba4b5897cb4a5c36f7">RE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 2, 1 &gt;</td></tr>
<tr class="memdesc:a357d9e9d034720ba4b5897cb4a5c36f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver enable.  <a href="#a357d9e9d034720ba4b5897cb4a5c36f7">More...</a><br /></td></tr>
<tr class="separator:a357d9e9d034720ba4b5897cb4a5c36f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4e768b22f4b8f29ac885cd0a0fb11de"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#ae4e768b22f4b8f29ac885cd0a0fb11de">TE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 3, 1 &gt;</td></tr>
<tr class="memdesc:ae4e768b22f4b8f29ac885cd0a0fb11de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter enable.  <a href="#ae4e768b22f4b8f29ac885cd0a0fb11de">More...</a><br /></td></tr>
<tr class="separator:ae4e768b22f4b8f29ac885cd0a0fb11de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb48d0a471786e553c696df0db43cb6d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#aeb48d0a471786e553c696df0db43cb6d">IDLEIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 4, 1 &gt;</td></tr>
<tr class="memdesc:aeb48d0a471786e553c696df0db43cb6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">IDLE interrupt enable.  <a href="#aeb48d0a471786e553c696df0db43cb6d">More...</a><br /></td></tr>
<tr class="separator:aeb48d0a471786e553c696df0db43cb6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02803b0abd63db16f4f8ca46c3cecb47"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#a02803b0abd63db16f4f8ca46c3cecb47">RXNEIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 5, 1 &gt;</td></tr>
<tr class="memdesc:a02803b0abd63db16f4f8ca46c3cecb47"><td class="mdescLeft">&#160;</td><td class="mdescRight">RXNE interrupt enable.  <a href="#a02803b0abd63db16f4f8ca46c3cecb47">More...</a><br /></td></tr>
<tr class="separator:a02803b0abd63db16f4f8ca46c3cecb47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e850bce1dd52489eceefa42a884a973"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#a1e850bce1dd52489eceefa42a884a973">TCIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 6, 1 &gt;</td></tr>
<tr class="memdesc:a1e850bce1dd52489eceefa42a884a973"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmission complete interrupt enable.  <a href="#a1e850bce1dd52489eceefa42a884a973">More...</a><br /></td></tr>
<tr class="separator:a1e850bce1dd52489eceefa42a884a973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefe353965e0164d5b30a62350407d432"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#aefe353965e0164d5b30a62350407d432">TXEIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 7, 1 &gt;</td></tr>
<tr class="memdesc:aefe353965e0164d5b30a62350407d432"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt enable  <a href="#aefe353965e0164d5b30a62350407d432">More...</a><br /></td></tr>
<tr class="separator:aefe353965e0164d5b30a62350407d432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c18718e7b5f6b99611cae83997db457"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#a3c18718e7b5f6b99611cae83997db457">PEIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 8, 1 &gt;</td></tr>
<tr class="memdesc:a3c18718e7b5f6b99611cae83997db457"><td class="mdescLeft">&#160;</td><td class="mdescRight">PE interrupt enable.  <a href="#a3c18718e7b5f6b99611cae83997db457">More...</a><br /></td></tr>
<tr class="separator:a3c18718e7b5f6b99611cae83997db457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add52ec0d5a22708d3db712e4d46fd6f0"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#add52ec0d5a22708d3db712e4d46fd6f0">PS</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 9, 1 &gt;</td></tr>
<tr class="memdesc:add52ec0d5a22708d3db712e4d46fd6f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity selection.  <a href="#add52ec0d5a22708d3db712e4d46fd6f0">More...</a><br /></td></tr>
<tr class="separator:add52ec0d5a22708d3db712e4d46fd6f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa9ce67c6695c09138f0fbf7d03914a5"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#afa9ce67c6695c09138f0fbf7d03914a5">PCE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 10, 1 &gt;</td></tr>
<tr class="memdesc:afa9ce67c6695c09138f0fbf7d03914a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity control enable.  <a href="#afa9ce67c6695c09138f0fbf7d03914a5">More...</a><br /></td></tr>
<tr class="separator:afa9ce67c6695c09138f0fbf7d03914a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e9f7b39f50185d3c1abd7a5cc6c518b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#a5e9f7b39f50185d3c1abd7a5cc6c518b">WAKE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 11, 1 &gt;</td></tr>
<tr class="memdesc:a5e9f7b39f50185d3c1abd7a5cc6c518b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver wakeup method.  <a href="#a5e9f7b39f50185d3c1abd7a5cc6c518b">More...</a><br /></td></tr>
<tr class="separator:a5e9f7b39f50185d3c1abd7a5cc6c518b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9a6db7f619a3a8ee93a9875eab12151"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#ac9a6db7f619a3a8ee93a9875eab12151">M</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 12, 1 &gt;</td></tr>
<tr class="memdesc:ac9a6db7f619a3a8ee93a9875eab12151"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word length.  <a href="#ac9a6db7f619a3a8ee93a9875eab12151">More...</a><br /></td></tr>
<tr class="separator:ac9a6db7f619a3a8ee93a9875eab12151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69cb8e9dcdff7cb680e8f28106998454"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#a69cb8e9dcdff7cb680e8f28106998454">MME</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 13, 1 &gt;</td></tr>
<tr class="memdesc:a69cb8e9dcdff7cb680e8f28106998454"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mute mode enable.  <a href="#a69cb8e9dcdff7cb680e8f28106998454">More...</a><br /></td></tr>
<tr class="separator:a69cb8e9dcdff7cb680e8f28106998454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d33eb0d54d342933845262c20df9ba2"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#a8d33eb0d54d342933845262c20df9ba2">CMIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 14, 1 &gt;</td></tr>
<tr class="memdesc:a8d33eb0d54d342933845262c20df9ba2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Character match interrupt enable.  <a href="#a8d33eb0d54d342933845262c20df9ba2">More...</a><br /></td></tr>
<tr class="separator:a8d33eb0d54d342933845262c20df9ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac396badca510fc5832850b14785f45af"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#ac396badca510fc5832850b14785f45af">OVER8</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 15, 1 &gt;</td></tr>
<tr class="memdesc:ac396badca510fc5832850b14785f45af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Oversampling mode.  <a href="#ac396badca510fc5832850b14785f45af">More...</a><br /></td></tr>
<tr class="separator:ac396badca510fc5832850b14785f45af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a024510dea8a71b66a0d9f5a09e76a9a2"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#a024510dea8a71b66a0d9f5a09e76a9a2">DEDT</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 16, 5 &gt;</td></tr>
<tr class="memdesc:a024510dea8a71b66a0d9f5a09e76a9a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Driver Enable deassertion time.  <a href="#a024510dea8a71b66a0d9f5a09e76a9a2">More...</a><br /></td></tr>
<tr class="separator:a024510dea8a71b66a0d9f5a09e76a9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a3ccd6c0735ff138f1469d0fa696e5d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#a2a3ccd6c0735ff138f1469d0fa696e5d">DEAT</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 21, 5 &gt;</td></tr>
<tr class="memdesc:a2a3ccd6c0735ff138f1469d0fa696e5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Driver Enable assertion time.  <a href="#a2a3ccd6c0735ff138f1469d0fa696e5d">More...</a><br /></td></tr>
<tr class="separator:a2a3ccd6c0735ff138f1469d0fa696e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e8d791d3bbb2139d7d82f589bb08f7f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#a5e8d791d3bbb2139d7d82f589bb08f7f">RTOIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 26, 1 &gt;</td></tr>
<tr class="memdesc:a5e8d791d3bbb2139d7d82f589bb08f7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver timeout interrupt enable.  <a href="#a5e8d791d3bbb2139d7d82f589bb08f7f">More...</a><br /></td></tr>
<tr class="separator:a5e8d791d3bbb2139d7d82f589bb08f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7cee7f92f20b10f689d718e40cec28d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#ae7cee7f92f20b10f689d718e40cec28d">EOBIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 27, 1 &gt;</td></tr>
<tr class="memdesc:ae7cee7f92f20b10f689d718e40cec28d"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of Block interrupt enable.  <a href="#ae7cee7f92f20b10f689d718e40cec28d">More...</a><br /></td></tr>
<tr class="separator:ae7cee7f92f20b10f689d718e40cec28d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e20bf0cee827351442d12adb71918d0"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#a5e20bf0cee827351442d12adb71918d0">M1</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 28, 1 &gt;</td></tr>
<tr class="memdesc:a5e20bf0cee827351442d12adb71918d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word length.  <a href="#a5e20bf0cee827351442d12adb71918d0">More...</a><br /></td></tr>
<tr class="separator:a5e20bf0cee827351442d12adb71918d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Control register 1. </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="a92210778f1e79dc625ec576599e26a37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#a92210778f1e79dc625ec576599e26a37">STM32LIB::reg::USART2::CR1::UE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART enable. </p>

</div>
</div>
<a class="anchor" id="aedc5303b1aab5c9f8fa52e876582204f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#aedc5303b1aab5c9f8fa52e876582204f">STM32LIB::reg::USART2::CR1::UESM</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 1, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART enable in Stop mode. </p>

</div>
</div>
<a class="anchor" id="a357d9e9d034720ba4b5897cb4a5c36f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#a357d9e9d034720ba4b5897cb4a5c36f7">STM32LIB::reg::USART2::CR1::RE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 2, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver enable. </p>

</div>
</div>
<a class="anchor" id="ae4e768b22f4b8f29ac885cd0a0fb11de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#ae4e768b22f4b8f29ac885cd0a0fb11de">STM32LIB::reg::USART2::CR1::TE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 3, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter enable. </p>

</div>
</div>
<a class="anchor" id="aeb48d0a471786e553c696df0db43cb6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#aeb48d0a471786e553c696df0db43cb6d">STM32LIB::reg::USART2::CR1::IDLEIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 4, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IDLE interrupt enable. </p>

</div>
</div>
<a class="anchor" id="a02803b0abd63db16f4f8ca46c3cecb47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#a02803b0abd63db16f4f8ca46c3cecb47">STM32LIB::reg::USART2::CR1::RXNEIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 5, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RXNE interrupt enable. </p>

</div>
</div>
<a class="anchor" id="a1e850bce1dd52489eceefa42a884a973"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#a1e850bce1dd52489eceefa42a884a973">STM32LIB::reg::USART2::CR1::TCIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 6, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmission complete interrupt enable. </p>

</div>
</div>
<a class="anchor" id="aefe353965e0164d5b30a62350407d432"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#aefe353965e0164d5b30a62350407d432">STM32LIB::reg::USART2::CR1::TXEIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 7, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt enable </p>

</div>
</div>
<a class="anchor" id="a3c18718e7b5f6b99611cae83997db457"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#a3c18718e7b5f6b99611cae83997db457">STM32LIB::reg::USART2::CR1::PEIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 8, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PE interrupt enable. </p>

</div>
</div>
<a class="anchor" id="add52ec0d5a22708d3db712e4d46fd6f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#add52ec0d5a22708d3db712e4d46fd6f0">STM32LIB::reg::USART2::CR1::PS</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 9, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parity selection. </p>

</div>
</div>
<a class="anchor" id="afa9ce67c6695c09138f0fbf7d03914a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#afa9ce67c6695c09138f0fbf7d03914a5">STM32LIB::reg::USART2::CR1::PCE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 10, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parity control enable. </p>

</div>
</div>
<a class="anchor" id="a5e9f7b39f50185d3c1abd7a5cc6c518b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#a5e9f7b39f50185d3c1abd7a5cc6c518b">STM32LIB::reg::USART2::CR1::WAKE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 11, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver wakeup method. </p>

</div>
</div>
<a class="anchor" id="ac9a6db7f619a3a8ee93a9875eab12151"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#ac9a6db7f619a3a8ee93a9875eab12151">STM32LIB::reg::USART2::CR1::M</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 12, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Word length. </p>

</div>
</div>
<a class="anchor" id="a69cb8e9dcdff7cb680e8f28106998454"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#a69cb8e9dcdff7cb680e8f28106998454">STM32LIB::reg::USART2::CR1::MME</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 13, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mute mode enable. </p>

</div>
</div>
<a class="anchor" id="a8d33eb0d54d342933845262c20df9ba2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#a8d33eb0d54d342933845262c20df9ba2">STM32LIB::reg::USART2::CR1::CMIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 14, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Character match interrupt enable. </p>

</div>
</div>
<a class="anchor" id="ac396badca510fc5832850b14785f45af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#ac396badca510fc5832850b14785f45af">STM32LIB::reg::USART2::CR1::OVER8</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 15, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Oversampling mode. </p>

</div>
</div>
<a class="anchor" id="a024510dea8a71b66a0d9f5a09e76a9a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#a024510dea8a71b66a0d9f5a09e76a9a2">STM32LIB::reg::USART2::CR1::DEDT</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 16, 5&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Driver Enable deassertion time. </p>

</div>
</div>
<a class="anchor" id="a2a3ccd6c0735ff138f1469d0fa696e5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#a2a3ccd6c0735ff138f1469d0fa696e5d">STM32LIB::reg::USART2::CR1::DEAT</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 21, 5&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Driver Enable assertion time. </p>

</div>
</div>
<a class="anchor" id="a5e8d791d3bbb2139d7d82f589bb08f7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#a5e8d791d3bbb2139d7d82f589bb08f7f">STM32LIB::reg::USART2::CR1::RTOIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 26, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver timeout interrupt enable. </p>

</div>
</div>
<a class="anchor" id="ae7cee7f92f20b10f689d718e40cec28d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#ae7cee7f92f20b10f689d718e40cec28d">STM32LIB::reg::USART2::CR1::EOBIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 27, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>End of Block interrupt enable. </p>

</div>
</div>
<a class="anchor" id="a5e20bf0cee827351442d12adb71918d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html#a5e20bf0cee827351442d12adb71918d0">STM32LIB::reg::USART2::CR1::M1</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004400, 28, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Word length. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:17 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
