Cristinel Ababei , Hamed Sajjadi Kia , Om Prakash Yadav , Jingcao Hu, Energy and reliability oriented mapping for regular Networks-on-Chip, Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip, May 01-04, 2011, Pittsburgh, Pennsylvania[doi>10.1145/1999946.1999966]
Raâ€™ed Al-Dujaily , Terrence Mak , Kai-Pui Lam , Fei Xia , Alex Yakovlev , Chi-Sang Poon, Dynamic On-Chip Thermal Optimization for Three-Dimensional Networks-On-Chip, The Computer Journal, v.56 n.6, p.756-770, June 2013[doi>10.1093/comjnl/bxs135]
Ra'ed Al-Dujaily , Terrence Mak , Fei Xia , Alex Yakovlev , Maurizio Palesi, Embedded Transitive Closure Network for Runtime Deadlock Detection in Networks-on-Chip, IEEE Transactions on Parallel and Distributed Systems, v.23 n.7, p.1205-1215, July 2012[doi>10.1109/TPDS.2011.275]
Al-Dujaily, R., Mak, T., Zhou, K., Lam, K.-P., Meng, Y., Yakovlev, A., and Poon, C.-S. 2011. On-chip dynamic programming networks using 3D-TSV integration. In Proceedings of the International Conference on Embedded Computer Systems (SAMOS). 318--325.
Syed M. Alam , Robert E. Jones , Scott Pozder , Ritwik Chatterjee , Shahid Rauf , Ankur Jain, Interstratum connection design considerations for cost-effective 3-D system integration, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.3, p.450-460, March 2010[doi>10.1109/TVLSI.2008.2011910]
John K. Antonio , Garng M. Huang , Wei K. Tsai, A Fast Distributed Shortest Path  Algorithm for a Class of Hierarchically Clustered Data Networks, IEEE Transactions on Computers, v.41 n.6, p.710-724, June 1992[doi>10.1109/12.144623]
Giuseppe Ascia , Vincenzo Catania , Maurizio Palesi, Multi-objective mapping for mesh-based NoC architectures, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden[doi>10.1145/1016720.1016765]
Bellman, R. 1961. Adaptive Control Processes. Princeton University Press, Princeton, NJ.
Richard Ernest Bellman, Dynamic Programming, Dover Publications, Incorporated, 2003
Bellman, R. and Kalaba, R. 1957. On the role of dynamic programming in statistical communication theory. IRE Trans. Info. Theory 3, 3, 197--203.
Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002[doi>10.1109/2.976921]
Bertsekas, D. 2005. Dynamic Programming and Optimal Control. Athena Scientific, Belmont, MA.
Bryan Black , Murali Annavaram , Ned Brekelbaum , John DeVale , Lei Jiang , Gabriel H. Loh , Don McCaule , Pat Morrow , Donald W. Nelson , Daniel Pantuso , Paul Reed , Jeff Rupley , Sadasivan Shankar , John Shen , Clair Webb, Die Stacking (3D) Microarchitecture, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.469-479, December 09-13, 2006[doi>10.1109/MICRO.2006.18]
Chih-Hao Chao , Kai-Yuan Jheng , Hao-Yu Wang , Jia-Cheng Wu , An-Yeu Wu, Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems, Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, p.223-230, May 03-06, 2010[doi>10.1109/NOCS.2010.32]
Ge-Ming Chiu, The Odd-Even Turn Model for Adaptive Routing, IEEE Transactions on Parallel and Distributed Systems, v.11 n.7, p.729-738, July 2000[doi>10.1109/71.877831]
Chung, C.-C. and Yang, C.-R. 2011. An autocalibrated all-digital temperature sensor for on-chip thermal monitoring. IEEE Trans. Circ. Syst. II: Express Briefs 58, 2, 105--109.
Thomas H. Cormen , Charles E. Leiserson , Ronald L. Rivest , Clifford Stein, Introduction to algorithms, MIT Press, Cambridge, MA, 2001
Nizar Dahir , Terrence Mak , Fei Xia , Alex Yakovlev, Minimizing power supply noise through harmonic mappings in networks-on-chip, Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 07-12, 2012, Tampere, Finland[doi>10.1145/2380445.2380468]
W. J. Dally , C. L. Seitz, Deadlock-Free Message Routing in Multiprocessor Interconnection Networks, IEEE Transactions on Computers, v.36 n.5, p.547-553, May 1987[doi>10.1109/TC.1987.1676939]
William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379048]
William Dally , Brian Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
W. Rhett Davis , John Wilson , Stephen Mick , Jian Xu , Hao Hua , Christopher Mineo , Ambarish M. Sule , Michael Steer , Paul D. Franzon, Demystifying 3D ICs: The Pros and Cons of Going Vertical, IEEE Design & Test, v.22 n.6, p.498-510, November 2005[doi>10.1109/MDT.2005.136]
Brett Stanley Feero , Partha Pratim Pande, Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation, IEEE Transactions on Computers, v.58 n.1, p.32-45, January 2009[doi>10.1109/TC.2008.142]
Christopher J. Glass , Lionel M. Ni, The turn model for adaptive routing, Proceedings of the 19th annual international symposium on Computer architecture, p.278-287, May 19-21, 1992, Queensland, Australia[doi>10.1145/139669.140384]
Frederick S. Hillier , Gerald J. Lieberman, Introduction to operations research, 4th ed., Holden-Day, Inc., San Francisco, CA, 1986
Jingcao Hu , Radu Marculescu, Energy-aware mapping for tile-based NoC architectures under performance constraints, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119818]
Wei Huang , Karthik Sankaranarayanan , Kevin Skadron , Robert J. Ribando , Mircea R. Stan, Accurate, Pre-RTL Temperature-Aware Design Using a Parameterized, Geometric Thermal Model, IEEE Transactions on Computers, v.57 n.9, p.1277-1288, September 2008[doi>10.1109/TC.2008.64]
Huang, W., Skadron, K., Gurumurthi, S., Ribando, R., and Stan, M. 2009. Differentiating the roles of IR measurement and simulation for power and temperature-aware design. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS'09). 1--10.
Intel. 2012. The 80-core Tera-scale Research Chip. http://www.intel.com. (Last accessed 5/12).
ITRS. 2011. Technology working group report - interconnect. http://www.itrs.net. (Last accessed 3/12).
Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: A Power-Area Simulator for Interconnection Networks, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.1, p.191-196, January 2012[doi>10.1109/TVLSI.2010.2091686]
A Network on Chip Architecture and Design Methodology, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.117, April 25-26, 2002
Lam, K. and Tong, C. 1996. Closed semiring connectionist network for the Bellman-Ford computation. IEE Proc. Comput. Digital Tech. 143, 3, 189--195.
Lin, S.-Y., Yin, T.-C., Wang, H.-Y., and Wu, A.-Y. 2011. Traffic-and thermal-aware routing for throttled three-dimensional network-on-chip systems. In Proceedings of the International Symposium on VLSI Design, Automation and Test (VLSI-DAT). 1--4.
Loh, G. and Xie, Y. 2008. 3D tutorial. In Proceedings of the International Sympsoium on Computer Architecture (ISCA). 1--97.
Mak, T., Cheung, P., Lam, K.-P., and Luk, W. 2011. Adaptive routing in network-on-chips using a dynamic-programming network. IEEE Trans. Indust. Electron. 58, 8, 3701--3716.
Terrence Mak , Kai-Pui Lam , H. S. Ng , Guy Rachmuth , Chi-Sang Poon, A CMOS current-mode dynamic programming circuit, IEEE Transactions on Circuits and Systems Part I: Regular Papers, v.57 n.12, p.3112-3123, December 2010[doi>10.1109/TCSI.2010.2052661]
Terrence S. T. Mak , Pete Sedcole , Peter Y. K. Cheung , Wayne Luk , K. P. Lam, A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing, Proceedings of the First International Symposium on Networks-on-Chip, p.173-182, May 07-09, 2007[doi>10.1109/NOCS.2007.2]
Robert Mullins , Andrew West , Simon Moore, The design and implementation of a low-latency on-chip network, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118348]
Srinivasan Murali , Giovanni De Micheli, Bandwidth-Constrained Mapping of Cores onto NoC Architectures, Proceedings of the conference on Design, automation and test in Europe, p.20896, February 16-20, 2004
Pande, P., Grecu, C., Ivanov, A., and Saleh, R. 2003. High-throughput switch-based interconnect for future SoCs. In Proceedings of the 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications. 304--310.
Vasilis F. Pavlidis , Eby G. Friedman, 3-D topologies for networks-on-chip, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.10, p.1081-1090, October 2007[doi>10.1109/TVLSI.2007.893649]
Peters, J., Vijayakumar, S., and Schaal, S. 2003. Reinforcement learning for humanoid robotics. In Proceedings of the 3rd IEEE-RAS International Conference on Humanoid Robotics. 1--20.
PTM. 2010. Predictive Technology Model. http://ptm.asu.edu. (Last accessed 1/11).
Rabaey, J. M., Chandrakasan, A., and Nikolic, B. 2002. Digital Integrated Circuits: A Design Perspective. Prentice Hall Upper Saddle River, N. J.
Salihundam, P., Jain, S., Jacob, T., Kumar, S., Erraguntla, V., Hoskote, Y., Vangal, S., Ruhl, G., and Borkar, N. 2011. A 2 Tb/s 64 mesh network for a single-chip cloud computer with DVFS in 45 nm CMOS. IEEE J. Solid-State Circ. 46, 4, 757--766.
Schaper, L., Burkett, S., Spiesshoefer, S., Vangara, G., Rahman, Z., and Polamreddy, S. 2005. Architectural implications and process development of 3-D VLSI -axis interconnects using through silicon vias. IEEE Trans. Adv. Packaging 28, 3, 356--366.
Schultz, W., Dayan, P., and Montague, P. R. 1997. A neural substrate of prediction and reward. Science 275, 5306, 1593--1599.
Li Shang , Li-Shiuan Peh , Amit Kumar , Niraj K. Jha, Thermal Modeling, Characterization and Management of On-Chip Networks, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.67-78, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.35]
Shih, Y.-H., Lin, S.-R., Wang, T.-M., and Hwu, J.-G. 2004. High sensitive and wide detecting range MOS tunneling temperature sensors for on-chip temperature detection. IEEE Trans. Electron Devi. 51, 9, 1514--1521.
Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859620]
Michael Bedford Taylor , Jason Kim , Jason Miller , David Wentzlaff , Fae Ghodrat , Ben Greenwald , Henry Hoffman , Paul Johnson , Jae-Wook Lee , Walter Lee , Albert Ma , Arvind Saraf , Mark Seneski , Nathan Shnidman , Volker Strumpen , Matt Frank , Saman Amarasinghe , Anant Agarwal, The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs, IEEE Micro, v.22 n.2, p.25-35, March 2002[doi>10.1109/MM.2002.997877]
Tilera. 2011. Tilera company products briefs. http://www.tilera.com. (Last accessed 12/11).
Vangal, S., Howard, J., Ruhl, G., Dighe, S., Wilson, H., Tschanz, J., Finan, D., Singh, A., Jacob, T., Jain, S., Erraguntla, V., Roberts, C., Hoskote, Y., Borkar, N., and Borkar, S. 2008. An 80-tile sub-100-W TeraFLOPS processor in 65-nm CMOS. IEEE J. Solid-State Circ. 43, 1, 29--41.
