V 000050 55 3155          1459239703171 SCHEMATIC
(_unit VHDL (schemasr 0 8(schematic 0 19))
	(_version vc6)
	(_time 1459239703172 2016.03.29 11:21:43)
	(_source (\./../../impl1/schemaSR.vhd\))
	(_parameters dbg tan)
	(_code 64603364633338726460203e346367636663676267)
	(_ent
		(_time 1459239703169)
	)
	(_comp
		(xor2
			(_object
				(_port (_int A -1 0 34(_ent (_in))))
				(_port (_int B -1 0 35(_ent (_in))))
				(_port (_int Z -1 0 36(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 40(_ent (_in))))
				(_port (_int B -1 0 41(_ent (_in))))
				(_port (_int Z -1 0 42(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 46(_ent (_in))))
				(_port (_int Z -1 0 47(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 51(_ent (_in))))
				(_port (_int B -1 0 52(_ent (_in))))
				(_port (_int C -1 0 53(_ent (_in))))
				(_port (_int Z -1 0 54(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 58(_ent (_in))))
				(_port (_int B -1 0 59(_ent (_in))))
				(_port (_int Z -1 0 60(_ent (_out))))
			)
		)
	)
	(_inst I2 0 68(_comp xor2)
		(_port
			((A)(x2))
			((B)(x4))
			((Z)(N_1))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I3 0 70(_comp or2)
		(_port
			((A)(N_1))
			((B)(x3))
			((Z)(S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I4 0 72(_comp inv)
		(_port
			((A)(x1))
			((Z)(C))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I9 0 74(_comp inv)
		(_port
			((A)(S))
			((Z)(N_4))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I5 0 76(_comp nd3)
		(_port
			((A)(Q_DUMMY))
			((B)(N_3))
			((C)(reset))
			((Z)(nQ_DUMMY))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I6 0 78(_comp nd2)
		(_port
			((A)(C))
			((B)(N_4))
			((Z)(N_3))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I7 0 80(_comp nd2)
		(_port
			((A)(S))
			((B)(C))
			((Z)(N_2))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I8 0 82(_comp nd2)
		(_port
			((A)(N_2))
			((B)(nQ_DUMMY))
			((Z)(Q_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x1 -1 0 9(_ent(_in))))
		(_port (_int x2 -1 0 10(_ent(_in))))
		(_port (_int x3 -1 0 11(_ent(_in))))
		(_port (_int x4 -1 0 12(_ent(_in))))
		(_port (_int reset -1 0 13(_ent(_in))))
		(_port (_int Q -1 0 14(_ent(_out))))
		(_port (_int nQ -1 0 15(_ent(_out))))
		(_sig (_int gnd -1 0 21(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 22(_arch(_uni((i 3))))))
		(_sig (_int N_4 -1 0 24(_arch(_uni))))
		(_sig (_int S -1 0 25(_arch(_uni))))
		(_sig (_int C -1 0 26(_arch(_uni))))
		(_sig (_int nQ_DUMMY -1 0 27(_arch(_uni))))
		(_sig (_int Q_DUMMY -1 0 28(_arch(_uni))))
		(_sig (_int N_1 -1 0 29(_arch(_uni))))
		(_sig (_int N_2 -1 0 30(_arch(_uni))))
		(_sig (_int N_3 -1 0 31(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_alias((Q)(Q_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__66(_arch 1 0 66(_assignment (_alias((nQ)(nQ_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 2 -1)
)
V 000050 55 4073          1459239703788 SCHEMATIC
(_unit VHDL (schemams 0 8(schematic 0 19))
	(_version vc6)
	(_time 1459239703789 2016.03.29 11:21:43)
	(_source (\./../../impl1/schemaMS.vhd\))
	(_parameters dbg tan)
	(_code c5c19090c39299d3c6c6819f95c391c2c6c2c6c3c6)
	(_ent
		(_time 1459239703786)
	)
	(_comp
		(vlo
			(_object
				(_port (_int Z -1 0 39(_ent (_out))))
			)
		)
		(inv
			(_object
				(_port (_int A -1 0 43(_ent (_in))))
				(_port (_int Z -1 0 44(_ent (_out))))
			)
		)
		(xor2
			(_object
				(_port (_int A -1 0 48(_ent (_in))))
				(_port (_int B -1 0 49(_ent (_in))))
				(_port (_int Z -1 0 50(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int A -1 0 54(_ent (_in))))
				(_port (_int B -1 0 55(_ent (_in))))
				(_port (_int Z -1 0 56(_ent (_out))))
			)
		)
		(nd3
			(_object
				(_port (_int A -1 0 60(_ent (_in))))
				(_port (_int B -1 0 61(_ent (_in))))
				(_port (_int C -1 0 62(_ent (_in))))
				(_port (_int Z -1 0 63(_ent (_out))))
			)
		)
		(nd2
			(_object
				(_port (_int A -1 0 67(_ent (_in))))
				(_port (_int B -1 0 68(_ent (_in))))
				(_port (_int Z -1 0 69(_ent (_out))))
			)
		)
	)
	(_inst I1 0 77(_comp vlo)
		(_port
			((Z)(M_R))
		)
		(_use (_ent xp2 vlo)
		)
	)
	(_inst I2 0 79(_comp inv)
		(_port
			((A)(x1))
			((Z)(N_13))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I3 0 81(_comp inv)
		(_port
			((A)(N_13))
			((Z)(N_18))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I4 0 83(_comp xor2)
		(_port
			((A)(x2))
			((B)(x4))
			((Z)(N_6))
		)
		(_use (_ent xp2 xor2)
		)
	)
	(_inst I5 0 85(_comp or2)
		(_port
			((A)(N_6))
			((B)(x3))
			((Z)(M_S))
		)
		(_use (_ent xp2 or2)
		)
	)
	(_inst I6 0 87(_comp nd3)
		(_port
			((A)(S_S))
			((B)(N_11))
			((C)(reset))
			((Z)(S_R))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I7 0 89(_comp nd3)
		(_port
			((A)(Q_DUMMY))
			((B)(N_15))
			((C)(reset))
			((Z)(nQ_DUMMY))
		)
		(_use (_ent xp2 nd3)
		)
	)
	(_inst I8 0 91(_comp nd2)
		(_port
			((A)(N_13))
			((B)(M_R))
			((Z)(N_11))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I9 0 93(_comp nd2)
		(_port
			((A)(M_S))
			((B)(N_13))
			((Z)(N_12))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I10 0 95(_comp nd2)
		(_port
			((A)(N_12))
			((B)(S_R))
			((Z)(S_S))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I11 0 97(_comp nd2)
		(_port
			((A)(S_R))
			((B)(N_18))
			((Z)(N_15))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I12 0 99(_comp nd2)
		(_port
			((A)(N_18))
			((B)(S_S))
			((Z)(N_17))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_inst I13 0 101(_comp nd2)
		(_port
			((A)(N_17))
			((B)(nQ_DUMMY))
			((Z)(Q_DUMMY))
		)
		(_use (_ent xp2 nd2)
		)
	)
	(_object
		(_port (_int x1 -1 0 9(_ent(_in))))
		(_port (_int x2 -1 0 10(_ent(_in))))
		(_port (_int x3 -1 0 11(_ent(_in))))
		(_port (_int x4 -1 0 12(_ent(_in))))
		(_port (_int reset -1 0 13(_ent(_in))))
		(_port (_int Q -1 0 14(_ent(_out))))
		(_port (_int nQ -1 0 15(_ent(_out))))
		(_sig (_int gnd -1 0 21(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 22(_arch(_uni((i 3))))))
		(_sig (_int nQ_DUMMY -1 0 24(_arch(_uni))))
		(_sig (_int Q_DUMMY -1 0 25(_arch(_uni))))
		(_sig (_int S_R -1 0 26(_arch(_uni))))
		(_sig (_int N_18 -1 0 27(_arch(_uni))))
		(_sig (_int S_S -1 0 28(_arch(_uni))))
		(_sig (_int M_R -1 0 29(_arch(_uni))))
		(_sig (_int M_S -1 0 30(_arch(_uni))))
		(_sig (_int N_6 -1 0 31(_arch(_uni))))
		(_sig (_int N_11 -1 0 32(_arch(_uni))))
		(_sig (_int N_12 -1 0 33(_arch(_uni))))
		(_sig (_int N_13 -1 0 34(_arch(_uni))))
		(_sig (_int N_15 -1 0 35(_arch(_uni))))
		(_sig (_int N_17 -1 0 36(_arch(_uni))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment (_alias((Q)(Q_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(10)))))
			(line__75(_arch 1 0 75(_assignment (_alias((nQ)(nQ_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 2 -1)
)
