// Seed: 2857043924
module module_0;
  logic [7:0]
      id_1,
      id_2,
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19 = id_10,
      id_20,
      id_21;
  wire id_22;
  wand id_23 = 1;
  wire id_24;
  assign id_2 = id_12[1];
  wire id_25;
  wire id_26 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  assign id_1[1'b0] = 1'd0 == id_2 + id_2;
  wor id_4 = 1;
  module_0();
endmodule
