{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734720993479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734720993479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 20:56:33 2024 " "Processing started: Fri Dec 20 20:56:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734720993479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734720993479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734720993479 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1734720993661 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "DE2_115_IR DE2_115_IR.v(22) " "Verilog Module Declaration warning at DE2_115_IR.v(22): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"DE2_115_IR\"" {  } { { "DE2_115_IR.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/DE2_115_IR.v" 22 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734720993687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_ir.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_IR " "Found entity 1: DE2_115_IR" {  } { { "DE2_115_IR.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/DE2_115_IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734720993688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734720993688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file ir_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR_RECEIVER " "Found entity 1: IR_RECEIVER" {  } { { "IR_RECEIVER.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/IR_RECEIVER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734720993690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734720993690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_Module " "Found entity 1: TOP_Module" {  } { { "TOP_Module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/TOP_Module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734720993691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734720993691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_devider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_devider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_devider " "Found entity 1: clock_devider" {  } { { "clock_devider.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/clock_devider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734720993693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734720993693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734720993694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734720993694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_module.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_module " "Found entity 1: LCD_module" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734720993697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734720993697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file state_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 STATE_Manager " "Found entity 1: STATE_Manager" {  } { { "STATE_Manager.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/STATE_Manager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734720993698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734720993698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "power_selection.v 1 1 " "Found 1 design units, including 1 entities, in source file power_selection.v" { { "Info" "ISGN_ENTITY_NAME" "1 power_selection " "Found entity 1: power_selection" {  } { { "power_selection.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/power_selection.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734720993699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734720993699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdown_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file countdown_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTDOWN_SEG " "Found entity 1: COUNTDOWN_SEG" {  } { { "COUNTDOWN_SEG.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/COUNTDOWN_SEG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734720993700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734720993700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file display_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 DISPLAY_SEG " "Found entity 1: DISPLAY_SEG" {  } { { "DISPLAY_SEG.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/DISPLAY_SEG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734720993701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734720993701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transform_color.v 1 1 " "Found 1 design units, including 1 entities, in source file transform_color.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRANSFORM_COLOR " "Found entity 1: TRANSFORM_COLOR" {  } { { "TRANSFORM_COLOR.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/TRANSFORM_COLOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734720993703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734720993703 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "DE2_115_Default DE2_115_Default.v(17) " "Verilog Module Declaration warning at DE2_115_Default.v(17): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"DE2_115_Default\"" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/DE2_115_Default.v" 17 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734720993704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_default.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_default.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_Default " "Found entity 1: DE2_115_Default" {  } { { "DE2_115_Default.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/DE2_115_Default.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734720993704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734720993704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734720993706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734720993706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/VGA_Audio_PLL.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734720993707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734720993707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734720993709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734720993709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734720993711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734720993711 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "current COUNTDOWN_SEG.v(47) " "Verilog HDL error at COUNTDOWN_SEG.v(47): object \"current\" is not declared" {  } { { "COUNTDOWN_SEG.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/COUNTDOWN_SEG.v" 47 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1734720993712 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TOP_Module.v(52) " "Verilog HDL Instantiation warning at TOP_Module.v(52): instance has no name" {  } { { "TOP_Module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/TOP_Module.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1734720993712 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4570 " "Peak virtual memory: 4570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734720993747 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 20 20:56:33 2024 " "Processing ended: Fri Dec 20 20:56:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734720993747 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734720993747 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734720993747 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734720993747 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 4 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 4 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734720994326 ""}
