// Seed: 2196952247
module module_0 (
    output tri1 id_0,
    output wand void id_1,
    input uwire id_2,
    input wor id_3,
    input uwire id_4,
    input supply1 id_5,
    output tri id_6,
    input wor id_7,
    input tri1 id_8
);
  assign id_6 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    output tri id_2,
    input supply0 id_3
);
  wire id_5;
  module_0(
      id_2, id_2, id_3, id_3, id_3, id_1, id_2, id_0, id_3
  );
  wire id_6;
endmodule
module module_2 (
    input wor id_0,
    input supply1 id_1,
    output tri id_2,
    input tri1 id_3,
    input wand id_4,
    input tri id_5,
    input supply0 id_6,
    output tri0 id_7,
    output wor id_8
);
  wire id_10, id_11;
  module_0(
      id_2, id_2, id_1, id_6, id_6, id_1, id_7, id_5, id_0
  );
endmodule
