

================================================================
== Vivado HLS Report for 'MixColumns'
================================================================
* Date:           Sat Jan 23 21:09:27 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        aes_hls_prj
* Solution:       sol3
* Product family: spartan7
* Target device:  xc7s15-ftgb196-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|     6.100|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   17|   17|   17|   17|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- MixColumns_label0  |   16|   16|         4|          -|          -|     4|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      -|      0|   192|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      -|      -|     -|    -|
|Memory           |        -|      -|      -|     -|    -|
|Multiplexer      |        -|      -|      -|   126|    -|
|Register         |        -|      -|     54|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        0|      0|     54|   318|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       20|     20|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        0|      0|   ~0  |     3|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |i_fu_100_p2               |     +    |      0|  0|  12|           3|           1|
    |icmp_ln317_fu_94_p2       |   icmp   |      0|  0|   9|           3|           4|
    |or_ln319_1_fu_134_p2      |    or    |      0|  0|   5|           5|           2|
    |or_ln319_2_fu_148_p2      |    or    |      0|  0|   5|           5|           2|
    |or_ln319_fu_119_p2        |    or    |      0|  0|   5|           5|           1|
    |select_ln311_1_fu_237_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln311_2_fu_283_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln311_3_fu_328_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln311_fu_192_p3    |  select  |      0|  0|   5|           1|           5|
    |Tm_1_fu_218_p2            |    xor   |      0|  0|   8|           8|           8|
    |Tm_2_fu_263_p2            |    xor   |      0|  0|   8|           8|           8|
    |Tm_3_fu_309_p2            |    xor   |      0|  0|   8|           8|           8|
    |Tm_fu_162_p2              |    xor   |      0|  0|   8|           8|           8|
    |Tmp_fu_172_p2             |    xor   |      0|  0|   8|           8|           8|
    |xor_ln319_1_fu_166_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln322_1_fu_211_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln322_2_fu_205_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln322_fu_200_p2       |    xor   |      0|  0|   8|           8|           8|
    |xor_ln325_1_fu_256_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln325_2_fu_250_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln325_fu_245_p2       |    xor   |      0|  0|   8|           8|           8|
    |xor_ln328_1_fu_303_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln328_2_fu_297_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln328_fu_291_p2       |    xor   |      0|  0|   8|           8|           8|
    |xor_ln331_1_fu_336_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln331_fu_342_p2       |    xor   |      0|  0|   8|           8|           8|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 192|         161|         166|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  33|          6|    1|          6|
    |i_0_reg_83      |   9|          2|    3|          6|
    |state_address0  |  27|          5|    4|         20|
    |state_address1  |  27|          5|    4|         20|
    |state_d0        |  15|          3|    8|         24|
    |state_d1        |  15|          3|    8|         24|
    +----------------+----+-----------+-----+-----------+
    |Total           | 126|         24|   28|        100|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+---+----+-----+-----------+
    |          Name         | FF| LUT| Bits| Const Bits|
    +-----------------------+---+----+-----+-----------+
    |ap_CS_fsm              |  5|   0|    5|          0|
    |i_0_reg_83             |  3|   0|    3|          0|
    |i_reg_351              |  3|   0|    3|          0|
    |state_addr_12_reg_367  |  2|   0|    4|          2|
    |state_addr_13_reg_372  |  2|   0|    4|          2|
    |state_addr_14_reg_377  |  2|   0|    4|          2|
    |state_addr_reg_362     |  2|   0|    4|          2|
    |state_load_reg_389     |  8|   0|    8|          0|
    |t_reg_382              |  8|   0|    8|          0|
    |tmp_reg_356            |  3|   0|    5|          2|
    |xor_ln328_1_reg_396    |  8|   0|    8|          0|
    |xor_ln331_reg_401      |  8|   0|    8|          0|
    +-----------------------+---+----+-----+-----------+
    |Total                  | 54|   0|   64|         10|
    +-----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |  MixColumns  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |  MixColumns  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |  MixColumns  | return value |
|ap_done         | out |    1| ap_ctrl_hs |  MixColumns  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |  MixColumns  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |  MixColumns  | return value |
|state_address0  | out |    4|  ap_memory |     state    |     array    |
|state_ce0       | out |    1|  ap_memory |     state    |     array    |
|state_we0       | out |    1|  ap_memory |     state    |     array    |
|state_d0        | out |    8|  ap_memory |     state    |     array    |
|state_q0        |  in |    8|  ap_memory |     state    |     array    |
|state_address1  | out |    4|  ap_memory |     state    |     array    |
|state_ce1       | out |    1|  ap_memory |     state    |     array    |
|state_we1       | out |    1|  ap_memory |     state    |     array    |
|state_d1        | out |    8|  ap_memory |     state    |     array    |
|state_q1        |  in |    8|  ap_memory |     state    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

