# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.0 Build 156 04/24/2013 SJ Full Version
# Date created = 22:01:58  October 12, 2015
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		clk_gen_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name TOP_LEVEL_ENTITY clk_gen
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "22:01:58  OCTOBER 12, 2015"
set_global_assignment -name LAST_QUARTUS_VERSION 11.1
set_global_assignment -name VERILOG_FILE seven_seg_decoder.v
set_global_assignment -name VERILOG_FILE mod_10_counter.v
set_global_assignment -name VERILOG_FILE dff_async_reset.v
set_global_assignment -name VERILOG_FILE counter_mod_25000000.v
set_global_assignment -name VERILOG_FILE clk_gen.v
set_global_assignment -name VERILOG_FILE bcd_to_seg.v
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_location_assignment PIN_V13 -to seven_seg1[6]
set_location_assignment PIN_V14 -to seven_seg1[5]
set_location_assignment PIN_AE11 -to seven_seg1[4]
set_location_assignment PIN_AD11 -to seven_seg1[3]
set_location_assignment PIN_AC12 -to seven_seg1[2]
set_location_assignment PIN_AB12 -to seven_seg1[1]
set_location_assignment PIN_AF10 -to seven_seg1[0]
set_location_assignment PIN_AB24 -to seven_seg2[6]
set_location_assignment PIN_AA23 -to seven_seg2[5]
set_location_assignment PIN_AA24 -to seven_seg2[4]
set_location_assignment PIN_Y22 -to seven_seg2[3]
set_location_assignment PIN_W21 -to seven_seg2[2]
set_location_assignment PIN_V21 -to seven_seg2[1]
set_location_assignment PIN_V20 -to seven_seg2[0]
set_location_assignment PIN_Y24 -to seven_seg3[6]
set_location_assignment PIN_AB25 -to seven_seg3[5]
set_location_assignment PIN_AB26 -to seven_seg3[4]
set_location_assignment PIN_AC26 -to seven_seg3[3]
set_location_assignment PIN_AC25 -to seven_seg3[2]
set_location_assignment PIN_V22 -to seven_seg3[1]
set_location_assignment PIN_AB23 -to seven_seg3[0]
set_location_assignment PIN_W24 -to seven_seg4[6]
set_location_assignment PIN_U22 -to seven_seg4[5]
set_location_assignment PIN_Y25 -to seven_seg4[4]
set_location_assignment PIN_Y26 -to seven_seg4[3]
set_location_assignment PIN_AA26 -to seven_seg4[2]
set_location_assignment PIN_AA25 -to seven_seg4[1]
set_location_assignment PIN_Y23 -to seven_seg4[0]
set_location_assignment PIN_N2 -to clk
set_location_assignment PIN_T3 -to seven_seg5[6]
set_location_assignment PIN_R6 -to seven_seg5[5]
set_location_assignment PIN_R7 -to seven_seg5[4]
set_location_assignment PIN_T4 -to seven_seg5[3]
set_location_assignment PIN_U2 -to seven_seg5[2]
set_location_assignment PIN_U1 -to seven_seg5[1]
set_location_assignment PIN_U9 -to seven_seg5[0]
set_location_assignment PIN_R3 -to seven_seg6[6]
set_location_assignment PIN_R4 -to seven_seg6[5]
set_location_assignment PIN_R5 -to seven_seg6[4]
set_location_assignment PIN_T9 -to seven_seg6[3]
set_location_assignment PIN_P7 -to seven_seg6[2]
set_location_assignment PIN_P6 -to seven_seg6[1]
set_location_assignment PIN_T2 -to seven_seg6[0]
set_global_assignment -name VERILOG_FILE mod_6_re_counter.v
set_global_assignment -name VERILOG_FILE mod_10_re_counter.v
set_location_assignment PIN_N25 -to sw1
set_location_assignment PIN_N26 -to sw2
set_location_assignment PIN_P25 -to sw3
set_location_assignment PIN_AE14 -to sw4
set_location_assignment PIN_G26 -to button1
set_location_assignment PIN_N23 -to button2
set_location_assignment PIN_P23 -to button3
set_location_assignment PIN_W26 -to button4
set_global_assignment -name VERILOG_FILE mod_24_re_counter.v
set_global_assignment -name VERILOG_FILE mod_12_re_counter.v
set_location_assignment PIN_R2 -to seven_seg7[0]
set_location_assignment PIN_P4 -to seven_seg7[1]
set_location_assignment PIN_P3 -to seven_seg7[2]
set_location_assignment PIN_M2 -to seven_seg7[3]
set_location_assignment PIN_M3 -to seven_seg7[4]
set_location_assignment PIN_M5 -to seven_seg7[5]
set_location_assignment PIN_M4 -to seven_seg7[6]
set_location_assignment PIN_N9 -to seven_seg8[6]
set_location_assignment PIN_P9 -to seven_seg8[5]
set_location_assignment PIN_L7 -to seven_seg8[4]
set_location_assignment PIN_L6 -to seven_seg8[3]
set_location_assignment PIN_L9 -to seven_seg8[2]
set_location_assignment PIN_L2 -to seven_seg8[1]
set_location_assignment PIN_L3 -to seven_seg8[0]
set_global_assignment -name VERILOG_FILE led_counter_decoder.v
set_location_assignment PIN_AD21 -to LEDR0
set_location_assignment PIN_AC21 -to LEDR1
set_location_assignment PIN_AA14 -to LEDR2
set_location_assignment PIN_Y13 -to LEDR3
set_location_assignment PIN_AA13 -to LEDR4
set_location_assignment PIN_AC14 -to LEDR5
set_location_assignment PIN_AD15 -to LEDR6
set_location_assignment PIN_AE15 -to LEDR7
set_location_assignment PIN_AF13 -to LEDR8
set_location_assignment PIN_AE13 -to LEDR9
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top