{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 15:14:58 2015 " "Info: Processing started: Tue Nov 24 15:14:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uP_DP -c uP_DP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uP_DP -c uP_DP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opr_add_sub.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file opr_add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 opr_ADD_SUB " "Info: Found entity 1: opr_ADD_SUB" {  } { { "opr_ADD_SUB.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/opr_ADD_SUB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_ram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mem_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_RAM " "Info: Found entity 1: mem_RAM" {  } { { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/mem_RAM.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file n_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 n_REG " "Info: Found entity 1: n_REG" {  } { { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/n_REG.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_dp.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file up_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 uP_DP " "Info: Found entity 1: uP_DP" {  } { { "uP_DP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/uP_DP.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_dp_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file up_dp_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uP_DP_tb " "Info: Found entity 1: uP_DP_tb" {  } { { "uP_DP_tb.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/uP_DP_tb.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "uP_DP uP_DP_x.v(1) " "Error (10228): Verilog HDL error at uP_DP_x.v(1): module \"uP_DP\" cannot be declared more than once" {  } { { "uP_DP_x.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/uP_DP_x.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "uP_DP uP_DP.v(1) " "Info (10499): HDL info at uP_DP.v(1): see declaration for object \"uP_DP\"" {  } { { "uP_DP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP_DP/uP_DP.v" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_dp_x.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file up_dp_x.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Error: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 24 15:14:59 2015 " "Error: Processing ended: Tue Nov 24 15:14:59 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
