#-----------------------------------------------------------
# Vivado v2017.1_sdx (64-bit)
# SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
# IP Build 1908669 on Thu Jun 22 19:20:41 MDT 2017
# Start of session at: Fri Jun 22 11:07:06 2018
# Process ID: 23993
# Current directory: /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi
# Command line: vivado -mode batch -notrace -source /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipirun.tcl -messageDb /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/vivado.pb
# Log file: /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/vivado.log
# Journal file: /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in /software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/scripts/init.tcl'
0 Beta devices matching pattern found, 0 enabled.
Loaded SDSoC Platform Tcl Library
source /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipirun.tcl -notrace
Sourcing kernel info from: ./map.tcl
Creating Vivado project and starting FPGA synthesis.
Setting ip_repo_paths: 
  {/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/kernels/mmult/mmult/ip}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/kernels/mmult/mmult/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1399.613 ; gain = 213.969 ; free physical = 82246 ; free virtual = 94092
Wrote  : </root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/dr.bd> 
INFO: Updated OCL block configuration: USER_WIDTH 0 S_DATA_WIDTH 32 S_ADDR_WIDTH 17 BOUNDARY_VERSION 2 C_BASEADDR 0x00018000 C_HIGHADDR 0x0001FFFF COMPONENT_NAME xcl_design_u_ocl_region_0 EDK_IPTYPE PERIPHERAL ENABLE_ADVANCED_OPTIONS 1 ENABLE_PROFILING 1 ENABLE_SMARTCONNECT 0 HAS_BURST 0 HAS_CONTROL_CLOCK 1 HAS_INTERRUPT 0 HAS_KERNEL_CLOCK 0 HAS_KERNEL_CLOCK2 1 HAS_S_MEM 0 KERNEL_TYPE ADD_ONE KERNEL_VLNV none M00_AXIS_RX_TDATA_NUM_BYTES 8 M00_AXIS_RX_TUSER_WIDTH 8 M01_AXIS_RX_TDATA_NUM_BYTES 8 M01_AXIS_RX_TUSER_WIDTH 8 M_ADDR_WIDTH 36 M_DATA_WIDTH 512 M_HAS_REGSLICE 4 M_HAS_REGSLICE_MI 0 M_ID_WIDTH 4 NUM_KERNELS 4 NUM_MI 4 NUM_M_AXIS_RX 0 NUM_S_AXIS_TX 0 REGSLICE_CONFIG_DICT none S00_AXIS_TX_TDATA_NUM_BYTES 8 S00_AXIS_TX_TUSER_WIDTH 8 S01_AXIS_TX_TDATA_NUM_BYTES 8 S01_AXIS_TX_TUSER_WIDTH 8 SYNC_RESET 1 S_HAS_REGSLICE 4 S_HAS_REGSLICE_SI 0 S_MEM_ADDR_WIDTH 16 S_MEM_DATA_WIDTH 32 S_MEM_ID_WIDTH 1 TIEOFF_KERNEL_RESET 0 USE_BSCAN 0 USE_PR 0 USE_SYNTH 0
Sourcing file: /software/Xilinx/SDx_2017.1/SDx/2017.1/bin/../scripts/ocl/ocl_block_utils.tcl
Creating BD external ports...
Creating BD contents...
WARNING: [BD 41-1753] The name 'm_axi_interconnect_M00_AXI' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
connect_bd_intf_net /s_axi_interconnect_0/M00_AXI /mmult_1/s_axi_control  ; # kernel_s_count=0
Updating BD port configurations...
Updating kernel resources...
Updating addressing...
INFO: mapping /mmult_1/s_axi_control/Reg into /S_AXI offset=0x00000000 range=0x1000 : ocl_slave_seg_mmult_1
</M00_AXI/Reg> is being mapped into </mmult_1/Data_m_axi_gmem> at <0x44A00000 [ 64K ]>
WARNING: [BD 41-597] NET <KERNEL_CLK2> has no source
WARNING: [BD 41-597] NET <KERNEL_RESET2> has no source
Wrote  : </root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/dr.bd> 
WARNING: [BD 41-597] NET <KERNEL_CLK2> has no source
WARNING: [BD 41-597] NET <KERNEL_RESET2> has no source
Wrote  : </root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/dr.bd> 
INFO: [BD 41-1662] The design 'dr.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m_axi_interconnect_M00_AXI/s00_couplers/s00_regslice/s_axi_arlock'(1) to net 's00_couplers_to_s00_regslice_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m_axi_interconnect_M00_AXI/s00_couplers/s00_regslice/s_axi_awlock'(1) to net 's00_couplers_to_s00_regslice_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-166] The net:KERNEL_CLK2 is not connected to a valid source.
WARNING: [BD 41-166] The net:KERNEL_RESET2 is not connected to a valid source.
Verilog Output written to : /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr.v
Verilog Output written to : /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block control_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mmult_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slave_bridge .
INFO: [BD 41-1029] Generation completed for the IP Integrator block master_bridge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block master_bridge_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_zero_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_zero_36 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_zero_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_zero_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_zero_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_zero_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_zero_512 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_zero_64 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block master_bridge_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block master_bridge_3 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_auto_cc_0/dr_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block s_axi_interconnect_0/s00_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block m_axi_interconnect_M00_AXI/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_auto_us_0/dr_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block m_axi_interconnect_M00_AXI/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block m_axi_interconnect_M00_AXI/s00_couplers/auto_rs_w .
Exporting to file /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hw_handoff/dr.hwh
Generated Block Design Tcl file /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hw_handoff/dr_bd.tcl
Generated Hardware Definition File /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr.hwdef
launch_runs: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:11 . Memory (MB): peak = 1499.176 ; gain = 53.695 ; free physical = 82065 ; free virtual = 93937
[Fri Jun 22 11:07:55 2018] Launched dr_auto_cc_0_synth_1, dr_xlconstant_zero_2_0_synth_1, dr_xlconstant_zero_4_0_synth_1, dr_xlconstant_zero_512_0_synth_1, dr_xlconstant_zero_64_0_synth_1, dr_master_bridge_2_0_synth_1, dr_master_bridge_3_0_synth_1, dr_s00_regslice_0_synth_1, dr_auto_us_0_synth_1, dr_auto_rs_w_0_synth_1, dr_data_sys_reset_0_synth_1, dr_control_sys_reset_0_synth_1, dr_mmult_1_0_synth_1, dr_slave_bridge_0_synth_1, dr_master_bridge_0_0_synth_1, dr_master_bridge_1_0_synth_1, dr_xlconstant_zero_1_0_synth_1, dr_xlconstant_zero_36_0_synth_1, dr_xlconstant_zero_8_0_synth_1, dr_xlconstant_zero_3_0_synth_1...
Run output will be captured here:
dr_auto_cc_0_synth_1: /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/dr_auto_cc_0_synth_1/runme.log
dr_xlconstant_zero_2_0_synth_1: /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/dr_xlconstant_zero_2_0_synth_1/runme.log
dr_xlconstant_zero_4_0_synth_1: /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/dr_xlconstant_zero_4_0_synth_1/runme.log
dr_xlconstant_zero_512_0_synth_1: /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/dr_xlconstant_zero_512_0_synth_1/runme.log
dr_xlconstant_zero_64_0_synth_1: /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/dr_xlconstant_zero_64_0_synth_1/runme.log
dr_master_bridge_2_0_synth_1: /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/dr_master_bridge_2_0_synth_1/runme.log
dr_master_bridge_3_0_synth_1: /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/dr_master_bridge_3_0_synth_1/runme.log
dr_s00_regslice_0_synth_1: /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/dr_s00_regslice_0_synth_1/runme.log
dr_auto_us_0_synth_1: /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/dr_auto_us_0_synth_1/runme.log
dr_auto_rs_w_0_synth_1: /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/dr_auto_rs_w_0_synth_1/runme.log
dr_data_sys_reset_0_synth_1: /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/dr_data_sys_reset_0_synth_1/runme.log
dr_control_sys_reset_0_synth_1: /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/dr_control_sys_reset_0_synth_1/runme.log
dr_mmult_1_0_synth_1: /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/dr_mmult_1_0_synth_1/runme.log
dr_slave_bridge_0_synth_1: /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/dr_slave_bridge_0_synth_1/runme.log
dr_master_bridge_0_0_synth_1: /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/dr_master_bridge_0_0_synth_1/runme.log
dr_master_bridge_1_0_synth_1: /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/dr_master_bridge_1_0_synth_1/runme.log
dr_xlconstant_zero_1_0_synth_1: /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/dr_xlconstant_zero_1_0_synth_1/runme.log
dr_xlconstant_zero_36_0_synth_1: /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/dr_xlconstant_zero_36_0_synth_1/runme.log
dr_xlconstant_zero_8_0_synth_1: /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/dr_xlconstant_zero_8_0_synth_1/runme.log
dr_xlconstant_zero_3_0_synth_1: /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/dr_xlconstant_zero_3_0_synth_1/runme.log
[Fri Jun 22 11:07:55 2018] Launched synth_1...
Run output will be captured here: /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:12 . Memory (MB): peak = 1499.176 ; gain = 0.000 ; free physical = 80995 ; free virtual = 92867
[Fri Jun 22 11:07:55 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log dr_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dr_wrapper.tcl



****** Vivado v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
  **** IP Build 1908669 on Thu Jun 22 19:20:41 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in /software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/scripts/init.tcl'
0 Beta devices matching pattern found, 0 enabled.
Loaded SDSoC Platform Tcl Library
source dr_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/kernels/mmult/mmult/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1397.617 ; gain = 214.969 ; free physical = 81825 ; free virtual = 93725
Command: synth_design -top dr_wrapper -part xcvu9p-flgb2104-2-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p-flgb2104'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p-flgb2104'
INFO: [Common 17-1223] The version limit for your license is '2018.06' and will expire in 8 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5614 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1459.152 ; gain = 0.000 ; free physical = 81738 ; free virtual = 93637
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dr_wrapper' [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'dr' [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr.v:13]
INFO: [Synth 8-638] synthesizing module 'dr_control_sys_reset_0' [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_control_sys_reset_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dr_control_sys_reset_0' (1#1) [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_control_sys_reset_0_stub.v:6]
WARNING: [Synth 8-350] instance 'control_sys_reset' of module 'dr_control_sys_reset_0' requires 10 connections, but only 6 given [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr.v:822]
INFO: [Synth 8-638] synthesizing module 'dr_data_sys_reset_0' [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_data_sys_reset_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dr_data_sys_reset_0' (2#1) [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_data_sys_reset_0_stub.v:6]
WARNING: [Synth 8-350] instance 'data_sys_reset' of module 'dr_data_sys_reset_0' requires 10 connections, but only 6 given [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr.v:829]
INFO: [Synth 8-638] synthesizing module 'dr_m_axi_interconnect_M00_AXI_0' [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr.v:1348]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_WCX3XH' [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr.v:2134]
INFO: [Synth 8-638] synthesizing module 'dr_auto_rs_w_0' [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_auto_rs_w_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dr_auto_rs_w_0' (3#1) [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_auto_rs_w_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_rs_w' of module 'dr_auto_rs_w_0' requires 72 connections, but only 70 given [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr.v:2491]
INFO: [Synth 8-638] synthesizing module 'dr_auto_us_0' [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_auto_us_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dr_auto_us_0' (4#1) [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_auto_us_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'dr_s00_regslice_0' [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_s00_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dr_s00_regslice_0' (5#1) [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_s00_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_WCX3XH' (6#1) [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr.v:2134]
INFO: [Synth 8-256] done synthesizing module 'dr_m_axi_interconnect_M00_AXI_0' (7#1) [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr.v:1348]
INFO: [Synth 8-638] synthesizing module 'dr_master_bridge_0_0' [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_master_bridge_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dr_master_bridge_0_0' (8#1) [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_master_bridge_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'master_bridge_0' of module 'dr_master_bridge_0_0' requires 76 connections, but only 74 given [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr.v:912]
INFO: [Synth 8-638] synthesizing module 'dr_master_bridge_1_0' [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_master_bridge_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dr_master_bridge_1_0' (9#1) [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_master_bridge_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'master_bridge_1' of module 'dr_master_bridge_1_0' requires 76 connections, but only 65 given [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr.v:988]
INFO: [Synth 8-638] synthesizing module 'dr_master_bridge_2_0' [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_master_bridge_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dr_master_bridge_2_0' (10#1) [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_master_bridge_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'master_bridge_2' of module 'dr_master_bridge_2_0' requires 76 connections, but only 65 given [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr.v:1055]
INFO: [Synth 8-638] synthesizing module 'dr_master_bridge_3_0' [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_master_bridge_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dr_master_bridge_3_0' (11#1) [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_master_bridge_3_0_stub.v:6]
WARNING: [Synth 8-350] instance 'master_bridge_3' of module 'dr_master_bridge_3_0' requires 76 connections, but only 65 given [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr.v:1122]
INFO: [Synth 8-638] synthesizing module 'dr_mmult_1_0' [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_mmult_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dr_mmult_1_0' (12#1) [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_mmult_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'mmult_1' of module 'dr_mmult_1_0' requires 55 connections, but only 54 given [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr.v:1188]
INFO: [Synth 8-638] synthesizing module 'dr_s_axi_interconnect_0_0' [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr.v:1718]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_8AUCQN' [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr.v:1928]
INFO: [Synth 8-638] synthesizing module 'dr_auto_cc_0' [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_auto_cc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dr_auto_cc_0' (13#1) [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_auto_cc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'dr_auto_cc_0' requires 42 connections, but only 40 given [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr.v:2091]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_8AUCQN' (14#1) [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr.v:1928]
INFO: [Synth 8-256] done synthesizing module 'dr_s_axi_interconnect_0_0' (15#1) [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr.v:1718]
INFO: [Synth 8-638] synthesizing module 'dr_slave_bridge_0' [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_slave_bridge_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dr_slave_bridge_0' (16#1) [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_slave_bridge_0_stub.v:6]
WARNING: [Synth 8-350] instance 'slave_bridge' of module 'dr_slave_bridge_0' requires 44 connections, but only 42 given [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr.v:1287]
INFO: [Synth 8-638] synthesizing module 'dr_xlconstant_zero_1_0' [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_xlconstant_zero_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dr_xlconstant_zero_1_0' (17#1) [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_xlconstant_zero_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'dr_xlconstant_zero_2_0' [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_xlconstant_zero_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dr_xlconstant_zero_2_0' (18#1) [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_xlconstant_zero_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'dr_xlconstant_zero_3_0' [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_xlconstant_zero_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dr_xlconstant_zero_3_0' (19#1) [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_xlconstant_zero_3_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'dr_xlconstant_zero_36_0' [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_xlconstant_zero_36_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dr_xlconstant_zero_36_0' (20#1) [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_xlconstant_zero_36_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'dr_xlconstant_zero_4_0' [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_xlconstant_zero_4_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dr_xlconstant_zero_4_0' (21#1) [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_xlconstant_zero_4_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'dr_xlconstant_zero_512_0' [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_xlconstant_zero_512_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dr_xlconstant_zero_512_0' (22#1) [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_xlconstant_zero_512_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'dr_xlconstant_zero_64_0' [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_xlconstant_zero_64_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dr_xlconstant_zero_64_0' (23#1) [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_xlconstant_zero_64_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'dr_xlconstant_zero_8_0' [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_xlconstant_zero_8_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dr_xlconstant_zero_8_0' (24#1) [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/realtime/dr_xlconstant_zero_8_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dr' (25#1) [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr.v:13]
INFO: [Synth 8-256] done synthesizing module 'dr_wrapper' (26#1) [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/hdl/dr_wrapper.v:12]
WARNING: [Synth 8-3331] design dr_s_axi_interconnect_0_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design dr_s_axi_interconnect_0_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_WCX3XH has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_WCX3XH has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_WCX3XH has unconnected port S_AXI_arlock[1]
WARNING: [Synth 8-3331] design s00_couplers_imp_WCX3XH has unconnected port S_AXI_awlock[1]
WARNING: [Synth 8-3331] design dr_m_axi_interconnect_M00_AXI_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design dr_m_axi_interconnect_M00_AXI_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design dr has unconnected port KERNEL_CLK2
WARNING: [Synth 8-3331] design dr has unconnected port KERNEL_RESET2
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1459.152 ; gain = 0.000 ; free physical = 81741 ; free virtual = 93641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1459.152 ; gain = 0.000 ; free physical = 81745 ; free virtual = 93644
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-flgb2104-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp41/dr_data_sys_reset_0_in_context.xdc] for cell 'dr_i/data_sys_reset'
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp41/dr_data_sys_reset_0_in_context.xdc] for cell 'dr_i/data_sys_reset'
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp43/dr_control_sys_reset_0_in_context.xdc] for cell 'dr_i/control_sys_reset'
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp43/dr_control_sys_reset_0_in_context.xdc] for cell 'dr_i/control_sys_reset'
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp45/dr_mmult_1_0_in_context.xdc] for cell 'dr_i/mmult_1'
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp45/dr_mmult_1_0_in_context.xdc] for cell 'dr_i/mmult_1'
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp47/dr_slave_bridge_0_in_context.xdc] for cell 'dr_i/slave_bridge'
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp47/dr_slave_bridge_0_in_context.xdc] for cell 'dr_i/slave_bridge'
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp49/dr_master_bridge_0_0_in_context.xdc] for cell 'dr_i/master_bridge_0'
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp49/dr_master_bridge_0_0_in_context.xdc] for cell 'dr_i/master_bridge_0'
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp51/dr_master_bridge_2_0_in_context.xdc] for cell 'dr_i/master_bridge_1'
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp51/dr_master_bridge_2_0_in_context.xdc] for cell 'dr_i/master_bridge_1'
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp53/dr_xlconstant_zero_1_0_in_context.xdc] for cell 'dr_i/xlconstant_zero_1'
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp53/dr_xlconstant_zero_1_0_in_context.xdc] for cell 'dr_i/xlconstant_zero_1'
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp55/dr_xlconstant_zero_36_0_in_context.xdc] for cell 'dr_i/xlconstant_zero_36'
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp55/dr_xlconstant_zero_36_0_in_context.xdc] for cell 'dr_i/xlconstant_zero_36'
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp57/dr_xlconstant_zero_8_0_in_context.xdc] for cell 'dr_i/xlconstant_zero_8'
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp57/dr_xlconstant_zero_8_0_in_context.xdc] for cell 'dr_i/xlconstant_zero_8'
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp59/dr_xlconstant_zero_3_0_in_context.xdc] for cell 'dr_i/xlconstant_zero_3'
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp59/dr_xlconstant_zero_3_0_in_context.xdc] for cell 'dr_i/xlconstant_zero_3'
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp61/dr_xlconstant_zero_2_0_in_context.xdc] for cell 'dr_i/xlconstant_zero_2'
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp61/dr_xlconstant_zero_2_0_in_context.xdc] for cell 'dr_i/xlconstant_zero_2'
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp63/dr_xlconstant_zero_4_0_in_context.xdc] for cell 'dr_i/xlconstant_zero_4'
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp63/dr_xlconstant_zero_4_0_in_context.xdc] for cell 'dr_i/xlconstant_zero_4'
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp65/dr_xlconstant_zero_512_0_in_context.xdc] for cell 'dr_i/xlconstant_zero_512'
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp65/dr_xlconstant_zero_512_0_in_context.xdc] for cell 'dr_i/xlconstant_zero_512'
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp67/dr_xlconstant_zero_64_0_in_context.xdc] for cell 'dr_i/xlconstant_zero_64'
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp67/dr_xlconstant_zero_64_0_in_context.xdc] for cell 'dr_i/xlconstant_zero_64'
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp69/dr_master_bridge_2_0_in_context.xdc] for cell 'dr_i/master_bridge_2'
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp69/dr_master_bridge_2_0_in_context.xdc] for cell 'dr_i/master_bridge_2'
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp71/dr_master_bridge_3_0_in_context.xdc] for cell 'dr_i/master_bridge_3'
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp71/dr_master_bridge_3_0_in_context.xdc] for cell 'dr_i/master_bridge_3'
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp73/dr_auto_cc_0_in_context.xdc] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc'
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp73/dr_auto_cc_0_in_context.xdc] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc'
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp75/dr_s00_regslice_0_in_context.xdc] for cell 'dr_i/m_axi_interconnect_M00_AXI/s00_couplers/s00_regslice'
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp75/dr_s00_regslice_0_in_context.xdc] for cell 'dr_i/m_axi_interconnect_M00_AXI/s00_couplers/s00_regslice'
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp77/dr_auto_us_0_in_context.xdc] for cell 'dr_i/m_axi_interconnect_M00_AXI/s00_couplers/auto_us'
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp77/dr_auto_us_0_in_context.xdc] for cell 'dr_i/m_axi_interconnect_M00_AXI/s00_couplers/auto_us'
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp79/dr_auto_rs_w_0_in_context.xdc] for cell 'dr_i/m_axi_interconnect_M00_AXI/s00_couplers/auto_rs_w'
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-5478-ecs-4cbc.novalocal/dcp79/dr_auto_rs_w_0_in_context.xdc] for cell 'dr_i/m_axi_interconnect_M00_AXI/s00_couplers/auto_rs_w'
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/dr_ooc_copy.xdc]
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/dr_ooc_copy.xdc]
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2331.809 ; gain = 1.000 ; free physical = 80847 ; free virtual = 92747
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 2331.809 ; gain = 872.656 ; free physical = 80983 ; free virtual = 92883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flgb2104-2-i
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 2331.809 ; gain = 872.656 ; free physical = 80983 ; free virtual = 92883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for dr_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dr_i/control_sys_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dr_i/data_sys_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dr_i/m_axi_interconnect_M00_AXI. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dr_i/m_axi_interconnect_M00_AXI/s00_couplers/auto_rs_w. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dr_i/m_axi_interconnect_M00_AXI/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dr_i/m_axi_interconnect_M00_AXI/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dr_i/master_bridge_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dr_i/master_bridge_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dr_i/master_bridge_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dr_i/master_bridge_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dr_i/mmult_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dr_i/s_axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dr_i/s_axi_interconnect_0/s00_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dr_i/slave_bridge. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dr_i/xlconstant_zero_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dr_i/xlconstant_zero_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dr_i/xlconstant_zero_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dr_i/xlconstant_zero_36. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dr_i/xlconstant_zero_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dr_i/xlconstant_zero_512. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dr_i/xlconstant_zero_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dr_i/xlconstant_zero_8. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 2331.809 ; gain = 872.656 ; free physical = 80986 ; free virtual = 92886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 2331.809 ; gain = 872.656 ; free physical = 80988 ; free virtual = 92888
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design dr_s_axi_interconnect_0_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design dr_s_axi_interconnect_0_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design dr_m_axi_interconnect_M00_AXI_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design dr_m_axi_interconnect_M00_AXI_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design dr_m_axi_interconnect_M00_AXI_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design dr_m_axi_interconnect_M00_AXI_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design dr_m_axi_interconnect_M00_AXI_0 has unconnected port S00_AXI_arlock[1]
WARNING: [Synth 8-3331] design dr_m_axi_interconnect_M00_AXI_0 has unconnected port S00_AXI_awlock[1]
WARNING: [Synth 8-3331] design dr has unconnected port KERNEL_CLK2
WARNING: [Synth 8-3331] design dr has unconnected port KERNEL_RESET2
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 2331.809 ; gain = 872.656 ; free physical = 80975 ; free virtual = 92876
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:52 . Memory (MB): peak = 2628.977 ; gain = 1169.824 ; free physical = 80494 ; free virtual = 92394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:52 . Memory (MB): peak = 2630.973 ; gain = 1171.820 ; free physical = 80493 ; free virtual = 92393
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 2648.637 ; gain = 1189.484 ; free physical = 80488 ; free virtual = 92388
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 2648.637 ; gain = 1189.484 ; free physical = 80488 ; free virtual = 92388
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 2648.637 ; gain = 1189.484 ; free physical = 80488 ; free virtual = 92388
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 2648.637 ; gain = 1189.484 ; free physical = 80488 ; free virtual = 92388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 2648.637 ; gain = 1189.484 ; free physical = 80488 ; free virtual = 92388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 2648.637 ; gain = 1189.484 ; free physical = 80488 ; free virtual = 92388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 2648.637 ; gain = 1189.484 ; free physical = 80488 ; free virtual = 92388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |dr_auto_rs_w_0           |         1|
|2     |dr_auto_us_0             |         1|
|3     |dr_s00_regslice_0        |         1|
|4     |dr_auto_cc_0             |         1|
|5     |dr_control_sys_reset_0   |         1|
|6     |dr_data_sys_reset_0      |         1|
|7     |dr_master_bridge_0_0     |         1|
|8     |dr_master_bridge_1_0     |         1|
|9     |dr_master_bridge_2_0     |         1|
|10    |dr_master_bridge_3_0     |         1|
|11    |dr_mmult_1_0             |         1|
|12    |dr_slave_bridge_0        |         1|
|13    |dr_xlconstant_zero_1_0   |         1|
|14    |dr_xlconstant_zero_2_0   |         1|
|15    |dr_xlconstant_zero_3_0   |         1|
|16    |dr_xlconstant_zero_36_0  |         1|
|17    |dr_xlconstant_zero_4_0   |         1|
|18    |dr_xlconstant_zero_512_0 |         1|
|19    |dr_xlconstant_zero_64_0  |         1|
|20    |dr_xlconstant_zero_8_0   |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |dr_auto_cc_0             |     1|
|2     |dr_auto_rs_w_0           |     1|
|3     |dr_auto_us_0             |     1|
|4     |dr_control_sys_reset_0   |     1|
|5     |dr_data_sys_reset_0      |     1|
|6     |dr_master_bridge_0_0     |     1|
|7     |dr_master_bridge_1_0     |     1|
|8     |dr_master_bridge_2_0     |     1|
|9     |dr_master_bridge_3_0     |     1|
|10    |dr_mmult_1_0             |     1|
|11    |dr_s00_regslice_0        |     1|
|12    |dr_slave_bridge_0        |     1|
|13    |dr_xlconstant_zero_1_0   |     1|
|14    |dr_xlconstant_zero_2_0   |     1|
|15    |dr_xlconstant_zero_36_0  |     1|
|16    |dr_xlconstant_zero_3_0   |     1|
|17    |dr_xlconstant_zero_4_0   |     1|
|18    |dr_xlconstant_zero_512_0 |     1|
|19    |dr_xlconstant_zero_64_0  |     1|
|20    |dr_xlconstant_zero_8_0   |     1|
+------+-------------------------+------+

Report Instance Areas: 
+------+-------------------------------+--------------------------------+------+
|      |Instance                       |Module                          |Cells |
+------+-------------------------------+--------------------------------+------+
|1     |top                            |                                |  8478|
|2     |  dr_i                         |dr                              |  8478|
|3     |    m_axi_interconnect_M00_AXI |dr_m_axi_interconnect_M00_AXI_0 |  2370|
|4     |      s00_couplers             |s00_couplers_imp_WCX3XH         |  2370|
|5     |    s_axi_interconnect_0       |dr_s_axi_interconnect_0_0       |   122|
|6     |      s00_couplers             |s00_couplers_imp_8AUCQN         |   122|
+------+-------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 2648.637 ; gain = 1189.484 ; free physical = 80488 ; free virtual = 92388
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2648.637 ; gain = 316.828 ; free physical = 80516 ; free virtual = 92416
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 2648.645 ; gain = 1189.484 ; free physical = 80516 ; free virtual = 92416
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

64 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:57 . Memory (MB): peak = 2724.574 ; gain = 1326.957 ; free physical = 80443 ; free virtual = 92344
INFO: [Common 17-1381] The checkpoint '/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.runs/synth_1/dr_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2724.578 ; gain = 0.000 ; free physical = 80442 ; free virtual = 92343
INFO: [Common 17-206] Exiting Vivado at Fri Jun 22 11:13:16 2018...
[Fri Jun 22 11:13:18 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:21:43 ; elapsed = 00:05:23 . Memory (MB): peak = 1499.176 ; gain = 0.000 ; free physical = 82031 ; free virtual = 93931
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-flgb2104-2-i
INFO: [Project 1-454] Reading design checkpoint '/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_control_sys_reset_0/dr_control_sys_reset_0.dcp' for cell 'dr_i/control_sys_reset'
INFO: [Project 1-454] Reading design checkpoint '/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_data_sys_reset_0/dr_data_sys_reset_0.dcp' for cell 'dr_i/data_sys_reset'
INFO: [Project 1-454] Reading design checkpoint '/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_master_bridge_0_0/dr_master_bridge_0_0.dcp' for cell 'dr_i/master_bridge_0'
INFO: [Project 1-454] Reading design checkpoint '/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_master_bridge_1_0/dr_master_bridge_1_0.dcp' for cell 'dr_i/master_bridge_1'
INFO: [Project 1-454] Reading design checkpoint '/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_master_bridge_2_0/dr_master_bridge_2_0.dcp' for cell 'dr_i/master_bridge_2'
INFO: [Project 1-454] Reading design checkpoint '/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_master_bridge_3_0/dr_master_bridge_3_0.dcp' for cell 'dr_i/master_bridge_3'
INFO: [Project 1-454] Reading design checkpoint '/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_mmult_1_0/dr_mmult_1_0.dcp' for cell 'dr_i/mmult_1'
INFO: [Project 1-454] Reading design checkpoint '/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_slave_bridge_0/dr_slave_bridge_0.dcp' for cell 'dr_i/slave_bridge'
INFO: [Project 1-454] Reading design checkpoint '/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_xlconstant_zero_1_0/dr_xlconstant_zero_1_0.dcp' for cell 'dr_i/xlconstant_zero_1'
INFO: [Project 1-454] Reading design checkpoint '/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_xlconstant_zero_2_0/dr_xlconstant_zero_2_0.dcp' for cell 'dr_i/xlconstant_zero_2'
INFO: [Project 1-454] Reading design checkpoint '/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_xlconstant_zero_3_0/dr_xlconstant_zero_3_0.dcp' for cell 'dr_i/xlconstant_zero_3'
INFO: [Project 1-454] Reading design checkpoint '/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_xlconstant_zero_36_0/dr_xlconstant_zero_36_0.dcp' for cell 'dr_i/xlconstant_zero_36'
INFO: [Project 1-454] Reading design checkpoint '/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_xlconstant_zero_4_0/dr_xlconstant_zero_4_0.dcp' for cell 'dr_i/xlconstant_zero_4'
INFO: [Project 1-454] Reading design checkpoint '/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_xlconstant_zero_512_0/dr_xlconstant_zero_512_0.dcp' for cell 'dr_i/xlconstant_zero_512'
INFO: [Project 1-454] Reading design checkpoint '/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_xlconstant_zero_64_0/dr_xlconstant_zero_64_0.dcp' for cell 'dr_i/xlconstant_zero_64'
INFO: [Project 1-454] Reading design checkpoint '/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_xlconstant_zero_8_0/dr_xlconstant_zero_8_0.dcp' for cell 'dr_i/xlconstant_zero_8'
INFO: [Project 1-454] Reading design checkpoint '/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_auto_rs_w_0/dr_auto_rs_w_0.dcp' for cell 'dr_i/m_axi_interconnect_M00_AXI/s00_couplers/auto_rs_w'
INFO: [Project 1-454] Reading design checkpoint '/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_auto_us_0/dr_auto_us_0.dcp' for cell 'dr_i/m_axi_interconnect_M00_AXI/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_s00_regslice_0/dr_s00_regslice_0.dcp' for cell 'dr_i/m_axi_interconnect_M00_AXI/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_auto_cc_0/dr_auto_cc_0.dcp' for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc'
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1_sdx
INFO: [Device 21-403] Loading part xcvu9p-flgb2104-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/dr_ooc_copy.xdc]
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/dr_ooc_copy.xdc]
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_data_sys_reset_0/dr_data_sys_reset_0_board.xdc] for cell 'dr_i/data_sys_reset/U0'
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_data_sys_reset_0/dr_data_sys_reset_0_board.xdc] for cell 'dr_i/data_sys_reset/U0'
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_data_sys_reset_0/dr_data_sys_reset_0.xdc] for cell 'dr_i/data_sys_reset/U0'
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_data_sys_reset_0/dr_data_sys_reset_0.xdc] for cell 'dr_i/data_sys_reset/U0'
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_control_sys_reset_0/dr_control_sys_reset_0_board.xdc] for cell 'dr_i/control_sys_reset/U0'
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_control_sys_reset_0/dr_control_sys_reset_0_board.xdc] for cell 'dr_i/control_sys_reset/U0'
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_control_sys_reset_0/dr_control_sys_reset_0.xdc] for cell 'dr_i/control_sys_reset/U0'
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_control_sys_reset_0/dr_control_sys_reset_0.xdc] for cell 'dr_i/control_sys_reset/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_auto_cc_0/dr_auto_cc_0.dcp'
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_auto_cc_0/dr_auto_cc_0_clocks.xdc] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst'
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_auto_cc_0/dr_auto_cc_0_clocks.xdc] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst'
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_auto_us_0/dr_auto_us_0_clocks.xdc] for cell 'dr_i/m_axi_interconnect_M00_AXI/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiprj/ipiprj.srcs/sources_1/bd/dr/ip/dr_auto_us_0/dr_auto_us_0_clocks.xdc] for cell 'dr_i/m_axi_interconnect_M00_AXI/s00_couplers/auto_us/inst'
Sourcing Tcl File [/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Finished Sourcing Tcl File [/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Finished Sourcing Tcl File [/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Finished Sourcing Tcl File [/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Finished Sourcing Tcl File [/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Finished Sourcing Tcl File [/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dr_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:47 . Memory (MB): peak = 2764.566 ; gain = 1265.391 ; free physical = 80948 ; free virtual = 92848
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/dr.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2798.582 ; gain = 34.016 ; free physical = 80927 ; free virtual = 92830
Post-synthesis utilization DRC check...
available resources:
   luts      : 950606
   registers : 2089405
   brams     : 1762
   dsps      : 6827
required resources:
   luts      : 4121
   registers : 7313
   brams     : 13
   dsps      : 3
--- DEBUG: kernel instance is dr_i/mmult_1/inst
--- DEBUG: sdx_util_string is  mmult:dr_i/mmult_1/inst:mmult_1
--- DEBUG: report_sdx_utilization -kernels "{ mmult:dr_i/mmult_1/inst:mmult_1}" -file "kernel_util_synthed.rpt" -name kernel_util_synthed
Command: open_checkpoint -skip_xdef /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/.Xil/xocc-23528-ecs-4cbc.novalocal/xilinx_huawei-vu9p-fp1_4ddr-xpr_4_1/xilinx_huawei-vu9p-fp1_4ddr-xpr_4_1.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2798.582 ; gain = 0.000 ; free physical = 81090 ; free virtual = 92993
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for huawei.com:none:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [Netlist 29-17] Analyzing 5989 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 6 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1_sdx
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'xcl_design_i/base_region/base_clocking/clkwiz_kernel/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [xcl_design_clkwiz_kernel_0.edf:48166]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'xcl_design_i/base_region/base_clocking/clkwiz_kernel2/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [xcl_design_clkwiz_kernel2_0.edf:48165]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'xcl_design_i/base_region/base_clocking/clkwiz_pcie/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [xcl_design_clkwiz_pcie_0.edf:256]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'xcl_design_i/base_region/base_clocking/clkwiz_sysclks/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [xcl_design_clkwiz_sysclks_0.edf:401]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'xcl_design_i/base_region/iob_static/init_calib_complete_in' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved for implementation tool. [xcl_design_iob_static_0.edf:558]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'xcl_design_i/base_region/iob_static/init_calib_complete_in' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [xcl_design_iob_static_0.edf:559]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'xcl_design_i/base_region/iob_static/led_0_in' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved for implementation tool. [xcl_design_iob_static_0.edf:702]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'xcl_design_i/base_region/iob_static/led_0_in' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [xcl_design_iob_static_0.edf:703]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'xcl_design_i/base_region/iob_static/perst_n_out' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [xcl_design_iob_static_0.edf:725]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'xcl_design_i/base_region/memc/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved for implementation tool. [xcl_design_ddrmem_1_0_phy_297974.edf:468781]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'xcl_design_i/base_region/memc/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [xcl_design_ddrmem_1_0_phy_297974.edf:468782]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'xcl_design_i/base_region/memc/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/mmcm_clk_in' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [xcl_design_ddrmem_1_0_phy_297974.edf:468687]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'xcl_design_i/expanded_region/memc/ddrmem_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved for implementation tool. [xcl_design_ddrmem_0_0_phy_550982.edf:467540]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'xcl_design_i/expanded_region/memc/ddrmem_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [xcl_design_ddrmem_0_0_phy_550982.edf:467541]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'xcl_design_i/expanded_region/memc/ddrmem_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/mmcm_clk_in' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [xcl_design_ddrmem_0_0_phy_550982.edf:467451]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'xcl_design_i/expanded_region/memc/ddrmem_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved for implementation tool. [xcl_design_ddrmem_2_0_phy_603537.edf:468424]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'xcl_design_i/expanded_region/memc/ddrmem_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [xcl_design_ddrmem_2_0_phy_603537.edf:468425]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'xcl_design_i/expanded_region/memc/ddrmem_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/mmcm_clk_in' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [xcl_design_ddrmem_2_0_phy_603537.edf:468340]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'xcl_design_i/expanded_region/memc/ddrmem_3/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved for implementation tool. [xcl_design_ddrmem_3_0_phy_656092.edf:468335]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'xcl_design_i/expanded_region/memc/ddrmem_3/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [xcl_design_ddrmem_3_0_phy_656092.edf:468336]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'xcl_design_i/expanded_region/memc/ddrmem_3/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/mmcm_clk_in' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [xcl_design_ddrmem_3_0_phy_656092.edf:468256]
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/.Xil/Vivado-23993-ecs-4cbc.novalocal/dcp46/xcl_design_wrapper_board.xdc]
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/.Xil/Vivado-23993-ecs-4cbc.novalocal/dcp46/xcl_design_wrapper_board.xdc]
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/.Xil/Vivado-23993-ecs-4cbc.novalocal/dcp46/xcl_design_wrapper_early.xdc]
WARNING: [Constraints 18-633] Creating clock xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [ip_pcie4_uscale_plus_x1y2.xdc:125]
INFO: [Timing 38-35] Done setting XDC timing constraints. [xcl_design_clkwiz_kernel_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [xcl_design_clkwiz_kernel_0.xdc:57]
get_clocks: Time (s): cpu = 00:01:52 ; elapsed = 00:00:41 . Memory (MB): peak = 5988.574 ; gain = 881.781 ; free physical = 76631 ; free virtual = 89642
INFO: [Timing 38-2] Deriving generated clocks [xcl_design_clkwiz_kernel2_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 6014.574 ; gain = 26.000 ; free physical = 76608 ; free virtual = 89618
INFO: [Timing 38-2] Deriving generated clocks [xcl_design_clkwiz_pcie_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 6032.574 ; gain = 18.000 ; free physical = 76580 ; free virtual = 89591
INFO: [Timing 38-2] Deriving generated clocks [xcl_design_clkwiz_sysclks_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 6047.574 ; gain = 15.000 ; free physical = 76559 ; free virtual = 89570
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/.Xil/Vivado-23993-ecs-4cbc.novalocal/dcp46/xcl_design_wrapper_early.xdc]
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/.Xil/Vivado-23993-ecs-4cbc.novalocal/dcp46/xcl_design_wrapper.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERVIVED_RANGE which may be different then the GRID_RANGE. [xilinx_huawei-vu9p-fp1_4ddr-xpr_4_1.xdc:163]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGE for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [xilinx_huawei-vu9p-fp1_4ddr-xpr_4_1.xdc:163]
resize_pblock: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 6047.574 ; gain = 0.000 ; free physical = 76633 ; free virtual = 89644
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin. [xsdbm.xdc:14]
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin. [xsdbm.xdc:14]
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin. [xsdbm.xdc:14]
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin. [xsdbm.xdc:14]
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin. [xsdbm.xdc:14]
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin. [xsdbm.xdc:14]
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin. [xsdbm.xdc:14]
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin. [xsdbm.xdc:14]
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin. [xsdbm.xdc:14]
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin. [xsdbm.xdc:14]
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin. [xsdbm.xdc:14]
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin. [xsdbm.xdc:14]
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin. [xsdbm.xdc:14]
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin. [xsdbm.xdc:14]
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin. [xsdbm.xdc:14]
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin. [xsdbm.xdc:14]
INFO: [Timing 38-2] Deriving generated clocks [xsdbm.xdc:14]
get_clocks: Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 6081.574 ; gain = 34.000 ; free physical = 76533 ; free virtual = 89544
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/.Xil/Vivado-23993-ecs-4cbc.novalocal/dcp46/xcl_design_wrapper.xdc]
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/.Xil/Vivado-23993-ecs-4cbc.novalocal/dcp46/xcl_design_wrapper_late.xdc]
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/.Xil/Vivado-23993-ecs-4cbc.novalocal/dcp46/xcl_design_wrapper_late.xdc]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip'.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4065 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_M_DATA, DSP_MULTIPLIER, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 12 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_M_DATA, DSP_MULTIPLIER, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instances
  IBUF => IBUF (INBUF, IBUFCTRL): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 4 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUF => IOBUF (INBUF, OBUFT, IBUFCTRL): 4 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, OBUFT, OBUFT, INV): 36 instances
  IOBUFE3 => IOBUFE3 (INBUF, OBUFT_DCIEN, IBUFCTRL): 324 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 124 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUF, OBUF, INV): 4 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 341 instances
  RAM16X1S => RAM32X1S (RAMS32): 13 instances
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 9 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 1170 instances
  RAM32M16 => RAM32M16 (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 1823 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 20 instances
  RAM512X1S => RAM512X1S (RAMS64E1, RAMS64E1, RAMS64E1, RAMS64E1, RAMS64E1, RAMS64E1, RAMS64E1, RAMS64E1, MUXF7, MUXF7, MUXF7, MUXF7, MUXF8, MUXF8, MUXF9): 64 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 72 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 40 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.1_sdx (64-bit) build 1915620
open_checkpoint: Time (s): cpu = 00:12:23 ; elapsed = 00:09:59 . Memory (MB): peak = 6723.863 ; gain = 3925.281 ; free physical = 77500 ; free virtual = 89403
Reading /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/.Xil/xocc-23528-ecs-4cbc.novalocal/xilinx_huawei-vu9p-fp1_4ddr-xpr_4_1/xilinx_huawei-vu9p-fp1_4ddr-xpr_4_1.xdef
Reading XDEF placement.
Reading placer database...
CRITICAL WARNING: [Constraints 18-4866] Site IOB_X1Y648 had a top level port c3_sys_clk_n which was overwritten!
CRITICAL WARNING: [Constraints 18-4866] Site IOB_X0Y128 had a top level port c1_sys_clk_n which was overwritten!
CRITICAL WARNING: [Constraints 18-4866] Site IOB_X0Y440 had a top level port c2_sys_clk_n which was overwritten!
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 6748.355 ; gain = 24.492 ; free physical = 77320 ; free virtual = 89223
Restored from archive | CPU: 52.580000 secs | Memory: 229.298920 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 6748.355 ; gain = 24.492 ; free physical = 77316 ; free virtual = 89219
read_xdef: Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 6748.355 ; gain = 24.492 ; free physical = 77316 ; free virtual = 89219
update_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 6748.355 ; gain = 0.000 ; free physical = 77886 ; free virtual = 89799
get_cells: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 6748.355 ; gain = 0.000 ; free physical = 77886 ; free virtual = 89799
Locking Netlist...
Locking Placement...
WARNING: [Constraints 18-4434] Global Clock Buffer 'dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_BSCAN_WITH_CORE.u_bufg_icon_tck' is LOCed to site 'BUFGCE_X1Y148'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/base_clocking/clkwiz_kernel/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1_bufg_place' is LOCed to site 'BUFGCE_X1Y129'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf' is LOCed to site 'BUFGCE_X1Y135'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf' is LOCed to site 'BUFGCE_X1Y133'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/base_clocking/clkwiz_kernel2/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1_bufg_place' is LOCed to site 'BUFGCE_X1Y153'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf' is LOCed to site 'BUFGCE_X1Y163'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/base_clocking/clkwiz_kernel2/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf' is LOCed to site 'BUFGCE_X1Y167'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/base_clocking/clkwiz_pcie/inst/clkout1_buf' is LOCed to site 'BUFGCE_X1Y122'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/base_clocking/clkwiz_sysclks/inst/clkf_buf' is LOCed to site 'BUFGCE_X1Y233'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/base_clocking/clkwiz_sysclks/inst/clkout1_buf' is LOCed to site 'BUFGCE_X1Y238'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/base_clocking/clkwiz_sysclks/inst/clkout2_buf' is LOCed to site 'BUFGCE_X1Y224'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/base_clocking/clkwiz_sysclks/inst/clkout3_buf' is LOCed to site 'BUFGCE_X1Y216'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/base_clocking/clkwiz_sysclks/inst/clkout4_buf' is LOCed to site 'BUFGCE_X1Y219'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/iob_static/inst/emc_clk_bufg' is LOCed to site 'BUFGCE_X1Y149'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/memc/ddrmem_1/inst/u_ddr4_infrastructure/u_bufg_dbg_clk' is LOCed to site 'BUFGCE_X1Y170'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/memc/ddrmem_1/inst/u_ddr4_infrastructure/u_bufg_divClk' is LOCed to site 'BUFGCE_X1Y186'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/memc/ddrmem_1/inst/u_ddr4_infrastructure/u_bufg_inst' is LOCed to site 'BUFGCE_X1Y188'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/memc/ddrmem_1/inst/u_ddr4_infrastructure/u_bufg_riuClk' is LOCed to site 'BUFGCE_X1Y184'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/pcie/inst/bufg_gt_sysclk' is LOCed to site 'BUFG_GT_X1Y145'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/bufg_gt_intclk' is LOCed to site 'BUFG_GT_X1Y213'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y123'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y174'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y175'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y194'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y198'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y199'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y202'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y122'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y141'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y126'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y150'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y146'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y151'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y154'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y189'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y178'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk' is LOCed to site 'BUFG_GT_X1Y206'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk' is LOCed to site 'BUFG_GT_X1Y201'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk' is LOCed to site 'BUFG_GT_X1Y212'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk' is LOCed to site 'BUFG_GT_X1Y204'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Locking Routing...
lock_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:52 . Memory (MB): peak = 6804.383 ; gain = 56.027 ; free physical = 77463 ; free virtual = 89376
Command: read_checkpoint -cell xcl_design_i/expanded_region/u_ocl_region ./dr.dcp
WARNING: [filemgmt 56-12] File '/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/.Xil/Vivado-23993-ecs-4cbc.novalocal/dcp52/dr_wrapper.edf' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/.Xil/Vivado-23993-ecs-4cbc.novalocal/dcp52/dr_wrapper_board.xdc] for cell 'xcl_design_i/expanded_region/u_ocl_region'
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/.Xil/Vivado-23993-ecs-4cbc.novalocal/dcp52/dr_wrapper_board.xdc] for cell 'xcl_design_i/expanded_region/u_ocl_region'
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/.Xil/Vivado-23993-ecs-4cbc.novalocal/dcp52/dr_wrapper_early.xdc] for cell 'xcl_design_i/expanded_region/u_ocl_region'
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/.Xil/Vivado-23993-ecs-4cbc.novalocal/dcp52/dr_wrapper_early.xdc] for cell 'xcl_design_i/expanded_region/u_ocl_region'
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/.Xil/Vivado-23993-ecs-4cbc.novalocal/dcp52/dr_wrapper_late.xdc] for cell 'xcl_design_i/expanded_region/u_ocl_region'
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/.Xil/Vivado-23993-ecs-4cbc.novalocal/dcp52/dr_wrapper_late.xdc] for cell 'xcl_design_i/expanded_region/u_ocl_region'
read_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 6804.383 ; gain = 0.000 ; free physical = 77530 ; free virtual = 89443
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/dont_partition.xdc]
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/dont_partition.xdc]
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:59 ; elapsed = 00:00:19 . Memory (MB): peak = 6804.383 ; gain = 0.000 ; free physical = 76669 ; free virtual = 89136
INFO: [Common 17-1381] The checkpoint '/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/updated_full_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:04:01 ; elapsed = 00:02:46 . Memory (MB): peak = 6804.383 ; gain = 0.000 ; free physical = 77279 ; free virtual = 89362
close_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 6804.383 ; gain = 0.000 ; free physical = 79566 ; free virtual = 91648
INFO: [Vivado 12-3498] Setting project source management mode (property SOURCE_MGMT_MODE) to "None".
INFO: locking down critical instances is disabled
[Fri Jun 22 11:30:22 2018] Launched impl_1...
Run output will be captured here: /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiimpl/ipiimpl.runs/impl_1/runme.log
[Fri Jun 22 11:30:22 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log xcl_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source xcl_design_wrapper.tcl -notrace



****** Vivado v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
  **** IP Build 1908669 on Thu Jun 22 19:20:41 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in /software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/scripts/init.tcl'
0 Beta devices matching pattern found, 0 enabled.
Loaded SDSoC Platform Tcl Library
source xcl_design_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp top: xcl_design_wrapper
INFO: [Netlist 29-17] Analyzing 5863 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 7 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1_sdx
INFO: [Device 21-403] Loading part xcvu9p-flgb2104-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'xcl_design_i/base_region/base_clocking/clkwiz_kernel/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [xcl_design_clkwiz_kernel_0.edf:48166]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'xcl_design_i/base_region/base_clocking/clkwiz_kernel2/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [xcl_design_clkwiz_kernel2_0.edf:48165]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'xcl_design_i/base_region/base_clocking/clkwiz_pcie/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [xcl_design_clkwiz_pcie_0.edf:256]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'xcl_design_i/base_region/base_clocking/clkwiz_sysclks/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [xcl_design_clkwiz_sysclks_0.edf:401]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'xcl_design_i/base_region/iob_static/init_calib_complete_in' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved for implementation tool. [xcl_design_iob_static_0.edf:558]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'xcl_design_i/base_region/iob_static/init_calib_complete_in' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [xcl_design_iob_static_0.edf:559]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'xcl_design_i/base_region/iob_static/led_0_in' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved for implementation tool. [xcl_design_iob_static_0.edf:702]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'xcl_design_i/base_region/iob_static/led_0_in' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [xcl_design_iob_static_0.edf:703]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'xcl_design_i/base_region/iob_static/perst_n_out' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [xcl_design_iob_static_0.edf:725]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'xcl_design_i/base_region/memc/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved for implementation tool. [xcl_design_ddrmem_1_0_phy_297974.edf:468781]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'xcl_design_i/base_region/memc/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [xcl_design_ddrmem_1_0_phy_297974.edf:468782]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'xcl_design_i/base_region/memc/ddrmem_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/mmcm_clk_in' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [xcl_design_ddrmem_1_0_phy_297974.edf:468687]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'xcl_design_i/expanded_region/memc/ddrmem_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved for implementation tool. [xcl_design_ddrmem_0_0_phy_550982.edf:467540]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'xcl_design_i/expanded_region/memc/ddrmem_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [xcl_design_ddrmem_0_0_phy_550982.edf:467541]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'xcl_design_i/expanded_region/memc/ddrmem_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/mmcm_clk_in' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [xcl_design_ddrmem_0_0_phy_550982.edf:467451]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'xcl_design_i/expanded_region/memc/ddrmem_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved for implementation tool. [xcl_design_ddrmem_2_0_phy_603537.edf:468424]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'xcl_design_i/expanded_region/memc/ddrmem_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [xcl_design_ddrmem_2_0_phy_603537.edf:468425]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'xcl_design_i/expanded_region/memc/ddrmem_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/mmcm_clk_in' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [xcl_design_ddrmem_2_0_phy_603537.edf:468340]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'xcl_design_i/expanded_region/memc/ddrmem_3/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved for implementation tool. [xcl_design_ddrmem_3_0_phy_656092.edf:468335]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'xcl_design_i/expanded_region/memc/ddrmem_3/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [xcl_design_ddrmem_3_0_phy_656092.edf:468336]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'xcl_design_i/expanded_region/memc/ddrmem_3/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/mmcm_clk_in' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [xcl_design_ddrmem_3_0_phy_656092.edf:468256]
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiimpl/ipiimpl.runs/impl_1/.Xil/Vivado-6584-ecs-4cbc.novalocal/dcp5/xcl_design_wrapper_board.xdc]
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiimpl/ipiimpl.runs/impl_1/.Xil/Vivado-6584-ecs-4cbc.novalocal/dcp5/xcl_design_wrapper_board.xdc]
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiimpl/ipiimpl.runs/impl_1/.Xil/Vivado-6584-ecs-4cbc.novalocal/dcp5/xcl_design_wrapper_early.xdc]
WARNING: [Constraints 18-633] Creating clock xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/xcl_design_clkwiz_kernel_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/xcl_design_clkwiz_kernel_0.xdc:57]
get_clocks: Time (s): cpu = 00:01:54 ; elapsed = 00:00:48 . Memory (MB): peak = 5890.648 ; gain = 1126.398 ; free physical = 74327 ; free virtual = 87063
INFO: [Timing 38-2] Deriving generated clocks [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/xcl_design_clkwiz_kernel2_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 5916.648 ; gain = 26.000 ; free physical = 74306 ; free virtual = 87042
INFO: [Timing 38-2] Deriving generated clocks [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/xcl_design_clkwiz_pcie_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 5934.648 ; gain = 18.000 ; free physical = 74281 ; free virtual = 87018
INFO: [Timing 38-2] Deriving generated clocks [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/xcl_design_clkwiz_sysclks_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 5948.648 ; gain = 14.000 ; free physical = 74261 ; free virtual = 86997
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiimpl/ipiimpl.runs/impl_1/.Xil/Vivado-6584-ecs-4cbc.novalocal/dcp5/xcl_design_wrapper_early.xdc]
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiimpl/ipiimpl.runs/impl_1/.Xil/Vivado-6584-ecs-4cbc.novalocal/dcp5/xcl_design_wrapper.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERVIVED_RANGE which may be different then the GRID_RANGE. [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/xilinx_huawei-vu9p-fp1_4ddr-xpr_4_1.xdc:163]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGE for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/xilinx_huawei-vu9p-fp1_4ddr-xpr_4_1.xdc:163]
resize_pblock: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 5956.648 ; gain = 0.000 ; free physical = 74336 ; free virtual = 87072
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin. [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/xsdbm.xdc:14]
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin. [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/xsdbm.xdc:14]
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin. [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/xsdbm.xdc:14]
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin. [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/xsdbm.xdc:14]
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin. [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/xsdbm.xdc:14]
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin. [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/xsdbm.xdc:14]
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin. [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/xsdbm.xdc:14]
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin. [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/xsdbm.xdc:14]
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin. [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/xsdbm.xdc:14]
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin. [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/xsdbm.xdc:14]
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin. [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/xsdbm.xdc:14]
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin. [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/xsdbm.xdc:14]
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin. [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/xsdbm.xdc:14]
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin. [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/xsdbm.xdc:14]
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin. [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/xsdbm.xdc:14]
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin. [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/xsdbm.xdc:14]
INFO: [Timing 38-2] Deriving generated clocks [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/xsdbm.xdc:14]
get_clocks: Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 5982.648 ; gain = 26.000 ; free physical = 74231 ; free virtual = 86968
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiimpl/ipiimpl.runs/impl_1/.Xil/Vivado-6584-ecs-4cbc.novalocal/dcp5/xcl_design_wrapper.xdc]
Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiimpl/ipiimpl.runs/impl_1/.Xil/Vivado-6584-ecs-4cbc.novalocal/dcp5/xcl_design_wrapper_late.xdc]
Finished Parsing XDC File [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiimpl/ipiimpl.runs/impl_1/.Xil/Vivado-6584-ecs-4cbc.novalocal/dcp5/xcl_design_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 6794.938 ; gain = 0.000 ; free physical = 73548 ; free virtual = 86285
Restored from archive | CPU: 17.950000 secs | Memory: 229.298119 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 6794.938 ; gain = 0.000 ; free physical = 73545 ; free virtual = 86281
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/software/Xilinx/SDx_2017.1/SDx/2017.1/Vivado/data/ip'.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/bufg_gt_intclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/bufg_gt_sysclk
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4068 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 4 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 4 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 4 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 36 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 324 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 124 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 4 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 341 instances
  RAM16X1S => RAM32X1S (RAMS32): 13 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 9 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1170 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1823 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 20 instances
  RAM512X1S => RAM512X1S (MUXF7, MUXF7, MUXF7, MUXF7, MUXF8, MUXF8, MUXF9, RAMS64E1, RAMS64E1, RAMS64E1, RAMS64E1, RAMS64E1, RAMS64E1, RAMS64E1, RAMS64E1): 64 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 72 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 40 instances

link_design: Time (s): cpu = 00:13:24 ; elapsed = 00:11:32 . Memory (MB): peak = 6794.938 ; gain = 5604.297 ; free physical = 74816 ; free virtual = 86899
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p-flgb2104'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p-flgb2104'
INFO: [Common 17-1223] The version limit for your license is '2018.06' and will expire in 8 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1223] The version limit for your license is '2018.06' and will expire in 8 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 6866.973 ; gain = 64.031 ; free physical = 74814 ; free virtual = 86897
WARNING: [Constraints 18-633] Creating clock xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.

Starting Logic Optimization Task
INFO: [Mig 66-82] Memory netlist is in sync with memory I/O ports assignments.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 11 inverter(s) to 1253 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a7fc10ca

Time (s): cpu = 00:01:15 ; elapsed = 00:00:48 . Memory (MB): peak = 6866.973 ; gain = 0.000 ; free physical = 74783 ; free virtual = 86866
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 523 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 12 inverter(s) to 14 load pin(s).
Phase 2 Constant propagation | Checksum: 28996efd9

Time (s): cpu = 00:01:59 ; elapsed = 00:01:32 . Memory (MB): peak = 6898.957 ; gain = 31.984 ; free physical = 74781 ; free virtual = 86864
INFO: [Opt 31-389] Phase Constant propagation created 543 cells and removed 6821 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2783504e8

Time (s): cpu = 00:03:16 ; elapsed = 00:02:50 . Memory (MB): peak = 6898.957 ; gain = 31.984 ; free physical = 74783 ; free virtual = 86866
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4735 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2783504e8

Time (s): cpu = 00:03:45 ; elapsed = 00:03:18 . Memory (MB): peak = 6898.957 ; gain = 31.984 ; free physical = 74783 ; free virtual = 86866
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 2783504e8

Time (s): cpu = 00:03:54 ; elapsed = 00:03:28 . Memory (MB): peak = 6898.957 ; gain = 31.984 ; free physical = 74784 ; free virtual = 86867
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6898.957 ; gain = 0.000 ; free physical = 74784 ; free virtual = 86867
Ending Logic Optimization Task | Checksum: 1b6822775

Time (s): cpu = 00:04:05 ; elapsed = 00:03:38 . Memory (MB): peak = 6898.957 ; gain = 31.984 ; free physical = 74783 ; free virtual = 86866

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 396 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 2768a2453

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 7538.957 ; gain = 640.000 ; free physical = 74780 ; free virtual = 86863
59 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:06:30 ; elapsed = 00:05:04 . Memory (MB): peak = 7538.957 ; gain = 744.020 ; free physical = 74780 ; free virtual = 86863
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:48 ; elapsed = 00:00:16 . Memory (MB): peak = 7538.957 ; gain = 0.000 ; free physical = 74042 ; free virtual = 86615
INFO: [Common 17-1381] The checkpoint '/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiimpl/ipiimpl.runs/impl_1/xcl_design_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:04:10 ; elapsed = 00:02:55 . Memory (MB): peak = 7538.961 ; gain = 0.004 ; free physical = 74554 ; free virtual = 86801
Command: report_drc -file xcl_design_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiimpl/ipiimpl.runs/impl_1/xcl_design_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:02:53 ; elapsed = 00:01:18 . Memory (MB): peak = 7627.000 ; gain = 88.039 ; free physical = 74283 ; free virtual = 86530
source ../../../_sdx_pre_place.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p-flgb2104'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p-flgb2104'
INFO: [Common 17-1223] The version limit for your license is '2018.06' and will expire in 8 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CKLD-2] Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads: Clock net xcl_design_i/base_region/clk_chk_0/inst/u_clk_100m_sys_ibufds/O is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): xcl_design_i/base_region/clk_chk_0/inst/u_clk_100m_sys_ibufds/IBUFCTRL_INST/O
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 7627.000 ; gain = 0.000 ; free physical = 74120 ; free virtual = 86367
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1217d1db2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7627.000 ; gain = 0.000 ; free physical = 74117 ; free virtual = 86364
WARNING: [Constraints 18-633] Creating clock xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/bufg_gt_intclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: xcl_design_i/base_region/pcie/inst/bufg_gt_sysclk
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 7627.000 ; gain = 0.000 ; free physical = 74112 ; free virtual = 86359

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Constraints 18-633] Creating clock xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Place 30-675] Sub-optimal placement for a global clock-capable IO pin and BUFG pair.This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	xcl_design_i/base_region/iob_static/inst/emc_clk_ibuf/IBUFCTRL_INST (IBUFCTRL.O) is locked to IOB_X1Y279 (in SLR 1)
	xcl_design_i/base_region/iob_static/inst/emc_clk_bufg (BUFGCE.I) is locked to BUFGCE_X1Y149 (in SLR 1)
Resolution: A dedicated routing path between the two can be used if: (a) The global clock-capable IO (GCIO) is placed on a GCIO capable site (b) The BUFG is placed in the same bank of the device as the GCIO pin. Both the above conditions must be met at the same time, else it may lead to longer and less predictable clock insertion delays.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17439d1c8

Time (s): cpu = 00:09:23 ; elapsed = 00:06:31 . Memory (MB): peak = 8628.027 ; gain = 1001.027 ; free physical = 72401 ; free virtual = 84658

Phase 1.3 Build Placer Netlist Model
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pll_clk[1]_3
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pll_clk[2]_3_DIV
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pll_clk[0]_3_DIV
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pll_clk[1]_2
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pll_clk[2]_2_DIV
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pll_clk[1]_2_DIV
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pll_clk[2]_2
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pll_clk[0]_2_DIV
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: mmcm_clkout0_2
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pll_clk[1]_DIV
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pll_clk[1]_3_DIV
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pll_clk[0]_DIV
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: mmcm_clkout0_1
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: mmcm_clkout0_3
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pll_clk[1]_1
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: clk_out1_xcl_design_clkwiz_sysclks_0_1
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pll_clk[2]_DIV
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pll_clk[0]_1
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pll_clk[0]_3
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: mmcm_clkout6
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pll_clk[1]
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pll_clk[0]_2
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pll_clk[2]_1
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pll_clk[2]
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pll_clk[0]
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pll_clk[0]_1_DIV
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pll_clk[1]_1_DIV
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pll_clk[2]_3
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pll_clk[2]_1_DIV
Phase 1.3 Build Placer Netlist Model | Checksum: 17b3ef101

Time (s): cpu = 00:14:23 ; elapsed = 00:09:00 . Memory (MB): peak = 10623.102 ; gain = 2996.102 ; free physical = 71377 ; free virtual = 83634

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17b3ef101

Time (s): cpu = 00:14:38 ; elapsed = 00:09:15 . Memory (MB): peak = 10623.102 ; gain = 2996.102 ; free physical = 71359 ; free virtual = 83616
Phase 1 Placer Initialization | Checksum: 17b3ef101

Time (s): cpu = 00:14:46 ; elapsed = 00:09:23 . Memory (MB): peak = 10623.102 ; gain = 2996.102 ; free physical = 71357 ; free virtual = 83614

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1a9797b22

Time (s): cpu = 00:31:57 ; elapsed = 00:20:28 . Memory (MB): peak = 10991.336 ; gain = 3364.336 ; free physical = 71033 ; free virtual = 83291

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a9797b22

Time (s): cpu = 00:32:06 ; elapsed = 00:20:35 . Memory (MB): peak = 10991.336 ; gain = 3364.336 ; free physical = 70606 ; free virtual = 82863

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 27aee123e

Time (s): cpu = 00:34:19 ; elapsed = 00:21:25 . Memory (MB): peak = 10991.336 ; gain = 3364.336 ; free physical = 70461 ; free virtual = 82718

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d6b1e5dc

Time (s): cpu = 00:34:41 ; elapsed = 00:21:36 . Memory (MB): peak = 10991.336 ; gain = 3364.336 ; free physical = 70457 ; free virtual = 82714

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d6b1e5dc

Time (s): cpu = 00:35:15 ; elapsed = 00:21:53 . Memory (MB): peak = 10991.336 ; gain = 3364.336 ; free physical = 70445 ; free virtual = 82703

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 2488de3d4

Time (s): cpu = 00:36:43 ; elapsed = 00:22:26 . Memory (MB): peak = 11276.059 ; gain = 3649.059 ; free physical = 69841 ; free virtual = 82098

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 2488de3d4

Time (s): cpu = 00:36:57 ; elapsed = 00:22:28 . Memory (MB): peak = 11308.074 ; gain = 3681.074 ; free physical = 69832 ; free virtual = 82089

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 1ca42a37a

Time (s): cpu = 00:38:14 ; elapsed = 00:22:47 . Memory (MB): peak = 11308.074 ; gain = 3681.074 ; free physical = 69872 ; free virtual = 82129

Phase 3.8 Small Shape Clustering
Phase 3.8 Small Shape Clustering | Checksum: 209db2abb

Time (s): cpu = 00:42:21 ; elapsed = 00:23:59 . Memory (MB): peak = 11329.191 ; gain = 3702.191 ; free physical = 69661 ; free virtual = 81918

Phase 3.9 DP Optimization
Phase 3.9 DP Optimization | Checksum: 2851d45d6

Time (s): cpu = 00:50:53 ; elapsed = 00:27:03 . Memory (MB): peak = 11838.402 ; gain = 4211.402 ; free physical = 69524 ; free virtual = 81781

Phase 3.10 Flow Legalize Slice Clusters
Phase 3.10 Flow Legalize Slice Clusters | Checksum: 2357ae4d9

Time (s): cpu = 00:51:16 ; elapsed = 00:27:10 . Memory (MB): peak = 11838.402 ; gain = 4211.402 ; free physical = 69529 ; free virtual = 81786

Phase 3.11 Slice Area Swap
Phase 3.11 Slice Area Swap | Checksum: 2b3102265

Time (s): cpu = 00:52:25 ; elapsed = 00:27:38 . Memory (MB): peak = 11838.402 ; gain = 4211.402 ; free physical = 69347 ; free virtual = 81604

Phase 3.12 Commit Slice Clusters
Phase 3.12 Commit Slice Clusters | Checksum: 19b2fe2b5

Time (s): cpu = 00:55:05 ; elapsed = 00:28:27 . Memory (MB): peak = 11838.402 ; gain = 4211.402 ; free physical = 69317 ; free virtual = 81574

Phase 3.13 Place Remaining
Phase 3.13 Place Remaining | Checksum: 1c1aa2de7

Time (s): cpu = 00:55:27 ; elapsed = 00:28:38 . Memory (MB): peak = 11838.402 ; gain = 4211.402 ; free physical = 69560 ; free virtual = 81817

Phase 3.14 Re-assign LUT pins
Phase 3.14 Re-assign LUT pins | Checksum: 28047bea6

Time (s): cpu = 00:56:13 ; elapsed = 00:29:00 . Memory (MB): peak = 11838.402 ; gain = 4211.402 ; free physical = 69596 ; free virtual = 81853

Phase 3.15 Pipeline Register Optimization
Phase 3.15 Pipeline Register Optimization | Checksum: 28047bea6

Time (s): cpu = 00:56:51 ; elapsed = 00:29:24 . Memory (MB): peak = 11838.402 ; gain = 4211.402 ; free physical = 70434 ; free virtual = 82691

Phase 3.16 Fast Optimization
Phase 3.16 Fast Optimization | Checksum: 28047bea6

Time (s): cpu = 00:59:00 ; elapsed = 00:30:17 . Memory (MB): peak = 11838.402 ; gain = 4211.402 ; free physical = 70415 ; free virtual = 82672
Phase 3 Detail Placement | Checksum: 28047bea6

Time (s): cpu = 00:59:04 ; elapsed = 00:30:22 . Memory (MB): peak = 11838.402 ; gain = 4211.402 ; free physical = 70418 ; free virtual = 82675

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-633] Creating clock xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c914a141

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-39] Processed net xcl_design_i/expanded_region/u_ocl_region/dr_i/mmult_1/inst/ap_rst_n_inv, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-38] Processed net xcl_design_i/expanded_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/GEN_SAMPLE_REG_ASYNC.sample_reg_read_inst/GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0][0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net xcl_design_i/expanded_region/apm_sys/xilmonitor_apm/inst/reset_event_cdc_sync1/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net xcl_design_i/expanded_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/GEN_SAMPLE_REG_ASYNC.sample_reg_read_inst/Accum_i_reg[31][0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-39] Processed net xcl_design_i/expanded_region/u_ocl_region/dr_i/data_sys_reset/U0/interconnect_aresetn[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-41] BUFG insertion identified 5 candidate nets, 0 success, 3 skipped for placement/routing, 2 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c914a141

Time (s): cpu = 01:05:54 ; elapsed = 00:32:54 . Memory (MB): peak = 11838.402 ; gain = 4211.402 ; free physical = 70825 ; free virtual = 83083
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.013. For the most accurate timing information please run report_timing.

Phase 4.1.1.2 Replication
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.013. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Replication | Checksum: b9cc893e

Time (s): cpu = 01:07:31 ; elapsed = 00:33:55 . Memory (MB): peak = 11838.402 ; gain = 4211.402 ; free physical = 70777 ; free virtual = 83034
Phase 4.1.1 Post Placement Optimization | Checksum: b9cc893e

Time (s): cpu = 01:07:35 ; elapsed = 00:33:59 . Memory (MB): peak = 11838.402 ; gain = 4211.402 ; free physical = 70788 ; free virtual = 83045
Phase 4.1 Post Commit Optimization | Checksum: b9cc893e

Time (s): cpu = 01:07:39 ; elapsed = 00:34:03 . Memory (MB): peak = 11838.402 ; gain = 4211.402 ; free physical = 70788 ; free virtual = 83045
WARNING: [Place 46-14] The placer has determined that this design is highly congested and may have difficulty routing. Run report_design_analysis -congestion for a detailed report.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: b9cc893e

Time (s): cpu = 01:07:57 ; elapsed = 00:34:13 . Memory (MB): peak = 11838.402 ; gain = 4211.402 ; free physical = 70838 ; free virtual = 83096

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11f0914b6

Time (s): cpu = 01:09:08 ; elapsed = 00:35:12 . Memory (MB): peak = 11838.402 ; gain = 4211.402 ; free physical = 70828 ; free virtual = 83085

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 19fdc88f4

Time (s): cpu = 01:09:18 ; elapsed = 00:35:22 . Memory (MB): peak = 11838.402 ; gain = 4211.402 ; free physical = 70833 ; free virtual = 83090
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19fdc88f4

Time (s): cpu = 01:09:28 ; elapsed = 00:35:32 . Memory (MB): peak = 11838.402 ; gain = 4211.402 ; free physical = 70834 ; free virtual = 83091
Ending Placer Task | Checksum: 18a044f31

Time (s): cpu = 01:09:30 ; elapsed = 00:35:34 . Memory (MB): peak = 11838.402 ; gain = 4211.402 ; free physical = 71610 ; free virtual = 83868
138 Infos, 109 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 01:11:55 ; elapsed = 00:37:22 . Memory (MB): peak = 11838.402 ; gain = 4211.402 ; free physical = 71610 ; free virtual = 83868
source ../../../_sdx_post_place.tcl
--- DEBUG: generating kernel utilizaiton reports after placed
xcl_design_i/expanded_region/u_ocl_region/dr_i/mmult_1/inst
--- DEBUG: kernel instance is xcl_design_i/expanded_region/u_ocl_region/dr_i/mmult_1/inst
--- DEBUG: report_sdx_utilization -kernels "{ mmult:xcl_design_i/expanded_region/u_ocl_region/dr_i/mmult_1/inst:mmult_1}" -file "kernel_util_placed.rpt" -name kernel_util_placed
report_sdx_utilization: Time (s): cpu = 00:01:02 ; elapsed = 00:00:57 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 71606 ; free virtual = 83863
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:40 ; elapsed = 00:00:33 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 70583 ; free virtual = 83633
INFO: [Common 17-1381] The checkpoint '/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiimpl/ipiimpl.runs/impl_1/xcl_design_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:04:34 ; elapsed = 00:03:02 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 71369 ; free virtual = 83817
report_io: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:01 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 71327 ; free virtual = 83776
report_utilization: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 71374 ; free virtual = 83823
report_utilization: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 71387 ; free virtual = 83836
report_control_sets: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 71379 ; free virtual = 83837
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p-flgb2104'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p-flgb2104'
INFO: [Common 17-1223] The version limit for your license is '2018.06' and will expire in 8 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PLCK-58] Clock Placer Checks: Sub-optimal placement for a global clock-capable IO pin and BUFG pair.
Resolution: A dedicated routing path between the two can be used if: (a) The global clock-capable IO (GCIO) is placed on a GCIO capable site (b) The BUFG is placed in the same bank of the device as the GCIO pin. Both the above conditions must be met at the same time, else it may lead to longer and less predictable clock insertion delays.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	xcl_design_i/base_region/iob_static/inst/emc_clk_ibuf/IBUFCTRL_INST (IBUFCTRL.O) is locked to IOB_X1Y279 (in SLR 1)
	xcl_design_i/base_region/iob_static/inst/emc_clk_bufg (BUFGCE.I) is locked to BUFGCE_X1Y149 (in SLR 1)
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 61705e38 ConstDB: 0 ShapeSum: c3576581 RouteDB: 653c8b78

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1ef1e1dd8

Time (s): cpu = 00:06:14 ; elapsed = 00:02:43 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 71192 ; free virtual = 83651

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 98b9bc69

Time (s): cpu = 00:07:09 ; elapsed = 00:03:41 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 70859 ; free virtual = 83318

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 98b9bc69

Time (s): cpu = 00:07:13 ; elapsed = 00:03:44 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 70860 ; free virtual = 83319

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2185ed954

Time (s): cpu = 00:08:05 ; elapsed = 00:04:29 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 70850 ; free virtual = 83308

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e922e8f7

Time (s): cpu = 00:12:03 ; elapsed = 00:06:21 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 70423 ; free virtual = 82882
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.046  | TNS=0.000  | WHS=-0.395 | THS=-412.988|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1e127d829

Time (s): cpu = 00:18:56 ; elapsed = 00:08:06 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 70362 ; free virtual = 82821
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.046  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1a7403734

Time (s): cpu = 00:19:16 ; elapsed = 00:08:15 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 70353 ; free virtual = 82811
Phase 2 Router Initialization | Checksum: 198bc18e0

Time (s): cpu = 00:19:21 ; elapsed = 00:08:21 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 70352 ; free virtual = 82810

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: b96ad7a6

Time (s): cpu = 00:29:10 ; elapsed = 00:11:49 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 70175 ; free virtual = 82633

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     8x8|      0.22|     8x8|      0.89|     4x4|      0.24|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   16x16|      0.44|   32x32|      1.42|     8x8|      0.27|
|___________|________|__________|________|__________|________|__________|
|       EAST|     8x8|      0.11|     4x4|      0.08|   16x16|      0.47|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.03|     2x2|      0.05|     4x4|      0.28|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X48Y484->INT_X55Y507 (CLEM_X48Y484->CLEL_R_X55Y507)
	INT_X48Y492->INT_X55Y499 (CLEM_X48Y492->CLEL_R_X55Y499)
	INT_X48Y484->INT_X55Y491 (CLEM_X48Y484->CLEL_R_X55Y491)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X48Y436->INT_X55Y515 (CLEM_X48Y436->CLEL_R_X55Y515)
	INT_X48Y508->INT_X55Y515 (CLEM_X48Y508->CLEL_R_X55Y515)
	INT_X48Y500->INT_X55Y507 (CLEM_X48Y500->CLEL_R_X55Y507)
	INT_X48Y492->INT_X55Y499 (CLEM_X48Y492->CLEL_R_X55Y499)
	INT_X48Y484->INT_X55Y491 (CLEM_X48Y484->CLEL_R_X55Y491)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
EAST
	INT_X40Y172->INT_X47Y187 (CLEM_X40Y172->CLEL_R_X47Y187)
	INT_X40Y180->INT_X47Y187 (CLEM_X40Y180->CLEL_R_X47Y187)

INFO: [Route 35-448] Estimated routing congestion is level 5 (32x32). Congestion levels of 5 and greater can reduce routability and impact timing closure.

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 48459
 Number of Nodes with overlaps = 4087
 Number of Nodes with overlaps = 577
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.177 | TNS=-1.291 | WHS=-0.178 | THS=-23.417|

Phase 4.1 Global Iteration 0 | Checksum: 135132fb2

Time (s): cpu = 01:06:05 ; elapsed = 00:27:58 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 70078 ; free virtual = 82537

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 789
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.016  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d01162c6

Time (s): cpu = 01:11:25 ; elapsed = 00:31:20 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 70107 ; free virtual = 82565

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.047  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1fba31511

Time (s): cpu = 01:16:09 ; elapsed = 00:35:15 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 70127 ; free virtual = 82585
Phase 4 Rip-up And Reroute | Checksum: 1fba31511

Time (s): cpu = 01:16:13 ; elapsed = 00:35:19 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 70127 ; free virtual = 82585

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2659338ae

Time (s): cpu = 01:19:31 ; elapsed = 00:36:36 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 70119 ; free virtual = 82578
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.047  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 2547015bb

Time (s): cpu = 01:19:47 ; elapsed = 00:36:43 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 70119 ; free virtual = 82577

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2547015bb

Time (s): cpu = 01:19:51 ; elapsed = 00:36:47 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 70119 ; free virtual = 82577
Phase 5 Delay and Skew Optimization | Checksum: 2547015bb

Time (s): cpu = 01:19:54 ; elapsed = 00:36:50 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 70119 ; free virtual = 82577

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24915d868

Time (s): cpu = 01:22:34 ; elapsed = 00:37:50 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 70126 ; free virtual = 82585
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.047  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 27bed8153

Time (s): cpu = 01:22:50 ; elapsed = 00:37:58 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 70124 ; free virtual = 82582
Phase 6 Post Hold Fix | Checksum: 27bed8153

Time (s): cpu = 01:22:54 ; elapsed = 00:38:01 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 70124 ; free virtual = 82582

Phase 7 Leaf Clock Prog Delay Opt
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 27bed8153

Time (s): cpu = 01:25:58 ; elapsed = 00:39:12 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 70125 ; free virtual = 82584

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.90004 %
  Global Horizontal Routing Utilization  = 4.04878 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 21cc3a623

Time (s): cpu = 01:26:20 ; elapsed = 00:39:20 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 70106 ; free virtual = 82565

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 21cc3a623

Time (s): cpu = 01:26:24 ; elapsed = 00:39:24 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 70101 ; free virtual = 82560

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 21cc3a623

Time (s): cpu = 01:27:49 ; elapsed = 00:40:50 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 70150 ; free virtual = 82608

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.047  | TNS=0.000  | WHS=0.025  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 21cc3a623

Time (s): cpu = 01:27:55 ; elapsed = 00:40:56 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 70216 ; free virtual = 82674
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 01:31:12 ; elapsed = 00:43:46 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 70780 ; free virtual = 83239

Routing Is Done.
157 Infos, 110 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 01:33:18 ; elapsed = 00:45:32 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 70780 ; free virtual = 83239
source ../../../_sdx_post_route.tcl
--- DEBUG: generating kernel utilizaiton reports after routed
xcl_design_i/expanded_region/u_ocl_region/dr_i/mmult_1/inst
--- DEBUG: kernel instance is xcl_design_i/expanded_region/u_ocl_region/dr_i/mmult_1/inst
--- DEBUG: report_sdx_utilization -kernels "{ mmult:xcl_design_i/expanded_region/u_ocl_region/dr_i/mmult_1/inst:mmult_1}" -file "kernel_util_routed.rpt" -name kernel_util_routed
report_sdx_utilization: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 70800 ; free virtual = 83258
Starting auto-frequency scaling ...
kernel clock 'DATA_CLK':
   clock pin path     : xcl_design_i/expanded_region/u_ocl_region/DATA_CLK
   original frequency : 300Mhz
kernel clock 'KERNEL_CLK2':
   clock pin path     : xcl_design_i/expanded_region/u_ocl_region/KERNEL_CLK2
   original frequency : 500Mhz


--- DEBUG: clock is 'clk_out1_xcl_design_clkwiz_kernel_0' for pin 'xcl_design_i/expanded_region/u_ocl_region/DATA_CLK'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins xcl_design_i/expanded_region/u_ocl_region/KERNEL_CLK2]'.
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks.
Pin xcl_design_i/expanded_region/u_ocl_region/KERNEL_CLK2 has no clock
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
WARNING: [Timing 38-127] No common period was found between clocks ref_clk {rise@0ns fall@5ns period=10ns} and mmcm_clkout5 {rise@0ns fall@7.50375ns period=15.0075ns} in 1000 cycles.
Auto-frequency scaling completed
kernel clock 'DATA_CLK':
   original frequency : 300Mhz
   scaled frequency   : 307.0Mhz
WARNING: The auto scaled frequency '307.0 MHz' exceeds the original frequency, the frequency is being automatically changed to 300 MHz.
kernel clock 'KERNEL_CLK2':
   original frequency : 500Mhz
   scaled frequency   : 500Mhz
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:56 ; elapsed = 00:00:39 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 69340 ; free virtual = 82725
INFO: [Common 17-1381] The checkpoint '/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiimpl/ipiimpl.runs/impl_1/xcl_design_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:04:35 ; elapsed = 00:02:56 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 70273 ; free virtual = 82951
Command: report_drc -file xcl_design_wrapper_drc_routed.rpt -pb xcl_design_wrapper_drc_routed.pb -rpx xcl_design_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiimpl/ipiimpl.runs/impl_1/xcl_design_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:03:02 ; elapsed = 00:01:44 . Memory (MB): peak = 11838.402 ; gain = 0.000 ; free physical = 70270 ; free virtual = 82948
Command: report_methodology -file xcl_design_wrapper_methodology_drc_routed.rpt -rpx xcl_design_wrapper_methodology_drc_routed.rpx
WARNING: [Constraints 18-633] Creating clock xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiimpl/ipiimpl.runs/impl_1/xcl_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:09:20 ; elapsed = 00:02:22 . Memory (MB): peak = 12629.711 ; gain = 791.309 ; free physical = 67776 ; free virtual = 80454
Command: report_power -file xcl_design_wrapper_power_routed.rpt -pb xcl_design_wrapper_power_summary_routed.pb -rpx xcl_design_wrapper_power_routed.rpx
INFO: [Power 33-23] Power model is not available for STARTUPE3_inst_LOGICOPT_REPLICATED_0
INFO: [Power 33-23] Power model is not available for xiphy_riu_or
INFO: [Power 33-23] Power model is not available for genVref.u_hpio_vref
WARNING: [Constraints 18-633] Creating clock xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [/root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin xcl_design_i/base_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xcl_design_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.xcl_design_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ip_pcie4_uscale_plus_x1y2.xdc:125] and will prevent any subsequent automatic derivation of generated clocks on that pin.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
168 Infos, 148 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:05:53 ; elapsed = 00:02:47 . Memory (MB): peak = 13356.484 ; gain = 726.773 ; free physical = 67205 ; free virtual = 79913
report_route_status: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 13356.484 ; gain = 0.000 ; free physical = 67205 ; free virtual = 79913
report_clock_utilization: Time (s): cpu = 00:01:32 ; elapsed = 00:01:33 . Memory (MB): peak = 13356.484 ; gain = 0.000 ; free physical = 67201 ; free virtual = 79910
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:01:03 ; elapsed = 00:00:27 . Memory (MB): peak = 13777.453 ; gain = 420.969 ; free physical = 66947 ; free virtual = 79694
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m03_nodes/m03_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m03_nodes/m03_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_host/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_ddrmem3/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_ddrmem3/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_ddrmem3/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_ddrmem3/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_ddrmem3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_ddrmem3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_ddrmem3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_ddrmem3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_ddrmem3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_ddrmem3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_ddrmem3/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_ddrmem3/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block xcl_design_i/expanded_region/interconnect/interconnect_aximm_ddrmem3/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
INFO: [Common 17-14] Message 'Memdata 28-169' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Command: write_bitstream -force xcl_design_wrapper.bit -cell xcl_design_i/expanded_region
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p-flgb2104'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p-flgb2104'
INFO: [Common 17-1223] The version limit for your license is '2018.06' and will expire in 8 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult input xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP xcl_design_i/base_region/memc/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input xcl_design_i/base_region/memc/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP xcl_design_i/base_region/memc/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input xcl_design_i/base_region/memc/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP xcl_design_i/base_region/memc/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input xcl_design_i/base_region/memc/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP xcl_design_i/base_region/memc/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input xcl_design_i/base_region/memc/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP xcl_design_i/expanded_region/memc/ddrmem_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input xcl_design_i/expanded_region/memc/ddrmem_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP xcl_design_i/expanded_region/memc/ddrmem_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input xcl_design_i/expanded_region/memc/ddrmem_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP xcl_design_i/expanded_region/memc/ddrmem_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input xcl_design_i/expanded_region/memc/ddrmem_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP xcl_design_i/expanded_region/memc/ddrmem_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input xcl_design_i/expanded_region/memc/ddrmem_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP xcl_design_i/expanded_region/memc/ddrmem_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input xcl_design_i/expanded_region/memc/ddrmem_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP xcl_design_i/expanded_region/memc/ddrmem_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input xcl_design_i/expanded_region/memc/ddrmem_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP xcl_design_i/expanded_region/memc/ddrmem_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input xcl_design_i/expanded_region/memc/ddrmem_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP xcl_design_i/expanded_region/memc/ddrmem_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input xcl_design_i/expanded_region/memc/ddrmem_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP xcl_design_i/expanded_region/memc/ddrmem_3/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input xcl_design_i/expanded_region/memc/ddrmem_3/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP xcl_design_i/expanded_region/memc/ddrmem_3/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input xcl_design_i/expanded_region/memc/ddrmem_3/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP xcl_design_i/expanded_region/memc/ddrmem_3/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input xcl_design_i/expanded_region/memc/ddrmem_3/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP xcl_design_i/expanded_region/memc/ddrmem_3/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input xcl_design_i/expanded_region/memc/ddrmem_3/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP xcl_design_i/expanded_region/u_ocl_region/dr_i/mmult_1/inst/mmult_mul_32s_32s_32_2_U1/mmult_mul_32s_32s_32_2_MulnS_0_U/p_reg__0 input xcl_design_i/expanded_region/u_ocl_region/dr_i/mmult_1/inst/mmult_mul_32s_32s_32_2_U1/mmult_mul_32s_32s_32_2_MulnS_0_U/p_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP xcl_design_i/expanded_region/u_ocl_region/dr_i/mmult_1/inst/mmult_mul_32s_32s_32_2_U1/mmult_mul_32s_32s_32_2_MulnS_0_U/tmp_product input xcl_design_i/expanded_region/u_ocl_region/dr_i/mmult_1/inst/mmult_mul_32s_32s_32_2_U1/mmult_mul_32s_32s_32_2_MulnS_0_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP xcl_design_i/expanded_region/u_ocl_region/dr_i/mmult_1/inst/mmult_mul_32s_32s_32_2_U1/mmult_mul_32s_32s_32_2_MulnS_0_U/tmp_product input xcl_design_i/expanded_region/u_ocl_region/dr_i/mmult_1/inst/mmult_mul_32s_32s_32_2_U1/mmult_mul_32s_32s_32_2_MulnS_0_U/tmp_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP xcl_design_i/expanded_region/u_ocl_region/dr_i/mmult_1/inst/mmult_mul_32s_32s_32_2_U1/mmult_mul_32s_32s_32_2_MulnS_0_U/tmp_product__0 input xcl_design_i/expanded_region/u_ocl_region/dr_i/mmult_1/inst/mmult_mul_32s_32s_32_2_U1/mmult_mul_32s_32s_32_2_MulnS_0_U/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP xcl_design_i/expanded_region/u_ocl_region/dr_i/mmult_1/inst/mmult_mul_32s_32s_32_2_U1/mmult_mul_32s_32s_32_2_MulnS_0_U/tmp_product__0 input xcl_design_i/expanded_region/u_ocl_region/dr_i/mmult_1/inst/mmult_mul_32s_32s_32_2_U1/mmult_mul_32s_32s_32_2_MulnS_0_U/tmp_product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIR-2] Asynchronous driver check: DSP xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult input pin xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-2] Asynchronous driver check: DSP xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult input pin xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-2] Asynchronous driver check: DSP xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult input pin xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-2] Asynchronous driver check: DSP xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult input pin xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-2] Asynchronous driver check: DSP xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult input pin xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-2] Asynchronous driver check: DSP xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult input pin xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-2] Asynchronous driver check: DSP xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult input pin xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-2] Asynchronous driver check: DSP xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult input pin xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-2] Asynchronous driver check: DSP xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult input pin xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-2] Asynchronous driver check: DSP xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult input pin xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-2] Asynchronous driver check: DSP xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult input pin xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-2] Asynchronous driver check: DSP xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult input pin xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-2] Asynchronous driver check: DSP xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult input pin xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-2] Asynchronous driver check: DSP xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult input pin xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-2] Asynchronous driver check: DSP xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult input pin xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-2] Asynchronous driver check: DSP xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult input pin xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP xcl_design_i/base_region/memc/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output xcl_design_i/base_region/memc/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP xcl_design_i/expanded_region/memc/ddrmem_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output xcl_design_i/expanded_region/memc/ddrmem_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP xcl_design_i/expanded_region/memc/ddrmem_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output xcl_design_i/expanded_region/memc/ddrmem_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP xcl_design_i/expanded_region/memc/ddrmem_3/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output xcl_design_i/expanded_region/memc/ddrmem_3/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP xcl_design_i/expanded_region/u_ocl_region/dr_i/mmult_1/inst/mmult_mul_32s_32s_32_2_U1/mmult_mul_32s_32s_32_2_MulnS_0_U/tmp_product__0 output xcl_design_i/expanded_region/u_ocl_region/dr_i/mmult_1/inst/mmult_mul_32s_32s_32_2_U1/mmult_mul_32s_32s_32_2_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult multiplier stage xcl_design_i/base_region/bmc_top_0/inst/u0_bmc_inst/temp_mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP xcl_design_i/base_region/memc/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 multiplier stage xcl_design_i/base_region/memc/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP xcl_design_i/expanded_region/memc/ddrmem_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 multiplier stage xcl_design_i/expanded_region/memc/ddrmem_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP xcl_design_i/expanded_region/memc/ddrmem_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 multiplier stage xcl_design_i/expanded_region/memc/ddrmem_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP xcl_design_i/expanded_region/memc/ddrmem_3/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 multiplier stage xcl_design_i/expanded_region/memc/ddrmem_3/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP xcl_design_i/expanded_region/u_ocl_region/dr_i/mmult_1/inst/mmult_mul_32s_32s_32_2_U1/mmult_mul_32s_32s_32_2_MulnS_0_U/p_reg__0 multiplier stage xcl_design_i/expanded_region/u_ocl_region/dr_i/mmult_1/inst/mmult_mul_32s_32s_32_2_U1/mmult_mul_32s_32s_32_2_MulnS_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP xcl_design_i/expanded_region/u_ocl_region/dr_i/mmult_1/inst/mmult_mul_32s_32s_32_2_U1/mmult_mul_32s_32s_32_2_MulnS_0_U/tmp_product multiplier stage xcl_design_i/expanded_region/u_ocl_region/dr_i/mmult_1/inst/mmult_mul_32s_32s_32_2_U1/mmult_mul_32s_32s_32_2_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP xcl_design_i/expanded_region/u_ocl_region/dr_i/mmult_1/inst/mmult_mul_32s_32s_32_2_U1/mmult_mul_32s_32s_32_2_MulnS_0_U/tmp_product__0 multiplier stage xcl_design_i/expanded_region/u_ocl_region/dr_i/mmult_1/inst/mmult_mul_32s_32s_32_2_U1/mmult_mul_32s_32s_32_2_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net xcl_design_i/base_region/base_clocking/clkwiz_kernel/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]_bufg_place is a gated clock net sourced by a combinational pin xcl_design_i/base_region/base_clocking/clkwiz_kernel/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O, cell xcl_design_i/base_region/base_clocking/clkwiz_kernel/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net xcl_design_i/base_region/base_clocking/clkwiz_kernel2/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]_bufg_place is a gated clock net sourced by a combinational pin xcl_design_i/base_region/base_clocking/clkwiz_kernel2/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O, cell xcl_design_i/base_region/base_clocking/clkwiz_kernel2/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1775] RAMB36E2_WRITE_WIDTH_B_9_or_less_doesnt_use_WEB71: The RAMB36E2 cell xcl_design_i/base_region/axil_spi_flash_ctl/spi_0/inst/u_spi_flash/u_spi_cmd_fifo/u_fifo/Xilinx_ram.u_sfifo_dpram/SDP_BRAM.u_sdp_bram/BRAM_ROW_UNIT[0].BRAM_COL_UNIT[1].u1_xilinx_sdpram/genblk3_0.bram36_dp_bl.bram36_tdp_bl has WRITE_WIDTH_B set to 9 or less. The WEBWE[7:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1775] RAMB36E2_WRITE_WIDTH_B_9_or_less_doesnt_use_WEB71: The RAMB36E2 cell xcl_design_i/base_region/bmc_top_0/inst/u0_i2c_cbb_inst/SLAVER.u_slaver/UNREGISTER_MODE.u_slaver_rx_fifo/u_fifo/Xilinx_ram.u_sfifo_dpram/SDP_BRAM.u_sdp_bram/BRAM_ROW_UNIT[0].BRAM_COL_UNIT[0].u1_xilinx_sdpram/genblk3_0.bram36_dp_bl.bram36_tdp_bl has WRITE_WIDTH_B set to 9 or less. The WEBWE[7:1] pins should not be connected to active signal.
WARNING: [DRC REQP-1777] RAMB36E2_WRITE_WIDTH_B_36_doesnt_use_WEB74: The RAMB36E2 cell xcl_design_i/base_region/axil_spi_flash_ctl/spi_0/inst/u_spi_flash/u_spi_wdata_fifo/u_fifo/Xilinx_ram.u_sfifo_dpram/SDP_BRAM.u_sdp_bram/BRAM_ROW_UNIT[0].BRAM_COL_UNIT[0].u1_xilinx_sdpram/genblk3_0.bram36_dp_bl.bram36_tdp_bl has WRITE_WIDTH_B set to 36. The WEBWE[7:4] pins should not be connected to active signal.
WARNING: [DRC REQP-1777] RAMB36E2_WRITE_WIDTH_B_36_doesnt_use_WEB74: The RAMB36E2 cell xcl_design_i/base_region/mbx/mailbox_top_0/inst/u_mailbox/u_sdpramb_mbmm_wf32x512_wf32x512_p1/u0_xilinx_sdpramb_sclk/genblk1.sdpram[0].BRAM_SDP_MACR0_inst/genblk3_0.bram36_dp_bl.bram36_tdp_bl has WRITE_WIDTH_B set to 36. The WEBWE[7:4] pins should not be connected to active signal.
WARNING: [DRC REQP-1777] RAMB36E2_WRITE_WIDTH_B_36_doesnt_use_WEB74: The RAMB36E2 cell xcl_design_i/base_region/mbx/mailbox_top_0/inst/u_mailbox/u_sdpramb_mbmr_wf36x512_wf36x512_p1/u0_xilinx_sdpramb_sclk/genblk1.sdpram[0].BRAM_SDP_MACR0_inst/genblk3_0.bram36_dp_bl.bram36_tdp_bl has WRITE_WIDTH_B set to 36. The WEBWE[7:4] pins should not be connected to active signal.
WARNING: [DRC RTSTAT-10] No routable loads: 672 net(s) have no routable loads. The problem bus(es) and/or net(s) are xcl_design_i/expanded_region/HD_PR_Connection_S_IN_NET_xcl_design_i_expanded_region_capture, xcl_design_i/expanded_region/HD_PR_Connection_S_IN_NET_xcl_design_i_expanded_region_drck, xcl_design_i/expanded_region/HD_PR_Connection_S_IN_NET_xcl_design_i_expanded_region_reset, xcl_design_i/base_region/memc/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_CE_riu, xcl_design_i/expanded_region/memc/ddrmem_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_CE_riu, xcl_design_i/expanded_region/memc/ddrmem_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_CE_riu, xcl_design_i/expanded_region/memc/ddrmem_3/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_CE_riu, xcl_design_i/base_region/memc/ddrmem_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_UE_riu, xcl_design_i/expanded_region/memc/ddrmem_3/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_UE_riu, xcl_design_i/expanded_region/memc/ddrmem_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_UE_riu, xcl_design_i/expanded_region/memc/ddrmem_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_UE_riu, xcl_design_i/expanded_region/interconnect_axilite/m00_couplers/m00_regslice/inst/ar_pipe/Q[0], xcl_design_i/expanded_region/interconnect_axilite/m00_couplers/m00_regslice/inst/aw_pipe/Q[0], xcl_design_i/expanded_region/interconnect_axilite/m00_couplers/m00_regslice/inst/ar_pipe/Q[1], xcl_design_i/expanded_region/interconnect_axilite/m00_couplers/m00_regslice/inst/aw_pipe/Q[1]... and (the first 15 of 646 listed).
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xcl_design_i/base_region/icap_seperate/axi_hwicap/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xcl_design_i/expanded_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xcl_design_i/base_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xcl_design_i/base_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xcl_design_i/base_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xcl_design_i/base_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xcl_design_i/base_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xcl_design_i/base_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xcl_design_i/base_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xcl_design_i/base_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xcl_design_i/base_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xcl_design_i/base_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xcl_design_i/base_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xcl_design_i/base_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xcl_design_i/base_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xcl_design_i/base_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xcl_design_i/base_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xcl_design_i/base_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xcl_design_i/base_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xcl_design_i/base_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xcl_design_i/base_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xcl_design_i/base_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xcl_design_i/base_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xcl_design_i/base_region/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xcl_design_i/expanded_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xcl_design_i/expanded_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 59 Warnings, 26 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_expanded_region" Reconfigurable Module "xcl_design_i/expanded_region"
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "pblock_expanded_region"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
INFO: [Designutils 20-2319] When using DCI in a Reconfigurable Module setting Match_cycle to NoWait will produce a smaller bitstream and reduce startup delay.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 375288256 bits.
Writing bitstream ./xcl_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
206 Infos, 309 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:24:40 ; elapsed = 00:14:36 . Memory (MB): peak = 16850.598 ; gain = 3073.145 ; free physical = 66679 ; free virtual = 79475
INFO: [Common 17-206] Exiting Vivado at Fri Jun 22 13:46:59 2018...
[Fri Jun 22 13:47:04 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.94 ; elapsed = 02:16:42 . Memory (MB): peak = 6804.383 ; gain = 0.000 ; free physical = 78866 ; free virtual = 91662
--- DEBUG: partial_bit is /root/huaweicloud-fpga/fp1/hardware/sdaccel_design/user/mmult/src/_xocc_mmult_bin_mmult_hw.dir/impl/build/system/bin_mmult_hw/bitstream/bin_mmult_hw_ipi/ipiimpl/ipiimpl.runs/impl_1/xcl_design_wrapper.bit
--- DEBUG: partial_clear_bit is 
INFO: [Common 17-206] Exiting Vivado at Fri Jun 22 13:47:04 2018...
