{
  component: {
    vendor: 'sifive',
    library: 'vip',
    name: 'loopback',
    version: '0.1.0',
    busInterfaces: [],
    addressSpaces: [],
    memoryMaps: [],
    model: {
      views: [],
      ports: {
        $ref: '#/definitions/ports',
      },
    },
fileSets: {
    VerilogFiles: ['loopback.sv']
},
pSchema: {
    type: 'object',
    properties: {
        pioWidth: {
            title: 'Number of IO pads',
            type: 'integer', minimum: 1, maximum: 32, default: 32
        }
    }
},
  },
  definitions: {
    ports: {
      odata: 'pioWidth',
      oenable: 'pioWidth',
      idata: '-(pioWidth)',
    },
  },
}
