INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Natt/Documents/GitHub/ELO212/Sources/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Natt/Documents/GitHub/ELO212/project_6.2.5/project_6.2.5.srcs/sources_1/new/basic_calc_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_calc_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Natt/Documents/GitHub/ELO212/Sources/reg_bank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_bank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Natt/Documents/GitHub/ELO212/project_6.2.5/project_6.2.5.srcs/sim_1/new/basic_calc_FSM_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_calc_FSM_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Natt/Documents/GitHub/ELO212/project_6.2.5/project_6.2.5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
