

================================================================
== Vivado HLS Report for 'KeyExpansion'
================================================================
* Date:           Sat Jan 23 11:15:21 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        aes_hls_prj
* Solution:       sol1
* Product family: spartan7
* Target device:  xc7s15-ftgb196-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|     5.542|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  254|  254|  254|  254|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   12|   12|         3|          -|          -|     4|    no    |
        |- Loop 2  |  240|  240|         6|          -|          -|    40|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      -|      0|   283|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      -|      -|     -|    -|
|Memory           |        1|      -|      8|     2|    -|
|Multiplexer      |        -|      -|      -|   258|    -|
|Register         |        -|      -|    113|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        1|      0|    121|   543|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       20|     20|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        5|      0|   ~0  |     6|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +--------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Rcon_U  |KeyExpansion_Rcon  |        0|  8|   2|    0|    11|    8|     1|           88|
    |sbox_U  |KeyExpansion_sbox  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +--------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                   |        1|  8|   2|    0|   267|   16|     2|         2136|
    +--------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln190_fu_398_p2   |     +    |      0|  0|  15|           4|           8|
    |add_ln191_fu_409_p2   |     +    |      0|  0|  15|           3|           8|
    |add_ln192_fu_446_p2   |     +    |      0|  0|  15|           3|           8|
    |add_ln193_fu_456_p2   |     +    |      0|  0|  15|           2|           8|
    |add_ln235_fu_479_p2   |     +    |      0|  0|  15|           6|           8|
    |add_ln236_fu_489_p2   |     +    |      0|  0|  15|           5|           8|
    |add_ln237_fu_537_p2   |     +    |      0|  0|  15|           5|           8|
    |add_ln238_fu_547_p2   |     +    |      0|  0|  15|           5|           8|
    |i_3_fu_440_p2         |     +    |      0|  0|  15|           1|           6|
    |i_fu_330_p2           |     +    |      0|  0|  12|           3|           1|
    |icmp_ln179_fu_324_p2  |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln187_fu_384_p2  |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln196_fu_424_p2  |   icmp   |      0|  0|   8|           2|           1|
    |or_ln181_fu_353_p2    |    or    |      0|  0|   4|           4|           1|
    |or_ln182_fu_364_p2    |    or    |      0|  0|   4|           4|           2|
    |or_ln183_fu_374_p2    |    or    |      0|  0|   4|           4|           2|
    |or_ln236_fu_573_p2    |    or    |      0|  0|   8|           8|           1|
    |or_ln237_fu_595_p2    |    or    |      0|  0|   8|           8|           2|
    |or_ln238_fu_605_p2    |    or    |      0|  0|   8|           8|           2|
    |tempa_0_2_fu_519_p3   |  select  |      0|  0|   8|           1|           8|
    |tempa_1_2_fu_513_p3   |  select  |      0|  0|   8|           1|           8|
    |tempa_2_2_fu_563_p3   |  select  |      0|  0|   8|           1|           8|
    |tempa_3_2_fu_557_p3   |  select  |      0|  0|   8|           1|           8|
    |tempa_0_fu_507_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln235_fu_525_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_fu_531_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln237_fu_583_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln238_fu_589_p2   |    xor   |      0|  0|   8|           8|           8|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 283|         128|         164|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |Key_address0       |  15|          3|    4|         12|
    |Key_address1       |  15|          3|    4|         12|
    |RoundKey_address0  |  44|          9|    8|         72|
    |RoundKey_address1  |  44|          9|    8|         72|
    |RoundKey_d0        |  21|          4|    8|         32|
    |RoundKey_d1        |  21|          4|    8|         32|
    |ap_NS_fsm          |  50|         11|    1|         11|
    |i_0_reg_302        |   9|          2|    3|          6|
    |i_1_reg_313        |   9|          2|    6|         12|
    |sbox_address0      |  15|          3|    8|         24|
    |sbox_address1      |  15|          3|    8|         24|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 258|         53|   66|        309|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |  10|   0|   10|          0|
    |i_0_reg_302         |   3|   0|    3|          0|
    |i_1_reg_313         |   6|   0|    6|          0|
    |i_3_reg_709         |   6|   0|    6|          0|
    |i_reg_618           |   3|   0|    3|          0|
    |icmp_ln196_reg_696  |   1|   0|    1|          0|
    |j_reg_672           |   6|   0|    8|          2|
    |lshr_ln_reg_704     |   4|   0|    4|          0|
    |shl_ln_reg_623      |   2|   0|    4|          2|
    |tempa_0_3_reg_714   |   8|   0|    8|          0|
    |tempa_1_reg_720     |   8|   0|    8|          0|
    |tempa_2_reg_736     |   8|   0|    8|          0|
    |tempa_3_reg_741     |   8|   0|    8|          0|
    |xor_ln235_reg_782   |   8|   0|    8|          0|
    |xor_ln236_reg_787   |   8|   0|    8|          0|
    |xor_ln237_reg_802   |   8|   0|    8|          0|
    |xor_ln238_reg_807   |   8|   0|    8|          0|
    |zext_ln180_reg_629  |   2|   0|   64|         62|
    |zext_ln181_reg_639  |   2|   0|   64|         62|
    |zext_ln182_reg_649  |   2|   0|   64|         62|
    |zext_ln183_reg_659  |   2|   0|   64|         62|
    +--------------------+----+----+-----+-----------+
    |Total               | 113|   0|  365|        252|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | KeyExpansion | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | KeyExpansion | return value |
|ap_start           |  in |    1| ap_ctrl_hs | KeyExpansion | return value |
|ap_done            | out |    1| ap_ctrl_hs | KeyExpansion | return value |
|ap_idle            | out |    1| ap_ctrl_hs | KeyExpansion | return value |
|ap_ready           | out |    1| ap_ctrl_hs | KeyExpansion | return value |
|RoundKey_address0  | out |    8|  ap_memory |   RoundKey   |     array    |
|RoundKey_ce0       | out |    1|  ap_memory |   RoundKey   |     array    |
|RoundKey_we0       | out |    1|  ap_memory |   RoundKey   |     array    |
|RoundKey_d0        | out |    8|  ap_memory |   RoundKey   |     array    |
|RoundKey_q0        |  in |    8|  ap_memory |   RoundKey   |     array    |
|RoundKey_address1  | out |    8|  ap_memory |   RoundKey   |     array    |
|RoundKey_ce1       | out |    1|  ap_memory |   RoundKey   |     array    |
|RoundKey_we1       | out |    1|  ap_memory |   RoundKey   |     array    |
|RoundKey_d1        | out |    8|  ap_memory |   RoundKey   |     array    |
|RoundKey_q1        |  in |    8|  ap_memory |   RoundKey   |     array    |
|Key_address0       | out |    4|  ap_memory |      Key     |     array    |
|Key_ce0            | out |    1|  ap_memory |      Key     |     array    |
|Key_q0             |  in |    8|  ap_memory |      Key     |     array    |
|Key_address1       | out |    4|  ap_memory |      Key     |     array    |
|Key_ce1            | out |    1|  ap_memory |      Key     |     array    |
|Key_q1             |  in |    8|  ap_memory |      Key     |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

