Analysis & Synthesis report for Squelette_Quartus
Thu Jul 10 07:33:36 2014
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: PLL_0002:pll_inst|altera_pll:altera_pll_i
 13. Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_bypass_GNGEVLMN77:tsamp
 14. Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GN6TGYZDFK:delay
 15. Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GN6TGYZDFK:delay|alt_dspbuilder_SInitDelay:DelayWithInit
 16. Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GN6TGYZDFK:delay|alt_dspbuilder_SInitDelay:DelayWithInit|alt_dspbuilder_sAltrPropagate:u0
 17. Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_constant_GNR47HMCFS:cosw0_avec_facteur_de_multiplication_point_fixe
 18. Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier
 19. Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier|alt_dspbuilder_sMultAltr:Multiplieri
 20. Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|LPM_MULT:\gcomb:U0
 21. Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_cast_GN6KYL5EP5:bus_14bits
 22. Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_cast_GN6KYL5EP5:bus_14bits|alt_dspbuilder_SBF:Outputi
 23. Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_cast_GN6KYL5EP5:bus_14bits|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
 24. Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GNQOGXYDHZ:delay1
 25. Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GNQOGXYDHZ:delay1|alt_dspbuilder_SInitDelay:DelayWithInit
 26. Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GNQOGXYDHZ:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|alt_dspbuilder_sAltrPropagate:u0
 27. Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor
 28. Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor|alt_dspbuilder_SAdderSub:adder_1_1
 29. Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor|alt_dspbuilder_SAdderSub:adder_1_1|LPM_ADD_SUB:\nopip:gensa:U0
 30. Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_cast_GNVFK2425V:division_facteur_de_multiplication_point_fixe
 31. Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_cast_GNVFK2425V:division_facteur_de_multiplication_point_fixe|alt_dspbuilder_SBF:Outputi
 32. Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_cast_GNVFK2425V:division_facteur_de_multiplication_point_fixe|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
 33. lpm_mult Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_cast_GNVFK2425V:division_facteur_de_multiplication_point_fixe|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0"
 35. Port Connectivity Checks: "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor|alt_dspbuilder_SAdderSub:adder_1_1"
 36. Port Connectivity Checks: "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GNQOGXYDHZ:delay1|alt_dspbuilder_SInitDelay:DelayWithInit"
 37. Port Connectivity Checks: "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_port_GN37ALZBS4:modulateur_enable_0"
 38. Port Connectivity Checks: "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_cast_GN6KYL5EP5:bus_14bits|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0"
 39. Port Connectivity Checks: "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GN6TGYZDFK:delay|alt_dspbuilder_SInitDelay:DelayWithInit"
 40. Port Connectivity Checks: "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_port_GN37ALZBS4:modulateur_bitclock_q_0"
 41. Port Connectivity Checks: "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_port_GN37ALZBS4:modulateur_bitclock_i_0"
 42. Port Connectivity Checks: "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_clock_GNF343OQUJ:clock_62p5mhz_0"
 43. Port Connectivity Checks: "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_clock_GNF343OQUJ:clock_2mhz_0"
 44. Port Connectivity Checks: "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_clock_GNF343OQUJ:clock_50mhz_0"
 45. Port Connectivity Checks: "PLL_0002:pll_inst|altera_pll:altera_pll_i"
 46. Port Connectivity Checks: "PLL_0002:pll_inst"
 47. Post-Synthesis Netlist Statistics for Top Partition
 48. Elapsed Time Per Partition
 49. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jul 10 07:33:36 2014       ;
; Quartus II 64-Bit Version       ; 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name                   ; Squelette_Quartus                           ;
; Top-level Entity Name           ; Squelette_Quartus                           ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 87                                          ;
; Total pins                      ; 61                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 1                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; Squelette_Quartus  ; Squelette_Quartus  ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                      ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                              ; Library ;
+-------------------------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Squelette_Quartus.vhd                                                                                 ; yes             ; User VHDL File               ; C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_Quartus.vhd                                                                                 ;         ;
; PLL/PLL_0002.v                                                                                        ; yes             ; User Verilog HDL File        ; C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/PLL/PLL_0002.v                                                                                        ; PLL     ;
; Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd                  ; yes             ; User VHDL File               ; C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/Squelette_DSPBuilder_GN.vhd                  ;         ;
; Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_bypass_GNGEVLMN77.vhd         ; yes             ; User VHDL File               ; C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_bypass_GNGEVLMN77.vhd         ;         ;
; Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_cast_GN6KYL5EP5.vhd           ; yes             ; User VHDL File               ; C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_cast_GN6KYL5EP5.vhd           ;         ;
; Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SBF.vhd                       ; yes             ; User VHDL File               ; C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SBF.vhd                       ;         ;
; Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sAltrPropagate.vhd            ; yes             ; User VHDL File               ; C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sAltrPropagate.vhd            ;         ;
; Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_cast_GNVFK2425V.vhd           ; yes             ; User VHDL File               ; C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_cast_GNVFK2425V.vhd           ;         ;
; Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_clock_GNF343OQUJ.vhd          ; yes             ; User VHDL File               ; C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_clock_GNF343OQUJ.vhd          ;         ;
; Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_constant_GNR47HMCFS.vhd       ; yes             ; User VHDL File               ; C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_constant_GNR47HMCFS.vhd       ;         ;
; Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_delay_GN6TGYZDFK.vhd          ; yes             ; User VHDL File               ; C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_delay_GN6TGYZDFK.vhd          ;         ;
; Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd                ; yes             ; User VHDL File               ; C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SInitDelay.vhd                ;         ;
; Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_delay_GNQOGXYDHZ.vhd          ; yes             ; User VHDL File               ; C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_delay_GNQOGXYDHZ.vhd          ;         ;
; Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_gnd_GN.vhd                    ; yes             ; User VHDL File               ; C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_gnd_GN.vhd                    ;         ;
; Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_multiplier_GNVM2FSDDK.vhd     ; yes             ; User VHDL File               ; C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_multiplier_GNVM2FSDDK.vhd     ;         ;
; Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sMultAltr.vhd                 ; yes             ; User VHDL File               ; C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_sMultAltr.vhd                 ;         ;
; Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_parallel_adder_GNGXGUGRPY.vhd ; yes             ; User VHDL File               ; C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_parallel_adder_GNGXGUGRPY.vhd ;         ;
; Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd                 ; yes             ; User VHDL File               ; C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_SAdderSub.vhd                 ;         ;
; Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd           ; yes             ; User VHDL File               ; C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd           ;         ;
; Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_port_GNBOOX3JQY.vhd           ; yes             ; User VHDL File               ; C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_port_GNBOOX3JQY.vhd           ;         ;
; Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_vcc_GN.vhd                    ; yes             ; User VHDL File               ; C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/Squelette_DSPBuilder/Squelette_DSPBuilder_dspbuilder/hdl/alt_dspbuilder_vcc_GN.vhd                    ;         ;
; altera_pll.v                                                                                          ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v                                                                                               ;         ;
; lpm_mult.tdf                                                                                          ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                               ;         ;
; aglobal140.inc                                                                                        ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc                                                                                             ;         ;
; lpm_add_sub.inc                                                                                       ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                            ;         ;
; multcore.inc                                                                                          ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/multcore.inc                                                                                               ;         ;
; bypassff.inc                                                                                          ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/bypassff.inc                                                                                               ;         ;
; altshift.inc                                                                                          ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altshift.inc                                                                                               ;         ;
; db/mult_3kr.v                                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/db/mult_3kr.v                                                                                         ;         ;
; lpm_add_sub.tdf                                                                                       ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                                            ;         ;
; addcore.inc                                                                                           ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/addcore.inc                                                                                                ;         ;
; look_add.inc                                                                                          ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/look_add.inc                                                                                               ;         ;
; alt_stratix_add_sub.inc                                                                               ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                                    ;         ;
; db/add_sub_k6g.tdf                                                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Travail/S6elec/FPGA/Squelette1/Squelette_Quartus/db/add_sub_k6g.tdf                                                                                    ;         ;
+-------------------------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                            ;
+---------------------------------------------+----------------------------------------------------------+
; Resource                                    ; Usage                                                    ;
+---------------------------------------------+----------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 50                                                       ;
;                                             ;                                                          ;
; Combinational ALUT usage for logic          ; 95                                                       ;
;     -- 7 input functions                    ; 0                                                        ;
;     -- 6 input functions                    ; 2                                                        ;
;     -- 5 input functions                    ; 1                                                        ;
;     -- 4 input functions                    ; 0                                                        ;
;     -- <=3 input functions                  ; 92                                                       ;
;                                             ;                                                          ;
; Dedicated logic registers                   ; 87                                                       ;
;                                             ;                                                          ;
; I/O pins                                    ; 61                                                       ;
; Total DSP Blocks                            ; 1                                                        ;
; Total PLLs                                  ; 2                                                        ;
;     -- PLLs                                 ; 2                                                        ;
;                                             ;                                                          ;
; Maximum fan-out node                        ; PLL_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 58                                                       ;
; Total fan-out                               ; 552                                                      ;
; Average fan-out                             ; 1.80                                                     ;
+---------------------------------------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                 ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                     ; Library Name ;
+----------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Squelette_Quartus                                                         ; 95 (58)           ; 87 (59)      ; 0                 ; 1          ; 61   ; 0            ; |Squelette_Quartus                                                                                                                                                                                                      ; work         ;
;    |PLL_0002:pll_inst|                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Squelette_Quartus|PLL_0002:pll_inst                                                                                                                                                                                    ; PLL          ;
;       |altera_pll:altera_pll_i|                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Squelette_Quartus|PLL_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                            ; work         ;
;    |Squelette_DSPBuilder_GN:dspbuilder_inst|                               ; 37 (0)            ; 28 (0)       ; 0                 ; 1          ; 0    ; 0            ; |Squelette_Quartus|Squelette_DSPBuilder_GN:dspbuilder_inst                                                                                                                                                              ; work         ;
;       |alt_dspbuilder_delay_GN6TGYZDFK:delay|                              ; 14 (0)            ; 14 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Squelette_Quartus|Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GN6TGYZDFK:delay                                                                                                                        ; work         ;
;          |alt_dspbuilder_SInitDelay:DelayWithInit|                         ; 14 (14)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |Squelette_Quartus|Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GN6TGYZDFK:delay|alt_dspbuilder_SInitDelay:DelayWithInit                                                                                ; work         ;
;       |alt_dspbuilder_delay_GNQOGXYDHZ:delay1|                             ; 9 (0)             ; 14 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Squelette_Quartus|Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GNQOGXYDHZ:delay1                                                                                                                       ; work         ;
;          |alt_dspbuilder_SInitDelay:DelayWithInit|                         ; 9 (9)             ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |Squelette_Quartus|Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GNQOGXYDHZ:delay1|alt_dspbuilder_SInitDelay:DelayWithInit                                                                               ; work         ;
;       |alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier|                    ; 0 (0)             ; 0 (0)        ; 0                 ; 1          ; 0    ; 0            ; |Squelette_Quartus|Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier                                                                                                              ; work         ;
;          |alt_dspbuilder_sMultAltr:Multiplieri|                            ; 0 (0)             ; 0 (0)        ; 0                 ; 1          ; 0    ; 0            ; |Squelette_Quartus|Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier|alt_dspbuilder_sMultAltr:Multiplieri                                                                         ; work         ;
;             |lpm_mult:\gcomb:U0|                                           ; 0 (0)             ; 0 (0)        ; 0                 ; 1          ; 0    ; 0            ; |Squelette_Quartus|Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\gcomb:U0                                                      ; work         ;
;                |mult_3kr:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 1          ; 0    ; 0            ; |Squelette_Quartus|Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|lpm_mult:\gcomb:U0|mult_3kr:auto_generated                              ; work         ;
;       |alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor| ; 14 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Squelette_Quartus|Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor                                                                                           ; work         ;
;          |alt_dspbuilder_SAdderSub:adder_1_1|                              ; 14 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Squelette_Quartus|Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor|alt_dspbuilder_SAdderSub:adder_1_1                                                        ; work         ;
;             |lpm_add_sub:\nopip:gensa:U0|                                  ; 14 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Squelette_Quartus|Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor|alt_dspbuilder_SAdderSub:adder_1_1|lpm_add_sub:\nopip:gensa:U0                            ; work         ;
;                |add_sub_k6g:auto_generated|                                ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Squelette_Quartus|Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor|alt_dspbuilder_SAdderSub:adder_1_1|lpm_add_sub:\nopip:gensa:U0|add_sub_k6g:auto_generated ; work         ;
+----------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary                                  ;
+-----------------------+-------------+---------------------+-------------------+
; Statistic             ; Number Used ; Available per Block ; Maximum Available ;
+-----------------------+-------------+---------------------+-------------------+
; Independent 18x18     ; 1           ; 2.00                ; --                ;
; DSP Block             ; 1           ; --                  ; --                ;
; DSP 18-bit Element    ; 1           ; 2.00                ; --                ;
; Mixed Sign Multiplier ; 1           ; --                  ; --                ;
+-----------------------+-------------+---------------------+-------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 87    ;
; Number of registers using Synchronous Clear  ; 9     ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 28    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 26    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                 ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GNQOGXYDHZ:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[2]  ; 1       ;
; Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GNQOGXYDHZ:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[4]  ; 1       ;
; Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GNQOGXYDHZ:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[6]  ; 1       ;
; Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GNQOGXYDHZ:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[7]  ; 1       ;
; Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GNQOGXYDHZ:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[9]  ; 1       ;
; Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GNQOGXYDHZ:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[10] ; 1       ;
; Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GNQOGXYDHZ:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[11] ; 1       ;
; Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GNQOGXYDHZ:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[12] ; 1       ;
; Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GNQOGXYDHZ:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[13] ; 1       ;
; pseudoRandomNumberGenerator[15]                                                                                                   ; 2       ;
; Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GN6TGYZDFK:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[1]   ; 2       ;
; Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GN6TGYZDFK:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[3]   ; 2       ;
; Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GN6TGYZDFK:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[5]   ; 2       ;
; Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GN6TGYZDFK:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[6]   ; 2       ;
; Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GN6TGYZDFK:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[8]   ; 2       ;
; Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GN6TGYZDFK:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[9]   ; 2       ;
; Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GN6TGYZDFK:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[10]  ; 2       ;
; Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GN6TGYZDFK:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[11]  ; 2       ;
; Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GN6TGYZDFK:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[12]  ; 2       ;
; Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GN6TGYZDFK:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[13]  ; 2       ;
; pseudoRandomNumberGenerator[14]                                                                                                   ; 1       ;
; pseudoRandomNumberGenerator[7]                                                                                                    ; 1       ;
; pseudoRandomNumberGenerator[5]                                                                                                    ; 1       ;
; pseudoRandomNumberGenerator[2]                                                                                                    ; 1       ;
; pseudoRandomNumberGenerator[1]                                                                                                    ; 1       ;
; pseudoRandomNumberGenerator[0]                                                                                                    ; 1       ;
; Total number of inverted registers = 26                                                                                           ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 126:1              ; 9 bits    ; 756 LEs       ; 0 LEs                ; 756 LEs                ; Yes        ; |Squelette_Quartus|pseudoRandomNumberGenerator[6]  ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 24 LEs               ; 1336 LEs               ; Yes        ; |Squelette_Quartus|counter_bitPeriod[4]            ;
; 126:1              ; 7 bits    ; 588 LEs       ; 0 LEs                ; 588 LEs                ; Yes        ; |Squelette_Quartus|pseudoRandomNumberGenerator[15] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------+
; Parameter Name                       ; Value                  ; Type                   ;
+--------------------------------------+------------------------+------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                 ;
; fractional_vco_multiplier            ; false                  ; String                 ;
; pll_type                             ; General                ; String                 ;
; pll_subtype                          ; General                ; String                 ;
; number_of_clocks                     ; 4                      ; Signed Integer         ;
; operation_mode                       ; direct                 ; String                 ;
; deserialization_factor               ; 4                      ; Signed Integer         ;
; data_rate                            ; 0                      ; Signed Integer         ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer         ;
; output_clock_frequency0              ; 125.000000 MHz         ; String                 ;
; phase_shift0                         ; 0 ps                   ; String                 ;
; duty_cycle0                          ; 50                     ; Signed Integer         ;
; output_clock_frequency1              ; 62.500000 MHz          ; String                 ;
; phase_shift1                         ; 0 ps                   ; String                 ;
; duty_cycle1                          ; 50                     ; Signed Integer         ;
; output_clock_frequency2              ; 10.000000 MHz          ; String                 ;
; phase_shift2                         ; 0 ps                   ; String                 ;
; duty_cycle2                          ; 50                     ; Signed Integer         ;
; output_clock_frequency3              ; 2.000000 MHz           ; String                 ;
; phase_shift3                         ; 0 ps                   ; String                 ;
; duty_cycle3                          ; 50                     ; Signed Integer         ;
; output_clock_frequency4              ; 0 MHz                  ; String                 ;
; phase_shift4                         ; 0 ps                   ; String                 ;
; duty_cycle4                          ; 50                     ; Signed Integer         ;
; output_clock_frequency5              ; 0 MHz                  ; String                 ;
; phase_shift5                         ; 0 ps                   ; String                 ;
; duty_cycle5                          ; 50                     ; Signed Integer         ;
; output_clock_frequency6              ; 0 MHz                  ; String                 ;
; phase_shift6                         ; 0 ps                   ; String                 ;
; duty_cycle6                          ; 50                     ; Signed Integer         ;
; output_clock_frequency7              ; 0 MHz                  ; String                 ;
; phase_shift7                         ; 0 ps                   ; String                 ;
; duty_cycle7                          ; 50                     ; Signed Integer         ;
; output_clock_frequency8              ; 0 MHz                  ; String                 ;
; phase_shift8                         ; 0 ps                   ; String                 ;
; duty_cycle8                          ; 50                     ; Signed Integer         ;
; output_clock_frequency9              ; 0 MHz                  ; String                 ;
; phase_shift9                         ; 0 ps                   ; String                 ;
; duty_cycle9                          ; 50                     ; Signed Integer         ;
; output_clock_frequency10             ; 0 MHz                  ; String                 ;
; phase_shift10                        ; 0 ps                   ; String                 ;
; duty_cycle10                         ; 50                     ; Signed Integer         ;
; output_clock_frequency11             ; 0 MHz                  ; String                 ;
; phase_shift11                        ; 0 ps                   ; String                 ;
; duty_cycle11                         ; 50                     ; Signed Integer         ;
; output_clock_frequency12             ; 0 MHz                  ; String                 ;
; phase_shift12                        ; 0 ps                   ; String                 ;
; duty_cycle12                         ; 50                     ; Signed Integer         ;
; output_clock_frequency13             ; 0 MHz                  ; String                 ;
; phase_shift13                        ; 0 ps                   ; String                 ;
; duty_cycle13                         ; 50                     ; Signed Integer         ;
; output_clock_frequency14             ; 0 MHz                  ; String                 ;
; phase_shift14                        ; 0 ps                   ; String                 ;
; duty_cycle14                         ; 50                     ; Signed Integer         ;
; output_clock_frequency15             ; 0 MHz                  ; String                 ;
; phase_shift15                        ; 0 ps                   ; String                 ;
; duty_cycle15                         ; 50                     ; Signed Integer         ;
; output_clock_frequency16             ; 0 MHz                  ; String                 ;
; phase_shift16                        ; 0 ps                   ; String                 ;
; duty_cycle16                         ; 50                     ; Signed Integer         ;
; output_clock_frequency17             ; 0 MHz                  ; String                 ;
; phase_shift17                        ; 0 ps                   ; String                 ;
; duty_cycle17                         ; 50                     ; Signed Integer         ;
; clock_name_0                         ;                        ; String                 ;
; clock_name_1                         ;                        ; String                 ;
; clock_name_2                         ;                        ; String                 ;
; clock_name_3                         ;                        ; String                 ;
; clock_name_4                         ;                        ; String                 ;
; clock_name_5                         ;                        ; String                 ;
; clock_name_6                         ;                        ; String                 ;
; clock_name_7                         ;                        ; String                 ;
; clock_name_8                         ;                        ; String                 ;
; clock_name_global_0                  ; false                  ; String                 ;
; clock_name_global_1                  ; false                  ; String                 ;
; clock_name_global_2                  ; false                  ; String                 ;
; clock_name_global_3                  ; false                  ; String                 ;
; clock_name_global_4                  ; false                  ; String                 ;
; clock_name_global_5                  ; false                  ; String                 ;
; clock_name_global_6                  ; false                  ; String                 ;
; clock_name_global_7                  ; false                  ; String                 ;
; clock_name_global_8                  ; false                  ; String                 ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer         ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer         ;
; m_cnt_bypass_en                      ; false                  ; String                 ;
; m_cnt_odd_div_duty_en                ; false                  ; String                 ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer         ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer         ;
; n_cnt_bypass_en                      ; false                  ; String                 ;
; n_cnt_odd_div_duty_en                ; false                  ; String                 ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en0                     ; false                  ; String                 ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                 ;
; c_cnt_prst0                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en1                     ; false                  ; String                 ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                 ;
; c_cnt_prst1                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en2                     ; false                  ; String                 ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                 ;
; c_cnt_prst2                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en3                     ; false                  ; String                 ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                 ;
; c_cnt_prst3                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en4                     ; false                  ; String                 ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                 ;
; c_cnt_prst4                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en5                     ; false                  ; String                 ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                 ;
; c_cnt_prst5                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en6                     ; false                  ; String                 ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                 ;
; c_cnt_prst6                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en7                     ; false                  ; String                 ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                 ;
; c_cnt_prst7                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en8                     ; false                  ; String                 ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                 ;
; c_cnt_prst8                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer         ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en9                     ; false                  ; String                 ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                 ;
; c_cnt_prst9                          ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer         ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer         ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en10                    ; false                  ; String                 ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                 ;
; c_cnt_prst10                         ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer         ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer         ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en11                    ; false                  ; String                 ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                 ;
; c_cnt_prst11                         ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer         ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer         ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en12                    ; false                  ; String                 ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                 ;
; c_cnt_prst12                         ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer         ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer         ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en13                    ; false                  ; String                 ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                 ;
; c_cnt_prst13                         ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer         ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer         ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en14                    ; false                  ; String                 ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                 ;
; c_cnt_prst14                         ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer         ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer         ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en15                    ; false                  ; String                 ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                 ;
; c_cnt_prst15                         ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer         ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer         ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en16                    ; false                  ; String                 ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                 ;
; c_cnt_prst16                         ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer         ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer         ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer         ;
; c_cnt_bypass_en17                    ; false                  ; String                 ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                 ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                 ;
; c_cnt_prst17                         ; 1                      ; Signed Integer         ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer         ;
; pll_vco_div                          ; 1                      ; Signed Integer         ;
; pll_slf_rst                          ; false                  ; String                 ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                 ;
; pll_cp_current                       ; 0                      ; Signed Integer         ;
; pll_bwctrl                           ; 0                      ; Signed Integer         ;
; pll_fractional_division              ; 1                      ; Signed Integer         ;
; pll_fractional_cout                  ; 24                     ; Signed Integer         ;
; pll_dsm_out_sel                      ; 1st_order              ; String                 ;
; mimic_fbclk_type                     ; gclk                   ; String                 ;
; pll_fbclk_mux_1                      ; glb                    ; String                 ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                 ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                 ;
; pll_vcoph_div                        ; 1                      ; Signed Integer         ;
; refclk1_frequency                    ; 0 MHz                  ; String                 ;
; pll_clkin_0_src                      ; clk_0                  ; String                 ;
; pll_clkin_1_src                      ; clk_0                  ; String                 ;
; pll_clk_loss_sw_en                   ; false                  ; String                 ;
; pll_auto_clk_sw_en                   ; false                  ; String                 ;
; pll_manu_clk_sw_en                   ; false                  ; String                 ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer         ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                 ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                 ;
+--------------------------------------+------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_bypass_GNGEVLMN77:tsamp ;
+----------------+------------------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                    ;
+----------------+------------------+-----------------------------------------------------------------------------------------+
; hdltype        ; STD_LOGIC_VECTOR ; String                                                                                  ;
; width          ; 14               ; Signed Integer                                                                          ;
+----------------+------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GN6TGYZDFK:delay ;
+----------------+----------------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                     ;
+----------------+----------------+------------------------------------------------------------------------------------------+
; clockphase     ; 1              ; String                                                                                   ;
; delay          ; 1              ; Signed Integer                                                                           ;
; use_init       ; 1              ; Signed Integer                                                                           ;
; bitpattern     ; 11111101101010 ; String                                                                                   ;
; width          ; 14             ; Signed Integer                                                                           ;
+----------------+----------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GN6TGYZDFK:delay|alt_dspbuilder_SInitDelay:DelayWithInit ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                             ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------+
; lpm_width      ; 14             ; Signed Integer                                                                                                                   ;
; lpm_delay      ; 1              ; Signed Integer                                                                                                                   ;
; sequencelength ; 1              ; Signed Integer                                                                                                                   ;
; sequencevalue  ; 1              ; Unsigned Binary                                                                                                                  ;
; resetvalue     ; 11111101101010 ; Unsigned Binary                                                                                                                  ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GN6TGYZDFK:delay|alt_dspbuilder_SInitDelay:DelayWithInit|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 14          ; Signed Integer                                                                                                                                                       ;
; qtb            ; on          ; String                                                                                                                                                               ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                               ;
; qtb_version    ; 7.2         ; String                                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_constant_GNR47HMCFS:cosw0_avec_facteur_de_multiplication_point_fixe ;
+----------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                                                                             ;
+----------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
; hdltype        ; STD_LOGIC_VECTOR    ; String                                                                                                                           ;
; bitpattern     ; 0011110011000001111 ; String                                                                                                                           ;
; width          ; 19                  ; Signed Integer                                                                                                                   ;
+----------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------+
; dedicated_multiplier_circuitry ; YES   ; String                                                                                      ;
; signed                         ; 1     ; Signed Integer                                                                              ;
; outputmsb                      ; 32    ; Signed Integer                                                                              ;
; awidth                         ; 14    ; Signed Integer                                                                              ;
; bwidth                         ; 19    ; Signed Integer                                                                              ;
; outputlsb                      ; 0     ; Signed Integer                                                                              ;
; pipeline                       ; 0     ; Signed Integer                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier|alt_dspbuilder_sMultAltr:Multiplieri ;
+--------------------+------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                              ; Type                                                                                                            ;
+--------------------+------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; lpm_widtha         ; 14                                 ; Signed Integer                                                                                                  ;
; lpm_widthb         ; 19                                 ; Signed Integer                                                                                                  ;
; lpm_representation ; SIGNED                             ; String                                                                                                          ;
; lpm_hint           ; DEDICATED_MULTIPLIER_CIRCUITRY=YES ; String                                                                                                          ;
; outputmsb          ; 32                                 ; Signed Integer                                                                                                  ;
; outputlsb          ; 0                                  ; Signed Integer                                                                                                  ;
; pipeline           ; 0                                  ; Signed Integer                                                                                                  ;
+--------------------+------------------------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|LPM_MULT:\gcomb:U0 ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                            ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                  ;
; LPM_WIDTHA                                     ; 14        ; Signed Integer                                                                                                                  ;
; LPM_WIDTHB                                     ; 19        ; Signed Integer                                                                                                                  ;
; LPM_WIDTHP                                     ; 33        ; Signed Integer                                                                                                                  ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                                         ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                                                                  ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                                                                                                         ;
; LPM_PIPELINE                                   ; 0         ; Signed Integer                                                                                                                  ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                         ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                         ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                                         ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                                         ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                         ;
; CBXI_PARAMETER                                 ; mult_3kr  ; Untyped                                                                                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                         ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_cast_GN6KYL5EP5:bus_14bits ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; round          ; 0     ; Signed Integer                                                                                        ;
; saturate       ; 0     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_cast_GN6KYL5EP5:bus_14bits|alt_dspbuilder_SBF:Outputi ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 15          ; Signed Integer                                                                                                             ;
; width_inr      ; 0           ; Signed Integer                                                                                                             ;
; width_outl     ; 14          ; Signed Integer                                                                                                             ;
; width_outr     ; 0           ; Signed Integer                                                                                                             ;
; round          ; 0           ; Signed Integer                                                                                                             ;
; satur          ; 0           ; Signed Integer                                                                                                             ;
; lpm_signed     ; BusIsSigned ; Enumerated                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_cast_GN6KYL5EP5:bus_14bits|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15          ; Signed Integer                                                                                                                                              ;
; qtb            ; on          ; String                                                                                                                                                      ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                      ;
; qtb_version    ; 7.2         ; String                                                                                                                                                      ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GNQOGXYDHZ:delay1 ;
+----------------+----------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                      ;
+----------------+----------------+-------------------------------------------------------------------------------------------+
; clockphase     ; 1              ; String                                                                                    ;
; delay          ; 1              ; Signed Integer                                                                            ;
; use_init       ; 1              ; Signed Integer                                                                            ;
; bitpattern     ; 11111011010100 ; String                                                                                    ;
; width          ; 14             ; Signed Integer                                                                            ;
+----------------+----------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GNQOGXYDHZ:delay1|alt_dspbuilder_SInitDelay:DelayWithInit ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                              ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------+
; lpm_width      ; 14             ; Signed Integer                                                                                                                    ;
; lpm_delay      ; 1              ; Signed Integer                                                                                                                    ;
; sequencelength ; 1              ; Signed Integer                                                                                                                    ;
; sequencevalue  ; 1              ; Unsigned Binary                                                                                                                   ;
; resetvalue     ; 11111011010100 ; Unsigned Binary                                                                                                                   ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GNQOGXYDHZ:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 14          ; Signed Integer                                                                                                                                                        ;
; qtb            ; on          ; String                                                                                                                                                                ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; direction      ; -+    ; String                                                                                                                         ;
; datawidth      ; 14    ; Signed Integer                                                                                                                 ;
; maskvalue      ; 1     ; String                                                                                                                         ;
; number_inputs  ; 2     ; Signed Integer                                                                                                                 ;
; pipeline       ; 0     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor|alt_dspbuilder_SAdderSub:adder_1_1 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width      ; 14     ; Signed Integer                                                                                                                                                   ;
; pipeline       ; 0      ; Signed Integer                                                                                                                                                   ;
; sequencelength ; 1      ; Signed Integer                                                                                                                                                   ;
; sequencevalue  ; 1      ; Unsigned Binary                                                                                                                                                  ;
; addsubval      ; SubAdd ; Enumerated                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor|alt_dspbuilder_SAdderSub:adder_1_1|LPM_ADD_SUB:\nopip:gensa:U0 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                            ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 15          ; Signed Integer                                                                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                         ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                         ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                  ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                         ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_k6g ; Untyped                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_cast_GNVFK2425V:division_facteur_de_multiplication_point_fixe ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; round          ; 0     ; Signed Integer                                                                                                                           ;
; saturate       ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_cast_GNVFK2425V:division_facteur_de_multiplication_point_fixe|alt_dspbuilder_SBF:Outputi ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                          ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_inl      ; 17          ; Signed Integer                                                                                                                                                ;
; width_inr      ; 16          ; Signed Integer                                                                                                                                                ;
; width_outl     ; 14          ; Signed Integer                                                                                                                                                ;
; width_outr     ; 0           ; Signed Integer                                                                                                                                                ;
; round          ; 0           ; Signed Integer                                                                                                                                                ;
; satur          ; 0           ; Signed Integer                                                                                                                                                ;
; lpm_signed     ; BusIsSigned ; Enumerated                                                                                                                                                    ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_cast_GNVFK2425V:division_facteur_de_multiplication_point_fixe|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 33          ; Signed Integer                                                                                                                                                                                 ;
; qtb            ; on          ; String                                                                                                                                                                                         ;
; qtb_product    ; DSP Builder ; String                                                                                                                                                                                         ;
; qtb_version    ; 7.2         ; String                                                                                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                          ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                           ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                                                                               ;
; Entity Instance                       ; Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|LPM_MULT:\gcomb:U0 ;
;     -- LPM_WIDTHA                     ; 14                                                                                                                                              ;
;     -- LPM_WIDTHB                     ; 19                                                                                                                                              ;
;     -- LPM_WIDTHP                     ; 33                                                                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                              ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_cast_GNVFK2425V:division_facteur_de_multiplication_point_fixe|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                      ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; r[32..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
; r[15..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor|alt_dspbuilder_SAdderSub:adder_1_1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                     ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; seq_sclr ; Input ; Info     ; Stuck at GND                                                                                                                                ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GNQOGXYDHZ:delay1|alt_dspbuilder_SInitDelay:DelayWithInit" ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                             ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; user_aclr ; Input ; Info     ; Stuck at GND                                                                                                        ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_port_GN37ALZBS4:modulateur_enable_0" ;
+--------+--------+----------+-------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+--------+--------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_cast_GN6KYL5EP5:bus_14bits|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0" ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                       ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; r[14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GN6TGYZDFK:delay|alt_dspbuilder_SInitDelay:DelayWithInit" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; user_aclr ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_port_GN37ALZBS4:modulateur_bitclock_q_0" ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                       ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_port_GN37ALZBS4:modulateur_bitclock_i_0" ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                       ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_clock_GNF343OQUJ:clock_62p5mhz_0" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; aclr_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_clock_GNF343OQUJ:clock_2mhz_0"    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; aclr_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_clock_GNF343OQUJ:clock_50mhz_0"   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; aclr_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_0002:pll_inst|altera_pll:altera_pll_i"                                                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_0002:pll_inst"                                                                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rst    ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 87                          ;
;     CLR               ; 19                          ;
;     CLR SCLR          ; 9                           ;
;     ENA               ; 26                          ;
;     SLD               ; 8                           ;
;     plain             ; 25                          ;
; arriav_lcell_comb     ; 98                          ;
;     arith             ; 39                          ;
;         1 data inputs ; 37                          ;
;         2 data inputs ; 2                           ;
;     normal            ; 45                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 1                           ;
;         5 data inputs ; 1                           ;
;         6 data inputs ; 2                           ;
;     shared            ; 14                          ;
;         2 data inputs ; 14                          ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 61                          ;
; generic_pll           ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 3.30                        ;
; Average LUT depth     ; 2.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Thu Jul 10 07:33:17 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Squelette_Quartus -c Squelette_Quartus
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file squelette_quartus.vhd
    Info (12022): Found design unit 1: Squelette_Quartus-main
    Info (12023): Found entity 1: Squelette_Quartus
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: PLL-rtl
    Info (12023): Found entity 1: PLL
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: PLL_0002
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/squelette_dspbuilder_gn.vhd
    Info (12022): Found design unit 1: Squelette_DSPBuilder_GN-rtl
    Info (12023): Found entity 1: Squelette_DSPBuilder_GN
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/tb_squelette_dspbuilder.vhd
    Info (12022): Found design unit 1: tb_Squelette_DSPBuilder-rtl
    Info (12023): Found entity 1: tb_Squelette_DSPBuilder
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_bypass_gngevlmn77.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_bypass_GNGEVLMN77-rtl
    Info (12023): Found entity 1: alt_dspbuilder_bypass_GNGEVLMN77
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_cast_gn6kyl5ep5.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_cast_GN6KYL5EP5-rtl
    Info (12023): Found entity 1: alt_dspbuilder_cast_GN6KYL5EP5
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_sbf.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_SBF-SBF_SYNTH
    Info (12023): Found entity 1: alt_dspbuilder_SBF
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_asat.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_ASAT-ASAT_SYNTH
    Info (12023): Found entity 1: alt_dspbuilder_ASAT
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_saltrpropagate.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_sAltrPropagate-sAltrPropagate_Synth
    Info (12023): Found entity 1: alt_dspbuilder_sAltrPropagate
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_around.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_AROUND-AROUND_SYNTH
    Info (12023): Found entity 1: alt_dspbuilder_AROUND
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_cast_gnvfk2425v.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_cast_GNVFK2425V-rtl
    Info (12023): Found entity 1: alt_dspbuilder_cast_GNVFK2425V
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_clock_gnf343oquj.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_clock_GNF343OQUJ-rtl
    Info (12023): Found entity 1: alt_dspbuilder_clock_GNF343OQUJ
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_constant_gnr47hmcfs.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_constant_GNR47HMCFS-rtl
    Info (12023): Found entity 1: alt_dspbuilder_constant_GNR47HMCFS
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_delay_gn6tgyzdfk.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_delay_GN6TGYZDFK-rtl
    Info (12023): Found entity 1: alt_dspbuilder_delay_GN6TGYZDFK
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_sdelay.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_SDelay-SDelay_SYNTH
    Info (12023): Found entity 1: alt_dspbuilder_SDelay
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_sinitdelay.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_SInitDelay-SInitDelay_SYNTH
    Info (12023): Found entity 1: alt_dspbuilder_SInitDelay
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_saltrbitpropagate.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_sAltrBitPropagate-sAltrBitPropagate_Synth
    Info (12023): Found entity 1: alt_dspbuilder_sAltrBitPropagate
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_vecseq.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_vecseq-seq_SYNTH
    Info (12023): Found entity 1: alt_dspbuilder_vecseq
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_delay_gnqogxydhz.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_delay_GNQOGXYDHZ-rtl
    Info (12023): Found entity 1: alt_dspbuilder_delay_GNQOGXYDHZ
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_gnd_gn.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_gnd_GN-rtl
    Info (12023): Found entity 1: alt_dspbuilder_gnd_GN
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_multiplier_gnvm2fsddk.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_multiplier_GNVM2FSDDK-rtl
    Info (12023): Found entity 1: alt_dspbuilder_multiplier_GNVM2FSDDK
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_smultaltr.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_sMultAltr-synth
    Info (12023): Found entity 1: alt_dspbuilder_sMultAltr
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_altmultconst.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_AltMultConst-AltMultConst_synth
    Info (12023): Found entity 1: alt_dspbuilder_AltMultConst
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_multadd.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_MultAdd-MultAdd_synth
    Info (12023): Found entity 1: alt_dspbuilder_MultAdd
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_multaddmf.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_MultAddMF-MultAddMF_synth
    Info (12023): Found entity 1: alt_dspbuilder_MultAddMF
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_parallel_adder_gngxgugrpy.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_parallel_adder_GNGXGUGRPY-rtl
    Info (12023): Found entity 1: alt_dspbuilder_parallel_adder_GNGXGUGRPY
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_saddersub.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_SAdderSub-a_SAdderSub
    Info (12023): Found entity 1: alt_dspbuilder_SAdderSub
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_port_gn37alzbs4.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_port_GN37ALZBS4-rtl
    Info (12023): Found entity 1: alt_dspbuilder_port_GN37ALZBS4
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_port_gnboox3jqy.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_port_GNBOOX3JQY-rtl
    Info (12023): Found entity 1: alt_dspbuilder_port_GNBOOX3JQY
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_testbench_capture_gnqx2jtrtz.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_testbench_capture_GNQX2JTRTZ-rtl
    Info (12023): Found entity 1: alt_dspbuilder_testbench_capture_GNQX2JTRTZ
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_testbench_capture_gnxqsslpcc.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_testbench_capture_GNXQSSLPCC-rtl
    Info (12023): Found entity 1: alt_dspbuilder_testbench_capture_GNXQSSLPCC
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_gn3jwmvxtd.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_testbench_clock_GN3JWMVXTD-rtl
    Info (12023): Found entity 1: alt_dspbuilder_testbench_clock_GN3JWMVXTD
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_gnb4f5j4fw.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_testbench_clock_GNB4F5J4FW-rtl
    Info (12023): Found entity 1: alt_dspbuilder_testbench_clock_GNB4F5J4FW
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_gncgufkhrr.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_testbench_clock_GNCGUFKHRR-rtl
    Info (12023): Found entity 1: alt_dspbuilder_testbench_clock_GNCGUFKHRR
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock_gnsas6fnzp.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_testbench_clock_GNSAS6FNZP-rtl
    Info (12023): Found entity 1: alt_dspbuilder_testbench_clock_GNSAS6FNZP
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_testbench_salt_gndbmpydnd.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_testbench_salt_GNDBMPYDND-rtl
    Info (12023): Found entity 1: alt_dspbuilder_testbench_salt_GNDBMPYDND
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_vcc_gn.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_vcc_GN-rtl
    Info (12023): Found entity 1: alt_dspbuilder_vcc_GN
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_delay.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_delay-rtl
    Info (12023): Found entity 1: alt_dspbuilder_delay
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_gnd.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_gnd-rtl
    Info (12023): Found entity 1: alt_dspbuilder_gnd
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/squelette_dspbuilder.vhd
    Info (12022): Found design unit 1: Squelette_DSPBuilder-rtl
    Info (12023): Found entity 1: Squelette_DSPBuilder
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_testbench_clock.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_testbench_clock-rtl
    Info (12023): Found entity 1: alt_dspbuilder_testbench_clock
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_vcc.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_vcc-rtl
    Info (12023): Found entity 1: alt_dspbuilder_vcc
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_multiplier.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_multiplier-rtl
    Info (12023): Found entity 1: alt_dspbuilder_multiplier
Info (12021): Found 2 design units, including 1 entities, in source file squelette_dspbuilder/squelette_dspbuilder_dspbuilder/hdl/alt_dspbuilder_clock.vhd
    Info (12022): Found design unit 1: alt_dspbuilder_clock-rtl
    Info (12023): Found entity 1: alt_dspbuilder_clock
Info (12127): Elaborating entity "Squelette_Quartus" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at Squelette_Quartus.vhd(26): used implicit default value for signal "DAC1_clock" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Squelette_Quartus.vhd(27): used implicit default value for signal "DAC1_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Squelette_Quartus.vhd(28): used implicit default value for signal "DAC1_wrta" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10873): Using initial value X (don't care) for net "LEDR[8..0]" at Squelette_Quartus.vhd(19)
Info (12128): Elaborating entity "PLL_0002" for hierarchy "PLL_0002:pll_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL_0002:pll_inst|altera_pll:altera_pll_i"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL_0002:pll_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "PLL_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "4"
    Info (12134): Parameter "output_clock_frequency0" = "125.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "62.500000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "10.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "2.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "Squelette_DSPBuilder_GN" for hierarchy "Squelette_DSPBuilder_GN:dspbuilder_inst"
Info (12128): Elaborating entity "alt_dspbuilder_clock_GNF343OQUJ" for hierarchy "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_clock_GNF343OQUJ:clock_50mhz_0"
Info (12128): Elaborating entity "alt_dspbuilder_port_GN37ALZBS4" for hierarchy "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_port_GN37ALZBS4:modulateur_bitclock_i_0"
Info (12128): Elaborating entity "alt_dspbuilder_bypass_GNGEVLMN77" for hierarchy "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_bypass_GNGEVLMN77:tsamp"
Info (12128): Elaborating entity "alt_dspbuilder_delay_GN6TGYZDFK" for hierarchy "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GN6TGYZDFK:delay"
Info (12128): Elaborating entity "alt_dspbuilder_SInitDelay" for hierarchy "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GN6TGYZDFK:delay|alt_dspbuilder_SInitDelay:DelayWithInit"
Info (12128): Elaborating entity "alt_dspbuilder_sAltrPropagate" for hierarchy "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GN6TGYZDFK:delay|alt_dspbuilder_SInitDelay:DelayWithInit|alt_dspbuilder_sAltrPropagate:u0"
Info (12128): Elaborating entity "alt_dspbuilder_vcc_GN" for hierarchy "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_vcc_GN:delayenavcc"
Info (12128): Elaborating entity "alt_dspbuilder_constant_GNR47HMCFS" for hierarchy "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_constant_GNR47HMCFS:cosw0_avec_facteur_de_multiplication_point_fixe"
Info (12128): Elaborating entity "alt_dspbuilder_multiplier_GNVM2FSDDK" for hierarchy "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier"
Info (12128): Elaborating entity "alt_dspbuilder_sMultAltr" for hierarchy "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier|alt_dspbuilder_sMultAltr:Multiplieri"
Warning (10036): Verilog HDL or VHDL warning at alt_dspbuilder_sMultAltr.vhd(53): object "aclr_i" assigned a value but never read
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|LPM_MULT:\gcomb:U0"
Info (12130): Elaborated megafunction instantiation "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|LPM_MULT:\gcomb:U0"
Info (12133): Instantiated megafunction "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|LPM_MULT:\gcomb:U0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "14"
    Info (12134): Parameter "LPM_WIDTHB" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "33"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_3kr.v
    Info (12023): Found entity 1: mult_3kr
Info (12128): Elaborating entity "mult_3kr" for hierarchy "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_multiplier_GNVM2FSDDK:multiplier|alt_dspbuilder_sMultAltr:Multiplieri|LPM_MULT:\gcomb:U0|mult_3kr:auto_generated"
Info (12128): Elaborating entity "alt_dspbuilder_gnd_GN" for hierarchy "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_gnd_GN:multiplieruser_aclrgnd"
Info (12128): Elaborating entity "alt_dspbuilder_cast_GN6KYL5EP5" for hierarchy "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_cast_GN6KYL5EP5:bus_14bits"
Info (12128): Elaborating entity "alt_dspbuilder_SBF" for hierarchy "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_cast_GN6KYL5EP5:bus_14bits|alt_dspbuilder_SBF:Outputi"
Info (12128): Elaborating entity "alt_dspbuilder_sAltrPropagate" for hierarchy "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_cast_GN6KYL5EP5:bus_14bits|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0"
Info (12128): Elaborating entity "alt_dspbuilder_delay_GNQOGXYDHZ" for hierarchy "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GNQOGXYDHZ:delay1"
Info (12128): Elaborating entity "alt_dspbuilder_SInitDelay" for hierarchy "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GNQOGXYDHZ:delay1|alt_dspbuilder_SInitDelay:DelayWithInit"
Info (12128): Elaborating entity "alt_dspbuilder_port_GNBOOX3JQY" for hierarchy "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_port_GNBOOX3JQY:output_dac0_0"
Info (12128): Elaborating entity "alt_dspbuilder_parallel_adder_GNGXGUGRPY" for hierarchy "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor"
Info (12128): Elaborating entity "alt_dspbuilder_SAdderSub" for hierarchy "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor|alt_dspbuilder_SAdderSub:adder_1_1"
Warning (10036): Verilog HDL or VHDL warning at alt_dspbuilder_SAdderSub.vhd(57): object "aclr_i" assigned a value but never read
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor|alt_dspbuilder_SAdderSub:adder_1_1|LPM_ADD_SUB:\nopip:gensa:U0"
Info (12130): Elaborated megafunction instantiation "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor|alt_dspbuilder_SAdderSub:adder_1_1|LPM_ADD_SUB:\nopip:gensa:U0"
Info (12133): Instantiated megafunction "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor|alt_dspbuilder_SAdderSub:adder_1_1|LPM_ADD_SUB:\nopip:gensa:U0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "15"
    Info (12134): Parameter "LPM_DIRECTION" = "SUB"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_k6g.tdf
    Info (12023): Found entity 1: add_sub_k6g
Info (12128): Elaborating entity "add_sub_k6g" for hierarchy "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_parallel_adder_GNGXGUGRPY:parallel_adder_subtractor|alt_dspbuilder_SAdderSub:adder_1_1|LPM_ADD_SUB:\nopip:gensa:U0|add_sub_k6g:auto_generated"
Info (12128): Elaborating entity "alt_dspbuilder_cast_GNVFK2425V" for hierarchy "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_cast_GNVFK2425V:division_facteur_de_multiplication_point_fixe"
Info (12128): Elaborating entity "alt_dspbuilder_SBF" for hierarchy "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_cast_GNVFK2425V:division_facteur_de_multiplication_point_fixe|alt_dspbuilder_SBF:Outputi"
Info (12128): Elaborating entity "alt_dspbuilder_sAltrPropagate" for hierarchy "Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_cast_GNVFK2425V:division_facteur_de_multiplication_point_fixe|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "PLL_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1]"
        Warning (14320): Synthesized away node "PLL_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[3]"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "DAC_mode" is stuck at VCC
    Warning (13410): Pin "DAC1_clock" is stuck at GND
    Warning (13410): Pin "DAC1_data[0]" is stuck at GND
    Warning (13410): Pin "DAC1_data[1]" is stuck at GND
    Warning (13410): Pin "DAC1_data[2]" is stuck at GND
    Warning (13410): Pin "DAC1_data[3]" is stuck at GND
    Warning (13410): Pin "DAC1_data[4]" is stuck at GND
    Warning (13410): Pin "DAC1_data[5]" is stuck at GND
    Warning (13410): Pin "DAC1_data[6]" is stuck at GND
    Warning (13410): Pin "DAC1_data[7]" is stuck at GND
    Warning (13410): Pin "DAC1_data[8]" is stuck at GND
    Warning (13410): Pin "DAC1_data[9]" is stuck at GND
    Warning (13410): Pin "DAC1_data[10]" is stuck at GND
    Warning (13410): Pin "DAC1_data[11]" is stuck at GND
    Warning (13410): Pin "DAC1_data[12]" is stuck at GND
    Warning (13410): Pin "DAC1_data[13]" is stuck at GND
    Warning (13410): Pin "DAC1_wrta" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GNQOGXYDHZ:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[2] will power up to High
    Critical Warning (18010): Register Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GNQOGXYDHZ:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[4] will power up to High
    Critical Warning (18010): Register Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GNQOGXYDHZ:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[6] will power up to High
    Critical Warning (18010): Register Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GNQOGXYDHZ:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[7] will power up to High
    Critical Warning (18010): Register Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GNQOGXYDHZ:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[9] will power up to High
    Critical Warning (18010): Register Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GNQOGXYDHZ:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[10] will power up to High
    Critical Warning (18010): Register Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GNQOGXYDHZ:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[11] will power up to High
    Critical Warning (18010): Register Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GNQOGXYDHZ:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[12] will power up to High
    Critical Warning (18010): Register Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GNQOGXYDHZ:delay1|alt_dspbuilder_SInitDelay:DelayWithInit|result[13] will power up to High
    Critical Warning (18010): Register Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GN6TGYZDFK:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[1] will power up to High
    Critical Warning (18010): Register Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GN6TGYZDFK:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[3] will power up to High
    Critical Warning (18010): Register Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GN6TGYZDFK:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[5] will power up to High
    Critical Warning (18010): Register Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GN6TGYZDFK:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[6] will power up to High
    Critical Warning (18010): Register Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GN6TGYZDFK:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[8] will power up to High
    Critical Warning (18010): Register Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GN6TGYZDFK:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[9] will power up to High
    Critical Warning (18010): Register Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GN6TGYZDFK:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[10] will power up to High
    Critical Warning (18010): Register Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GN6TGYZDFK:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[11] will power up to High
    Critical Warning (18010): Register Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GN6TGYZDFK:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[12] will power up to High
    Critical Warning (18010): Register Squelette_DSPBuilder_GN:dspbuilder_inst|alt_dspbuilder_delay_GN6TGYZDFK:delay|alt_dspbuilder_SInitDelay:DelayWithInit|result[13] will power up to High
Warning (20013): Ignored assignments for entity "PLL" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "\{Cyclone V\}" -entity PLL -qip PLL.qip -library PLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY "Cyclone V" -entity PLL -qip PLL.qip -library PLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_QSYS_MODE UNKNOWN -entity PLL -qip PLL.qip -library PLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL -qip PLL.qip -library PLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL -sip PLL.sip -library lib_PLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity PLL -qip PLL.qip -library PLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity PLL -sip PLL.sip -library lib_PLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL -qip PLL.qip -library PLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL -sip PLL.sip -library lib_PLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME UExM -entity PLL -qip PLL.qip -library PLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "QWx0ZXJhIFBMTA==" -entity PLL -qip PLL.qip -library PLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity PLL -qip PLL.qip -library PLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity PLL -qip PLL.qip -library PLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity PLL -qip PLL.qip -library PLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity PLL -qip PLL.qip -library PLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QWx0ZXJhIFBoYXNlLUxvY2tlZCBMb29wIChBTFRFUkFfUExMKQ==" -entity PLL -qip PLL.qip -library PLL was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance PLL_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance PLL_0002:pll_inst|altera_pll:altera_pll_i|general[2].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SWITCH[0]"
    Warning (15610): No output dependent on input pin "SWITCH[1]"
    Warning (15610): No output dependent on input pin "SWITCH[2]"
    Warning (15610): No output dependent on input pin "SWITCH[3]"
    Warning (15610): No output dependent on input pin "SWITCH[4]"
    Warning (15610): No output dependent on input pin "SWITCH[5]"
    Warning (15610): No output dependent on input pin "SWITCH[6]"
    Warning (15610): No output dependent on input pin "SWITCH[7]"
    Warning (15610): No output dependent on input pin "SWITCH[8]"
    Warning (15610): No output dependent on input pin "SWITCH[9]"
    Warning (15610): No output dependent on input pin "BUTTON[0]"
    Warning (15610): No output dependent on input pin "BUTTON[1]"
    Warning (15610): No output dependent on input pin "BUTTON[2]"
    Warning (15610): No output dependent on input pin "BUTTON[3]"
Info (21057): Implemented 174 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 46 output pins
    Info (21061): Implemented 110 logic cells
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 1 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 92 warnings
    Info: Peak virtual memory: 659 megabytes
    Info: Processing ended: Thu Jul 10 07:33:37 2014
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:16


