{"Source Block": ["oh/elink/dv/dut_axi_elink.v@532:544@HdlStmAssign", "   assign  emem_access           = ~elink1_rxwr_wait & (elink1_rxwr_access | elink1_rxrd_access);\n   \n   assign  emem_packet[PW-1:0]   = elink1_rxwr_access ? elink1_rxwr_packet[PW-1:0]:\n                                                        elink1_rxrd_packet[PW-1:0];\n\n   assign elink1_rxrd_wait       = emem_wait | \n\t\t\t\t   elink1_rxwr_access |\n\t\t\t\t   elink1_rxwr_wait;\n   \n   /*ememory AUTO_TEMPLATE ( \n                        // Outputs\n                        .\\(.*\\)_out       (elink1_txrr_\\1[]),\n                        .\\(.*\\)_in        (emem_\\1[]),\n"], "Clone Blocks": [["oh/elink/dv/dut_elink.v@317:327", "\n   assign  emem_packet[PW-1:0]   = elink1_rxwr_access ? elink1_rxwr_packet[PW-1:0]:\n                                                        elink1_rxrd_packet[PW-1:0];\n\n   assign elink1_rxrd_wait       = emem_wait | elink1_rxwr_access;\n   assign elink1_rxwr_wait       = emem_wait;\n    \n   /*ememory AUTO_TEMPLATE ( \n                        // Outputs\n                        .\\(.*\\)_out       (elink1_txrr_\\1[]),\n                        .\\(.*\\)_in        (emem_\\1[]),\n"], ["oh/elink/dv/dut_elink.v@316:326", "   assign  emem_access           = elink1_rxwr_access |  elink1_rxrd_access;\n\n   assign  emem_packet[PW-1:0]   = elink1_rxwr_access ? elink1_rxwr_packet[PW-1:0]:\n                                                        elink1_rxrd_packet[PW-1:0];\n\n   assign elink1_rxrd_wait       = emem_wait | elink1_rxwr_access;\n   assign elink1_rxwr_wait       = emem_wait;\n    \n   /*ememory AUTO_TEMPLATE ( \n                        // Outputs\n                        .\\(.*\\)_out       (elink1_txrr_\\1[]),\n"], ["oh/elink/dv/dut_elink.v@313:324", "   wire emem_wait;\n   \n   //\"Arbitration\" between read/write transaction   \n   assign  emem_access           = elink1_rxwr_access |  elink1_rxrd_access;\n\n   assign  emem_packet[PW-1:0]   = elink1_rxwr_access ? elink1_rxwr_packet[PW-1:0]:\n                                                        elink1_rxrd_packet[PW-1:0];\n\n   assign elink1_rxrd_wait       = emem_wait | elink1_rxwr_access;\n   assign elink1_rxwr_wait       = emem_wait;\n    \n   /*ememory AUTO_TEMPLATE ( \n"], ["oh/elink/dv/dut_axi_elink.v@527:537", "\t\t .rxwr_wait\t\t(elink1_rxwr_wait),\t // Templated\n\t\t .rxrd_wait\t\t(elink1_rxrd_wait));\t // Templated\n   \n\n   //\"Arbitration\" between read/write transaction   \n   assign  emem_access           = ~elink1_rxwr_wait & (elink1_rxwr_access | elink1_rxrd_access);\n   \n   assign  emem_packet[PW-1:0]   = elink1_rxwr_access ? elink1_rxwr_packet[PW-1:0]:\n                                                        elink1_rxrd_packet[PW-1:0];\n\n   assign elink1_rxrd_wait       = emem_wait | \n"], ["oh/elink/dv/dut_elink.v@311:321", "   \n\n   wire emem_wait;\n   \n   //\"Arbitration\" between read/write transaction   \n   assign  emem_access           = elink1_rxwr_access |  elink1_rxrd_access;\n\n   assign  emem_packet[PW-1:0]   = elink1_rxwr_access ? elink1_rxwr_packet[PW-1:0]:\n                                                        elink1_rxrd_packet[PW-1:0];\n\n   assign elink1_rxrd_wait       = emem_wait | elink1_rxwr_access;\n"], ["oh/elink/dv/dut_axi_elink.v@529:540", "   \n\n   //\"Arbitration\" between read/write transaction   \n   assign  emem_access           = ~elink1_rxwr_wait & (elink1_rxwr_access | elink1_rxrd_access);\n   \n   assign  emem_packet[PW-1:0]   = elink1_rxwr_access ? elink1_rxwr_packet[PW-1:0]:\n                                                        elink1_rxrd_packet[PW-1:0];\n\n   assign elink1_rxrd_wait       = emem_wait | \n\t\t\t\t   elink1_rxwr_access |\n\t\t\t\t   elink1_rxwr_wait;\n   \n"]], "Diff Content": {"Delete": [[537, "   assign elink1_rxrd_wait       = emem_wait | \n"], [538, "\t\t\t\t   elink1_rxwr_access |\n"], [539, "\t\t\t\t   elink1_rxwr_wait;\n"]], "Add": [[539, "   assign emem_txrd_wait      = (emem_wait & emem_txrd_access) | emem_txwr_access;\n"], [539, "   assign emem_txwr_wait      = (emem_wait & emem_txwr_access);\n"]]}}