# Part7-DMA

æœ¬ç« å°‡ä»‹ç´¹å¦‚ä½•åœ¨ PYNQ ä¸Šä½¿ç”¨ **Direct Memory Access (DMA)** æ¨¡çµ„å¯¦ç¾è³‡æ–™å‚³è¼¸ï¼Œä¸¦åŠ é€Ÿ **FFT** é‹ç®—ã€‚

## Review AXI Stream

![AXI_Stream](./png/AXI_Stream.png)

### AXI Stream åŸºæœ¬è¨Šè™Ÿ

| è¨Šè™Ÿåç¨± | æ–¹å‘ | åŠŸèƒ½èªªæ˜Ž |
|----------|------|----------|
| `TVALID` | Master âžœ Slave | å‚³é€ç«¯é€šçŸ¥æŽ¥æ”¶ç«¯è³‡æ–™æœ‰æ•ˆ |
| `TREADY` | Slave âžœ Master | æŽ¥æ”¶ç«¯æº–å‚™å¥½æŽ¥æ”¶è³‡æ–™ |
| `TDATA`  | Master âžœ Slave | è³‡æ–™ |
| `TLAST`  | Master âžœ Slave | è¡¨ç¤ºæ­¤è³‡æ–™ç‚ºæœ€å¾Œä¸€ç­† |
| `TKEEP`  | Master âžœ Slave | Byte-level æœ‰æ•ˆä½å…ƒ Mask |

### Handshake Mechanism

ç•¶ `TVALID` èˆ‡ `TREADY` åŒæ™‚ç‚ºé«˜æ™‚ï¼Œè³‡æ–™æ‰æœƒè¢«å‚³è¼¸ã€‚  
ç”± `TLAST=1` ä¾†è¡¨ç¤ºã€Œä¸€ç­†è³‡æ–™å‚³è¼¸çš„çµæŸã€ã€‚  

> å¦‚æžœæŽ¥æ”¶ç«¯çªç„¶æŠŠ TREADY å¾ž 1 æ‹‰æˆ 0ï¼Œæœƒæ€Žæ¨£ï¼Ÿ  
>
> - å‚³é€ç«¯ä»ç„¶æœƒä¿æŒ TVALID=1ï¼Œè¡¨ç¤ºè³‡æ–™é‚„æ˜¯æœ‰æ•ˆã€æº–å‚™å¥½å‚³é€ã€‚
> - ä½†è³‡æ–™ä¸æœƒå¯¦éš›é€å‡ºæˆ–è¢«æŽ¥æ”¶ï¼Œå› ç‚º TVALID & TREADY â‰  1ã€‚
> - å‚³é€ç«¯æœƒã€Œåœä½ã€åœ¨ç•¶å‰é‚£ç­†è³‡æ–™ï¼Œä¸æœƒæŽ¨é€²åˆ°ä¸‹ä¸€ç­†ï¼Œç›´åˆ° TREADY å†æ¬¡è®Šæˆ 1ã€‚

## DMA Module

![DMA_Block](./png/DMA_Block.png)

DMA åœ¨ Xilinx æä¾›çš„ IP ç•¶ä¸­æœ‰åˆ†å…©ç¨® Modeï¼Œåˆ†åˆ¥æ˜¯ `Scatter Gather Mode (SG Mode)` å’Œ `Simple Mode`ï¼Œä¸Šåœ–ç‚º **Simple Mode** ä¸‹çš„ DMA Moduleã€‚

### Port Description

| ä»‹é¢åç¨± | åŠŸèƒ½æè¿° | AXI é¡žåž‹ |
|-------- | -------- | -------- |
| **S_AXI_LITE** | æŽ§åˆ¶ä»‹é¢ï¼Œé€£æŽ¥è‡³ ZYNQ PS çš„ **AXI General Port (GP)**ï¼ˆPSç«¯è¨­å®š DMA çš„é…ç½®ç”¨ Registerï¼‰| **AXI4-Lite**ï¼ˆSlaveï¼‰|
| **S_AXIS_S2MM** | Stream to Memory-Mappedï¼šè¼¸å‡ºè³‡æ–™å¯«å›žè¨˜æ†¶é«” | **AXI4-Stream**ï¼ˆSlaveï¼‰|
| **M_AXIS_MM2S** | Memory-Mapped to Streamï¼šDMA å¾žè¨˜æ†¶é«”å–è³‡æ–™ | **AXI4-Stream**ï¼ˆMasterï¼‰|
| **M_AXI_MM2S** | DMA å¾ž PS è¨˜æ†¶é«”æŠ“è³‡æ–™é€å‡º | **AXI4 (Memory-Mapped)**ï¼ˆMasterï¼‰|
| **M_AXI_S2MM** | DMA å°‡è³‡æ–™å¯«å›ž PS è¨˜æ†¶é«” | **AXI4 (Memory-Mapped)**ï¼ˆMasterï¼‰|
| **introut (mm2s/s2mm)** | å‚³è¼¸å®Œæˆçš„ interrupt è¨Šè™Ÿï¼Œè‹¥ä½¿ç”¨ interrupt mode æ™‚é€£æŽ¥è‡³ ZYNQ PS | â€” |

![DMA_diagram](./png/DMA_diagram.png)
>ðŸ“Œè«‹æ³¨æ„ä¸Šåœ– DDR Controller å¯¦éš›ä¸Šæ˜¯åœ¨ ZYNQ7_PS ç•¶ä¸­
>
>![PS_internal](./png/PS_internal.png)

## FFT Module

## Part 7.1 Vivado Block Design

### GP (General Purpose) port vs HP (High Performance) port

| ä»‹é¢é¡žåž‹ | åç¨± | è³‡æ–™æ–¹å‘ | é »å¯¬èˆ‡ç”¨é€” |
|---------|------|---------|-----------|
| **GP Port** | `AXI_GP` | PS âžœ PL / PL âžœ PS | ä¸€èˆ¬ç”¨é€”ï¼Œä½Žé »å¯¬ï¼Œ**ç”¨æ–¼è¨­å®šã€æŽ§åˆ¶ IP**ï¼ˆå¦‚ AXI Liteï¼‰ |
| **HP Port** | `AXI_HP` | PL âžœ PS | **é«˜é »å¯¬**ï¼Œé©åˆ DMA è®€å–å¯«å…¥ DDR ä½¿ç”¨ |

1. Create a new Vivado Project and Create a new Block Design
2. åŠ å…¥ `Zynq7_PS`ã€`AXI_DMA`ã€`Fast Fourier Transform`ï¼Œä¸¦ä¸” `Run Block Automation`

    ![Add_IP](./png/Add_IP.png)

3. é»žé–‹ `Zynq7_PS` çš„è¨­å®šä»‹é¢ï¼Œ`PS-PL Configuration > HP Slave AXI interface > S AXI HP0 interface` å°‡å…¶æ‰“å‹¾ä¸¦ä¸”å°‡ width è¨­å®šæˆ **32bit** (ç‚ºé…åˆå¾ŒçºŒFFT IP)

    ![PS_Settings](./png/PS_Settings.png)

    >ðŸ“Œ ç‚ºä»€éº¼é€™é‚Šè¦ä½¿ç”¨ HP(High Performance Port)?  
    >- AXI DMA éœ€è¦å°‡è³‡æ–™å¯«å›ž DDRï¼ˆS2MMï¼‰èˆ‡å¾ž DDR è®€å–è³‡æ–™ï¼ˆMM2Sï¼‰  
    >- GP Portï¼ˆGeneral Purposeï¼‰åƒ…é©åˆæŽ§åˆ¶ç”¨é€”ï¼Œé »å¯¬ä½Žï¼Œä¸é©åˆè³‡æ–™æ¬ç§»  
    >- HP Port æ“æœ‰é«˜é »å¯¬ï¼Œèƒ½èˆ‡ AXI DMA é…åˆå¯¦ç¾é«˜é€Ÿå‚³è¼¸

4. é»žé–‹ `AXI_DMA` å–æ¶ˆ `Scatter Gather Engine`ï¼Œä¸¦ä¸” `Width of Buffer Length Register` è¨­å®šæˆ **21bits**

    ![DMA_Settings](./png/DMA_Settings.png)

    >ðŸ“Œ Width of Buffer Length Register  
    > æŒ‡çš„æ˜¯ä½ æœ€å¤šå¯ä»¥æŒ‡å®šã€Œä¸€æ¬¡è¦å‚³è¼¸å¤šå°‘ç­†è³‡æ–™ã€çš„æ•¸å€¼å¤§å°ä¸Šé™ã€‚
    >
    > - é•·åº¦æ˜¯ä»¥ã€Œbyte ç‚ºå–®ä½ã€ä¾†è¨ˆç®—
    >
    > - å¯¬åº¦è¨­ 21ï¼Œä»£è¡¨ä½ æœ€å¤šå¯ä»¥è¨­å®šçš„é•·åº¦ç‚ºï¼š2^21 = 2,097,152 bytes(= 2MB)
    >
    >![MM2S_Length_Reg](./png/MM2S_Length_Reg.png)
    >![S2MM_Length_Reg](./png/S2MM_Length_Reg.png)

5. é»žé–‹ `FFT` è¨­å®š  

    - Tramsform Length = 8192 : Transform Length è¶Šå¤§ï¼Œé »åŸŸè§£æžåº¦è¶Šé«˜
    - Target Clock Freq = 100
    - Target Data Throughput = 50

    ![FFT_Settings_1](./png/FFT_Settings_1.png)

    - Data Format = Fixed Point
    - Output Ordering Options = Natural Order
    - Precision Options/Input Data Width = 16 (å¯¦éƒ¨æˆ–è™›éƒ¨çš„ Width)
    - Precision Options/ Phase Factor Width = 16 (Twiddle Factor çš„ Width)

    ![FFT_Settings_2](./png/FFT_Settings_2.png)

    >ðŸ“Œ ä¸Šè¿°è¨­å®š FFT æ‰€éœ€çš„è³‡æ–™å½¢å¼ï¼Œå¾ŒçºŒåœ¨è»Ÿé«”ç«¯éœ€å¦‚ä¸‹è¨­å®šè³‡æ–™ï¼Œå†è¼¸å…¥é€²åŽ»FFTç•¶ä¸­  
    >
    >- Fixed Point = **fix16_15 (Q1.15)**
    >- 16-bit (real) + 16-bit (imaginary) = 32-bit
    >
    >   | bits | è³‡æ–™å…§å®¹ |  
    >   | ---- | ------- |
    >   | [31:16] | Imag |
    >   | [15:0] | Real |
    >
    > ![Fixed_Point](./png/Fixed_Point.png)

6. æ‰‹å‹•æŽ¥ç·š
    - `DMA:M_AXIS_MM2S -> FFT:S_AXIS_DATA`
    - `FFT:M_AXIS_DATA -> DMA:S_AXIS_S2MM`
    - `DMA:aclk -> ZYNQ7_PS:FCLK_CLK0`

    ![DMA_to_FFT](./png/DMA_to_FFT.png)

7. `Run Connection Automation å…©æ¬¡`ï¼Œæœ€å¾Œ Block Design å°‡å¦‚ä¸‹æ–¹æ‰€ç¤º

    ![Final_BD](./png/Final_BD.png)

8. Create HDL Wrapper

9. Generate Bitstream ä¸¦ Export Hardware Bitstream

## Part 7.2 Jupyter Notebook
