
*** Running vivado
    with args -log regfile_board.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source regfile_board.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source regfile_board.tcl -notrace
Command: synth_design -top regfile_board -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 41636 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:01 . Memory (MB): peak = 1490.008 ; gain = 85.902 ; free physical = 9862 ; free virtual = 21577
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'regfile_board' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:18]
WARNING: [Synth 8-614] signal 'register_array' is read in the process but is not in the sensitivity list [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'out_b_reg' and it is trimmed from '32' to '4' bits. [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:62]
WARNING: [Synth 8-3936] Found unconnected internal register 'out_a_reg' and it is trimmed from '32' to '4' bits. [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'regfile_board' (1#1) [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1534.633 ; gain = 130.527 ; free physical = 9817 ; free virtual = 21532
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1534.633 ; gain = 130.527 ; free physical = 9817 ; free virtual = 21532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1534.633 ; gain = 130.527 ; free physical = 9817 ; free virtual = 21532
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.xdc]
Finished Parsing XDC File [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/regfile_board_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/regfile_board_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1902.953 ; gain = 0.000 ; free physical = 9545 ; free virtual = 21261
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1902.953 ; gain = 498.848 ; free physical = 9546 ; free virtual = 21262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1902.953 ; gain = 498.848 ; free physical = 9546 ; free virtual = 21262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1902.953 ; gain = 498.848 ; free physical = 9546 ; free virtual = 21262
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "register_array_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_array_reg[31]" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1902.953 ; gain = 498.848 ; free physical = 9546 ; free virtual = 21262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module regfile_board 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'register_array_reg[5][31:0]' into 'register_array_reg[4][31:0]' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
INFO: [Synth 8-4471] merging register 'register_array_reg[6][31:0]' into 'register_array_reg[4][31:0]' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
INFO: [Synth 8-4471] merging register 'register_array_reg[7][31:0]' into 'register_array_reg[4][31:0]' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
INFO: [Synth 8-4471] merging register 'register_array_reg[8][31:0]' into 'register_array_reg[4][31:0]' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
INFO: [Synth 8-4471] merging register 'register_array_reg[9][31:0]' into 'register_array_reg[4][31:0]' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
INFO: [Synth 8-4471] merging register 'register_array_reg[10][31:0]' into 'register_array_reg[4][31:0]' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
INFO: [Synth 8-4471] merging register 'register_array_reg[11][31:0]' into 'register_array_reg[4][31:0]' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
INFO: [Synth 8-4471] merging register 'register_array_reg[12][31:0]' into 'register_array_reg[4][31:0]' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
INFO: [Synth 8-4471] merging register 'register_array_reg[13][31:0]' into 'register_array_reg[4][31:0]' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
INFO: [Synth 8-4471] merging register 'register_array_reg[14][31:0]' into 'register_array_reg[4][31:0]' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
INFO: [Synth 8-4471] merging register 'register_array_reg[15][31:0]' into 'register_array_reg[4][31:0]' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
INFO: [Synth 8-4471] merging register 'register_array_reg[16][31:0]' into 'register_array_reg[4][31:0]' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
INFO: [Synth 8-4471] merging register 'register_array_reg[17][31:0]' into 'register_array_reg[4][31:0]' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
INFO: [Synth 8-4471] merging register 'register_array_reg[18][31:0]' into 'register_array_reg[4][31:0]' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
INFO: [Synth 8-4471] merging register 'register_array_reg[19][31:0]' into 'register_array_reg[4][31:0]' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
INFO: [Synth 8-4471] merging register 'register_array_reg[20][31:0]' into 'register_array_reg[4][31:0]' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
INFO: [Synth 8-4471] merging register 'register_array_reg[21][31:0]' into 'register_array_reg[4][31:0]' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
INFO: [Synth 8-4471] merging register 'register_array_reg[22][31:0]' into 'register_array_reg[4][31:0]' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
INFO: [Synth 8-4471] merging register 'register_array_reg[23][31:0]' into 'register_array_reg[4][31:0]' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
INFO: [Synth 8-4471] merging register 'register_array_reg[24][31:0]' into 'register_array_reg[4][31:0]' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
INFO: [Synth 8-4471] merging register 'register_array_reg[25][31:0]' into 'register_array_reg[4][31:0]' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
INFO: [Synth 8-4471] merging register 'register_array_reg[26][31:0]' into 'register_array_reg[4][31:0]' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
INFO: [Synth 8-4471] merging register 'register_array_reg[27][31:0]' into 'register_array_reg[4][31:0]' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
INFO: [Synth 8-4471] merging register 'register_array_reg[28][31:0]' into 'register_array_reg[4][31:0]' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
INFO: [Synth 8-4471] merging register 'register_array_reg[29][31:0]' into 'register_array_reg[4][31:0]' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
INFO: [Synth 8-4471] merging register 'register_array_reg[30][31:0]' into 'register_array_reg[4][31:0]' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
INFO: [Synth 8-4471] merging register 'register_array_reg[31][31:0]' into 'register_array_reg[4][31:0]' [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element register_array_reg[5] was removed.  [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element register_array_reg[6] was removed.  [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element register_array_reg[7] was removed.  [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element register_array_reg[8] was removed.  [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element register_array_reg[9] was removed.  [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element register_array_reg[10] was removed.  [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element register_array_reg[11] was removed.  [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element register_array_reg[12] was removed.  [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element register_array_reg[13] was removed.  [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element register_array_reg[14] was removed.  [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element register_array_reg[15] was removed.  [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element register_array_reg[16] was removed.  [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element register_array_reg[17] was removed.  [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element register_array_reg[18] was removed.  [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element register_array_reg[19] was removed.  [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element register_array_reg[20] was removed.  [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element register_array_reg[21] was removed.  [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element register_array_reg[22] was removed.  [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element register_array_reg[23] was removed.  [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element register_array_reg[24] was removed.  [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element register_array_reg[25] was removed.  [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element register_array_reg[26] was removed.  [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element register_array_reg[27] was removed.  [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element register_array_reg[28] was removed.  [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element register_array_reg[29] was removed.  [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element register_array_reg[30] was removed.  [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element register_array_reg[31] was removed.  [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board.vhd:45]
WARNING: [Synth 8-3332] Sequential element (register_array_reg[0][31]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[0][30]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[0][29]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[0][28]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[0][27]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[0][26]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[0][25]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[0][24]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[0][23]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[0][22]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[0][21]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[0][20]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[0][19]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[0][18]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[0][17]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[0][16]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[0][15]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[0][14]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[0][13]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[0][12]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[0][11]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[0][10]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[0][9]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[0][8]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[0][7]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[0][6]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[0][5]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[0][4]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[1][31]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[1][30]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[1][29]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[1][28]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[1][27]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[1][26]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[1][25]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[1][24]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[1][23]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[1][22]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[1][21]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[1][20]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[1][19]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[1][18]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[1][17]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[1][16]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[1][15]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[1][14]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[1][13]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[1][12]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[1][11]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[1][10]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[1][9]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[1][8]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[1][7]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[1][6]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[1][5]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[1][4]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[2][31]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[2][30]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[2][29]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[2][28]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[2][27]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[2][26]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[2][25]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[2][24]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[2][23]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[2][22]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[2][21]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[2][20]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[2][19]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[2][18]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[2][17]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[2][16]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[2][15]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[2][14]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[2][13]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[2][12]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[2][11]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[2][10]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[2][9]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[2][8]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[2][7]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[2][6]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[2][5]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[2][4]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[3][31]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[3][30]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[3][29]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[3][28]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[3][27]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[3][26]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[3][25]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[3][24]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[3][23]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[3][22]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[3][21]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[3][20]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[3][19]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[3][18]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[3][17]) is unused and will be removed from module regfile_board.
WARNING: [Synth 8-3332] Sequential element (register_array_reg[3][16]) is unused and will be removed from module regfile_board.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1902.953 ; gain = 498.848 ; free physical = 9547 ; free virtual = 21264
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1902.953 ; gain = 498.848 ; free physical = 9503 ; free virtual = 21221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1902.953 ; gain = 498.848 ; free physical = 9503 ; free virtual = 21221
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1902.953 ; gain = 498.848 ; free physical = 9503 ; free virtual = 21221
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1902.953 ; gain = 498.848 ; free physical = 9503 ; free virtual = 21221
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1902.953 ; gain = 498.848 ; free physical = 9503 ; free virtual = 21221
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1902.953 ; gain = 498.848 ; free physical = 9503 ; free virtual = 21221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1902.953 ; gain = 498.848 ; free physical = 9503 ; free virtual = 21221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1902.953 ; gain = 498.848 ; free physical = 9503 ; free virtual = 21221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1902.953 ; gain = 498.848 ; free physical = 9503 ; free virtual = 21221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT3 |     4|
|3     |LUT6 |     8|
|4     |FDCE |    16|
|5     |IBUF |    13|
|6     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    50|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1902.953 ; gain = 498.848 ; free physical = 9503 ; free virtual = 21221
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 171 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1902.953 ; gain = 130.527 ; free physical = 9500 ; free virtual = 21218
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1902.953 ; gain = 498.848 ; free physical = 9502 ; free virtual = 21220
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 130 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1902.953 ; gain = 511.398 ; free physical = 9542 ; free virtual = 21260
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab2/regfile_board/regfile_board.runs/synth_1/regfile_board.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file regfile_board_utilization_synth.rpt -pb regfile_board_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1902.953 ; gain = 0.000 ; free physical = 9544 ; free virtual = 21262
INFO: [Common 17-206] Exiting Vivado at Fri Oct 24 12:51:35 2025...
