
3.KY017_LED_MODULE_OUTPUT_COMPARE_MODE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000ea8  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001040  08001040  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08001040  08001040  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001040  08001040  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001040  08001040  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001040  08001040  00011040  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001044  08001044  00011044  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001048  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000060  2000000c  08001054  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000006c  08001054  0002006c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006375  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001019  00000000  00000000  000263b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000708  00000000  00000000  000273d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000680  00000000  00000000  00027ad8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015173  00000000  00000000  00028158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000070c2  00000000  00000000  0003d2cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088eb8  00000000  00000000  0004438d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cd245  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001ca4  00000000  00000000  000cd298  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000000c 	.word	0x2000000c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08001028 	.word	0x08001028

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000010 	.word	0x20000010
 80001d4:	08001028 	.word	0x08001028

080001d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80001dc:	4b08      	ldr	r3, [pc, #32]	; (8000200 <SystemInit+0x28>)
 80001de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80001e2:	4a07      	ldr	r2, [pc, #28]	; (8000200 <SystemInit+0x28>)
 80001e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80001e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <SystemInit+0x28>)
 80001ee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80001f2:	609a      	str	r2, [r3, #8]
#endif
}
 80001f4:	bf00      	nop
 80001f6:	46bd      	mov	sp, r7
 80001f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fc:	4770      	bx	lr
 80001fe:	bf00      	nop
 8000200:	e000ed00 	.word	0xe000ed00

08000204 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000208:	4b0e      	ldr	r3, [pc, #56]	; (8000244 <HAL_Init+0x40>)
 800020a:	681b      	ldr	r3, [r3, #0]
 800020c:	4a0d      	ldr	r2, [pc, #52]	; (8000244 <HAL_Init+0x40>)
 800020e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000212:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000214:	4b0b      	ldr	r3, [pc, #44]	; (8000244 <HAL_Init+0x40>)
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	4a0a      	ldr	r2, [pc, #40]	; (8000244 <HAL_Init+0x40>)
 800021a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800021e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000220:	4b08      	ldr	r3, [pc, #32]	; (8000244 <HAL_Init+0x40>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	4a07      	ldr	r2, [pc, #28]	; (8000244 <HAL_Init+0x40>)
 8000226:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800022a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800022c:	2003      	movs	r0, #3
 800022e:	f000 f909 	bl	8000444 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000232:	200f      	movs	r0, #15
 8000234:	f000 f810 	bl	8000258 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000238:	f000 f806 	bl	8000248 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800023c:	2300      	movs	r3, #0
}
 800023e:	4618      	mov	r0, r3
 8000240:	bd80      	pop	{r7, pc}
 8000242:	bf00      	nop
 8000244:	40023c00 	.word	0x40023c00

08000248 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8000248:	b480      	push	{r7}
 800024a:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 800024c:	bf00      	nop
 800024e:	46bd      	mov	sp, r7
 8000250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000254:	4770      	bx	lr
	...

08000258 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	b082      	sub	sp, #8
 800025c:	af00      	add	r7, sp, #0
 800025e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000260:	4b12      	ldr	r3, [pc, #72]	; (80002ac <HAL_InitTick+0x54>)
 8000262:	681a      	ldr	r2, [r3, #0]
 8000264:	4b12      	ldr	r3, [pc, #72]	; (80002b0 <HAL_InitTick+0x58>)
 8000266:	781b      	ldrb	r3, [r3, #0]
 8000268:	4619      	mov	r1, r3
 800026a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800026e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000272:	fbb2 f3f3 	udiv	r3, r2, r3
 8000276:	4618      	mov	r0, r3
 8000278:	f000 f90b 	bl	8000492 <HAL_SYSTICK_Config>
 800027c:	4603      	mov	r3, r0
 800027e:	2b00      	cmp	r3, #0
 8000280:	d001      	beq.n	8000286 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000282:	2301      	movs	r3, #1
 8000284:	e00e      	b.n	80002a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	2b0f      	cmp	r3, #15
 800028a:	d80a      	bhi.n	80002a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800028c:	2200      	movs	r2, #0
 800028e:	6879      	ldr	r1, [r7, #4]
 8000290:	f04f 30ff 	mov.w	r0, #4294967295
 8000294:	f000 f8e1 	bl	800045a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000298:	4a06      	ldr	r2, [pc, #24]	; (80002b4 <HAL_InitTick+0x5c>)
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800029e:	2300      	movs	r3, #0
 80002a0:	e000      	b.n	80002a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80002a2:	2301      	movs	r3, #1
}
 80002a4:	4618      	mov	r0, r3
 80002a6:	3708      	adds	r7, #8
 80002a8:	46bd      	mov	sp, r7
 80002aa:	bd80      	pop	{r7, pc}
 80002ac:	20000000 	.word	0x20000000
 80002b0:	20000008 	.word	0x20000008
 80002b4:	20000004 	.word	0x20000004

080002b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80002b8:	b480      	push	{r7}
 80002ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80002bc:	4b06      	ldr	r3, [pc, #24]	; (80002d8 <HAL_IncTick+0x20>)
 80002be:	781b      	ldrb	r3, [r3, #0]
 80002c0:	461a      	mov	r2, r3
 80002c2:	4b06      	ldr	r3, [pc, #24]	; (80002dc <HAL_IncTick+0x24>)
 80002c4:	681b      	ldr	r3, [r3, #0]
 80002c6:	4413      	add	r3, r2
 80002c8:	4a04      	ldr	r2, [pc, #16]	; (80002dc <HAL_IncTick+0x24>)
 80002ca:	6013      	str	r3, [r2, #0]
}
 80002cc:	bf00      	nop
 80002ce:	46bd      	mov	sp, r7
 80002d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d4:	4770      	bx	lr
 80002d6:	bf00      	nop
 80002d8:	20000008 	.word	0x20000008
 80002dc:	20000028 	.word	0x20000028

080002e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80002e0:	b480      	push	{r7}
 80002e2:	b085      	sub	sp, #20
 80002e4:	af00      	add	r7, sp, #0
 80002e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	f003 0307 	and.w	r3, r3, #7
 80002ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002f0:	4b0c      	ldr	r3, [pc, #48]	; (8000324 <__NVIC_SetPriorityGrouping+0x44>)
 80002f2:	68db      	ldr	r3, [r3, #12]
 80002f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80002f6:	68ba      	ldr	r2, [r7, #8]
 80002f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80002fc:	4013      	ands	r3, r2
 80002fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000300:	68fb      	ldr	r3, [r7, #12]
 8000302:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000304:	68bb      	ldr	r3, [r7, #8]
 8000306:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000308:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800030c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000310:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000312:	4a04      	ldr	r2, [pc, #16]	; (8000324 <__NVIC_SetPriorityGrouping+0x44>)
 8000314:	68bb      	ldr	r3, [r7, #8]
 8000316:	60d3      	str	r3, [r2, #12]
}
 8000318:	bf00      	nop
 800031a:	3714      	adds	r7, #20
 800031c:	46bd      	mov	sp, r7
 800031e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000322:	4770      	bx	lr
 8000324:	e000ed00 	.word	0xe000ed00

08000328 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000328:	b480      	push	{r7}
 800032a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800032c:	4b04      	ldr	r3, [pc, #16]	; (8000340 <__NVIC_GetPriorityGrouping+0x18>)
 800032e:	68db      	ldr	r3, [r3, #12]
 8000330:	0a1b      	lsrs	r3, r3, #8
 8000332:	f003 0307 	and.w	r3, r3, #7
}
 8000336:	4618      	mov	r0, r3
 8000338:	46bd      	mov	sp, r7
 800033a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800033e:	4770      	bx	lr
 8000340:	e000ed00 	.word	0xe000ed00

08000344 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000344:	b480      	push	{r7}
 8000346:	b083      	sub	sp, #12
 8000348:	af00      	add	r7, sp, #0
 800034a:	4603      	mov	r3, r0
 800034c:	6039      	str	r1, [r7, #0]
 800034e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000350:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000354:	2b00      	cmp	r3, #0
 8000356:	db0a      	blt.n	800036e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000358:	683b      	ldr	r3, [r7, #0]
 800035a:	b2da      	uxtb	r2, r3
 800035c:	490c      	ldr	r1, [pc, #48]	; (8000390 <__NVIC_SetPriority+0x4c>)
 800035e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000362:	0112      	lsls	r2, r2, #4
 8000364:	b2d2      	uxtb	r2, r2
 8000366:	440b      	add	r3, r1
 8000368:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800036c:	e00a      	b.n	8000384 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800036e:	683b      	ldr	r3, [r7, #0]
 8000370:	b2da      	uxtb	r2, r3
 8000372:	4908      	ldr	r1, [pc, #32]	; (8000394 <__NVIC_SetPriority+0x50>)
 8000374:	79fb      	ldrb	r3, [r7, #7]
 8000376:	f003 030f 	and.w	r3, r3, #15
 800037a:	3b04      	subs	r3, #4
 800037c:	0112      	lsls	r2, r2, #4
 800037e:	b2d2      	uxtb	r2, r2
 8000380:	440b      	add	r3, r1
 8000382:	761a      	strb	r2, [r3, #24]
}
 8000384:	bf00      	nop
 8000386:	370c      	adds	r7, #12
 8000388:	46bd      	mov	sp, r7
 800038a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800038e:	4770      	bx	lr
 8000390:	e000e100 	.word	0xe000e100
 8000394:	e000ed00 	.word	0xe000ed00

08000398 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000398:	b480      	push	{r7}
 800039a:	b089      	sub	sp, #36	; 0x24
 800039c:	af00      	add	r7, sp, #0
 800039e:	60f8      	str	r0, [r7, #12]
 80003a0:	60b9      	str	r1, [r7, #8]
 80003a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80003a4:	68fb      	ldr	r3, [r7, #12]
 80003a6:	f003 0307 	and.w	r3, r3, #7
 80003aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80003ac:	69fb      	ldr	r3, [r7, #28]
 80003ae:	f1c3 0307 	rsb	r3, r3, #7
 80003b2:	2b04      	cmp	r3, #4
 80003b4:	bf28      	it	cs
 80003b6:	2304      	movcs	r3, #4
 80003b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80003ba:	69fb      	ldr	r3, [r7, #28]
 80003bc:	3304      	adds	r3, #4
 80003be:	2b06      	cmp	r3, #6
 80003c0:	d902      	bls.n	80003c8 <NVIC_EncodePriority+0x30>
 80003c2:	69fb      	ldr	r3, [r7, #28]
 80003c4:	3b03      	subs	r3, #3
 80003c6:	e000      	b.n	80003ca <NVIC_EncodePriority+0x32>
 80003c8:	2300      	movs	r3, #0
 80003ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003cc:	f04f 32ff 	mov.w	r2, #4294967295
 80003d0:	69bb      	ldr	r3, [r7, #24]
 80003d2:	fa02 f303 	lsl.w	r3, r2, r3
 80003d6:	43da      	mvns	r2, r3
 80003d8:	68bb      	ldr	r3, [r7, #8]
 80003da:	401a      	ands	r2, r3
 80003dc:	697b      	ldr	r3, [r7, #20]
 80003de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80003e0:	f04f 31ff 	mov.w	r1, #4294967295
 80003e4:	697b      	ldr	r3, [r7, #20]
 80003e6:	fa01 f303 	lsl.w	r3, r1, r3
 80003ea:	43d9      	mvns	r1, r3
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003f0:	4313      	orrs	r3, r2
         );
}
 80003f2:	4618      	mov	r0, r3
 80003f4:	3724      	adds	r7, #36	; 0x24
 80003f6:	46bd      	mov	sp, r7
 80003f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003fc:	4770      	bx	lr
	...

08000400 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	b082      	sub	sp, #8
 8000404:	af00      	add	r7, sp, #0
 8000406:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	3b01      	subs	r3, #1
 800040c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000410:	d301      	bcc.n	8000416 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000412:	2301      	movs	r3, #1
 8000414:	e00f      	b.n	8000436 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000416:	4a0a      	ldr	r2, [pc, #40]	; (8000440 <SysTick_Config+0x40>)
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	3b01      	subs	r3, #1
 800041c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800041e:	210f      	movs	r1, #15
 8000420:	f04f 30ff 	mov.w	r0, #4294967295
 8000424:	f7ff ff8e 	bl	8000344 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000428:	4b05      	ldr	r3, [pc, #20]	; (8000440 <SysTick_Config+0x40>)
 800042a:	2200      	movs	r2, #0
 800042c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800042e:	4b04      	ldr	r3, [pc, #16]	; (8000440 <SysTick_Config+0x40>)
 8000430:	2207      	movs	r2, #7
 8000432:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000434:	2300      	movs	r3, #0
}
 8000436:	4618      	mov	r0, r3
 8000438:	3708      	adds	r7, #8
 800043a:	46bd      	mov	sp, r7
 800043c:	bd80      	pop	{r7, pc}
 800043e:	bf00      	nop
 8000440:	e000e010 	.word	0xe000e010

08000444 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	b082      	sub	sp, #8
 8000448:	af00      	add	r7, sp, #0
 800044a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800044c:	6878      	ldr	r0, [r7, #4]
 800044e:	f7ff ff47 	bl	80002e0 <__NVIC_SetPriorityGrouping>
}
 8000452:	bf00      	nop
 8000454:	3708      	adds	r7, #8
 8000456:	46bd      	mov	sp, r7
 8000458:	bd80      	pop	{r7, pc}

0800045a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800045a:	b580      	push	{r7, lr}
 800045c:	b086      	sub	sp, #24
 800045e:	af00      	add	r7, sp, #0
 8000460:	4603      	mov	r3, r0
 8000462:	60b9      	str	r1, [r7, #8]
 8000464:	607a      	str	r2, [r7, #4]
 8000466:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000468:	2300      	movs	r3, #0
 800046a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800046c:	f7ff ff5c 	bl	8000328 <__NVIC_GetPriorityGrouping>
 8000470:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000472:	687a      	ldr	r2, [r7, #4]
 8000474:	68b9      	ldr	r1, [r7, #8]
 8000476:	6978      	ldr	r0, [r7, #20]
 8000478:	f7ff ff8e 	bl	8000398 <NVIC_EncodePriority>
 800047c:	4602      	mov	r2, r0
 800047e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000482:	4611      	mov	r1, r2
 8000484:	4618      	mov	r0, r3
 8000486:	f7ff ff5d 	bl	8000344 <__NVIC_SetPriority>
}
 800048a:	bf00      	nop
 800048c:	3718      	adds	r7, #24
 800048e:	46bd      	mov	sp, r7
 8000490:	bd80      	pop	{r7, pc}

08000492 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000492:	b580      	push	{r7, lr}
 8000494:	b082      	sub	sp, #8
 8000496:	af00      	add	r7, sp, #0
 8000498:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800049a:	6878      	ldr	r0, [r7, #4]
 800049c:	f7ff ffb0 	bl	8000400 <SysTick_Config>
 80004a0:	4603      	mov	r3, r0
}
 80004a2:	4618      	mov	r0, r3
 80004a4:	3708      	adds	r7, #8
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bd80      	pop	{r7, pc}
	...

080004ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80004ac:	b480      	push	{r7}
 80004ae:	b089      	sub	sp, #36	; 0x24
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]
 80004b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80004b6:	2300      	movs	r3, #0
 80004b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80004ba:	2300      	movs	r3, #0
 80004bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80004be:	2300      	movs	r3, #0
 80004c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80004c2:	2300      	movs	r3, #0
 80004c4:	61fb      	str	r3, [r7, #28]
 80004c6:	e159      	b.n	800077c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80004c8:	2201      	movs	r2, #1
 80004ca:	69fb      	ldr	r3, [r7, #28]
 80004cc:	fa02 f303 	lsl.w	r3, r2, r3
 80004d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80004d2:	683b      	ldr	r3, [r7, #0]
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	697a      	ldr	r2, [r7, #20]
 80004d8:	4013      	ands	r3, r2
 80004da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80004dc:	693a      	ldr	r2, [r7, #16]
 80004de:	697b      	ldr	r3, [r7, #20]
 80004e0:	429a      	cmp	r2, r3
 80004e2:	f040 8148 	bne.w	8000776 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80004e6:	683b      	ldr	r3, [r7, #0]
 80004e8:	685b      	ldr	r3, [r3, #4]
 80004ea:	2b01      	cmp	r3, #1
 80004ec:	d00b      	beq.n	8000506 <HAL_GPIO_Init+0x5a>
 80004ee:	683b      	ldr	r3, [r7, #0]
 80004f0:	685b      	ldr	r3, [r3, #4]
 80004f2:	2b02      	cmp	r3, #2
 80004f4:	d007      	beq.n	8000506 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80004f6:	683b      	ldr	r3, [r7, #0]
 80004f8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80004fa:	2b11      	cmp	r3, #17
 80004fc:	d003      	beq.n	8000506 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80004fe:	683b      	ldr	r3, [r7, #0]
 8000500:	685b      	ldr	r3, [r3, #4]
 8000502:	2b12      	cmp	r3, #18
 8000504:	d130      	bne.n	8000568 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	689b      	ldr	r3, [r3, #8]
 800050a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800050c:	69fb      	ldr	r3, [r7, #28]
 800050e:	005b      	lsls	r3, r3, #1
 8000510:	2203      	movs	r2, #3
 8000512:	fa02 f303 	lsl.w	r3, r2, r3
 8000516:	43db      	mvns	r3, r3
 8000518:	69ba      	ldr	r2, [r7, #24]
 800051a:	4013      	ands	r3, r2
 800051c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800051e:	683b      	ldr	r3, [r7, #0]
 8000520:	68da      	ldr	r2, [r3, #12]
 8000522:	69fb      	ldr	r3, [r7, #28]
 8000524:	005b      	lsls	r3, r3, #1
 8000526:	fa02 f303 	lsl.w	r3, r2, r3
 800052a:	69ba      	ldr	r2, [r7, #24]
 800052c:	4313      	orrs	r3, r2
 800052e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	69ba      	ldr	r2, [r7, #24]
 8000534:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	685b      	ldr	r3, [r3, #4]
 800053a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800053c:	2201      	movs	r2, #1
 800053e:	69fb      	ldr	r3, [r7, #28]
 8000540:	fa02 f303 	lsl.w	r3, r2, r3
 8000544:	43db      	mvns	r3, r3
 8000546:	69ba      	ldr	r2, [r7, #24]
 8000548:	4013      	ands	r3, r2
 800054a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800054c:	683b      	ldr	r3, [r7, #0]
 800054e:	685b      	ldr	r3, [r3, #4]
 8000550:	091b      	lsrs	r3, r3, #4
 8000552:	f003 0201 	and.w	r2, r3, #1
 8000556:	69fb      	ldr	r3, [r7, #28]
 8000558:	fa02 f303 	lsl.w	r3, r2, r3
 800055c:	69ba      	ldr	r2, [r7, #24]
 800055e:	4313      	orrs	r3, r2
 8000560:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	69ba      	ldr	r2, [r7, #24]
 8000566:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	68db      	ldr	r3, [r3, #12]
 800056c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800056e:	69fb      	ldr	r3, [r7, #28]
 8000570:	005b      	lsls	r3, r3, #1
 8000572:	2203      	movs	r2, #3
 8000574:	fa02 f303 	lsl.w	r3, r2, r3
 8000578:	43db      	mvns	r3, r3
 800057a:	69ba      	ldr	r2, [r7, #24]
 800057c:	4013      	ands	r3, r2
 800057e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000580:	683b      	ldr	r3, [r7, #0]
 8000582:	689a      	ldr	r2, [r3, #8]
 8000584:	69fb      	ldr	r3, [r7, #28]
 8000586:	005b      	lsls	r3, r3, #1
 8000588:	fa02 f303 	lsl.w	r3, r2, r3
 800058c:	69ba      	ldr	r2, [r7, #24]
 800058e:	4313      	orrs	r3, r2
 8000590:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	69ba      	ldr	r2, [r7, #24]
 8000596:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000598:	683b      	ldr	r3, [r7, #0]
 800059a:	685b      	ldr	r3, [r3, #4]
 800059c:	2b02      	cmp	r3, #2
 800059e:	d003      	beq.n	80005a8 <HAL_GPIO_Init+0xfc>
 80005a0:	683b      	ldr	r3, [r7, #0]
 80005a2:	685b      	ldr	r3, [r3, #4]
 80005a4:	2b12      	cmp	r3, #18
 80005a6:	d123      	bne.n	80005f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80005a8:	69fb      	ldr	r3, [r7, #28]
 80005aa:	08da      	lsrs	r2, r3, #3
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	3208      	adds	r2, #8
 80005b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80005b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80005b6:	69fb      	ldr	r3, [r7, #28]
 80005b8:	f003 0307 	and.w	r3, r3, #7
 80005bc:	009b      	lsls	r3, r3, #2
 80005be:	220f      	movs	r2, #15
 80005c0:	fa02 f303 	lsl.w	r3, r2, r3
 80005c4:	43db      	mvns	r3, r3
 80005c6:	69ba      	ldr	r2, [r7, #24]
 80005c8:	4013      	ands	r3, r2
 80005ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80005cc:	683b      	ldr	r3, [r7, #0]
 80005ce:	691a      	ldr	r2, [r3, #16]
 80005d0:	69fb      	ldr	r3, [r7, #28]
 80005d2:	f003 0307 	and.w	r3, r3, #7
 80005d6:	009b      	lsls	r3, r3, #2
 80005d8:	fa02 f303 	lsl.w	r3, r2, r3
 80005dc:	69ba      	ldr	r2, [r7, #24]
 80005de:	4313      	orrs	r3, r2
 80005e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80005e2:	69fb      	ldr	r3, [r7, #28]
 80005e4:	08da      	lsrs	r2, r3, #3
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	3208      	adds	r2, #8
 80005ea:	69b9      	ldr	r1, [r7, #24]
 80005ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80005f6:	69fb      	ldr	r3, [r7, #28]
 80005f8:	005b      	lsls	r3, r3, #1
 80005fa:	2203      	movs	r2, #3
 80005fc:	fa02 f303 	lsl.w	r3, r2, r3
 8000600:	43db      	mvns	r3, r3
 8000602:	69ba      	ldr	r2, [r7, #24]
 8000604:	4013      	ands	r3, r2
 8000606:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000608:	683b      	ldr	r3, [r7, #0]
 800060a:	685b      	ldr	r3, [r3, #4]
 800060c:	f003 0203 	and.w	r2, r3, #3
 8000610:	69fb      	ldr	r3, [r7, #28]
 8000612:	005b      	lsls	r3, r3, #1
 8000614:	fa02 f303 	lsl.w	r3, r2, r3
 8000618:	69ba      	ldr	r2, [r7, #24]
 800061a:	4313      	orrs	r3, r2
 800061c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	69ba      	ldr	r2, [r7, #24]
 8000622:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000624:	683b      	ldr	r3, [r7, #0]
 8000626:	685b      	ldr	r3, [r3, #4]
 8000628:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800062c:	2b00      	cmp	r3, #0
 800062e:	f000 80a2 	beq.w	8000776 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000632:	2300      	movs	r3, #0
 8000634:	60fb      	str	r3, [r7, #12]
 8000636:	4b57      	ldr	r3, [pc, #348]	; (8000794 <HAL_GPIO_Init+0x2e8>)
 8000638:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800063a:	4a56      	ldr	r2, [pc, #344]	; (8000794 <HAL_GPIO_Init+0x2e8>)
 800063c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000640:	6453      	str	r3, [r2, #68]	; 0x44
 8000642:	4b54      	ldr	r3, [pc, #336]	; (8000794 <HAL_GPIO_Init+0x2e8>)
 8000644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000646:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800064a:	60fb      	str	r3, [r7, #12]
 800064c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800064e:	4a52      	ldr	r2, [pc, #328]	; (8000798 <HAL_GPIO_Init+0x2ec>)
 8000650:	69fb      	ldr	r3, [r7, #28]
 8000652:	089b      	lsrs	r3, r3, #2
 8000654:	3302      	adds	r3, #2
 8000656:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800065a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800065c:	69fb      	ldr	r3, [r7, #28]
 800065e:	f003 0303 	and.w	r3, r3, #3
 8000662:	009b      	lsls	r3, r3, #2
 8000664:	220f      	movs	r2, #15
 8000666:	fa02 f303 	lsl.w	r3, r2, r3
 800066a:	43db      	mvns	r3, r3
 800066c:	69ba      	ldr	r2, [r7, #24]
 800066e:	4013      	ands	r3, r2
 8000670:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	4a49      	ldr	r2, [pc, #292]	; (800079c <HAL_GPIO_Init+0x2f0>)
 8000676:	4293      	cmp	r3, r2
 8000678:	d019      	beq.n	80006ae <HAL_GPIO_Init+0x202>
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	4a48      	ldr	r2, [pc, #288]	; (80007a0 <HAL_GPIO_Init+0x2f4>)
 800067e:	4293      	cmp	r3, r2
 8000680:	d013      	beq.n	80006aa <HAL_GPIO_Init+0x1fe>
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	4a47      	ldr	r2, [pc, #284]	; (80007a4 <HAL_GPIO_Init+0x2f8>)
 8000686:	4293      	cmp	r3, r2
 8000688:	d00d      	beq.n	80006a6 <HAL_GPIO_Init+0x1fa>
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	4a46      	ldr	r2, [pc, #280]	; (80007a8 <HAL_GPIO_Init+0x2fc>)
 800068e:	4293      	cmp	r3, r2
 8000690:	d007      	beq.n	80006a2 <HAL_GPIO_Init+0x1f6>
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	4a45      	ldr	r2, [pc, #276]	; (80007ac <HAL_GPIO_Init+0x300>)
 8000696:	4293      	cmp	r3, r2
 8000698:	d101      	bne.n	800069e <HAL_GPIO_Init+0x1f2>
 800069a:	2304      	movs	r3, #4
 800069c:	e008      	b.n	80006b0 <HAL_GPIO_Init+0x204>
 800069e:	2307      	movs	r3, #7
 80006a0:	e006      	b.n	80006b0 <HAL_GPIO_Init+0x204>
 80006a2:	2303      	movs	r3, #3
 80006a4:	e004      	b.n	80006b0 <HAL_GPIO_Init+0x204>
 80006a6:	2302      	movs	r3, #2
 80006a8:	e002      	b.n	80006b0 <HAL_GPIO_Init+0x204>
 80006aa:	2301      	movs	r3, #1
 80006ac:	e000      	b.n	80006b0 <HAL_GPIO_Init+0x204>
 80006ae:	2300      	movs	r3, #0
 80006b0:	69fa      	ldr	r2, [r7, #28]
 80006b2:	f002 0203 	and.w	r2, r2, #3
 80006b6:	0092      	lsls	r2, r2, #2
 80006b8:	4093      	lsls	r3, r2
 80006ba:	69ba      	ldr	r2, [r7, #24]
 80006bc:	4313      	orrs	r3, r2
 80006be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80006c0:	4935      	ldr	r1, [pc, #212]	; (8000798 <HAL_GPIO_Init+0x2ec>)
 80006c2:	69fb      	ldr	r3, [r7, #28]
 80006c4:	089b      	lsrs	r3, r3, #2
 80006c6:	3302      	adds	r3, #2
 80006c8:	69ba      	ldr	r2, [r7, #24]
 80006ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80006ce:	4b38      	ldr	r3, [pc, #224]	; (80007b0 <HAL_GPIO_Init+0x304>)
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80006d4:	693b      	ldr	r3, [r7, #16]
 80006d6:	43db      	mvns	r3, r3
 80006d8:	69ba      	ldr	r2, [r7, #24]
 80006da:	4013      	ands	r3, r2
 80006dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80006de:	683b      	ldr	r3, [r7, #0]
 80006e0:	685b      	ldr	r3, [r3, #4]
 80006e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d003      	beq.n	80006f2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80006ea:	69ba      	ldr	r2, [r7, #24]
 80006ec:	693b      	ldr	r3, [r7, #16]
 80006ee:	4313      	orrs	r3, r2
 80006f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80006f2:	4a2f      	ldr	r2, [pc, #188]	; (80007b0 <HAL_GPIO_Init+0x304>)
 80006f4:	69bb      	ldr	r3, [r7, #24]
 80006f6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80006f8:	4b2d      	ldr	r3, [pc, #180]	; (80007b0 <HAL_GPIO_Init+0x304>)
 80006fa:	685b      	ldr	r3, [r3, #4]
 80006fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80006fe:	693b      	ldr	r3, [r7, #16]
 8000700:	43db      	mvns	r3, r3
 8000702:	69ba      	ldr	r2, [r7, #24]
 8000704:	4013      	ands	r3, r2
 8000706:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000708:	683b      	ldr	r3, [r7, #0]
 800070a:	685b      	ldr	r3, [r3, #4]
 800070c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000710:	2b00      	cmp	r3, #0
 8000712:	d003      	beq.n	800071c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000714:	69ba      	ldr	r2, [r7, #24]
 8000716:	693b      	ldr	r3, [r7, #16]
 8000718:	4313      	orrs	r3, r2
 800071a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800071c:	4a24      	ldr	r2, [pc, #144]	; (80007b0 <HAL_GPIO_Init+0x304>)
 800071e:	69bb      	ldr	r3, [r7, #24]
 8000720:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000722:	4b23      	ldr	r3, [pc, #140]	; (80007b0 <HAL_GPIO_Init+0x304>)
 8000724:	689b      	ldr	r3, [r3, #8]
 8000726:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000728:	693b      	ldr	r3, [r7, #16]
 800072a:	43db      	mvns	r3, r3
 800072c:	69ba      	ldr	r2, [r7, #24]
 800072e:	4013      	ands	r3, r2
 8000730:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000732:	683b      	ldr	r3, [r7, #0]
 8000734:	685b      	ldr	r3, [r3, #4]
 8000736:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800073a:	2b00      	cmp	r3, #0
 800073c:	d003      	beq.n	8000746 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800073e:	69ba      	ldr	r2, [r7, #24]
 8000740:	693b      	ldr	r3, [r7, #16]
 8000742:	4313      	orrs	r3, r2
 8000744:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000746:	4a1a      	ldr	r2, [pc, #104]	; (80007b0 <HAL_GPIO_Init+0x304>)
 8000748:	69bb      	ldr	r3, [r7, #24]
 800074a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800074c:	4b18      	ldr	r3, [pc, #96]	; (80007b0 <HAL_GPIO_Init+0x304>)
 800074e:	68db      	ldr	r3, [r3, #12]
 8000750:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000752:	693b      	ldr	r3, [r7, #16]
 8000754:	43db      	mvns	r3, r3
 8000756:	69ba      	ldr	r2, [r7, #24]
 8000758:	4013      	ands	r3, r2
 800075a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800075c:	683b      	ldr	r3, [r7, #0]
 800075e:	685b      	ldr	r3, [r3, #4]
 8000760:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000764:	2b00      	cmp	r3, #0
 8000766:	d003      	beq.n	8000770 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8000768:	69ba      	ldr	r2, [r7, #24]
 800076a:	693b      	ldr	r3, [r7, #16]
 800076c:	4313      	orrs	r3, r2
 800076e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000770:	4a0f      	ldr	r2, [pc, #60]	; (80007b0 <HAL_GPIO_Init+0x304>)
 8000772:	69bb      	ldr	r3, [r7, #24]
 8000774:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000776:	69fb      	ldr	r3, [r7, #28]
 8000778:	3301      	adds	r3, #1
 800077a:	61fb      	str	r3, [r7, #28]
 800077c:	69fb      	ldr	r3, [r7, #28]
 800077e:	2b0f      	cmp	r3, #15
 8000780:	f67f aea2 	bls.w	80004c8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000784:	bf00      	nop
 8000786:	bf00      	nop
 8000788:	3724      	adds	r7, #36	; 0x24
 800078a:	46bd      	mov	sp, r7
 800078c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	40023800 	.word	0x40023800
 8000798:	40013800 	.word	0x40013800
 800079c:	40020000 	.word	0x40020000
 80007a0:	40020400 	.word	0x40020400
 80007a4:	40020800 	.word	0x40020800
 80007a8:	40020c00 	.word	0x40020c00
 80007ac:	40021000 	.word	0x40021000
 80007b0:	40013c00 	.word	0x40013c00

080007b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b082      	sub	sp, #8
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d101      	bne.n	80007c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80007c2:	2301      	movs	r3, #1
 80007c4:	e01d      	b.n	8000802 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80007cc:	b2db      	uxtb	r3, r3
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d106      	bne.n	80007e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	2200      	movs	r2, #0
 80007d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80007da:	6878      	ldr	r0, [r7, #4]
 80007dc:	f000 f815 	bl	800080a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	2202      	movs	r2, #2
 80007e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	681a      	ldr	r2, [r3, #0]
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	3304      	adds	r3, #4
 80007f0:	4619      	mov	r1, r3
 80007f2:	4610      	mov	r0, r2
 80007f4:	f000 f8da 	bl	80009ac <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	2201      	movs	r2, #1
 80007fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8000800:	2300      	movs	r3, #0
}
 8000802:	4618      	mov	r0, r3
 8000804:	3708      	adds	r7, #8
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}

0800080a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800080a:	b480      	push	{r7}
 800080c:	b083      	sub	sp, #12
 800080e:	af00      	add	r7, sp, #0
 8000810:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8000812:	bf00      	nop
 8000814:	370c      	adds	r7, #12
 8000816:	46bd      	mov	sp, r7
 8000818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081c:	4770      	bx	lr

0800081e <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800081e:	b580      	push	{r7, lr}
 8000820:	b082      	sub	sp, #8
 8000822:	af00      	add	r7, sp, #0
 8000824:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	2b00      	cmp	r3, #0
 800082a:	d101      	bne.n	8000830 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800082c:	2301      	movs	r3, #1
 800082e:	e01d      	b.n	800086c <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000836:	b2db      	uxtb	r3, r3
 8000838:	2b00      	cmp	r3, #0
 800083a:	d106      	bne.n	800084a <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	2200      	movs	r2, #0
 8000840:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8000844:	6878      	ldr	r0, [r7, #4]
 8000846:	f000 f815 	bl	8000874 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	2202      	movs	r2, #2
 800084e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	681a      	ldr	r2, [r3, #0]
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	3304      	adds	r3, #4
 800085a:	4619      	mov	r1, r3
 800085c:	4610      	mov	r0, r2
 800085e:	f000 f8a5 	bl	80009ac <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	2201      	movs	r2, #1
 8000866:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800086a:	2300      	movs	r3, #0
}
 800086c:	4618      	mov	r0, r3
 800086e:	3708      	adds	r7, #8
 8000870:	46bd      	mov	sp, r7
 8000872:	bd80      	pop	{r7, pc}

08000874 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8000874:	b480      	push	{r7}
 8000876:	b083      	sub	sp, #12
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800087c:	bf00      	nop
 800087e:	370c      	adds	r7, #12
 8000880:	46bd      	mov	sp, r7
 8000882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000886:	4770      	bx	lr

08000888 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b084      	sub	sp, #16
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
 8000890:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	2201      	movs	r2, #1
 8000898:	6839      	ldr	r1, [r7, #0]
 800089a:	4618      	mov	r0, r3
 800089c:	f000 fa92 	bl	8000dc4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	4a10      	ldr	r2, [pc, #64]	; (80008e8 <HAL_TIM_OC_Start+0x60>)
 80008a6:	4293      	cmp	r3, r2
 80008a8:	d107      	bne.n	80008ba <HAL_TIM_OC_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80008b8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	689b      	ldr	r3, [r3, #8]
 80008c0:	f003 0307 	and.w	r3, r3, #7
 80008c4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	2b06      	cmp	r3, #6
 80008ca:	d007      	beq.n	80008dc <HAL_TIM_OC_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	681a      	ldr	r2, [r3, #0]
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	f042 0201 	orr.w	r2, r2, #1
 80008da:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80008dc:	2300      	movs	r3, #0
}
 80008de:	4618      	mov	r0, r3
 80008e0:	3710      	adds	r7, #16
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	40010000 	.word	0x40010000

080008ec <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b084      	sub	sp, #16
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	60f8      	str	r0, [r7, #12]
 80008f4:	60b9      	str	r1, [r7, #8]
 80008f6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80008fe:	2b01      	cmp	r3, #1
 8000900:	d101      	bne.n	8000906 <HAL_TIM_OC_ConfigChannel+0x1a>
 8000902:	2302      	movs	r3, #2
 8000904:	e04e      	b.n	80009a4 <HAL_TIM_OC_ConfigChannel+0xb8>
 8000906:	68fb      	ldr	r3, [r7, #12]
 8000908:	2201      	movs	r2, #1
 800090a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800090e:	68fb      	ldr	r3, [r7, #12]
 8000910:	2202      	movs	r2, #2
 8000912:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	2b0c      	cmp	r3, #12
 800091a:	d839      	bhi.n	8000990 <HAL_TIM_OC_ConfigChannel+0xa4>
 800091c:	a201      	add	r2, pc, #4	; (adr r2, 8000924 <HAL_TIM_OC_ConfigChannel+0x38>)
 800091e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000922:	bf00      	nop
 8000924:	08000959 	.word	0x08000959
 8000928:	08000991 	.word	0x08000991
 800092c:	08000991 	.word	0x08000991
 8000930:	08000991 	.word	0x08000991
 8000934:	08000967 	.word	0x08000967
 8000938:	08000991 	.word	0x08000991
 800093c:	08000991 	.word	0x08000991
 8000940:	08000991 	.word	0x08000991
 8000944:	08000975 	.word	0x08000975
 8000948:	08000991 	.word	0x08000991
 800094c:	08000991 	.word	0x08000991
 8000950:	08000991 	.word	0x08000991
 8000954:	08000983 	.word	0x08000983
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	68b9      	ldr	r1, [r7, #8]
 800095e:	4618      	mov	r0, r3
 8000960:	f000 f8a4 	bl	8000aac <TIM_OC1_SetConfig>
      break;
 8000964:	e015      	b.n	8000992 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	68b9      	ldr	r1, [r7, #8]
 800096c:	4618      	mov	r0, r3
 800096e:	f000 f903 	bl	8000b78 <TIM_OC2_SetConfig>
      break;
 8000972:	e00e      	b.n	8000992 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	68b9      	ldr	r1, [r7, #8]
 800097a:	4618      	mov	r0, r3
 800097c:	f000 f968 	bl	8000c50 <TIM_OC3_SetConfig>
      break;
 8000980:	e007      	b.n	8000992 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8000982:	68fb      	ldr	r3, [r7, #12]
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	68b9      	ldr	r1, [r7, #8]
 8000988:	4618      	mov	r0, r3
 800098a:	f000 f9cb 	bl	8000d24 <TIM_OC4_SetConfig>
      break;
 800098e:	e000      	b.n	8000992 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 8000990:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	2201      	movs	r2, #1
 8000996:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	2200      	movs	r2, #0
 800099e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80009a2:	2300      	movs	r3, #0
}
 80009a4:	4618      	mov	r0, r3
 80009a6:	3710      	adds	r7, #16
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}

080009ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80009ac:	b480      	push	{r7}
 80009ae:	b085      	sub	sp, #20
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
 80009b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	4a34      	ldr	r2, [pc, #208]	; (8000a90 <TIM_Base_SetConfig+0xe4>)
 80009c0:	4293      	cmp	r3, r2
 80009c2:	d00f      	beq.n	80009e4 <TIM_Base_SetConfig+0x38>
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80009ca:	d00b      	beq.n	80009e4 <TIM_Base_SetConfig+0x38>
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	4a31      	ldr	r2, [pc, #196]	; (8000a94 <TIM_Base_SetConfig+0xe8>)
 80009d0:	4293      	cmp	r3, r2
 80009d2:	d007      	beq.n	80009e4 <TIM_Base_SetConfig+0x38>
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	4a30      	ldr	r2, [pc, #192]	; (8000a98 <TIM_Base_SetConfig+0xec>)
 80009d8:	4293      	cmp	r3, r2
 80009da:	d003      	beq.n	80009e4 <TIM_Base_SetConfig+0x38>
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	4a2f      	ldr	r2, [pc, #188]	; (8000a9c <TIM_Base_SetConfig+0xf0>)
 80009e0:	4293      	cmp	r3, r2
 80009e2:	d108      	bne.n	80009f6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80009ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	685b      	ldr	r3, [r3, #4]
 80009f0:	68fa      	ldr	r2, [r7, #12]
 80009f2:	4313      	orrs	r3, r2
 80009f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	4a25      	ldr	r2, [pc, #148]	; (8000a90 <TIM_Base_SetConfig+0xe4>)
 80009fa:	4293      	cmp	r3, r2
 80009fc:	d01b      	beq.n	8000a36 <TIM_Base_SetConfig+0x8a>
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000a04:	d017      	beq.n	8000a36 <TIM_Base_SetConfig+0x8a>
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	4a22      	ldr	r2, [pc, #136]	; (8000a94 <TIM_Base_SetConfig+0xe8>)
 8000a0a:	4293      	cmp	r3, r2
 8000a0c:	d013      	beq.n	8000a36 <TIM_Base_SetConfig+0x8a>
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	4a21      	ldr	r2, [pc, #132]	; (8000a98 <TIM_Base_SetConfig+0xec>)
 8000a12:	4293      	cmp	r3, r2
 8000a14:	d00f      	beq.n	8000a36 <TIM_Base_SetConfig+0x8a>
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	4a20      	ldr	r2, [pc, #128]	; (8000a9c <TIM_Base_SetConfig+0xf0>)
 8000a1a:	4293      	cmp	r3, r2
 8000a1c:	d00b      	beq.n	8000a36 <TIM_Base_SetConfig+0x8a>
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	4a1f      	ldr	r2, [pc, #124]	; (8000aa0 <TIM_Base_SetConfig+0xf4>)
 8000a22:	4293      	cmp	r3, r2
 8000a24:	d007      	beq.n	8000a36 <TIM_Base_SetConfig+0x8a>
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	4a1e      	ldr	r2, [pc, #120]	; (8000aa4 <TIM_Base_SetConfig+0xf8>)
 8000a2a:	4293      	cmp	r3, r2
 8000a2c:	d003      	beq.n	8000a36 <TIM_Base_SetConfig+0x8a>
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	4a1d      	ldr	r2, [pc, #116]	; (8000aa8 <TIM_Base_SetConfig+0xfc>)
 8000a32:	4293      	cmp	r3, r2
 8000a34:	d108      	bne.n	8000a48 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000a3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	68db      	ldr	r3, [r3, #12]
 8000a42:	68fa      	ldr	r2, [r7, #12]
 8000a44:	4313      	orrs	r3, r2
 8000a46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	695b      	ldr	r3, [r3, #20]
 8000a52:	4313      	orrs	r3, r2
 8000a54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	68fa      	ldr	r2, [r7, #12]
 8000a5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	689a      	ldr	r2, [r3, #8]
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8000a64:	683b      	ldr	r3, [r7, #0]
 8000a66:	681a      	ldr	r2, [r3, #0]
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	4a08      	ldr	r2, [pc, #32]	; (8000a90 <TIM_Base_SetConfig+0xe4>)
 8000a70:	4293      	cmp	r3, r2
 8000a72:	d103      	bne.n	8000a7c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	691a      	ldr	r2, [r3, #16]
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	2201      	movs	r2, #1
 8000a80:	615a      	str	r2, [r3, #20]
}
 8000a82:	bf00      	nop
 8000a84:	3714      	adds	r7, #20
 8000a86:	46bd      	mov	sp, r7
 8000a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8c:	4770      	bx	lr
 8000a8e:	bf00      	nop
 8000a90:	40010000 	.word	0x40010000
 8000a94:	40000400 	.word	0x40000400
 8000a98:	40000800 	.word	0x40000800
 8000a9c:	40000c00 	.word	0x40000c00
 8000aa0:	40014000 	.word	0x40014000
 8000aa4:	40014400 	.word	0x40014400
 8000aa8:	40014800 	.word	0x40014800

08000aac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8000aac:	b480      	push	{r7}
 8000aae:	b087      	sub	sp, #28
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
 8000ab4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	6a1b      	ldr	r3, [r3, #32]
 8000aba:	f023 0201 	bic.w	r2, r3, #1
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	6a1b      	ldr	r3, [r3, #32]
 8000ac6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	685b      	ldr	r3, [r3, #4]
 8000acc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	699b      	ldr	r3, [r3, #24]
 8000ad2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000ada:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8000adc:	68fb      	ldr	r3, [r7, #12]
 8000ade:	f023 0303 	bic.w	r3, r3, #3
 8000ae2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	68fa      	ldr	r2, [r7, #12]
 8000aea:	4313      	orrs	r3, r2
 8000aec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8000aee:	697b      	ldr	r3, [r7, #20]
 8000af0:	f023 0302 	bic.w	r3, r3, #2
 8000af4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	689b      	ldr	r3, [r3, #8]
 8000afa:	697a      	ldr	r2, [r7, #20]
 8000afc:	4313      	orrs	r3, r2
 8000afe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	4a1c      	ldr	r2, [pc, #112]	; (8000b74 <TIM_OC1_SetConfig+0xc8>)
 8000b04:	4293      	cmp	r3, r2
 8000b06:	d10c      	bne.n	8000b22 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	f023 0308 	bic.w	r3, r3, #8
 8000b0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8000b10:	683b      	ldr	r3, [r7, #0]
 8000b12:	68db      	ldr	r3, [r3, #12]
 8000b14:	697a      	ldr	r2, [r7, #20]
 8000b16:	4313      	orrs	r3, r2
 8000b18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8000b1a:	697b      	ldr	r3, [r7, #20]
 8000b1c:	f023 0304 	bic.w	r3, r3, #4
 8000b20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	4a13      	ldr	r2, [pc, #76]	; (8000b74 <TIM_OC1_SetConfig+0xc8>)
 8000b26:	4293      	cmp	r3, r2
 8000b28:	d111      	bne.n	8000b4e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8000b2a:	693b      	ldr	r3, [r7, #16]
 8000b2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000b30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8000b32:	693b      	ldr	r3, [r7, #16]
 8000b34:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000b38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8000b3a:	683b      	ldr	r3, [r7, #0]
 8000b3c:	695b      	ldr	r3, [r3, #20]
 8000b3e:	693a      	ldr	r2, [r7, #16]
 8000b40:	4313      	orrs	r3, r2
 8000b42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	699b      	ldr	r3, [r3, #24]
 8000b48:	693a      	ldr	r2, [r7, #16]
 8000b4a:	4313      	orrs	r3, r2
 8000b4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	693a      	ldr	r2, [r7, #16]
 8000b52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	68fa      	ldr	r2, [r7, #12]
 8000b58:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8000b5a:	683b      	ldr	r3, [r7, #0]
 8000b5c:	685a      	ldr	r2, [r3, #4]
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	697a      	ldr	r2, [r7, #20]
 8000b66:	621a      	str	r2, [r3, #32]
}
 8000b68:	bf00      	nop
 8000b6a:	371c      	adds	r7, #28
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b72:	4770      	bx	lr
 8000b74:	40010000 	.word	0x40010000

08000b78 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b087      	sub	sp, #28
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
 8000b80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	6a1b      	ldr	r3, [r3, #32]
 8000b86:	f023 0210 	bic.w	r2, r3, #16
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	6a1b      	ldr	r3, [r3, #32]
 8000b92:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	685b      	ldr	r3, [r3, #4]
 8000b98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	699b      	ldr	r3, [r3, #24]
 8000b9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000ba6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000bae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	021b      	lsls	r3, r3, #8
 8000bb6:	68fa      	ldr	r2, [r7, #12]
 8000bb8:	4313      	orrs	r3, r2
 8000bba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8000bbc:	697b      	ldr	r3, [r7, #20]
 8000bbe:	f023 0320 	bic.w	r3, r3, #32
 8000bc2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	689b      	ldr	r3, [r3, #8]
 8000bc8:	011b      	lsls	r3, r3, #4
 8000bca:	697a      	ldr	r2, [r7, #20]
 8000bcc:	4313      	orrs	r3, r2
 8000bce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	4a1e      	ldr	r2, [pc, #120]	; (8000c4c <TIM_OC2_SetConfig+0xd4>)
 8000bd4:	4293      	cmp	r3, r2
 8000bd6:	d10d      	bne.n	8000bf4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000bde:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	68db      	ldr	r3, [r3, #12]
 8000be4:	011b      	lsls	r3, r3, #4
 8000be6:	697a      	ldr	r2, [r7, #20]
 8000be8:	4313      	orrs	r3, r2
 8000bea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8000bec:	697b      	ldr	r3, [r7, #20]
 8000bee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000bf2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	4a15      	ldr	r2, [pc, #84]	; (8000c4c <TIM_OC2_SetConfig+0xd4>)
 8000bf8:	4293      	cmp	r3, r2
 8000bfa:	d113      	bne.n	8000c24 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8000bfc:	693b      	ldr	r3, [r7, #16]
 8000bfe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000c02:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8000c04:	693b      	ldr	r3, [r7, #16]
 8000c06:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000c0a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8000c0c:	683b      	ldr	r3, [r7, #0]
 8000c0e:	695b      	ldr	r3, [r3, #20]
 8000c10:	009b      	lsls	r3, r3, #2
 8000c12:	693a      	ldr	r2, [r7, #16]
 8000c14:	4313      	orrs	r3, r2
 8000c16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	699b      	ldr	r3, [r3, #24]
 8000c1c:	009b      	lsls	r3, r3, #2
 8000c1e:	693a      	ldr	r2, [r7, #16]
 8000c20:	4313      	orrs	r3, r2
 8000c22:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	693a      	ldr	r2, [r7, #16]
 8000c28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	68fa      	ldr	r2, [r7, #12]
 8000c2e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8000c30:	683b      	ldr	r3, [r7, #0]
 8000c32:	685a      	ldr	r2, [r3, #4]
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	697a      	ldr	r2, [r7, #20]
 8000c3c:	621a      	str	r2, [r3, #32]
}
 8000c3e:	bf00      	nop
 8000c40:	371c      	adds	r7, #28
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop
 8000c4c:	40010000 	.word	0x40010000

08000c50 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b087      	sub	sp, #28
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
 8000c58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	6a1b      	ldr	r3, [r3, #32]
 8000c5e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	6a1b      	ldr	r3, [r3, #32]
 8000c6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	685b      	ldr	r3, [r3, #4]
 8000c70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	69db      	ldr	r3, [r3, #28]
 8000c76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000c7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	f023 0303 	bic.w	r3, r3, #3
 8000c86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	68fa      	ldr	r2, [r7, #12]
 8000c8e:	4313      	orrs	r3, r2
 8000c90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8000c92:	697b      	ldr	r3, [r7, #20]
 8000c94:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000c98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	689b      	ldr	r3, [r3, #8]
 8000c9e:	021b      	lsls	r3, r3, #8
 8000ca0:	697a      	ldr	r2, [r7, #20]
 8000ca2:	4313      	orrs	r3, r2
 8000ca4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	4a1d      	ldr	r2, [pc, #116]	; (8000d20 <TIM_OC3_SetConfig+0xd0>)
 8000caa:	4293      	cmp	r3, r2
 8000cac:	d10d      	bne.n	8000cca <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8000cae:	697b      	ldr	r3, [r7, #20]
 8000cb0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000cb4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8000cb6:	683b      	ldr	r3, [r7, #0]
 8000cb8:	68db      	ldr	r3, [r3, #12]
 8000cba:	021b      	lsls	r3, r3, #8
 8000cbc:	697a      	ldr	r2, [r7, #20]
 8000cbe:	4313      	orrs	r3, r2
 8000cc0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8000cc2:	697b      	ldr	r3, [r7, #20]
 8000cc4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000cc8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	4a14      	ldr	r2, [pc, #80]	; (8000d20 <TIM_OC3_SetConfig+0xd0>)
 8000cce:	4293      	cmp	r3, r2
 8000cd0:	d113      	bne.n	8000cfa <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8000cd2:	693b      	ldr	r3, [r7, #16]
 8000cd4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000cd8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8000cda:	693b      	ldr	r3, [r7, #16]
 8000cdc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000ce0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8000ce2:	683b      	ldr	r3, [r7, #0]
 8000ce4:	695b      	ldr	r3, [r3, #20]
 8000ce6:	011b      	lsls	r3, r3, #4
 8000ce8:	693a      	ldr	r2, [r7, #16]
 8000cea:	4313      	orrs	r3, r2
 8000cec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	699b      	ldr	r3, [r3, #24]
 8000cf2:	011b      	lsls	r3, r3, #4
 8000cf4:	693a      	ldr	r2, [r7, #16]
 8000cf6:	4313      	orrs	r3, r2
 8000cf8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	693a      	ldr	r2, [r7, #16]
 8000cfe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	68fa      	ldr	r2, [r7, #12]
 8000d04:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8000d06:	683b      	ldr	r3, [r7, #0]
 8000d08:	685a      	ldr	r2, [r3, #4]
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	697a      	ldr	r2, [r7, #20]
 8000d12:	621a      	str	r2, [r3, #32]
}
 8000d14:	bf00      	nop
 8000d16:	371c      	adds	r7, #28
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1e:	4770      	bx	lr
 8000d20:	40010000 	.word	0x40010000

08000d24 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b087      	sub	sp, #28
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
 8000d2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	6a1b      	ldr	r3, [r3, #32]
 8000d32:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	6a1b      	ldr	r3, [r3, #32]
 8000d3e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	685b      	ldr	r3, [r3, #4]
 8000d44:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	69db      	ldr	r3, [r3, #28]
 8000d4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000d52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000d5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	021b      	lsls	r3, r3, #8
 8000d62:	68fa      	ldr	r2, [r7, #12]
 8000d64:	4313      	orrs	r3, r2
 8000d66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8000d68:	693b      	ldr	r3, [r7, #16]
 8000d6a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000d6e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8000d70:	683b      	ldr	r3, [r7, #0]
 8000d72:	689b      	ldr	r3, [r3, #8]
 8000d74:	031b      	lsls	r3, r3, #12
 8000d76:	693a      	ldr	r2, [r7, #16]
 8000d78:	4313      	orrs	r3, r2
 8000d7a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	4a10      	ldr	r2, [pc, #64]	; (8000dc0 <TIM_OC4_SetConfig+0x9c>)
 8000d80:	4293      	cmp	r3, r2
 8000d82:	d109      	bne.n	8000d98 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8000d84:	697b      	ldr	r3, [r7, #20]
 8000d86:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000d8a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	695b      	ldr	r3, [r3, #20]
 8000d90:	019b      	lsls	r3, r3, #6
 8000d92:	697a      	ldr	r2, [r7, #20]
 8000d94:	4313      	orrs	r3, r2
 8000d96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	697a      	ldr	r2, [r7, #20]
 8000d9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	68fa      	ldr	r2, [r7, #12]
 8000da2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	685a      	ldr	r2, [r3, #4]
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	693a      	ldr	r2, [r7, #16]
 8000db0:	621a      	str	r2, [r3, #32]
}
 8000db2:	bf00      	nop
 8000db4:	371c      	adds	r7, #28
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop
 8000dc0:	40010000 	.word	0x40010000

08000dc4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b087      	sub	sp, #28
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	60f8      	str	r0, [r7, #12]
 8000dcc:	60b9      	str	r1, [r7, #8]
 8000dce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8000dd0:	68bb      	ldr	r3, [r7, #8]
 8000dd2:	f003 031f 	and.w	r3, r3, #31
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ddc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	6a1a      	ldr	r2, [r3, #32]
 8000de2:	697b      	ldr	r3, [r7, #20]
 8000de4:	43db      	mvns	r3, r3
 8000de6:	401a      	ands	r2, r3
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	6a1a      	ldr	r2, [r3, #32]
 8000df0:	68bb      	ldr	r3, [r7, #8]
 8000df2:	f003 031f 	and.w	r3, r3, #31
 8000df6:	6879      	ldr	r1, [r7, #4]
 8000df8:	fa01 f303 	lsl.w	r3, r1, r3
 8000dfc:	431a      	orrs	r2, r3
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	621a      	str	r2, [r3, #32]
}
 8000e02:	bf00      	nop
 8000e04:	371c      	adds	r7, #28
 8000e06:	46bd      	mov	sp, r7
 8000e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0c:	4770      	bx	lr
	...

08000e10 <TIMx_Base_Init>:
#include "ky017ledmodule_config.h"

TIM_HandleTypeDef htimxx;

void TIMx_Base_Init(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b082      	sub	sp, #8
 8000e14:	af00      	add	r7, sp, #0
	TIMx_CLK_ENABLE;
 8000e16:	2300      	movs	r3, #0
 8000e18:	607b      	str	r3, [r7, #4]
 8000e1a:	4b12      	ldr	r3, [pc, #72]	; (8000e64 <TIMx_Base_Init+0x54>)
 8000e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e1e:	4a11      	ldr	r2, [pc, #68]	; (8000e64 <TIMx_Base_Init+0x54>)
 8000e20:	f043 0302 	orr.w	r3, r3, #2
 8000e24:	6413      	str	r3, [r2, #64]	; 0x40
 8000e26:	4b0f      	ldr	r3, [pc, #60]	; (8000e64 <TIMx_Base_Init+0x54>)
 8000e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e2a:	f003 0302 	and.w	r3, r3, #2
 8000e2e:	607b      	str	r3, [r7, #4]
 8000e30:	687b      	ldr	r3, [r7, #4]
	htimxx.Instance = TIMx;
 8000e32:	4b0d      	ldr	r3, [pc, #52]	; (8000e68 <TIMx_Base_Init+0x58>)
 8000e34:	4a0d      	ldr	r2, [pc, #52]	; (8000e6c <TIMx_Base_Init+0x5c>)
 8000e36:	601a      	str	r2, [r3, #0]
	htimxx.Init.Prescaler = 16000 - 1;
 8000e38:	4b0b      	ldr	r3, [pc, #44]	; (8000e68 <TIMx_Base_Init+0x58>)
 8000e3a:	f643 627f 	movw	r2, #15999	; 0x3e7f
 8000e3e:	605a      	str	r2, [r3, #4]
	htimxx.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e40:	4b09      	ldr	r3, [pc, #36]	; (8000e68 <TIMx_Base_Init+0x58>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	609a      	str	r2, [r3, #8]
	htimxx.Init.Period = 750-1;
 8000e46:	4b08      	ldr	r3, [pc, #32]	; (8000e68 <TIMx_Base_Init+0x58>)
 8000e48:	f240 22ed 	movw	r2, #749	; 0x2ed
 8000e4c:	60da      	str	r2, [r3, #12]
	htimxx.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e4e:	4b06      	ldr	r3, [pc, #24]	; (8000e68 <TIMx_Base_Init+0x58>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	611a      	str	r2, [r3, #16]
	//htimxx.Channel = TIM_CHANNEL_1; // TIM3 CHANNEL 3 is active.
	//htimxx.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;

	HAL_TIM_Base_Init(&htimxx);
 8000e54:	4804      	ldr	r0, [pc, #16]	; (8000e68 <TIMx_Base_Init+0x58>)
 8000e56:	f7ff fcad 	bl	80007b4 <HAL_TIM_Base_Init>

}
 8000e5a:	bf00      	nop
 8000e5c:	3708      	adds	r7, #8
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	40023800 	.word	0x40023800
 8000e68:	2000002c 	.word	0x2000002c
 8000e6c:	40000400 	.word	0x40000400

08000e70 <TIMx_OC_Init>:
{
	HAL_TIM_Base_Start(&htimxx);
}

void TIMx_OC_Init(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b088      	sub	sp, #32
 8000e74:	af00      	add	r7, sp, #0

	TIMx_Base_Init();
 8000e76:	f7ff ffcb 	bl	8000e10 <TIMx_Base_Init>
	HAL_TIM_OC_Init(&htimxx);
 8000e7a:	4817      	ldr	r0, [pc, #92]	; (8000ed8 <TIMx_OC_Init+0x68>)
 8000e7c:	f7ff fccf 	bl	800081e <HAL_TIM_OC_Init>

	TIM_OC_InitTypeDef sConfig = {0};
 8000e80:	1d3b      	adds	r3, r7, #4
 8000e82:	2200      	movs	r2, #0
 8000e84:	601a      	str	r2, [r3, #0]
 8000e86:	605a      	str	r2, [r3, #4]
 8000e88:	609a      	str	r2, [r3, #8]
 8000e8a:	60da      	str	r2, [r3, #12]
 8000e8c:	611a      	str	r2, [r3, #16]
 8000e8e:	615a      	str	r2, [r3, #20]
 8000e90:	619a      	str	r2, [r3, #24]

	sConfig.OCMode = TIM_OCMODE_TOGGLE;
 8000e92:	2330      	movs	r3, #48	; 0x30
 8000e94:	607b      	str	r3, [r7, #4]
	sConfig.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e96:	2300      	movs	r3, #0
 8000e98:	60fb      	str	r3, [r7, #12]
	sConfig.Pulse = 250-1;
 8000e9a:	23f9      	movs	r3, #249	; 0xf9
 8000e9c:	60bb      	str	r3, [r7, #8]

	HAL_TIM_OC_ConfigChannel(&htimxx, &sConfig, TIM_CHANNEL_1);
 8000e9e:	1d3b      	adds	r3, r7, #4
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	480c      	ldr	r0, [pc, #48]	; (8000ed8 <TIMx_OC_Init+0x68>)
 8000ea6:	f7ff fd21 	bl	80008ec <HAL_TIM_OC_ConfigChannel>

	sConfig.Pulse = 500-1;
 8000eaa:	f240 13f3 	movw	r3, #499	; 0x1f3
 8000eae:	60bb      	str	r3, [r7, #8]
	HAL_TIM_OC_ConfigChannel(&htimxx, &sConfig, TIM_CHANNEL_2);
 8000eb0:	1d3b      	adds	r3, r7, #4
 8000eb2:	2204      	movs	r2, #4
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	4808      	ldr	r0, [pc, #32]	; (8000ed8 <TIMx_OC_Init+0x68>)
 8000eb8:	f7ff fd18 	bl	80008ec <HAL_TIM_OC_ConfigChannel>

	sConfig.Pulse = 750-1;
 8000ebc:	f240 23ed 	movw	r3, #749	; 0x2ed
 8000ec0:	60bb      	str	r3, [r7, #8]
	HAL_TIM_OC_ConfigChannel(&htimxx, &sConfig, TIM_CHANNEL_3);
 8000ec2:	1d3b      	adds	r3, r7, #4
 8000ec4:	2208      	movs	r2, #8
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	4803      	ldr	r0, [pc, #12]	; (8000ed8 <TIMx_OC_Init+0x68>)
 8000eca:	f7ff fd0f 	bl	80008ec <HAL_TIM_OC_ConfigChannel>
}
 8000ece:	bf00      	nop
 8000ed0:	3720      	adds	r7, #32
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	2000002c 	.word	0x2000002c

08000edc <TIMx_OC_Start>:

void TIMx_OC_Start(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
	HAL_TIM_OC_Start(&htimxx, TIM_CHANNEL_1);
 8000ee0:	2100      	movs	r1, #0
 8000ee2:	4806      	ldr	r0, [pc, #24]	; (8000efc <TIMx_OC_Start+0x20>)
 8000ee4:	f7ff fcd0 	bl	8000888 <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htimxx, TIM_CHANNEL_2);
 8000ee8:	2104      	movs	r1, #4
 8000eea:	4804      	ldr	r0, [pc, #16]	; (8000efc <TIMx_OC_Start+0x20>)
 8000eec:	f7ff fccc 	bl	8000888 <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htimxx, TIM_CHANNEL_3);
 8000ef0:	2108      	movs	r1, #8
 8000ef2:	4802      	ldr	r0, [pc, #8]	; (8000efc <TIMx_OC_Start+0x20>)
 8000ef4:	f7ff fcc8 	bl	8000888 <HAL_TIM_OC_Start>
}
 8000ef8:	bf00      	nop
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	2000002c 	.word	0x2000002c

08000f00 <KY017_Module_Init>:
#include "ky017ledmodule_config.h"

const uint16_t KY017_LED_PINS[] = {RED_LED,GREEN_LED,BLUE_LED};

void KY017_Module_Init(uint16_t Pin)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b088      	sub	sp, #32
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	4603      	mov	r3, r0
 8000f08:	80fb      	strh	r3, [r7, #6]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	60bb      	str	r3, [r7, #8]
 8000f0e:	4b14      	ldr	r3, [pc, #80]	; (8000f60 <KY017_Module_Init+0x60>)
 8000f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f12:	4a13      	ldr	r2, [pc, #76]	; (8000f60 <KY017_Module_Init+0x60>)
 8000f14:	f043 0301 	orr.w	r3, r3, #1
 8000f18:	6313      	str	r3, [r2, #48]	; 0x30
 8000f1a:	4b11      	ldr	r3, [pc, #68]	; (8000f60 <KY017_Module_Init+0x60>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1e:	f003 0301 	and.w	r3, r3, #1
 8000f22:	60bb      	str	r3, [r7, #8]
 8000f24:	68bb      	ldr	r3, [r7, #8]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f26:	f107 030c 	add.w	r3, r7, #12
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	601a      	str	r2, [r3, #0]
 8000f2e:	605a      	str	r2, [r3, #4]
 8000f30:	609a      	str	r2, [r3, #8]
 8000f32:	60da      	str	r2, [r3, #12]
 8000f34:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f36:	2302      	movs	r3, #2
 8000f38:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000f3e:	2302      	movs	r3, #2
 8000f40:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000f42:	2301      	movs	r3, #1
 8000f44:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pin = Pin;
 8000f46:	88fb      	ldrh	r3, [r7, #6]
 8000f48:	60fb      	str	r3, [r7, #12]

	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f4a:	f107 030c 	add.w	r3, r7, #12
 8000f4e:	4619      	mov	r1, r3
 8000f50:	4804      	ldr	r0, [pc, #16]	; (8000f64 <KY017_Module_Init+0x64>)
 8000f52:	f7ff faab 	bl	80004ac <HAL_GPIO_Init>
}
 8000f56:	bf00      	nop
 8000f58:	3720      	adds	r7, #32
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	40023800 	.word	0x40023800
 8000f64:	40020000 	.word	0x40020000

08000f68 <main>:
void TIMx_Init(void);

TIM_HandleTypeDef htimx;

int main(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0

	// HAL Initialization
	HAL_Init();
 8000f6c:	f7ff f94a 	bl	8000204 <HAL_Init>

	// Init KY017 Module
	KY017_Module_Init(RED_LED|GREEN_LED);
 8000f70:	20c0      	movs	r0, #192	; 0xc0
 8000f72:	f7ff ffc5 	bl	8000f00 <KY017_Module_Init>


	// TIMx Init
	TIMx_OC_Init();
 8000f76:	f7ff ff7b 	bl	8000e70 <TIMx_OC_Init>

	// TIMx Start
	TIMx_OC_Start();
 8000f7a:	f7ff ffaf 	bl	8000edc <TIMx_OC_Start>

	while(1)
 8000f7e:	e7fe      	b.n	8000f7e <main+0x16>

08000f80 <SysTick_Handler>:
	}

}

void  SysTick_Handler(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8000f84:	f7ff f998 	bl	80002b8 <HAL_IncTick>
}
 8000f88:	bf00      	nop
 8000f8a:	bd80      	pop	{r7, pc}

08000f8c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f8c:	480d      	ldr	r0, [pc, #52]	; (8000fc4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f8e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f90:	f7ff f922 	bl	80001d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f94:	480c      	ldr	r0, [pc, #48]	; (8000fc8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000f96:	490d      	ldr	r1, [pc, #52]	; (8000fcc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f98:	4a0d      	ldr	r2, [pc, #52]	; (8000fd0 <LoopForever+0xe>)
  movs r3, #0
 8000f9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f9c:	e002      	b.n	8000fa4 <LoopCopyDataInit>

08000f9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fa0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fa2:	3304      	adds	r3, #4

08000fa4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fa4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fa6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fa8:	d3f9      	bcc.n	8000f9e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000faa:	4a0a      	ldr	r2, [pc, #40]	; (8000fd4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000fac:	4c0a      	ldr	r4, [pc, #40]	; (8000fd8 <LoopForever+0x16>)
  movs r3, #0
 8000fae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fb0:	e001      	b.n	8000fb6 <LoopFillZerobss>

08000fb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fb4:	3204      	adds	r2, #4

08000fb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fb8:	d3fb      	bcc.n	8000fb2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000fba:	f000 f811 	bl	8000fe0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000fbe:	f7ff ffd3 	bl	8000f68 <main>

08000fc2 <LoopForever>:

LoopForever:
  b LoopForever
 8000fc2:	e7fe      	b.n	8000fc2 <LoopForever>
  ldr   r0, =_estack
 8000fc4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000fc8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fcc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000fd0:	08001048 	.word	0x08001048
  ldr r2, =_sbss
 8000fd4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000fd8:	2000006c 	.word	0x2000006c

08000fdc <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000fdc:	e7fe      	b.n	8000fdc <ADC_IRQHandler>
	...

08000fe0 <__libc_init_array>:
 8000fe0:	b570      	push	{r4, r5, r6, lr}
 8000fe2:	4d0d      	ldr	r5, [pc, #52]	; (8001018 <__libc_init_array+0x38>)
 8000fe4:	4c0d      	ldr	r4, [pc, #52]	; (800101c <__libc_init_array+0x3c>)
 8000fe6:	1b64      	subs	r4, r4, r5
 8000fe8:	10a4      	asrs	r4, r4, #2
 8000fea:	2600      	movs	r6, #0
 8000fec:	42a6      	cmp	r6, r4
 8000fee:	d109      	bne.n	8001004 <__libc_init_array+0x24>
 8000ff0:	4d0b      	ldr	r5, [pc, #44]	; (8001020 <__libc_init_array+0x40>)
 8000ff2:	4c0c      	ldr	r4, [pc, #48]	; (8001024 <__libc_init_array+0x44>)
 8000ff4:	f000 f818 	bl	8001028 <_init>
 8000ff8:	1b64      	subs	r4, r4, r5
 8000ffa:	10a4      	asrs	r4, r4, #2
 8000ffc:	2600      	movs	r6, #0
 8000ffe:	42a6      	cmp	r6, r4
 8001000:	d105      	bne.n	800100e <__libc_init_array+0x2e>
 8001002:	bd70      	pop	{r4, r5, r6, pc}
 8001004:	f855 3b04 	ldr.w	r3, [r5], #4
 8001008:	4798      	blx	r3
 800100a:	3601      	adds	r6, #1
 800100c:	e7ee      	b.n	8000fec <__libc_init_array+0xc>
 800100e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001012:	4798      	blx	r3
 8001014:	3601      	adds	r6, #1
 8001016:	e7f2      	b.n	8000ffe <__libc_init_array+0x1e>
 8001018:	08001040 	.word	0x08001040
 800101c:	08001040 	.word	0x08001040
 8001020:	08001040 	.word	0x08001040
 8001024:	08001044 	.word	0x08001044

08001028 <_init>:
 8001028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800102a:	bf00      	nop
 800102c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800102e:	bc08      	pop	{r3}
 8001030:	469e      	mov	lr, r3
 8001032:	4770      	bx	lr

08001034 <_fini>:
 8001034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001036:	bf00      	nop
 8001038:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800103a:	bc08      	pop	{r3}
 800103c:	469e      	mov	lr, r3
 800103e:	4770      	bx	lr
