---
title: "COF Packaging and System-Level Evaluation"
lang: ja-en
layout: default
---

# ðŸ“¦ COF Packaging and System-Level Evaluation  
**COFãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ãƒ³ã‚°ã¨ã‚·ã‚¹ãƒ†ãƒ ãƒ¬ãƒ™ãƒ«è©•ä¾¡**

---

## âš ï¸ æœ¬è³‡æ–™ã®å‰æ / Disclaimer
æœ¬è³‡æ–™ã¯ **COF (Chip on Film) ã«é–¢ã™ã‚‹ä¸€èˆ¬æŠ€è¡“çš„å†…å®¹**ã‚’æ•™è‚²ç›®çš„ã§æ•´ç†ã—ãŸã‚‚ã®ã§ã‚ã‚Šã€  
ç‰¹å®šä¼æ¥­ã‚„è£½å“å›ºæœ‰ã®æ©Ÿå¯†æƒ…å ±ã«ã¯è§¦ã‚Œã¦ã„ã¾ã›ã‚“ã€‚  

> This document summarizes **general COF packaging technology** for educational use,  
> and does not include confidential or company-specific data.

---

## 1. ðŸ­ COFåŸºæè£½é€  / COF Substrate Fabrication
- **åŸºææ§‹æˆ / Substrate Structure**  
  - FCCL (Flexible Copper Clad Laminate)  
  - éŠ…ç®”: ç´„ 8 Âµm / Cu foil: ~8 Âµm  
  - ãƒãƒªã‚¤ãƒŸãƒ‰ (PI): 20â€“50 Âµm / Polyimide (PI): 20â€“50 Âµm  

- **åŠ å·¥ãƒ—ãƒ­ã‚»ã‚¹ / Process**  
  - ãƒ­ãƒ¼ãƒ«ã‹ã‚‰çŸ­å†Šã«ã‚¹ãƒªãƒƒãƒˆåŠ å·¥ / Slitting roll FCCL into strips  
  - æ¬é€ç”¨ã‚¹ãƒ—ãƒ­ã‚±ãƒƒãƒˆãƒ›ãƒ¼ãƒ«å½¢æˆ / Punching sprocket holes  
  - ãƒ•ã‚©ãƒˆãƒªã‚½ï¼‹ã‚¨ãƒƒãƒãƒ³ã‚°ã§é…ç·šå½¢æˆ / Circuit patterning via photolithography & etching  
  - ã‚½ãƒ«ãƒ€ãƒ¼ãƒ¬ã‚¸ã‚¹ãƒˆå¡—å¸ƒã€Padã®ã¿é–‹å£ / Solder resist coating with pad openings  
  - Padç›´Auã‚ã£ãï¼ˆç´„0.5 Âµmï¼‰ / Direct Au plating (~0.5 Âµm)  

- **è¨­è¨ˆè¦ç‚¹ / Design Notes**  
  - è¡¨é¢ç²—ã• (Ra, Rz) ã¯å°Žé€šä¿¡é ¼æ€§ã«ç›´çµ / Surface roughness critical for reliability  
  - Ni/Auæ§‹é€ ã¯ä¿å­˜æ€§å‘ä¸Šã ãŒã‚³ã‚¹ãƒˆå¢— / Ni/Au improves stability but adds cost  

---

## 2. âš™ï¸ COF ICå®Ÿè£… / IC Assembly on COF
- **æŽ¥åˆæ–¹å¼ / Bonding Method**  
  - ãƒ•ãƒªãƒƒãƒ—ãƒãƒƒãƒ—å®Ÿè£… / Flip-chip bonding  
  - ICå´ Auãƒãƒ³ãƒ— â‡” COFå´ Auãƒ‘ãƒƒãƒ‰ / IC Au bumps â‡” COF Au pads  

- **è£œå¼· / Reinforcement**  
  - ã‚¢ãƒ³ãƒ€ãƒ¼ãƒ•ã‚£ãƒ«æ¨¹è„‚ã§æ©Ÿæ¢°çš„ãƒ»çµ¶ç¸å¼·åŒ– / Underfill resin for mechanical & insulation reliability  
  - ç•°é›»ä½é…ç·šé–“ã«ã¯ç¢ºå®Ÿã«æ¨¹è„‚å……å¡« / Ensure resin fills between different potentials  

- **ãƒªã‚¹ã‚¯ç®¡ç† / Risk Control**  
  - ãƒœã‚¤ãƒ‰ã‚„æ¨¹è„‚ä¸è¶³ã¯ã‚·ãƒ§ãƒ¼ãƒˆãƒªã‚¹ã‚¯ / Voids or resin shortage may cause shorts  
  - ç†±ã‚µã‚¤ã‚¯ãƒ«è©¦é¨“ã§ç•Œé¢ã‚¯ãƒ©ãƒƒã‚¯ç›£è¦– / Interface cracks checked by thermal cycle tests  

---

## 3. ðŸ”— COF ã‚¢ã‚¯ãƒãƒ¥ã‚¨ãƒ¼ã‚¿å®Ÿè£… / Actuator Connection
- **æŽ¥ç¶šå¯¾è±¡ / Target Connection**  
  - COFç«¯å­ Au â‡” ã‚¢ã‚¯ãƒãƒ¥ã‚¨ãƒ¼ã‚¿é…ç·š Au / COF pad Au â‡” Actuator wiring Au  

- **æŽ¥åˆæ–¹å¼ / Bonding Method**  
  - NCP (Non-Conductive Paste) ã«ã‚ˆã‚‹ Auâ€“AuæŽ¥åˆ / Auâ€“Au bonding with NCP  
  - NCPã¯è£œå¼·ãƒ»ç©ºéš™å……å¡«ãƒ»é˜²æ¹¿ã‚’æ‹…ã† / NCP provides reinforcement, void filling, moisture barrier  

- **å®Ÿè£…ãƒ«ãƒ¼ãƒ« / Assembly Rules**  
  - Auè¡¨é¢ã®æ´—æµ„ãƒ»æ´»æ€§åŒ–å¿…é ˆ / Au surface cleaning & activation mandatory  
  - Padå‘¨å›²ã«NCPé€ƒã’é ˜åŸŸè¨­è¨ˆ / Provide NCP escape areas around pads  
  - ä¿¡é ¼æ€§è©¦é¨“ã§æŽ¥è§¦æŠµæŠ—å¤‰åŒ–ã‚’ç›£è¦– / Monitor resistance drift in reliability tests  

---

## 4. ðŸ§ª æŽ¥åˆæ–¹å¼ã®æ¯”è¼ƒ / Bonding Methods Comparison
| é …ç›® / Item          | **NCP** (Non-Conductive Paste) | **ACP** (Anisotropic Conductive Paste) | **ACF** (Anisotropic Conductive Film) |
|-----------------------|--------------------------------|-----------------------------------------|---------------------------------------|
| ææ–™å½¢æ…‹ / Form       | ãƒšãƒ¼ã‚¹ãƒˆ (æ¶²çŠ¶) / Paste (liquid) | ãƒšãƒ¼ã‚¹ãƒˆ (å°Žé›»ç²’å­å«) / Paste (w/ conductive particles) | ãƒ•ã‚£ãƒ«ãƒ  / Film (w/ conductive particles) |
| å°Žé€šæ©Ÿæ§‹ / Conduction | Auâ€“Auç›´æŽ¥æŽ¥è§¦ / Direct Auâ€“Au contact | ç²’å­ã«ã‚ˆã‚‹åž‚ç›´å±€æ‰€å°Žé€š / Vertical conduction via particles | ç²’å­ã«ã‚ˆã‚‹åž‚ç›´å±€æ‰€å°Žé€š / Vertical conduction via particles |
| çµ¶ç¸æ€§ / Insulation   | é«˜ã„ / High                  | ç²’å­åˆ†æ•£ã«ä¾å­˜ / Depends on dispersion | ç²’å­åˆ†æ•£ã«ä¾å­˜ / Depends on dispersion |
| å®Ÿè£…ãƒ”ãƒƒãƒ / Pitch    | è¶…ç‹­ãƒ”ãƒƒãƒå¯¾å¿œ / Ultra-fine pitch | ç‹­ãƒ”ãƒƒãƒå¯¾å¿œ / Fine pitch capable       | ç‹­ãƒ”ãƒƒãƒå¯¾å¿œ / Fine pitch capable      |
| ãƒ—ãƒ­ã‚»ã‚¹æ€§ / Process  | å¡—å¸ƒ â†’ ç†±åœ§ç€ / Dispense â†’ Thermocompression | å¡—å¸ƒ â†’ ç†±åœ§ç€ / Dispense â†’ Thermocompression | ãƒ©ãƒŸãƒãƒ¼ãƒˆ â†’ ç†±åœ§ç€ / Laminate â†’ Thermocompression |
| ãƒªãƒ¯ãƒ¼ã‚¯æ€§ / Rework   | ä¸€éƒ¨å¯èƒ½ / Partially possible | å›°é›£ / Difficult                       | å›°é›£ / Difficult                       |
| å¿œç”¨ä¾‹ / Application  | Auãƒãƒ³ãƒ—, MEMS / Au bump, MEMS | å°åž‹ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ« / Small modules         | LCDãƒ‰ãƒ©ã‚¤ãƒ, FPC / LCD drivers, FPC   |

---

## 5. ðŸ”¥ ç†±è¨­è¨ˆ / Thermal Considerations
- **PIåŸºæã®ç†±ç‰¹æ€§ / PI Thermal Properties**  
  - ä½Žç†±ä¼å°ŽçŽ‡ (~0.2 W/mK) â†’ ç†±ã‚¯ãƒ­ã‚¹ãƒˆãƒ¼ã‚¯ä½Žæ¸› / Low thermal conductivity reduces crosstalk  
  - Cué…ç·šä»¥å¤–ã¯æ”¾ç†±ãƒ‘ã‚¹ã«ãªã‚Šã«ãã„ / Poor heat spreading except via Cu traces  

- **åˆ©ç‚¹ / Advantages**  
  - éš£æŽ¥ç´ å­ã¸ã®ç†±æµå…¥ã‚’æŠ‘åˆ¶ / Suppresses heat flow to neighboring devices  
  - æ¸©åº¦å®‰å®šæ€§ã«å¯„ä¸Ž / Contributes to stability  

- **èª²é¡Œ / Challenges**  
  - ICç™ºç†±æ‹¡æ•£ãŒå›°é›£ / Difficult to dissipate IC heat  
  - COFå˜ä½“ã§ã®ç†±è¨­è¨ˆè‡ªç”±åº¦ãŒå°ã•ã„ / Limited thermal design freedom at COF level  

- **å¯¾å¿œç­–ï¼ˆã‚·ã‚¹ãƒ†ãƒ è¨­è¨ˆï¼‰ / System-Level Solutions**  
  - ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«å´ã§ãƒ’ãƒ¼ãƒˆã‚¹ãƒ—ãƒ¬ãƒƒãƒ€åˆ©ç”¨ / Heat spreaders at module level  
  - å®Ÿè£…åŸºæ¿ã§ç†±ãƒ‘ã‚¹è¨­è¨ˆ / Thermal paths via mounting substrate  

---

## 6. ðŸ“¡ Systemè©•ä¾¡ / System-Level Evaluation
- **è©•ä¾¡éšŽå±¤ / Evaluation Levels**  
  1. COFå˜ä½“ / COF itself  
  2. ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ï¼ˆãƒ˜ãƒƒãƒ‰ãªã©ï¼‰/ Module (head or subsystem)  
  3. ã‚·ã‚¹ãƒ†ãƒ å…¨ä½“ï¼ˆæ©Ÿä½“ï¼‰/ Whole system  

- **EMCè©•ä¾¡ / EMC Evaluation**  
  - é›»æ³¢æš—å®¤ã§æ”¾å°„ãƒ»ä¼å°Žãƒ»æ„Ÿå—æ€§ã‚’ç¢ºèª / Radiation, conduction, immunity in anechoic chamber  
  - èª˜é›»çŽ‡ Dkãƒ»èª˜é›»æ­£æŽ¥ Dfãƒ»å¸æ¹¿æ€§ãŒå½±éŸ¿å¤§ / Dk, Df, moisture absorption strongly affect EMC  

- **SystemDKè¦–ç‚¹ / SystemDK Perspective**  
  - ææ–™ â†’ ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ â†’ ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ« â†’ ã‚·ã‚¹ãƒ†ãƒ  / Material â†’ Package â†’ Module â†’ System  
  - ç‰©æ€§å¤‰åŒ–ãŒä¿¡å·ä¼é€ãƒ»EMCã«ç›´çµ / Material property change directly affects EMC  
  - è©•ä¾¡ã¯è¨­è¨ˆãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ãƒ«ãƒ¼ãƒ—ã¨ã—ã¦æ©Ÿèƒ½ / Evaluation works as design feedback loop  

---

## ðŸ“š å­¦ç¿’èª²é¡Œä¾‹ / Learning Exercises
- **Q1.** COFåŸºæã®èª˜é›»çŽ‡ Dk ãŒ +0.5 å¤‰åŒ–ã—ãŸå ´åˆã€ç‰¹æ€§ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹ã¨EMCç‰¹æ€§ã¯ã©ã†å¤‰åŒ–ã™ã‚‹ã‹ï¼Ÿ  
> If the dielectric constant Dk of the COF substrate increases by +0.5, how will characteristic impedance and EMC behavior change?  

- **Q2.** IC â‡” COF â‡” ã‚¢ã‚¯ãƒãƒ¥ã‚¨ãƒ¼ã‚¿æŽ¥ç¶šã§ã€NCPã¨ACFã‚’æ¯”è¼ƒã—ã€é•·æœŸä¿¡é ¼æ€§ã®è¦³ç‚¹ã‹ã‚‰é©æ€§ã‚’è«–ãœã‚ˆã€‚  
> Compare NCP and ACF in IC â‡” COF â‡” actuator connection, and discuss suitability in terms of long-term reliability.  

- **Q3.** COFåŸºæã®ä½Žç†±ä¼å°ŽçŽ‡ãŒã€Œåˆ©ç‚¹ã€ã¨ã€Œåˆ¶ç´„ã€ã«ãªã‚‹äº‹ä¾‹ã‚’æŒ™ã’ã‚ˆã€‚  
> Give examples where low thermal conductivity of COF substrate is both an advantage and a limitation.  

---

## ðŸ”— é–¢é€£ç«  / Linked Chapters
- [`f_chapter2_chiplet_pkg/`](../f_chapter2_chiplet_pkg/) â€” Chiplet & Package Basics  
- [`d_chapter5_analog_mixed_signal/`](../d_chapter5_analog_mixed_signal/) â€” AMS & Physical Constraints  
- [`f_chapter4_fsm_pid_llm/`](../f_chapter4_fsm_pid_llm/) â€” Control SoC PoC Integration  
- [`chapter6_test_and_package/6.4_packaging.md`](../chapter6_test_and_package/6.4_packaging.md) â€” Package Process Basics
