DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "U_1"
duLibraryName "idx_fpga_lib"
duName "i2c_slave_sup"
elements [
]
mwi 0
uid 235,0
)
(Instance
name "U_0"
duLibraryName "idx_fpga_lib"
duName "i2c_slave_bits"
elements [
(GiElement
name "I2C_ADDR"
type "std_logic_vector(6 downto 0)"
value "I2C_ADDR"
)
]
mwi 0
uid 741,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2012.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\i2c_slave\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\i2c_slave\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\i2c_slave"
)
(vvPair
variable "d_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\i2c_slave"
)
(vvPair
variable "date"
value "11/20/2012"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "20"
)
(vvPair
variable "entity_name"
value "i2c_slave"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-NBX200T"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "idx_fpga_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/idx_fpga_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/idx_fpga_lib/work"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "i2c_slave"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\i2c_slave\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\i2c_slave\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "idx_fpga"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:/modeltech_10.1c/win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "13:16:25"
)
(vvPair
variable "unit"
value "i2c_slave"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2012"
)
(vvPair
variable "yy"
value "12"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 116,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "-2000,33625,-500,34375"
)
(Line
uid 12,0
sl 0
ro 270
xt "-500,34000,0,34000"
pts [
"-500,34000"
"0,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
font "arial,8,0"
)
xt "-4300,33500,-3000,34500"
st "clk"
ju 2
blo "-3000,34300"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "clk"
t "std_ulogic"
o 1
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,32000,2800"
st "clk   : std_ulogic
"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "-2000,29625,-500,30375"
)
(Line
uid 26,0
sl 0
ro 270
xt "-500,30000,0,30000"
pts [
"-500,30000"
"0,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
font "arial,8,0"
)
xt "-4300,29500,-3000,30500"
st "rst"
ju 2
blo "-3000,30300"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "rst"
t "std_ulogic"
o 3
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,32000,4400"
st "rst   : std_ulogic
"
)
)
*5 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "-1000,21625,500,22375"
)
(Line
uid 40,0
sl 0
ro 270
xt "500,22000,1000,22000"
pts [
"500,22000"
"1000,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
font "arial,8,0"
)
xt "-3400,21500,-2000,22500"
st "scl"
ju 2
blo "-2000,22300"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 49,0
decl (Decl
n "scl"
t "std_logic"
o 4
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,31500,5200"
st "scl   : std_logic
"
)
)
*7 (PortIoInOut
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 53,0
sl 0
ro 180
xt "-1000,20625,500,21375"
)
(Line
uid 54,0
sl 0
ro 180
xt "500,21000,1000,21000"
pts [
"1000,21000"
"500,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
font "arial,8,0"
)
xt "-3600,20500,-2000,21500"
st "sda"
ju 2
blo "-2000,21300"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 63,0
decl (Decl
n "sda"
t "std_logic"
o 9
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8400,31500,9200"
st "sda   : std_logic
"
)
)
*9 (Grouping
uid 73,0
optionalChildren [
*10 (CommentText
uid 75,0
shape (Rectangle
uid 76,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,50000,43000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 77,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "26200,50000,34900,51000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 78,0
shape (Rectangle
uid 79,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "43000,46000,47000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 80,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "43200,46000,46200,47000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*12 (CommentText
uid 81,0
shape (Rectangle
uid 82,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,48000,43000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 83,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "26200,48000,36200,49000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*13 (CommentText
uid 84,0
shape (Rectangle
uid 85,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "22000,48000,26000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 86,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "22200,48000,24300,49000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*14 (CommentText
uid 87,0
shape (Rectangle
uid 88,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "43000,47000,63000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 89,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "43200,47200,52400,48200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*15 (CommentText
uid 90,0
shape (Rectangle
uid 91,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "47000,46000,63000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 92,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "47200,46000,50400,47000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*16 (CommentText
uid 93,0
shape (Rectangle
uid 94,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "22000,46000,43000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 95,0
va (VaSet
fg "32768,0,0"
)
xt "29150,46500,35850,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*17 (CommentText
uid 96,0
shape (Rectangle
uid 97,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "22000,49000,26000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 98,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "22200,49000,24300,50000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*18 (CommentText
uid 99,0
shape (Rectangle
uid 100,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "22000,50000,26000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 101,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "22200,50000,24900,51000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*19 (CommentText
uid 102,0
shape (Rectangle
uid 103,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,49000,43000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 104,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "26200,49000,36800,50000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 74,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "22000,46000,63000,51000"
)
oxt "14000,66000,55000,71000"
)
*20 (SaComponent
uid 235,0
optionalChildren [
*21 (CptPort
uid 207,0
ps "OnEdgeStrategy"
shape (Triangle
uid 208,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,30625,7000,31375"
)
tg (CPTG
uid 209,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 210,0
va (VaSet
font "arial,8,0"
)
xt "8000,30500,9300,31500"
st "clk"
blo "8000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*22 (CptPort
uid 211,0
ps "OnEdgeStrategy"
shape (Triangle
uid 212,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,29625,7000,30375"
)
tg (CPTG
uid 213,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 214,0
va (VaSet
font "arial,8,0"
)
xt "8000,29500,9300,30500"
st "rst"
blo "8000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*23 (CptPort
uid 215,0
ps "OnEdgeStrategy"
shape (Triangle
uid 216,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,24625,19750,25375"
)
tg (CPTG
uid 217,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 218,0
va (VaSet
font "arial,8,0"
)
xt "16100,24500,18000,25500"
st "start"
ju 2
blo "18000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "start"
t "std_ulogic"
o 6
suid 6,0
)
)
)
*24 (CptPort
uid 219,0
ps "OnEdgeStrategy"
shape (Triangle
uid 220,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,25625,19750,26375"
)
tg (CPTG
uid 221,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 222,0
va (VaSet
font "arial,8,0"
)
xt "16200,25500,18000,26500"
st "stop"
ju 2
blo "18000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stop"
t "std_ulogic"
o 7
suid 7,0
)
)
)
*25 (CptPort
uid 223,0
ps "OnEdgeStrategy"
shape (Triangle
uid 224,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,23625,19750,24375"
)
tg (CPTG
uid 225,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 226,0
va (VaSet
font "arial,8,0"
)
xt "16600,23500,18000,24500"
st "err"
ju 2
blo "18000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "err"
t "std_ulogic"
o 5
suid 8,0
)
)
)
*26 (CptPort
uid 227,0
ps "OnEdgeStrategy"
shape (Triangle
uid 228,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,25625,7000,26375"
)
tg (CPTG
uid 229,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 230,0
va (VaSet
font "arial,8,0"
)
xt "8000,25500,10400,26500"
st "scl_in"
blo "8000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "scl_in"
t "std_logic"
o 3
suid 9,0
)
)
)
*27 (CptPort
uid 231,0
ps "OnEdgeStrategy"
shape (Triangle
uid 232,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "6250,23625,7000,24375"
)
tg (CPTG
uid 233,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 234,0
va (VaSet
font "arial,8,0"
)
xt "8000,23500,10600,24500"
st "sda_in"
blo "8000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_in"
t "std_logic"
o 4
suid 10,0
)
)
)
]
shape (Rectangle
uid 236,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "7000,23000,19000,33000"
)
oxt "15000,6000,33000,26000"
ttg (MlTextGroup
uid 237,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*28 (Text
uid 238,0
va (VaSet
font "arial,8,1"
)
xt "12200,28000,17500,29000"
st "idx_fpga_lib"
blo "12200,28800"
tm "BdLibraryNameMgr"
)
*29 (Text
uid 239,0
va (VaSet
font "arial,8,1"
)
xt "12200,29000,18100,30000"
st "i2c_slave_sup"
blo "12200,29800"
tm "CptNameMgr"
)
*30 (Text
uid 240,0
va (VaSet
font "arial,8,1"
)
xt "12200,30000,14000,31000"
st "U_1"
blo "12200,30800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 241,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 242,0
text (MLText
uid 243,0
va (VaSet
font "Courier New,8,0"
)
xt "-8000,29000,-8000,29000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 244,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "7250,31250,8750,32750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*31 (Net
uid 259,0
decl (Decl
n "stop"
t "std_ulogic"
o 11
suid 6,0
)
declText (MLText
uid 260,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11000,36000,11800"
st "SIGNAL stop  : std_ulogic
"
)
)
*32 (Net
uid 304,0
decl (Decl
n "err"
t "std_ulogic"
o 10
suid 7,0
)
declText (MLText
uid 305,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10200,36000,11000"
st "SIGNAL err   : std_ulogic
"
)
)
*33 (PortIoOut
uid 398,0
shape (CompositeShape
uid 399,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 400,0
sl 0
ro 270
xt "52500,21625,54000,22375"
)
(Line
uid 401,0
sl 0
ro 270
xt "52000,22000,52500,22000"
pts [
"52000,22000"
"52500,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 402,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 403,0
va (VaSet
font "arial,8,0"
)
xt "55000,21500,57300,22500"
st "wdata"
blo "55000,22300"
tm "WireNameMgr"
)
)
)
*34 (Net
uid 410,0
decl (Decl
n "wdata"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 7
suid 8,0
)
declText (MLText
uid 411,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,42000,7600"
st "wdata : std_ulogic_vector(7 DOWNTO 0)
"
)
)
*35 (PortIoInOut
uid 574,0
shape (CompositeShape
uid 575,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 576,0
sl 0
xt "52500,24625,54000,25375"
)
(Line
uid 577,0
sl 0
xt "52000,25000,52500,25000"
pts [
"52000,25000"
"52500,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 578,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 579,0
va (VaSet
font "arial,8,0"
)
xt "55000,24500,56500,25500"
st "RE"
blo "55000,25300"
tm "WireNameMgr"
)
)
)
*36 (Net
uid 586,0
decl (Decl
n "RE"
t "std_logic"
o 8
suid 9,0
)
declText (MLText
uid 587,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7600,31500,8400"
st "RE    : std_logic
"
)
)
*37 (PortIoIn
uid 588,0
shape (CompositeShape
uid 589,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 590,0
sl 0
ro 90
xt "52500,23625,54000,24375"
)
(Line
uid 591,0
sl 0
ro 90
xt "52000,24000,52500,24000"
pts [
"52500,24000"
"52000,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 592,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 593,0
va (VaSet
font "arial,8,0"
)
xt "55000,23500,57100,24500"
st "rdata"
blo "55000,24300"
tm "WireNameMgr"
)
)
)
*38 (Net
uid 600,0
decl (Decl
n "rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 2
suid 13,0
)
declText (MLText
uid 601,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,41500,3600"
st "rdata : std_logic_vector(7 DOWNTO 0)
"
)
)
*39 (PortIoOut
uid 658,0
shape (CompositeShape
uid 659,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 660,0
sl 0
ro 270
xt "52500,30625,54000,31375"
)
(Line
uid 661,0
sl 0
ro 270
xt "52000,31000,52500,31000"
pts [
"52000,31000"
"52500,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 662,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 663,0
va (VaSet
font "arial,8,0"
)
xt "55000,30500,56900,31500"
st "start"
blo "55000,31300"
tm "WireNameMgr"
)
)
)
*40 (Net
uid 670,0
decl (Decl
n "start"
t "std_ulogic"
o 6
suid 17,0
)
declText (MLText
uid 671,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,32000,6800"
st "start : std_ulogic
"
)
)
*41 (SaComponent
uid 741,0
optionalChildren [
*42 (CptPort
uid 697,0
ps "OnEdgeStrategy"
shape (Triangle
uid 698,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,25625,35000,26375"
)
tg (CPTG
uid 699,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 700,0
va (VaSet
font "arial,8,0"
)
xt "36000,25500,37300,26500"
st "clk"
blo "36000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*43 (CptPort
uid 701,0
ps "OnEdgeStrategy"
shape (Triangle
uid 702,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,22625,35000,23375"
)
tg (CPTG
uid 703,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 704,0
va (VaSet
font "arial,8,0"
)
xt "36000,22500,37400,23500"
st "err"
blo "36000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "err"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*44 (CptPort
uid 705,0
ps "OnEdgeStrategy"
shape (Triangle
uid 706,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,21625,35000,22375"
)
tg (CPTG
uid 707,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 708,0
va (VaSet
font "arial,8,0"
)
xt "36000,21500,37400,22500"
st "scl"
blo "36000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "scl"
t "std_logic"
o 5
suid 4,0
)
)
)
*45 (CptPort
uid 709,0
ps "OnEdgeStrategy"
shape (Triangle
uid 710,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,23625,35000,24375"
)
tg (CPTG
uid 711,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 712,0
va (VaSet
font "arial,8,0"
)
xt "36000,23500,37900,24500"
st "start"
blo "36000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "start"
t "std_ulogic"
o 6
suid 5,0
)
)
)
*46 (CptPort
uid 713,0
ps "OnEdgeStrategy"
shape (Diamond
uid 714,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,20625,35000,21375"
)
tg (CPTG
uid 715,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 716,0
va (VaSet
font "arial,8,0"
)
xt "36000,20500,37600,21500"
st "sda"
blo "36000,21300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda"
t "std_logic"
o 11
suid 7,0
)
)
)
*47 (CptPort
uid 717,0
ps "OnEdgeStrategy"
shape (Triangle
uid 718,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,24625,35000,25375"
)
tg (CPTG
uid 719,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 720,0
va (VaSet
font "arial,8,0"
)
xt "36000,24500,37800,25500"
st "stop"
blo "36000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "stop"
t "std_ulogic"
o 7
suid 9,0
)
)
)
*48 (CptPort
uid 721,0
ps "OnEdgeStrategy"
shape (Triangle
uid 722,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,21625,48750,22375"
)
tg (CPTG
uid 723,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 724,0
va (VaSet
font "arial,8,0"
)
xt "42100,21500,47000,22500"
st "wdata : (7:0)"
ju 2
blo "47000,22300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wdata"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 9
suid 10,0
)
)
)
*49 (CptPort
uid 725,0
ps "OnEdgeStrategy"
shape (Triangle
uid 726,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34250,26625,35000,27375"
)
tg (CPTG
uid 727,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 728,0
va (VaSet
font "arial,8,0"
)
xt "36000,26500,37300,27500"
st "rst"
blo "36000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 4
suid 11,0
)
)
)
*50 (CptPort
uid 729,0
ps "OnEdgeStrategy"
shape (Triangle
uid 730,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,23625,48750,24375"
)
tg (CPTG
uid 731,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 732,0
va (VaSet
font "arial,8,0"
)
xt "42300,23500,47000,24500"
st "rdata : (7:0)"
ju 2
blo "47000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 3
suid 12,0
)
)
)
*51 (CptPort
uid 733,0
ps "OnEdgeStrategy"
shape (Diamond
uid 734,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,24625,48750,25375"
)
tg (CPTG
uid 735,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 736,0
va (VaSet
font "arial,8,0"
)
xt "45500,24500,47000,25500"
st "RE"
ju 2
blo "47000,25300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "RE"
t "std_logic"
o 10
suid 13,0
)
)
)
*52 (CptPort
uid 737,0
ps "OnEdgeStrategy"
shape (Triangle
uid 738,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,22625,48750,23375"
)
tg (CPTG
uid 739,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 740,0
va (VaSet
font "arial,8,0"
)
xt "45400,22500,47000,23500"
st "WE"
ju 2
blo "47000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WE"
t "std_logic"
o 8
suid 14,0
)
)
)
]
shape (Rectangle
uid 742,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "35000,20000,48000,29000"
)
oxt "15000,6000,28000,15000"
ttg (MlTextGroup
uid 743,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*53 (Text
uid 744,0
va (VaSet
font "arial,8,1"
)
xt "40200,26000,45500,27000"
st "idx_fpga_lib"
blo "40200,26800"
tm "BdLibraryNameMgr"
)
*54 (Text
uid 745,0
va (VaSet
font "arial,8,1"
)
xt "40200,27000,46100,28000"
st "i2c_slave_bits"
blo "40200,27800"
tm "CptNameMgr"
)
*55 (Text
uid 746,0
va (VaSet
font "arial,8,1"
)
xt "40200,28000,42000,29000"
st "U_0"
blo "40200,28800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 747,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 748,0
text (MLText
uid 749,0
va (VaSet
font "Courier New,8,0"
)
xt "30000,17200,60500,18000"
st "I2C_ADDR = I2C_ADDR    ( std_logic_vector(6 downto 0) )  "
)
header ""
)
elements [
(GiElement
name "I2C_ADDR"
type "std_logic_vector(6 downto 0)"
value "I2C_ADDR"
)
]
)
viewicon (ZoomableIcon
uid 750,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "35250,27250,36750,28750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*56 (PortIoOut
uid 753,0
shape (CompositeShape
uid 754,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 755,0
sl 0
ro 270
xt "52500,22625,54000,23375"
)
(Line
uid 756,0
sl 0
ro 270
xt "52000,23000,52500,23000"
pts [
"52000,23000"
"52500,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 757,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 758,0
va (VaSet
font "arial,8,0"
)
xt "55000,22500,56600,23500"
st "WE"
blo "55000,23300"
tm "WireNameMgr"
)
)
)
*57 (Net
uid 765,0
decl (Decl
n "WE"
t "std_logic"
o 5
suid 19,0
)
declText (MLText
uid 766,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,31500,6000"
st "WE    : std_logic
"
)
)
*58 (Wire
uid 15,0
optionalChildren [
*59 (BdJunction
uid 251,0
ps "OnConnectorStrategy"
shape (Circle
uid 252,0
va (VaSet
vasetType 1
)
xt "3600,33600,4400,34400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "0,26000,34250,34000"
pts [
"0,34000"
"31000,34000"
"31000,26000"
"34250,26000"
]
)
start &1
end &42
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "2000,33000,3300,34000"
st "clk"
blo "2000,33800"
tm "WireNameMgr"
)
)
on &2
)
*60 (Wire
uid 29,0
optionalChildren [
*61 (BdJunction
uid 489,0
ps "OnConnectorStrategy"
shape (Circle
uid 490,0
va (VaSet
vasetType 1
)
xt "2600,29600,3400,30400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
)
xt "0,30000,6250,30000"
pts [
"0,30000"
"6250,30000"
]
)
start &3
end &22
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "2000,29000,3300,30000"
st "rst"
blo "2000,29800"
tm "WireNameMgr"
)
)
on &4
)
*62 (Wire
uid 43,0
optionalChildren [
*63 (BdJunction
uid 275,0
ps "OnConnectorStrategy"
shape (Circle
uid 276,0
va (VaSet
vasetType 1
)
xt "600,21600,1400,22400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
)
xt "1000,22000,34250,22000"
pts [
"1000,22000"
"34250,22000"
]
)
start &5
end &44
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "3000,21000,4400,22000"
st "scl"
blo "3000,21800"
tm "WireNameMgr"
)
)
on &6
)
*64 (Wire
uid 57,0
optionalChildren [
*65 (BdJunction
uid 269,0
ps "OnConnectorStrategy"
shape (Circle
uid 270,0
va (VaSet
vasetType 1
)
xt "1600,20600,2400,21400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
)
xt "1000,21000,34250,21000"
pts [
"1000,21000"
"34250,21000"
]
)
start &7
end &46
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "3000,20000,4600,21000"
st "sda"
blo "3000,20800"
tm "WireNameMgr"
)
)
on &8
)
*66 (Wire
uid 247,0
shape (OrthoPolyLine
uid 248,0
va (VaSet
vasetType 3
)
xt "4000,31000,6250,34000"
pts [
"6250,31000"
"4000,31000"
"4000,34000"
]
)
start &21
end &59
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 249,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 250,0
va (VaSet
font "arial,8,0"
)
xt "4000,30000,5300,31000"
st "clk"
blo "4000,30800"
tm "WireNameMgr"
)
)
on &2
)
*67 (Wire
uid 261,0
shape (OrthoPolyLine
uid 262,0
va (VaSet
vasetType 3
)
xt "19750,25000,34250,26000"
pts [
"19750,26000"
"25000,26000"
"25000,25000"
"34250,25000"
]
)
start &24
end &47
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 263,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 264,0
va (VaSet
font "arial,8,0"
)
xt "20000,25000,21800,26000"
st "stop"
blo "20000,25800"
tm "WireNameMgr"
)
)
on &31
)
*68 (Wire
uid 265,0
shape (OrthoPolyLine
uid 266,0
va (VaSet
vasetType 3
)
xt "2000,21000,6250,24000"
pts [
"2000,21000"
"2000,24000"
"6250,24000"
]
)
start &65
end &27
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 267,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 268,0
va (VaSet
font "arial,8,0"
)
xt "3000,20000,4600,21000"
st "sda"
blo "3000,20800"
tm "WireNameMgr"
)
)
on &8
)
*69 (Wire
uid 271,0
shape (OrthoPolyLine
uid 272,0
va (VaSet
vasetType 3
)
xt "1000,22000,6250,26000"
pts [
"6250,26000"
"1000,26000"
"1000,22000"
]
)
start &26
end &63
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 273,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 274,0
va (VaSet
font "arial,8,0"
)
xt "4250,25000,5650,26000"
st "scl"
blo "4250,25800"
tm "WireNameMgr"
)
)
on &6
)
*70 (Wire
uid 306,0
shape (OrthoPolyLine
uid 307,0
va (VaSet
vasetType 3
)
xt "19750,23000,34250,24000"
pts [
"19750,24000"
"23000,24000"
"23000,23000"
"34250,23000"
]
)
start &25
end &43
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 308,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 309,0
va (VaSet
font "arial,8,0"
)
xt "21750,23000,23150,24000"
st "err"
blo "21750,23800"
tm "WireNameMgr"
)
)
on &32
)
*71 (Wire
uid 404,0
shape (OrthoPolyLine
uid 405,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,22000,52000,22000"
pts [
"48750,22000"
"52000,22000"
]
)
start &48
end &33
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 408,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 409,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "49750,21000,52050,22000"
st "wdata"
blo "49750,21800"
tm "WireNameMgr"
)
)
on &34
)
*72 (Wire
uid 485,0
shape (OrthoPolyLine
uid 486,0
va (VaSet
vasetType 3
)
xt "3000,27000,34250,35000"
pts [
"3000,30000"
"3000,35000"
"32000,35000"
"32000,27000"
"34250,27000"
]
)
start &61
end &49
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 487,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 488,0
va (VaSet
font "arial,8,0"
)
xt "32250,26000,33550,27000"
st "rst"
blo "32250,26800"
tm "WireNameMgr"
)
)
on &4
)
*73 (Wire
uid 580,0
shape (OrthoPolyLine
uid 581,0
va (VaSet
vasetType 3
)
xt "48750,25000,52000,25000"
pts [
"48750,25000"
"52000,25000"
]
)
start &51
end &35
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 584,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 585,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "51000,24000,52500,25000"
st "RE"
blo "51000,24800"
tm "WireNameMgr"
)
)
on &36
)
*74 (Wire
uid 594,0
shape (OrthoPolyLine
uid 595,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,24000,52000,24000"
pts [
"52000,24000"
"48750,24000"
]
)
start &37
end &50
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 598,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 599,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "54000,23000,58700,24000"
st "rdata : (7:0)"
blo "54000,23800"
tm "WireNameMgr"
)
)
on &38
)
*75 (Wire
uid 664,0
optionalChildren [
*76 (BdJunction
uid 840,0
ps "OnConnectorStrategy"
shape (Circle
uid 841,0
va (VaSet
vasetType 1
)
xt "23600,24600,24400,25400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 665,0
va (VaSet
vasetType 3
)
xt "19750,25000,52000,31000"
pts [
"19750,25000"
"24000,25000"
"24000,31000"
"52000,31000"
]
)
start &23
end &39
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 668,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 669,0
ro 270
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20750,23100,21750,25000"
st "start"
blo "21550,25000"
tm "WireNameMgr"
)
)
on &40
)
*77 (Wire
uid 759,0
shape (OrthoPolyLine
uid 760,0
va (VaSet
vasetType 3
)
xt "48750,23000,52000,23000"
pts [
"48750,23000"
"52000,23000"
]
)
start &52
end &56
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 763,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 764,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "51000,22000,52600,23000"
st "WE"
blo "51000,22800"
tm "WireNameMgr"
)
)
on &57
)
*78 (Wire
uid 836,0
shape (OrthoPolyLine
uid 837,0
va (VaSet
vasetType 3
)
xt "24000,24000,34250,25000"
pts [
"24000,25000"
"24000,24000"
"34250,24000"
]
)
start &76
end &45
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 838,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 839,0
va (VaSet
font "arial,8,0"
)
xt "31250,23000,33150,24000"
st "start"
blo "31250,23800"
tm "WireNameMgr"
)
)
on &40
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *79 (PackageList
uid 105,0
stg "VerticalLayoutStrategy"
textVec [
*80 (Text
uid 106,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*81 (MLText
uid 107,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,10900,4000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 108,0
stg "VerticalLayoutStrategy"
textVec [
*82 (Text
uid 109,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*83 (Text
uid 110,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*84 (MLText
uid 111,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*85 (Text
uid 112,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*86 (MLText
uid 113,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*87 (Text
uid 114,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*88 (MLText
uid 115,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "128,102,1153,792"
viewArea "-5200,-7370,73690,42904"
cachedDiagramExtent "-4300,0,63000,51000"
hasePageBreakOrigin 1
pageBreakOrigin "-5000,0"
lastUid 841,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*89 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*90 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*91 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*92 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*93 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*94 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*96 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*97 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*98 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*99 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*100 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*102 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*103 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*104 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*105 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*106 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*107 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*108 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*109 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "20000,9200,27100,10200"
st "Diagram Signals:"
blo "20000,10000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 19,0
usingSuid 1
emptyRow *110 (LEmptyRow
)
uid 118,0
optionalChildren [
*111 (RefLabelRowHdr
)
*112 (TitleRowHdr
)
*113 (FilterRowHdr
)
*114 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*115 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*116 (GroupColHdr
tm "GroupColHdrMgr"
)
*117 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*118 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*119 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*120 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*121 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*122 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*123 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_ulogic"
o 1
suid 1,0
)
)
uid 65,0
)
*124 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 3
suid 2,0
)
)
uid 67,0
)
*125 (LeafLogPort
port (LogicalPort
decl (Decl
n "scl"
t "std_logic"
o 4
suid 3,0
)
)
uid 69,0
)
*126 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "sda"
t "std_logic"
o 9
suid 4,0
)
)
uid 71,0
)
*127 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stop"
t "std_ulogic"
o 11
suid 6,0
)
)
uid 279,0
)
*128 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "err"
t "std_ulogic"
o 10
suid 7,0
)
)
uid 310,0
)
*129 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "wdata"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 7
suid 8,0
)
)
uid 396,0
scheme 0
)
*130 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "RE"
t "std_logic"
o 8
suid 9,0
)
)
uid 564,0
scheme 0
)
*131 (LeafLogPort
port (LogicalPort
decl (Decl
n "rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 2
suid 13,0
)
)
uid 572,0
scheme 0
)
*132 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "start"
t "std_ulogic"
o 6
suid 17,0
)
)
uid 654,0
scheme 0
)
*133 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "WE"
t "std_logic"
o 5
suid 19,0
)
)
uid 751,0
scheme 0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 131,0
optionalChildren [
*134 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *135 (MRCItem
litem &110
pos 11
dimension 20
)
uid 133,0
optionalChildren [
*136 (MRCItem
litem &111
pos 0
dimension 20
uid 134,0
)
*137 (MRCItem
litem &112
pos 1
dimension 23
uid 135,0
)
*138 (MRCItem
litem &113
pos 2
hidden 1
dimension 20
uid 136,0
)
*139 (MRCItem
litem &123
pos 0
dimension 20
uid 66,0
)
*140 (MRCItem
litem &124
pos 1
dimension 20
uid 68,0
)
*141 (MRCItem
litem &125
pos 2
dimension 20
uid 70,0
)
*142 (MRCItem
litem &126
pos 4
dimension 20
uid 72,0
)
*143 (MRCItem
litem &127
pos 9
dimension 20
uid 280,0
)
*144 (MRCItem
litem &128
pos 10
dimension 20
uid 311,0
)
*145 (MRCItem
litem &129
pos 6
dimension 20
uid 397,0
)
*146 (MRCItem
litem &130
pos 5
dimension 20
uid 565,0
)
*147 (MRCItem
litem &131
pos 3
dimension 20
uid 573,0
)
*148 (MRCItem
litem &132
pos 7
dimension 20
uid 655,0
)
*149 (MRCItem
litem &133
pos 8
dimension 20
uid 752,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 137,0
optionalChildren [
*150 (MRCItem
litem &114
pos 0
dimension 20
uid 138,0
)
*151 (MRCItem
litem &116
pos 1
dimension 50
uid 139,0
)
*152 (MRCItem
litem &117
pos 2
dimension 100
uid 140,0
)
*153 (MRCItem
litem &118
pos 3
dimension 50
uid 141,0
)
*154 (MRCItem
litem &119
pos 4
dimension 100
uid 142,0
)
*155 (MRCItem
litem &120
pos 5
dimension 100
uid 143,0
)
*156 (MRCItem
litem &121
pos 6
dimension 50
uid 144,0
)
*157 (MRCItem
litem &122
pos 7
dimension 80
uid 145,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 132,0
vaOverrides [
]
)
]
)
uid 117,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *158 (LEmptyRow
)
uid 147,0
optionalChildren [
*159 (RefLabelRowHdr
)
*160 (TitleRowHdr
)
*161 (FilterRowHdr
)
*162 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*163 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*164 (GroupColHdr
tm "GroupColHdrMgr"
)
*165 (NameColHdr
tm "GenericNameColHdrMgr"
)
*166 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*167 (InitColHdr
tm "GenericValueColHdrMgr"
)
*168 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*169 (EolColHdr
tm "GenericEolColHdrMgr"
)
*170 (LogGeneric
generic (GiElement
name "I2C_ADDR"
type "std_logic_vector(6 DOWNTO 0)"
value "\"1000000\""
)
uid 245,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 159,0
optionalChildren [
*171 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *172 (MRCItem
litem &158
pos 1
dimension 20
)
uid 161,0
optionalChildren [
*173 (MRCItem
litem &159
pos 0
dimension 20
uid 162,0
)
*174 (MRCItem
litem &160
pos 1
dimension 23
uid 163,0
)
*175 (MRCItem
litem &161
pos 2
hidden 1
dimension 20
uid 164,0
)
*176 (MRCItem
litem &170
pos 0
dimension 20
uid 246,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 165,0
optionalChildren [
*177 (MRCItem
litem &162
pos 0
dimension 20
uid 166,0
)
*178 (MRCItem
litem &164
pos 1
dimension 50
uid 167,0
)
*179 (MRCItem
litem &165
pos 2
dimension 100
uid 168,0
)
*180 (MRCItem
litem &166
pos 3
dimension 157
uid 169,0
)
*181 (MRCItem
litem &167
pos 4
dimension 50
uid 170,0
)
*182 (MRCItem
litem &168
pos 5
dimension 50
uid 171,0
)
*183 (MRCItem
litem &169
pos 6
dimension 80
uid 172,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 160,0
vaOverrides [
]
)
]
)
uid 146,0
type 1
)
activeModelName "BlockDiag"
)
