#Build: Synplify Pro F-2012.03M-SP1 , Build 084R, Jun 15 2012
#install: C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1
#OS: Windows 7 6.2
#Hostname: WIN-NC2O5989FQA

#Implementation: synthesis

$ Start of Compile
#Wed Mar 27 01:32:24 2013

Synopsys Verilog Compiler, version comp201203rcp1, Build 084R, built Jun 15 2012
@N|Running in 64-bit mode
Copyright (C) 1994-2012 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@I::"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v"
@I::"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\vlog\umr_capim.v"
@I::"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\vlog\scemi_pipes.svh"
@I::"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\vlog\hypermods.v"
@I::"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v"
@I::"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\clkgenerator.v"
@I::"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\COREAHBTOAPB3\2.0.116\rtl\vlog\core_obfuscated\ahbtoapbsm.v"
@I::"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\COREAHBTOAPB3\2.0.116\rtl\vlog\core_obfuscated\penablescheduler.v"
@I::"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\COREAHBTOAPB3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v"
@I::"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\COREAHBTOAPB3\2.0.116\rtl\vlog\core_obfuscated\coreahbtoapb3.v"
@I::"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\counter.v"
@I::"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\fifo_32bit_apb3.v"
@I::"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v"
@I::"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v"
@I::"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\inputConditioner.v"
@I::"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\mss_tshell.v"
@I::"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v"
@I::"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v"
@I::"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CORE2.v"
@I::"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\ahb.v"
@I::"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\cr_int.v"
@I::"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\psram_cr.v"
@I::"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v"
@I::"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_addrdec.v"
@I::"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_defaultslavesm.v"
@I::"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v"
@I::"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v"
@I::"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_slavestage.v"
@I::"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg_awrap.v"
@I::"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg.v"
@I::"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v"
@I::"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v"
@I::"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v"
@I::"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v"
@I::"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\stonyman_apb3.v"
@I::"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\TOPLEVEL\TOPLEVEL.v"
Verilog syntax check successful!
Selecting top level module TOPLEVEL
@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":25:7:25:16|Synthesizing module adc081s101

@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\clkgenerator.v":23:7:23:18|Synthesizing module clkgenerator

@W: CL169 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\clkgenerator.v":33:0:33:5|Pruning register counter[2:0] 

@W: CG775 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":13:0:13:10|Found Component CoreAHBLite in library COREAHBLITE_LIB
@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_addrdec.v":13:0:13:6|Synthesizing module CAHBLTO

	MODE_CFG=1'b1
	CAHBLTI=17'b00000000000000000
	CAHBLTl=16'b0000000000000000
	CAHBLTO0=16'b0000000000000001
	CAHBLTI0=16'b0000000000000010
	CAHBLTl0=16'b0000000000000100
	CAHBLTO1=16'b0000000000001000
	CAHBLTI1=16'b0000000000010000
	CAHBLTl1=16'b0000000000100000
	CAHBLTOOI=16'b0000000001000000
	CAHBLTIOI=16'b0000000010000000
	CAHBLTlOI=16'b0000000100000000
	CAHBLTOII=16'b0000001000000000
	CAHBLTIII=16'b0000010000000000
	CAHBLTlII=16'b0000100000000000
	CAHBLTOlI=16'b0001000000000000
	CAHBLTIlI=16'b0010000000000000
	CAHBLTllI=16'b0100000000000000
	CAHBLTO0I=16'b1000000000000000
	CAHBLTI0I=16'b0000000000000001
	CAHBLTl0I=16'b0000000000000010
	CAHBLTO1I=16'b0000000000000100
	CAHBLTI1I=16'b0000000000001000
	CAHBLTl1I=16'b0000000000010000
	CAHBLTOOl=16'b0000000000100000
	CAHBLTIOl=16'b0000000001000000
	CAHBLTlOl=16'b0000000010000000
	CAHBLTOIl=16'b0000000100000000
	CAHBLTIIl=16'b0000001000000000
	CAHBLTlIl=16'b0000010000000000
	CAHBLTOll=16'b0000100000000000
	CAHBLTIll=16'b0001000000000000
	CAHBLTlll=16'b0010000000000000
	CAHBLTO0l=16'b0100000000000000
	CAHBLTI0l=16'b1000000000000000
	CAHBLTl0l=16'b0000000000000000
   Generated name = CAHBLTO_Z1

@W: CG133 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_addrdec.v":327:0:327:8|No assignment to CAHBLTI1l
@W: CG133 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_addrdec.v":329:0:329:8|No assignment to CAHBLTl1l
@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_defaultslavesm.v":13:0:13:8|Synthesizing module CAHBLTO10

@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":13:0:13:9|Synthesizing module CAHBLTO0OI

	MODE_CFG=1'b1
	CAHBLTI=17'b00000000000000000
	CAHBLTl=16'b0000000000000000
	CAHBLTIO1=1'b0
	CAHBLTOllI=1'b1
	CAHBLTIllI=17'b00000000000000000
	CAHBLTlllI=16'b0000000000000000
   Generated name = CAHBLTO0OI_1_0_0_0_1_0_0

@N: CL177 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":4185:0:4185:5|Sharing sequential element CAHBLTI0lI.
@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_addrdec.v":13:0:13:6|Synthesizing module CAHBLTO

	MODE_CFG=1'b1
	CAHBLTI=17'b00000000001100000
	CAHBLTl=16'b0000000000000000
	CAHBLTO0=16'b0000000000000001
	CAHBLTI0=16'b0000000000000010
	CAHBLTl0=16'b0000000000000100
	CAHBLTO1=16'b0000000000001000
	CAHBLTI1=16'b0000000000010000
	CAHBLTl1=16'b0000000000100000
	CAHBLTOOI=16'b0000000001000000
	CAHBLTIOI=16'b0000000010000000
	CAHBLTlOI=16'b0000000100000000
	CAHBLTOII=16'b0000001000000000
	CAHBLTIII=16'b0000010000000000
	CAHBLTlII=16'b0000100000000000
	CAHBLTOlI=16'b0001000000000000
	CAHBLTIlI=16'b0010000000000000
	CAHBLTllI=16'b0100000000000000
	CAHBLTO0I=16'b1000000000000000
	CAHBLTI0I=16'b0000000000000001
	CAHBLTl0I=16'b0000000000000010
	CAHBLTO1I=16'b0000000000000100
	CAHBLTI1I=16'b0000000000001000
	CAHBLTl1I=16'b0000000000010000
	CAHBLTOOl=16'b0000000000100000
	CAHBLTIOl=16'b0000000001000000
	CAHBLTlOl=16'b0000000010000000
	CAHBLTOIl=16'b0000000100000000
	CAHBLTIIl=16'b0000001000000000
	CAHBLTlIl=16'b0000010000000000
	CAHBLTOll=16'b0000100000000000
	CAHBLTIll=16'b0001000000000000
	CAHBLTlll=16'b0010000000000000
	CAHBLTO0l=16'b0100000000000000
	CAHBLTI0l=16'b1000000000000000
	CAHBLTl0l=16'b0000000000000000
   Generated name = CAHBLTO_Z2

@W: CG133 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_addrdec.v":327:0:327:8|No assignment to CAHBLTI1l
@W: CG133 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_addrdec.v":329:0:329:8|No assignment to CAHBLTl1l
@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":13:0:13:9|Synthesizing module CAHBLTO0OI

	MODE_CFG=1'b1
	CAHBLTI=17'b00000000001100000
	CAHBLTl=16'b0000000000000000
	CAHBLTIO1=1'b0
	CAHBLTOllI=1'b1
	CAHBLTIllI=17'b00000000000000000
	CAHBLTlllI=16'b0000000000000000
   Generated name = CAHBLTO0OI_1_96_0_0_1_0_0

@N: CL177 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":4185:0:4185:5|Sharing sequential element CAHBLTI0lI.
@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":13:0:13:8|Synthesizing module CAHBLTlI1

@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_slavestage.v":13:0:13:9|Synthesizing module CAHBLTl0Il

@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg_awrap.v":13:0:13:9|Synthesizing module CAHBLTOl0l

	MODE_CFG=1'b1
	CAHBLTl1ll=2'b00
	CAHBLTO10l=2'b01
	CAHBLTI10l=2'b10
	CAHBLTl10l=2'b11
	CAHBLTOO1l=1'b0
	CAHBLTIO1l=1'b1
	CAHBLTlO1l=3'b000
	CAHBLTOI1l=3'b001
	CAHBLTII1l=3'b010
   Generated name = CAHBLTOl0l_1_0_1_2_3_0_1_0_1_2

@W: CL169 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg_awrap.v":349:0:349:5|Pruning register CAHBLTIl1l 

@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg.v":13:0:13:9|Synthesizing module CAHBLTllO0

	MODE_CFG=1'b1
	CAHBLTO0O0=16'b0000000000000000
	CAHBLTI0O0=16'b0000000000000000
	CAHBLTI1O0=5'b10000
	CAHBLTl1ll=1'b0
	CAHBLTOlOI=2'b00
   Generated name = CAHBLTllO0_1_0_0_4294967280s_0_0

@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":13:0:13:9|Synthesizing module CAHBLTlOl0

	MODE_CFG=1'b1
	CAHBLTOIl0=17'b00000000000000000
	CAHBLTIIl0=17'b00000000001100000
	CAHBLTO0O0=16'b0000000000000000
	CAHBLTI0O0=16'b0000000000000000
   Generated name = CAHBLTlOl0_1_0_96_0_0

@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":13:0:13:10|Synthesizing module CoreAHBLite

	FAMILY=6'b001111
	MODE_CFG=1'b1
	M0_AHBSLOT0ENABLE=1'b0
	M0_AHBSLOT1ENABLE=1'b0
	M0_AHBSLOT2ENABLE=1'b0
	M0_AHBSLOT3ENABLE=1'b0
	M0_AHBSLOT4ENABLE=1'b0
	M0_AHBSLOT5ENABLE=1'b0
	M0_AHBSLOT6ENABLE=1'b0
	M0_AHBSLOT7ENABLE=1'b0
	M0_AHBSLOT8ENABLE=1'b0
	M0_AHBSLOT9ENABLE=1'b0
	M0_AHBSLOT10ENABLE=1'b0
	M0_AHBSLOT11ENABLE=1'b0
	M0_AHBSLOT12ENABLE=1'b0
	M0_AHBSLOT13ENABLE=1'b0
	M0_AHBSLOT14ENABLE=1'b0
	M0_AHBSLOT15ENABLE=1'b0
	M1_AHBSLOT0ENABLE=1'b0
	M1_AHBSLOT1ENABLE=1'b0
	M1_AHBSLOT2ENABLE=1'b0
	M1_AHBSLOT3ENABLE=1'b0
	M1_AHBSLOT4ENABLE=1'b0
	M1_AHBSLOT5ENABLE=1'b1
	M1_AHBSLOT6ENABLE=1'b1
	M1_AHBSLOT7ENABLE=1'b0
	M1_AHBSLOT8ENABLE=1'b0
	M1_AHBSLOT9ENABLE=1'b0
	M1_AHBSLOT10ENABLE=1'b0
	M1_AHBSLOT11ENABLE=1'b0
	M1_AHBSLOT12ENABLE=1'b0
	M1_AHBSLOT13ENABLE=1'b0
	M1_AHBSLOT14ENABLE=1'b0
	M1_AHBSLOT15ENABLE=1'b0
	M0_HUGESLOTENABLE=1'b0
	M1_HUGESLOTENABLE=1'b0
	HADDR_SHG_CFG=1'b1
	M0_INITCFG0ENABLE=1'b0
	M0_INITCFG1ENABLE=1'b0
	M0_INITCFG2ENABLE=1'b0
	M0_INITCFG3ENABLE=1'b0
	M0_INITCFG4ENABLE=1'b0
	M0_INITCFG5ENABLE=1'b0
	M0_INITCFG6ENABLE=1'b0
	M0_INITCFG7ENABLE=1'b0
	M0_INITCFG8ENABLE=1'b0
	M0_INITCFG9ENABLE=1'b0
	M0_INITCFG10ENABLE=1'b0
	M0_INITCFG11ENABLE=1'b0
	M0_INITCFG12ENABLE=1'b0
	M0_INITCFG13ENABLE=1'b0
	M0_INITCFG14ENABLE=1'b0
	M0_INITCFG15ENABLE=1'b0
	M1_INITCFG0ENABLE=1'b0
	M1_INITCFG1ENABLE=1'b0
	M1_INITCFG2ENABLE=1'b0
	M1_INITCFG3ENABLE=1'b0
	M1_INITCFG4ENABLE=1'b0
	M1_INITCFG5ENABLE=1'b0
	M1_INITCFG6ENABLE=1'b0
	M1_INITCFG7ENABLE=1'b0
	M1_INITCFG8ENABLE=1'b0
	M1_INITCFG9ENABLE=1'b0
	M1_INITCFG10ENABLE=1'b0
	M1_INITCFG11ENABLE=1'b0
	M1_INITCFG12ENABLE=1'b0
	M1_INITCFG13ENABLE=1'b0
	M1_INITCFG14ENABLE=1'b0
	M1_INITCFG15ENABLE=1'b0
	CAHBLTOIl0=17'b00000000000000000
	CAHBLTIIl0=17'b00000000001100000
	CAHBLTO0O0=16'b0000000000000000
	CAHBLTI0O0=16'b0000000000000000
   Generated name = CoreAHBLite_Z3

@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\COREAHBTOAPB3\2.0.116\rtl\vlog\core_obfuscated\ahbtoapbsm.v":8:0:8:10|Synthesizing module CAHBtoAPB3O

@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\COREAHBTOAPB3\2.0.116\rtl\vlog\core_obfuscated\penablescheduler.v":8:0:8:12|Synthesizing module CAHBtoAPB3IOl

@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\COREAHBTOAPB3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":8:0:8:12|Synthesizing module CAHBtoAPB3O1I

@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\COREAHBTOAPB3\2.0.116\rtl\vlog\core_obfuscated\coreahbtoapb3.v":8:0:8:12|Synthesizing module COREAHBTOAPB3

	FAMILY=32'b00000000000000000000000000001111
   Generated name = COREAHBTOAPB3_15s

@W: CG775 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":13:0:13:7|Found Component CoreAPB3 in library COREAPB3_LIB
@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v":13:0:13:5|Synthesizing module CAPB3O

@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":13:0:13:7|Synthesizing module CoreAPB3

	APB_DWIDTH=6'b100000
	RANGESIZE=21'b000000000000100000000
	IADDR_ENABLE=1'b0
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b0
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	CAPB3O1I=32'b00000000000000000000000000001000
	CAPB3I1I=32'b00000000000000000000000000001000
	CAPB3l1I=8'b00001100
	CAPB3OOl=8'b00001000
	CAPB3IOl=8'b00000100
	CAPB3lOl=8'b00000000
	CAPB3OIl=8'b00000100
	CAPB3IIl=8'b00000000
	CAPB3lIl=8'b00000000
	CAPB3Oll=16'b0000000000000001
	CAPB3Ill=16'b0000000000000010
	CAPB3lll=16'b0000000000000000
	CAPB3O0l=16'b0000000000000000
	CAPB3I0l=16'b0000000000000000
	CAPB3l0l=16'b0000000000000000
	CAPB3O1l=16'b0000000000000000
	CAPB3I1l=16'b0000000000000000
	CAPB3l1l=16'b0000000000000000
	CAPB3OO0=16'b0000000000000000
	CAPB3IO0=16'b0000000000000000
	CAPB3lO0=16'b0000000000000000
	CAPB3OI0=16'b0000000000000000
	CAPB3II0=16'b0000000000000000
	CAPB3lI0=16'b0000000000000000
	CAPB3Ol0=16'b0000000000000000
   Generated name = CoreAPB3_Z4

@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\counter.v":27:7:27:13|Synthesizing module counter

@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\fifo_32bit_apb3.v":80:7:80:22|Synthesizing module fifo_32bit_ioreg

@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\fifo_32bit_apb3.v":26:7:26:21|Synthesizing module fifo_32bit_apb3

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":957:7:957:14|Synthesizing module DFN1E1C0

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":1289:7:1289:9|Synthesizing module INV

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":1329:7:1329:9|Synthesizing module MX2

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":2:7:2:10|Synthesizing module AND2

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":17:7:17:10|Synthesizing module AND3

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":1908:7:1908:11|Synthesizing module XNOR2

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":79:7:79:9|Synthesizing module AO1

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":1931:7:1931:10|Synthesizing module XOR2

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":909:7:909:12|Synthesizing module DFN1C0

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":2092:8:2092:13|Synthesizing module RAM4K9

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":1456:7:1456:9|Synthesizing module OR2

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":1462:7:1462:10|Synthesizing module OR2A

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":1954:7:1954:10|Synthesizing module BUFF

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":1353:7:1353:11|Synthesizing module NAND2

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":7:7:7:11|Synthesizing module AND2A

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":981:7:981:12|Synthesizing module DFN1P0

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":1141:7:1141:9|Synthesizing module GND

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":1868:7:1868:9|Synthesizing module VCC

@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":5:7:5:16|Synthesizing module FIFO_PIXEL

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":910:9:910:15|Pruning instance AND2_25 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":909:9:909:15|Pruning instance AND2_28 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":907:8:907:12|Pruning instance MX2_1 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":895:9:895:15|Pruning instance XOR2_42 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":888:9:888:15|Pruning instance AND2_37 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":880:11:880:25|Pruning instance DFN1C0_WGRY[4] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":875:11:875:25|Pruning instance DFN1C0_RGRY[0] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":861:9:861:15|Pruning instance XOR2_15 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":851:9:851:15|Pruning instance XOR2_28 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":848:9:848:15|Pruning instance AND2_53 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":840:9:840:15|Pruning instance AND2_56 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":838:9:838:15|Pruning instance XOR2_66 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":811:9:811:15|Pruning instance XOR2_51 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":802:9:802:15|Pruning instance XOR2_39 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":798:11:798:25|Pruning instance DFN1C0_RGRY[3] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":791:8:791:12|Pruning instance MX2_4 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":789:11:789:25|Pruning instance DFN1C0_WGRY[8] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":782:9:782:15|Pruning instance XOR2_50 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":781:9:781:15|Pruning instance AND2_40 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":775:11:775:26|Pruning instance DFN1C0_RGRY[10] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":774:9:774:15|Pruning instance AND2_59 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":772:9:772:15|Pruning instance XOR2_26 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":766:9:766:15|Pruning instance AND2_48 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":760:9:760:14|Pruning instance OR2A_0 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":755:9:755:15|Pruning instance XOR2_53 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":742:11:742:26|Pruning instance DFN1C0_WGRY[12] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":732:9:732:14|Pruning instance AND2_0 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":697:11:697:25|Pruning instance DFN1C0_WGRY[1] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":689:9:689:15|Pruning instance XOR2_35 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":687:9:687:15|Pruning instance XOR2_41 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":685:8:685:13|Pruning instance AO1_10 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":673:11:673:25|Pruning instance DFN1C0_RGRY[7] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":669:11:669:26|Pruning instance DFN1C0_WGRY[10] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":664:9:664:15|Pruning instance AND2_36 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":662:11:662:25|Pruning instance DFN1C0_RGRY[5] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":660:13:660:22|Pruning instance DFN1E1C0_1 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":658:9:658:14|Pruning instance XOR2_2 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":654:9:654:15|Pruning instance XOR2_40 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":652:9:652:15|Pruning instance XOR2_29 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":649:11:649:25|Pruning instance DFN1C0_WGRY[2] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":622:8:622:13|Pruning instance AO1_20 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":617:8:617:12|Pruning instance MX2_3 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":609:11:609:25|Pruning instance DFN1C0_RGRY[6] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":607:9:607:15|Pruning instance AND2_39 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":606:11:606:22|Pruning instance DFN1C0_DVLDX -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":603:8:603:12|Pruning instance MX2_7 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":593:9:593:14|Pruning instance AND2_9 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":589:8:589:12|Pruning instance MX2_6 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":561:9:561:15|Pruning instance AND2_52 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":557:9:557:15|Pruning instance XOR2_11 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":538:11:538:25|Pruning instance DFN1C0_RGRY[4] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":536:8:536:12|Pruning instance MX2_2 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":534:9:534:15|Pruning instance AND2_58 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":525:11:525:25|Pruning instance DFN1C0_WGRY[9] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":521:9:521:15|Pruning instance XOR2_48 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":510:9:510:15|Pruning instance XOR2_13 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":490:8:490:12|Pruning instance MX2_0 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":485:11:485:25|Pruning instance DFN1C0_RGRY[8] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":480:9:480:15|Pruning instance AND2_23 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":473:11:473:25|Pruning instance DFN1C0_WGRY[0] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":467:9:467:15|Pruning instance XOR2_46 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":464:9:464:14|Pruning instance OR2A_1 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":463:9:463:15|Pruning instance AND2_32 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":453:9:453:15|Pruning instance AND2_30 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":450:9:450:14|Pruning instance AND2_3 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":448:9:448:15|Pruning instance XOR2_31 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":409:11:409:26|Pruning instance DFN1C0_WGRY[11] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":407:9:407:15|Pruning instance AND2_35 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":406:9:406:15|Pruning instance AND2_38 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":397:11:397:25|Pruning instance DFN1C0_WGRY[3] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":395:11:395:25|Pruning instance DFN1C0_RGRY[1] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":382:9:382:14|Pruning instance OR2A_3 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":354:9:354:15|Pruning instance AND2_24 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":314:9:314:15|Pruning instance XOR2_33 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":312:11:312:25|Pruning instance DFN1C0_RGRY[2] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":291:9:291:15|Pruning instance XOR2_60 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":289:9:289:15|Pruning instance XOR2_16 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":266:9:266:15|Pruning instance XOR2_24 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":261:11:261:25|Pruning instance DFN1C0_WGRY[7] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":258:8:258:12|Pruning instance MX2_5 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":252:9:252:15|Pruning instance XOR2_52 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":250:11:250:25|Pruning instance DFN1C0_WGRY[5] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":246:9:246:15|Pruning instance XOR2_63 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":244:9:244:14|Pruning instance AND2_7 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":204:9:204:15|Pruning instance AND2_18 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":202:11:202:25|Pruning instance DFN1C0_WGRY[6] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":195:9:195:15|Pruning instance XOR2_38 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":183:9:183:15|Pruning instance XOR2_23 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":175:9:175:15|Pruning instance XOR2_19 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":145:11:145:25|Pruning instance DFN1C0_RGRY[9] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_PIXEL\FIFO_PIXEL.v":144:9:144:15|Pruning instance AND2_22 -- not in use ...

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":2261:7:2261:15|Synthesizing module RAM512X18

@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":5:7:5:23|Synthesizing module FIFO_TEST_COUNTER

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":455:8:455:13|Pruning instance AO1_21 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":451:9:451:15|Pruning instance XOR2_42 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":441:11:441:25|Pruning instance DFN1C0_WGRY[4] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":436:11:436:25|Pruning instance DFN1C0_RGRY[0] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":420:9:420:15|Pruning instance XOR2_28 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":416:9:416:15|Pruning instance XOR2_17 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":410:9:410:14|Pruning instance AND2_8 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":407:11:407:25|Pruning instance DFN1C0_RGRY[3] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":406:8:406:12|Pruning instance AO1_5 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":396:9:396:14|Pruning instance AND2_4 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":364:11:364:25|Pruning instance DFN1C0_WGRY[1] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":362:9:362:15|Pruning instance XOR2_35 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":356:9:356:15|Pruning instance AND2_33 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":352:11:352:25|Pruning instance DFN1C0_RGRY[7] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":350:9:350:15|Pruning instance XOR2_37 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":347:11:347:25|Pruning instance DFN1C0_RGRY[5] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":346:9:346:14|Pruning instance XOR2_2 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":342:9:342:15|Pruning instance XOR2_29 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":339:11:339:25|Pruning instance DFN1C0_WGRY[2] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":338:8:338:13|Pruning instance AO1_20 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":330:9:330:15|Pruning instance AND2_27 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":328:11:328:25|Pruning instance DFN1C0_RGRY[6] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":326:11:326:22|Pruning instance DFN1C0_DVLDX -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":325:8:325:12|Pruning instance AO1_9 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":319:9:319:14|Pruning instance AND2_9 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":297:9:297:15|Pruning instance XOR2_11 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":287:9:287:15|Pruning instance XOR2_27 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":283:11:283:25|Pruning instance DFN1C0_RGRY[4] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":279:9:279:15|Pruning instance XOR2_10 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":278:9:278:15|Pruning instance AND2_13 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":277:9:277:15|Pruning instance AND2_16 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":271:8:271:12|Pruning instance AO1_3 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":268:9:268:15|Pruning instance XOR2_13 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":263:9:263:15|Pruning instance XOR2_22 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":258:9:258:15|Pruning instance AND2_19 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":254:9:254:15|Pruning instance AND2_23 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":248:11:248:25|Pruning instance DFN1C0_WGRY[0] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":243:9:243:15|Pruning instance XOR2_46 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":238:9:238:15|Pruning instance AND2_32 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":237:9:237:15|Pruning instance AND2_14 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":232:9:232:15|Pruning instance AND2_30 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":231:9:231:14|Pruning instance AND2_3 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":209:9:209:15|Pruning instance XOR2_31 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":207:9:207:15|Pruning instance XOR2_34 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":200:9:200:15|Pruning instance AND2_35 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":198:9:198:15|Pruning instance XOR2_30 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":192:9:192:14|Pruning instance XOR2_8 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":190:11:190:25|Pruning instance DFN1C0_WGRY[3] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":188:11:188:25|Pruning instance DFN1C0_RGRY[1] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":182:9:182:15|Pruning instance AND2_31 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":179:9:179:15|Pruning instance AND2_24 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":174:8:174:13|Pruning instance AO1_14 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":169:11:169:25|Pruning instance DFN1C0_RGRY[2] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":159:9:159:15|Pruning instance XOR2_16 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":129:11:129:25|Pruning instance DFN1C0_WGRY[7] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":122:11:122:25|Pruning instance DFN1C0_WGRY[5] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":121:9:121:15|Pruning instance AND2_12 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":119:9:119:15|Pruning instance XOR2_20 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":118:9:118:14|Pruning instance AND2_7 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":107:9:107:15|Pruning instance AND2_15 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":104:11:104:25|Pruning instance DFN1C0_WGRY[6] -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":92:9:92:15|Pruning instance XOR2_23 -- not in use ...

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\smartgen\FIFO_TEST_COUNTER\FIFO_TEST_COUNTER.v":79:9:79:15|Pruning instance AND2_20 -- not in use ...

@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\inputConditioner.v":19:7:19:22|Synthesizing module inputConditioner

@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\mss_tshell.v":1:7:1:13|Synthesizing module MSS_AHB

@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":151:7:151:13|Synthesizing module MSS_CCC

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":260:7:260:12|Synthesizing module PLLINT

@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":1:7:1:16|Synthesizing module MSS_XTLOSC

@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":5:7:5:37|Synthesizing module MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC

@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":23:7:23:15|Synthesizing module INBUF_MSS

@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":37:7:37:16|Synthesizing module OUTBUF_MSS

@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":67:7:67:15|Synthesizing module BIBUF_MSS

@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":145:7:145:12|Synthesizing module MSSINT

@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CORE2.v":9:7:9:15|Synthesizing module MSS_CORE2

@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\ahb.v":12:7:12:9|Synthesizing module AHB

@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\cr_int.v":12:7:12:12|Synthesizing module cr_int

@N: CG179 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\cr_int.v":217:43:217:50|Removing redundant assignment
@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\psram_cr.v":12:7:12:14|Synthesizing module psram_cr

@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":130:7:130:14|Synthesizing module stonyman

@W: CL132 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":426:51:426:77|Read Address width 3 does not cover RAM depth

@A: CL133 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":426:51:426:77|Write Address width 3 does not cover RAM depth

@N: CL134 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":165:0:165:5|Found RAM cachedValue, depth=8, width=8
@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\stonyman_apb3.v":91:7:91:20|Synthesizing module stonyman_ioreg

@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\stonyman_apb3.v":34:7:34:19|Synthesizing module stonyman_apb3

@N: CG364 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\TOPLEVEL\TOPLEVEL.v":9:7:9:14|Synthesizing module TOPLEVEL

@W: CG360 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\TOPLEVEL\TOPLEVEL.v":209:14:209:32|No assignment to wire TP_PADDR_BIT2_net_0

@W: CG360 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\TOPLEVEL\TOPLEVEL.v":246:14:246:28|No assignment to wire PADDRS0_slice_0

@W: CG360 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\TOPLEVEL\TOPLEVEL.v":247:14:247:28|No assignment to wire PADDRS0_slice_1

@W: CL168 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\TOPLEVEL\TOPLEVEL.v":1082:17:1082:34|Pruning instance inputConditioner_0 -- not in use ...

@W: CL157 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\TOPLEVEL\TOPLEVEL.v":81:14:81:26|*Output TP_PADDR_BIT2 has undriven bits -- simulation mismatch possible.
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\TOPLEVEL\TOPLEVEL.v":61:14:61:20|Input CAPTURE is unused
@N: CL201 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\stonyman_apb3.v":113:0:113:5|Trying to extract state machine for register fifoRdenState
Extracted state machine for register fifoRdenState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL246 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\stonyman_apb3.v":96:13:96:16|Input port bits 31 to 8 of addr[31:0] are unused

@W: CL246 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\stonyman_apb3.v":99:21:99:26|Input port bits 31 to 1 of datain[31:0] are unused

@W: CL189 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":165:0:165:5|Register bit counterWait[31] is always 0, optimizing ...
@W: CL260 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":165:0:165:5|Pruning register bit 31 of counterWait[31:0] 

@N: CL201 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":165:0:165:5|Trying to extract state machine for register substate
Extracted state machine for register substate
State machine has 15 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00101
   00110
   00111
   01000
   01010
   01011
   01100
   01101
   01111
   10000
   10001
@N: CL201 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":165:0:165:5|Trying to extract state machine for register state
@W: CL190 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":165:0:165:5|Optimizing register bit inphi to a constant 0
@W: CL189 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":165:0:165:5|Register bit counterWait[30] is always 0, optimizing ...
@W: CL260 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":165:0:165:5|Pruning register bit 30 of counterWait[30:0] 

@W: CL169 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":165:0:165:5|Pruning register inphi 

@W: CL260 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\cr_int.v":170:0:170:5|Pruning register bit 1 of nbyte_en[1:0] 

@W: CL246 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\cr_int.v":24:13:24:20|Input port bits 31 to 25 of max_addr[31:0] are unused

@W: CL246 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\cr_int.v":25:13:25:20|Input port bits 31 to 16 of reg_addr[31:0] are unused

@W: CL246 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\ahb.v":17:15:17:19|Input port bits 31 to 10 of HADDR[31:0] are unused

@W: CL247 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\ahb.v":20:14:20:19|Input port bit 0 of HTRANS[1:0] is unused

@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\ahb.v":16:23:16:31|Input HMASTLOCK is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\ahb.v":18:21:18:26|Input HBURST is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\ahb.v":19:14:19:18|Input HPROT is unused
@W: CL157 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":62:7:62:18|*Output RCOSC_CLKOUT has undriven bits -- simulation mismatch possible.
@W: CL157 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":63:7:63:20|*Output MAINXIN_CLKOUT has undriven bits -- simulation mismatch possible.
@W: CL157 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":64:7:64:18|*Output LPXIN_CLKOUT has undriven bits -- simulation mismatch possible.
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":36:7:36:10|Input CLKA is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":37:7:37:14|Input CLKA_PAD is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":38:7:38:15|Input CLKA_PADP is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":39:7:39:15|Input CLKA_PADN is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":40:7:40:10|Input CLKB is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":41:7:41:14|Input CLKB_PAD is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":42:7:42:15|Input CLKB_PADP is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":43:7:43:15|Input CLKB_PADN is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":45:7:45:14|Input CLKC_PAD is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":46:7:46:15|Input CLKC_PADP is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":47:7:47:15|Input CLKC_PADN is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":49:7:49:11|Input LPXIN is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":50:7:50:13|Input MAC_CLK is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\inputConditioner.v":22:6:22:8|Input rst is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\fifo_32bit_apb3.v":40:20:40:25|Input PWDATA is unused
@W: CL246 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\fifo_32bit_apb3.v":84:13:84:16|Input port bits 31 to 8 of addr[31:0] are unused

@W: CL189 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\counter.v":38:0:38:5|Register bit counterInternal[31] is always 0, optimizing ...
@W: CL260 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\counter.v":38:0:38:5|Pruning register bit 31 of counterInternal[31:0] 

@W: CL189 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\counter.v":38:0:38:5|Register bit counterInternal[30] is always 0, optimizing ...
@W: CL260 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\counter.v":38:0:38:5|Pruning register bit 30 of counterInternal[30:0] 

@W: CL189 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\counter.v":38:0:38:5|Register bit counterInternal[29] is always 0, optimizing ...
@W: CL260 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\counter.v":38:0:38:5|Pruning register bit 29 of counterInternal[29:0] 

@N: CL201 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\counter.v":38:0:38:5|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL189 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\counter.v":38:0:38:5|Register bit counterInternal[28] is always 0, optimizing ...
@W: CL260 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\counter.v":38:0:38:5|Pruning register bit 28 of counterInternal[28:0] 

@W: CL246 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":217:0:217:4|Input port bits 23 to 12 of PADDR[23:0] are unused

@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":208:0:208:6|Input PRESETN is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":210:0:210:3|Input PCLK is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":363:0:363:7|Input PRDATAS2 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":370:0:370:7|Input PRDATAS3 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":377:0:377:7|Input PRDATAS4 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":384:0:384:7|Input PRDATAS5 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":391:0:391:7|Input PRDATAS6 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":398:0:398:7|Input PRDATAS7 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":405:0:405:7|Input PRDATAS8 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":412:0:412:7|Input PRDATAS9 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":419:0:419:8|Input PRDATAS10 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":426:0:426:8|Input PRDATAS11 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":433:0:433:8|Input PRDATAS12 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":440:0:440:8|Input PRDATAS13 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":447:0:447:8|Input PRDATAS14 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":454:0:454:8|Input PRDATAS15 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":460:0:460:7|Input PREADYS2 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":462:0:462:7|Input PREADYS3 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":464:0:464:7|Input PREADYS4 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":466:0:466:7|Input PREADYS5 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":468:0:468:7|Input PREADYS6 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":470:0:470:7|Input PREADYS7 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":472:0:472:7|Input PREADYS8 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":474:0:474:7|Input PREADYS9 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":476:0:476:8|Input PREADYS10 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":478:0:478:8|Input PREADYS11 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":480:0:480:8|Input PREADYS12 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":482:0:482:8|Input PREADYS13 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":484:0:484:8|Input PREADYS14 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":486:0:486:8|Input PREADYS15 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":492:0:492:8|Input PSLVERRS2 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":494:0:494:8|Input PSLVERRS3 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":496:0:496:8|Input PSLVERRS4 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":498:0:498:8|Input PSLVERRS5 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":500:0:500:8|Input PSLVERRS6 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":502:0:502:8|Input PSLVERRS7 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":504:0:504:8|Input PSLVERRS8 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":506:0:506:8|Input PSLVERRS9 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":508:0:508:9|Input PSLVERRS10 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":510:0:510:9|Input PSLVERRS11 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":512:0:512:9|Input PSLVERRS12 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":514:0:514:9|Input PSLVERRS13 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":516:0:516:9|Input PSLVERRS14 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":518:0:518:9|Input PSLVERRS15 is unused
@W: CL247 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\COREAHBTOAPB3\2.0.116\rtl\vlog\core_obfuscated\coreahbtoapb3.v":40:0:40:5|Input port bit 0 of HTRANS[1:0] is unused

@N: CL201 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\COREAHBTOAPB3\2.0.116\rtl\vlog\core_obfuscated\penablescheduler.v":152:0:152:5|Trying to extract state machine for register CAHBtoAPB3OIl
Extracted state machine for register CAHBtoAPB3OIl
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\COREAHBTOAPB3\2.0.116\rtl\vlog\core_obfuscated\ahbtoapbsm.v":646:0:646:5|Trying to extract state machine for register CAHBtoAPB3IOI
Extracted state machine for register CAHBtoAPB3IOI
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL247 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":735:0:735:8|Input port bit 0 of HTRANS_M0[1:0] is unused

@W: CL247 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":800:0:800:8|Input port bit 0 of HTRANS_M1[1:0] is unused

@W: CL247 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":858:0:858:7|Input port bit 1 of HRESP_S0[1:0] is unused

@W: CL247 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":934:0:934:7|Input port bit 1 of HRESP_S1[1:0] is unused

@W: CL247 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":1010:0:1010:7|Input port bit 1 of HRESP_S2[1:0] is unused

@W: CL247 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":1086:0:1086:7|Input port bit 1 of HRESP_S3[1:0] is unused

@W: CL247 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":1162:0:1162:7|Input port bit 1 of HRESP_S4[1:0] is unused

@W: CL247 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":1238:0:1238:7|Input port bit 1 of HRESP_S5[1:0] is unused

@W: CL247 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":1314:0:1314:7|Input port bit 1 of HRESP_S6[1:0] is unused

@W: CL247 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":1390:0:1390:7|Input port bit 1 of HRESP_S7[1:0] is unused

@W: CL247 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":1466:0:1466:7|Input port bit 1 of HRESP_S8[1:0] is unused

@W: CL247 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":1542:0:1542:7|Input port bit 1 of HRESP_S9[1:0] is unused

@W: CL247 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":1618:0:1618:8|Input port bit 1 of HRESP_S10[1:0] is unused

@W: CL247 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":1694:0:1694:8|Input port bit 1 of HRESP_S11[1:0] is unused

@W: CL247 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":1770:0:1770:8|Input port bit 1 of HRESP_S12[1:0] is unused

@W: CL247 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":1846:0:1846:8|Input port bit 1 of HRESP_S13[1:0] is unused

@W: CL247 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":1922:0:1922:8|Input port bit 1 of HRESP_S14[1:0] is unused

@W: CL247 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":1998:0:1998:8|Input port bit 1 of HRESP_S15[1:0] is unused

@W: CL247 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":2074:0:2074:8|Input port bit 1 of HRESP_SHG[1:0] is unused

@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":751:0:751:8|Input HBURST_M0 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":758:0:758:7|Input HPROT_M0 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":816:0:816:8|Input HBURST_M1 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":823:0:823:7|Input HPROT_M1 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":111:0:111:8|Input HWDATA_M0 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":173:0:173:8|Input HRDATA_S0 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":175:0:175:11|Input HREADYOUT_S0 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":177:0:177:7|Input HRESP_S0 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":223:0:223:8|Input HRDATA_S1 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":225:0:225:11|Input HREADYOUT_S1 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":227:0:227:7|Input HRESP_S1 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":273:0:273:8|Input HRDATA_S2 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":275:0:275:11|Input HREADYOUT_S2 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":277:0:277:7|Input HRESP_S2 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":323:0:323:8|Input HRDATA_S3 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":325:0:325:11|Input HREADYOUT_S3 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":327:0:327:7|Input HRESP_S3 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":373:0:373:8|Input HRDATA_S4 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":375:0:375:11|Input HREADYOUT_S4 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":377:0:377:7|Input HRESP_S4 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":523:0:523:8|Input HRDATA_S7 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":525:0:525:11|Input HREADYOUT_S7 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":527:0:527:7|Input HRESP_S7 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":573:0:573:8|Input HRDATA_S8 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":575:0:575:11|Input HREADYOUT_S8 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":577:0:577:7|Input HRESP_S8 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":623:0:623:8|Input HRDATA_S9 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":625:0:625:11|Input HREADYOUT_S9 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":627:0:627:7|Input HRESP_S9 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":673:0:673:9|Input HRDATA_S10 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":675:0:675:12|Input HREADYOUT_S10 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":677:0:677:8|Input HRESP_S10 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":723:0:723:9|Input HRDATA_S11 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":725:0:725:12|Input HREADYOUT_S11 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":727:0:727:8|Input HRESP_S11 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":773:0:773:9|Input HRDATA_S12 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":775:0:775:12|Input HREADYOUT_S12 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":777:0:777:8|Input HRESP_S12 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":823:0:823:9|Input HRDATA_S13 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":825:0:825:12|Input HREADYOUT_S13 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":827:0:827:8|Input HRESP_S13 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":873:0:873:9|Input HRDATA_S14 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":875:0:875:12|Input HREADYOUT_S14 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":877:0:877:8|Input HRESP_S14 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":923:0:923:9|Input HRDATA_S15 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":925:0:925:12|Input HREADYOUT_S15 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":927:0:927:8|Input HRESP_S15 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":973:0:973:9|Input HRDATA_SHG is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":975:0:975:12|Input HREADYOUT_SHG is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":977:0:977:8|Input HRESP_SHG is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg.v":60:0:60:9|Input CAHBLTl0O0 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg.v":67:0:67:9|Input CAHBLTO1O0 is unused
@W: CL246 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg_awrap.v":37:0:37:9|Input port bits 31 to 12 of CAHBLTI0OI[31:0] are unused

@W: CL247 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg_awrap.v":60:0:60:9|Input port bit 0 of CAHBLTI1OI[1:0] is unused

@N: CL201 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":494:0:494:5|Trying to extract state machine for register CAHBLTllOI
Extracted state machine for register CAHBLTllOI
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
@W: CL246 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":106:0:106:9|Input port bits 16 to 7 of CAHBLTIIII[16:0] are unused

@W: CL246 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":106:0:106:9|Input port bits 4 to 0 of CAHBLTIIII[16:0] are unused

@W: CL246 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":113:0:113:9|Input port bits 16 to 7 of CAHBLTlIII[16:0] are unused

@W: CL246 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":113:0:113:9|Input port bits 4 to 0 of CAHBLTlIII[16:0] are unused

@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":117:0:117:9|Input CAHBLTIlII is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":119:0:119:9|Input CAHBLTllII is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":184:0:184:8|Input HRDATA_S0 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":186:0:186:11|Input HREADYOUT_S0 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":193:0:193:8|Input HRDATA_S1 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":195:0:195:11|Input HREADYOUT_S1 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":202:0:202:8|Input HRDATA_S2 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":204:0:204:11|Input HREADYOUT_S2 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":211:0:211:8|Input HRDATA_S3 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":213:0:213:11|Input HREADYOUT_S3 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":220:0:220:8|Input HRDATA_S4 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":222:0:222:11|Input HREADYOUT_S4 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":247:0:247:8|Input HRDATA_S7 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":249:0:249:11|Input HREADYOUT_S7 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":256:0:256:8|Input HRDATA_S8 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":258:0:258:11|Input HREADYOUT_S8 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":265:0:265:8|Input HRDATA_S9 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":267:0:267:11|Input HREADYOUT_S9 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":274:0:274:9|Input HRDATA_S10 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":276:0:276:12|Input HREADYOUT_S10 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":283:0:283:9|Input HRDATA_S11 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":285:0:285:12|Input HREADYOUT_S11 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":292:0:292:9|Input HRDATA_S12 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":294:0:294:12|Input HREADYOUT_S12 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":301:0:301:9|Input HRDATA_S13 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":303:0:303:12|Input HREADYOUT_S13 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":310:0:310:9|Input HRDATA_S14 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":312:0:312:12|Input HREADYOUT_S14 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":319:0:319:9|Input HRDATA_S15 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":321:0:321:12|Input HREADYOUT_S15 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":328:0:328:9|Input HRDATA_SHG is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":330:0:330:12|Input HREADYOUT_SHG is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":332:0:332:9|Input CAHBLTlIlI is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":106:0:106:9|Input CAHBLTIIII is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":113:0:113:9|Input CAHBLTlIII is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":117:0:117:9|Input CAHBLTIlII is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":119:0:119:9|Input CAHBLTllII is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":184:0:184:8|Input HRDATA_S0 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":186:0:186:11|Input HREADYOUT_S0 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":193:0:193:8|Input HRDATA_S1 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":195:0:195:11|Input HREADYOUT_S1 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":202:0:202:8|Input HRDATA_S2 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":204:0:204:11|Input HREADYOUT_S2 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":211:0:211:8|Input HRDATA_S3 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":213:0:213:11|Input HREADYOUT_S3 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":220:0:220:8|Input HRDATA_S4 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":222:0:222:11|Input HREADYOUT_S4 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":229:0:229:8|Input HRDATA_S5 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":231:0:231:11|Input HREADYOUT_S5 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":238:0:238:8|Input HRDATA_S6 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":240:0:240:11|Input HREADYOUT_S6 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":247:0:247:8|Input HRDATA_S7 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":249:0:249:11|Input HREADYOUT_S7 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":256:0:256:8|Input HRDATA_S8 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":258:0:258:11|Input HREADYOUT_S8 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":265:0:265:8|Input HRDATA_S9 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":267:0:267:11|Input HREADYOUT_S9 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":274:0:274:9|Input HRDATA_S10 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":276:0:276:12|Input HREADYOUT_S10 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":283:0:283:9|Input HRDATA_S11 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":285:0:285:12|Input HREADYOUT_S11 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":292:0:292:9|Input HRDATA_S12 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":294:0:294:12|Input HREADYOUT_S12 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":301:0:301:9|Input HRDATA_S13 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":303:0:303:12|Input HREADYOUT_S13 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":310:0:310:9|Input HRDATA_S14 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":312:0:312:12|Input HREADYOUT_S14 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":319:0:319:9|Input HRDATA_S15 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":321:0:321:12|Input HREADYOUT_S15 is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":328:0:328:9|Input HRDATA_SHG is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":330:0:330:12|Input HREADYOUT_SHG is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":332:0:332:9|Input CAHBLTlIlI is unused
@W: CL159 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\clkgenerator.v":26:6:26:8|Input rst is unused
@W: CL189 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Register bit cntrWaitLeading[2] is always 0, optimizing ...
@W: CL260 :"Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Pruning register bit 2 of cntrWaitLeading[2:0] 

@END
Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Wed Mar 27 01:32:29 2013

###########################################################]
Premap Report

Synopsys Actel Technology Pre-mapping, Version mapact, Build 729R, Built Jun 20 2012 09:47:40
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version F-2012.03M-SP1 

Mapper Startup Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

Reading constraint file: Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\mss_tshell_syn.sdc
@L: Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\synthesis\TOPLEVEL_scck.rpt 
Printing clock  summary report in "Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\synthesis\TOPLEVEL_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF258 |Gated clock conversion disabled 
@N: MF547 |Generated clock conversion disabled 

Design Input Complete (Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Mapper Initialization Complete (Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)

@W: BN132 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\cr_int.v":170:0:170:5|Removing sequential instance ncs0,  because it is equivalent to instance nbyte_en_1[0]
@N: MF237 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":1227:35:1227:73|Generating a type rem remainder 


Clock Summary
**************

Start       Requested     Requested     Clock        Clock          
Clock       Frequency     Period        Type         Group          
--------------------------------------------------------------------
System      1.0 MHz       1000.000      system       system_clkgroup
FAB_CLK     40.0 MHz      25.000        declared     clk_group_0    
FCLK        40.0 MHz      25.000        declared     clk_group_0    
====================================================================

@W: MT532 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Found signal identified as System clock which controls 250 sequential elements including adc081s101_0/cntrWaitLeading[1:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. 


Finished Pre Mapping Phase. (Time elapsed 0h:00m:01s; Memory used current: 111MB peak: 113MB)

@W: MO111 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\toplevel\toplevel.v":209:14:209:32|Tristate driver TP_PADDR_BIT2 on net TP_PADDR_BIT2 has its enable tied to GND (module TOPLEVEL) 
@N: BN225 |Writing default property annotation file Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\synthesis\TOPLEVEL.sap.
Pre-mapping successful!

At Mapper Exit (Time elapsed 0h:00m:02s; Memory used current: 49MB peak: 113MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Wed Mar 27 01:32:32 2013

###########################################################]
Map & Optimize Report

Synopsys Actel Technology Mapper, Version mapact, Build 729R, Built Jun 20 2012 09:47:40
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version F-2012.03M-SP1 

Mapper Startup Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@N: MF248 |Running in 64-bit mode.
@N: MF258 |Gated clock conversion disabled 
@N: MF547 |Generated clock conversion disabled 

Design Input Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Mapper Initialization Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)



Starting Optimization and Mapping (Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 110MB)

@W: MO111 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_ccc_0\mss_core2_tmp_mss_ccc_0_mss_ccc.v":64:7:64:18|Tristate driver LPXIN_CLKOUT on net LPXIN_CLKOUT has its enable tied to GND (module MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_ccc_0\mss_core2_tmp_mss_ccc_0_mss_ccc.v":63:7:63:20|Tristate driver MAINXIN_CLKOUT on net MAINXIN_CLKOUT has its enable tied to GND (module MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_ccc_0\mss_core2_tmp_mss_ccc_0_mss_ccc.v":62:7:62:18|Tristate driver RCOSC_CLKOUT on net RCOSC_CLKOUT has its enable tied to GND (module MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\toplevel\toplevel.v":209:14:209:32|Tristate driver TP_PADDR_BIT2 on net TP_PADDR_BIT2 has its enable tied to GND (module TOPLEVEL) 
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":4185:0:4185:5|Register bit CAHBLTOI0I is always 0, optimizing ...
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Removing sequential instance CAHBLTIO0I of view:PrimLib.dffre(prim) in hierarchy view:COREAHBLITE_LIB.CAHBLTO0OI_1_0_0_0_1_0_0(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg.v":691:0:691:5|Removing sequential instance CAHBLTIO0l[1:0] of view:PrimLib.dffre(prim) in hierarchy view:COREAHBLITE_LIB.CAHBLTllO0_1_0_0_4294967280s_0_0(verilog) because there are no references to its outputs 
@N: BN115 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg.v":335:0:335:9|Removing instance CAHBLTO1I0 of view:COREAHBLITE_LIB.CAHBLTlI1_CAHBLTO1I0(verilog) because there are no references to its outputs 
@N: BN114 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_core2.v":636:7:636:18|Removing instance MSS_CORE2_0.MSSINT_GPO_1 of black_box view:work.MSSINT(verilog) because there are no references to its outputs 
@N: BN114 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_core2.v":628:7:628:18|Removing instance MSS_CORE2_0.MSSINT_GPO_0 of black_box view:work.MSSINT(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg_awrap.v":349:0:349:5|Removing sequential instance CoreAHBLite_0.CAHBLTO1I0l.CAHBLTI0I0l.CAHBLTIOl0.CAHBLTl11l[15:0] of view:PrimLib.dffre(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN115 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":16397:0:16397:10|Removing instance CoreAHBLite_0.CAHBLTO1I0l.CAHBLTI0O0l of view:COREAHBLITE_LIB.CAHBLTl0Il_CAHBLTI0O0l(verilog) because there are no references to its outputs 

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 112MB)

@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOO0I[2] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[31] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[30] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[29] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[28] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[27] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[26] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[25] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[24] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[23] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[22] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[21] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[20] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1581:0:1581:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[4] is always 0, optimizing ...
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[23] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[22] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[21] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[20] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[19] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[18] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[17] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[16] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[15] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[14] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[13] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[12] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[23] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[22] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[21] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[20] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[19] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[18] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[17] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[16] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[15] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[14] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[13] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[12] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Found counter in view:work.adc081s101(verilog) inst cntrWaitTrailing[2:0]
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Found counter in view:work.adc081s101(verilog) inst bitsRead[3:0]
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Found counter in view:work.adc081s101(verilog) inst cntrWaitQuiet[2:0]
Encoding state machine CAHBLTllOI[7:0] (netlist:statemachine)
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":314:0:314:8|Register bit CAHBLTllOI[1] is always 0, optimizing ...
Encoding state machine CAHBLTllOI[7:0] (netlist:statemachine)
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":314:0:314:8|Register bit CAHBLTllOI[1] is always 0, optimizing ...
Encoding state machine CAHBtoAPB3IOI[4:0] (netlist:statemachine)
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine CAHBtoAPB3OIl[2:0] (netlist:statemachine)
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\counter.v":38:0:38:5|Found counter in view:work.counter(verilog) inst COUNT[31:0]
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\counter.v":38:0:38:5|Found counter in view:work.counter(verilog) inst counterInternal[27:0]
Encoding state machine state[3:0] (netlist:statemachine)
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\cr_int.v":116:0:116:5|Found counter in view:work.cr_int(verilog) inst ac_counter[3:0]
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\cr_int.v":91:0:91:5|Found counter in view:work.cr_int(verilog) inst op_counter[3:0]

 Ram Decomposition Statistics for cachedValue[7:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
Encoding state machine substate[14:0] (netlist:statemachine)
original code -> new code
   00000 -> 000000000000000
   00001 -> 000000000000011
   00010 -> 000000000000101
   00011 -> 000000000001001
   00101 -> 000000000010001
   00110 -> 000000000100001
   00111 -> 000000001000001
   01000 -> 000000010000001
   01010 -> 000000100000001
   01011 -> 000001000000001
   01100 -> 000010000000001
   01101 -> 000100000000001
   01111 -> 001000000000001
   10000 -> 010000000000001
   10001 -> 100000000000001
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF238 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":426:51:426:79|Found 8-bit incrementor, 'un2_cachedValue_1[7:0]'
@N: MF239 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":193:30:193:43|Found 30-bit decrementor, 'un3_counterWait[29:0]'
Encoding state machine fifoRdenState[3:0] (netlist:statemachine)
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1581:0:1581:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[16] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1610:0:1610:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIlIl is always 0, optimizing ...
@W: BN132 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\ahbtoapbsm.v":646:0:646:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3Oll.PWRITE,  because it is equivalent to instance COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI[2]
@W: BN132 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\penablescheduler.v":152:0:152:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3Ill.PENABLE,  because it is equivalent to instance COREAHBTOAPB3_0.CAHBtoAPB3Ill.CAHBtoAPB3OIl[1]

Finished factoring (Time elapsed 0h:00m:05s; Memory used current: 119MB peak: 120MB)

@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[31] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[31] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[30] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[30] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[29] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[29] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[28] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[28] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[27] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[27] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[26] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[26] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[25] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[25] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[24] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[24] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[23] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[22] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[21] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[20] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[19] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[18] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[17] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[16] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[15] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[14] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[13] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[12] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[11] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[10] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[9] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[8] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[7] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[6] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[5] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[4] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[3] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[2] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[1] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:05s; Memory used current: 117MB peak: 120MB)


Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:05s; Memory used current: 120MB peak: 132MB)


Starting Early Timing Optimization (Time elapsed 0h:00m:05s; Memory used current: 121MB peak: 132MB)


Finished Early Timing Optimization (Time elapsed 0h:00m:13s; Memory used current: 171MB peak: 172MB)


Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:13s; Memory used current: 170MB peak: 172MB)


Finished preparing to map (Time elapsed 0h:00m:13s; Memory used current: 169MB peak: 172MB)

@N: FP130 |Promoting Net MSS_CORE2_0_M2F_RESET_N on CLKINT  I_1112 
@N: FP130 |Promoting Net SCLK_c on CLKINT  clkgenerator_0.SCLK_inferred_clock 
@N: FP130 |Promoting Net CoreAPB3_0_APBmslave1_PSELx on CLKINT  I_1113 

Finished technology mapping (Time elapsed 0h:00m:14s; Memory used current: 135MB peak: 195MB)


Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:14s; Memory used current: 135MB peak: 195MB)


Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished restoring hierarchy (Time elapsed 0h:00m:14s; Memory used current: 136MB peak: 195MB)

Writing Analyst data base Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\synthesis\TOPLEVEL.srm

Finished Writing Netlist Databases (Time elapsed 0h:00m:15s; Memory used current: 132MB peak: 195MB)

Writing EDIF Netlist and constraint files
F-2012.03M-SP1 

Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:15s; Memory used current: 135MB peak: 195MB)

@W: MT246 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_ccc_0\mss_core2_tmp_mss_ccc_0_mss_ccc.v":96:15:96:22|Blackbox MSS_XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
Found clock FAB_CLK with period 25.00ns 
Found clock FCLK with period 25.00ns 
@W: MT420 |Found inferred clock clkgenerator|SCLK_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:SCLK"



##### START OF TIMING REPORT #####[
# Timing Report written on Wed Mar 27 01:32:49 2013
#


Top view:               TOPLEVEL
Library name:           smartfusion
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    40.0 MHz
Wire load mode:         top
Wire load model:        smartfusion
Paths requested:        5
Constraint File(s):    Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\mss_tshell_syn.sdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -21.523

                                     Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------------------------
FAB_CLK                              40.0 MHz      40.1 MHz      25.000        24.927        0.073       declared     clk_group_0        
FCLK                                 40.0 MHz      NA            25.000        NA            NA          declared     clk_group_0        
clkgenerator|SCLK_inferred_clock     80.0 MHz      29.4 MHz      12.500        34.023        -21.523     inferred     Inferred_clkgroup_0
System                               80.0 MHz      171.5 MHz     12.500        5.831         6.669       system       system_clkgroup    
=========================================================================================================================================





Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
System                            System                            |  12.500      6.669    |  No paths    -      |  No paths    -      |  No paths    -    
System                            FAB_CLK                           |  25.000      2.791    |  No paths    -      |  No paths    -      |  No paths    -    
System                            clkgenerator|SCLK_inferred_clock  |  12.500      -4.135   |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                           System                            |  25.000      14.811   |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                           FAB_CLK                           |  25.000      0.073    |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                           clkgenerator|SCLK_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
clkgenerator|SCLK_inferred_clock  FAB_CLK                           |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
clkgenerator|SCLK_inferred_clock  clkgenerator|SCLK_inferred_clock  |  12.500      -21.523  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FAB_CLK
====================================



Starting Points with Worst Slack
********************************

                                                         Starting                                              Arrival          
Instance                                                 Reference     Type         Pin     Net                Time        Slack
                                                         Clock                                                                  
--------------------------------------------------------------------------------------------------------------------------------
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I         FAB_CLK       DFN1C0       Q       CAHBLTOI0I         0.737       0.073
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[18]     FAB_CLK       DFN1E1C0     Q       CAHBLTI1lI[18]     0.737       2.125
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[19]     FAB_CLK       DFN1E1C0     Q       CAHBLTI1lI[19]     0.580       2.509
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I         FAB_CLK       DFN1C0       Q       CAHBLTIO0I         0.737       2.815
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[17]     FAB_CLK       DFN1E1C0     Q       CAHBLTI1lI[17]     0.737       3.446
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[16]     FAB_CLK       DFN1E1C0     Q       CAHBLTI1lI[16]     0.580       3.830
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[0]      FAB_CLK       DFN1E0C0     Q       CAHBLTl00I[0]      0.737       5.818
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[1]      FAB_CLK       DFN1E0C0     Q       CAHBLTl00I[1]      0.737       5.957
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[5]      FAB_CLK       DFN1E0C0     Q       CAHBLTI1lII        0.737       6.016
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[2]      FAB_CLK       DFN1E0C0     Q       CAHBLTl00I[2]      0.737       6.044
================================================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                                      Required          
Instance                                   Reference     Type         Pin     Net                        Time         Slack
                                           Clock                                                                           
---------------------------------------------------------------------------------------------------------------------------
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[0]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       0.073
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[1]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       0.073
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[2]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       0.073
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[3]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       0.073
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[4]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       0.073
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[5]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       0.073
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[6]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       0.073
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[7]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       0.073
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[8]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       0.073
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[9]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       0.073
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.608
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.392

    - Propagation time:                      24.319
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.073

    Number of logic level(s):                12
    Starting point:                          CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I / Q
    Ending point:                            COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[0] / E
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I                                DFN1C0       Q        Out     0.737     0.737       -         
CAHBLTOI0I                                                                      Net          -        -       2.550     -           27        
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          S        In      -         3.287       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          Y        Out     0.396     3.683       -         
CAHBLTI0ll[18]                                                                  Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        A        In      -         4.866       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        Y        Out     0.627     5.494       -         
N_79                                                                            Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        B        In      -         6.677       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        Y        Out     0.627     7.305       -         
CAHBLTl1II_0[7]                                                                 Net          -        -       0.806     -           3         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        A        In      -         8.111       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        Y        Out     0.514     8.626       -         
CAHBLTIl0II                                                                     Net          -        -       1.639     -           8         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_ns_o3[0]            OR2A         A        In      -         10.264      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_ns_o3[0]            OR2A         Y        Out     0.466     10.730      -         
N_73                                                                            Net          -        -       0.386     -           2         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI9AVA5[2]         OA1C         B        In      -         11.116      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI9AVA5[2]         OA1C         Y        Out     0.900     12.016      -         
N_83                                                                            Net          -        -       0.386     -           2         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         B        In      -         12.402      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         Y        Out     0.516     12.918      -         
CAHBLTOO0l[1]                                                                   Net          -        -       0.806     -           3         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2A        A        In      -         13.724      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2A        Y        Out     0.627     14.352      -         
CAHBLTI1Il6                                                                     Net          -        -       2.127     -           15        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNI7A0GQ                                NOR2B        B        In      -         16.479      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNI7A0GQ                                NOR2B        Y        Out     0.627     17.107      -         
CAHBtoAPB3l4                                                                    Net          -        -       1.708     -           10        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNINBBST[2]                         NOR2         B        In      -         18.815      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNINBBST[2]                         NOR2         Y        Out     0.646     19.462      -         
N_179                                                                           Net          -        -       1.184     -           4         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3lII_RNIAMQ5U                            NOR2B        A        In      -         20.645      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3lII_RNIAMQ5U                            NOR2B        Y        Out     0.488     21.133      -         
CAHBtoAPB3Ol                                                                    Net          -        -       0.806     -           3         
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            NOR2A        B        In      -         21.940      -         
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            NOR2A        Y        Out     0.386     22.326      -         
CAHBtoAPB3I1I_1_sqmuxa                                                          Net          -        -       1.994     -           12        
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[0]                                          DFN1E0C0     E        In      -         24.319      -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 24.927 is 8.168(32.8%) logic and 16.759(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clkgenerator|SCLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                                              Arrival            
Instance                                 Reference                            Type       Pin     Net                           Time        Slack  
                                         Clock                                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[13]     clkgenerator|SCLK_inferred_clock     DFN1       Q       counterPixelsCaptured[13]     0.737       -21.523
stonyman_0.counterPixelsCaptured[14]     clkgenerator|SCLK_inferred_clock     DFN1       Q       counterPixelsCaptured[14]     0.737       -21.456
stonyman_0.counterPixelsCaptured[12]     clkgenerator|SCLK_inferred_clock     DFN1       Q       counterPixelsCaptured[12]     0.737       -21.139
stonyman_0.counterPixelsCaptured[15]     clkgenerator|SCLK_inferred_clock     DFN1       Q       counterPixelsCaptured[15]     0.737       -20.995
stonyman_0.counterPixelsCaptured[11]     clkgenerator|SCLK_inferred_clock     DFN1       Q       counterPixelsCaptured[11]     0.737       -19.526
stonyman_0.counterPixelsCaptured[10]     clkgenerator|SCLK_inferred_clock     DFN1       Q       counterPixelsCaptured[10]     0.737       -16.791
stonyman_0.counterPixelsCaptured[9]      clkgenerator|SCLK_inferred_clock     DFN1       Q       counterPixelsCaptured[9]      0.737       -15.826
counter_0.COUNT[1]                       clkgenerator|SCLK_inferred_clock     DFN1E1     Q       counter_0_COUNT[1]            0.580       -13.103
counter_0.COUNT[0]                       clkgenerator|SCLK_inferred_clock     DFN1E1     Q       counter_0_COUNT[0]            0.580       -13.099
stonyman_0.counterPixelsCaptured[8]      clkgenerator|SCLK_inferred_clock     DFN1       Q       counterPixelsCaptured[8]      0.737       -12.863
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                Required            
Instance                                 Reference                            Type       Pin     Net                             Time         Slack  
                                         Clock                                                                                                       
-----------------------------------------------------------------------------------------------------------------------------------------------------
stonyman_0.substate[1]                   clkgenerator|SCLK_inferred_clock     DFN1       D       substate_RNO[1]                 11.961       -21.523
stonyman_0.substate_i[0]                 clkgenerator|SCLK_inferred_clock     DFN1       D       substate_ns_i[0]                11.961       -20.776
stonyman_0.state[1]                      clkgenerator|SCLK_inferred_clock     DFN1E0     D       state_36[1]                     11.961       -20.025
stonyman_0.state[2]                      clkgenerator|SCLK_inferred_clock     DFN1       D       N_1676                          11.927       -19.890
stonyman_0.state[0]                      clkgenerator|SCLK_inferred_clock     DFN1E0     D       N_1675                          11.961       -19.855
counter_0.COUNT[31]                      clkgenerator|SCLK_inferred_clock     DFN1E1     D       COUNT_n31                       11.961       -13.103
counter_0.COUNT[30]                      clkgenerator|SCLK_inferred_clock     DFN1E1     D       COUNT_n30                       11.961       -12.135
counter_0.COUNT[29]                      clkgenerator|SCLK_inferred_clock     DFN1E1     D       COUNT_n29                       11.961       -11.102
counter_0.COUNT[28]                      clkgenerator|SCLK_inferred_clock     DFN1E1     D       COUNT_n28                       11.961       -10.070
stonyman_0.counterPixelsCaptured[15]     clkgenerator|SCLK_inferred_clock     DFN1       D       counterPixelsCaptured_8[15]     11.961       -9.436 
=====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      33.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -21.523

    Number of logic level(s):                21
    Starting point:                          stonyman_0.counterPixelsCaptured[13] / Q
    Ending point:                            stonyman_0.substate[1] / D
    The start point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                     Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[13]                                                                     DFN1      Q        Out     0.737     0.737       -         
counterPixelsCaptured[13]                                                                                Net       -        -       2.172     -           16        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_1            AOI1B     B        In      -         2.909       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_1            AOI1B     Y        Out     0.911     3.820       -         
ADD_9x9_fast_I11_Y_0_0                                                                                   Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_0            AO1       C        In      -         4.142       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_0            AO1       Y        Out     0.655     4.797       -         
mult1_un61_sum_i[8]                                                                                      Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I15_Y              XNOR2     B        In      -         5.980       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I15_Y              XNOR2     Y        Out     0.937     6.917       -         
mult1_un68_sum[5]                                                                                        Net       -        -       1.669     -           9         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_un1_Y_a0       NOR2B     B        In      -         8.586       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_un1_Y_a0       NOR2B     Y        Out     0.516     9.102       -         
ADD_9x9_fast_I12_un1_Y_a0                                                                                Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_0          AO1A      C        In      -         9.423       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_0          AO1A      Y        Out     0.655     10.078      -         
ADD_9x9_fast_I12_Y_0_0_0                                                                                 Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I15_Y              AX1D      B        In      -         10.464      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I15_Y              AX1D      Y        Out     0.992     11.457      -         
mult1_un82_sum[5]                                                                                        Net       -        -       2.218     -           17        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_un1_Y_a0       NOR2B     B        In      -         13.674      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_un1_Y_a0       NOR2B     Y        Out     0.627     14.302      -         
ADD_9x9_fast_I12_un1_Y_a0_0                                                                              Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y_0            OR2       B        In      -         14.623      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y_0            OR2       Y        Out     0.646     15.270      -         
ADD_9x9_fast_I12_Y_0                                                                                     Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y              OR2       B        In      -         15.591      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y              OR2       Y        Out     0.646     16.238      -         
N148_0                                                                                                   Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I17_Y              XOR2      B        In      -         17.421      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I17_Y              XOR2      Y        Out     0.937     18.358      -         
mult1_un89_sum[7]                                                                                        Net       -        -       2.037     -           13        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m3tt_m1     XNOR2     B        In      -         20.395      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m3tt_m1     XNOR2     Y        Out     0.937     21.331      -         
ADD_9x9_fast_I11_Y_m3tt_m1                                                                               Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m3_m3       AXO1      A        In      -         21.653      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m3_m3       AXO1      Y        Out     0.902     22.555      -         
ADD_9x9_fast_I11_Y_m3_m3                                                                                 Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m4_0        NOR3A     C        In      -         22.877      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m4_0        NOR3A     Y        Out     0.641     23.518      -         
ADD_9x9_fast_I11_Y_m4_0                                                                                  Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_1           MX2A      S        In      -         23.839      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_1           MX2A      Y        Out     0.480     24.319      -         
N146                                                                                                     Net       -        -       1.526     -           7         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I16_Y             XNOR3     C        In      -         25.845      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I16_Y             XNOR3     Y        Out     0.985     26.830      -         
mult1_un110_sum[6]                                                                                       Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I3_G0N            NOR2A     A        In      -         28.014      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I3_G0N            NOR2A     Y        Out     0.627     28.641      -         
N131                                                                                                     Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I11_Y_0           OR2       A        In      -         29.027      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I11_Y_0           OR2       Y        Out     0.507     29.535      -         
ADD_9x9_fast_I11_Y_0                                                                                     Net       -        -       0.386     -           2         
stonyman_0.substate_ns_i_1_m10_0_x2_RNO                                                                  NOR2      B        In      -         29.920      -         
stonyman_0.substate_ns_i_1_m10_0_x2_RNO                                                                  NOR2      Y        Out     0.646     30.567      -         
substate_ns_i_1_m10_0_x2_RNO                                                                             Net       -        -       0.322     -           1         
stonyman_0.substate_ns_i_1_m10_0_x2                                                                      XOR2      A        In      -         30.888      -         
stonyman_0.substate_ns_i_1_m10_0_x2                                                                      XOR2      Y        Out     0.488     31.377      -         
substate_ns_i_1_N_7_i                                                                                    Net       -        -       0.322     -           1         
stonyman_0.substate_ns_i_1_m10_0_a4                                                                      AND2      A        In      -         31.698      -         
stonyman_0.substate_ns_i_1_m10_0_a4                                                                      AND2      Y        Out     0.488     32.186      -         
substate_ns_i_1_m10_0_a4                                                                                 Net       -        -       0.322     -           1         
stonyman_0.substate_RNO[1]                                                                               AO1A      C        In      -         32.508      -         
stonyman_0.substate_RNO[1]                                                                               AO1A      Y        Out     0.655     33.163      -         
substate_RNO[1]                                                                                          Net       -        -       0.322     -           1         
stonyman_0.substate[1]                                                                                   DFN1      D        In      -         33.485      -         
====================================================================================================================================================================
Total path delay (propagation time + setup) of 34.023 is 16.157(47.5%) logic and 17.866(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      33.417
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -21.456

    Number of logic level(s):                21
    Starting point:                          stonyman_0.counterPixelsCaptured[14] / Q
    Ending point:                            stonyman_0.substate[1] / D
    The start point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                     Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[14]                                                                     DFN1      Q        Out     0.737     0.737       -         
counterPixelsCaptured[14]                                                                                Net       -        -       2.082     -           14        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_1            AOI1B     A        In      -         2.819       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_1            AOI1B     Y        Out     0.933     3.752       -         
ADD_9x9_fast_I11_Y_0_0                                                                                   Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_0            AO1       C        In      -         4.074       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_0            AO1       Y        Out     0.655     4.729       -         
mult1_un61_sum_i[8]                                                                                      Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I15_Y              XNOR2     B        In      -         5.913       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I15_Y              XNOR2     Y        Out     0.937     6.849       -         
mult1_un68_sum[5]                                                                                        Net       -        -       1.669     -           9         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_un1_Y_a0       NOR2B     B        In      -         8.518       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_un1_Y_a0       NOR2B     Y        Out     0.516     9.034       -         
ADD_9x9_fast_I12_un1_Y_a0                                                                                Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_0          AO1A      C        In      -         9.355       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_0          AO1A      Y        Out     0.655     10.011      -         
ADD_9x9_fast_I12_Y_0_0_0                                                                                 Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I15_Y              AX1D      B        In      -         10.396      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I15_Y              AX1D      Y        Out     0.992     11.389      -         
mult1_un82_sum[5]                                                                                        Net       -        -       2.218     -           17        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_un1_Y_a0       NOR2B     B        In      -         13.606      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_un1_Y_a0       NOR2B     Y        Out     0.627     14.234      -         
ADD_9x9_fast_I12_un1_Y_a0_0                                                                              Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y_0            OR2       B        In      -         14.555      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y_0            OR2       Y        Out     0.646     15.202      -         
ADD_9x9_fast_I12_Y_0                                                                                     Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y              OR2       B        In      -         15.523      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y              OR2       Y        Out     0.646     16.170      -         
N148_0                                                                                                   Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I17_Y              XOR2      B        In      -         17.353      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I17_Y              XOR2      Y        Out     0.937     18.290      -         
mult1_un89_sum[7]                                                                                        Net       -        -       2.037     -           13        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m3tt_m1     XNOR2     B        In      -         20.327      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m3tt_m1     XNOR2     Y        Out     0.937     21.264      -         
ADD_9x9_fast_I11_Y_m3tt_m1                                                                               Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m3_m3       AXO1      A        In      -         21.585      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m3_m3       AXO1      Y        Out     0.902     22.487      -         
ADD_9x9_fast_I11_Y_m3_m3                                                                                 Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m4_0        NOR3A     C        In      -         22.809      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m4_0        NOR3A     Y        Out     0.641     23.450      -         
ADD_9x9_fast_I11_Y_m4_0                                                                                  Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_1           MX2A      S        In      -         23.772      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_1           MX2A      Y        Out     0.480     24.251      -         
N146                                                                                                     Net       -        -       1.526     -           7         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I16_Y             XNOR3     C        In      -         25.777      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I16_Y             XNOR3     Y        Out     0.985     26.762      -         
mult1_un110_sum[6]                                                                                       Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I3_G0N            NOR2A     A        In      -         27.946      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I3_G0N            NOR2A     Y        Out     0.627     28.573      -         
N131                                                                                                     Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I11_Y_0           OR2       A        In      -         28.959      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I11_Y_0           OR2       Y        Out     0.507     29.467      -         
ADD_9x9_fast_I11_Y_0                                                                                     Net       -        -       0.386     -           2         
stonyman_0.substate_ns_i_1_m10_0_x2_RNO                                                                  NOR2      B        In      -         29.852      -         
stonyman_0.substate_ns_i_1_m10_0_x2_RNO                                                                  NOR2      Y        Out     0.646     30.499      -         
substate_ns_i_1_m10_0_x2_RNO                                                                             Net       -        -       0.322     -           1         
stonyman_0.substate_ns_i_1_m10_0_x2                                                                      XOR2      A        In      -         30.820      -         
stonyman_0.substate_ns_i_1_m10_0_x2                                                                      XOR2      Y        Out     0.488     31.309      -         
substate_ns_i_1_N_7_i                                                                                    Net       -        -       0.322     -           1         
stonyman_0.substate_ns_i_1_m10_0_a4                                                                      AND2      A        In      -         31.630      -         
stonyman_0.substate_ns_i_1_m10_0_a4                                                                      AND2      Y        Out     0.488     32.119      -         
substate_ns_i_1_m10_0_a4                                                                                 Net       -        -       0.322     -           1         
stonyman_0.substate_RNO[1]                                                                               AO1A      C        In      -         32.440      -         
stonyman_0.substate_RNO[1]                                                                               AO1A      Y        Out     0.655     33.095      -         
substate_RNO[1]                                                                                          Net       -        -       0.322     -           1         
stonyman_0.substate[1]                                                                                   DFN1      D        In      -         33.417      -         
====================================================================================================================================================================
Total path delay (propagation time + setup) of 33.956 is 16.180(47.6%) logic and 17.776(52.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      33.100
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -21.139

    Number of logic level(s):                21
    Starting point:                          stonyman_0.counterPixelsCaptured[12] / Q
    Ending point:                            stonyman_0.substate[1] / D
    The start point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                     Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[12]                                                                     DFN1      Q        Out     0.737     0.737       -         
counterPixelsCaptured[12]                                                                                Net       -        -       2.263     -           18        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_a0_1         NOR2A     A        In      -         3.000       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_a0_1         NOR2A     Y        Out     0.627     3.627       -         
ADD_9x9_fast_I11_Y_a0_1                                                                                  Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_0            AO1       A        In      -         3.949       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_0            AO1       Y        Out     0.464     4.413       -         
mult1_un61_sum_i[8]                                                                                      Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I15_Y              XNOR2     B        In      -         5.596       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I15_Y              XNOR2     Y        Out     0.937     6.533       -         
mult1_un68_sum[5]                                                                                        Net       -        -       1.669     -           9         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_un1_Y_a0       NOR2B     B        In      -         8.201       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_un1_Y_a0       NOR2B     Y        Out     0.516     8.718       -         
ADD_9x9_fast_I12_un1_Y_a0                                                                                Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_0          AO1A      C        In      -         9.039       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_0          AO1A      Y        Out     0.655     9.694       -         
ADD_9x9_fast_I12_Y_0_0_0                                                                                 Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I15_Y              AX1D      B        In      -         10.080      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I15_Y              AX1D      Y        Out     0.992     11.072      -         
mult1_un82_sum[5]                                                                                        Net       -        -       2.218     -           17        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_un1_Y_a0       NOR2B     B        In      -         13.290      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_un1_Y_a0       NOR2B     Y        Out     0.627     13.918      -         
ADD_9x9_fast_I12_un1_Y_a0_0                                                                              Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y_0            OR2       B        In      -         14.239      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y_0            OR2       Y        Out     0.646     14.886      -         
ADD_9x9_fast_I12_Y_0                                                                                     Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y              OR2       B        In      -         15.207      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y              OR2       Y        Out     0.646     15.854      -         
N148_0                                                                                                   Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I17_Y              XOR2      B        In      -         17.037      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I17_Y              XOR2      Y        Out     0.937     17.974      -         
mult1_un89_sum[7]                                                                                        Net       -        -       2.037     -           13        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m3tt_m1     XNOR2     B        In      -         20.011      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m3tt_m1     XNOR2     Y        Out     0.937     20.947      -         
ADD_9x9_fast_I11_Y_m3tt_m1                                                                               Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m3_m3       AXO1      A        In      -         21.269      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m3_m3       AXO1      Y        Out     0.902     22.171      -         
ADD_9x9_fast_I11_Y_m3_m3                                                                                 Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m4_0        NOR3A     C        In      -         22.492      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m4_0        NOR3A     Y        Out     0.641     23.134      -         
ADD_9x9_fast_I11_Y_m4_0                                                                                  Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_1           MX2A      S        In      -         23.455      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_1           MX2A      Y        Out     0.480     23.935      -         
N146                                                                                                     Net       -        -       1.526     -           7         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I16_Y             XNOR3     C        In      -         25.461      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I16_Y             XNOR3     Y        Out     0.985     26.446      -         
mult1_un110_sum[6]                                                                                       Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I3_G0N            NOR2A     A        In      -         27.630      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I3_G0N            NOR2A     Y        Out     0.627     28.257      -         
N131                                                                                                     Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I11_Y_0           OR2       A        In      -         28.643      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I11_Y_0           OR2       Y        Out     0.507     29.150      -         
ADD_9x9_fast_I11_Y_0                                                                                     Net       -        -       0.386     -           2         
stonyman_0.substate_ns_i_1_m10_0_x2_RNO                                                                  NOR2      B        In      -         29.536      -         
stonyman_0.substate_ns_i_1_m10_0_x2_RNO                                                                  NOR2      Y        Out     0.646     30.183      -         
substate_ns_i_1_m10_0_x2_RNO                                                                             Net       -        -       0.322     -           1         
stonyman_0.substate_ns_i_1_m10_0_x2                                                                      XOR2      A        In      -         30.504      -         
stonyman_0.substate_ns_i_1_m10_0_x2                                                                      XOR2      Y        Out     0.488     30.993      -         
substate_ns_i_1_N_7_i                                                                                    Net       -        -       0.322     -           1         
stonyman_0.substate_ns_i_1_m10_0_a4                                                                      AND2      A        In      -         31.314      -         
stonyman_0.substate_ns_i_1_m10_0_a4                                                                      AND2      Y        Out     0.488     31.802      -         
substate_ns_i_1_m10_0_a4                                                                                 Net       -        -       0.322     -           1         
stonyman_0.substate_RNO[1]                                                                               AO1A      C        In      -         32.124      -         
stonyman_0.substate_RNO[1]                                                                               AO1A      Y        Out     0.655     32.779      -         
substate_RNO[1]                                                                                          Net       -        -       0.322     -           1         
stonyman_0.substate[1]                                                                                   DFN1      D        In      -         33.100      -         
====================================================================================================================================================================
Total path delay (propagation time + setup) of 33.639 is 15.682(46.6%) logic and 17.957(53.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      33.054
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -21.092

    Number of logic level(s):                21
    Starting point:                          stonyman_0.counterPixelsCaptured[14] / Q
    Ending point:                            stonyman_0.substate[1] / D
    The start point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                     Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[14]                                                                     DFN1      Q        Out     0.737     0.737       -         
counterPixelsCaptured[14]                                                                                Net       -        -       2.082     -           14        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_a0_0         NOR2B     B        In      -         2.819       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_a0_0         NOR2B     Y        Out     0.627     3.446       -         
ADD_9x9_fast_I11_Y_a0_0                                                                                  Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_0            AO1       B        In      -         3.768       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_0            AO1       Y        Out     0.598     4.366       -         
mult1_un61_sum_i[8]                                                                                      Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I15_Y              XNOR2     B        In      -         5.549       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I15_Y              XNOR2     Y        Out     0.937     6.486       -         
mult1_un68_sum[5]                                                                                        Net       -        -       1.669     -           9         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_un1_Y_a0       NOR2B     B        In      -         8.155       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_un1_Y_a0       NOR2B     Y        Out     0.516     8.671       -         
ADD_9x9_fast_I12_un1_Y_a0                                                                                Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_0          AO1A      C        In      -         8.992       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_0          AO1A      Y        Out     0.655     9.647       -         
ADD_9x9_fast_I12_Y_0_0_0                                                                                 Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I15_Y              AX1D      B        In      -         10.033      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I15_Y              AX1D      Y        Out     0.992     11.025      -         
mult1_un82_sum[5]                                                                                        Net       -        -       2.218     -           17        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_un1_Y_a0       NOR2B     B        In      -         13.243      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_un1_Y_a0       NOR2B     Y        Out     0.627     13.871      -         
ADD_9x9_fast_I12_un1_Y_a0_0                                                                              Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y_0            OR2       B        In      -         14.192      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y_0            OR2       Y        Out     0.646     14.839      -         
ADD_9x9_fast_I12_Y_0                                                                                     Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y              OR2       B        In      -         15.160      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y              OR2       Y        Out     0.646     15.807      -         
N148_0                                                                                                   Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I17_Y              XOR2      B        In      -         16.990      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I17_Y              XOR2      Y        Out     0.937     17.927      -         
mult1_un89_sum[7]                                                                                        Net       -        -       2.037     -           13        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m3tt_m1     XNOR2     B        In      -         19.964      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m3tt_m1     XNOR2     Y        Out     0.937     20.900      -         
ADD_9x9_fast_I11_Y_m3tt_m1                                                                               Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m3_m3       AXO1      A        In      -         21.222      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m3_m3       AXO1      Y        Out     0.902     22.124      -         
ADD_9x9_fast_I11_Y_m3_m3                                                                                 Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m4_0        NOR3A     C        In      -         22.445      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_m4_0        NOR3A     Y        Out     0.641     23.087      -         
ADD_9x9_fast_I11_Y_m4_0                                                                                  Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_1           MX2A      S        In      -         23.408      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y_1           MX2A      Y        Out     0.480     23.888      -         
N146                                                                                                     Net       -        -       1.526     -           7         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I16_Y             XNOR3     C        In      -         25.414      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I16_Y             XNOR3     Y        Out     0.985     26.399      -         
mult1_un110_sum[6]                                                                                       Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I3_G0N            NOR2A     A        In      -         27.583      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I3_G0N            NOR2A     Y        Out     0.627     28.210      -         
N131                                                                                                     Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I11_Y_0           OR2       A        In      -         28.596      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I11_Y_0           OR2       Y        Out     0.507     29.103      -         
ADD_9x9_fast_I11_Y_0                                                                                     Net       -        -       0.386     -           2         
stonyman_0.substate_ns_i_1_m10_0_x2_RNO                                                                  NOR2      B        In      -         29.489      -         
stonyman_0.substate_ns_i_1_m10_0_x2_RNO                                                                  NOR2      Y        Out     0.646     30.136      -         
substate_ns_i_1_m10_0_x2_RNO                                                                             Net       -        -       0.322     -           1         
stonyman_0.substate_ns_i_1_m10_0_x2                                                                      XOR2      A        In      -         30.457      -         
stonyman_0.substate_ns_i_1_m10_0_x2                                                                      XOR2      Y        Out     0.488     30.945      -         
substate_ns_i_1_N_7_i                                                                                    Net       -        -       0.322     -           1         
stonyman_0.substate_ns_i_1_m10_0_a4                                                                      AND2      A        In      -         31.267      -         
stonyman_0.substate_ns_i_1_m10_0_a4                                                                      AND2      Y        Out     0.488     31.755      -         
substate_ns_i_1_m10_0_a4                                                                                 Net       -        -       0.322     -           1         
stonyman_0.substate_RNO[1]                                                                               AO1A      C        In      -         32.077      -         
stonyman_0.substate_RNO[1]                                                                               AO1A      Y        Out     0.655     32.732      -         
substate_RNO[1]                                                                                          Net       -        -       0.322     -           1         
stonyman_0.substate[1]                                                                                   DFN1      D        In      -         33.054      -         
====================================================================================================================================================================
Total path delay (propagation time + setup) of 33.592 is 15.816(47.1%) logic and 17.776(52.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.927

    - Propagation time:                      32.996
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -21.070

    Number of logic level(s):                21
    Starting point:                          stonyman_0.counterPixelsCaptured[13] / Q
    Ending point:                            stonyman_0.substate[1] / D
    The start point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                    Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[13]                                                                    DFN1      Q        Out     0.737     0.737       -         
counterPixelsCaptured[13]                                                                               Net       -        -       2.172     -           16        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_1           AOI1B     B        In      -         2.909       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_1           AOI1B     Y        Out     0.911     3.820       -         
ADD_9x9_fast_I11_Y_0_0                                                                                  Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_0           AO1       C        In      -         4.142       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I11_Y_0           AO1       Y        Out     0.655     4.797       -         
mult1_un61_sum_i[8]                                                                                     Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I15_Y             XNOR2     B        In      -         5.980       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I15_Y             XNOR2     Y        Out     0.937     6.917       -         
mult1_un68_sum[5]                                                                                       Net       -        -       1.669     -           9         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_un1_Y_a0      NOR2B     B        In      -         8.586       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_un1_Y_a0      NOR2B     Y        Out     0.516     9.102       -         
ADD_9x9_fast_I12_un1_Y_a0                                                                               Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_0         AO1A      C        In      -         9.423       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I12_Y_0_0         AO1A      Y        Out     0.655     10.078      -         
ADD_9x9_fast_I12_Y_0_0_0                                                                                Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I15_Y             AX1D      B        In      -         10.464      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I15_Y             AX1D      Y        Out     0.992     11.457      -         
mult1_un82_sum[5]                                                                                       Net       -        -       2.218     -           17        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_un1_Y_a0      NOR2B     B        In      -         13.674      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_un1_Y_a0      NOR2B     Y        Out     0.627     14.302      -         
ADD_9x9_fast_I12_un1_Y_a0_0                                                                             Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y_0           OR2       B        In      -         14.623      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y_0           OR2       Y        Out     0.646     15.270      -         
ADD_9x9_fast_I12_Y_0                                                                                    Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y             OR2       B        In      -         15.591      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I12_Y             OR2       Y        Out     0.646     16.238      -         
N148_0                                                                                                  Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I17_Y             XOR2      B        In      -         17.421      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I17_Y             XOR2      Y        Out     0.937     18.358      -         
mult1_un89_sum[7]                                                                                       Net       -        -       2.037     -           13        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I15_Y             XOR2      B        In      -         20.395      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I15_Y             XOR2      Y        Out     0.937     21.331      -         
mult1_un96_sum[5]                                                                                       Net       -        -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_a0_1       NOR3A     C        In      -         22.138      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_a0_1       NOR3A     Y        Out     0.641     22.779      -         
ADD_9x9_fast_I12_Y_a0_1                                                                                 Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_a0         NOR2A     A        In      -         23.101      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_a0         NOR2A     Y        Out     0.627     23.728      -         
ADD_9x9_fast_I12_Y_a0                                                                                   Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1_4        OR3       A        In      -         24.050      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1_4        OR3       Y        Out     0.488     24.538      -         
ADD_9x9_fast_I12_Y_1_4                                                                                  Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1          OR2       A        In      -         24.859      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1          OR2       Y        Out     0.507     25.367      -         
N148                                                                                                    Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I11_Ytt_m2_0     XNOR2     B        In      -         25.753      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I11_Ytt_m2_0     XNOR2     Y        Out     0.937     26.689      -         
ADD_9x9_fast_I11_Ytt_m2_0                                                                               Net       -        -       0.386     -           2         
stonyman_0.counterPixelsCaptured_RNIT5BAGE1[4]                                                          AO16      A        In      -         27.075      -         
stonyman_0.counterPixelsCaptured_RNIT5BAGE1[4]                                                          AO16      Y        Out     1.036     28.111      -         
un1_counterPixelsCaptured_15_i_0_4_N_10                                                                 Net       -        -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNIV4EJHE1[0]                                                          NOR3A     A        In      -         28.432      -         
stonyman_0.counterPixelsCaptured_RNIV4EJHE1[0]                                                          NOR3A     Y        Out     0.641     29.074      -         
counterPixelsCaptured_RNIV4EJHE1[0]                                                                     Net       -        -       1.184     -           4         
stonyman_0.substate_ns_i_1_m10_0_a4_3                                                                   AND2      A        In      -         30.257      -         
stonyman_0.substate_ns_i_1_m10_0_a4_3                                                                   AND2      Y        Out     0.514     30.772      -         
substate_ns_i_1_m10_0_a4_3                                                                              Net       -        -       0.322     -           1         
stonyman_0.substate_ns_i_1_m10_0_a4                                                                     AND2      B        In      -         31.093      -         
stonyman_0.substate_ns_i_1_m10_0_a4                                                                     AND2      Y        Out     0.627     31.721      -         
substate_ns_i_1_m10_0_a4                                                                                Net       -        -       0.322     -           1         
stonyman_0.substate_RNO[1]                                                                              AO1A      C        In      -         32.042      -         
stonyman_0.substate_RNO[1]                                                                              AO1A      Y        Out     0.633     32.675      -         
substate_RNO[1]                                                                                         Net       -        -       0.322     -           1         
stonyman_0.substate[1]                                                                                  DFN1      D        In      -         32.996      -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 33.570 is 16.423(48.9%) logic and 17.147(51.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                                    Arrival           
Instance                           Reference     Type           Pin              Net                                           Time        Slack 
                                   Clock                                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        M2FRESETn        MSS_ADLIB_INST_M2FRESETn                      0.000       -4.135
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[18]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HADDR[18]     0.000       2.791 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[19]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HADDR[19]     0.000       3.043 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHTRANS[1]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HTRANS[1]     0.000       3.545 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[17]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HADDR[17]     0.000       4.112 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[16]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HADDR[16]     0.000       4.364 
MSS_CORE2_0.MSS_CCC_0.I_XTLOSC     System        MSS_XTLOSC     CLKOUT           N_CLKA_XTLOSC                                 0.000       6.669 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHLOCK         MSS_CORE2_0_MSS_MASTER_AHB_LITE_HLOCK         0.000       7.078 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        EMCCLK           MSS_ADLIB_INST_EMCCLK                         0.000       12.179
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHSIZE[1]      MSS_CORE2_0_MSS_MASTER_AHB_LITE_HSIZE[1]      0.000       15.292
=================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                       Required           
Instance                                 Reference     Type     Pin     Net                             Time         Slack 
                                         Clock                                                                             
---------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[15]     System        DFN1     D       counterPixelsCaptured_8[15]     11.961       -4.135
stonyman_0.substate[1]                   System        DFN1     D       substate_RNO[1]                 11.927       -3.351
stonyman_0.counterPixelsCaptured[14]     System        DFN1     D       counterPixelsCaptured_8[14]     11.961       -3.300
stonyman_0.counterPixelsCaptured[13]     System        DFN1     D       counterPixelsCaptured_8[13]     11.961       -3.235
stonyman_0.counterPixelsCaptured[11]     System        DFN1     D       counterPixelsCaptured_8[11]     11.961       -2.815
stonyman_0.counterPixelsCaptured[12]     System        DFN1     D       counterPixelsCaptured_8[12]     11.961       -2.399
stonyman_0.counterPixelsCaptured[10]     System        DFN1     D       counterPixelsCaptured_8[10]     11.961       -1.979
stonyman_0.counterPixelsCaptured[9]      System        DFN1     D       counterPixelsCaptured_8[9]      11.961       -1.914
stonyman_0.counterPixelsCaptured[7]      System        DFN1     D       counterPixelsCaptured_8[7]      11.961       -1.117
stonyman_0.counterPixelsCaptured[8]      System        DFN1     D       counterPixelsCaptured_8[8]      11.961       -1.079
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      16.097
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.135

    Number of logic level(s):                12
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            stonyman_0.counterPixelsCaptured[15] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin           Pin               Arrival     No. of    
Name                                             Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                       MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                         Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                          Net         -             -       1.601     -           640       
stonyman_0.substate_RNIM6SL[13]                  NOR2A       A             In      -         2.096       -         
stonyman_0.substate_RNIM6SL[13]                  NOR2A       Y             Out     0.627     2.723       -         
substate_25_sqmuxa_1                             Net         -             -       0.386     -           2         
stonyman_0.substate_RNI8NF61_0[13]               NOR2B       A             In      -         3.109       -         
stonyman_0.substate_RNI8NF61_0[13]               NOR2B       Y             Out     0.514     3.624       -         
substate_25_sqmuxa                               Net         -             -       1.708     -           10        
stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        B             In      -         5.332       -         
stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        Y             Out     0.627     5.960       -         
DWACT_ADD_CI_0_TMP[0]                            Net         -             -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       A             In      -         6.345       -         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       Y             Out     0.514     6.860       -         
DWACT_ADD_CI_0_g_array_1[0]                      Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       A             In      -         7.666       -         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       Y             Out     0.514     8.181       -         
DWACT_ADD_CI_0_g_array_2[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       A             In      -         9.364       -         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       Y             Out     0.514     9.879       -         
DWACT_ADD_CI_0_g_array_3[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       A             In      -         11.062      -         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       Y             Out     0.514     11.576      -         
DWACT_ADD_CI_0_g_array_10[0]                     Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_90     NOR2B       A             In      -         12.383      -         
stonyman_0.un1_counterPixelsCaptured_16.I_90     NOR2B       Y             Out     0.514     12.897      -         
DWACT_ADD_CI_0_g_array_11_2[0]                   Net         -             -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_16.I_88     NOR2B       A             In      -         13.283      -         
stonyman_0.un1_counterPixelsCaptured_16.I_88     NOR2B       Y             Out     0.514     13.797      -         
DWACT_ADD_CI_0_g_array_12_6[0]                   Net         -             -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_16.I_66     XOR2        B             In      -         14.119      -         
stonyman_0.un1_counterPixelsCaptured_16.I_66     XOR2        Y             Out     0.937     15.056      -         
I_66                                             Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNO[15]         AOI1B       C             In      -         15.377      -         
stonyman_0.counterPixelsCaptured_RNO[15]         AOI1B       Y             Out     0.398     15.775      -         
counterPixelsCaptured_8[15]                      Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured[15]             DFN1        D             In      -         16.097      -         
===================================================================================================================
Total path delay (propagation time + setup) of 16.635 is 6.903(41.5%) logic and 9.733(58.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.927

    - Propagation time:                      15.278
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -3.351

    Number of logic level(s):                14
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            stonyman_0.substate[1] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                            Pin           Pin               Arrival     No. of    
Name                                          Type        Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                    MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                      Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863            CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863            CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                       Net         -             -       1.601     -           640       
stonyman_0.state_RNIPOPJ_0[1]                 NOR2B       B             In      -         2.096       -         
stonyman_0.state_RNIPOPJ_0[1]                 NOR2B       Y             Out     0.627     2.723       -         
N_1048_2                                      Net         -             -       0.386     -           2         
stonyman_0.state_RNIGOOM9[1]                  NOR2A       A             In      -         3.109       -         
stonyman_0.state_RNIGOOM9[1]                  NOR2A       Y             Out     0.627     3.737       -         
substate_tr20_1_0                             Net         -             -       0.322     -           1         
stonyman_0.state_RNIJI1GS[1]                  NOR2A       A             In      -         4.058       -         
stonyman_0.state_RNIJI1GS[1]                  NOR2A       Y             Out     0.627     4.686       -         
N_1015                                        Net         -             -       0.322     -           1         
stonyman_0.substate_RNI6530P1[11]             OR2         B             In      -         5.007       -         
stonyman_0.substate_RNI6530P1[11]             OR2         Y             Out     0.646     5.654       -         
N_1016                                        Net         -             -       1.184     -           4         
stonyman_0.substate_RNI4ISEP1[1]              NOR2        A             In      -         6.837       -         
stonyman_0.substate_RNI4ISEP1[1]              NOR2        Y             Out     0.507     7.345       -         
N_1436                                        Net         -             -       0.806     -           3         
stonyman_0.state_RNIH6BRP1[1]                 NOR2B       B             In      -         8.151       -         
stonyman_0.state_RNIH6BRP1[1]                 NOR2B       Y             Out     0.516     8.667       -         
N_1348                                        Net         -             -       0.322     -           1         
stonyman_0.cachedPOINTER_RNINBMNK3[0]         AO1         C             In      -         8.989       -         
stonyman_0.cachedPOINTER_RNINBMNK3[0]         AO1         Y             Out     0.655     9.644       -         
substate_ns_i_13_5[1]                         Net         -             -       0.322     -           1         
stonyman_0.state_RNI0PKGA7[2]                 OR3         C             In      -         9.965       -         
stonyman_0.state_RNI0PKGA7[2]                 OR3         Y             Out     0.683     10.648      -         
substate_ns_i_13_7[1]                         Net         -             -       0.322     -           1         
stonyman_0.substate_i_RNID94JND[0]            OR2         A             In      -         10.970      -         
stonyman_0.substate_i_RNID94JND[0]            OR2         Y             Out     0.363     11.333      -         
substate_ns_i_13[1]                           Net         -             -       0.386     -           2         
stonyman_0.substate_ns_i_1_m10_0_a4_3_RNO     NOR2A       B             In      -         11.719      -         
stonyman_0.substate_ns_i_1_m10_0_a4_3_RNO     NOR2A       Y             Out     0.386     12.105      -         
substate_ns_i_1_m10_0_a4_2                    Net         -             -       0.322     -           1         
stonyman_0.substate_ns_i_1_m10_0_a4_3         AND2        B             In      -         12.426      -         
stonyman_0.substate_ns_i_1_m10_0_a4_3         AND2        Y             Out     0.627     13.053      -         
substate_ns_i_1_m10_0_a4_3                    Net         -             -       0.322     -           1         
stonyman_0.substate_ns_i_1_m10_0_a4           AND2        B             In      -         13.375      -         
stonyman_0.substate_ns_i_1_m10_0_a4           AND2        Y             Out     0.627     14.002      -         
substate_ns_i_1_m10_0_a4                      Net         -             -       0.322     -           1         
stonyman_0.substate_RNO[1]                    AO1A        C             In      -         14.324      -         
stonyman_0.substate_RNO[1]                    AO1A        Y             Out     0.633     14.956      -         
substate_RNO[1]                               Net         -             -       0.322     -           1         
stonyman_0.substate[1]                        DFN1        D             In      -         15.278      -         
================================================================================================================
Total path delay (propagation time + setup) of 15.851 is 8.274(52.2%) logic and 7.577(47.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      15.261
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -3.300

    Number of logic level(s):                11
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            stonyman_0.counterPixelsCaptured[14] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin           Pin               Arrival     No. of    
Name                                             Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                       MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                         Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                          Net         -             -       1.601     -           640       
stonyman_0.substate_RNIM6SL[13]                  NOR2A       A             In      -         2.096       -         
stonyman_0.substate_RNIM6SL[13]                  NOR2A       Y             Out     0.627     2.723       -         
substate_25_sqmuxa_1                             Net         -             -       0.386     -           2         
stonyman_0.substate_RNI8NF61_0[13]               NOR2B       A             In      -         3.109       -         
stonyman_0.substate_RNI8NF61_0[13]               NOR2B       Y             Out     0.514     3.624       -         
substate_25_sqmuxa                               Net         -             -       1.708     -           10        
stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        B             In      -         5.332       -         
stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        Y             Out     0.627     5.960       -         
DWACT_ADD_CI_0_TMP[0]                            Net         -             -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       A             In      -         6.345       -         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       Y             Out     0.514     6.860       -         
DWACT_ADD_CI_0_g_array_1[0]                      Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       A             In      -         7.666       -         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       Y             Out     0.514     8.181       -         
DWACT_ADD_CI_0_g_array_2[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       A             In      -         9.364       -         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       Y             Out     0.514     9.879       -         
DWACT_ADD_CI_0_g_array_3[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       A             In      -         11.062      -         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       Y             Out     0.514     11.576      -         
DWACT_ADD_CI_0_g_array_10[0]                     Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_90     NOR2B       A             In      -         12.383      -         
stonyman_0.un1_counterPixelsCaptured_16.I_90     NOR2B       Y             Out     0.514     12.897      -         
DWACT_ADD_CI_0_g_array_11_2[0]                   Net         -             -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_16.I_65     XOR2        B             In      -         13.283      -         
stonyman_0.un1_counterPixelsCaptured_16.I_65     XOR2        Y             Out     0.937     14.220      -         
I_65                                             Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNO[14]         AOI1B       C             In      -         14.541      -         
stonyman_0.counterPixelsCaptured_RNO[14]         AOI1B       Y             Out     0.398     14.939      -         
counterPixelsCaptured_8[14]                      Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured[14]             DFN1        D             In      -         15.261      -         
===================================================================================================================
Total path delay (propagation time + setup) of 15.800 is 6.388(40.4%) logic and 9.411(59.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      15.197
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -3.235

    Number of logic level(s):                11
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            stonyman_0.counterPixelsCaptured[13] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin           Pin               Arrival     No. of    
Name                                             Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                       MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                         Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                          Net         -             -       1.601     -           640       
stonyman_0.substate_RNIM6SL[13]                  NOR2A       A             In      -         2.096       -         
stonyman_0.substate_RNIM6SL[13]                  NOR2A       Y             Out     0.627     2.723       -         
substate_25_sqmuxa_1                             Net         -             -       0.386     -           2         
stonyman_0.substate_RNI8NF61_0[13]               NOR2B       A             In      -         3.109       -         
stonyman_0.substate_RNI8NF61_0[13]               NOR2B       Y             Out     0.514     3.624       -         
substate_25_sqmuxa                               Net         -             -       1.708     -           10        
stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        B             In      -         5.332       -         
stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        Y             Out     0.627     5.960       -         
DWACT_ADD_CI_0_TMP[0]                            Net         -             -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       A             In      -         6.345       -         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       Y             Out     0.514     6.860       -         
DWACT_ADD_CI_0_g_array_1[0]                      Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       A             In      -         7.666       -         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       Y             Out     0.514     8.181       -         
DWACT_ADD_CI_0_g_array_2[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       A             In      -         9.364       -         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       Y             Out     0.514     9.879       -         
DWACT_ADD_CI_0_g_array_3[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       A             In      -         11.062      -         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       Y             Out     0.514     11.576      -         
DWACT_ADD_CI_0_g_array_10[0]                     Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_73     NOR2B       A             In      -         12.383      -         
stonyman_0.un1_counterPixelsCaptured_16.I_73     NOR2B       Y             Out     0.514     12.897      -         
DWACT_ADD_CI_0_g_array_12_5[0]                   Net         -             -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_16.I_60     XOR2        B             In      -         13.219      -         
stonyman_0.un1_counterPixelsCaptured_16.I_60     XOR2        Y             Out     0.937     14.156      -         
I_60                                             Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNO[13]         AOI1B       C             In      -         14.477      -         
stonyman_0.counterPixelsCaptured_RNO[13]         AOI1B       Y             Out     0.398     14.875      -         
counterPixelsCaptured_8[13]                      Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured[13]             DFN1        D             In      -         15.197      -         
===================================================================================================================
Total path delay (propagation time + setup) of 15.735 is 6.388(40.6%) logic and 9.347(59.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.927

    - Propagation time:                      14.913
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.986

    Number of logic level(s):                14
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            stonyman_0.substate[1] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                            Pin           Pin               Arrival     No. of    
Name                                          Type        Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                    MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                      Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863            CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863            CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                       Net         -             -       1.601     -           640       
stonyman_0.state_RNIPOPJ_1[1]                 NOR2A       A             In      -         2.096       -         
stonyman_0.state_RNIPOPJ_1[1]                 NOR2A       Y             Out     0.627     2.723       -         
N_1047_2                                      Net         -             -       0.322     -           1         
stonyman_0.substate_RNINAHS9[11]              NOR2B       A             In      -         3.045       -         
stonyman_0.substate_RNINAHS9[11]              NOR2B       Y             Out     0.514     3.559       -         
substate_tr29_1_1                             Net         -             -       0.386     -           2         
stonyman_0.substate_RNIJI1GS[11]              NOR2B       A             In      -         3.945       -         
stonyman_0.substate_RNIJI1GS[11]              NOR2B       Y             Out     0.514     4.460       -         
N_1014                                        Net         -             -       0.322     -           1         
stonyman_0.substate_RNI6530P1[11]             OR2         A             In      -         4.781       -         
stonyman_0.substate_RNI6530P1[11]             OR2         Y             Out     0.507     5.288       -         
N_1016                                        Net         -             -       1.184     -           4         
stonyman_0.substate_RNI4ISEP1[1]              NOR2        A             In      -         6.472       -         
stonyman_0.substate_RNI4ISEP1[1]              NOR2        Y             Out     0.507     6.979       -         
N_1436                                        Net         -             -       0.806     -           3         
stonyman_0.state_RNIH6BRP1[1]                 NOR2B       B             In      -         7.786       -         
stonyman_0.state_RNIH6BRP1[1]                 NOR2B       Y             Out     0.516     8.302       -         
N_1348                                        Net         -             -       0.322     -           1         
stonyman_0.cachedPOINTER_RNINBMNK3[0]         AO1         C             In      -         8.623       -         
stonyman_0.cachedPOINTER_RNINBMNK3[0]         AO1         Y             Out     0.655     9.279       -         
substate_ns_i_13_5[1]                         Net         -             -       0.322     -           1         
stonyman_0.state_RNI0PKGA7[2]                 OR3         C             In      -         9.600       -         
stonyman_0.state_RNI0PKGA7[2]                 OR3         Y             Out     0.683     10.283      -         
substate_ns_i_13_7[1]                         Net         -             -       0.322     -           1         
stonyman_0.substate_i_RNID94JND[0]            OR2         A             In      -         10.605      -         
stonyman_0.substate_i_RNID94JND[0]            OR2         Y             Out     0.363     10.968      -         
substate_ns_i_13[1]                           Net         -             -       0.386     -           2         
stonyman_0.substate_ns_i_1_m10_0_a4_3_RNO     NOR2A       B             In      -         11.354      -         
stonyman_0.substate_ns_i_1_m10_0_a4_3_RNO     NOR2A       Y             Out     0.386     11.739      -         
substate_ns_i_1_m10_0_a4_2                    Net         -             -       0.322     -           1         
stonyman_0.substate_ns_i_1_m10_0_a4_3         AND2        B             In      -         12.061      -         
stonyman_0.substate_ns_i_1_m10_0_a4_3         AND2        Y             Out     0.627     12.688      -         
substate_ns_i_1_m10_0_a4_3                    Net         -             -       0.322     -           1         
stonyman_0.substate_ns_i_1_m10_0_a4           AND2        B             In      -         13.010      -         
stonyman_0.substate_ns_i_1_m10_0_a4           AND2        Y             Out     0.627     13.637      -         
substate_ns_i_1_m10_0_a4                      Net         -             -       0.322     -           1         
stonyman_0.substate_RNO[1]                    AO1A        C             In      -         13.959      -         
stonyman_0.substate_RNO[1]                    AO1A        Y             Out     0.633     14.591      -         
substate_RNO[1]                               Net         -             -       0.322     -           1         
stonyman_0.substate[1]                        DFN1        D             In      -         14.913      -         
================================================================================================================
Total path delay (propagation time + setup) of 15.486 is 7.909(51.1%) logic and 7.577(48.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

--------------------------------------------------------------------------------
Target Part: A2F500M3G_FBGA484_Std
Report for cell TOPLEVEL.verilog
  Core Cell usage:
              cell count     area count*area
              AND2    89      1.0       89.0
             AND2A     2      1.0        2.0
              AND3    20      1.0       20.0
               AO1   135      1.0      135.0
              AO16     1      1.0        1.0
              AO18     1      1.0        1.0
              AO1A    42      1.0       42.0
              AO1B    10      1.0       10.0
              AO1C    22      1.0       22.0
              AO1D     9      1.0        9.0
              AOI1    10      1.0       10.0
             AOI1B    33      1.0       33.0
               AX1     6      1.0        6.0
              AX1A     5      1.0        5.0
              AX1B     3      1.0        3.0
              AX1C     1      1.0        1.0
              AX1D     7      1.0        7.0
              AX1E     4      1.0        4.0
              AXO1     1      1.0        1.0
              AXO6     2      1.0        2.0
             AXOI2     1      1.0        1.0
             AXOI5     1      1.0        1.0
             AXOI7     1      1.0        1.0
              BUFF     2      1.0        2.0
            CLKINT     3      0.0        0.0
               GND    31      0.0        0.0
               INV    16      1.0       16.0
           MSS_AHB     1      0.0        0.0
           MSS_CCC     1      0.0        0.0
               MX2   359      1.0      359.0
              MX2A     6      1.0        6.0
              MX2B    37      1.0       37.0
              MX2C     8      1.0        8.0
             NAND2     4      1.0        4.0
              NOR2    78      1.0       78.0
             NOR2A   202      1.0      202.0
             NOR2B   519      1.0      519.0
              NOR3    28      1.0       28.0
             NOR3A    69      1.0       69.0
             NOR3B    99      1.0       99.0
             NOR3C    96      1.0       96.0
               OA1    49      1.0       49.0
              OA1A    33      1.0       33.0
              OA1B    11      1.0       11.0
              OA1C    19      1.0       19.0
              OAI1     4      1.0        4.0
               OR2   139      1.0      139.0
              OR2A    89      1.0       89.0
              OR2B    49      1.0       49.0
               OR3   129      1.0      129.0
              OR3A    19      1.0       19.0
              OR3B     9      1.0        9.0
              OR3C     3      1.0        3.0
            PLLINT     1      0.0        0.0
               VCC    31      0.0        0.0
               XA1    13      1.0       13.0
              XA1A    38      1.0       38.0
              XA1B    10      1.0       10.0
              XA1C     7      1.0        7.0
             XAI1A     2      1.0        2.0
             XNOR2    86      1.0       86.0
             XNOR3     4      1.0        4.0
               XO1     4      1.0        4.0
              XO1A     1      1.0        1.0
              XOR2   160      1.0      160.0
              XOR3     3      1.0        3.0


              DFN1   344      1.0      344.0
            DFN1C0    68      1.0       68.0
            DFN1E0    32      1.0       32.0
          DFN1E0C0    45      1.0       45.0
            DFN1E1    97      1.0       97.0
          DFN1E1C0   138      1.0      138.0
            DFN1P0     6      1.0        6.0
            RAM4K9     8      0.0        0.0
         RAM512X18     3      0.0        0.0
                   -----          ----------
             TOTAL  3619              3540.0


  IO Cell usage:
              cell count
             BIBUF    16
         BIBUF_MSS     1
             INBUF     2
         INBUF_MSS     6
        MSS_XTLOSC     1
            OUTBUF    59
        OUTBUF_MSS     5
           TRIBUFF     1
                   -----
             TOTAL    91


Core Cells         : 3540 of 11520 (31%)
IO Cells           : 91

  RAM/ROM Usage Summary
Block Rams : 11 of 24 (45%)

Mapper successful!

At Mapper Exit (Time elapsed 0h:00m:15s; Memory used current: 48MB peak: 195MB)

Process took 0h:00m:16s realtime, 0h:00m:15s cputime
# Wed Mar 27 01:32:49 2013

###########################################################]
