// Seed: 3889617827
module module_0;
  wire id_1, id_2;
  wire id_3;
endmodule
module module_1 #(
    parameter id_5 = 32'd50
) (
    input tri id_0[id_5 : id_5],
    output uwire id_1,
    output supply0 id_2,
    input wor id_3,
    output supply0 id_4,
    input wand _id_5
);
  id_7 :
  assert property (@(-1'b0) 1'd0) {id_7, (-1) ? 1 : id_7, -1, 1, -1, 1} <= 1'b0;
  assign id_7 = id_0;
  wire id_8;
  module_0 modCall_1 ();
endmodule
