# ğŸ”¢ Proteus Digital Logic Projects

This repository contains digital electronics simulations using **Proteus Design Suite**, focused on fundamental logic design topics such as **logic gates**, **multiplexers**, and **Karnaugh Map (K-Map) simplification**.

These circuits were built as part of academic lab practice and self-learning in digital logic design.

---

## ğŸ§  Topics Covered

âœ… Basic Logic Gates (AND, OR, NOT, NAND, NOR, XOR, XNOR)  
âœ… Combinational Logic Design  
âœ… 2:1 and 4:1 Multiplexers  
âœ… K-Map Simplified Logic Circuits  
âœ… Truth Table Verification and Boolean Expression Simulation  

---

## ğŸ“ File Structure

- `.DSN` â€“ Proteus design/simulation files  
- `README.md` â€“ Project documentation

---

## ğŸ›  Tools Used

- Proteus Design Suite (ISIS)  
- Logic simplification using K-Map (manual + software)  
- Git & GitHub

---

## ğŸš€ How to Run

1. Open `.DSN` files in **Proteus 8.x or later**  
2. Review the logic circuit structure  
3. Press the **Run Simulation** (Play) button  
4. Test input combinations using virtual switches  
5. Observe output logic levels using indicators or virtual probes

---

## ğŸ™‹â€â™€ï¸ Author

**Sakiba Belal**  
ğŸ“ B.Sc. in Software Engineering, NSTU  
ğŸ’¡ Interested in digital logic, circuit simulation, and embedded systems fundamentals

---
