INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.gen/sources_1/ip/dist_mem_im/sim/dist_mem_im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_im
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sources_1/new/ifstage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifstage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jjboy/ArmPipleCPU/ArmPipleCPU.srcs/sim_1/new/IFStage_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFStage_tb
