Total Cycles:                              833373 (8333.73 msec)
Execution Cycles:                          742088 ( 89.05%)
Stall Cycles:                               91285 ( 10.95%)
Nops:                                       47299 (  5.68%)
Executed operations:                      7304049

Executed branches:                         128570 (  1.76% ops)(17.33% insts)
Not taken branches:                         50772 (  0.70% ops)( 6.84% insts)(39.49% br)
Taken branches:                             77798 (  1.07% ops)(10.48% insts)(60.51% br)
  Taken uncond branches:                    50763 (  0.69% ops)( 6.84% insts)(39.48% br)
  Taken cond branches:                      27035 (  0.37% ops)( 3.64% insts)(21.03% br)
Size of Loaded Code:                         9536 Bytes

Instruction Memory Operations:
  Accesses:                               1172880
    Hits (Hit Rate):                      1172770 ( 99.99%)
    Misses (Miss Rate):                       110 (  0.01%)
Instruction Memory Stall Cycles
  Total (in cycles):                         1838 (100.00%)
    Due to Misses:                           1650 ( 89.77%)
    Due to Bus Conflicts:                     188 ( 10.23%)

Data Memory Operations:                     Cache          
  Accesses:                                384804 (100.00%)
    Hits (Hit Rate):                       384198 ( 99.84%)
    Misses (Miss Rate):                       606 (  0.16%)
  Write Backs (% of Misses):                  277 ( 45.71%)
Data Memory Stall Cycles
  Total (in cycles):                        11649 (100.00%)
    Due to Misses:                           8484 ( 72.83%)
    Due to Bus Conflicts:                    3165 ( 27.17%)

Prefetches:                                 Cache          
  Accesses:                                 97685 (100.00%)
    Misses:                                   544 (  0.56%)
      Target Used too early:                    5 (  0.01%)
  Write Backs (% of Pft Misses):              343 ( 63.05%)

Percentage Bus Bandwidth Consumed:           2.95%


Avg. IPC (no stalls):   9.84
Avg. IPC (with stalls): 8.76

  cycle counter =       742088
  total ops     =      7304049
   width[ 0] =           14
   width[ 1] =        34489
   width[ 2] =        81116
   width[ 3] =          198
   width[ 4] =        50638
   width[ 7] =        74008
   width[ 9] =        50518
   width[11] =        47096
   width[12] =        74008
   width[13] =        47096
   width[14] =        47096
   width[16] =       141288
   width[21] =        47096
   width[32] =          128

Flat profile (cycles)
       Total   Total%        Insts   Insts%       Dcache  Dcache%       Icache  Icache% Function
      829960    99.59       740894    99.84         7994     1.07          270     0.04 __vex_main
         512     0.06          164     0.02           70     0.01          225     0.03 __sfvwrite
         350     0.04          230     0.03           -0    -0.00           90     0.01 fflush
         239     0.03           56     0.01           28     0.00          120     0.02 __smakebuf
         228     0.03           54     0.01           14     0.00          150     0.02 _bcopy
         203     0.02           64     0.01           28     0.00          105     0.01 _malloc_r
         200     0.02           45     0.01           98     0.01           30     0.00 std
         189     0.02           49     0.01           42     0.01           75     0.01 __swsetup
         151     0.02           96     0.01           -0    -0.00           45     0.01 __wrap_memchr
         149     0.02           49     0.01           14     0.00           75     0.01 _morecore_r
         137     0.02           70     0.01           28     0.00           30     0.00 __wrap_strlen
         134     0.02           21     0.00           14     0.00           60     0.01 __sinit
         119     0.01           18     0.00           42     0.01           45     0.01 _fstat_r
         113     0.01           25     0.00           42     0.01           30     0.00 _puts_r
         109     0.01           40     0.01           14     0.00           45     0.01 _write_r
         109     0.01           54     0.01            0     0.00           45     0.01 _fwalk
         106     0.01           27     0.00           14     0.00           60     0.01 exit
         104     0.01           48     0.01           14     0.00           30     0.00 _sbrk_r
          97     0.01           44     0.01           -0    -0.00           45     0.01 __swrite
          79     0.01            9     0.00           28     0.00           30     0.00 puts
          58     0.01           22     0.00            0     0.00           30     0.00 __wrap_memmove
          24     0.00            7     0.00            0     0.00           15     0.00 _cleanup_r
           3     0.00            2     0.00            0     0.00            0     0.00 NOP
           0             0            -0  (others not profiled)

Simulation time  =     0.0749 s
Simulation speed =    97.5199 MOPS


ta_init using <run_dir>/vex.cfg

	CoreCkFreq           0.1
	BusCkFreq            0.1
	lg2CacheSize         15	# (CacheSize            = 32768)
	lg2Sets              2	# (Sets                 = 4)
	lg2LineSize          5	# (LineSize             = 32)
	MissPenalty          14
	WBPenalty            11
	lg2StrSize           9	# (StrSize              = 512)
	lg2StrSets           4	# (StrSets              = 16)
	lg2StrLineSize       5	# (StrLineSize          = 32)
	StrMissPenalty       14
	StrWBPenalty         11
	lg2ICacheSize        15	# (ICacheSize           = 32768)
	lg2ICacheSets        0	# (ICacheSets           = 1)
	lg2ICacheLineSize    6	# (ICacheLineSize       = 64)
	ICachePenalty        15
	NumCaches            1
	BranchStall          1
	StreamEnable         FALSE
	PrefetchEnable       TRUE
	LockEnable           FALSE
	ProfGranularity      AUTO


